--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 leon3mp.ncd
leon3mp.pcf

Design file:              leon3mp.ncd
Physical constraint file: leon3mp.pcf
Device,package,speed:     xc3s1600e,fg320,-4 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "lclk" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "lclk" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 12.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen0/xc3s.v/dll0/CLKIN
  Logical resource: clkgen0/xc3s.v/dll0/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 12.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen0/xc3s.v/dll0/CLKIN
  Logical resource: clkgen0/xc3s.v/dll0/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: clkgen0/xc3s.v/dll0/CLKIN
  Logical resource: clkgen0/xc3s.v/dll0/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: clkgen0/xc3s.v/dll0/CLKIN
  Logical resource: clkgen0/xc3s.v/dll0/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clkgen0/xc3s.v/clk_x" derived from  
NET "lclk" PERIOD = 20 ns HIGH 40%;  divided by 2.00 to 10 nS and duty cycle 
corrected to HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack:                  7.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst_1 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.201ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst_1 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y23.YQ      Tcko                  0.587   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst(1)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst_1
    SLICE_X73Y14.BY      net (fanout=1)        1.253   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst(1)
    SLICE_X73Y14.CLK     Tdick                 0.361   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst(0)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst_0
    -------------------------------------------------  ---------------------------
    Total                                      2.201ns (0.948ns logic, 1.253ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack:                  8.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst_3 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.683ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst_3 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y25.YQ      Tcko                  0.587   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst(3)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst_3
    SLICE_X77Y24.BY      net (fanout=1)        0.735   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst(3)
    SLICE_X77Y24.CLK     Tdick                 0.361   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst(2)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst_2
    -------------------------------------------------  ---------------------------
    Total                                      1.683ns (0.948ns logic, 0.735ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack:                  8.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst_2 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.420ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst_2 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y24.YQ      Tcko                  0.587   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst(2)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst_2
    SLICE_X77Y23.BY      net (fanout=1)        0.472   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst(2)
    SLICE_X77Y23.CLK     Tdick                 0.361   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst(1)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst_1
    -------------------------------------------------  ---------------------------
    Total                                      1.420ns (0.948ns logic, 0.472ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clkgen0/xc3s.v/clk_x" derived from
 NET "lclk" PERIOD = 20 ns HIGH 40%;
 divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clkscale.dllm/CLKIN
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clkscale.dllm/CLKIN
  Location pin: DCM_X2Y0.CLKIN
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clkscale.dllm/CLKIN
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clkscale.dllm/CLKIN
  Location pin: DCM_X2Y0.CLKIN
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 5.834ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clkscale.dllm/CLKIN
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clkscale.dllm/CLKIN
  Location pin: DCM_X2Y0.CLKIN
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 5.834ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clkscale.dllm/CLK0
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clkscale.dllm/CLK0
  Location pin: DCM_X2Y0.CLK0
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclk0
--------------------------------------------------------------------------------
Slack: 6.786ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.214ns (311.139MHz) (Tdcmpco)
  Physical resource: clkgen0/xc3s.v/dll0/CLK2X
  Logical resource: clkgen0/xc3s.v/dll0/CLK2X
  Location pin: DCM_X1Y0.CLK2X
  Clock network: clkgen0/xc3s.v/clk_x
--------------------------------------------------------------------------------
Slack: 8.404ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst(0)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst_0/CK
  Location pin: SLICE_X73Y14.CLK
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 8.404ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.798ns (Tch)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst(0)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst_0/CK
  Location pin: SLICE_X73Y14.CLK
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 8.404ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.596ns (626.566MHz) (Tcp)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst(0)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst_0/CK
  Location pin: SLICE_X73Y14.CLK
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 8.404ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst(1)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst_1/CK
  Location pin: SLICE_X77Y23.CLK
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 8.404ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.798ns (Tch)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst(1)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst_1/CK
  Location pin: SLICE_X77Y23.CLK
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 8.404ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.596ns (626.566MHz) (Tcp)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst(1)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst_1/CK
  Location pin: SLICE_X77Y23.CLK
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 8.404ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst(2)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst_2/CK
  Location pin: SLICE_X77Y24.CLK
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 8.404ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.798ns (Tch)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst(2)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst_2/CK
  Location pin: SLICE_X77Y24.CLK
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 8.404ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.596ns (626.566MHz) (Tcp)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst(2)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst_2/CK
  Location pin: SLICE_X77Y24.CLK
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 8.404ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst(3)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst_3/CK
  Location pin: SLICE_X77Y25.CLK
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 8.404ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.798ns (Tch)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst(3)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst_3/CK
  Location pin: SLICE_X77Y25.CLK
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 8.404ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.596ns (626.566MHz) (Tcp)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst(3)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll0rst_3/CK
  Location pin: SLICE_X77Y25.CLK
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 90.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 100.000ns (10.000MHz) (Tdcmpco)
  Physical resource: clkgen0/xc3s.v/dll0/CLK2X
  Logical resource: clkgen0/xc3s.v/dll0/CLK2X
  Location pin: DCM_X1Y0.CLK2X
  Clock network: clkgen0/xc3s.v/clk_x
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clkscale.dllm/CLKIN
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clkscale.dllm/CLKIN
  Location pin: DCM_X2Y0.CLKIN
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clkscale.dllm/CLK0
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clkscale.dllm/CLK0
  Location pin: DCM_X2Y0.CLK0
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclkfx" derived from  PERIOD 
analysis for net "clkgen0/xc3s.v/clk_x" derived from NET "lclk" PERIOD = 20 ns 
HIGH 40%; divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS   
multiplied by 1.11 to 11.111 nS and duty cycle corrected to HIGH 5.555 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack:                  9.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst_2 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst_1 (FF)
  Requirement:          11.111ns
  Data Path Delay:      2.014ns (Levels of Logic = 0)
  Clock Path Skew:      -0.027ns (0.326 - 0.353)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclk rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclk rising at 11.111ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst_2 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y11.YQ      Tcko                  0.587   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst(2)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst_2
    SLICE_X47Y22.BY      net (fanout=1)        1.066   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst(2)
    SLICE_X47Y22.CLK     Tdick                 0.361   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst(1)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst_1
    -------------------------------------------------  ---------------------------
    Total                                      2.014ns (0.948ns logic, 1.066ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack:                  9.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst_1 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst_0 (FF)
  Requirement:          11.111ns
  Data Path Delay:      1.975ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (0.078 - 0.108)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclk rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclk rising at 11.111ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst_1 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y22.YQ      Tcko                  0.587   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst(1)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst_1
    SLICE_X40Y27.BY      net (fanout=1)        1.006   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst(1)
    SLICE_X40Y27.CLK     Tdick                 0.382   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst(0)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst_0
    -------------------------------------------------  ---------------------------
    Total                                      1.975ns (0.969ns logic, 1.006ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack:                  9.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst_3 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst_2 (FF)
  Requirement:          11.111ns
  Data Path Delay:      1.485ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclk rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclk rising at 11.111ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst_3 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y10.YQ      Tcko                  0.652   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst(3)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst_3
    SLICE_X49Y11.BY      net (fanout=1)        0.472   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst(3)
    SLICE_X49Y11.CLK     Tdick                 0.361   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst(2)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst_2
    -------------------------------------------------  ---------------------------
    Total                                      1.485ns (1.013ns logic, 0.472ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclkfx" derived from
 PERIOD analysis for net "clkgen0/xc3s.v/clk_x" derived from NET "lclk" PERIOD = 20 ns HIGH 40%; divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 
 multiplied by 1.11 to 11.111 nS and duty cycle corrected to HIGH 5.555 nS 

--------------------------------------------------------------------------------
Slack: 5.110ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.111ns
  Low pulse: 5.555ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll/CLKIN
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclk
--------------------------------------------------------------------------------
Slack: 5.110ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.111ns
  High pulse: 5.555ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll/CLKIN
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclk
--------------------------------------------------------------------------------
Slack: 6.945ns (period - min period limit)
  Period: 11.111ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll/CLKIN
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclk
--------------------------------------------------------------------------------
Slack: 8.044ns (period - min period limit)
  Period: 11.111ns
  Min period limit: 3.067ns (326.052MHz) (Tdcmpfx)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clkscale.dllm/CLKFX
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clkscale.dllm/CLKFX
  Location pin: DCM_X2Y0.CLKFX
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclkfx
--------------------------------------------------------------------------------
Slack: 9.459ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.111ns
  Low pulse: 5.555ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst(3)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst_3/CK
  Location pin: SLICE_X46Y10.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclk
--------------------------------------------------------------------------------
Slack: 9.459ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.111ns
  High pulse: 5.555ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst(3)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst_3/CK
  Location pin: SLICE_X46Y10.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclk
--------------------------------------------------------------------------------
Slack: 9.459ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.111ns
  Low pulse: 5.555ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst(0)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst_0/CK
  Location pin: SLICE_X40Y27.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclk
--------------------------------------------------------------------------------
Slack: 9.459ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.111ns
  High pulse: 5.555ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst(0)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst_0/CK
  Location pin: SLICE_X40Y27.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclk
--------------------------------------------------------------------------------
Slack: 9.459ns (period - min period limit)
  Period: 11.111ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst(3)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst_3/CK
  Location pin: SLICE_X46Y10.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclk
--------------------------------------------------------------------------------
Slack: 9.459ns (period - min period limit)
  Period: 11.111ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst(0)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst_0/CK
  Location pin: SLICE_X40Y27.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclk
--------------------------------------------------------------------------------
Slack: 9.515ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.111ns
  Low pulse: 5.555ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst(1)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst_1/CK
  Location pin: SLICE_X47Y22.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclk
--------------------------------------------------------------------------------
Slack: 9.515ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.111ns
  High pulse: 5.555ns
  High pulse limit: 0.798ns (Tch)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst(1)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst_1/CK
  Location pin: SLICE_X47Y22.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclk
--------------------------------------------------------------------------------
Slack: 9.515ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.111ns
  Low pulse: 5.555ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst(2)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst_2/CK
  Location pin: SLICE_X49Y11.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclk
--------------------------------------------------------------------------------
Slack: 9.515ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.111ns
  High pulse: 5.555ns
  High pulse limit: 0.798ns (Tch)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst(2)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst_2/CK
  Location pin: SLICE_X49Y11.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclk
--------------------------------------------------------------------------------
Slack: 9.515ns (period - min period limit)
  Period: 11.111ns
  Min period limit: 1.596ns (626.566MHz) (Tcp)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst(1)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst_1/CK
  Location pin: SLICE_X47Y22.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclk
--------------------------------------------------------------------------------
Slack: 9.515ns (period - min period limit)
  Period: 11.111ns
  Min period limit: 1.596ns (626.566MHz) (Tcp)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst(2)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dllrst_2/CK
  Location pin: SLICE_X49Y11.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclk
--------------------------------------------------------------------------------
Slack: 188.889ns (max period limit - period)
  Period: 11.111ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpfx)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clkscale.dllm/CLKFX
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clkscale.dllm/CLKFX
  Location pin: DCM_X2Y0.CLKFX
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclkfx
--------------------------------------------------------------------------------
Slack: 188.889ns (max period limit - period)
  Period: 11.111ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll/CLKIN
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0ro" derived from  PERIOD 
analysis for net "ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclkfx" derived 
from PERIOD analysis for net "clkgen0/xc3s.v/clk_x" derived from NET "lclk" 
PERIOD = 20 ns HIGH 40%; divided by 2.00 to 10 nS and duty cycle corrected to 
HIGH 5 nS  multiplied by 1.11 to 11.111 nS and duty cycle corrected to HIGH 
5.555 nS   duty cycle corrected to 11.111 nS  HIGH 5.555 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 177 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.103ns.
--------------------------------------------------------------------------------
Slack:                  4.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dsqreg (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqsgen[0].da0/rr/FF0 (FF)
  Requirement:          8.334ns
  Data Path Delay:      3.828ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clkml falling at 2.777ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 11.111ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dsqreg to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqsgen[0].da0/rr/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y107.YQ     Tcko                  0.652   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqsn
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dsqreg
    L6.O1                net (fanout=2)        2.492   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqsn
    L6.OTCLK1            Tioock                0.684   ddr_dqs(0)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqsgen[0].da0/rr/FF0
    -------------------------------------------------  ---------------------------
    Total                                      3.828ns (1.336ns logic, 2.492ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  5.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dsqreg (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqsgen[1].da0/rr/FF0 (FF)
  Requirement:          8.334ns
  Data Path Delay:      2.901ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clkml falling at 2.777ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 11.111ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dsqreg to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqsgen[1].da0/rr/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y107.YQ     Tcko                  0.652   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqsn
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dsqreg
    G3.O1                net (fanout=2)        1.565   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqsn
    G3.OTCLK1            Tioock                0.684   ddr_dqs(1)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqsgen[1].da0/rr/FF0
    -------------------------------------------------  ---------------------------
    Total                                      2.901ns (1.336ns logic, 1.565ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack:                  6.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_0 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock (FF)
  Requirement:          11.111ns
  Data Path Delay:      5.098ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 11.111ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_0 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y131.XQ     Tcko                  0.591   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(0)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_0
    SLICE_X37Y130.F2     net (fanout=2)        0.754   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(0)
    SLICE_X37Y130.COUT   Topcyf                1.162   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(1)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(0)_rt
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(0)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(1)
    SLICE_X37Y131.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(1)
    SLICE_X37Y131.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(3)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(2)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(3)
    SLICE_X37Y132.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(3)
    SLICE_X37Y132.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(5)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(4)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(5)
    SLICE_X37Y133.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(5)
    SLICE_X37Y133.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(7)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(6)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(7)
    SLICE_X37Y134.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(7)
    SLICE_X37Y134.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/r.s2_data_14
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(8)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(9)
    SLICE_X37Y135.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(9)
    SLICE_X37Y135.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[4].tag0/r.btag.I3_1
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(10)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(11)
    SLICE_X37Y136.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(11)
    SLICE_X37Y136.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[4].tag0/r.btag.I3_2
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(12)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(13)
    SLICE_X37Y137.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(13)
    SLICE_X37Y137.Y      Tciny                 0.869   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[2].tag0/r.btag.I3_3
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(14)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_xor(15)
    SLICE_X36Y136.G1     net (fanout=1)        0.122   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_sub0000(15)
    SLICE_X36Y136.CLK    Tgck                  0.892   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock_and00001
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    -------------------------------------------------  ---------------------------
    Total                                      5.098ns (4.222ns logic, 0.876ns route)
                                                       (82.8% logic, 17.2% route)

--------------------------------------------------------------------------------
Slack:                  6.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_1 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock (FF)
  Requirement:          11.111ns
  Data Path Delay:      5.033ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 11.111ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_1 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y131.YQ     Tcko                  0.587   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(0)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_1
    SLICE_X37Y130.G1     net (fanout=2)        0.854   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(1)
    SLICE_X37Y130.COUT   Topcyg                1.001   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(1)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_lut(1)_INV_0
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(1)
    SLICE_X37Y131.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(1)
    SLICE_X37Y131.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(3)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(2)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(3)
    SLICE_X37Y132.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(3)
    SLICE_X37Y132.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(5)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(4)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(5)
    SLICE_X37Y133.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(5)
    SLICE_X37Y133.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(7)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(6)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(7)
    SLICE_X37Y134.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(7)
    SLICE_X37Y134.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/r.s2_data_14
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(8)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(9)
    SLICE_X37Y135.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(9)
    SLICE_X37Y135.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[4].tag0/r.btag.I3_1
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(10)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(11)
    SLICE_X37Y136.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(11)
    SLICE_X37Y136.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[4].tag0/r.btag.I3_2
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(12)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(13)
    SLICE_X37Y137.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(13)
    SLICE_X37Y137.Y      Tciny                 0.869   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[2].tag0/r.btag.I3_3
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(14)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_xor(15)
    SLICE_X36Y136.G1     net (fanout=1)        0.122   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_sub0000(15)
    SLICE_X36Y136.CLK    Tgck                  0.892   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock_and00001
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    -------------------------------------------------  ---------------------------
    Total                                      5.033ns (4.057ns logic, 0.976ns route)
                                                       (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------
Slack:                  6.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_2 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock (FF)
  Requirement:          11.111ns
  Data Path Delay:      4.902ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 11.111ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_2 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y132.XQ     Tcko                  0.591   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(2)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_2
    SLICE_X37Y131.F4     net (fanout=2)        0.676   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(2)
    SLICE_X37Y131.COUT   Topcyf                1.162   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(3)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_lut(2)_INV_0
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(2)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(3)
    SLICE_X37Y132.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(3)
    SLICE_X37Y132.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(5)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(4)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(5)
    SLICE_X37Y133.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(5)
    SLICE_X37Y133.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(7)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(6)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(7)
    SLICE_X37Y134.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(7)
    SLICE_X37Y134.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/r.s2_data_14
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(8)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(9)
    SLICE_X37Y135.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(9)
    SLICE_X37Y135.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[4].tag0/r.btag.I3_1
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(10)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(11)
    SLICE_X37Y136.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(11)
    SLICE_X37Y136.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[4].tag0/r.btag.I3_2
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(12)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(13)
    SLICE_X37Y137.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(13)
    SLICE_X37Y137.Y      Tciny                 0.869   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[2].tag0/r.btag.I3_3
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(14)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_xor(15)
    SLICE_X36Y136.G1     net (fanout=1)        0.122   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_sub0000(15)
    SLICE_X36Y136.CLK    Tgck                  0.892   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock_and00001
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    -------------------------------------------------  ---------------------------
    Total                                      4.902ns (4.104ns logic, 0.798ns route)
                                                       (83.7% logic, 16.3% route)

--------------------------------------------------------------------------------
Slack:                  6.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_3 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock (FF)
  Requirement:          11.111ns
  Data Path Delay:      4.902ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 11.111ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_3 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y132.YQ     Tcko                  0.587   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(2)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_3
    SLICE_X37Y131.G1     net (fanout=2)        0.841   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(3)
    SLICE_X37Y131.COUT   Topcyg                1.001   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(3)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_lut(3)_INV_0
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(3)
    SLICE_X37Y132.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(3)
    SLICE_X37Y132.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(5)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(4)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(5)
    SLICE_X37Y133.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(5)
    SLICE_X37Y133.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(7)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(6)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(7)
    SLICE_X37Y134.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(7)
    SLICE_X37Y134.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/r.s2_data_14
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(8)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(9)
    SLICE_X37Y135.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(9)
    SLICE_X37Y135.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[4].tag0/r.btag.I3_1
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(10)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(11)
    SLICE_X37Y136.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(11)
    SLICE_X37Y136.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[4].tag0/r.btag.I3_2
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(12)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(13)
    SLICE_X37Y137.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(13)
    SLICE_X37Y137.Y      Tciny                 0.869   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[2].tag0/r.btag.I3_3
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(14)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_xor(15)
    SLICE_X36Y136.G1     net (fanout=1)        0.122   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_sub0000(15)
    SLICE_X36Y136.CLK    Tgck                  0.892   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock_and00001
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    -------------------------------------------------  ---------------------------
    Total                                      4.902ns (3.939ns logic, 0.963ns route)
                                                       (80.4% logic, 19.6% route)

--------------------------------------------------------------------------------
Slack:                  6.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_4 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock (FF)
  Requirement:          11.111ns
  Data Path Delay:      4.881ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 11.111ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_4 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y133.XQ     Tcko                  0.591   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(4)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_4
    SLICE_X37Y132.F2     net (fanout=2)        0.773   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(4)
    SLICE_X37Y132.COUT   Topcyf                1.162   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(5)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_lut(4)_INV_0
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(4)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(5)
    SLICE_X37Y133.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(5)
    SLICE_X37Y133.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(7)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(6)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(7)
    SLICE_X37Y134.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(7)
    SLICE_X37Y134.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/r.s2_data_14
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(8)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(9)
    SLICE_X37Y135.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(9)
    SLICE_X37Y135.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[4].tag0/r.btag.I3_1
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(10)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(11)
    SLICE_X37Y136.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(11)
    SLICE_X37Y136.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[4].tag0/r.btag.I3_2
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(12)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(13)
    SLICE_X37Y137.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(13)
    SLICE_X37Y137.Y      Tciny                 0.869   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[2].tag0/r.btag.I3_3
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(14)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_xor(15)
    SLICE_X36Y136.G1     net (fanout=1)        0.122   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_sub0000(15)
    SLICE_X36Y136.CLK    Tgck                  0.892   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock_and00001
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    -------------------------------------------------  ---------------------------
    Total                                      4.881ns (3.986ns logic, 0.895ns route)
                                                       (81.7% logic, 18.3% route)

--------------------------------------------------------------------------------
Slack:                  6.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_6 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock (FF)
  Requirement:          11.111ns
  Data Path Delay:      4.763ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 11.111ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_6 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y134.XQ     Tcko                  0.591   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(6)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_6
    SLICE_X37Y133.F2     net (fanout=2)        0.773   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(6)
    SLICE_X37Y133.COUT   Topcyf                1.162   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(7)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_lut(6)_INV_0
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(6)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(7)
    SLICE_X37Y134.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(7)
    SLICE_X37Y134.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/r.s2_data_14
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(8)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(9)
    SLICE_X37Y135.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(9)
    SLICE_X37Y135.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[4].tag0/r.btag.I3_1
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(10)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(11)
    SLICE_X37Y136.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(11)
    SLICE_X37Y136.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[4].tag0/r.btag.I3_2
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(12)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(13)
    SLICE_X37Y137.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(13)
    SLICE_X37Y137.Y      Tciny                 0.869   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[2].tag0/r.btag.I3_3
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(14)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_xor(15)
    SLICE_X36Y136.G1     net (fanout=1)        0.122   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_sub0000(15)
    SLICE_X36Y136.CLK    Tgck                  0.892   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock_and00001
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    -------------------------------------------------  ---------------------------
    Total                                      4.763ns (3.868ns logic, 0.895ns route)
                                                       (81.2% logic, 18.8% route)

--------------------------------------------------------------------------------
Slack:                  6.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_5 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock (FF)
  Requirement:          11.111ns
  Data Path Delay:      4.630ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 11.111ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_5 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y133.YQ     Tcko                  0.587   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(4)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_5
    SLICE_X37Y132.G4     net (fanout=2)        0.687   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(5)
    SLICE_X37Y132.COUT   Topcyg                1.001   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(5)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_lut(5)_INV_0
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(5)
    SLICE_X37Y133.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(5)
    SLICE_X37Y133.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(7)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(6)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(7)
    SLICE_X37Y134.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(7)
    SLICE_X37Y134.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/r.s2_data_14
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(8)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(9)
    SLICE_X37Y135.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(9)
    SLICE_X37Y135.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[4].tag0/r.btag.I3_1
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(10)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(11)
    SLICE_X37Y136.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(11)
    SLICE_X37Y136.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[4].tag0/r.btag.I3_2
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(12)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(13)
    SLICE_X37Y137.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(13)
    SLICE_X37Y137.Y      Tciny                 0.869   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[2].tag0/r.btag.I3_3
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(14)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_xor(15)
    SLICE_X36Y136.G1     net (fanout=1)        0.122   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_sub0000(15)
    SLICE_X36Y136.CLK    Tgck                  0.892   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock_and00001
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    -------------------------------------------------  ---------------------------
    Total                                      4.630ns (3.821ns logic, 0.809ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------
Slack:                  6.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_8 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock (FF)
  Requirement:          11.111ns
  Data Path Delay:      4.626ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 11.111ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_8 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y135.XQ     Tcko                  0.591   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(8)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_8
    SLICE_X37Y134.F2     net (fanout=2)        0.754   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(8)
    SLICE_X37Y134.COUT   Topcyf                1.162   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/r.s2_data_14
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_lut(8)_INV_0
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(8)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(9)
    SLICE_X37Y135.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(9)
    SLICE_X37Y135.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[4].tag0/r.btag.I3_1
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(10)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(11)
    SLICE_X37Y136.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(11)
    SLICE_X37Y136.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[4].tag0/r.btag.I3_2
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(12)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(13)
    SLICE_X37Y137.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(13)
    SLICE_X37Y137.Y      Tciny                 0.869   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[2].tag0/r.btag.I3_3
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(14)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_xor(15)
    SLICE_X36Y136.G1     net (fanout=1)        0.122   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_sub0000(15)
    SLICE_X36Y136.CLK    Tgck                  0.892   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock_and00001
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    -------------------------------------------------  ---------------------------
    Total                                      4.626ns (3.750ns logic, 0.876ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------
Slack:                  6.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_7 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock (FF)
  Requirement:          11.111ns
  Data Path Delay:      4.552ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 11.111ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_7 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y134.YQ     Tcko                  0.587   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(6)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_7
    SLICE_X37Y133.G3     net (fanout=2)        0.727   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(7)
    SLICE_X37Y133.COUT   Topcyg                1.001   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(7)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_lut(7)_INV_0
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(7)
    SLICE_X37Y134.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(7)
    SLICE_X37Y134.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/r.s2_data_14
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(8)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(9)
    SLICE_X37Y135.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(9)
    SLICE_X37Y135.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[4].tag0/r.btag.I3_1
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(10)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(11)
    SLICE_X37Y136.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(11)
    SLICE_X37Y136.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[4].tag0/r.btag.I3_2
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(12)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(13)
    SLICE_X37Y137.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(13)
    SLICE_X37Y137.Y      Tciny                 0.869   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[2].tag0/r.btag.I3_3
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(14)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_xor(15)
    SLICE_X36Y136.G1     net (fanout=1)        0.122   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_sub0000(15)
    SLICE_X36Y136.CLK    Tgck                  0.892   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock_and00001
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    -------------------------------------------------  ---------------------------
    Total                                      4.552ns (3.703ns logic, 0.849ns route)
                                                       (81.3% logic, 18.7% route)

--------------------------------------------------------------------------------
Slack:                  6.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_10 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock (FF)
  Requirement:          11.111ns
  Data Path Delay:      4.449ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 11.111ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_10 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y136.XQ     Tcko                  0.591   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(10)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_10
    SLICE_X37Y135.F4     net (fanout=2)        0.695   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(10)
    SLICE_X37Y135.COUT   Topcyf                1.162   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[4].tag0/r.btag.I3_1
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_lut(10)_INV_0
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(10)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(11)
    SLICE_X37Y136.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(11)
    SLICE_X37Y136.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[4].tag0/r.btag.I3_2
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(12)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(13)
    SLICE_X37Y137.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(13)
    SLICE_X37Y137.Y      Tciny                 0.869   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[2].tag0/r.btag.I3_3
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(14)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_xor(15)
    SLICE_X36Y136.G1     net (fanout=1)        0.122   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_sub0000(15)
    SLICE_X36Y136.CLK    Tgck                  0.892   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock_and00001
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    -------------------------------------------------  ---------------------------
    Total                                      4.449ns (3.632ns logic, 0.817ns route)
                                                       (81.6% logic, 18.4% route)

--------------------------------------------------------------------------------
Slack:                  6.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_12 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock (FF)
  Requirement:          11.111ns
  Data Path Delay:      4.409ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 11.111ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_12 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y137.XQ     Tcko                  0.591   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(12)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_12
    SLICE_X37Y136.F2     net (fanout=2)        0.773   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(12)
    SLICE_X37Y136.COUT   Topcyf                1.162   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[4].tag0/r.btag.I3_2
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_lut(12)_INV_0
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(12)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(13)
    SLICE_X37Y137.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(13)
    SLICE_X37Y137.Y      Tciny                 0.869   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[2].tag0/r.btag.I3_3
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(14)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_xor(15)
    SLICE_X36Y136.G1     net (fanout=1)        0.122   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_sub0000(15)
    SLICE_X36Y136.CLK    Tgck                  0.892   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock_and00001
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    -------------------------------------------------  ---------------------------
    Total                                      4.409ns (3.514ns logic, 0.895ns route)
                                                       (79.7% logic, 20.3% route)

--------------------------------------------------------------------------------
Slack:                  6.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_9 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock (FF)
  Requirement:          11.111ns
  Data Path Delay:      4.375ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 11.111ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_9 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y135.YQ     Tcko                  0.587   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(8)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_9
    SLICE_X37Y134.G4     net (fanout=2)        0.668   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(9)
    SLICE_X37Y134.COUT   Topcyg                1.001   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/r.s2_data_14
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_lut(9)_INV_0
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(9)
    SLICE_X37Y135.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(9)
    SLICE_X37Y135.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[4].tag0/r.btag.I3_1
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(10)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(11)
    SLICE_X37Y136.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(11)
    SLICE_X37Y136.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[4].tag0/r.btag.I3_2
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(12)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(13)
    SLICE_X37Y137.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(13)
    SLICE_X37Y137.Y      Tciny                 0.869   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[2].tag0/r.btag.I3_3
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(14)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_xor(15)
    SLICE_X36Y136.G1     net (fanout=1)        0.122   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_sub0000(15)
    SLICE_X36Y136.CLK    Tgck                  0.892   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock_and00001
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    -------------------------------------------------  ---------------------------
    Total                                      4.375ns (3.585ns logic, 0.790ns route)
                                                       (81.9% logic, 18.1% route)

--------------------------------------------------------------------------------
Slack:                  6.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_13 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock (FF)
  Requirement:          11.111ns
  Data Path Delay:      4.325ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 11.111ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_13 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y137.YQ     Tcko                  0.587   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(12)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_13
    SLICE_X37Y136.G1     net (fanout=2)        0.854   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(13)
    SLICE_X37Y136.COUT   Topcyg                1.001   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[4].tag0/r.btag.I3_2
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_lut(13)_INV_0
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(13)
    SLICE_X37Y137.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(13)
    SLICE_X37Y137.Y      Tciny                 0.869   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[2].tag0/r.btag.I3_3
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(14)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_xor(15)
    SLICE_X36Y136.G1     net (fanout=1)        0.122   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_sub0000(15)
    SLICE_X36Y136.CLK    Tgck                  0.892   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock_and00001
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    -------------------------------------------------  ---------------------------
    Total                                      4.325ns (3.349ns logic, 0.976ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------
Slack:                  6.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_11 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock (FF)
  Requirement:          11.111ns
  Data Path Delay:      4.318ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 11.111ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_11 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y136.YQ     Tcko                  0.587   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(10)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_11
    SLICE_X37Y135.G2     net (fanout=2)        0.729   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(11)
    SLICE_X37Y135.COUT   Topcyg                1.001   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[4].tag0/r.btag.I3_1
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_lut(11)_INV_0
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(11)
    SLICE_X37Y136.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(11)
    SLICE_X37Y136.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[4].tag0/r.btag.I3_2
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(12)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(13)
    SLICE_X37Y137.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(13)
    SLICE_X37Y137.Y      Tciny                 0.869   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[2].tag0/r.btag.I3_3
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(14)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_xor(15)
    SLICE_X36Y136.G1     net (fanout=1)        0.122   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_sub0000(15)
    SLICE_X36Y136.CLK    Tgck                  0.892   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock_and00001
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    -------------------------------------------------  ---------------------------
    Total                                      4.318ns (3.467ns logic, 0.851ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Slack:                  6.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlockl_1 (FF)
  Requirement:          11.111ns
  Data Path Delay:      4.131ns (Levels of Logic = 0)
  Clock Path Skew:      -0.078ns (0.214 - 0.292)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 11.111ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlockl_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y136.YQ     Tcko                  0.652   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    SLICE_X52Y78.BY      net (fanout=11)       3.097   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    SLICE_X52Y78.CLK     Tdick                 0.382   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlockl_1
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlockl_1
    -------------------------------------------------  ---------------------------
    Total                                      4.131ns (1.034ns logic, 3.097ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  7.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_14 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock (FF)
  Requirement:          11.111ns
  Data Path Delay:      3.941ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 11.111ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_14 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y138.XQ     Tcko                  0.591   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(14)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_14
    SLICE_X37Y137.F4     net (fanout=2)        0.695   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(14)
    SLICE_X37Y137.Y      Topy                  1.641   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[2].tag0/r.btag.I3_3
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_lut(14)_INV_0
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_cy(14)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Msub_cnt_sub0000_xor(15)
    SLICE_X36Y136.G1     net (fanout=1)        0.122   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_sub0000(15)
    SLICE_X36Y136.CLK    Tgck                  0.892   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock_and00001
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock
    -------------------------------------------------  ---------------------------
    Total                                      3.941ns (3.124ns logic, 0.817ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------
Slack:                  7.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_2 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_15 (FF)
  Requirement:          11.111ns
  Data Path Delay:      3.894ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.002 - 0.006)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 11.111ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_2 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y132.XQ     Tcko                  0.591   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(2)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_2
    SLICE_X33Y132.F1     net (fanout=2)        0.549   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(2)
    SLICE_X33Y132.COUT   Topcyf                1.162   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(2)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_lut(2)_INV_0
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(2)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(3)
    SLICE_X33Y133.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(3)
    SLICE_X33Y133.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(4)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(4)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(5)
    SLICE_X33Y134.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(5)
    SLICE_X33Y134.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(6)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(6)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(7)
    SLICE_X33Y135.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(7)
    SLICE_X33Y135.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(8)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(8)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(9)
    SLICE_X33Y136.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(9)
    SLICE_X33Y136.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(10)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(10)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(11)
    SLICE_X33Y137.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(11)
    SLICE_X33Y137.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(12)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(12)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(13)
    SLICE_X33Y138.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(13)
    SLICE_X33Y138.CLK    Tcinck                1.002   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(14)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(14)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_xor(15)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      3.894ns (3.345ns logic, 0.549ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------
Slack:                  7.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_0 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_15 (FF)
  Requirement:          11.111ns
  Data Path Delay:      3.879ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 11.111ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_0 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y131.XQ     Tcko                  0.591   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(0)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_0
    SLICE_X33Y131.F4     net (fanout=2)        0.416   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(0)
    SLICE_X33Y131.COUT   Topcyf                1.162   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(0)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(0)_rt.1
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(0)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(1)
    SLICE_X33Y132.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(1)
    SLICE_X33Y132.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(2)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(2)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(3)
    SLICE_X33Y133.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(3)
    SLICE_X33Y133.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(4)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(4)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(5)
    SLICE_X33Y134.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(5)
    SLICE_X33Y134.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(6)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(6)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(7)
    SLICE_X33Y135.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(7)
    SLICE_X33Y135.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(8)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(8)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(9)
    SLICE_X33Y136.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(9)
    SLICE_X33Y136.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(10)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(10)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(11)
    SLICE_X33Y137.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(11)
    SLICE_X33Y137.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(12)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(12)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(13)
    SLICE_X33Y138.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(13)
    SLICE_X33Y138.CLK    Tcinck                1.002   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(14)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(14)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_xor(15)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      3.879ns (3.463ns logic, 0.416ns route)
                                                       (89.3% logic, 10.7% route)

--------------------------------------------------------------------------------
Slack:                  7.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_1 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_15 (FF)
  Requirement:          11.111ns
  Data Path Delay:      3.854ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 11.111ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_1 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y131.YQ     Tcko                  0.587   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(0)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_1
    SLICE_X33Y131.G1     net (fanout=2)        0.556   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(1)
    SLICE_X33Y131.COUT   Topcyg                1.001   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(0)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_lut(1)_INV_0
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(1)
    SLICE_X33Y132.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(1)
    SLICE_X33Y132.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(2)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(2)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(3)
    SLICE_X33Y133.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(3)
    SLICE_X33Y133.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(4)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(4)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(5)
    SLICE_X33Y134.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(5)
    SLICE_X33Y134.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(6)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(6)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(7)
    SLICE_X33Y135.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(7)
    SLICE_X33Y135.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(8)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(8)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(9)
    SLICE_X33Y136.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(9)
    SLICE_X33Y136.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(10)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(10)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(11)
    SLICE_X33Y137.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(11)
    SLICE_X33Y137.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(12)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(12)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(13)
    SLICE_X33Y138.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(13)
    SLICE_X33Y138.CLK    Tcinck                1.002   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(14)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(14)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_xor(15)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      3.854ns (3.298ns logic, 0.556ns route)
                                                       (85.6% logic, 14.4% route)

--------------------------------------------------------------------------------
Slack:                  7.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_2 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_13 (FF)
  Requirement:          11.111ns
  Data Path Delay:      3.776ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.004 - 0.006)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 11.111ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_2 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y132.XQ     Tcko                  0.591   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(2)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_2
    SLICE_X33Y132.F1     net (fanout=2)        0.549   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(2)
    SLICE_X33Y132.COUT   Topcyf                1.162   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(2)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_lut(2)_INV_0
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(2)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(3)
    SLICE_X33Y133.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(3)
    SLICE_X33Y133.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(4)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(4)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(5)
    SLICE_X33Y134.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(5)
    SLICE_X33Y134.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(6)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(6)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(7)
    SLICE_X33Y135.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(7)
    SLICE_X33Y135.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(8)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(8)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(9)
    SLICE_X33Y136.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(9)
    SLICE_X33Y136.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(10)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(10)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(11)
    SLICE_X33Y137.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(11)
    SLICE_X33Y137.CLK    Tcinck                1.002   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(12)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(12)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_xor(13)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      3.776ns (3.227ns logic, 0.549ns route)
                                                       (85.5% logic, 14.5% route)

--------------------------------------------------------------------------------
Slack:                  7.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_0 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_13 (FF)
  Requirement:          11.111ns
  Data Path Delay:      3.761ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 11.111ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_0 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y131.XQ     Tcko                  0.591   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(0)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_0
    SLICE_X33Y131.F4     net (fanout=2)        0.416   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(0)
    SLICE_X33Y131.COUT   Topcyf                1.162   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(0)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(0)_rt.1
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(0)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(1)
    SLICE_X33Y132.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(1)
    SLICE_X33Y132.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(2)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(2)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(3)
    SLICE_X33Y133.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(3)
    SLICE_X33Y133.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(4)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(4)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(5)
    SLICE_X33Y134.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(5)
    SLICE_X33Y134.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(6)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(6)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(7)
    SLICE_X33Y135.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(7)
    SLICE_X33Y135.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(8)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(8)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(9)
    SLICE_X33Y136.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(9)
    SLICE_X33Y136.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(10)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(10)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(11)
    SLICE_X33Y137.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(11)
    SLICE_X33Y137.CLK    Tcinck                1.002   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(12)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(12)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_xor(13)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      3.761ns (3.345ns logic, 0.416ns route)
                                                       (88.9% logic, 11.1% route)

--------------------------------------------------------------------------------
Slack:                  7.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_4 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_15 (FF)
  Requirement:          11.111ns
  Data Path Delay:      3.740ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.002 - 0.006)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 11.111ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_4 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y133.XQ     Tcko                  0.591   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(4)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_4
    SLICE_X33Y133.F2     net (fanout=2)        0.513   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(4)
    SLICE_X33Y133.COUT   Topcyf                1.162   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(4)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_lut(4)_INV_0
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(4)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(5)
    SLICE_X33Y134.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(5)
    SLICE_X33Y134.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(6)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(6)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(7)
    SLICE_X33Y135.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(7)
    SLICE_X33Y135.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(8)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(8)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(9)
    SLICE_X33Y136.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(9)
    SLICE_X33Y136.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(10)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(10)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(11)
    SLICE_X33Y137.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(11)
    SLICE_X33Y137.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(12)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(12)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(13)
    SLICE_X33Y138.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(13)
    SLICE_X33Y138.CLK    Tcinck                1.002   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(14)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(14)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_xor(15)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      3.740ns (3.227ns logic, 0.513ns route)
                                                       (86.3% logic, 13.7% route)

--------------------------------------------------------------------------------
Slack:                  7.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_1 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_13 (FF)
  Requirement:          11.111ns
  Data Path Delay:      3.736ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 11.111ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_1 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y131.YQ     Tcko                  0.587   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(0)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_1
    SLICE_X33Y131.G1     net (fanout=2)        0.556   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(1)
    SLICE_X33Y131.COUT   Topcyg                1.001   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(0)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_lut(1)_INV_0
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(1)
    SLICE_X33Y132.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(1)
    SLICE_X33Y132.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(2)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(2)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(3)
    SLICE_X33Y133.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(3)
    SLICE_X33Y133.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(4)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(4)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(5)
    SLICE_X33Y134.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(5)
    SLICE_X33Y134.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(6)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(6)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(7)
    SLICE_X33Y135.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(7)
    SLICE_X33Y135.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(8)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(8)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(9)
    SLICE_X33Y136.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(9)
    SLICE_X33Y136.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(10)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(10)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(11)
    SLICE_X33Y137.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(11)
    SLICE_X33Y137.CLK    Tcinck                1.002   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(12)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_cy(12)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/Mcount_cnt_xor(13)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      3.736ns (3.180ns logic, 0.556ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0ro" derived from
 PERIOD analysis for net "ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclkfx" derived from PERIOD analysis for net "clkgen0/xc3s.v/clk_x" derived from NET "lclk" PERIOD = 20 ns HIGH 40%; divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS  multiplied by 1.11 to 11.111 nS and duty cycle corrected to HIGH 5.555 nS 
 duty cycle corrected to 11.111 nS  HIGH 5.555 nS 

--------------------------------------------------------------------------------
Slack: 6.945ns (period - min period limit)
  Period: 11.111ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll/CLK0
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll/CLK0
  Location pin: DCM_X0Y2.CLK0
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0ro
--------------------------------------------------------------------------------
Slack: 9.459ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.111ns
  Low pulse: 5.555ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlockl_1/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlockl_1/CK
  Location pin: SLICE_X52Y78.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 9.459ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.111ns
  High pulse: 5.555ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlockl_1/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlockl_1/CK
  Location pin: SLICE_X52Y78.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 9.459ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.111ns
  Low pulse: 5.555ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock/CK
  Location pin: SLICE_X36Y136.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 9.459ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.111ns
  High pulse: 5.555ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock/CK
  Location pin: SLICE_X36Y136.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 9.459ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.111ns
  Low pulse: 5.555ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll2rst(3)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll2rst_3/CK
  Location pin: SLICE_X22Y86.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 9.459ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.111ns
  High pulse: 5.555ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll2rst(3)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll2rst_3/CK
  Location pin: SLICE_X22Y86.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 9.459ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.111ns
  Low pulse: 5.555ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll2rst(1)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll2rst_1/CK
  Location pin: SLICE_X26Y113.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 9.459ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.111ns
  High pulse: 5.555ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll2rst(1)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll2rst_1/CK
  Location pin: SLICE_X26Y113.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 9.459ns (period - min period limit)
  Period: 11.111ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlockl_1/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlockl_1/CK
  Location pin: SLICE_X52Y78.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 9.459ns (period - min period limit)
  Period: 11.111ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlock/CK
  Location pin: SLICE_X36Y136.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 9.459ns (period - min period limit)
  Period: 11.111ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll2rst(3)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll2rst_3/CK
  Location pin: SLICE_X22Y86.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 9.459ns (period - min period limit)
  Period: 11.111ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll2rst(1)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll2rst_1/CK
  Location pin: SLICE_X26Y113.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 9.515ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.111ns
  Low pulse: 5.555ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: lock/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlockl/CK
  Location pin: SLICE_X23Y151.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 9.515ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.111ns
  High pulse: 5.555ns
  High pulse limit: 0.798ns (Tch)
  Physical resource: lock/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlockl/CK
  Location pin: SLICE_X23Y151.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 9.515ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.111ns
  Low pulse: 5.555ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(0)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_0/CK
  Location pin: SLICE_X33Y131.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 9.515ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.111ns
  High pulse: 5.555ns
  High pulse limit: 0.798ns (Tch)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(0)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_0/CK
  Location pin: SLICE_X33Y131.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 9.515ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.111ns
  Low pulse: 5.555ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(0)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_1/CK
  Location pin: SLICE_X33Y131.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 9.515ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.111ns
  High pulse: 5.555ns
  High pulse limit: 0.798ns (Tch)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(0)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_1/CK
  Location pin: SLICE_X33Y131.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 9.515ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.111ns
  Low pulse: 5.555ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(2)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_2/CK
  Location pin: SLICE_X33Y132.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 9.515ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.111ns
  High pulse: 5.555ns
  High pulse limit: 0.798ns (Tch)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(2)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_2/CK
  Location pin: SLICE_X33Y132.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 9.515ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.111ns
  Low pulse: 5.555ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(2)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_3/CK
  Location pin: SLICE_X33Y132.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 9.515ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.111ns
  High pulse: 5.555ns
  High pulse limit: 0.798ns (Tch)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(2)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_3/CK
  Location pin: SLICE_X33Y132.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 9.515ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.111ns
  Low pulse: 5.555ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(4)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_4/CK
  Location pin: SLICE_X33Y133.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 9.515ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.111ns
  High pulse: 5.555ns
  High pulse limit: 0.798ns (Tch)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt(4)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/cnt_4/CK
  Location pin: SLICE_X33Y133.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_270ro" derived from  PERIOD 
analysis for net "ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclkfx" derived 
from PERIOD analysis for net "clkgen0/xc3s.v/clk_x" derived from NET "lclk" 
PERIOD = 20 ns HIGH 40%; divided by 2.00 to 10 nS and duty cycle corrected to 
HIGH 5 nS  multiplied by 1.11 to 11.111 nS and duty cycle corrected to HIGH 
5.555 nS   duty cycle corrected to 11.111 nS  HIGH 5.555 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3903 paths analyzed, 606 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.738ns.
--------------------------------------------------------------------------------
Slack:                  0.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr16.ddrc/r.sdstate_18 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rasgen (FF)
  Requirement:          11.111ns
  Data Path Delay:      10.738ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clkml rising at 8.333ns
  Destination Clock:    clkml rising at 19.444ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/r.sdstate_18 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rasgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y88.XQ       Tcko                  0.591   ddrsp0.ddrc/ddr16.ddrc/r.sdstate_18
                                                       ddrsp0.ddrc/ddr16.ddrc/r.sdstate_18
    SLICE_X0Y87.G3       net (fanout=35)       2.082   ddrsp0.ddrc/ddr16.ddrc/r.sdstate_18
    SLICE_X0Y87.X        Tif5x                 1.152   ddrsp0.ddrc/sdi_data(18)
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_rasn311
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_rasn31_f5
    SLICE_X2Y103.F4      net (fanout=9)        1.019   ddrsp0.ddrc/ddr16.ddrc/N110
    SLICE_X2Y103.X       Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/ri_rasn54
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_rasn54
    SLICE_X3Y127.G2      net (fanout=1)        1.047   ddrsp0.ddrc/ddr16.ddrc/ri_rasn54
    SLICE_X3Y127.Y       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.rasn
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_rasn71
    SLICE_X3Y127.F1      net (fanout=1)        0.476   ddrsp0.ddrc/ddr16.ddrc/ri_rasn71
    SLICE_X3Y127.X       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.rasn
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_rasn83
    C1.O1                net (fanout=1)        1.520   ddrsp0.ddrc/sdo_rasn
    C1.OTCLK1            Tioock                0.684   ddr_rasb
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rasgen
    -------------------------------------------------  ---------------------------
    Total                                     10.738ns (4.594ns logic, 6.144ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  0.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr16.ddrc/r.waddr_4 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Requirement:          11.111ns
  Data Path Delay:      10.586ns (Levels of Logic = 6)
  Clock Path Skew:      -0.097ns (0.211 - 0.308)
  Source Clock:         clkml rising at 8.333ns
  Destination Clock:    clkml rising at 19.444ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/r.waddr_4 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y123.XQ     Tcko                  0.592   ddrsp0.ddrc/ddr16.ddrc/r.waddr_4
                                                       ddrsp0.ddrc/ddr16.ddrc/r.waddr_4
    SLICE_X12Y120.G4     net (fanout=10)       0.943   ddrsp0.ddrc/ddr16.ddrc/r.waddr_4
    SLICE_X12Y120.Y      Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/r.cfg.cl
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_hready89_SW0_SW0
    SLICE_X12Y120.F4     net (fanout=1)        0.023   N6532
    SLICE_X12Y120.X      Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/r.cfg.cl
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_hready89_SW0
    SLICE_X13Y121.G2     net (fanout=1)        0.670   N5364
    SLICE_X13Y121.Y      Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.cfg.refresh_6
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_hready89
    SLICE_X13Y121.F4     net (fanout=1)        0.023   ddrsp0.ddrc/ddr16.ddrc/ri_hready89
    SLICE_X13Y121.X      Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.cfg.refresh_6
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_hready159_SW0
    SLICE_X1Y120.G3      net (fanout=1)        0.773   N5370
    SLICE_X1Y120.Y       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.hready
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_hready159
    SLICE_X1Y120.F2      net (fanout=1)        0.428   ddrsp0.ddrc/ddr16.ddrc/ri_hready159
    SLICE_X1Y120.X       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.hready
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_hready193
    RAMB16_X0Y12.WEA     net (fanout=2)        1.547   ddrsp0.ddrc/ddr16.ddrc/ri_hready
    RAMB16_X0Y12.CLKA    Tbwck                 1.253   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                     10.586ns (6.179ns logic, 4.407ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack:                  0.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr16.ddrc/r.cfg.csize_1 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[5].da0 (FF)
  Requirement:          11.111ns
  Data Path Delay:      10.667ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.130 - 0.140)
  Source Clock:         clkml rising at 8.333ns
  Destination Clock:    clkml rising at 19.444ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/r.cfg.csize_1 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[5].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y77.YQ       Tcko                  0.587   ddrsp0.ddrc/ddr16.ddrc/r.cfg.csize_1
                                                       ddrsp0.ddrc/ddr16.ddrc/r.cfg.csize_1
    SLICE_X13Y99.G1      net (fanout=18)       2.100   ddrsp0.ddrc/ddr16.ddrc/r.cfg.csize_1
    SLICE_X13Y99.Y       Tilo                  0.704   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0[7].tag0/r.btag.CTX_1
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_8_mux000324
    SLICE_X1Y91.F2       net (fanout=2)        1.281   ddrsp0.ddrc/ddr16.ddrc/v0_address_7_mux000317
    SLICE_X1Y91.X        Tif5x                 1.025   ddrsp0.ddrc/ddr16.ddrc/N12
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_7_mux00031391
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_7_mux0003139_f5
    SLICE_X0Y76.G2       net (fanout=2)        1.034   ddrsp0.ddrc/ddr16.ddrc/N12
    SLICE_X0Y76.Y        Tilo                  0.759   ddrsp0.ddrc/sdi_data(16)
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_7_mux00035
    SLICE_X1Y90.F2       net (fanout=2)        1.498   ddrsp0.ddrc/ddr16.ddrc/v0_address_7_mux00035
    SLICE_X1Y90.X        Tilo                  0.704   ddrsp0.ddrc/sdo_address(7)
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_7_mux000348
    H4.O1                net (fanout=1)        0.291   ddrsp0.ddrc/sdo_address(7)
    H4.OTCLK1            Tioock                0.684   ddr_ad(5)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[5].da0
    -------------------------------------------------  ---------------------------
    Total                                     10.667ns (4.463ns logic, 6.204ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  0.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[6].da0 (FF)
  Requirement:          11.111ns
  Data Path Delay:      10.583ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkml rising at 8.333ns
  Destination Clock:    clkml rising at 19.444ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[6].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y89.XQ       Tcko                  0.591   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0
                                                       ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0
    SLICE_X1Y71.G4       net (fanout=23)       2.256   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0
    SLICE_X1Y71.Y        Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux00039
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_14_or00031
    SLICE_X0Y101.F3      net (fanout=6)        1.884   ddrsp0.ddrc/ddr16.ddrc/v0_address_14_or0003
    SLICE_X0Y101.X       Tif5x                 1.152   ddrsp0.ddrc/ddr16.ddrc/v0_address_8_mux00030
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_8_mux00030_G
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_8_mux00030
    SLICE_X1Y104.F2      net (fanout=3)        0.986   ddrsp0.ddrc/ddr16.ddrc/v0_address_8_mux00030
    SLICE_X1Y104.X       Tif5x                 1.025   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[15].dout/preD2
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_8_mux0003512
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_8_mux000351_f5
    H3.O1                net (fanout=1)        1.301   ddrsp0.ddrc/sdo_address(8)
    H3.OTCLK1            Tioock                0.684   ddr_ad(6)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[6].da0
    -------------------------------------------------  ---------------------------
    Total                                     10.583ns (4.156ns logic, 6.427ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  0.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr16.ddrc/r.sdstate_18 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/r.rasn (FF)
  Requirement:          11.111ns
  Data Path Delay:      10.556ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkml rising at 8.333ns
  Destination Clock:    clkml rising at 19.444ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/r.sdstate_18 to ddrsp0.ddrc/ddr16.ddrc/r.rasn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y88.XQ       Tcko                  0.591   ddrsp0.ddrc/ddr16.ddrc/r.sdstate_18
                                                       ddrsp0.ddrc/ddr16.ddrc/r.sdstate_18
    SLICE_X2Y88.G3       net (fanout=35)       0.694   ddrsp0.ddrc/ddr16.ddrc/r.sdstate_18
    SLICE_X2Y88.Y        Tilo                  0.759   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[3].dout/preD2
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_sdwen11
    SLICE_X2Y123.F1      net (fanout=9)        1.532   ddrsp0.ddrc/ddr16.ddrc/ri_rasn24
    SLICE_X2Y123.X       Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/N80
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_rasn21
    SLICE_X3Y102.F1      net (fanout=4)        2.529   ddrsp0.ddrc/ddr16.ddrc/N80
    SLICE_X3Y102.X       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/ri_rasn14
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_rasn14
    SLICE_X3Y127.SR      net (fanout=1)        2.078   ddrsp0.ddrc/ddr16.ddrc/ri_rasn14
    SLICE_X3Y127.CLK     Tsrck                 0.910   ddrsp0.ddrc/ddr16.ddrc/r.rasn
                                                       ddrsp0.ddrc/ddr16.ddrc/r.rasn
    -------------------------------------------------  ---------------------------
    Total                                     10.556ns (3.723ns logic, 6.833ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  0.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr16.ddrc/r.cmstate_0 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/r.rasn (FF)
  Requirement:          11.111ns
  Data Path Delay:      10.549ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkml rising at 8.333ns
  Destination Clock:    clkml rising at 19.444ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/r.cmstate_0 to ddrsp0.ddrc/ddr16.ddrc/r.rasn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y89.YQ       Tcko                  0.587   ddrsp0.ddrc/ddr16.ddrc/r.cmstate_0
                                                       ddrsp0.ddrc/ddr16.ddrc/r.cmstate_0
    SLICE_X2Y88.G2       net (fanout=23)       0.691   ddrsp0.ddrc/ddr16.ddrc/r.cmstate_0
    SLICE_X2Y88.Y        Tilo                  0.759   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[3].dout/preD2
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_sdwen11
    SLICE_X2Y123.F1      net (fanout=9)        1.532   ddrsp0.ddrc/ddr16.ddrc/ri_rasn24
    SLICE_X2Y123.X       Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/N80
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_rasn21
    SLICE_X3Y102.F1      net (fanout=4)        2.529   ddrsp0.ddrc/ddr16.ddrc/N80
    SLICE_X3Y102.X       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/ri_rasn14
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_rasn14
    SLICE_X3Y127.SR      net (fanout=1)        2.078   ddrsp0.ddrc/ddr16.ddrc/ri_rasn14
    SLICE_X3Y127.CLK     Tsrck                 0.910   ddrsp0.ddrc/ddr16.ddrc/r.rasn
                                                       ddrsp0.ddrc/ddr16.ddrc/r.rasn
    -------------------------------------------------  ---------------------------
    Total                                     10.549ns (3.719ns logic, 6.830ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  0.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rasgen (FF)
  Requirement:          11.111ns
  Data Path Delay:      10.526ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clkml rising at 8.333ns
  Destination Clock:    clkml rising at 19.444ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rasgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y89.XQ       Tcko                  0.591   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0
                                                       ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0
    SLICE_X1Y87.G1       net (fanout=23)       0.724   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0
    SLICE_X1Y87.Y        Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/v0_ba_and0000
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_ba_and0000_SW0
    SLICE_X0Y87.BX       net (fanout=4)        0.788   N1954
    SLICE_X0Y87.X        Tbxx                  0.806   ddrsp0.ddrc/sdi_data(18)
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_rasn31_f5
    SLICE_X2Y103.F4      net (fanout=9)        1.019   ddrsp0.ddrc/ddr16.ddrc/N110
    SLICE_X2Y103.X       Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/ri_rasn54
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_rasn54
    SLICE_X3Y127.G2      net (fanout=1)        1.047   ddrsp0.ddrc/ddr16.ddrc/ri_rasn54
    SLICE_X3Y127.Y       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.rasn
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_rasn71
    SLICE_X3Y127.F1      net (fanout=1)        0.476   ddrsp0.ddrc/ddr16.ddrc/ri_rasn71
    SLICE_X3Y127.X       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.rasn
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_rasn83
    C1.O1                net (fanout=1)        1.520   ddrsp0.ddrc/sdo_rasn
    C1.OTCLK1            Tioock                0.684   ddr_rasb
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rasgen
    -------------------------------------------------  ---------------------------
    Total                                     10.526ns (4.952ns logic, 5.574ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack:                  0.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr16.ddrc/r.istate_2 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0 (FF)
  Requirement:          11.111ns
  Data Path Delay:      10.390ns (Levels of Logic = 5)
  Clock Path Skew:      -0.092ns (0.206 - 0.298)
  Source Clock:         clkml rising at 8.333ns
  Destination Clock:    clkml rising at 19.444ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/r.istate_2 to ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y129.XQ     Tcko                  0.592   ddrsp0.ddrc/ddr16.ddrc/r.istate_2
                                                       ddrsp0.ddrc/ddr16.ddrc/r.istate_2
    SLICE_X12Y116.F3     net (fanout=6)        2.051   ddrsp0.ddrc/ddr16.ddrc/r.istate_2
    SLICE_X12Y116.X      Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/r.istate_3
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_cfg_command_mux0016(0)1_SW0_SW0
    SLICE_X1Y97.G4       net (fanout=1)        1.667   N3343
    SLICE_X1Y97.Y        Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(2)2
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_cfg_command_mux0016(0)1
    SLICE_X1Y92.F1       net (fanout=3)        1.187   ddrsp0.ddrc/ddr16.ddrc/N43
    SLICE_X1Y92.X        Tilo                  0.704   N3615
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_cfg_command_mux0016(1)1_SW2
    SLICE_X1Y89.G4       net (fanout=1)        0.835   N3615
    SLICE_X1Y89.Y        Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(0)22
    SLICE_X1Y89.F3       net (fanout=1)        0.350   ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(0)22
    SLICE_X1Y89.CLK      Tfck                  0.837   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(0)59
                                                       ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0
    -------------------------------------------------  ---------------------------
    Total                                     10.390ns (4.300ns logic, 6.090ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  0.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr16.ddrc/r.istate_2 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0 (FF)
  Requirement:          11.111ns
  Data Path Delay:      10.374ns (Levels of Logic = 5)
  Clock Path Skew:      -0.092ns (0.206 - 0.298)
  Source Clock:         clkml rising at 8.333ns
  Destination Clock:    clkml rising at 19.444ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/r.istate_2 to ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y129.XQ     Tcko                  0.592   ddrsp0.ddrc/ddr16.ddrc/r.istate_2
                                                       ddrsp0.ddrc/ddr16.ddrc/r.istate_2
    SLICE_X12Y116.F3     net (fanout=6)        2.051   ddrsp0.ddrc/ddr16.ddrc/r.istate_2
    SLICE_X12Y116.X      Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/r.istate_3
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_cfg_command_mux0016(0)1_SW0_SW0
    SLICE_X1Y97.G4       net (fanout=1)        1.667   N3343
    SLICE_X1Y97.Y        Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(2)2
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_cfg_command_mux0016(0)1
    SLICE_X0Y92.BX       net (fanout=3)        1.149   ddrsp0.ddrc/ddr16.ddrc/N43
    SLICE_X0Y92.X        Tbxx                  0.806   N3616
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_cfg_command_mux0016(1)1_SW3
    SLICE_X1Y89.G1       net (fanout=1)        0.755   N3616
    SLICE_X1Y89.Y        Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(0)22
    SLICE_X1Y89.F3       net (fanout=1)        0.350   ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(0)22
    SLICE_X1Y89.CLK      Tfck                  0.837   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(0)59
                                                       ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0
    -------------------------------------------------  ---------------------------
    Total                                     10.374ns (4.402ns logic, 5.972ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  0.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr16.ddrc/r.refresh_0 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1 (FF)
  Requirement:          11.111ns
  Data Path Delay:      10.377ns (Levels of Logic = 8)
  Clock Path Skew:      -0.076ns (0.210 - 0.286)
  Source Clock:         clkml rising at 8.333ns
  Destination Clock:    clkml rising at 19.444ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/r.refresh_0 to ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y129.YQ     Tcko                  0.652   ddrsp0.ddrc/ddr16.ddrc/r.refresh_0
                                                       ddrsp0.ddrc/ddr16.ddrc/r.refresh_0
    SLICE_X19Y130.F3     net (fanout=1)        0.380   ddrsp0.ddrc/ddr16.ddrc/r.refresh_0
    SLICE_X19Y130.COUT   Topcyf                1.162   ddrsp0.ddrc/ddr16.ddrc/v0_refresh_sub0001(0)
                                                       ddrsp0.ddrc/ddr16.ddrc/r.refresh_0_rt
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(0)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(1)
    SLICE_X19Y131.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(1)
    SLICE_X19Y131.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr16.ddrc/v0_refresh_sub0001(2)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(2)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(3)
    SLICE_X19Y132.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(3)
    SLICE_X19Y132.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[1].tag0/r.btag.I3_1
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(4)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(5)
    SLICE_X19Y133.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(5)
    SLICE_X19Y133.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[1].tag0/r.btag.I3_0
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(6)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(7)
    SLICE_X19Y134.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(7)
    SLICE_X19Y134.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr16.ddrc/v0_refresh_sub0001(8)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(8)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(9)
    SLICE_X19Y135.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(9)
    SLICE_X19Y135.Y      Tciny                 0.869   ddrsp0.ddrc/ddr16.ddrc/v0_refresh_sub0001(10)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(10)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_xor(11)
    SLICE_X0Y86.G3       net (fanout=15)       5.168   ddrsp0.ddrc/ddr16.ddrc/v0_refresh_sub0001(11)
    SLICE_X0Y86.Y        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(1)26
    SLICE_X0Y86.F4       net (fanout=1)        0.023   ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(1)26
    SLICE_X0Y86.CLK      Tfck                  0.892   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(1)64
                                                       ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1
    -------------------------------------------------  ---------------------------
    Total                                     10.377ns (4.806ns logic, 5.571ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack:                  0.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0 (FF)
  Requirement:          11.111ns
  Data Path Delay:      10.409ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.005 - 0.009)
  Source Clock:         clkml rising at 8.333ns
  Destination Clock:    clkml rising at 19.444ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1 to ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y86.XQ       Tcko                  0.592   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1
                                                       ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1
    SLICE_X2Y120.G2      net (fanout=20)       2.862   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1
    SLICE_X2Y120.Y       Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(0)13
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_cfg_refon21
    SLICE_X2Y120.F4      net (fanout=3)        0.044   ddrsp0.ddrc/ddr16.ddrc/N106
    SLICE_X2Y120.X       Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(0)13
                                                       ddrsp0.ddrc/ddr16.ddrc/r_istate_mux0000(2)1_SW0
    SLICE_X0Y92.F3       net (fanout=4)        1.595   ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(0)13
    SLICE_X0Y92.X        Tif5x                 1.152   N3616
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_cfg_command_mux0016(1)1_SW3_G
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_cfg_command_mux0016(1)1_SW3
    SLICE_X1Y89.G1       net (fanout=1)        0.755   N3616
    SLICE_X1Y89.Y        Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(0)22
    SLICE_X1Y89.F3       net (fanout=1)        0.350   ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(0)22
    SLICE_X1Y89.CLK      Tfck                  0.837   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(0)59
                                                       ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0
    -------------------------------------------------  ---------------------------
    Total                                     10.409ns (4.803ns logic, 5.606ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack:                  0.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0 (FF)
  Requirement:          11.111ns
  Data Path Delay:      10.409ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.005 - 0.009)
  Source Clock:         clkml rising at 8.333ns
  Destination Clock:    clkml rising at 19.444ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1 to ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y86.XQ       Tcko                  0.592   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1
                                                       ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1
    SLICE_X2Y120.G2      net (fanout=20)       2.862   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1
    SLICE_X2Y120.Y       Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(0)13
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_cfg_refon21
    SLICE_X2Y120.F4      net (fanout=3)        0.044   ddrsp0.ddrc/ddr16.ddrc/N106
    SLICE_X2Y120.X       Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(0)13
                                                       ddrsp0.ddrc/ddr16.ddrc/r_istate_mux0000(2)1_SW0
    SLICE_X0Y92.G3       net (fanout=4)        1.595   ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(0)13
    SLICE_X0Y92.X        Tif5x                 1.152   N3616
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_cfg_command_mux0016(1)1_SW3_F
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_cfg_command_mux0016(1)1_SW3
    SLICE_X1Y89.G1       net (fanout=1)        0.755   N3616
    SLICE_X1Y89.Y        Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(0)22
    SLICE_X1Y89.F3       net (fanout=1)        0.350   ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(0)22
    SLICE_X1Y89.CLK      Tfck                  0.837   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(0)59
                                                       ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0
    -------------------------------------------------  ---------------------------
    Total                                     10.409ns (4.803ns logic, 5.606ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack:                  0.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[9].da0 (FF)
  Requirement:          11.111ns
  Data Path Delay:      10.410ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clkml rising at 8.333ns
  Destination Clock:    clkml rising at 19.444ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[9].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y89.XQ       Tcko                  0.591   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0
                                                       ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0
    SLICE_X1Y87.G1       net (fanout=23)       0.724   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0
    SLICE_X1Y87.Y        Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/v0_ba_and0000
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_ba_and0000_SW0
    SLICE_X2Y93.F1       net (fanout=4)        0.781   N1954
    SLICE_X2Y93.X        Tif5x                 1.152   N2856
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_10_mux00036_SW21
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_10_mux00036_SW2_f5
    SLICE_X0Y84.G2       net (fanout=1)        1.594   N2856
    SLICE_X0Y84.Y        Tilo                  0.759   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[5].dout/preD2
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_10_mux00036
    SLICE_X2Y54.G1       net (fanout=9)        1.783   ddrsp0.ddrc/ddr16.ddrc/N781
    SLICE_X2Y54.Y        Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.valid_0_1
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_11_mux000343
    N4.O1                net (fanout=1)        0.879   ddrsp0.ddrc/sdo_address(11)
    N4.OTCLK1            Tioock                0.684   ddr_ad(9)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[9].da0
    -------------------------------------------------  ---------------------------
    Total                                     10.410ns (4.649ns logic, 5.761ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack:                  0.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rasgen (FF)
  Requirement:          11.111ns
  Data Path Delay:      10.404ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clkml rising at 8.333ns
  Destination Clock:    clkml rising at 19.444ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rasgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y86.XQ       Tcko                  0.592   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1
                                                       ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1
    SLICE_X1Y87.G3       net (fanout=20)       0.601   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1
    SLICE_X1Y87.Y        Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/v0_ba_and0000
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_ba_and0000_SW0
    SLICE_X0Y87.BX       net (fanout=4)        0.788   N1954
    SLICE_X0Y87.X        Tbxx                  0.806   ddrsp0.ddrc/sdi_data(18)
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_rasn31_f5
    SLICE_X2Y103.F4      net (fanout=9)        1.019   ddrsp0.ddrc/ddr16.ddrc/N110
    SLICE_X2Y103.X       Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/ri_rasn54
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_rasn54
    SLICE_X3Y127.G2      net (fanout=1)        1.047   ddrsp0.ddrc/ddr16.ddrc/ri_rasn54
    SLICE_X3Y127.Y       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.rasn
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_rasn71
    SLICE_X3Y127.F1      net (fanout=1)        0.476   ddrsp0.ddrc/ddr16.ddrc/ri_rasn71
    SLICE_X3Y127.X       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.rasn
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_rasn83
    C1.O1                net (fanout=1)        1.520   ddrsp0.ddrc/sdo_rasn
    C1.OTCLK1            Tioock                0.684   ddr_rasb
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rasgen
    -------------------------------------------------  ---------------------------
    Total                                     10.404ns (4.953ns logic, 5.451ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack:                  0.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr16.ddrc/r.waddr_5 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Requirement:          11.111ns
  Data Path Delay:      10.304ns (Levels of Logic = 5)
  Clock Path Skew:      -0.097ns (0.211 - 0.308)
  Source Clock:         clkml rising at 8.333ns
  Destination Clock:    clkml rising at 19.444ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/r.waddr_5 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y122.XQ     Tcko                  0.591   ddrsp0.ddrc/ddr16.ddrc/r.waddr_5
                                                       ddrsp0.ddrc/ddr16.ddrc/r.waddr_5
    SLICE_X15Y126.G3     net (fanout=8)        1.048   ddrsp0.ddrc/ddr16.ddrc/r.waddr_5
    SLICE_X15Y126.COUT   Topcyg                1.001   ddrsp0.ddrc/ddr16.ddrc/ri_casn_cmp_le0000
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_lut(5)
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(5)
    SLICE_X14Y125.G3     net (fanout=2)        0.602   ddrsp0.ddrc/ddr16.ddrc/ri_casn_cmp_le0000
    SLICE_X14Y125.Y      Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/r.cfg.trfc_0
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_casn_and000019
    SLICE_X14Y123.G3     net (fanout=6)        0.334   ddrsp0.ddrc/ddr16.ddrc/ri_casn_and0000
    SLICE_X14Y123.Y      Tilo                  0.759   N1432
                                                       ddrsp0.ddrc/ddr16.ddrc/r_extdqs_mux000011
    SLICE_X3Y121.F4      net (fanout=2)        0.697   ddrsp0.ddrc/ddr16.ddrc/N441
    SLICE_X3Y121.X       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/ri_hready11
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_hready11
    SLICE_X1Y120.F3      net (fanout=1)        0.305   ddrsp0.ddrc/ddr16.ddrc/ri_hready11
    SLICE_X1Y120.X       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.hready
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_hready193
    RAMB16_X0Y12.WEA     net (fanout=2)        1.547   ddrsp0.ddrc/ddr16.ddrc/ri_hready
    RAMB16_X0Y12.CLKA    Tbwck                 1.253   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                     10.304ns (5.771ns logic, 4.533ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack:                  0.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr16.ddrc/r.refresh_0 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_2 (FF)
  Requirement:          11.111ns
  Data Path Delay:      10.321ns (Levels of Logic = 8)
  Clock Path Skew:      -0.076ns (0.210 - 0.286)
  Source Clock:         clkml rising at 8.333ns
  Destination Clock:    clkml rising at 19.444ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/r.refresh_0 to ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y129.YQ     Tcko                  0.652   ddrsp0.ddrc/ddr16.ddrc/r.refresh_0
                                                       ddrsp0.ddrc/ddr16.ddrc/r.refresh_0
    SLICE_X19Y130.F3     net (fanout=1)        0.380   ddrsp0.ddrc/ddr16.ddrc/r.refresh_0
    SLICE_X19Y130.COUT   Topcyf                1.162   ddrsp0.ddrc/ddr16.ddrc/v0_refresh_sub0001(0)
                                                       ddrsp0.ddrc/ddr16.ddrc/r.refresh_0_rt
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(0)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(1)
    SLICE_X19Y131.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(1)
    SLICE_X19Y131.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr16.ddrc/v0_refresh_sub0001(2)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(2)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(3)
    SLICE_X19Y132.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(3)
    SLICE_X19Y132.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[1].tag0/r.btag.I3_1
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(4)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(5)
    SLICE_X19Y133.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(5)
    SLICE_X19Y133.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[1].tag0/r.btag.I3_0
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(6)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(7)
    SLICE_X19Y134.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(7)
    SLICE_X19Y134.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr16.ddrc/v0_refresh_sub0001(8)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(8)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(9)
    SLICE_X19Y135.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(9)
    SLICE_X19Y135.Y      Tciny                 0.869   ddrsp0.ddrc/ddr16.ddrc/v0_refresh_sub0001(10)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(10)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_xor(11)
    SLICE_X1Y86.G2       net (fanout=15)       5.222   ddrsp0.ddrc/ddr16.ddrc/v0_refresh_sub0001(11)
    SLICE_X1Y86.Y        Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_2
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(2)32
    SLICE_X1Y86.F3       net (fanout=1)        0.023   ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(2)32
    SLICE_X1Y86.CLK      Tfck                  0.837   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_2
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(2)76
                                                       ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_2
    -------------------------------------------------  ---------------------------
    Total                                     10.321ns (4.696ns logic, 5.625ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack:                  0.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_2 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[6].da0 (FF)
  Requirement:          11.111ns
  Data Path Delay:      10.389ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.130 - 0.134)
  Source Clock:         clkml rising at 8.333ns
  Destination Clock:    clkml rising at 19.444ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_2 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[6].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y86.XQ       Tcko                  0.591   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_2
                                                       ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_2
    SLICE_X1Y71.G2       net (fanout=20)       2.062   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_2
    SLICE_X1Y71.Y        Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux00039
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_14_or00031
    SLICE_X0Y101.F3      net (fanout=6)        1.884   ddrsp0.ddrc/ddr16.ddrc/v0_address_14_or0003
    SLICE_X0Y101.X       Tif5x                 1.152   ddrsp0.ddrc/ddr16.ddrc/v0_address_8_mux00030
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_8_mux00030_G
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_8_mux00030
    SLICE_X1Y104.F2      net (fanout=3)        0.986   ddrsp0.ddrc/ddr16.ddrc/v0_address_8_mux00030
    SLICE_X1Y104.X       Tif5x                 1.025   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[15].dout/preD2
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_8_mux0003512
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_8_mux000351_f5
    H3.O1                net (fanout=1)        1.301   ddrsp0.ddrc/sdo_address(8)
    H3.OTCLK1            Tioock                0.684   ddr_ad(6)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[6].da0
    -------------------------------------------------  ---------------------------
    Total                                     10.389ns (4.156ns logic, 6.233ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  0.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr16.ddrc/r.waddr_0 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[1].da0 (FF)
  Requirement:          11.111ns
  Data Path Delay:      10.391ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkml rising at 8.333ns
  Destination Clock:    clkml rising at 19.444ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/r.waddr_0 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[1].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y124.XQ     Tcko                  0.592   ddrsp0.ddrc/ddr16.ddrc/r.waddr_0
                                                       ddrsp0.ddrc/ddr16.ddrc/r.waddr_0
    SLICE_X0Y88.F4       net (fanout=19)       3.552   ddrsp0.ddrc/ddr16.ddrc/r.waddr_0
    SLICE_X0Y88.X        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000320
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000320
    SLICE_X1Y57.G3       net (fanout=1)        1.661   ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000320
    SLICE_X1Y57.Y        Tilo                  0.704   ddrsp0.ddrc/sdo_address(3)
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000330
    SLICE_X1Y57.F4       net (fanout=2)        0.049   ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000330
    SLICE_X1Y57.X        Tilo                  0.704   ddrsp0.ddrc/sdo_address(3)
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000347
    R3.O1                net (fanout=1)        1.686   ddrsp0.ddrc/sdo_address(3)
    R3.OTCLK1            Tioock                0.684   ddr_ad(1)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[1].da0
    -------------------------------------------------  ---------------------------
    Total                                     10.391ns (3.443ns logic, 6.948ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  0.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[6].da0 (FF)
  Requirement:          11.111ns
  Data Path Delay:      10.385ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkml rising at 8.333ns
  Destination Clock:    clkml rising at 19.444ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[6].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y89.XQ       Tcko                  0.591   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0
                                                       ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0
    SLICE_X1Y71.G4       net (fanout=23)       2.256   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_0
    SLICE_X1Y71.Y        Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux00039
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_14_or00031
    SLICE_X0Y101.F3      net (fanout=6)        1.884   ddrsp0.ddrc/ddr16.ddrc/v0_address_14_or0003
    SLICE_X0Y101.X       Tif5x                 1.152   ddrsp0.ddrc/ddr16.ddrc/v0_address_8_mux00030
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_8_mux00030_G
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_8_mux00030
    SLICE_X1Y104.G1      net (fanout=3)        0.788   ddrsp0.ddrc/ddr16.ddrc/v0_address_8_mux00030
    SLICE_X1Y104.X       Tif5x                 1.025   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[15].dout/preD2
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_8_mux0003513
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_8_mux000351_f5
    H3.O1                net (fanout=1)        1.301   ddrsp0.ddrc/sdo_address(8)
    H3.OTCLK1            Tioock                0.684   ddr_ad(6)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[6].da0
    -------------------------------------------------  ---------------------------
    Total                                     10.385ns (4.156ns logic, 6.229ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  0.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr16.ddrc/r.refresh_9 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1 (FF)
  Requirement:          11.111ns
  Data Path Delay:      10.297ns (Levels of Logic = 4)
  Clock Path Skew:      -0.088ns (0.210 - 0.298)
  Source Clock:         clkml rising at 8.333ns
  Destination Clock:    clkml rising at 19.444ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/r.refresh_9 to ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y129.YQ     Tcko                  0.587   ddrsp0.ddrc/ddr16.ddrc/r.refresh_9
                                                       ddrsp0.ddrc/ddr16.ddrc/r.refresh_9
    SLICE_X19Y134.G4     net (fanout=3)        0.998   ddrsp0.ddrc/ddr16.ddrc/r.refresh_9
    SLICE_X19Y134.COUT   Topcyg                1.001   ddrsp0.ddrc/ddr16.ddrc/v0_refresh_sub0001(8)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_lut(9)_INV_0
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(9)
    SLICE_X19Y135.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(9)
    SLICE_X19Y135.Y      Tciny                 0.869   ddrsp0.ddrc/ddr16.ddrc/v0_refresh_sub0001(10)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(10)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_xor(11)
    SLICE_X0Y86.G3       net (fanout=15)       5.168   ddrsp0.ddrc/ddr16.ddrc/v0_refresh_sub0001(11)
    SLICE_X0Y86.Y        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(1)26
    SLICE_X0Y86.F4       net (fanout=1)        0.023   ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(1)26
    SLICE_X0Y86.CLK      Tfck                  0.892   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(1)64
                                                       ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1
    -------------------------------------------------  ---------------------------
    Total                                     10.297ns (4.108ns logic, 6.189ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  0.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr16.ddrc/r.waddr_0 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Requirement:          11.111ns
  Data Path Delay:      10.276ns (Levels of Logic = 7)
  Clock Path Skew:      -0.084ns (0.211 - 0.295)
  Source Clock:         clkml rising at 8.333ns
  Destination Clock:    clkml rising at 19.444ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/r.waddr_0 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y124.XQ     Tcko                  0.592   ddrsp0.ddrc/ddr16.ddrc/r.waddr_0
                                                       ddrsp0.ddrc/ddr16.ddrc/r.waddr_0
    SLICE_X15Y124.F4     net (fanout=19)       0.622   ddrsp0.ddrc/ddr16.ddrc/r.waddr_0
    SLICE_X15Y124.COUT   Topcyf                1.162   ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(1)
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_lut(0)
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(0)
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(1)
    SLICE_X15Y125.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(1)
    SLICE_X15Y125.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(3)
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(2)
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(3)
    SLICE_X15Y126.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(3)
    SLICE_X15Y126.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr16.ddrc/ri_casn_cmp_le0000
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(4)
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(5)
    SLICE_X14Y125.G3     net (fanout=2)        0.602   ddrsp0.ddrc/ddr16.ddrc/ri_casn_cmp_le0000
    SLICE_X14Y125.Y      Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/r.cfg.trfc_0
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_casn_and000019
    SLICE_X14Y123.G3     net (fanout=6)        0.334   ddrsp0.ddrc/ddr16.ddrc/ri_casn_and0000
    SLICE_X14Y123.Y      Tilo                  0.759   N1432
                                                       ddrsp0.ddrc/ddr16.ddrc/r_extdqs_mux000011
    SLICE_X3Y121.F4      net (fanout=2)        0.697   ddrsp0.ddrc/ddr16.ddrc/N441
    SLICE_X3Y121.X       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/ri_hready11
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_hready11
    SLICE_X1Y120.F3      net (fanout=1)        0.305   ddrsp0.ddrc/ddr16.ddrc/ri_hready11
    SLICE_X1Y120.X       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.hready
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_hready193
    RAMB16_X0Y12.WEA     net (fanout=2)        1.547   ddrsp0.ddrc/ddr16.ddrc/ri_hready
    RAMB16_X0Y12.CLKA    Tbwck                 1.253   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                     10.276ns (6.169ns logic, 4.107ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack:                  0.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr16.ddrc/r.cmstate_0 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rasgen (FF)
  Requirement:          11.111ns
  Data Path Delay:      10.350ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clkml rising at 8.333ns
  Destination Clock:    clkml rising at 19.444ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/r.cmstate_0 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rasgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y89.YQ       Tcko                  0.587   ddrsp0.ddrc/ddr16.ddrc/r.cmstate_0
                                                       ddrsp0.ddrc/ddr16.ddrc/r.cmstate_0
    SLICE_X1Y87.G2       net (fanout=23)       0.552   ddrsp0.ddrc/ddr16.ddrc/r.cmstate_0
    SLICE_X1Y87.Y        Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/v0_ba_and0000
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_ba_and0000_SW0
    SLICE_X0Y87.BX       net (fanout=4)        0.788   N1954
    SLICE_X0Y87.X        Tbxx                  0.806   ddrsp0.ddrc/sdi_data(18)
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_rasn31_f5
    SLICE_X2Y103.F4      net (fanout=9)        1.019   ddrsp0.ddrc/ddr16.ddrc/N110
    SLICE_X2Y103.X       Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/ri_rasn54
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_rasn54
    SLICE_X3Y127.G2      net (fanout=1)        1.047   ddrsp0.ddrc/ddr16.ddrc/ri_rasn54
    SLICE_X3Y127.Y       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.rasn
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_rasn71
    SLICE_X3Y127.F1      net (fanout=1)        0.476   ddrsp0.ddrc/ddr16.ddrc/ri_rasn71
    SLICE_X3Y127.X       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.rasn
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_rasn83
    C1.O1                net (fanout=1)        1.520   ddrsp0.ddrc/sdo_rasn
    C1.OTCLK1            Tioock                0.684   ddr_rasb
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rasgen
    -------------------------------------------------  ---------------------------
    Total                                     10.350ns (4.948ns logic, 5.402ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack:                  0.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr16.ddrc/r.refresh_1 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1 (FF)
  Requirement:          11.111ns
  Data Path Delay:      10.266ns (Levels of Logic = 8)
  Clock Path Skew:      -0.077ns (0.210 - 0.287)
  Source Clock:         clkml rising at 8.333ns
  Destination Clock:    clkml rising at 19.444ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/r.refresh_1 to ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y130.YQ     Tcko                  0.652   ddrsp0.ddrc/ddr16.ddrc/r.refresh_1
                                                       ddrsp0.ddrc/ddr16.ddrc/r.refresh_1
    SLICE_X19Y130.G2     net (fanout=1)        0.430   ddrsp0.ddrc/ddr16.ddrc/r.refresh_1
    SLICE_X19Y130.COUT   Topcyg                1.001   ddrsp0.ddrc/ddr16.ddrc/v0_refresh_sub0001(0)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_lut(1)_INV_0
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(1)
    SLICE_X19Y131.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(1)
    SLICE_X19Y131.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr16.ddrc/v0_refresh_sub0001(2)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(2)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(3)
    SLICE_X19Y132.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(3)
    SLICE_X19Y132.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[1].tag0/r.btag.I3_1
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(4)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(5)
    SLICE_X19Y133.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(5)
    SLICE_X19Y133.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[1].tag0/r.btag.I3_0
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(6)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(7)
    SLICE_X19Y134.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(7)
    SLICE_X19Y134.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr16.ddrc/v0_refresh_sub0001(8)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(8)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(9)
    SLICE_X19Y135.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(9)
    SLICE_X19Y135.Y      Tciny                 0.869   ddrsp0.ddrc/ddr16.ddrc/v0_refresh_sub0001(10)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(10)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_xor(11)
    SLICE_X0Y86.G3       net (fanout=15)       5.168   ddrsp0.ddrc/ddr16.ddrc/v0_refresh_sub0001(11)
    SLICE_X0Y86.Y        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(1)26
    SLICE_X0Y86.F4       net (fanout=1)        0.023   ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(1)26
    SLICE_X0Y86.CLK      Tfck                  0.892   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(1)64
                                                       ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1
    -------------------------------------------------  ---------------------------
    Total                                     10.266ns (4.645ns logic, 5.621ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack:                  0.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr16.ddrc/r.refresh_4 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1 (FF)
  Requirement:          11.111ns
  Data Path Delay:      10.258ns (Levels of Logic = 6)
  Clock Path Skew:      -0.084ns (0.210 - 0.294)
  Source Clock:         clkml rising at 8.333ns
  Destination Clock:    clkml rising at 19.444ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/r.refresh_4 to ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y132.YQ     Tcko                  0.652   ddrsp0.ddrc/ddr16.ddrc/r.refresh_4
                                                       ddrsp0.ddrc/ddr16.ddrc/r.refresh_4
    SLICE_X19Y132.F1     net (fanout=1)        0.497   ddrsp0.ddrc/ddr16.ddrc/r.refresh_4
    SLICE_X19Y132.COUT   Topcyf                1.162   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[1].tag0/r.btag.I3_1
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_lut(4)_INV_0
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(4)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(5)
    SLICE_X19Y133.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(5)
    SLICE_X19Y133.COUT   Tbyp                  0.118   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[1].tag0/r.btag.I3_0
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(6)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(7)
    SLICE_X19Y134.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(7)
    SLICE_X19Y134.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr16.ddrc/v0_refresh_sub0001(8)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(8)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(9)
    SLICE_X19Y135.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(9)
    SLICE_X19Y135.Y      Tciny                 0.869   ddrsp0.ddrc/ddr16.ddrc/v0_refresh_sub0001(10)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_cy(10)
                                                       ddrsp0.ddrc/ddr16.ddrc/Msub_v0.refresh_sub0001_xor(11)
    SLICE_X0Y86.G3       net (fanout=15)       5.168   ddrsp0.ddrc/ddr16.ddrc/v0_refresh_sub0001(11)
    SLICE_X0Y86.Y        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(1)26
    SLICE_X0Y86.F4       net (fanout=1)        0.023   ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(1)26
    SLICE_X0Y86.CLK      Tfck                  0.892   ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_cfg_command(1)64
                                                       ddrsp0.ddrc/ddr16.ddrc/r.cfg.command_1
    -------------------------------------------------  ---------------------------
    Total                                     10.258ns (4.570ns logic, 5.688ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack:                  0.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr16.ddrc/r.startsd (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rasgen (FF)
  Requirement:          11.111ns
  Data Path Delay:      10.334ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clkml rising at 8.333ns
  Destination Clock:    clkml rising at 19.444ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/r.startsd to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rasgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y77.YQ       Tcko                  0.587   ddrsp0.ddrc/ddr16.ddrc/r.startsd
                                                       ddrsp0.ddrc/ddr16.ddrc/r.startsd
    SLICE_X0Y87.G2       net (fanout=5)        1.682   ddrsp0.ddrc/ddr16.ddrc/r.startsd
    SLICE_X0Y87.X        Tif5x                 1.152   ddrsp0.ddrc/sdi_data(18)
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_rasn311
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_rasn31_f5
    SLICE_X2Y103.F4      net (fanout=9)        1.019   ddrsp0.ddrc/ddr16.ddrc/N110
    SLICE_X2Y103.X       Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/ri_rasn54
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_rasn54
    SLICE_X3Y127.G2      net (fanout=1)        1.047   ddrsp0.ddrc/ddr16.ddrc/ri_rasn54
    SLICE_X3Y127.Y       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.rasn
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_rasn71
    SLICE_X3Y127.F1      net (fanout=1)        0.476   ddrsp0.ddrc/ddr16.ddrc/ri_rasn71
    SLICE_X3Y127.X       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.rasn
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_rasn83
    C1.O1                net (fanout=1)        1.520   ddrsp0.ddrc/sdo_rasn
    C1.OTCLK1            Tioock                0.684   ddr_rasb
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rasgen
    -------------------------------------------------  ---------------------------
    Total                                     10.334ns (4.590ns logic, 5.744ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_270ro" derived from
 PERIOD analysis for net "ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/mclkfx" derived from PERIOD analysis for net "clkgen0/xc3s.v/clk_x" derived from NET "lclk" PERIOD = 20 ns HIGH 40%; divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS  multiplied by 1.11 to 11.111 nS and duty cycle corrected to HIGH 5.555 nS 
 duty cycle corrected to 11.111 nS  HIGH 5.555 nS 

--------------------------------------------------------------------------------
Slack: 6.945ns (period - min period limit)
  Period: 11.111ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll/CLK270
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dll/CLK270
  Location pin: DCM_X0Y2.CLK270
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_270ro
--------------------------------------------------------------------------------
Slack: 7.935ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.111ns
  Low pulse: 5.555ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0/CLKA
  Logical resource: ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 7.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.111ns
  High pulse: 5.555ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0/CLKA
  Logical resource: ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 7.935ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.111ns
  Low pulse: 5.555ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: ddrsp0.ddrc/ddr16.ddrc/write_buff/xc2v.x0/a6.x0/a9.x[0].r0/CLKB
  Logical resource: ddrsp0.ddrc/ddr16.ddrc/write_buff/xc2v.x0/a6.x0/a9.x[0].r0.B/CLKB
  Location pin: RAMB16_X0Y15.CLKB
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 7.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.111ns
  High pulse: 5.555ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: ddrsp0.ddrc/ddr16.ddrc/write_buff/xc2v.x0/a6.x0/a9.x[0].r0/CLKB
  Logical resource: ddrsp0.ddrc/ddr16.ddrc/write_buff/xc2v.x0/a6.x0/a9.x[0].r0.B/CLKB
  Location pin: RAMB16_X0Y15.CLKB
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 7.935ns (period - min period limit)
  Period: 11.111ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0/CLKA
  Logical resource: ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 7.935ns (period - min period limit)
  Period: 11.111ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: ddrsp0.ddrc/ddr16.ddrc/write_buff/xc2v.x0/a6.x0/a9.x[0].r0/CLKB
  Logical resource: ddrsp0.ddrc/ddr16.ddrc/write_buff/xc2v.x0/a6.x0/a9.x[0].r0.B/CLKB
  Location pin: RAMB16_X0Y15.CLKB
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 9.459ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.111ns
  Low pulse: 5.555ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: ddrsp0.ddrc/ddr16.ddrc/r.address_12/CLK
  Logical resource: ddrsp0.ddrc/ddr16.ddrc/r.address_12/CK
  Location pin: SLICE_X0Y61.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 9.459ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.111ns
  High pulse: 5.555ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: ddrsp0.ddrc/ddr16.ddrc/r.address_12/CLK
  Logical resource: ddrsp0.ddrc/ddr16.ddrc/r.address_12/CK
  Location pin: SLICE_X0Y61.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 9.459ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.111ns
  Low pulse: 5.555ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: ddrsp0.ddrc/ddr16.ddrc/r.cfg.refon/CLK
  Logical resource: ddrsp0.ddrc/ddr16.ddrc/r.cfg.refon/CK
  Location pin: SLICE_X12Y118.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 9.459ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.111ns
  High pulse: 5.555ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: ddrsp0.ddrc/ddr16.ddrc/r.cfg.refon/CLK
  Logical resource: ddrsp0.ddrc/ddr16.ddrc/r.cfg.refon/CK
  Location pin: SLICE_X12Y118.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 9.459ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.111ns
  Low pulse: 5.555ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: ddrsp0.ddrc/ddr16.ddrc/r.cfg.refresh_0/CLK
  Logical resource: ddrsp0.ddrc/ddr16.ddrc/r.cfg.refresh_0/CK
  Location pin: SLICE_X0Y120.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 9.459ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.111ns
  High pulse: 5.555ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: ddrsp0.ddrc/ddr16.ddrc/r.cfg.refresh_0/CLK
  Logical resource: ddrsp0.ddrc/ddr16.ddrc/r.cfg.refresh_0/CK
  Location pin: SLICE_X0Y120.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 9.459ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.111ns
  Low pulse: 5.555ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: ddrsp0.ddrc/ddr16.ddrc/r.address_2/CLK
  Logical resource: ddrsp0.ddrc/ddr16.ddrc/r.address_2/CK
  Location pin: SLICE_X0Y72.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 9.459ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.111ns
  High pulse: 5.555ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: ddrsp0.ddrc/ddr16.ddrc/r.address_2/CLK
  Logical resource: ddrsp0.ddrc/ddr16.ddrc/r.address_2/CK
  Location pin: SLICE_X0Y72.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 9.459ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.111ns
  Low pulse: 5.555ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: ddrsp0.ddrc/ddr16.ddrc/r.waddr_1/CLK
  Logical resource: ddrsp0.ddrc/ddr16.ddrc/r.waddr_1/CK
  Location pin: SLICE_X12Y125.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 9.459ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.111ns
  High pulse: 5.555ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: ddrsp0.ddrc/ddr16.ddrc/r.waddr_1/CLK
  Logical resource: ddrsp0.ddrc/ddr16.ddrc/r.waddr_1/CK
  Location pin: SLICE_X12Y125.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 9.459ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.111ns
  Low pulse: 5.555ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: ddrsp0.ddrc/ddr16.ddrc/r.waddr_4/CLK
  Logical resource: ddrsp0.ddrc/ddr16.ddrc/r.waddr_4/CK
  Location pin: SLICE_X12Y123.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 9.459ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.111ns
  High pulse: 5.555ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: ddrsp0.ddrc/ddr16.ddrc/r.waddr_4/CLK
  Logical resource: ddrsp0.ddrc/ddr16.ddrc/r.waddr_4/CK
  Location pin: SLICE_X12Y123.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 9.459ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.111ns
  Low pulse: 5.555ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[11].dout/preD2/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[11].dout/rf/CK
  Location pin: SLICE_X0Y121.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 9.459ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.111ns
  High pulse: 5.555ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[11].dout/preD2/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[11].dout/rf/CK
  Location pin: SLICE_X0Y121.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 9.459ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.111ns
  Low pulse: 5.555ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: ddrsp0.ddrc/ddr16.ddrc/r.address_8/CLK
  Logical resource: ddrsp0.ddrc/ddr16.ddrc/r.address_8/CK
  Location pin: SLICE_X0Y107.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 9.459ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.111ns
  High pulse: 5.555ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: ddrsp0.ddrc/ddr16.ddrc/r.address_8/CLK
  Logical resource: ddrsp0.ddrc/ddr16.ddrc/r.address_8/CK
  Location pin: SLICE_X0Y107.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 9.459ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.111ns
  Low pulse: 5.555ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: ddrsp0.ddrc/ddr16.ddrc/ddr_rst_gen(3)/CLK
  Logical resource: ddrsp0.ddrc/ddr16.ddrc/ddr_rst_gen_3/CK
  Location pin: SLICE_X16Y120.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 9.459ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.111ns
  High pulse: 5.555ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: ddrsp0.ddrc/ddr16.ddrc/ddr_rst_gen(3)/CLK
  Logical resource: ddrsp0.ddrc/ddr16.ddrc/ddr_rst_gen_3/CK
  Location pin: SLICE_X16Y120.CLK
  Clock network: clkml
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clkgen0/xc3s.v/clk0B" derived from  
NET "lclk" PERIOD = 20 ns HIGH 40%;  multiplied by 1.25 to 25 nS and duty cycle 
corrected to HIGH 12.500 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19228790 paths analyzed, 24691 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is  58.072ns.
--------------------------------------------------------------------------------
Slack:                  -3.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlockl_1 (FF)
  Destination:          rst0/r_0 (FF)
  Requirement:          2.778ns
  Data Path Delay:      1.511ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.942ns (2.260 - 7.202)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/clk_0r rising at 22.222ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlockl_1 to rst0/r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.YQ      Tcko                  0.652   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlockl_1
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlockl_1
    SLICE_X52Y79.BY      net (fanout=2)        0.477   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/vlockl_1
    SLICE_X52Y79.CLK     Tdick                 0.382   rst0/r(0)
                                                       rst0/r_0
    -------------------------------------------------  ---------------------------
    Total                                      1.511ns (1.034ns logic, 0.477ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------
Slack:                  0.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req (FF)
  Destination:          mg2.sr1/r.address_17 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.629ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req to mg2.sr1/r.address_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y98.XQ      Tcko                  0.592   leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req
                                                       leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req
    SLICE_X54Y105.G3     net (fanout=18)       1.346   leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req
    SLICE_X54Y105.X      Tif5x                 1.152   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and00052
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005_f5
    SLICE_X52Y101.G2     net (fanout=46)       1.256   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
    SLICE_X52Y101.Y      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)_SW0
    SLICE_X52Y101.F3     net (fanout=2)        0.044   N2611
    SLICE_X52Y101.X      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X61Y104.G1     net (fanout=52)       1.896   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X61Y104.X      Tif5x                 1.025   ahb0/Mmux_haddr_mux0000_5_f514
                                                       ahb0/Mmux_haddr_mux0000_714
                                                       ahb0/Mmux_haddr_mux0000_5_f5_13
    SLICE_X63Y91.G2      net (fanout=2)        1.155   ahb0/Mmux_haddr_mux0000_5_f514
    SLICE_X63Y91.Y       Tilo                  0.704   leon3gen.dsugen.dsu0/x0/r.slv.haddr_20
                                                       ahb0/r_hmaster(2)14
    SLICE_X63Y94.G1      net (fanout=6)        1.022   ahbsi_haddr(21)
    SLICE_X63Y94.Y       Tilo                  0.704   ahb0/hsel_6_cmp_eq0000
                                                       ahb0/hsel_6_cmp_eq00004
    SLICE_X66Y91.F2      net (fanout=10)       0.960   ahb0/hsel_6_cmp_eq00004
    SLICE_X66Y91.X       Tilo                  0.759   ahb0/r.cfgsel
                                                       ahb0/hsel_6_and000018
    SLICE_X82Y77.G1      net (fanout=13)       1.197   ahb0/hsel_6_and0000
    SLICE_X82Y77.Y       Tilo                  0.759   mg2.sr1/v_read_mux000437
                                                       mg2.sr1/ri_srhsel111
    SLICE_X99Y38.G4      net (fanout=12)       1.762   mg2.sr1/r_brmw_and0000
    SLICE_X99Y38.Y       Tilo                  0.704   mg2.sr1/r.address_9_1
                                                       mg2.sr1/v_address_10_mux000411
    SLICE_X101Y16.G4     net (fanout=22)       3.329   mg2.sr1/N9
    SLICE_X101Y16.Y      Tilo                  0.704   mg2.sr1/r.address_16_1
                                                       mg2.sr1/v_address_17_mux00041
    T16.O1               net (fanout=1)        1.357   mg2.sr1/ri_address(17)
    T16.OTCLK1           Tioock                0.684   address(17)
                                                       mg2.sr1/r.address_17
    -------------------------------------------------  ---------------------------
    Total                                     24.629ns (9.305ns logic, 15.324ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  0.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req (FF)
  Destination:          mg2.sr1/r.address_17 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.621ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req to mg2.sr1/r.address_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y104.XQ     Tcko                  0.592   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req
                                                       leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req
    SLICE_X54Y105.F1     net (fanout=22)       1.338   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req
    SLICE_X54Y105.X      Tif5x                 1.152   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and00051
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005_f5
    SLICE_X52Y101.G2     net (fanout=46)       1.256   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
    SLICE_X52Y101.Y      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)_SW0
    SLICE_X52Y101.F3     net (fanout=2)        0.044   N2611
    SLICE_X52Y101.X      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X61Y104.G1     net (fanout=52)       1.896   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X61Y104.X      Tif5x                 1.025   ahb0/Mmux_haddr_mux0000_5_f514
                                                       ahb0/Mmux_haddr_mux0000_714
                                                       ahb0/Mmux_haddr_mux0000_5_f5_13
    SLICE_X63Y91.G2      net (fanout=2)        1.155   ahb0/Mmux_haddr_mux0000_5_f514
    SLICE_X63Y91.Y       Tilo                  0.704   leon3gen.dsugen.dsu0/x0/r.slv.haddr_20
                                                       ahb0/r_hmaster(2)14
    SLICE_X63Y94.G1      net (fanout=6)        1.022   ahbsi_haddr(21)
    SLICE_X63Y94.Y       Tilo                  0.704   ahb0/hsel_6_cmp_eq0000
                                                       ahb0/hsel_6_cmp_eq00004
    SLICE_X66Y91.F2      net (fanout=10)       0.960   ahb0/hsel_6_cmp_eq00004
    SLICE_X66Y91.X       Tilo                  0.759   ahb0/r.cfgsel
                                                       ahb0/hsel_6_and000018
    SLICE_X82Y77.G1      net (fanout=13)       1.197   ahb0/hsel_6_and0000
    SLICE_X82Y77.Y       Tilo                  0.759   mg2.sr1/v_read_mux000437
                                                       mg2.sr1/ri_srhsel111
    SLICE_X99Y38.G4      net (fanout=12)       1.762   mg2.sr1/r_brmw_and0000
    SLICE_X99Y38.Y       Tilo                  0.704   mg2.sr1/r.address_9_1
                                                       mg2.sr1/v_address_10_mux000411
    SLICE_X101Y16.G4     net (fanout=22)       3.329   mg2.sr1/N9
    SLICE_X101Y16.Y      Tilo                  0.704   mg2.sr1/r.address_16_1
                                                       mg2.sr1/v_address_17_mux00041
    T16.O1               net (fanout=1)        1.357   mg2.sr1/ri_address(17)
    T16.OTCLK1           Tioock                0.684   address(17)
                                                       mg2.sr1/r.address_17
    -------------------------------------------------  ---------------------------
    Total                                     24.621ns (9.305ns logic, 15.316ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  0.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req (FF)
  Destination:          mg2.sr1/r.address_17 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.559ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req to mg2.sr1/r.address_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y98.XQ      Tcko                  0.592   leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req
                                                       leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req
    SLICE_X54Y105.G3     net (fanout=18)       1.346   leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req
    SLICE_X54Y105.X      Tif5x                 1.152   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and00052
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005_f5
    SLICE_X52Y101.G2     net (fanout=46)       1.256   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
    SLICE_X52Y101.Y      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)_SW0
    SLICE_X52Y101.F3     net (fanout=2)        0.044   N2611
    SLICE_X52Y101.X      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X60Y104.G2     net (fanout=52)       1.168   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X60Y104.X      Tif5x                 1.152   ahb0/Mmux_haddr_mux0000_5_f521
                                                       ahb0/Mmux_haddr_mux0000_721
                                                       ahb0/Mmux_haddr_mux0000_5_f5_20
    SLICE_X60Y99.G1      net (fanout=4)        1.008   ahb0/Mmux_haddr_mux0000_5_f521
    SLICE_X60Y99.Y       Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/rs.addr_28
                                                       ahb0/r_hmaster(2)211
    SLICE_X60Y101.F2     net (fanout=4)        0.435   ahbsi_haddr(28)
    SLICE_X60Y101.X      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/rs.addr_31
                                                       ahb0/hsel_6_cmp_eq000014
    SLICE_X66Y91.G3      net (fanout=8)        1.331   ahb0/hsel_6_cmp_eq000014
    SLICE_X66Y91.Y       Tilo                  0.759   ahb0/r.cfgsel
                                                       ahb0/hsel_6_cmp_eq000023_SW0
    SLICE_X66Y91.F3      net (fanout=3)        0.025   N3820
    SLICE_X66Y91.X       Tilo                  0.759   ahb0/r.cfgsel
                                                       ahb0/hsel_6_and000018
    SLICE_X82Y77.G1      net (fanout=13)       1.197   ahb0/hsel_6_and0000
    SLICE_X82Y77.Y       Tilo                  0.759   mg2.sr1/v_read_mux000437
                                                       mg2.sr1/ri_srhsel111
    SLICE_X99Y38.G4      net (fanout=12)       1.762   mg2.sr1/r_brmw_and0000
    SLICE_X99Y38.Y       Tilo                  0.704   mg2.sr1/r.address_9_1
                                                       mg2.sr1/v_address_10_mux000411
    SLICE_X101Y16.G4     net (fanout=22)       3.329   mg2.sr1/N9
    SLICE_X101Y16.Y      Tilo                  0.704   mg2.sr1/r.address_16_1
                                                       mg2.sr1/v_address_17_mux00041
    T16.O1               net (fanout=1)        1.357   mg2.sr1/ri_address(17)
    T16.OTCLK1           Tioock                0.684   address(17)
                                                       mg2.sr1/r.address_17
    -------------------------------------------------  ---------------------------
    Total                                     24.559ns (10.301ns logic, 14.258ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  0.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req (FF)
  Destination:          mg2.sr1/r.address_17 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.551ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req to mg2.sr1/r.address_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y104.XQ     Tcko                  0.592   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req
                                                       leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req
    SLICE_X54Y105.F1     net (fanout=22)       1.338   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req
    SLICE_X54Y105.X      Tif5x                 1.152   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and00051
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005_f5
    SLICE_X52Y101.G2     net (fanout=46)       1.256   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
    SLICE_X52Y101.Y      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)_SW0
    SLICE_X52Y101.F3     net (fanout=2)        0.044   N2611
    SLICE_X52Y101.X      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X60Y104.G2     net (fanout=52)       1.168   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X60Y104.X      Tif5x                 1.152   ahb0/Mmux_haddr_mux0000_5_f521
                                                       ahb0/Mmux_haddr_mux0000_721
                                                       ahb0/Mmux_haddr_mux0000_5_f5_20
    SLICE_X60Y99.G1      net (fanout=4)        1.008   ahb0/Mmux_haddr_mux0000_5_f521
    SLICE_X60Y99.Y       Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/rs.addr_28
                                                       ahb0/r_hmaster(2)211
    SLICE_X60Y101.F2     net (fanout=4)        0.435   ahbsi_haddr(28)
    SLICE_X60Y101.X      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/rs.addr_31
                                                       ahb0/hsel_6_cmp_eq000014
    SLICE_X66Y91.G3      net (fanout=8)        1.331   ahb0/hsel_6_cmp_eq000014
    SLICE_X66Y91.Y       Tilo                  0.759   ahb0/r.cfgsel
                                                       ahb0/hsel_6_cmp_eq000023_SW0
    SLICE_X66Y91.F3      net (fanout=3)        0.025   N3820
    SLICE_X66Y91.X       Tilo                  0.759   ahb0/r.cfgsel
                                                       ahb0/hsel_6_and000018
    SLICE_X82Y77.G1      net (fanout=13)       1.197   ahb0/hsel_6_and0000
    SLICE_X82Y77.Y       Tilo                  0.759   mg2.sr1/v_read_mux000437
                                                       mg2.sr1/ri_srhsel111
    SLICE_X99Y38.G4      net (fanout=12)       1.762   mg2.sr1/r_brmw_and0000
    SLICE_X99Y38.Y       Tilo                  0.704   mg2.sr1/r.address_9_1
                                                       mg2.sr1/v_address_10_mux000411
    SLICE_X101Y16.G4     net (fanout=22)       3.329   mg2.sr1/N9
    SLICE_X101Y16.Y      Tilo                  0.704   mg2.sr1/r.address_16_1
                                                       mg2.sr1/v_address_17_mux00041
    T16.O1               net (fanout=1)        1.357   mg2.sr1/ri_address(17)
    T16.OTCLK1           Tioock                0.684   address(17)
                                                       mg2.sr1/r.address_17
    -------------------------------------------------  ---------------------------
    Total                                     24.551ns (10.301ns logic, 14.250ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack:                  0.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req (FF)
  Destination:          mg2.sr1/r.address_17 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.545ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req to mg2.sr1/r.address_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y98.XQ      Tcko                  0.592   leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req
                                                       leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req
    SLICE_X54Y105.G3     net (fanout=18)       1.346   leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req
    SLICE_X54Y105.X      Tif5x                 1.152   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and00052
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005_f5
    SLICE_X52Y101.G2     net (fanout=46)       1.256   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
    SLICE_X52Y101.Y      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)_SW0
    SLICE_X52Y101.F3     net (fanout=2)        0.044   N2611
    SLICE_X52Y101.X      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X61Y104.G1     net (fanout=52)       1.896   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X61Y104.X      Tif5x                 1.025   ahb0/Mmux_haddr_mux0000_5_f514
                                                       ahb0/Mmux_haddr_mux0000_714
                                                       ahb0/Mmux_haddr_mux0000_5_f5_13
    SLICE_X63Y91.G2      net (fanout=2)        1.155   ahb0/Mmux_haddr_mux0000_5_f514
    SLICE_X63Y91.Y       Tilo                  0.704   leon3gen.dsugen.dsu0/x0/r.slv.haddr_20
                                                       ahb0/r_hmaster(2)14
    SLICE_X63Y94.G1      net (fanout=6)        1.022   ahbsi_haddr(21)
    SLICE_X63Y94.Y       Tilo                  0.704   ahb0/hsel_6_cmp_eq0000
                                                       ahb0/hsel_6_cmp_eq00004
    SLICE_X63Y94.F3      net (fanout=10)       0.051   ahb0/hsel_6_cmp_eq00004
    SLICE_X63Y94.X       Tilo                  0.704   ahb0/hsel_6_cmp_eq0000
                                                       ahb0/hsel_6_cmp_eq000023
    SLICE_X82Y77.G4      net (fanout=10)       2.077   ahb0/hsel_6_cmp_eq0000
    SLICE_X82Y77.Y       Tilo                  0.759   mg2.sr1/v_read_mux000437
                                                       mg2.sr1/ri_srhsel111
    SLICE_X99Y38.G4      net (fanout=12)       1.762   mg2.sr1/r_brmw_and0000
    SLICE_X99Y38.Y       Tilo                  0.704   mg2.sr1/r.address_9_1
                                                       mg2.sr1/v_address_10_mux000411
    SLICE_X101Y16.G4     net (fanout=22)       3.329   mg2.sr1/N9
    SLICE_X101Y16.Y      Tilo                  0.704   mg2.sr1/r.address_16_1
                                                       mg2.sr1/v_address_17_mux00041
    T16.O1               net (fanout=1)        1.357   mg2.sr1/ri_address(17)
    T16.OTCLK1           Tioock                0.684   address(17)
                                                       mg2.sr1/r.address_17
    -------------------------------------------------  ---------------------------
    Total                                     24.545ns (9.250ns logic, 15.295ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  0.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req (FF)
  Destination:          mg2.sr1/r.address_17 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.537ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req to mg2.sr1/r.address_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y104.XQ     Tcko                  0.592   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req
                                                       leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req
    SLICE_X54Y105.F1     net (fanout=22)       1.338   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req
    SLICE_X54Y105.X      Tif5x                 1.152   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and00051
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005_f5
    SLICE_X52Y101.G2     net (fanout=46)       1.256   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
    SLICE_X52Y101.Y      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)_SW0
    SLICE_X52Y101.F3     net (fanout=2)        0.044   N2611
    SLICE_X52Y101.X      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X61Y104.G1     net (fanout=52)       1.896   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X61Y104.X      Tif5x                 1.025   ahb0/Mmux_haddr_mux0000_5_f514
                                                       ahb0/Mmux_haddr_mux0000_714
                                                       ahb0/Mmux_haddr_mux0000_5_f5_13
    SLICE_X63Y91.G2      net (fanout=2)        1.155   ahb0/Mmux_haddr_mux0000_5_f514
    SLICE_X63Y91.Y       Tilo                  0.704   leon3gen.dsugen.dsu0/x0/r.slv.haddr_20
                                                       ahb0/r_hmaster(2)14
    SLICE_X63Y94.G1      net (fanout=6)        1.022   ahbsi_haddr(21)
    SLICE_X63Y94.Y       Tilo                  0.704   ahb0/hsel_6_cmp_eq0000
                                                       ahb0/hsel_6_cmp_eq00004
    SLICE_X63Y94.F3      net (fanout=10)       0.051   ahb0/hsel_6_cmp_eq00004
    SLICE_X63Y94.X       Tilo                  0.704   ahb0/hsel_6_cmp_eq0000
                                                       ahb0/hsel_6_cmp_eq000023
    SLICE_X82Y77.G4      net (fanout=10)       2.077   ahb0/hsel_6_cmp_eq0000
    SLICE_X82Y77.Y       Tilo                  0.759   mg2.sr1/v_read_mux000437
                                                       mg2.sr1/ri_srhsel111
    SLICE_X99Y38.G4      net (fanout=12)       1.762   mg2.sr1/r_brmw_and0000
    SLICE_X99Y38.Y       Tilo                  0.704   mg2.sr1/r.address_9_1
                                                       mg2.sr1/v_address_10_mux000411
    SLICE_X101Y16.G4     net (fanout=22)       3.329   mg2.sr1/N9
    SLICE_X101Y16.Y      Tilo                  0.704   mg2.sr1/r.address_16_1
                                                       mg2.sr1/v_address_17_mux00041
    T16.O1               net (fanout=1)        1.357   mg2.sr1/ri_address(17)
    T16.OTCLK1           Tioock                0.684   address(17)
                                                       mg2.sr1/r.address_17
    -------------------------------------------------  ---------------------------
    Total                                     24.537ns (9.250ns logic, 15.287ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  0.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req (FF)
  Destination:          mg2.sr1/r.address_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.528ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req to mg2.sr1/r.address_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y98.XQ      Tcko                  0.592   leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req
                                                       leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req
    SLICE_X54Y105.G3     net (fanout=18)       1.346   leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req
    SLICE_X54Y105.X      Tif5x                 1.152   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and00052
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005_f5
    SLICE_X52Y101.G2     net (fanout=46)       1.256   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
    SLICE_X52Y101.Y      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)_SW0
    SLICE_X52Y101.F3     net (fanout=2)        0.044   N2611
    SLICE_X52Y101.X      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X61Y104.G1     net (fanout=52)       1.896   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X61Y104.X      Tif5x                 1.025   ahb0/Mmux_haddr_mux0000_5_f514
                                                       ahb0/Mmux_haddr_mux0000_714
                                                       ahb0/Mmux_haddr_mux0000_5_f5_13
    SLICE_X63Y91.G2      net (fanout=2)        1.155   ahb0/Mmux_haddr_mux0000_5_f514
    SLICE_X63Y91.Y       Tilo                  0.704   leon3gen.dsugen.dsu0/x0/r.slv.haddr_20
                                                       ahb0/r_hmaster(2)14
    SLICE_X63Y94.G1      net (fanout=6)        1.022   ahbsi_haddr(21)
    SLICE_X63Y94.Y       Tilo                  0.704   ahb0/hsel_6_cmp_eq0000
                                                       ahb0/hsel_6_cmp_eq00004
    SLICE_X66Y91.F2      net (fanout=10)       0.960   ahb0/hsel_6_cmp_eq00004
    SLICE_X66Y91.X       Tilo                  0.759   ahb0/r.cfgsel
                                                       ahb0/hsel_6_and000018
    SLICE_X82Y77.G1      net (fanout=13)       1.197   ahb0/hsel_6_and0000
    SLICE_X82Y77.Y       Tilo                  0.759   mg2.sr1/v_read_mux000437
                                                       mg2.sr1/ri_srhsel111
    SLICE_X99Y38.G4      net (fanout=12)       1.762   mg2.sr1/r_brmw_and0000
    SLICE_X99Y38.Y       Tilo                  0.704   mg2.sr1/r.address_9_1
                                                       mg2.sr1/v_address_10_mux000411
    SLICE_X100Y22.G2     net (fanout=22)       3.136   mg2.sr1/N9
    SLICE_X100Y22.Y      Tilo                  0.759   mg2.sr1/r.address_14_1
                                                       mg2.sr1/v_address_14_mux00041
    R18.O1               net (fanout=1)        1.394   mg2.sr1/ri_address(14)
    R18.OTCLK1           Tioock                0.684   address(14)
                                                       mg2.sr1/r.address_14
    -------------------------------------------------  ---------------------------
    Total                                     24.528ns (9.360ns logic, 15.168ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  0.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req (FF)
  Destination:          mg2.sr1/r.address_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.520ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req to mg2.sr1/r.address_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y104.XQ     Tcko                  0.592   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req
                                                       leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req
    SLICE_X54Y105.F1     net (fanout=22)       1.338   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req
    SLICE_X54Y105.X      Tif5x                 1.152   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and00051
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005_f5
    SLICE_X52Y101.G2     net (fanout=46)       1.256   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
    SLICE_X52Y101.Y      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)_SW0
    SLICE_X52Y101.F3     net (fanout=2)        0.044   N2611
    SLICE_X52Y101.X      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X61Y104.G1     net (fanout=52)       1.896   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X61Y104.X      Tif5x                 1.025   ahb0/Mmux_haddr_mux0000_5_f514
                                                       ahb0/Mmux_haddr_mux0000_714
                                                       ahb0/Mmux_haddr_mux0000_5_f5_13
    SLICE_X63Y91.G2      net (fanout=2)        1.155   ahb0/Mmux_haddr_mux0000_5_f514
    SLICE_X63Y91.Y       Tilo                  0.704   leon3gen.dsugen.dsu0/x0/r.slv.haddr_20
                                                       ahb0/r_hmaster(2)14
    SLICE_X63Y94.G1      net (fanout=6)        1.022   ahbsi_haddr(21)
    SLICE_X63Y94.Y       Tilo                  0.704   ahb0/hsel_6_cmp_eq0000
                                                       ahb0/hsel_6_cmp_eq00004
    SLICE_X66Y91.F2      net (fanout=10)       0.960   ahb0/hsel_6_cmp_eq00004
    SLICE_X66Y91.X       Tilo                  0.759   ahb0/r.cfgsel
                                                       ahb0/hsel_6_and000018
    SLICE_X82Y77.G1      net (fanout=13)       1.197   ahb0/hsel_6_and0000
    SLICE_X82Y77.Y       Tilo                  0.759   mg2.sr1/v_read_mux000437
                                                       mg2.sr1/ri_srhsel111
    SLICE_X99Y38.G4      net (fanout=12)       1.762   mg2.sr1/r_brmw_and0000
    SLICE_X99Y38.Y       Tilo                  0.704   mg2.sr1/r.address_9_1
                                                       mg2.sr1/v_address_10_mux000411
    SLICE_X100Y22.G2     net (fanout=22)       3.136   mg2.sr1/N9
    SLICE_X100Y22.Y      Tilo                  0.759   mg2.sr1/r.address_14_1
                                                       mg2.sr1/v_address_14_mux00041
    R18.O1               net (fanout=1)        1.394   mg2.sr1/ri_address(14)
    R18.OTCLK1           Tioock                0.684   address(14)
                                                       mg2.sr1/r.address_14
    -------------------------------------------------  ---------------------------
    Total                                     24.520ns (9.360ns logic, 15.160ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  0.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req (FF)
  Destination:          mg2.sr1/r.address_17 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.499ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req to mg2.sr1/r.address_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y98.XQ      Tcko                  0.592   leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req
                                                       leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req
    SLICE_X54Y105.G3     net (fanout=18)       1.346   leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req
    SLICE_X54Y105.X      Tif5x                 1.152   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and00052
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005_f5
    SLICE_X52Y101.G2     net (fanout=46)       1.256   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
    SLICE_X52Y101.Y      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)_SW0
    SLICE_X52Y101.F3     net (fanout=2)        0.044   N2611
    SLICE_X52Y101.X      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X56Y104.G4     net (fanout=52)       1.171   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X56Y104.X      Tif5x                 1.152   ahb0/Mmux_haddr_mux0000_5_f524
                                                       ahb0/Mmux_haddr_mux0000_724
                                                       ahb0/Mmux_haddr_mux0000_5_f5_23
    SLICE_X59Y102.F1     net (fanout=6)        0.795   ahb0/Mmux_haddr_mux0000_5_f524
    SLICE_X59Y102.X      Tilo                  0.704   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/rs.addr_30
                                                       ahb0/r_hmaster(2)24
    SLICE_X60Y101.F4     net (fanout=3)        0.640   ahbsi_haddr(30)
    SLICE_X60Y101.X      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/rs.addr_31
                                                       ahb0/hsel_6_cmp_eq000014
    SLICE_X66Y91.G3      net (fanout=8)        1.331   ahb0/hsel_6_cmp_eq000014
    SLICE_X66Y91.Y       Tilo                  0.759   ahb0/r.cfgsel
                                                       ahb0/hsel_6_cmp_eq000023_SW0
    SLICE_X66Y91.F3      net (fanout=3)        0.025   N3820
    SLICE_X66Y91.X       Tilo                  0.759   ahb0/r.cfgsel
                                                       ahb0/hsel_6_and000018
    SLICE_X82Y77.G1      net (fanout=13)       1.197   ahb0/hsel_6_and0000
    SLICE_X82Y77.Y       Tilo                  0.759   mg2.sr1/v_read_mux000437
                                                       mg2.sr1/ri_srhsel111
    SLICE_X99Y38.G4      net (fanout=12)       1.762   mg2.sr1/r_brmw_and0000
    SLICE_X99Y38.Y       Tilo                  0.704   mg2.sr1/r.address_9_1
                                                       mg2.sr1/v_address_10_mux000411
    SLICE_X101Y16.G4     net (fanout=22)       3.329   mg2.sr1/N9
    SLICE_X101Y16.Y      Tilo                  0.704   mg2.sr1/r.address_16_1
                                                       mg2.sr1/v_address_17_mux00041
    T16.O1               net (fanout=1)        1.357   mg2.sr1/ri_address(17)
    T16.OTCLK1           Tioock                0.684   address(17)
                                                       mg2.sr1/r.address_17
    -------------------------------------------------  ---------------------------
    Total                                     24.499ns (10.246ns logic, 14.253ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  0.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/c0mmu/a0/r.bo_0 (FF)
  Destination:          mg2.sr1/r.address_17 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.494ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: leon3gen.cpu[0].u0/p0/c0mmu/a0/r.bo_0 to mg2.sr1/r.address_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y107.XQ     Tcko                  0.591   leon3gen.cpu[0].u0/p0/c0mmu/a0/r.bo_0
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/r.bo_0
    SLICE_X54Y105.G1     net (fanout=53)       1.212   leon3gen.cpu[0].u0/p0/c0mmu/a0/r.bo_0
    SLICE_X54Y105.X      Tif5x                 1.152   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and00052
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005_f5
    SLICE_X52Y101.G2     net (fanout=46)       1.256   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
    SLICE_X52Y101.Y      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)_SW0
    SLICE_X52Y101.F3     net (fanout=2)        0.044   N2611
    SLICE_X52Y101.X      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X61Y104.G1     net (fanout=52)       1.896   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X61Y104.X      Tif5x                 1.025   ahb0/Mmux_haddr_mux0000_5_f514
                                                       ahb0/Mmux_haddr_mux0000_714
                                                       ahb0/Mmux_haddr_mux0000_5_f5_13
    SLICE_X63Y91.G2      net (fanout=2)        1.155   ahb0/Mmux_haddr_mux0000_5_f514
    SLICE_X63Y91.Y       Tilo                  0.704   leon3gen.dsugen.dsu0/x0/r.slv.haddr_20
                                                       ahb0/r_hmaster(2)14
    SLICE_X63Y94.G1      net (fanout=6)        1.022   ahbsi_haddr(21)
    SLICE_X63Y94.Y       Tilo                  0.704   ahb0/hsel_6_cmp_eq0000
                                                       ahb0/hsel_6_cmp_eq00004
    SLICE_X66Y91.F2      net (fanout=10)       0.960   ahb0/hsel_6_cmp_eq00004
    SLICE_X66Y91.X       Tilo                  0.759   ahb0/r.cfgsel
                                                       ahb0/hsel_6_and000018
    SLICE_X82Y77.G1      net (fanout=13)       1.197   ahb0/hsel_6_and0000
    SLICE_X82Y77.Y       Tilo                  0.759   mg2.sr1/v_read_mux000437
                                                       mg2.sr1/ri_srhsel111
    SLICE_X99Y38.G4      net (fanout=12)       1.762   mg2.sr1/r_brmw_and0000
    SLICE_X99Y38.Y       Tilo                  0.704   mg2.sr1/r.address_9_1
                                                       mg2.sr1/v_address_10_mux000411
    SLICE_X101Y16.G4     net (fanout=22)       3.329   mg2.sr1/N9
    SLICE_X101Y16.Y      Tilo                  0.704   mg2.sr1/r.address_16_1
                                                       mg2.sr1/v_address_17_mux00041
    T16.O1               net (fanout=1)        1.357   mg2.sr1/ri_address(17)
    T16.OTCLK1           Tioock                0.684   address(17)
                                                       mg2.sr1/r.address_17
    -------------------------------------------------  ---------------------------
    Total                                     24.494ns (9.304ns logic, 15.190ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  0.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req (FF)
  Destination:          mg2.sr1/r.address_17 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.491ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req to mg2.sr1/r.address_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y104.XQ     Tcko                  0.592   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req
                                                       leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req
    SLICE_X54Y105.F1     net (fanout=22)       1.338   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req
    SLICE_X54Y105.X      Tif5x                 1.152   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and00051
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005_f5
    SLICE_X52Y101.G2     net (fanout=46)       1.256   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
    SLICE_X52Y101.Y      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)_SW0
    SLICE_X52Y101.F3     net (fanout=2)        0.044   N2611
    SLICE_X52Y101.X      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X56Y104.G4     net (fanout=52)       1.171   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X56Y104.X      Tif5x                 1.152   ahb0/Mmux_haddr_mux0000_5_f524
                                                       ahb0/Mmux_haddr_mux0000_724
                                                       ahb0/Mmux_haddr_mux0000_5_f5_23
    SLICE_X59Y102.F1     net (fanout=6)        0.795   ahb0/Mmux_haddr_mux0000_5_f524
    SLICE_X59Y102.X      Tilo                  0.704   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/rs.addr_30
                                                       ahb0/r_hmaster(2)24
    SLICE_X60Y101.F4     net (fanout=3)        0.640   ahbsi_haddr(30)
    SLICE_X60Y101.X      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/rs.addr_31
                                                       ahb0/hsel_6_cmp_eq000014
    SLICE_X66Y91.G3      net (fanout=8)        1.331   ahb0/hsel_6_cmp_eq000014
    SLICE_X66Y91.Y       Tilo                  0.759   ahb0/r.cfgsel
                                                       ahb0/hsel_6_cmp_eq000023_SW0
    SLICE_X66Y91.F3      net (fanout=3)        0.025   N3820
    SLICE_X66Y91.X       Tilo                  0.759   ahb0/r.cfgsel
                                                       ahb0/hsel_6_and000018
    SLICE_X82Y77.G1      net (fanout=13)       1.197   ahb0/hsel_6_and0000
    SLICE_X82Y77.Y       Tilo                  0.759   mg2.sr1/v_read_mux000437
                                                       mg2.sr1/ri_srhsel111
    SLICE_X99Y38.G4      net (fanout=12)       1.762   mg2.sr1/r_brmw_and0000
    SLICE_X99Y38.Y       Tilo                  0.704   mg2.sr1/r.address_9_1
                                                       mg2.sr1/v_address_10_mux000411
    SLICE_X101Y16.G4     net (fanout=22)       3.329   mg2.sr1/N9
    SLICE_X101Y16.Y      Tilo                  0.704   mg2.sr1/r.address_16_1
                                                       mg2.sr1/v_address_17_mux00041
    T16.O1               net (fanout=1)        1.357   mg2.sr1/ri_address(17)
    T16.OTCLK1           Tioock                0.684   address(17)
                                                       mg2.sr1/r.address_17
    -------------------------------------------------  ---------------------------
    Total                                     24.491ns (10.246ns logic, 14.245ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  0.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mg2.sr1/r.data_17 (FF)
  Destination:          leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[7].tag0/r.btag.C (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.283ns (Levels of Logic = 8)
  Clock Path Skew:      -0.180ns (0.261 - 0.441)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mg2.sr1/r.data_17 to leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[7].tag0/r.btag.C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P10.IQ1              Tiockiq               0.508   data(1)
                                                       mg2.sr1/r.data_17
    SLICE_X58Y49.F2      net (fanout=4)        2.239   mg2.sr1/r.data_17
    SLICE_X58Y49.X       Tilo                  0.759   leon3gen.cpu[0].u0/p0/iu0/r.e.ctrl.pc_16
                                                       mg2.sr1/Mmux_ahbso.hrdata21
    SLICE_X58Y72.F2      net (fanout=1)        1.054   ahbso(5)_hrdata(1)
    SLICE_X58Y72.X       Tif5x                 1.152   ahb0/Mmux_msti.hrdata_5_f51
                                                       ahb0/Mmux_msti.hrdata_61
                                                       ahb0/Mmux_msti.hrdata_5_f5_0
    SLICE_X54Y92.G4      net (fanout=1)        1.086   ahb0/Mmux_msti.hrdata_5_f51
    SLICE_X54Y92.Y       Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[6].tag0/r.btag.ET_1
                                                       ahb0/r_cfgsel11
    SLICE_X54Y93.F1      net (fanout=31)       0.519   ahbmi_hrdata(1)
    SLICE_X54Y93.X       Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[0].tag0/r.btag.C
                                                       leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tw0/r_walk_op_mux000011
    SLICE_X45Y104.F4     net (fanout=10)       1.616   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tw0/N16
    SLICE_X45Y104.X      Tif5x                 1.025   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0[2].tag0/r.btag.PPN_15
                                                       leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tw0/two_finish1
                                                       leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tw0/two_finish_f5
    SLICE_X40Y120.G1     net (fanout=28)       2.130   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/two_finish
    SLICE_X40Y120.Y      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/r.walk_transdata.data_24
                                                       leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/c_s2_tlbstate(3)22
    SLICE_X40Y121.F4     net (fanout=35)       0.100   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/r_walk_fault_fault_lvl_not0001
    SLICE_X40Y121.X      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.paddress_14
                                                       leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/r_walk_fault_fault_pri_mux000011
    SLICE_X35Y134.G1     net (fanout=40)       1.838   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/dr1_write
    SLICE_X35Y134.Y      Tilo                  0.704   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[7].tag0/r.btag.VALID
                                                       leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam_write_op_mux0001(7)1
    SLICE_X46Y82.CE      net (fanout=53)       5.962   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[7].tag0/r_btag_VALID_mux0000
    SLICE_X46Y82.CLK     Tceck                 0.555   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[7].tag0/r.btag.C
                                                       leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[7].tag0/r.btag.C
    -------------------------------------------------  ---------------------------
    Total                                     24.283ns (7.739ns logic, 16.544ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  0.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req (FF)
  Destination:          mg2.sr1/r.address_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.460ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req to mg2.sr1/r.address_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y98.XQ      Tcko                  0.592   leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req
                                                       leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req
    SLICE_X54Y105.G3     net (fanout=18)       1.346   leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req
    SLICE_X54Y105.X      Tif5x                 1.152   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and00052
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005_f5
    SLICE_X52Y101.G2     net (fanout=46)       1.256   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
    SLICE_X52Y101.Y      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)_SW0
    SLICE_X52Y101.F3     net (fanout=2)        0.044   N2611
    SLICE_X52Y101.X      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X61Y104.G1     net (fanout=52)       1.896   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X61Y104.X      Tif5x                 1.025   ahb0/Mmux_haddr_mux0000_5_f514
                                                       ahb0/Mmux_haddr_mux0000_714
                                                       ahb0/Mmux_haddr_mux0000_5_f5_13
    SLICE_X63Y91.G2      net (fanout=2)        1.155   ahb0/Mmux_haddr_mux0000_5_f514
    SLICE_X63Y91.Y       Tilo                  0.704   leon3gen.dsugen.dsu0/x0/r.slv.haddr_20
                                                       ahb0/r_hmaster(2)14
    SLICE_X63Y94.G1      net (fanout=6)        1.022   ahbsi_haddr(21)
    SLICE_X63Y94.Y       Tilo                  0.704   ahb0/hsel_6_cmp_eq0000
                                                       ahb0/hsel_6_cmp_eq00004
    SLICE_X66Y91.F2      net (fanout=10)       0.960   ahb0/hsel_6_cmp_eq00004
    SLICE_X66Y91.X       Tilo                  0.759   ahb0/r.cfgsel
                                                       ahb0/hsel_6_and000018
    SLICE_X82Y77.G1      net (fanout=13)       1.197   ahb0/hsel_6_and0000
    SLICE_X82Y77.Y       Tilo                  0.759   mg2.sr1/v_read_mux000437
                                                       mg2.sr1/ri_srhsel111
    SLICE_X99Y38.G4      net (fanout=12)       1.762   mg2.sr1/r_brmw_and0000
    SLICE_X99Y38.Y       Tilo                  0.704   mg2.sr1/r.address_9_1
                                                       mg2.sr1/v_address_10_mux000411
    SLICE_X101Y23.G1     net (fanout=22)       2.943   mg2.sr1/N9
    SLICE_X101Y23.Y      Tilo                  0.704   mg2.sr1/r.address_13_1
                                                       mg2.sr1/v_address_13_mux00041
    T18.O1               net (fanout=1)        1.574   mg2.sr1/ri_address(13)
    T18.OTCLK1           Tioock                0.684   address(13)
                                                       mg2.sr1/r.address_13
    -------------------------------------------------  ---------------------------
    Total                                     24.460ns (9.305ns logic, 15.155ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  0.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req (FF)
  Destination:          mg2.sr1/r.address_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.458ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req to mg2.sr1/r.address_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y98.XQ      Tcko                  0.592   leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req
                                                       leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req
    SLICE_X54Y105.G3     net (fanout=18)       1.346   leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req
    SLICE_X54Y105.X      Tif5x                 1.152   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and00052
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005_f5
    SLICE_X52Y101.G2     net (fanout=46)       1.256   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
    SLICE_X52Y101.Y      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)_SW0
    SLICE_X52Y101.F3     net (fanout=2)        0.044   N2611
    SLICE_X52Y101.X      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X60Y104.G2     net (fanout=52)       1.168   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X60Y104.X      Tif5x                 1.152   ahb0/Mmux_haddr_mux0000_5_f521
                                                       ahb0/Mmux_haddr_mux0000_721
                                                       ahb0/Mmux_haddr_mux0000_5_f5_20
    SLICE_X60Y99.G1      net (fanout=4)        1.008   ahb0/Mmux_haddr_mux0000_5_f521
    SLICE_X60Y99.Y       Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/rs.addr_28
                                                       ahb0/r_hmaster(2)211
    SLICE_X60Y101.F2     net (fanout=4)        0.435   ahbsi_haddr(28)
    SLICE_X60Y101.X      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/rs.addr_31
                                                       ahb0/hsel_6_cmp_eq000014
    SLICE_X66Y91.G3      net (fanout=8)        1.331   ahb0/hsel_6_cmp_eq000014
    SLICE_X66Y91.Y       Tilo                  0.759   ahb0/r.cfgsel
                                                       ahb0/hsel_6_cmp_eq000023_SW0
    SLICE_X66Y91.F3      net (fanout=3)        0.025   N3820
    SLICE_X66Y91.X       Tilo                  0.759   ahb0/r.cfgsel
                                                       ahb0/hsel_6_and000018
    SLICE_X82Y77.G1      net (fanout=13)       1.197   ahb0/hsel_6_and0000
    SLICE_X82Y77.Y       Tilo                  0.759   mg2.sr1/v_read_mux000437
                                                       mg2.sr1/ri_srhsel111
    SLICE_X99Y38.G4      net (fanout=12)       1.762   mg2.sr1/r_brmw_and0000
    SLICE_X99Y38.Y       Tilo                  0.704   mg2.sr1/r.address_9_1
                                                       mg2.sr1/v_address_10_mux000411
    SLICE_X100Y22.G2     net (fanout=22)       3.136   mg2.sr1/N9
    SLICE_X100Y22.Y      Tilo                  0.759   mg2.sr1/r.address_14_1
                                                       mg2.sr1/v_address_14_mux00041
    R18.O1               net (fanout=1)        1.394   mg2.sr1/ri_address(14)
    R18.OTCLK1           Tioock                0.684   address(14)
                                                       mg2.sr1/r.address_14
    -------------------------------------------------  ---------------------------
    Total                                     24.458ns (10.356ns logic, 14.102ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  0.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req (FF)
  Destination:          mg2.sr1/r.address_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.452ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req to mg2.sr1/r.address_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y104.XQ     Tcko                  0.592   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req
                                                       leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req
    SLICE_X54Y105.F1     net (fanout=22)       1.338   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req
    SLICE_X54Y105.X      Tif5x                 1.152   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and00051
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005_f5
    SLICE_X52Y101.G2     net (fanout=46)       1.256   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
    SLICE_X52Y101.Y      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)_SW0
    SLICE_X52Y101.F3     net (fanout=2)        0.044   N2611
    SLICE_X52Y101.X      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X61Y104.G1     net (fanout=52)       1.896   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X61Y104.X      Tif5x                 1.025   ahb0/Mmux_haddr_mux0000_5_f514
                                                       ahb0/Mmux_haddr_mux0000_714
                                                       ahb0/Mmux_haddr_mux0000_5_f5_13
    SLICE_X63Y91.G2      net (fanout=2)        1.155   ahb0/Mmux_haddr_mux0000_5_f514
    SLICE_X63Y91.Y       Tilo                  0.704   leon3gen.dsugen.dsu0/x0/r.slv.haddr_20
                                                       ahb0/r_hmaster(2)14
    SLICE_X63Y94.G1      net (fanout=6)        1.022   ahbsi_haddr(21)
    SLICE_X63Y94.Y       Tilo                  0.704   ahb0/hsel_6_cmp_eq0000
                                                       ahb0/hsel_6_cmp_eq00004
    SLICE_X66Y91.F2      net (fanout=10)       0.960   ahb0/hsel_6_cmp_eq00004
    SLICE_X66Y91.X       Tilo                  0.759   ahb0/r.cfgsel
                                                       ahb0/hsel_6_and000018
    SLICE_X82Y77.G1      net (fanout=13)       1.197   ahb0/hsel_6_and0000
    SLICE_X82Y77.Y       Tilo                  0.759   mg2.sr1/v_read_mux000437
                                                       mg2.sr1/ri_srhsel111
    SLICE_X99Y38.G4      net (fanout=12)       1.762   mg2.sr1/r_brmw_and0000
    SLICE_X99Y38.Y       Tilo                  0.704   mg2.sr1/r.address_9_1
                                                       mg2.sr1/v_address_10_mux000411
    SLICE_X101Y23.G1     net (fanout=22)       2.943   mg2.sr1/N9
    SLICE_X101Y23.Y      Tilo                  0.704   mg2.sr1/r.address_13_1
                                                       mg2.sr1/v_address_13_mux00041
    T18.O1               net (fanout=1)        1.574   mg2.sr1/ri_address(13)
    T18.OTCLK1           Tioock                0.684   address(13)
                                                       mg2.sr1/r.address_13
    -------------------------------------------------  ---------------------------
    Total                                     24.452ns (9.305ns logic, 15.147ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  0.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mg2.sr1/r.area_0 (FF)
  Destination:          leon3gen.cpu[0].u0/p0/iu0/r.x.data_0_27 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.374ns (Levels of Logic = 10)
  Clock Path Skew:      -0.078ns (0.176 - 0.254)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mg2.sr1/r.area_0 to leon3gen.cpu[0].u0/p0/iu0/r.x.data_0_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y86.XQ      Tcko                  0.592   mg2.sr1/r.area_0
                                                       mg2.sr1/r.area_0
    SLICE_X64Y62.F4      net (fanout=6)        2.956   mg2.sr1/r.area_0
    SLICE_X64Y62.X       Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0[3].tag0/r.btag.ET_0
                                                       mg2.sr1/Mmux_ahbso.hrdata1011
    SLICE_X59Y61.F1      net (fanout=16)       1.033   mg2.sr1/N8
    SLICE_X59Y61.X       Tilo                  0.704   ahbso(5)_hrdata(31)
                                                       mg2.sr1/Mmux_ahbso.hrdata261
    SLICE_X56Y82.F4      net (fanout=1)        1.289   ahbso(5)_hrdata(31)
    SLICE_X56Y82.X       Tif5x                 1.152   ahb0/Mmux_msti.hrdata_5_f525
                                                       ahb0/Mmux_msti.hrdata_625
                                                       ahb0/Mmux_msti.hrdata_5_f5_24
    SLICE_X61Y109.G1     net (fanout=2)        1.214   ahb0/Mmux_msti.hrdata_5_f525
    SLICE_X61Y109.Y      Tilo                  0.704   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[3].tag0/r.btag.PPN_23
                                                       ahb0/r_cfgsel251
    SLICE_X20Y92.F1      net (fanout=27)       3.905   ahbmi_hrdata(31)
    SLICE_X20Y92.X       Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0[4].tag0/r.btag.CTX_3
                                                       leon3gen.cpu[0].u0/p0/iu0/data0_mux0000(31)121_SW0
    SLICE_X19Y92.F2      net (fanout=1)        0.428   N6790
    SLICE_X19Y92.X       Tilo                  0.704   leon3gen.cpu[0].u0/p0/iu0/data0_mux0000(31)121
                                                       leon3gen.cpu[0].u0/p0/iu0/data0_mux0000(31)121
    SLICE_X19Y87.G3      net (fanout=1)        0.910   leon3gen.cpu[0].u0/p0/iu0/data0_mux0000(31)121
    SLICE_X19Y87.X       Tif5x                 1.025   leon3gen.cpu[0].u0/p0/iu0/data0_mux0000(31)
                                                       leon3gen.cpu[0].u0/p0/iu0/data0_mux0000(31)161_F
                                                       leon3gen.cpu[0].u0/p0/iu0/data0_mux0000(31)161
    SLICE_X25Y72.G1      net (fanout=6)        1.191   leon3gen.cpu[0].u0/p0/iu0/data0_mux0000(31)
    SLICE_X25Y72.Y       Tilo                  0.704   N2395
                                                       leon3gen.cpu[0].u0/p0/iu0/Mmux_rdata_8_mux0001340
    SLICE_X30Y67.G2      net (fanout=2)        1.225   leon3gen.cpu[0].u0/p0/iu0/Mmux_rdata_8_mux0001340
    SLICE_X30Y67.Y       Tilo                  0.759   N144
                                                       leon3gen.cpu[0].u0/p0/iu0/Mmux_rdata_8_mux0001366
    SLICE_X30Y71.G1      net (fanout=30)       1.076   leon3gen.cpu[0].u0/p0/iu0/rdata_8_mux0001
    SLICE_X30Y71.CLK     Tgck                  1.285   leon3gen.cpu[0].u0/p0/iu0/r.x.data_0_27
                                                       leon3gen.cpu[0].u0/p0/iu0/rdata_27_mux000012
                                                       leon3gen.cpu[0].u0/p0/iu0/rdata_27_mux00001_f5
                                                       leon3gen.cpu[0].u0/p0/iu0/r.x.data_0_27
    -------------------------------------------------  ---------------------------
    Total                                     24.374ns (9.147ns logic, 15.227ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  0.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req (FF)
  Destination:          mg2.sr1/r.address_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.450ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req to mg2.sr1/r.address_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y104.XQ     Tcko                  0.592   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req
                                                       leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req
    SLICE_X54Y105.F1     net (fanout=22)       1.338   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req
    SLICE_X54Y105.X      Tif5x                 1.152   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and00051
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005_f5
    SLICE_X52Y101.G2     net (fanout=46)       1.256   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
    SLICE_X52Y101.Y      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)_SW0
    SLICE_X52Y101.F3     net (fanout=2)        0.044   N2611
    SLICE_X52Y101.X      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X60Y104.G2     net (fanout=52)       1.168   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X60Y104.X      Tif5x                 1.152   ahb0/Mmux_haddr_mux0000_5_f521
                                                       ahb0/Mmux_haddr_mux0000_721
                                                       ahb0/Mmux_haddr_mux0000_5_f5_20
    SLICE_X60Y99.G1      net (fanout=4)        1.008   ahb0/Mmux_haddr_mux0000_5_f521
    SLICE_X60Y99.Y       Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/rs.addr_28
                                                       ahb0/r_hmaster(2)211
    SLICE_X60Y101.F2     net (fanout=4)        0.435   ahbsi_haddr(28)
    SLICE_X60Y101.X      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/rs.addr_31
                                                       ahb0/hsel_6_cmp_eq000014
    SLICE_X66Y91.G3      net (fanout=8)        1.331   ahb0/hsel_6_cmp_eq000014
    SLICE_X66Y91.Y       Tilo                  0.759   ahb0/r.cfgsel
                                                       ahb0/hsel_6_cmp_eq000023_SW0
    SLICE_X66Y91.F3      net (fanout=3)        0.025   N3820
    SLICE_X66Y91.X       Tilo                  0.759   ahb0/r.cfgsel
                                                       ahb0/hsel_6_and000018
    SLICE_X82Y77.G1      net (fanout=13)       1.197   ahb0/hsel_6_and0000
    SLICE_X82Y77.Y       Tilo                  0.759   mg2.sr1/v_read_mux000437
                                                       mg2.sr1/ri_srhsel111
    SLICE_X99Y38.G4      net (fanout=12)       1.762   mg2.sr1/r_brmw_and0000
    SLICE_X99Y38.Y       Tilo                  0.704   mg2.sr1/r.address_9_1
                                                       mg2.sr1/v_address_10_mux000411
    SLICE_X100Y22.G2     net (fanout=22)       3.136   mg2.sr1/N9
    SLICE_X100Y22.Y      Tilo                  0.759   mg2.sr1/r.address_14_1
                                                       mg2.sr1/v_address_14_mux00041
    R18.O1               net (fanout=1)        1.394   mg2.sr1/ri_address(14)
    R18.OTCLK1           Tioock                0.684   address(14)
                                                       mg2.sr1/r.address_14
    -------------------------------------------------  ---------------------------
    Total                                     24.450ns (10.356ns logic, 14.094ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  0.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mg2.sr1/r.area_0 (FF)
  Destination:          leon3gen.cpu[0].u0/p0/iu0/r.x.data_0_27 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.369ns (Levels of Logic = 10)
  Clock Path Skew:      -0.078ns (0.176 - 0.254)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mg2.sr1/r.area_0 to leon3gen.cpu[0].u0/p0/iu0/r.x.data_0_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y86.XQ      Tcko                  0.592   mg2.sr1/r.area_0
                                                       mg2.sr1/r.area_0
    SLICE_X64Y62.F4      net (fanout=6)        2.956   mg2.sr1/r.area_0
    SLICE_X64Y62.X       Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0[3].tag0/r.btag.ET_0
                                                       mg2.sr1/Mmux_ahbso.hrdata1011
    SLICE_X59Y61.F1      net (fanout=16)       1.033   mg2.sr1/N8
    SLICE_X59Y61.X       Tilo                  0.704   ahbso(5)_hrdata(31)
                                                       mg2.sr1/Mmux_ahbso.hrdata261
    SLICE_X56Y82.F4      net (fanout=1)        1.289   ahbso(5)_hrdata(31)
    SLICE_X56Y82.X       Tif5x                 1.152   ahb0/Mmux_msti.hrdata_5_f525
                                                       ahb0/Mmux_msti.hrdata_625
                                                       ahb0/Mmux_msti.hrdata_5_f5_24
    SLICE_X61Y109.G1     net (fanout=2)        1.214   ahb0/Mmux_msti.hrdata_5_f525
    SLICE_X61Y109.Y      Tilo                  0.704   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0[3].tag0/r.btag.PPN_23
                                                       ahb0/r_cfgsel251
    SLICE_X20Y92.F1      net (fanout=27)       3.905   ahbmi_hrdata(31)
    SLICE_X20Y92.X       Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0[4].tag0/r.btag.CTX_3
                                                       leon3gen.cpu[0].u0/p0/iu0/data0_mux0000(31)121_SW0
    SLICE_X19Y92.F2      net (fanout=1)        0.428   N6790
    SLICE_X19Y92.X       Tilo                  0.704   leon3gen.cpu[0].u0/p0/iu0/data0_mux0000(31)121
                                                       leon3gen.cpu[0].u0/p0/iu0/data0_mux0000(31)121
    SLICE_X19Y87.G3      net (fanout=1)        0.910   leon3gen.cpu[0].u0/p0/iu0/data0_mux0000(31)121
    SLICE_X19Y87.X       Tif5x                 1.025   leon3gen.cpu[0].u0/p0/iu0/data0_mux0000(31)
                                                       leon3gen.cpu[0].u0/p0/iu0/data0_mux0000(31)161_F
                                                       leon3gen.cpu[0].u0/p0/iu0/data0_mux0000(31)161
    SLICE_X25Y72.G1      net (fanout=6)        1.191   leon3gen.cpu[0].u0/p0/iu0/data0_mux0000(31)
    SLICE_X25Y72.Y       Tilo                  0.704   N2395
                                                       leon3gen.cpu[0].u0/p0/iu0/Mmux_rdata_8_mux0001340
    SLICE_X30Y67.G2      net (fanout=2)        1.225   leon3gen.cpu[0].u0/p0/iu0/Mmux_rdata_8_mux0001340
    SLICE_X30Y67.Y       Tilo                  0.759   N144
                                                       leon3gen.cpu[0].u0/p0/iu0/Mmux_rdata_8_mux0001366
    SLICE_X30Y71.F1      net (fanout=30)       1.071   leon3gen.cpu[0].u0/p0/iu0/rdata_8_mux0001
    SLICE_X30Y71.CLK     Tfck                  1.285   leon3gen.cpu[0].u0/p0/iu0/r.x.data_0_27
                                                       leon3gen.cpu[0].u0/p0/iu0/rdata_27_mux000011
                                                       leon3gen.cpu[0].u0/p0/iu0/rdata_27_mux00001_f5
                                                       leon3gen.cpu[0].u0/p0/iu0/r.x.data_0_27
    -------------------------------------------------  ---------------------------
    Total                                     24.369ns (9.147ns logic, 15.222ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  0.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req (FF)
  Destination:          mg2.sr1/r.address_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.444ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req to mg2.sr1/r.address_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y98.XQ      Tcko                  0.592   leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req
                                                       leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req
    SLICE_X54Y105.G3     net (fanout=18)       1.346   leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req
    SLICE_X54Y105.X      Tif5x                 1.152   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and00052
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005_f5
    SLICE_X52Y101.G2     net (fanout=46)       1.256   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
    SLICE_X52Y101.Y      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)_SW0
    SLICE_X52Y101.F3     net (fanout=2)        0.044   N2611
    SLICE_X52Y101.X      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X61Y104.G1     net (fanout=52)       1.896   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X61Y104.X      Tif5x                 1.025   ahb0/Mmux_haddr_mux0000_5_f514
                                                       ahb0/Mmux_haddr_mux0000_714
                                                       ahb0/Mmux_haddr_mux0000_5_f5_13
    SLICE_X63Y91.G2      net (fanout=2)        1.155   ahb0/Mmux_haddr_mux0000_5_f514
    SLICE_X63Y91.Y       Tilo                  0.704   leon3gen.dsugen.dsu0/x0/r.slv.haddr_20
                                                       ahb0/r_hmaster(2)14
    SLICE_X63Y94.G1      net (fanout=6)        1.022   ahbsi_haddr(21)
    SLICE_X63Y94.Y       Tilo                  0.704   ahb0/hsel_6_cmp_eq0000
                                                       ahb0/hsel_6_cmp_eq00004
    SLICE_X63Y94.F3      net (fanout=10)       0.051   ahb0/hsel_6_cmp_eq00004
    SLICE_X63Y94.X       Tilo                  0.704   ahb0/hsel_6_cmp_eq0000
                                                       ahb0/hsel_6_cmp_eq000023
    SLICE_X82Y77.G4      net (fanout=10)       2.077   ahb0/hsel_6_cmp_eq0000
    SLICE_X82Y77.Y       Tilo                  0.759   mg2.sr1/v_read_mux000437
                                                       mg2.sr1/ri_srhsel111
    SLICE_X99Y38.G4      net (fanout=12)       1.762   mg2.sr1/r_brmw_and0000
    SLICE_X99Y38.Y       Tilo                  0.704   mg2.sr1/r.address_9_1
                                                       mg2.sr1/v_address_10_mux000411
    SLICE_X100Y22.G2     net (fanout=22)       3.136   mg2.sr1/N9
    SLICE_X100Y22.Y      Tilo                  0.759   mg2.sr1/r.address_14_1
                                                       mg2.sr1/v_address_14_mux00041
    R18.O1               net (fanout=1)        1.394   mg2.sr1/ri_address(14)
    R18.OTCLK1           Tioock                0.684   address(14)
                                                       mg2.sr1/r.address_14
    -------------------------------------------------  ---------------------------
    Total                                     24.444ns (9.305ns logic, 15.139ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  0.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req (FF)
  Destination:          mg2.sr1/r.address_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.436ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req to mg2.sr1/r.address_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y104.XQ     Tcko                  0.592   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req
                                                       leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req
    SLICE_X54Y105.F1     net (fanout=22)       1.338   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req
    SLICE_X54Y105.X      Tif5x                 1.152   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and00051
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005_f5
    SLICE_X52Y101.G2     net (fanout=46)       1.256   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
    SLICE_X52Y101.Y      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)_SW0
    SLICE_X52Y101.F3     net (fanout=2)        0.044   N2611
    SLICE_X52Y101.X      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X61Y104.G1     net (fanout=52)       1.896   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X61Y104.X      Tif5x                 1.025   ahb0/Mmux_haddr_mux0000_5_f514
                                                       ahb0/Mmux_haddr_mux0000_714
                                                       ahb0/Mmux_haddr_mux0000_5_f5_13
    SLICE_X63Y91.G2      net (fanout=2)        1.155   ahb0/Mmux_haddr_mux0000_5_f514
    SLICE_X63Y91.Y       Tilo                  0.704   leon3gen.dsugen.dsu0/x0/r.slv.haddr_20
                                                       ahb0/r_hmaster(2)14
    SLICE_X63Y94.G1      net (fanout=6)        1.022   ahbsi_haddr(21)
    SLICE_X63Y94.Y       Tilo                  0.704   ahb0/hsel_6_cmp_eq0000
                                                       ahb0/hsel_6_cmp_eq00004
    SLICE_X63Y94.F3      net (fanout=10)       0.051   ahb0/hsel_6_cmp_eq00004
    SLICE_X63Y94.X       Tilo                  0.704   ahb0/hsel_6_cmp_eq0000
                                                       ahb0/hsel_6_cmp_eq000023
    SLICE_X82Y77.G4      net (fanout=10)       2.077   ahb0/hsel_6_cmp_eq0000
    SLICE_X82Y77.Y       Tilo                  0.759   mg2.sr1/v_read_mux000437
                                                       mg2.sr1/ri_srhsel111
    SLICE_X99Y38.G4      net (fanout=12)       1.762   mg2.sr1/r_brmw_and0000
    SLICE_X99Y38.Y       Tilo                  0.704   mg2.sr1/r.address_9_1
                                                       mg2.sr1/v_address_10_mux000411
    SLICE_X100Y22.G2     net (fanout=22)       3.136   mg2.sr1/N9
    SLICE_X100Y22.Y      Tilo                  0.759   mg2.sr1/r.address_14_1
                                                       mg2.sr1/v_address_14_mux00041
    R18.O1               net (fanout=1)        1.394   mg2.sr1/ri_address(14)
    R18.OTCLK1           Tioock                0.684   address(14)
                                                       mg2.sr1/r.address_14
    -------------------------------------------------  ---------------------------
    Total                                     24.436ns (9.305ns logic, 15.131ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  0.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req (FF)
  Destination:          mg2.sr1/r.address_17 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.427ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req to mg2.sr1/r.address_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y98.XQ      Tcko                  0.592   leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req
                                                       leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req
    SLICE_X54Y105.G3     net (fanout=18)       1.346   leon3gen.cpu[0].u0/p0/c0mmu/icache0/r.req
    SLICE_X54Y105.X      Tif5x                 1.152   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and00052
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005_f5
    SLICE_X52Y101.G2     net (fanout=46)       1.256   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
    SLICE_X52Y101.Y      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)_SW0
    SLICE_X52Y101.F3     net (fanout=2)        0.044   N2611
    SLICE_X52Y101.X      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X60Y104.G2     net (fanout=52)       1.168   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X60Y104.X      Tif5x                 1.152   ahb0/Mmux_haddr_mux0000_5_f521
                                                       ahb0/Mmux_haddr_mux0000_721
                                                       ahb0/Mmux_haddr_mux0000_5_f5_20
    SLICE_X60Y99.G1      net (fanout=4)        1.008   ahb0/Mmux_haddr_mux0000_5_f521
    SLICE_X60Y99.Y       Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/rs.addr_28
                                                       ahb0/r_hmaster(2)211
    SLICE_X60Y101.F2     net (fanout=4)        0.435   ahbsi_haddr(28)
    SLICE_X60Y101.X      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/rs.addr_31
                                                       ahb0/hsel_6_cmp_eq000014
    SLICE_X63Y94.F1      net (fanout=8)        1.158   ahb0/hsel_6_cmp_eq000014
    SLICE_X63Y94.X       Tilo                  0.704   ahb0/hsel_6_cmp_eq0000
                                                       ahb0/hsel_6_cmp_eq000023
    SLICE_X82Y77.G4      net (fanout=10)       2.077   ahb0/hsel_6_cmp_eq0000
    SLICE_X82Y77.Y       Tilo                  0.759   mg2.sr1/v_read_mux000437
                                                       mg2.sr1/ri_srhsel111
    SLICE_X99Y38.G4      net (fanout=12)       1.762   mg2.sr1/r_brmw_and0000
    SLICE_X99Y38.Y       Tilo                  0.704   mg2.sr1/r.address_9_1
                                                       mg2.sr1/v_address_10_mux000411
    SLICE_X101Y16.G4     net (fanout=22)       3.329   mg2.sr1/N9
    SLICE_X101Y16.Y      Tilo                  0.704   mg2.sr1/r.address_16_1
                                                       mg2.sr1/v_address_17_mux00041
    T16.O1               net (fanout=1)        1.357   mg2.sr1/ri_address(17)
    T16.OTCLK1           Tioock                0.684   address(17)
                                                       mg2.sr1/r.address_17
    -------------------------------------------------  ---------------------------
    Total                                     24.427ns (9.487ns logic, 14.940ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  0.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/c0mmu/a0/r.bo_0 (FF)
  Destination:          mg2.sr1/r.address_17 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.424ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: leon3gen.cpu[0].u0/p0/c0mmu/a0/r.bo_0 to mg2.sr1/r.address_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y107.XQ     Tcko                  0.591   leon3gen.cpu[0].u0/p0/c0mmu/a0/r.bo_0
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/r.bo_0
    SLICE_X54Y105.G1     net (fanout=53)       1.212   leon3gen.cpu[0].u0/p0/c0mmu/a0/r.bo_0
    SLICE_X54Y105.X      Tif5x                 1.152   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and00052
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005_f5
    SLICE_X52Y101.G2     net (fanout=46)       1.256   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
    SLICE_X52Y101.Y      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)_SW0
    SLICE_X52Y101.F3     net (fanout=2)        0.044   N2611
    SLICE_X52Y101.X      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X60Y104.G2     net (fanout=52)       1.168   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X60Y104.X      Tif5x                 1.152   ahb0/Mmux_haddr_mux0000_5_f521
                                                       ahb0/Mmux_haddr_mux0000_721
                                                       ahb0/Mmux_haddr_mux0000_5_f5_20
    SLICE_X60Y99.G1      net (fanout=4)        1.008   ahb0/Mmux_haddr_mux0000_5_f521
    SLICE_X60Y99.Y       Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/rs.addr_28
                                                       ahb0/r_hmaster(2)211
    SLICE_X60Y101.F2     net (fanout=4)        0.435   ahbsi_haddr(28)
    SLICE_X60Y101.X      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/rs.addr_31
                                                       ahb0/hsel_6_cmp_eq000014
    SLICE_X66Y91.G3      net (fanout=8)        1.331   ahb0/hsel_6_cmp_eq000014
    SLICE_X66Y91.Y       Tilo                  0.759   ahb0/r.cfgsel
                                                       ahb0/hsel_6_cmp_eq000023_SW0
    SLICE_X66Y91.F3      net (fanout=3)        0.025   N3820
    SLICE_X66Y91.X       Tilo                  0.759   ahb0/r.cfgsel
                                                       ahb0/hsel_6_and000018
    SLICE_X82Y77.G1      net (fanout=13)       1.197   ahb0/hsel_6_and0000
    SLICE_X82Y77.Y       Tilo                  0.759   mg2.sr1/v_read_mux000437
                                                       mg2.sr1/ri_srhsel111
    SLICE_X99Y38.G4      net (fanout=12)       1.762   mg2.sr1/r_brmw_and0000
    SLICE_X99Y38.Y       Tilo                  0.704   mg2.sr1/r.address_9_1
                                                       mg2.sr1/v_address_10_mux000411
    SLICE_X101Y16.G4     net (fanout=22)       3.329   mg2.sr1/N9
    SLICE_X101Y16.Y      Tilo                  0.704   mg2.sr1/r.address_16_1
                                                       mg2.sr1/v_address_17_mux00041
    T16.O1               net (fanout=1)        1.357   mg2.sr1/ri_address(17)
    T16.OTCLK1           Tioock                0.684   address(17)
                                                       mg2.sr1/r.address_17
    -------------------------------------------------  ---------------------------
    Total                                     24.424ns (10.300ns logic, 14.124ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  0.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req (FF)
  Destination:          mg2.sr1/r.address_17 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.419ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req to mg2.sr1/r.address_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y104.XQ     Tcko                  0.592   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req
                                                       leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req
    SLICE_X54Y105.F1     net (fanout=22)       1.338   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.req
    SLICE_X54Y105.X      Tif5x                 1.152   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and00051
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005_f5
    SLICE_X52Y101.G2     net (fanout=46)       1.256   leon3gen.cpu[0].u0/p0/c0mmu/a0/htrans_and0005
    SLICE_X52Y101.Y      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)_SW0
    SLICE_X52Y101.F3     net (fanout=2)        0.044   N2611
    SLICE_X52Y101.X      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X60Y104.G2     net (fanout=52)       1.168   leon3gen.cpu[0].u0/p0/c0mmu/a0/nbo_mux0004(0)
    SLICE_X60Y104.X      Tif5x                 1.152   ahb0/Mmux_haddr_mux0000_5_f521
                                                       ahb0/Mmux_haddr_mux0000_721
                                                       ahb0/Mmux_haddr_mux0000_5_f5_20
    SLICE_X60Y99.G1      net (fanout=4)        1.008   ahb0/Mmux_haddr_mux0000_5_f521
    SLICE_X60Y99.Y       Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/rs.addr_28
                                                       ahb0/r_hmaster(2)211
    SLICE_X60Y101.F2     net (fanout=4)        0.435   ahbsi_haddr(28)
    SLICE_X60Y101.X      Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/rs.addr_31
                                                       ahb0/hsel_6_cmp_eq000014
    SLICE_X63Y94.F1      net (fanout=8)        1.158   ahb0/hsel_6_cmp_eq000014
    SLICE_X63Y94.X       Tilo                  0.704   ahb0/hsel_6_cmp_eq0000
                                                       ahb0/hsel_6_cmp_eq000023
    SLICE_X82Y77.G4      net (fanout=10)       2.077   ahb0/hsel_6_cmp_eq0000
    SLICE_X82Y77.Y       Tilo                  0.759   mg2.sr1/v_read_mux000437
                                                       mg2.sr1/ri_srhsel111
    SLICE_X99Y38.G4      net (fanout=12)       1.762   mg2.sr1/r_brmw_and0000
    SLICE_X99Y38.Y       Tilo                  0.704   mg2.sr1/r.address_9_1
                                                       mg2.sr1/v_address_10_mux000411
    SLICE_X101Y16.G4     net (fanout=22)       3.329   mg2.sr1/N9
    SLICE_X101Y16.Y      Tilo                  0.704   mg2.sr1/r.address_16_1
                                                       mg2.sr1/v_address_17_mux00041
    T16.O1               net (fanout=1)        1.357   mg2.sr1/ri_address(17)
    T16.OTCLK1           Tioock                0.684   address(17)
                                                       mg2.sr1/r.address_17
    -------------------------------------------------  ---------------------------
    Total                                     24.419ns (9.487ns logic, 14.932ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  0.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/p0/iu0/r.x.ctrl.inst_28 (FF)
  Destination:          leon3gen.cpu[0].u0/cmem0/dme.dd0[1].ddata0/xc2v.x0/a10.x[1].r.A (RAM)
  Requirement:          25.000ns
  Data Path Delay:      24.411ns (Levels of Logic = 11)
  Clock Path Skew:      -0.003ns (0.418 - 0.421)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: leon3gen.cpu[0].u0/p0/iu0/r.x.ctrl.inst_28 to leon3gen.cpu[0].u0/cmem0/dme.dd0[1].ddata0/xc2v.x0/a10.x[1].r.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y37.YQ      Tcko                  0.652   leon3gen.cpu[0].u0/p0/iu0/r.x.ctrl.inst_28
                                                       leon3gen.cpu[0].u0/p0/iu0/r.x.ctrl.inst_28
    SLICE_X56Y29.G2      net (fanout=6)        2.029   leon3gen.cpu[0].u0/p0/iu0/r.x.ctrl.inst_28
    SLICE_X56Y29.Y       Tilo                  0.759   leon3gen.cpu[0].u0/p0/iu0/r.a.ctrl.pc_11
                                                       leon3gen.cpu[0].u0/p0/iu0/pd_mux00019_SW0
    SLICE_X56Y29.F1      net (fanout=1)        0.439   N3310
    SLICE_X56Y29.X       Tilo                  0.759   leon3gen.cpu[0].u0/p0/iu0/r.a.ctrl.pc_11
                                                       leon3gen.cpu[0].u0/p0/iu0/pd_mux00019
    SLICE_X53Y28.F1      net (fanout=1)        0.734   leon3gen.cpu[0].u0/p0/iu0/pd_mux00019
    SLICE_X53Y28.X       Tilo                  0.704   leon3gen.cpu[0].u0/p0/iu0/pd_mux0001
                                                       leon3gen.cpu[0].u0/p0/iu0/pd_mux000129
    SLICE_X44Y30.G3      net (fanout=7)        0.959   leon3gen.cpu[0].u0/p0/iu0/pd_mux0001
    SLICE_X44Y30.X       Tif5x                 1.152   N3072
                                                       leon3gen.cpu[0].u0/p0/iu0/dmode_mux0001118_SW0_F
                                                       leon3gen.cpu[0].u0/p0/iu0/dmode_mux0001118_SW0
    SLICE_X37Y40.G3      net (fanout=1)        1.300   N3072
    SLICE_X37Y40.Y       Tilo                  0.704   leon3gen.cpu[0].u0/p0/iu0/r.x.annul_all
                                                       leon3gen.cpu[0].u0/p0/iu0/ir_addr_mux0000(10)32
    SLICE_X28Y44.G2      net (fanout=43)       1.129   leon3gen.cpu[0].u0/p0/iu0/N409
    SLICE_X28Y44.Y       Tilo                  0.759   leon3gen.cpu[0].u0/p0/iu0/logicout_mux0000(20)0
                                                       leon3gen.cpu[0].u0/p0/iu0/dci_nullify13
    SLICE_X19Y60.G4      net (fanout=2)        1.780   leon3gen.cpu[0].u0/p0/iu0/dci_nullify13
    SLICE_X19Y60.Y       Tilo                  0.704   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/dwrite_and0000
                                                       leon3gen.cpu[0].u0/p0/iu0/dci_nullify26
    SLICE_X14Y64.F1      net (fanout=12)       1.059   leon3gen.cpu[0].u0/p0/iu0/dci_nullify26
    SLICE_X14Y64.X       Tilo                  0.759   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/r.xaddress_6
                                                       leon3gen.cpu[0].u0/p0/c0mmu/dcache0/setrepl_mux0004_SW0_SW0
    SLICE_X15Y64.G4      net (fanout=1)        0.024   N3465
    SLICE_X15Y64.Y       Tilo                  0.704   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/setrepl_mux0004
                                                       leon3gen.cpu[0].u0/p0/c0mmu/dcache0/setrepl_mux0004_SW0
    SLICE_X15Y64.F3      net (fanout=2)        0.038   N2768
    SLICE_X15Y64.X       Tilo                  0.704   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/setrepl_mux0004
                                                       leon3gen.cpu[0].u0/p0/c0mmu/dcache0/setrepl_mux0004
    SLICE_X14Y71.F2      net (fanout=2)        1.160   leon3gen.cpu[0].u0/p0/c0mmu/dcache0/setrepl_mux0004
    SLICE_X14Y71.X       Tilo                  0.759   leon3gen.cpu[0].u0/crami_dcramin_dwrite(1)
                                                       leon3gen.cpu[0].u0/p0/c0mmu/dcache0/cdwrite_1_mux00011
    RAMB16_X0Y13.WEA     net (fanout=2)        3.388   leon3gen.cpu[0].u0/crami_dcramin_dwrite(1)
    RAMB16_X0Y13.CLKA    Tbwck                 1.253   leon3gen.cpu[0].u0/cmem0/dme.dd0[1].ddata0/xc2v.x0/a10.x[1].r
                                                       leon3gen.cpu[0].u0/cmem0/dme.dd0[1].ddata0/xc2v.x0/a10.x[1].r.A
    -------------------------------------------------  ---------------------------
    Total                                     24.411ns (10.372ns logic, 14.039ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clkgen0/xc3s.v/clk0B" derived from
 NET "lclk" PERIOD = 20 ns HIGH 40%;
 multiplied by 1.25 to 25 nS and duty cycle corrected to HIGH 12.500 nS 

--------------------------------------------------------------------------------
Slack: 20.833ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 4.167ns (239.981MHz) (Tmsper_P)
  Physical resource: leon3gen.cpu[0].u0/p0/mgen.mul0/xm1616.m1616/pipe2.arch0.dwm/Mmult_prod/CLK
  Logical resource: leon3gen.cpu[0].u0/p0/mgen.mul0/xm1616.m1616/pipe2.arch0.dwm/Mmult_prod/CLK
  Location pin: MULT18X18_X0Y10.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 20.834ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 2.083ns (Tmspwl_P)
  Physical resource: leon3gen.cpu[0].u0/p0/mgen.mul0/xm1616.m1616/pipe2.arch0.dwm/Mmult_prod/CLK
  Logical resource: leon3gen.cpu[0].u0/p0/mgen.mul0/xm1616.m1616/pipe2.arch0.dwm/Mmult_prod/CLK
  Location pin: MULT18X18_X0Y10.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 20.834ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 2.083ns (Tmspwh_P)
  Physical resource: leon3gen.cpu[0].u0/p0/mgen.mul0/xm1616.m1616/pipe2.arch0.dwm/Mmult_prod/CLK
  Logical resource: leon3gen.cpu[0].u0/p0/mgen.mul0/xm1616.m1616/pipe2.arch0.dwm/Mmult_prod/CLK
  Location pin: MULT18X18_X0Y10.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 21.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: leon3gen.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0/CLKA
  Logical resource: leon3gen.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0.A/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 21.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: leon3gen.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0/CLKA
  Logical resource: leon3gen.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0.A/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 21.824ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: leon3gen.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0/CLKA
  Logical resource: leon3gen.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0.A/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 21.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: leon3gen.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0/CLKB
  Logical resource: leon3gen.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0.B/CLKB
  Location pin: RAMB16_X0Y4.CLKB
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 21.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: leon3gen.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0/CLKB
  Logical resource: leon3gen.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0.B/CLKB
  Location pin: RAMB16_X0Y4.CLKB
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 21.824ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: leon3gen.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0/CLKB
  Logical resource: leon3gen.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0.B/CLKB
  Location pin: RAMB16_X0Y4.CLKB
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 21.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/CLKA
  Logical resource: eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0.A/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 21.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/CLKA
  Logical resource: eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0.A/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 21.824ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/CLKA
  Logical resource: eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0.A/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 21.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/CLKB
  Logical resource: eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0.B/CLKB
  Location pin: RAMB16_X1Y12.CLKB
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 21.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/CLKB
  Logical resource: eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0.B/CLKB
  Location pin: RAMB16_X1Y12.CLKB
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 21.824ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/CLKB
  Logical resource: eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0.B/CLKB
  Location pin: RAMB16_X1Y12.CLKB
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 21.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd/CLKA
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd.A/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 21.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd/CLKA
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd.A/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 21.824ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd/CLKA
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd.A/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 21.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd/CLKB
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd.B/CLKB
  Location pin: RAMB16_X1Y4.CLKB
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 21.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd/CLKB
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd.B/CLKB
  Location pin: RAMB16_X1Y4.CLKB
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 21.824ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd/CLKB
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd.B/CLKB
  Location pin: RAMB16_X1Y4.CLKB
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 21.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: leon3gen.cpu[0].u0/cmem0/dme.dd0[1].ddata0/xc2v.x0/a10.x[0].r/CLKA
  Logical resource: leon3gen.cpu[0].u0/cmem0/dme.dd0[1].ddata0/xc2v.x0/a10.x[0].r.A/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 21.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: leon3gen.cpu[0].u0/cmem0/dme.dd0[1].ddata0/xc2v.x0/a10.x[0].r/CLKA
  Logical resource: leon3gen.cpu[0].u0/cmem0/dme.dd0[1].ddata0/xc2v.x0/a10.x[0].r.A/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 21.824ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: leon3gen.cpu[0].u0/cmem0/dme.dd0[1].ddata0/xc2v.x0/a10.x[0].r/CLKA
  Logical resource: leon3gen.cpu[0].u0/cmem0/dme.dd0[1].ddata0/xc2v.x0/a10.x[0].r.A/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 21.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: leon3gen.cpu[0].u0/cmem0/dme.dd0[1].ddata0/xc2v.x0/a10.x[1].r/CLKA
  Logical resource: leon3gen.cpu[0].u0/cmem0/dme.dd0[1].ddata0/xc2v.x0/a10.x[1].r.A/CLKA
  Location pin: RAMB16_X0Y13.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ethi_rx_clk1" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2154 paths analyzed, 593 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.912ns.
--------------------------------------------------------------------------------
Slack:                  28.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_17 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.715ns (Levels of Logic = 2)
  Clock Path Skew:      -0.197ns (0.243 - 0.440)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V2.IQ1               Tiockiq               0.508   erx_dv
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.F2      net (fanout=55)       5.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.X       Tif5x                 1.025   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux00001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000_f5
    SLICE_X99Y31.F3      net (fanout=3)        0.710   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
    SLICE_X99Y31.X       Tilo                  0.704   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not00011
    SLICE_X103Y70.CE     net (fanout=24)       2.731   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
    SLICE_X103Y70.CLK    Tceck                 0.555   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_17
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_17
    -------------------------------------------------  ---------------------------
    Total                                     11.715ns (2.792ns logic, 8.923ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  28.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.715ns (Levels of Logic = 2)
  Clock Path Skew:      -0.197ns (0.243 - 0.440)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V2.IQ1               Tiockiq               0.508   erx_dv
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.F2      net (fanout=55)       5.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.X       Tif5x                 1.025   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux00001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000_f5
    SLICE_X99Y31.F3      net (fanout=3)        0.710   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
    SLICE_X99Y31.X       Tilo                  0.704   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not00011
    SLICE_X102Y70.CE     net (fanout=24)       2.731   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
    SLICE_X102Y70.CLK    Tceck                 0.555   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_7
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_7
    -------------------------------------------------  ---------------------------
    Total                                     11.715ns (2.792ns logic, 8.923ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  28.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_18 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.711ns (Levels of Logic = 2)
  Clock Path Skew:      -0.198ns (0.242 - 0.440)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V2.IQ1               Tiockiq               0.508   erx_dv
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.F2      net (fanout=55)       5.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.X       Tif5x                 1.025   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux00001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000_f5
    SLICE_X99Y31.F3      net (fanout=3)        0.710   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
    SLICE_X99Y31.X       Tilo                  0.704   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not00011
    SLICE_X103Y68.CE     net (fanout=24)       2.727   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
    SLICE_X103Y68.CLK    Tceck                 0.555   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_18
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_18
    -------------------------------------------------  ---------------------------
    Total                                     11.711ns (2.792ns logic, 8.919ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  28.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_28 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.489ns (Levels of Logic = 2)
  Clock Path Skew:      -0.247ns (0.193 - 0.440)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V2.IQ1               Tiockiq               0.508   erx_dv
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.F2      net (fanout=55)       5.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.X       Tif5x                 1.025   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux00001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000_f5
    SLICE_X99Y31.F3      net (fanout=3)        0.710   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
    SLICE_X99Y31.X       Tilo                  0.704   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not00011
    SLICE_X97Y63.CE      net (fanout=24)       2.505   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
    SLICE_X97Y63.CLK     Tceck                 0.555   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_19
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_28
    -------------------------------------------------  ---------------------------
    Total                                     11.489ns (2.792ns logic, 8.697ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  28.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_19 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.489ns (Levels of Logic = 2)
  Clock Path Skew:      -0.247ns (0.193 - 0.440)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V2.IQ1               Tiockiq               0.508   erx_dv
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.F2      net (fanout=55)       5.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.X       Tif5x                 1.025   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux00001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000_f5
    SLICE_X99Y31.F3      net (fanout=3)        0.710   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
    SLICE_X99Y31.X       Tilo                  0.704   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not00011
    SLICE_X97Y63.CE      net (fanout=24)       2.505   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
    SLICE_X97Y63.CLK     Tceck                 0.555   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_19
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_19
    -------------------------------------------------  ---------------------------
    Total                                     11.489ns (2.792ns logic, 8.697ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  28.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.398ns (Levels of Logic = 2)
  Clock Path Skew:      -0.257ns (0.183 - 0.440)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V2.IQ1               Tiockiq               0.508   erx_dv
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.F2      net (fanout=55)       5.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.X       Tif5x                 1.025   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux00001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000_f5
    SLICE_X99Y31.F3      net (fanout=3)        0.710   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
    SLICE_X99Y31.X       Tilo                  0.704   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not00011
    SLICE_X94Y64.CE      net (fanout=24)       2.414   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
    SLICE_X94Y64.CLK     Tceck                 0.555   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_6
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_6
    -------------------------------------------------  ---------------------------
    Total                                     11.398ns (2.792ns logic, 8.606ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  28.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_22 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.401ns (Levels of Logic = 2)
  Clock Path Skew:      -0.232ns (0.208 - 0.440)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V2.IQ1               Tiockiq               0.508   erx_dv
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.F2      net (fanout=55)       5.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.X       Tif5x                 1.025   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux00001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000_f5
    SLICE_X99Y31.F3      net (fanout=3)        0.710   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
    SLICE_X99Y31.X       Tilo                  0.704   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not00011
    SLICE_X96Y47.CE      net (fanout=24)       2.417   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
    SLICE_X96Y47.CLK     Tceck                 0.555   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_22
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_22
    -------------------------------------------------  ---------------------------
    Total                                     11.401ns (2.792ns logic, 8.609ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  28.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.201ns (Levels of Logic = 2)
  Clock Path Skew:      -0.256ns (0.184 - 0.440)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V2.IQ1               Tiockiq               0.508   erx_dv
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.F2      net (fanout=55)       5.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.X       Tif5x                 1.025   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux00001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000_f5
    SLICE_X99Y31.F3      net (fanout=3)        0.710   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
    SLICE_X99Y31.X       Tilo                  0.704   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not00011
    SLICE_X94Y67.CE      net (fanout=24)       2.217   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
    SLICE_X94Y67.CLK     Tceck                 0.555   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_3
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_4
    -------------------------------------------------  ---------------------------
    Total                                     11.201ns (2.792ns logic, 8.409ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  28.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.201ns (Levels of Logic = 2)
  Clock Path Skew:      -0.256ns (0.184 - 0.440)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V2.IQ1               Tiockiq               0.508   erx_dv
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.F2      net (fanout=55)       5.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.X       Tif5x                 1.025   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux00001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000_f5
    SLICE_X99Y31.F3      net (fanout=3)        0.710   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
    SLICE_X99Y31.X       Tilo                  0.704   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not00011
    SLICE_X94Y67.CE      net (fanout=24)       2.217   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
    SLICE_X94Y67.CLK     Tceck                 0.555   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_3
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_3
    -------------------------------------------------  ---------------------------
    Total                                     11.201ns (2.792ns logic, 8.409ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  28.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.208ns (Levels of Logic = 2)
  Clock Path Skew:      -0.217ns (0.223 - 0.440)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V2.IQ1               Tiockiq               0.508   erx_dv
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.F2      net (fanout=55)       5.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.X       Tif5x                 1.025   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux00001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000_f5
    SLICE_X99Y31.F3      net (fanout=3)        0.710   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
    SLICE_X99Y31.X       Tilo                  0.704   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not00011
    SLICE_X101Y63.CE     net (fanout=24)       2.224   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
    SLICE_X101Y63.CLK    Tceck                 0.555   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_0
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_0
    -------------------------------------------------  ---------------------------
    Total                                     11.208ns (2.792ns logic, 8.416ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  28.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_21 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.208ns (Levels of Logic = 2)
  Clock Path Skew:      -0.217ns (0.223 - 0.440)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V2.IQ1               Tiockiq               0.508   erx_dv
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.F2      net (fanout=55)       5.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.X       Tif5x                 1.025   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux00001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000_f5
    SLICE_X99Y31.F3      net (fanout=3)        0.710   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
    SLICE_X99Y31.X       Tilo                  0.704   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not00011
    SLICE_X101Y62.CE     net (fanout=24)       2.224   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
    SLICE_X101Y62.CLK    Tceck                 0.555   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_21
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_21
    -------------------------------------------------  ---------------------------
    Total                                     11.208ns (2.792ns logic, 8.416ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  28.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.208ns (Levels of Logic = 2)
  Clock Path Skew:      -0.217ns (0.223 - 0.440)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V2.IQ1               Tiockiq               0.508   erx_dv
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.F2      net (fanout=55)       5.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.X       Tif5x                 1.025   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux00001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000_f5
    SLICE_X99Y31.F3      net (fanout=3)        0.710   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
    SLICE_X99Y31.X       Tilo                  0.704   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not00011
    SLICE_X101Y63.CE     net (fanout=24)       2.224   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
    SLICE_X101Y63.CLK    Tceck                 0.555   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_0
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_1
    -------------------------------------------------  ---------------------------
    Total                                     11.208ns (2.792ns logic, 8.416ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  28.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_11 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.200ns (Levels of Logic = 2)
  Clock Path Skew:      -0.214ns (0.226 - 0.440)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V2.IQ1               Tiockiq               0.508   erx_dv
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.F2      net (fanout=55)       5.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.X       Tif5x                 1.025   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux00001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000_f5
    SLICE_X99Y31.F3      net (fanout=3)        0.710   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
    SLICE_X99Y31.X       Tilo                  0.704   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not00011
    SLICE_X100Y64.CE     net (fanout=24)       2.216   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
    SLICE_X100Y64.CLK    Tceck                 0.555   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_11
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_11
    -------------------------------------------------  ---------------------------
    Total                                     11.200ns (2.792ns logic, 8.408ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  28.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.200ns (Levels of Logic = 2)
  Clock Path Skew:      -0.214ns (0.226 - 0.440)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V2.IQ1               Tiockiq               0.508   erx_dv
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.F2      net (fanout=55)       5.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.X       Tif5x                 1.025   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux00001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000_f5
    SLICE_X99Y31.F3      net (fanout=3)        0.710   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
    SLICE_X99Y31.X       Tilo                  0.704   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not00011
    SLICE_X100Y64.CE     net (fanout=24)       2.216   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
    SLICE_X100Y64.CLK    Tceck                 0.555   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_11
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_12
    -------------------------------------------------  ---------------------------
    Total                                     11.200ns (2.792ns logic, 8.408ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  28.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.203ns (Levels of Logic = 2)
  Clock Path Skew:      -0.204ns (0.236 - 0.440)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V2.IQ1               Tiockiq               0.508   erx_dv
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.F2      net (fanout=55)       5.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.X       Tif5x                 1.025   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux00001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000_f5
    SLICE_X99Y31.F3      net (fanout=3)        0.710   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
    SLICE_X99Y31.X       Tilo                  0.704   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not00011
    SLICE_X101Y75.CE     net (fanout=24)       2.219   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
    SLICE_X101Y75.CLK    Tceck                 0.555   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_14
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_14
    -------------------------------------------------  ---------------------------
    Total                                     11.203ns (2.792ns logic, 8.411ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  28.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_13 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.203ns (Levels of Logic = 2)
  Clock Path Skew:      -0.204ns (0.236 - 0.440)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V2.IQ1               Tiockiq               0.508   erx_dv
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.F2      net (fanout=55)       5.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.X       Tif5x                 1.025   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux00001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000_f5
    SLICE_X99Y31.F3      net (fanout=3)        0.710   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
    SLICE_X99Y31.X       Tilo                  0.704   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not00011
    SLICE_X100Y74.CE     net (fanout=24)       2.219   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
    SLICE_X100Y74.CLK    Tceck                 0.555   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_13
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_13
    -------------------------------------------------  ---------------------------
    Total                                     11.203ns (2.792ns logic, 8.411ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  28.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.198ns (Levels of Logic = 2)
  Clock Path Skew:      -0.205ns (0.235 - 0.440)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V2.IQ1               Tiockiq               0.508   erx_dv
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.F2      net (fanout=55)       5.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.X       Tif5x                 1.025   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux00001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000_f5
    SLICE_X99Y31.F3      net (fanout=3)        0.710   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
    SLICE_X99Y31.X       Tilo                  0.704   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not00011
    SLICE_X101Y72.CE     net (fanout=24)       2.214   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
    SLICE_X101Y72.CLK    Tceck                 0.555   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_8
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_8
    -------------------------------------------------  ---------------------------
    Total                                     11.198ns (2.792ns logic, 8.406ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  28.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_23 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.198ns (Levels of Logic = 2)
  Clock Path Skew:      -0.205ns (0.235 - 0.440)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V2.IQ1               Tiockiq               0.508   erx_dv
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.F2      net (fanout=55)       5.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.X       Tif5x                 1.025   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux00001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000_f5
    SLICE_X99Y31.F3      net (fanout=3)        0.710   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
    SLICE_X99Y31.X       Tilo                  0.704   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not00011
    SLICE_X100Y73.CE     net (fanout=24)       2.214   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
    SLICE_X100Y73.CLK    Tceck                 0.555   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_23
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_23
    -------------------------------------------------  ---------------------------
    Total                                     11.198ns (2.792ns logic, 8.406ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  28.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_15 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.198ns (Levels of Logic = 2)
  Clock Path Skew:      -0.205ns (0.235 - 0.440)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V2.IQ1               Tiockiq               0.508   erx_dv
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.F2      net (fanout=55)       5.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.X       Tif5x                 1.025   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux00001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000_f5
    SLICE_X99Y31.F3      net (fanout=3)        0.710   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
    SLICE_X99Y31.X       Tilo                  0.704   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not00011
    SLICE_X101Y73.CE     net (fanout=24)       2.214   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
    SLICE_X101Y73.CLK    Tceck                 0.555   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_15
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_15
    -------------------------------------------------  ---------------------------
    Total                                     11.198ns (2.792ns logic, 8.406ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  28.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_16 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.198ns (Levels of Logic = 2)
  Clock Path Skew:      -0.205ns (0.235 - 0.440)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V2.IQ1               Tiockiq               0.508   erx_dv
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.F2      net (fanout=55)       5.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.X       Tif5x                 1.025   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux00001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000_f5
    SLICE_X99Y31.F3      net (fanout=3)        0.710   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
    SLICE_X99Y31.X       Tilo                  0.704   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not00011
    SLICE_X100Y72.CE     net (fanout=24)       2.214   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
    SLICE_X100Y72.CLK    Tceck                 0.555   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_16
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_16
    -------------------------------------------------  ---------------------------
    Total                                     11.198ns (2.792ns logic, 8.406ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  28.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.190ns (Levels of Logic = 2)
  Clock Path Skew:      -0.211ns (0.229 - 0.440)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V2.IQ1               Tiockiq               0.508   erx_dv
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.F2      net (fanout=55)       5.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.X       Tif5x                 1.025   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux00001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000_f5
    SLICE_X99Y31.F3      net (fanout=3)        0.710   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
    SLICE_X99Y31.X       Tilo                  0.704   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not00011
    SLICE_X101Y66.CE     net (fanout=24)       2.206   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
    SLICE_X101Y66.CLK    Tceck                 0.555   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_9
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_9
    -------------------------------------------------  ---------------------------
    Total                                     11.190ns (2.792ns logic, 8.398ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  28.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.957ns (Levels of Logic = 2)
  Clock Path Skew:      -0.257ns (0.183 - 0.440)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V2.IQ1               Tiockiq               0.508   erx_dv
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.F2      net (fanout=55)       5.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.X       Tif5x                 1.025   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux00001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000_f5
    SLICE_X99Y31.F3      net (fanout=3)        0.710   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
    SLICE_X99Y31.X       Tilo                  0.704   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not00011
    SLICE_X95Y64.CE      net (fanout=24)       1.973   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
    SLICE_X95Y64.CLK     Tceck                 0.555   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_2
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_5
    -------------------------------------------------  ---------------------------
    Total                                     10.957ns (2.792ns logic, 8.165ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  28.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.957ns (Levels of Logic = 2)
  Clock Path Skew:      -0.257ns (0.183 - 0.440)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V2.IQ1               Tiockiq               0.508   erx_dv
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.F2      net (fanout=55)       5.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.X       Tif5x                 1.025   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux00001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000_f5
    SLICE_X99Y31.F3      net (fanout=3)        0.710   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
    SLICE_X99Y31.X       Tilo                  0.704   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not00011
    SLICE_X95Y64.CE      net (fanout=24)       1.973   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
    SLICE_X95Y64.CLK     Tceck                 0.555   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_2
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_2
    -------------------------------------------------  ---------------------------
    Total                                     10.957ns (2.792ns logic, 8.165ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  28.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_26 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.959ns (Levels of Logic = 2)
  Clock Path Skew:      -0.245ns (0.195 - 0.440)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V2.IQ1               Tiockiq               0.508   erx_dv
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.F2      net (fanout=55)       5.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.X       Tif5x                 1.025   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux00001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000_f5
    SLICE_X99Y31.F3      net (fanout=3)        0.710   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
    SLICE_X99Y31.X       Tilo                  0.704   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not00011
    SLICE_X97Y64.CE      net (fanout=24)       1.975   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
    SLICE_X97Y64.CLK     Tceck                 0.555   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_26
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_26
    -------------------------------------------------  ---------------------------
    Total                                     10.959ns (2.792ns logic, 8.167ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  28.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_29 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.959ns (Levels of Logic = 2)
  Clock Path Skew:      -0.245ns (0.195 - 0.440)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V2.IQ1               Tiockiq               0.508   erx_dv
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.F2      net (fanout=55)       5.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X97Y28.X       Tif5x                 1.025   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux00001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000_f5
    SLICE_X99Y31.F3      net (fanout=3)        0.710   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/write_req_mux0000
    SLICE_X99Y31.X       Tilo                  0.704   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not00011
    SLICE_X97Y64.CE      net (fanout=24)       1.975   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_not0001
    SLICE_X97Y64.CLK     Tceck                 0.555   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_26
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.dataout_29
    -------------------------------------------------  ---------------------------
    Total                                     10.959ns (2.792ns logic, 8.167ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "ethi_rx_clk1" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state_3/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state_3/CK
  Location pin: SLICE_X98Y25.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state_3/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state_3/CK
  Location pin: SLICE_X98Y25.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state_3/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state_3/CK
  Location pin: SLICE_X98Y25.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state_1/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state_1/CK
  Location pin: SLICE_X84Y26.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state_1/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state_1/CK
  Location pin: SLICE_X84Y26.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state_1/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state_1/CK
  Location pin: SLICE_X84Y26.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_10/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_10/CK
  Location pin: SLICE_X100Y5.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_10/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_10/CK
  Location pin: SLICE_X100Y5.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_10/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_10/CK
  Location pin: SLICE_X100Y5.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_9/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_9/CK
  Location pin: SLICE_X100Y3.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_9/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_9/CK
  Location pin: SLICE_X100Y3.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_9/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_9/CK
  Location pin: SLICE_X100Y3.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_8/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_8/CK
  Location pin: SLICE_X100Y4.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_8/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_8/CK
  Location pin: SLICE_X100Y4.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_8/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_8/CK
  Location pin: SLICE_X100Y4.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_7/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_7/CK
  Location pin: SLICE_X102Y3.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_7/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_7/CK
  Location pin: SLICE_X102Y3.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_7/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_7/CK
  Location pin: SLICE_X102Y3.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_6/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_6/CK
  Location pin: SLICE_X102Y2.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_6/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_6/CK
  Location pin: SLICE_X102Y2.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_6/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_6/CK
  Location pin: SLICE_X102Y2.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_5/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_5/CK
  Location pin: SLICE_X100Y0.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_5/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_5/CK
  Location pin: SLICE_X100Y0.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_5/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_5/CK
  Location pin: SLICE_X100Y0.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.odd_nibble/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.odd_nibble/CK
  Location pin: SLICE_X86Y15.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ethi_tx_clk1" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9012 paths analyzed, 765 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.631ns.
--------------------------------------------------------------------------------
Slack:                  24.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_2 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.631ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_2 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y78.YQ      Tcko                  0.652   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_2
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_2
    SLICE_X92Y105.F2     net (fanout=50)       3.133   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_2
    SLICE_X92Y105.X      Tilo                  0.759   svga.svga0/r.data_15
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)42
    SLICE_X83Y103.F1     net (fanout=1)        1.696   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)42
    SLICE_X83Y103.X      Tilo                  0.704   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)57
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)57
    SLICE_X82Y103.G4     net (fanout=1)        0.086   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)57
    SLICE_X82Y103.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66_SW0
    SLICE_X82Y103.F3     net (fanout=1)        0.023   N5606
    SLICE_X82Y103.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.SR                net (fanout=2)        6.108   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.OTCLK1            Tiosrcko              0.952   etxd(2)
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    -------------------------------------------------  ---------------------------
    Total                                     15.631ns (4.585ns logic, 11.046ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  24.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_3 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.397ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_3 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y98.YQ      Tcko                  0.652   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.def_state_2
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_3
    SLICE_X92Y105.G3     net (fanout=30)       1.797   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_3
    SLICE_X92Y105.Y      Tilo                  0.759   svga.svga0/r.data_15
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)42_SW0
    SLICE_X92Y105.F4     net (fanout=1)        0.343   N6168
    SLICE_X92Y105.X      Tilo                  0.759   svga.svga0/r.data_15
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)42
    SLICE_X83Y103.F1     net (fanout=1)        1.696   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)42
    SLICE_X83Y103.X      Tilo                  0.704   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)57
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)57
    SLICE_X82Y103.G4     net (fanout=1)        0.086   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)57
    SLICE_X82Y103.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66_SW0
    SLICE_X82Y103.F3     net (fanout=1)        0.023   N5606
    SLICE_X82Y103.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.SR                net (fanout=2)        6.108   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.OTCLK1            Tiosrcko              0.952   etxd(2)
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    -------------------------------------------------  ---------------------------
    Total                                     15.397ns (5.344ns logic, 10.053ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  24.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.111ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y98.YQ      Tcko                  0.587   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1
    SLICE_X92Y105.G4     net (fanout=19)       1.576   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1
    SLICE_X92Y105.Y      Tilo                  0.759   svga.svga0/r.data_15
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)42_SW0
    SLICE_X92Y105.F4     net (fanout=1)        0.343   N6168
    SLICE_X92Y105.X      Tilo                  0.759   svga.svga0/r.data_15
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)42
    SLICE_X83Y103.F1     net (fanout=1)        1.696   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)42
    SLICE_X83Y103.X      Tilo                  0.704   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)57
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)57
    SLICE_X82Y103.G4     net (fanout=1)        0.086   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)57
    SLICE_X82Y103.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66_SW0
    SLICE_X82Y103.F3     net (fanout=1)        0.023   N5606
    SLICE_X82Y103.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.SR                net (fanout=2)        6.108   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.OTCLK1            Tiosrcko              0.952   etxd(2)
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    -------------------------------------------------  ---------------------------
    Total                                     15.111ns (5.279ns logic, 9.832ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  25.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.804ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y98.YQ      Tcko                  0.587   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1
    SLICE_X90Y104.G4     net (fanout=19)       2.031   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1
    SLICE_X90Y104.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)12
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)91
    SLICE_X90Y104.F4     net (fanout=3)        0.059   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/N98
    SLICE_X90Y104.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)12
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)12
    SLICE_X86Y104.F2     net (fanout=1)        0.641   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)12
    SLICE_X86Y104.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
    SLICE_X82Y103.G3     net (fanout=1)        0.608   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
    SLICE_X82Y103.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66_SW0
    SLICE_X82Y103.F3     net (fanout=1)        0.023   N5606
    SLICE_X82Y103.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.SR                net (fanout=2)        6.108   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.OTCLK1            Tiosrcko              0.952   etxd(2)
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    -------------------------------------------------  ---------------------------
    Total                                     14.804ns (5.334ns logic, 9.470ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  25.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_0 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.763ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_0 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y101.YQ     Tcko                  0.652   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_0
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_0
    SLICE_X84Y102.G3     net (fanout=20)       1.299   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_0
    SLICE_X84Y102.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)46
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)81
    SLICE_X90Y104.F2     net (fanout=3)        0.685   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/N97
    SLICE_X90Y104.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)12
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)12
    SLICE_X86Y104.F2     net (fanout=1)        0.641   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)12
    SLICE_X86Y104.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
    SLICE_X82Y103.G3     net (fanout=1)        0.608   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
    SLICE_X82Y103.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66_SW0
    SLICE_X82Y103.F3     net (fanout=1)        0.023   N5606
    SLICE_X82Y103.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.SR                net (fanout=2)        6.108   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.OTCLK1            Tiosrcko              0.952   etxd(2)
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    -------------------------------------------------  ---------------------------
    Total                                     14.763ns (5.399ns logic, 9.364ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  25.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_0 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.719ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_0 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y117.XQ     Tcko                  0.591   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_0
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_0
    SLICE_X92Y105.F1     net (fanout=18)       2.282   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_0
    SLICE_X92Y105.X      Tilo                  0.759   svga.svga0/r.data_15
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)42
    SLICE_X83Y103.F1     net (fanout=1)        1.696   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)42
    SLICE_X83Y103.X      Tilo                  0.704   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)57
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)57
    SLICE_X82Y103.G4     net (fanout=1)        0.086   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)57
    SLICE_X82Y103.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66_SW0
    SLICE_X82Y103.F3     net (fanout=1)        0.023   N5606
    SLICE_X82Y103.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.SR                net (fanout=2)        6.108   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.OTCLK1            Tiosrcko              0.952   etxd(2)
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    -------------------------------------------------  ---------------------------
    Total                                     14.719ns (4.524ns logic, 10.195ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  25.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.cnt_0 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.697ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.cnt_0 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y93.XQ      Tcko                  0.591   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.cnt_0
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.cnt_0
    SLICE_X80Y102.G4     net (fanout=33)       1.957   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.cnt_0
    SLICE_X80Y102.Y      Tilo                  0.759   kbd.ps20/r.reload_15
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(2)21
    SLICE_X80Y102.F4     net (fanout=16)       0.067   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/N37
    SLICE_X80Y102.X      Tilo                  0.759   kbd.ps20/r.reload_15
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(3)11
    SLICE_X88Y105.F4     net (fanout=2)        1.206   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/N50
    SLICE_X88Y105.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)9
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)9
    SLICE_X78Y102.F2     net (fanout=1)        1.005   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)9
    SLICE_X78Y102.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)70
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)70
    T5.SR                net (fanout=2)        5.883   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)70
    T5.OTCLK1            Tiosrcko              0.952   etxd(3)
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3
    -------------------------------------------------  ---------------------------
    Total                                     14.697ns (4.579ns logic, 10.118ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  25.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_0 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.581ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_0 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y101.YQ     Tcko                  0.652   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_0
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_0
    SLICE_X92Y105.G2     net (fanout=20)       0.981   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_0
    SLICE_X92Y105.Y      Tilo                  0.759   svga.svga0/r.data_15
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)42_SW0
    SLICE_X92Y105.F4     net (fanout=1)        0.343   N6168
    SLICE_X92Y105.X      Tilo                  0.759   svga.svga0/r.data_15
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)42
    SLICE_X83Y103.F1     net (fanout=1)        1.696   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)42
    SLICE_X83Y103.X      Tilo                  0.704   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)57
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)57
    SLICE_X82Y103.G4     net (fanout=1)        0.086   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)57
    SLICE_X82Y103.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66_SW0
    SLICE_X82Y103.F3     net (fanout=1)        0.023   N5606
    SLICE_X82Y103.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.SR                net (fanout=2)        6.108   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.OTCLK1            Tiosrcko              0.952   etxd(2)
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    -------------------------------------------------  ---------------------------
    Total                                     14.581ns (5.344ns logic, 9.237ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  25.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_4 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.527ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_4 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y96.YQ      Tcko                  0.587   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_4
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_4
    SLICE_X84Y102.G2     net (fanout=12)       1.128   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_4
    SLICE_X84Y102.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)46
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)81
    SLICE_X90Y104.F2     net (fanout=3)        0.685   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/N97
    SLICE_X90Y104.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)12
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)12
    SLICE_X86Y104.F2     net (fanout=1)        0.641   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)12
    SLICE_X86Y104.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
    SLICE_X82Y103.G3     net (fanout=1)        0.608   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
    SLICE_X82Y103.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66_SW0
    SLICE_X82Y103.F3     net (fanout=1)        0.023   N5606
    SLICE_X82Y103.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.SR                net (fanout=2)        6.108   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.OTCLK1            Tiosrcko              0.952   etxd(2)
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    -------------------------------------------------  ---------------------------
    Total                                     14.527ns (5.334ns logic, 9.193ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  25.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_2 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.412ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_2 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y78.YQ      Tcko                  0.652   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_2
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_2
    SLICE_X82Y100.G3     net (fanout=50)       2.364   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_2
    SLICE_X82Y100.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(3)46
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)311
    SLICE_X83Y102.G3     net (fanout=4)        0.352   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/N190
    SLICE_X83Y102.Y      Tilo                  0.704   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)26
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)24
    SLICE_X83Y102.F2     net (fanout=1)        0.428   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)24
    SLICE_X83Y102.X      Tilo                  0.704   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)26
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)26
    SLICE_X78Y102.F3     net (fanout=1)        0.855   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)26
    SLICE_X78Y102.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)70
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)70
    T5.SR                net (fanout=2)        5.883   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)70
    T5.OTCLK1            Tiosrcko              0.952   etxd(3)
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3
    -------------------------------------------------  ---------------------------
    Total                                     14.412ns (4.530ns logic, 9.882ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  25.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.cnt_2 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.360ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.cnt_2 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y86.YQ      Tcko                  0.652   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.cnt_2
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.cnt_2
    SLICE_X80Y102.G3     net (fanout=26)       1.559   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.cnt_2
    SLICE_X80Y102.Y      Tilo                  0.759   kbd.ps20/r.reload_15
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(2)21
    SLICE_X80Y102.F4     net (fanout=16)       0.067   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/N37
    SLICE_X80Y102.X      Tilo                  0.759   kbd.ps20/r.reload_15
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(3)11
    SLICE_X88Y105.F4     net (fanout=2)        1.206   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/N50
    SLICE_X88Y105.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)9
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)9
    SLICE_X78Y102.F2     net (fanout=1)        1.005   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)9
    SLICE_X78Y102.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)70
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)70
    T5.SR                net (fanout=2)        5.883   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)70
    T5.OTCLK1            Tiosrcko              0.952   etxd(3)
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3
    -------------------------------------------------  ---------------------------
    Total                                     14.360ns (4.640ns logic, 9.720ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  25.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.303ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y98.YQ      Tcko                  0.587   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1
    SLICE_X84Y102.G4     net (fanout=19)       0.904   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1
    SLICE_X84Y102.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)46
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)81
    SLICE_X90Y104.F2     net (fanout=3)        0.685   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/N97
    SLICE_X90Y104.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)12
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)12
    SLICE_X86Y104.F2     net (fanout=1)        0.641   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)12
    SLICE_X86Y104.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
    SLICE_X82Y103.G3     net (fanout=1)        0.608   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
    SLICE_X82Y103.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66_SW0
    SLICE_X82Y103.F3     net (fanout=1)        0.023   N5606
    SLICE_X82Y103.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.SR                net (fanout=2)        6.108   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.OTCLK1            Tiosrcko              0.952   etxd(2)
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    -------------------------------------------------  ---------------------------
    Total                                     14.303ns (5.334ns logic, 8.969ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  25.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_2 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.245ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_2 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y78.YQ      Tcko                  0.652   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_2
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_2
    SLICE_X82Y100.G3     net (fanout=50)       2.364   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_2
    SLICE_X82Y100.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(3)46
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)311
    SLICE_X83Y103.G3     net (fanout=4)        0.352   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/N190
    SLICE_X83Y103.Y      Tilo                  0.704   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)57
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)46
    SLICE_X83Y103.F4     net (fanout=1)        0.023   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)46
    SLICE_X83Y103.X      Tilo                  0.704   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)57
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)57
    SLICE_X82Y103.G4     net (fanout=1)        0.086   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)57
    SLICE_X82Y103.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66_SW0
    SLICE_X82Y103.F3     net (fanout=1)        0.023   N5606
    SLICE_X82Y103.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.SR                net (fanout=2)        6.108   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.OTCLK1            Tiosrcko              0.952   etxd(2)
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    -------------------------------------------------  ---------------------------
    Total                                     14.245ns (5.289ns logic, 8.956ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  25.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.cnt_1 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.196ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.cnt_1 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y92.XQ      Tcko                  0.592   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.cnt_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.cnt_1
    SLICE_X80Y102.G2     net (fanout=16)       1.455   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.cnt_1
    SLICE_X80Y102.Y      Tilo                  0.759   kbd.ps20/r.reload_15
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(2)21
    SLICE_X80Y102.F4     net (fanout=16)       0.067   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/N37
    SLICE_X80Y102.X      Tilo                  0.759   kbd.ps20/r.reload_15
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(3)11
    SLICE_X88Y105.F4     net (fanout=2)        1.206   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/N50
    SLICE_X88Y105.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)9
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)9
    SLICE_X78Y102.F2     net (fanout=1)        1.005   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)9
    SLICE_X78Y102.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)70
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)70
    T5.SR                net (fanout=2)        5.883   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)70
    T5.OTCLK1            Tiosrcko              0.952   etxd(3)
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3
    -------------------------------------------------  ---------------------------
    Total                                     14.196ns (4.580ns logic, 9.616ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  25.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3_1 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.156ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3_1 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y56.XQ      Tcko                  0.591   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3_1
    SLICE_X83Y102.G1     net (fanout=6)        3.280   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3_1
    SLICE_X83Y102.Y      Tilo                  0.704   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)26
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)24
    SLICE_X83Y102.F2     net (fanout=1)        0.428   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)24
    SLICE_X83Y102.X      Tilo                  0.704   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)26
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)26
    SLICE_X78Y102.F3     net (fanout=1)        0.855   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)26
    SLICE_X78Y102.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)70
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)70
    T5.SR                net (fanout=2)        5.883   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)70
    T5.OTCLK1            Tiosrcko              0.952   etxd(3)
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3
    -------------------------------------------------  ---------------------------
    Total                                     14.156ns (3.710ns logic, 10.446ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  25.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data_30 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.048ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data_30 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y104.YQ     Tcko                  0.587   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data_30
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data_30
    SLICE_X92Y105.G1     net (fanout=2)        0.513   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data_30
    SLICE_X92Y105.Y      Tilo                  0.759   svga.svga0/r.data_15
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)42_SW0
    SLICE_X92Y105.F4     net (fanout=1)        0.343   N6168
    SLICE_X92Y105.X      Tilo                  0.759   svga.svga0/r.data_15
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)42
    SLICE_X83Y103.F1     net (fanout=1)        1.696   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)42
    SLICE_X83Y103.X      Tilo                  0.704   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)57
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)57
    SLICE_X82Y103.G4     net (fanout=1)        0.086   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)57
    SLICE_X82Y103.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66_SW0
    SLICE_X82Y103.F3     net (fanout=1)        0.023   N5606
    SLICE_X82Y103.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.SR                net (fanout=2)        6.108   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.OTCLK1            Tiosrcko              0.952   etxd(2)
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    -------------------------------------------------  ---------------------------
    Total                                     14.048ns (5.279ns logic, 8.769ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  26.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_4 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.977ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_4 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y96.YQ      Tcko                  0.587   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_4
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_4
    SLICE_X90Y104.G3     net (fanout=12)       1.204   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_4
    SLICE_X90Y104.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)12
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)91
    SLICE_X90Y104.F4     net (fanout=3)        0.059   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/N98
    SLICE_X90Y104.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)12
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)12
    SLICE_X86Y104.F2     net (fanout=1)        0.641   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)12
    SLICE_X86Y104.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
    SLICE_X82Y103.G3     net (fanout=1)        0.608   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
    SLICE_X82Y103.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66_SW0
    SLICE_X82Y103.F3     net (fanout=1)        0.023   N5606
    SLICE_X82Y103.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.SR                net (fanout=2)        6.108   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.OTCLK1            Tiosrcko              0.952   etxd(2)
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    -------------------------------------------------  ---------------------------
    Total                                     13.977ns (5.334ns logic, 8.643ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  26.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.963ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y98.YQ      Tcko                  0.587   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1
    SLICE_X89Y105.G4     net (fanout=19)       1.436   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1
    SLICE_X89Y105.Y      Tilo                  0.704   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(3)17
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)41
    SLICE_X86Y104.G1     net (fanout=3)        0.486   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/N85
    SLICE_X86Y104.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)17
    SLICE_X86Y104.F4     net (fanout=1)        0.023   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)17
    SLICE_X86Y104.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
    SLICE_X82Y103.G3     net (fanout=1)        0.608   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
    SLICE_X82Y103.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66_SW0
    SLICE_X82Y103.F3     net (fanout=1)        0.023   N5606
    SLICE_X82Y103.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.SR                net (fanout=2)        6.108   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.OTCLK1            Tiosrcko              0.952   etxd(2)
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    -------------------------------------------------  ---------------------------
    Total                                     13.963ns (5.279ns logic, 8.684ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  26.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.cnt_3 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.902ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.cnt_3 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y94.XQ      Tcko                  0.591   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.cnt_3
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.cnt_3
    SLICE_X80Y102.G1     net (fanout=4)        1.162   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.cnt_3
    SLICE_X80Y102.Y      Tilo                  0.759   kbd.ps20/r.reload_15
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(2)21
    SLICE_X80Y102.F4     net (fanout=16)       0.067   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/N37
    SLICE_X80Y102.X      Tilo                  0.759   kbd.ps20/r.reload_15
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(3)11
    SLICE_X88Y105.F4     net (fanout=2)        1.206   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/N50
    SLICE_X88Y105.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)9
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)9
    SLICE_X78Y102.F2     net (fanout=1)        1.005   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)9
    SLICE_X78Y102.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)70
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)70
    T5.SR                net (fanout=2)        5.883   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)70
    T5.OTCLK1            Tiosrcko              0.952   etxd(3)
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3
    -------------------------------------------------  ---------------------------
    Total                                     13.902ns (4.579ns logic, 9.323ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  26.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.834ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y98.YQ      Tcko                  0.587   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1
    SLICE_X86Y103.F1     net (fanout=19)       1.200   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1
    SLICE_X86Y103.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.ifg_cycls_2
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)101
    SLICE_X86Y104.G2     net (fanout=3)        0.538   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/N99
    SLICE_X86Y104.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)17
    SLICE_X86Y104.F4     net (fanout=1)        0.023   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)17
    SLICE_X86Y104.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
    SLICE_X82Y103.G3     net (fanout=1)        0.608   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
    SLICE_X82Y103.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66_SW0
    SLICE_X82Y103.F3     net (fanout=1)        0.023   N5606
    SLICE_X82Y103.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.SR                net (fanout=2)        6.108   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.OTCLK1            Tiosrcko              0.952   etxd(2)
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    -------------------------------------------------  ---------------------------
    Total                                     13.834ns (5.334ns logic, 8.500ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  26.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_3 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.825ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_3 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y98.YQ      Tcko                  0.652   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.def_state_2
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_3
    SLICE_X89Y105.G3     net (fanout=30)       1.233   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state_3
    SLICE_X89Y105.Y      Tilo                  0.704   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(3)17
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)41
    SLICE_X86Y104.G1     net (fanout=3)        0.486   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/N85
    SLICE_X86Y104.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)17
    SLICE_X86Y104.F4     net (fanout=1)        0.023   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)17
    SLICE_X86Y104.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
    SLICE_X82Y103.G3     net (fanout=1)        0.608   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
    SLICE_X82Y103.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66_SW0
    SLICE_X82Y103.F3     net (fanout=1)        0.023   N5606
    SLICE_X82Y103.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.SR                net (fanout=2)        6.108   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.OTCLK1            Tiosrcko              0.952   etxd(2)
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    -------------------------------------------------  ---------------------------
    Total                                     13.825ns (5.344ns logic, 8.481ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  26.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_0 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.794ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_0 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y101.YQ     Tcko                  0.652   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_0
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_0
    SLICE_X90Y104.G1     net (fanout=20)       0.956   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_0
    SLICE_X90Y104.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)12
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)91
    SLICE_X90Y104.F4     net (fanout=3)        0.059   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/N98
    SLICE_X90Y104.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)12
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)12
    SLICE_X86Y104.F2     net (fanout=1)        0.641   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)12
    SLICE_X86Y104.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
    SLICE_X82Y103.G3     net (fanout=1)        0.608   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
    SLICE_X82Y103.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66_SW0
    SLICE_X82Y103.F3     net (fanout=1)        0.023   N5606
    SLICE_X82Y103.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.SR                net (fanout=2)        6.108   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.OTCLK1            Tiosrcko              0.952   etxd(2)
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    -------------------------------------------------  ---------------------------
    Total                                     13.794ns (5.399ns logic, 8.395ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  26.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.786ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y98.YQ      Tcko                  0.587   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1
    SLICE_X90Y105.G3     net (fanout=19)       2.244   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_1
    SLICE_X90Y105.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)51
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)61
    SLICE_X90Y105.F1     net (fanout=1)        0.396   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/N189
    SLICE_X90Y105.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)51
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)511
    SLICE_X78Y102.G3     net (fanout=1)        0.665   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)51
    SLICE_X78Y102.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)70
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)62
    SLICE_X78Y102.F4     net (fanout=1)        0.023   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)62
    SLICE_X78Y102.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)70
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)70
    T5.SR                net (fanout=2)        5.883   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)70
    T5.OTCLK1            Tiosrcko              0.952   etxd(3)
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3
    -------------------------------------------------  ---------------------------
    Total                                     13.786ns (4.575ns logic, 9.211ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  26.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_0 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.729ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_0 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y101.YQ     Tcko                  0.652   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_0
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_0
    SLICE_X86Y97.F1      net (fanout=20)       1.278   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_0
    SLICE_X86Y97.X       Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/N90
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)51
    SLICE_X84Y102.F3     net (fanout=3)        0.938   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/N90
    SLICE_X84Y102.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)46
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)46
    SLICE_X78Y102.G4     net (fanout=1)        0.967   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)46
    SLICE_X78Y102.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)70
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)62
    SLICE_X78Y102.F4     net (fanout=1)        0.023   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)62
    SLICE_X78Y102.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)70
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)70
    T5.SR                net (fanout=2)        5.883   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)70
    T5.OTCLK1            Tiosrcko              0.952   etxd(3)
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3
    -------------------------------------------------  ---------------------------
    Total                                     13.729ns (4.640ns logic, 9.089ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  26.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_0 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.713ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_0 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y101.YQ     Tcko                  0.652   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_0
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_0
    SLICE_X86Y103.F4     net (fanout=20)       1.014   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt_0
    SLICE_X86Y103.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.ifg_cycls_2
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(0)101
    SLICE_X86Y104.G2     net (fanout=3)        0.538   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/N99
    SLICE_X86Y104.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)17
    SLICE_X86Y104.F4     net (fanout=1)        0.023   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)17
    SLICE_X86Y104.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
    SLICE_X82Y103.G3     net (fanout=1)        0.608   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)18
    SLICE_X82Y103.Y      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66_SW0
    SLICE_X82Y103.F3     net (fanout=1)        0.023   N5606
    SLICE_X82Y103.X      Tilo                  0.759   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.SR                net (fanout=2)        6.108   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_mux0000(1)66
    R5.OTCLK1            Tiosrcko              0.952   etxd(2)
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    -------------------------------------------------  ---------------------------
    Total                                     13.713ns (5.399ns logic, 8.314ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "ethi_tx_clk1" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.retry_cnt_3/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.retry_cnt_3/CK
  Location pin: SLICE_X72Y134.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.retry_cnt_3/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.retry_cnt_3/CK
  Location pin: SLICE_X72Y134.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.retry_cnt_3/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.retry_cnt_3/CK
  Location pin: SLICE_X72Y134.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_11/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_11/CK
  Location pin: SLICE_X74Y59.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_11/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_11/CK
  Location pin: SLICE_X74Y59.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_11/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_11/CK
  Location pin: SLICE_X74Y59.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_12/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_12/CK
  Location pin: SLICE_X70Y50.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_12/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_12/CK
  Location pin: SLICE_X70Y50.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_12/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_12/CK
  Location pin: SLICE_X70Y50.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_2/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_2/CK
  Location pin: SLICE_X76Y51.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_2/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_2/CK
  Location pin: SLICE_X76Y51.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_2/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_2/CK
  Location pin: SLICE_X76Y51.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_4/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_4/CK
  Location pin: SLICE_X72Y50.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_4/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_4/CK
  Location pin: SLICE_X72Y50.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_4/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_4/CK
  Location pin: SLICE_X72Y50.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_6/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_6/CK
  Location pin: SLICE_X76Y50.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_6/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_6/CK
  Location pin: SLICE_X76Y50.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_6/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc_6/CK
  Location pin: SLICE_X76Y50.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.start_1/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.start_1/CK
  Location pin: SLICE_X84Y111.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.start_1/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.start_1/CK
  Location pin: SLICE_X84Y111.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.start_1/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.start_1/CK
  Location pin: SLICE_X84Y111.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.retry_cnt_1/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.retry_cnt_1/CK
  Location pin: SLICE_X74Y134.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.retry_cnt_1/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.retry_cnt_1/CK
  Location pin: SLICE_X74Y134.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.retry_cnt_1/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.retry_cnt_1/CK
  Location pin: SLICE_X74Y134.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.ifg_cycls_0/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.ifg_cycls_0/CK
  Location pin: SLICE_X86Y100.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddrclkfbl" 
MAXDELAY = 1.66         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.721ns.
--------------------------------------------------------------------------------
Slack:                  0.939ns ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddrclkfbl
Report:    0.721ns delay meets   1.660ns timing constraint by 0.939ns
From                              To                                Delay(ns)
B9.I                              DCM_X1Y3.CLKIN                        0.721  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(15)" 
MAXDELAY = 1.9         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.208ns.
--------------------------------------------------------------------------------
Slack:                  0.692ns ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(15)
Report:    1.208ns delay meets   1.900ns timing constraint by 0.692ns
From                              To                                Delay(ns)
H5.IQ1                            SLICE_X0Y106.BY                       1.208  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(14)" 
MAXDELAY = 1.9         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.157ns.
--------------------------------------------------------------------------------
Slack:                  0.743ns ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(14)
Report:    1.157ns delay meets   1.900ns timing constraint by 0.743ns
From                              To                                Delay(ns)
H6.IQ1                            SLICE_X2Y92.BY                        1.157  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(13)" 
MAXDELAY = 1.9         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.521ns.
--------------------------------------------------------------------------------
Slack:                  0.379ns ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(13)
Report:    1.521ns delay meets   1.900ns timing constraint by 0.379ns
From                              To                                Delay(ns)
G5.IQ1                            SLICE_X3Y112.BY                       1.521  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(12)" 
MAXDELAY = 1.9         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.460ns.
--------------------------------------------------------------------------------
Slack:                  0.440ns ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(12)
Report:    1.460ns delay meets   1.900ns timing constraint by 0.440ns
From                              To                                Delay(ns)
G6.IQ1                            SLICE_X1Y118.BY                       1.460  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(11)" 
MAXDELAY = 1.9         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.533ns.
--------------------------------------------------------------------------------
Slack:                  0.367ns ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(11)
Report:    1.533ns delay meets   1.900ns timing constraint by 0.367ns
From                              To                                Delay(ns)
F2.IQ1                            SLICE_X3Y100.BY                       1.533  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(10)" 
MAXDELAY = 1.9         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.166ns.
--------------------------------------------------------------------------------
Slack:                  0.734ns ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(10)
Report:    1.166ns delay meets   1.900ns timing constraint by 0.734ns
From                              To                                Delay(ns)
F1.IQ1                            SLICE_X2Y107.BY                       1.166  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(9)" 
MAXDELAY = 1.9 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.826ns.
--------------------------------------------------------------------------------
Slack:                  0.074ns ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(9)
Report:    1.826ns delay meets   1.900ns timing constraint by 0.074ns
From                              To                                Delay(ns)
E1.IQ1                            SLICE_X2Y106.BY                       1.826  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(8)" 
MAXDELAY = 1.9 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.886ns.
--------------------------------------------------------------------------------
Slack:                  0.014ns ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(8)
Report:    1.886ns delay meets   1.900ns timing constraint by 0.014ns
From                              To                                Delay(ns)
E2.IQ1                            SLICE_X3Y107.BY                       1.886  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(7)" 
MAXDELAY = 1.9 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.758ns.
--------------------------------------------------------------------------------
Slack:                  0.142ns ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(7)
Report:    1.758ns delay meets   1.900ns timing constraint by 0.142ns
From                              To                                Delay(ns)
M6.IQ1                            SLICE_X2Y72.BY                        1.758  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(6)" 
MAXDELAY = 1.9 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   2.045ns.
--------------------------------------------------------------------------------
Slack:                  -0.145ns ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(6)
Error:      2.045ns delay exceeds   1.900ns timing constraint by 0.145ns
From                              To                                Delay(ns)
M5.IQ1                            SLICE_X2Y84.BY                        2.045  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(5)" 
MAXDELAY = 1.9 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   2.074ns.
--------------------------------------------------------------------------------
Slack:                  -0.174ns ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(5)
Error:      2.074ns delay exceeds   1.900ns timing constraint by 0.174ns
From                              To                                Delay(ns)
M4.IQ1                            SLICE_X3Y86.BY                        2.074  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(4)" 
MAXDELAY = 1.9 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   2.103ns.
--------------------------------------------------------------------------------
Slack:                  -0.203ns ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(4)
Error:      2.103ns delay exceeds   1.900ns timing constraint by 0.203ns
From                              To                                Delay(ns)
M3.IQ1                            SLICE_X2Y85.BY                        2.103  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(3)" 
MAXDELAY = 1.9 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.548ns.
--------------------------------------------------------------------------------
Slack:                  0.352ns ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(3)
Report:    1.548ns delay meets   1.900ns timing constraint by 0.352ns
From                              To                                Delay(ns)
L4.IQ1                            SLICE_X0Y76.BY                        1.548  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(2)" 
MAXDELAY = 1.9 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.657ns.
--------------------------------------------------------------------------------
Slack:                  0.243ns ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(2)
Report:    1.657ns delay meets   1.900ns timing constraint by 0.243ns
From                              To                                Delay(ns)
L3.IQ1                            SLICE_X0Y87.BY                        1.657  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(1)" 
MAXDELAY = 1.9 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.401ns.
--------------------------------------------------------------------------------
Slack:                  0.499ns ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(1)
Report:    1.401ns delay meets   1.900ns timing constraint by 0.499ns
From                              To                                Delay(ns)
L1.IQ1                            SLICE_X0Y74.BY                        1.401  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(0)" 
MAXDELAY = 1.9 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.671ns.
--------------------------------------------------------------------------------
Slack:                  0.229ns ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(0)
Report:    1.671ns delay meets   1.900ns timing constraint by 0.229ns
From                              To                                Delay(ns)
L2.IQ1                            SLICE_X0Y76.BX                        1.671  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(9)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.826ns.
--------------------------------------------------------------------------------
Slack:                  1.274ns ddrsp0.ddrc/ddr16.ddrc/rwdata(9)
Report:    0.826ns delay meets   2.100ns timing constraint by 1.274ns
From                              To                                Delay(ns)
SLICE_X3Y112.X                    RAMB16_X0Y12.DIA9                     0.826  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(8)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  1.295ns ddrsp0.ddrc/ddr16.ddrc/rwdata(8)
Report:    0.805ns delay meets   2.100ns timing constraint by 1.295ns
From                              To                                Delay(ns)
SLICE_X2Y113.Y                    RAMB16_X0Y12.DIA8                     0.805  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(7)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.510ns.
--------------------------------------------------------------------------------
Slack:                  0.590ns ddrsp0.ddrc/ddr16.ddrc/rwdata(7)
Report:    1.510ns delay meets   2.100ns timing constraint by 0.590ns
From                              To                                Delay(ns)
SLICE_X2Y71.Y                     RAMB16_X0Y12.DIA7                     1.510  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(5)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.382ns.
--------------------------------------------------------------------------------
Slack:                  0.718ns ddrsp0.ddrc/ddr16.ddrc/rwdata(5)
Report:    1.382ns delay meets   2.100ns timing constraint by 0.718ns
From                              To                                Delay(ns)
SLICE_X2Y73.Y                     RAMB16_X0Y12.DIA5                     1.382  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(31)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.301ns.
--------------------------------------------------------------------------------
Slack:                  1.799ns ddrsp0.ddrc/ddr16.ddrc/rwdata(31)
Report:    0.301ns delay meets   2.100ns timing constraint by 1.799ns
From                              To                                Delay(ns)
SLICE_X3Y106.X                    RAMB16_X0Y12.DIA31                    0.301  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(29)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.301ns.
--------------------------------------------------------------------------------
Slack:                  1.799ns ddrsp0.ddrc/ddr16.ddrc/rwdata(29)
Report:    0.301ns delay meets   2.100ns timing constraint by 1.799ns
From                              To                                Delay(ns)
SLICE_X3Y104.Y                    RAMB16_X0Y12.DIA29                    0.301  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(28)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.786ns.
--------------------------------------------------------------------------------
Slack:                  1.314ns ddrsp0.ddrc/ddr16.ddrc/rwdata(28)
Report:    0.786ns delay meets   2.100ns timing constraint by 1.314ns
From                              To                                Delay(ns)
SLICE_X2Y118.X                    RAMB16_X0Y12.DIA28                    0.786  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(27)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.580ns.
--------------------------------------------------------------------------------
Slack:                  1.520ns ddrsp0.ddrc/ddr16.ddrc/rwdata(27)
Report:    0.580ns delay meets   2.100ns timing constraint by 1.520ns
From                              To                                Delay(ns)
SLICE_X2Y111.X                    RAMB16_X0Y12.DIA27                    0.580  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(26)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.555ns.
--------------------------------------------------------------------------------
Slack:                  1.545ns ddrsp0.ddrc/ddr16.ddrc/rwdata(26)
Report:    0.555ns delay meets   2.100ns timing constraint by 1.545ns
From                              To                                Delay(ns)
SLICE_X2Y101.Y                    RAMB16_X0Y12.DIA26                    0.555  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(25)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.683ns.
--------------------------------------------------------------------------------
Slack:                  1.417ns ddrsp0.ddrc/ddr16.ddrc/rwdata(25)
Report:    0.683ns delay meets   2.100ns timing constraint by 1.417ns
From                              To                                Delay(ns)
SLICE_X2Y101.X                    RAMB16_X0Y12.DIA25                    0.683  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(22)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.036ns.
--------------------------------------------------------------------------------
Slack:                  1.064ns ddrsp0.ddrc/ddr16.ddrc/rwdata(22)
Report:    1.036ns delay meets   2.100ns timing constraint by 1.064ns
From                              To                                Delay(ns)
SLICE_X3Y87.X                     RAMB16_X0Y12.DIA22                    1.036  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(20)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.331ns.
--------------------------------------------------------------------------------
Slack:                  0.769ns ddrsp0.ddrc/ddr16.ddrc/rwdata(20)
Report:    1.331ns delay meets   2.100ns timing constraint by 0.769ns
From                              To                                Delay(ns)
SLICE_X2Y86.X                     RAMB16_X0Y12.DIA20                    1.331  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(2)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.426ns.
--------------------------------------------------------------------------------
Slack:                  0.674ns ddrsp0.ddrc/ddr16.ddrc/rwdata(2)
Report:    1.426ns delay meets   2.100ns timing constraint by 0.674ns
From                              To                                Delay(ns)
SLICE_X0Y76.X                     RAMB16_X0Y12.DIA2                     1.426  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(18)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.036ns.
--------------------------------------------------------------------------------
Slack:                  1.064ns ddrsp0.ddrc/ddr16.ddrc/rwdata(18)
Report:    1.036ns delay meets   2.100ns timing constraint by 1.064ns
From                              To                                Delay(ns)
SLICE_X3Y85.X                     RAMB16_X0Y12.DIA18                    1.036  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(17)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.555ns.
--------------------------------------------------------------------------------
Slack:                  1.545ns ddrsp0.ddrc/ddr16.ddrc/rwdata(17)
Report:    0.555ns delay meets   2.100ns timing constraint by 1.545ns
From                              To                                Delay(ns)
SLICE_X3Y97.X                     RAMB16_X0Y12.DIA17                    0.555  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(16)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.936ns.
--------------------------------------------------------------------------------
Slack:                  1.164ns ddrsp0.ddrc/ddr16.ddrc/rwdata(16)
Report:    0.936ns delay meets   2.100ns timing constraint by 1.164ns
From                              To                                Delay(ns)
SLICE_X2Y87.X                     RAMB16_X0Y12.DIA16                    0.936  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(15)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.918ns.
--------------------------------------------------------------------------------
Slack:                  1.182ns ddrsp0.ddrc/ddr16.ddrc/rwdata(15)
Report:    0.918ns delay meets   2.100ns timing constraint by 1.182ns
From                              To                                Delay(ns)
SLICE_X1Y93.Y                     RAMB16_X0Y12.DIA15                    0.918  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(11)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.461ns.
--------------------------------------------------------------------------------
Slack:                  1.639ns ddrsp0.ddrc/ddr16.ddrc/rwdata(11)
Report:    0.461ns delay meets   2.100ns timing constraint by 1.639ns
From                              To                                Delay(ns)
SLICE_X3Y102.Y                    RAMB16_X0Y12.DIA11                    0.461  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(10)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.555ns.
--------------------------------------------------------------------------------
Slack:                  1.545ns ddrsp0.ddrc/ddr16.ddrc/rwdata(10)
Report:    0.555ns delay meets   2.100ns timing constraint by 1.545ns
From                              To                                Delay(ns)
SLICE_X2Y100.X                    RAMB16_X0Y12.DIA10                    0.555  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(0)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.143ns.
--------------------------------------------------------------------------------
Slack:                  0.957ns ddrsp0.ddrc/ddr16.ddrc/rwdata(0)
Report:    1.143ns delay meets   2.100ns timing constraint by 0.957ns
From                              To                                Delay(ns)
SLICE_X2Y80.X                     RAMB16_X0Y12.DIA0                     1.143  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(30)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.048ns.
--------------------------------------------------------------------------------
Slack:                  1.052ns ddrsp0.ddrc/ddr16.ddrc/rwdata(30)
Report:    1.048ns delay meets   2.100ns timing constraint by 1.052ns
From                              To                                Delay(ns)
SLICE_X3Y92.X                     RAMB16_X0Y12.DIA30                    1.048  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(14)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.924ns.
--------------------------------------------------------------------------------
Slack:                  1.176ns ddrsp0.ddrc/ddr16.ddrc/rwdata(14)
Report:    0.924ns delay meets   2.100ns timing constraint by 1.176ns
From                              To                                Delay(ns)
SLICE_X2Y92.X                     RAMB16_X0Y12.DIA14                    0.924  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(13)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.807ns.
--------------------------------------------------------------------------------
Slack:                  1.293ns ddrsp0.ddrc/ddr16.ddrc/rwdata(13)
Report:    0.807ns delay meets   2.100ns timing constraint by 1.293ns
From                              To                                Delay(ns)
SLICE_X3Y96.X                     RAMB16_X0Y12.DIA13                    0.807  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(12)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.795ns.
--------------------------------------------------------------------------------
Slack:                  1.305ns ddrsp0.ddrc/ddr16.ddrc/rwdata(12)
Report:    0.795ns delay meets   2.100ns timing constraint by 1.305ns
From                              To                                Delay(ns)
SLICE_X1Y99.X                     RAMB16_X0Y12.DIA12                    0.795  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(6)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.766ns.
--------------------------------------------------------------------------------
Slack:                  0.334ns ddrsp0.ddrc/ddr16.ddrc/rwdata(6)
Report:    1.766ns delay meets   2.100ns timing constraint by 0.334ns
From                              To                                Delay(ns)
SLICE_X1Y69.X                     RAMB16_X0Y12.DIA6                     1.766  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(4)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.276ns.
--------------------------------------------------------------------------------
Slack:                  0.824ns ddrsp0.ddrc/ddr16.ddrc/rwdata(4)
Report:    1.276ns delay meets   2.100ns timing constraint by 0.824ns
From                              To                                Delay(ns)
SLICE_X2Y74.X                     RAMB16_X0Y12.DIA4                     1.276  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(3)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.991ns.
--------------------------------------------------------------------------------
Slack:                  1.109ns ddrsp0.ddrc/ddr16.ddrc/rwdata(3)
Report:    0.991ns delay meets   2.100ns timing constraint by 1.109ns
From                              To                                Delay(ns)
SLICE_X1Y77.X                     RAMB16_X0Y12.DIA3                     0.991  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(24)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.578ns.
--------------------------------------------------------------------------------
Slack:                  1.522ns ddrsp0.ddrc/ddr16.ddrc/rwdata(24)
Report:    0.578ns delay meets   2.100ns timing constraint by 1.522ns
From                              To                                Delay(ns)
SLICE_X3Y100.X                    RAMB16_X0Y12.DIA24                    0.578  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(23)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.168ns.
--------------------------------------------------------------------------------
Slack:                  0.932ns ddrsp0.ddrc/ddr16.ddrc/rwdata(23)
Report:    1.168ns delay meets   2.100ns timing constraint by 0.932ns
From                              To                                Delay(ns)
SLICE_X2Y83.X                     RAMB16_X0Y12.DIA23                    1.168  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(21)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.913ns.
--------------------------------------------------------------------------------
Slack:                  1.187ns ddrsp0.ddrc/ddr16.ddrc/rwdata(21)
Report:    0.913ns delay meets   2.100ns timing constraint by 1.187ns
From                              To                                Delay(ns)
SLICE_X2Y89.X                     RAMB16_X0Y12.DIA21                    0.913  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(19)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.019ns.
--------------------------------------------------------------------------------
Slack:                  1.081ns ddrsp0.ddrc/ddr16.ddrc/rwdata(19)
Report:    1.019ns delay meets   2.100ns timing constraint by 1.081ns
From                              To                                Delay(ns)
SLICE_X3Y84.X                     RAMB16_X0Y12.DIA19                    1.019  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ddrsp0.ddrc/ddr16.ddrc/rwdata(1)" MAXDELAY = 2.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.177ns.
--------------------------------------------------------------------------------
Slack:                  0.923ns ddrsp0.ddrc/ddr16.ddrc/rwdata(1)
Report:    1.177ns delay meets   2.100ns timing constraint by 0.923ns
From                              To                                Delay(ns)
SLICE_X1Y78.X                     RAMB16_X0Y12.DIA1                     1.177  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkm_clkml_path" TIG;

 776 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  13.113ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/wengen (FF)
  Data Path Delay:      13.113ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 50.000ns
  Destination Clock:    clkml rising at 52.777ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst0/rstoutl to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/wengen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y80.YQ      Tcko                  0.652   rst0/rstoutl
                                                       rst0/rstoutl
    SLICE_X3Y115.G3      net (fanout=556)      5.854   rst0/rstoutl
    SLICE_X3Y115.Y       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.istate_6
                                                       ddrsp0.ddrc/ddr16.ddrc/ddr_rst1
    SLICE_X0Y104.F1      net (fanout=44)       1.172   ddrsp0.ddrc/ddr16.ddrc/r_istate_mux0000(0)121
    SLICE_X0Y104.X       Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/ri_sdwen34
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_sdwen34
    SLICE_X3Y129.F2      net (fanout=2)        1.426   ddrsp0.ddrc/ddr16.ddrc/ri_sdwen34
    SLICE_X3Y129.X       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.sdwen
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_sdwen119
    D1.O1                net (fanout=1)        1.158   ddrsp0.ddrc/sdo_sdwen
    D1.OTCLK1            Tioock                0.684   ddr_web
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/wengen
    -------------------------------------------------  ---------------------------
    Total                                     13.113ns (3.503ns logic, 9.610ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Delay:                  12.993ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/casgen (FF)
  Data Path Delay:      12.993ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 50.000ns
  Destination Clock:    clkml rising at 52.777ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst0/rstoutl to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/casgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y80.YQ      Tcko                  0.652   rst0/rstoutl
                                                       rst0/rstoutl
    SLICE_X3Y115.G3      net (fanout=556)      5.854   rst0/rstoutl
    SLICE_X3Y115.Y       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.istate_6
                                                       ddrsp0.ddrc/ddr16.ddrc/ddr_rst1
    SLICE_X3Y117.G4      net (fanout=44)       0.411   ddrsp0.ddrc/ddr16.ddrc/r_istate_mux0000(0)121
    SLICE_X3Y117.X       Tif5x                 1.025   ddrsp0.ddrc/ddr16.ddrc/ri_casn10
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_casn102
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_casn10_f5
    SLICE_X3Y134.F2      net (fanout=2)        1.553   ddrsp0.ddrc/ddr16.ddrc/ri_casn10
    SLICE_X3Y134.X       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.cfg.refresh_11
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_casn114
    C2.O1                net (fanout=1)        1.406   ddrsp0.ddrc/sdo_casn
    C2.OTCLK1            Tioock                0.684   ddr_casb
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/casgen
    -------------------------------------------------  ---------------------------
    Total                                     12.993ns (3.769ns logic, 9.224ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Delay:                  12.990ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/casgen (FF)
  Data Path Delay:      12.990ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 50.000ns
  Destination Clock:    clkml rising at 52.777ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst0/rstoutl to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/casgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y80.YQ      Tcko                  0.652   rst0/rstoutl
                                                       rst0/rstoutl
    SLICE_X3Y115.G3      net (fanout=556)      5.854   rst0/rstoutl
    SLICE_X3Y115.Y       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.istate_6
                                                       ddrsp0.ddrc/ddr16.ddrc/ddr_rst1
    SLICE_X3Y117.F4      net (fanout=44)       0.408   ddrsp0.ddrc/ddr16.ddrc/r_istate_mux0000(0)121
    SLICE_X3Y117.X       Tif5x                 1.025   ddrsp0.ddrc/ddr16.ddrc/ri_casn10
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_casn101
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_casn10_f5
    SLICE_X3Y134.F2      net (fanout=2)        1.553   ddrsp0.ddrc/ddr16.ddrc/ri_casn10
    SLICE_X3Y134.X       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.cfg.refresh_11
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_casn114
    C2.O1                net (fanout=1)        1.406   ddrsp0.ddrc/sdo_casn
    C2.OTCLK1            Tioock                0.684   ddr_casb
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/casgen
    -------------------------------------------------  ---------------------------
    Total                                     12.990ns (3.769ns logic, 9.221ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Delay:                  12.076ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_2 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[1].da0 (FF)
  Data Path Delay:      12.076ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 50.000ns
  Destination Clock:    clkml rising at 52.777ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_2 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[1].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y104.YQ     Tcko                  0.652   ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_2
                                                       ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_2
    SLICE_X0Y78.G4       net (fanout=20)       3.604   ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_2
    SLICE_X0Y78.Y        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/N44
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001134
    SLICE_X0Y78.F4       net (fanout=1)        0.023   ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001134
    SLICE_X0Y78.X        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/N44
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001136
    SLICE_X1Y73.G4       net (fanout=3)        0.641   ddrsp0.ddrc/ddr16.ddrc/N44
    SLICE_X1Y73.Y        Tilo                  0.704   leon3gen.cpu[0].u0/p0/iu0/data0_mux0000(19)5
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000327
    SLICE_X1Y57.G1       net (fanout=1)        1.107   ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000327
    SLICE_X1Y57.Y        Tilo                  0.704   ddrsp0.ddrc/sdo_address(3)
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000330
    SLICE_X1Y57.F4       net (fanout=2)        0.049   ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000330
    SLICE_X1Y57.X        Tilo                  0.704   ddrsp0.ddrc/sdo_address(3)
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000347
    R3.O1                net (fanout=1)        1.686   ddrsp0.ddrc/sdo_address(3)
    R3.OTCLK1            Tioock                0.684   ddr_ad(1)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[1].da0
    -------------------------------------------------  ---------------------------
    Total                                     12.076ns (4.966ns logic, 7.110ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Delay:                  12.060ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_2 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[2].da0 (FF)
  Data Path Delay:      12.060ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 50.000ns
  Destination Clock:    clkml rising at 52.777ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_2 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[2].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y104.YQ     Tcko                  0.652   ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_2
                                                       ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_2
    SLICE_X0Y78.G4       net (fanout=20)       3.604   ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_2
    SLICE_X0Y78.Y        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/N44
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001134
    SLICE_X0Y78.F4       net (fanout=1)        0.023   ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001134
    SLICE_X0Y78.X        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/N44
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001136
    SLICE_X0Y66.F2       net (fanout=3)        1.294   ddrsp0.ddrc/ddr16.ddrc/N44
    SLICE_X0Y66.X        Tif5x                 1.152   ddrsp0.ddrc/ddr16.ddrc/v0_address_4_mux000331
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_4_mux0003311
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_4_mux000331_f5
    SLICE_X1Y42.F2       net (fanout=2)        1.096   ddrsp0.ddrc/ddr16.ddrc/v0_address_4_mux000331
    SLICE_X1Y42.X        Tilo                  0.704   ddrsp0.ddrc/sdo_address(4)
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_4_mux000347
    R2.O1                net (fanout=1)        1.333   ddrsp0.ddrc/sdo_address(4)
    R2.OTCLK1            Tioock                0.684   ddr_ad(2)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[2].da0
    -------------------------------------------------  ---------------------------
    Total                                     12.060ns (4.710ns logic, 7.350ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Delay:                  12.049ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/r.sdwen (FF)
  Data Path Delay:      12.049ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 50.000ns
  Destination Clock:    clkml rising at 52.777ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst0/rstoutl to ddrsp0.ddrc/ddr16.ddrc/r.sdwen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y80.YQ      Tcko                  0.652   rst0/rstoutl
                                                       rst0/rstoutl
    SLICE_X3Y115.G3      net (fanout=556)      5.854   rst0/rstoutl
    SLICE_X3Y115.Y       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.istate_6
                                                       ddrsp0.ddrc/ddr16.ddrc/ddr_rst1
    SLICE_X0Y104.F1      net (fanout=44)       1.172   ddrsp0.ddrc/ddr16.ddrc/r_istate_mux0000(0)121
    SLICE_X0Y104.X       Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/ri_sdwen34
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_sdwen34
    SLICE_X3Y129.SR      net (fanout=2)        1.998   ddrsp0.ddrc/ddr16.ddrc/ri_sdwen34
    SLICE_X3Y129.CLK     Tsrck                 0.910   ddrsp0.ddrc/ddr16.ddrc/r.sdwen
                                                       ddrsp0.ddrc/ddr16.ddrc/r.sdwen
    -------------------------------------------------  ---------------------------
    Total                                     12.049ns (3.025ns logic, 9.024ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Delay:                  11.690ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/r.rasn (FF)
  Data Path Delay:      11.690ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 50.000ns
  Destination Clock:    clkml rising at 52.777ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst0/rstoutl to ddrsp0.ddrc/ddr16.ddrc/r.rasn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y80.YQ      Tcko                  0.652   rst0/rstoutl
                                                       rst0/rstoutl
    SLICE_X3Y115.G3      net (fanout=556)      5.854   rst0/rstoutl
    SLICE_X3Y115.Y       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.istate_6
                                                       ddrsp0.ddrc/ddr16.ddrc/ddr_rst1
    SLICE_X3Y102.F4      net (fanout=44)       0.788   ddrsp0.ddrc/ddr16.ddrc/r_istate_mux0000(0)121
    SLICE_X3Y102.X       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/ri_rasn14
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_rasn14
    SLICE_X3Y127.SR      net (fanout=1)        2.078   ddrsp0.ddrc/ddr16.ddrc/ri_rasn14
    SLICE_X3Y127.CLK     Tsrck                 0.910   ddrsp0.ddrc/ddr16.ddrc/r.rasn
                                                       ddrsp0.ddrc/ddr16.ddrc/r.rasn
    -------------------------------------------------  ---------------------------
    Total                                     11.690ns (2.970ns logic, 8.720ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Delay:                  11.682ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_4 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[1].da0 (FF)
  Data Path Delay:      11.682ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 50.000ns
  Destination Clock:    clkml rising at 52.777ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_4 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[1].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y96.YQ      Tcko                  0.652   ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_4
                                                       ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_4
    SLICE_X0Y79.G1       net (fanout=21)       3.210   ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_4
    SLICE_X0Y79.Y        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/r.sdstate_11
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001115
    SLICE_X0Y78.F3       net (fanout=1)        0.023   ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001115
    SLICE_X0Y78.X        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/N44
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001136
    SLICE_X1Y73.G4       net (fanout=3)        0.641   ddrsp0.ddrc/ddr16.ddrc/N44
    SLICE_X1Y73.Y        Tilo                  0.704   leon3gen.cpu[0].u0/p0/iu0/data0_mux0000(19)5
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000327
    SLICE_X1Y57.G1       net (fanout=1)        1.107   ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000327
    SLICE_X1Y57.Y        Tilo                  0.704   ddrsp0.ddrc/sdo_address(3)
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000330
    SLICE_X1Y57.F4       net (fanout=2)        0.049   ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000330
    SLICE_X1Y57.X        Tilo                  0.704   ddrsp0.ddrc/sdo_address(3)
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000347
    R3.O1                net (fanout=1)        1.686   ddrsp0.ddrc/sdo_address(3)
    R3.OTCLK1            Tioock                0.684   ddr_ad(1)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[1].da0
    -------------------------------------------------  ---------------------------
    Total                                     11.682ns (4.966ns logic, 6.716ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Delay:                  11.682ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_4 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[1].da0 (FF)
  Data Path Delay:      11.682ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 50.000ns
  Destination Clock:    clkml rising at 52.777ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_4 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[1].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y96.YQ      Tcko                  0.652   ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_4
                                                       ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_4
    SLICE_X0Y78.G1       net (fanout=21)       3.210   ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_4
    SLICE_X0Y78.Y        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/N44
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001134
    SLICE_X0Y78.F4       net (fanout=1)        0.023   ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001134
    SLICE_X0Y78.X        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/N44
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001136
    SLICE_X1Y73.G4       net (fanout=3)        0.641   ddrsp0.ddrc/ddr16.ddrc/N44
    SLICE_X1Y73.Y        Tilo                  0.704   leon3gen.cpu[0].u0/p0/iu0/data0_mux0000(19)5
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000327
    SLICE_X1Y57.G1       net (fanout=1)        1.107   ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000327
    SLICE_X1Y57.Y        Tilo                  0.704   ddrsp0.ddrc/sdo_address(3)
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000330
    SLICE_X1Y57.F4       net (fanout=2)        0.049   ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000330
    SLICE_X1Y57.X        Tilo                  0.704   ddrsp0.ddrc/sdo_address(3)
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000347
    R3.O1                net (fanout=1)        1.686   ddrsp0.ddrc/sdo_address(3)
    R3.OTCLK1            Tioock                0.684   ddr_ad(1)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[1].da0
    -------------------------------------------------  ---------------------------
    Total                                     11.682ns (4.966ns logic, 6.716ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Delay:                  11.672ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_3 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[1].da0 (FF)
  Data Path Delay:      11.672ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 50.000ns
  Destination Clock:    clkml rising at 52.777ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_3 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[1].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y96.YQ      Tcko                  0.587   ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_3
                                                       ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_3
    SLICE_X0Y77.G4       net (fanout=19)       2.879   ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_3
    SLICE_X0Y77.Y        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/v0_address_13_mux00033
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux000117
    SLICE_X0Y78.F1       net (fanout=1)        0.409   ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux000117
    SLICE_X0Y78.X        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/N44
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001136
    SLICE_X1Y73.G4       net (fanout=3)        0.641   ddrsp0.ddrc/ddr16.ddrc/N44
    SLICE_X1Y73.Y        Tilo                  0.704   leon3gen.cpu[0].u0/p0/iu0/data0_mux0000(19)5
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000327
    SLICE_X1Y57.G1       net (fanout=1)        1.107   ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000327
    SLICE_X1Y57.Y        Tilo                  0.704   ddrsp0.ddrc/sdo_address(3)
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000330
    SLICE_X1Y57.F4       net (fanout=2)        0.049   ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000330
    SLICE_X1Y57.X        Tilo                  0.704   ddrsp0.ddrc/sdo_address(3)
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000347
    R3.O1                net (fanout=1)        1.686   ddrsp0.ddrc/sdo_address(3)
    R3.OTCLK1            Tioock                0.684   ddr_ad(1)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[1].da0
    -------------------------------------------------  ---------------------------
    Total                                     11.672ns (4.901ns logic, 6.771ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Delay:                  11.666ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_4 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[2].da0 (FF)
  Data Path Delay:      11.666ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 50.000ns
  Destination Clock:    clkml rising at 52.777ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_4 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[2].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y96.YQ      Tcko                  0.652   ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_4
                                                       ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_4
    SLICE_X0Y78.G1       net (fanout=21)       3.210   ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_4
    SLICE_X0Y78.Y        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/N44
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001134
    SLICE_X0Y78.F4       net (fanout=1)        0.023   ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001134
    SLICE_X0Y78.X        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/N44
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001136
    SLICE_X0Y66.F2       net (fanout=3)        1.294   ddrsp0.ddrc/ddr16.ddrc/N44
    SLICE_X0Y66.X        Tif5x                 1.152   ddrsp0.ddrc/ddr16.ddrc/v0_address_4_mux000331
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_4_mux0003311
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_4_mux000331_f5
    SLICE_X1Y42.F2       net (fanout=2)        1.096   ddrsp0.ddrc/ddr16.ddrc/v0_address_4_mux000331
    SLICE_X1Y42.X        Tilo                  0.704   ddrsp0.ddrc/sdo_address(4)
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_4_mux000347
    R2.O1                net (fanout=1)        1.333   ddrsp0.ddrc/sdo_address(4)
    R2.OTCLK1            Tioock                0.684   ddr_ad(2)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[2].da0
    -------------------------------------------------  ---------------------------
    Total                                     11.666ns (4.710ns logic, 6.956ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Delay:                  11.666ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_4 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[2].da0 (FF)
  Data Path Delay:      11.666ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 50.000ns
  Destination Clock:    clkml rising at 52.777ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_4 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[2].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y96.YQ      Tcko                  0.652   ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_4
                                                       ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_4
    SLICE_X0Y79.G1       net (fanout=21)       3.210   ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_4
    SLICE_X0Y79.Y        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/r.sdstate_11
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001115
    SLICE_X0Y78.F3       net (fanout=1)        0.023   ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001115
    SLICE_X0Y78.X        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/N44
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001136
    SLICE_X0Y66.F2       net (fanout=3)        1.294   ddrsp0.ddrc/ddr16.ddrc/N44
    SLICE_X0Y66.X        Tif5x                 1.152   ddrsp0.ddrc/ddr16.ddrc/v0_address_4_mux000331
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_4_mux0003311
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_4_mux000331_f5
    SLICE_X1Y42.F2       net (fanout=2)        1.096   ddrsp0.ddrc/ddr16.ddrc/v0_address_4_mux000331
    SLICE_X1Y42.X        Tilo                  0.704   ddrsp0.ddrc/sdo_address(4)
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_4_mux000347
    R2.O1                net (fanout=1)        1.333   ddrsp0.ddrc/sdo_address(4)
    R2.OTCLK1            Tioock                0.684   ddr_ad(2)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[2].da0
    -------------------------------------------------  ---------------------------
    Total                                     11.666ns (4.710ns logic, 6.956ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Delay:                  11.663ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc/ddr16.ddrc/ra.raddr_0 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Data Path Delay:      11.663ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 50.000ns
  Destination Clock:    clkml rising at 52.777ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/ra.raddr_0 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y113.XQ     Tcko                  0.591   ddrsp0.ddrc/ddr16.ddrc/ra.raddr_0
                                                       ddrsp0.ddrc/ddr16.ddrc/ra.raddr_0
    SLICE_X15Y124.F1     net (fanout=12)       2.010   ddrsp0.ddrc/ddr16.ddrc/ra.raddr_0
    SLICE_X15Y124.COUT   Topcyf                1.162   ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(1)
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_lut(0)
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(0)
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(1)
    SLICE_X15Y125.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(1)
    SLICE_X15Y125.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(3)
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(2)
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(3)
    SLICE_X15Y126.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(3)
    SLICE_X15Y126.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr16.ddrc/ri_casn_cmp_le0000
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(4)
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(5)
    SLICE_X14Y125.G3     net (fanout=2)        0.602   ddrsp0.ddrc/ddr16.ddrc/ri_casn_cmp_le0000
    SLICE_X14Y125.Y      Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/r.cfg.trfc_0
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_casn_and000019
    SLICE_X14Y123.G3     net (fanout=6)        0.334   ddrsp0.ddrc/ddr16.ddrc/ri_casn_and0000
    SLICE_X14Y123.Y      Tilo                  0.759   N1432
                                                       ddrsp0.ddrc/ddr16.ddrc/r_extdqs_mux000011
    SLICE_X3Y121.F4      net (fanout=2)        0.697   ddrsp0.ddrc/ddr16.ddrc/N441
    SLICE_X3Y121.X       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/ri_hready11
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_hready11
    SLICE_X1Y120.F3      net (fanout=1)        0.305   ddrsp0.ddrc/ddr16.ddrc/ri_hready11
    SLICE_X1Y120.X       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.hready
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_hready193
    RAMB16_X0Y12.WEA     net (fanout=2)        1.547   ddrsp0.ddrc/ddr16.ddrc/ri_hready
    RAMB16_X0Y12.CLKA    Tbwck                 1.253   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                     11.663ns (6.168ns logic, 5.495ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Delay:                  11.662ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_2 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/casgen (FF)
  Data Path Delay:      11.662ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 50.000ns
  Destination Clock:    clkml rising at 52.777ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_2 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/casgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y104.YQ     Tcko                  0.652   ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_2
                                                       ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_2
    SLICE_X0Y78.G4       net (fanout=20)       3.604   ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_2
    SLICE_X0Y78.Y        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/N44
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001134
    SLICE_X0Y78.F4       net (fanout=1)        0.023   ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001134
    SLICE_X0Y78.X        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/N44
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001136
    SLICE_X3Y134.G4      net (fanout=3)        2.343   ddrsp0.ddrc/ddr16.ddrc/N44
    SLICE_X3Y134.Y       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.cfg.refresh_11
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_casn90
    SLICE_X3Y134.F3      net (fanout=2)        0.024   ddrsp0.ddrc/ddr16.ddrc/ri_casn90
    SLICE_X3Y134.X       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.cfg.refresh_11
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_casn114
    C2.O1                net (fanout=1)        1.406   ddrsp0.ddrc/sdo_casn
    C2.OTCLK1            Tioock                0.684   ddr_casb
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/casgen
    -------------------------------------------------  ---------------------------
    Total                                     11.662ns (4.262ns logic, 7.400ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Delay:                  11.656ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_3 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[2].da0 (FF)
  Data Path Delay:      11.656ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 50.000ns
  Destination Clock:    clkml rising at 52.777ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_3 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[2].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y96.YQ      Tcko                  0.587   ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_3
                                                       ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_3
    SLICE_X0Y77.G4       net (fanout=19)       2.879   ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_3
    SLICE_X0Y77.Y        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/v0_address_13_mux00033
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux000117
    SLICE_X0Y78.F1       net (fanout=1)        0.409   ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux000117
    SLICE_X0Y78.X        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/N44
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001136
    SLICE_X0Y66.F2       net (fanout=3)        1.294   ddrsp0.ddrc/ddr16.ddrc/N44
    SLICE_X0Y66.X        Tif5x                 1.152   ddrsp0.ddrc/ddr16.ddrc/v0_address_4_mux000331
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_4_mux0003311
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_4_mux000331_f5
    SLICE_X1Y42.F2       net (fanout=2)        1.096   ddrsp0.ddrc/ddr16.ddrc/v0_address_4_mux000331
    SLICE_X1Y42.X        Tilo                  0.704   ddrsp0.ddrc/sdo_address(4)
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_4_mux000347
    R2.O1                net (fanout=1)        1.333   ddrsp0.ddrc/sdo_address(4)
    R2.OTCLK1            Tioock                0.684   ddr_ad(2)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[2].da0
    -------------------------------------------------  ---------------------------
    Total                                     11.656ns (4.645ns logic, 7.011ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Delay:                  11.640ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_2 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[1].da0 (FF)
  Data Path Delay:      11.640ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 50.000ns
  Destination Clock:    clkml rising at 52.777ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_2 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[1].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y104.YQ     Tcko                  0.652   ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_2
                                                       ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_2
    SLICE_X0Y79.G2       net (fanout=20)       3.168   ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_2
    SLICE_X0Y79.Y        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/r.sdstate_11
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001115
    SLICE_X0Y78.F3       net (fanout=1)        0.023   ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001115
    SLICE_X0Y78.X        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/N44
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001136
    SLICE_X1Y73.G4       net (fanout=3)        0.641   ddrsp0.ddrc/ddr16.ddrc/N44
    SLICE_X1Y73.Y        Tilo                  0.704   leon3gen.cpu[0].u0/p0/iu0/data0_mux0000(19)5
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000327
    SLICE_X1Y57.G1       net (fanout=1)        1.107   ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000327
    SLICE_X1Y57.Y        Tilo                  0.704   ddrsp0.ddrc/sdo_address(3)
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000330
    SLICE_X1Y57.F4       net (fanout=2)        0.049   ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000330
    SLICE_X1Y57.X        Tilo                  0.704   ddrsp0.ddrc/sdo_address(3)
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000347
    R3.O1                net (fanout=1)        1.686   ddrsp0.ddrc/sdo_address(3)
    R3.OTCLK1            Tioock                0.684   ddr_ad(1)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[1].da0
    -------------------------------------------------  ---------------------------
    Total                                     11.640ns (4.966ns logic, 6.674ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Delay:                  11.624ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_2 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[2].da0 (FF)
  Data Path Delay:      11.624ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 50.000ns
  Destination Clock:    clkml rising at 52.777ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_2 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[2].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y104.YQ     Tcko                  0.652   ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_2
                                                       ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_2
    SLICE_X0Y79.G2       net (fanout=20)       3.168   ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_2
    SLICE_X0Y79.Y        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/r.sdstate_11
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001115
    SLICE_X0Y78.F3       net (fanout=1)        0.023   ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001115
    SLICE_X0Y78.X        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/N44
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001136
    SLICE_X0Y66.F2       net (fanout=3)        1.294   ddrsp0.ddrc/ddr16.ddrc/N44
    SLICE_X0Y66.X        Tif5x                 1.152   ddrsp0.ddrc/ddr16.ddrc/v0_address_4_mux000331
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_4_mux0003311
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_4_mux000331_f5
    SLICE_X1Y42.F2       net (fanout=2)        1.096   ddrsp0.ddrc/ddr16.ddrc/v0_address_4_mux000331
    SLICE_X1Y42.X        Tilo                  0.704   ddrsp0.ddrc/sdo_address(4)
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_4_mux000347
    R2.O1                net (fanout=1)        1.333   ddrsp0.ddrc/sdo_address(4)
    R2.OTCLK1            Tioock                0.684   ddr_ad(2)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[2].da0
    -------------------------------------------------  ---------------------------
    Total                                     11.624ns (4.710ns logic, 6.914ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Delay:                  11.587ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc/ddr16.ddrc/ra.raddr_1 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Data Path Delay:      11.587ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 50.000ns
  Destination Clock:    clkml rising at 52.777ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/ra.raddr_1 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y114.XQ     Tcko                  0.591   ddrsp0.ddrc/ddr16.ddrc/ra.raddr_1
                                                       ddrsp0.ddrc/ddr16.ddrc/ra.raddr_1
    SLICE_X15Y124.G1     net (fanout=11)       2.095   ddrsp0.ddrc/ddr16.ddrc/ra.raddr_1
    SLICE_X15Y124.COUT   Topcyg                1.001   ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(1)
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_lut(1)
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(1)
    SLICE_X15Y125.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(1)
    SLICE_X15Y125.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(3)
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(2)
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(3)
    SLICE_X15Y126.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(3)
    SLICE_X15Y126.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr16.ddrc/ri_casn_cmp_le0000
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(4)
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(5)
    SLICE_X14Y125.G3     net (fanout=2)        0.602   ddrsp0.ddrc/ddr16.ddrc/ri_casn_cmp_le0000
    SLICE_X14Y125.Y      Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/r.cfg.trfc_0
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_casn_and000019
    SLICE_X14Y123.G3     net (fanout=6)        0.334   ddrsp0.ddrc/ddr16.ddrc/ri_casn_and0000
    SLICE_X14Y123.Y      Tilo                  0.759   N1432
                                                       ddrsp0.ddrc/ddr16.ddrc/r_extdqs_mux000011
    SLICE_X3Y121.F4      net (fanout=2)        0.697   ddrsp0.ddrc/ddr16.ddrc/N441
    SLICE_X3Y121.X       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/ri_hready11
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_hready11
    SLICE_X1Y120.F3      net (fanout=1)        0.305   ddrsp0.ddrc/ddr16.ddrc/ri_hready11
    SLICE_X1Y120.X       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.hready
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_hready193
    RAMB16_X0Y12.WEA     net (fanout=2)        1.547   ddrsp0.ddrc/ddr16.ddrc/ri_hready
    RAMB16_X0Y12.CLKA    Tbwck                 1.253   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                     11.587ns (6.007ns logic, 5.580ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Delay:                  11.567ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_17 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[5].da0 (FF)
  Data Path Delay:      11.567ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 50.000ns
  Destination Clock:    clkml rising at 52.777ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_17 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[5].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y100.YQ     Tcko                  0.652   ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_17
                                                       ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_17
    SLICE_X2Y84.G2       net (fanout=4)        2.968   ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_17
    SLICE_X2Y84.Y        Tilo                  0.759   ddrsp0.ddrc/sdi_data(22)
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_7_mux0003111
    SLICE_X1Y91.F4       net (fanout=2)        1.193   ddrsp0.ddrc/ddr16.ddrc/N84
    SLICE_X1Y91.X        Tif5x                 1.025   ddrsp0.ddrc/ddr16.ddrc/N12
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_7_mux00031391
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_7_mux0003139_f5
    SLICE_X0Y76.G2       net (fanout=2)        1.034   ddrsp0.ddrc/ddr16.ddrc/N12
    SLICE_X0Y76.Y        Tilo                  0.759   ddrsp0.ddrc/sdi_data(16)
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_7_mux00035
    SLICE_X1Y90.F2       net (fanout=2)        1.498   ddrsp0.ddrc/ddr16.ddrc/v0_address_7_mux00035
    SLICE_X1Y90.X        Tilo                  0.704   ddrsp0.ddrc/sdo_address(7)
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_address_7_mux000348
    H4.O1                net (fanout=1)        0.291   ddrsp0.ddrc/sdo_address(7)
    H4.OTCLK1            Tioock                0.684   ddr_ad(5)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dagen[5].da0
    -------------------------------------------------  ---------------------------
    Total                                     11.567ns (4.583ns logic, 6.984ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Delay:                  11.489ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Data Path Delay:      11.489ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 50.000ns
  Destination Clock:    clkml rising at 52.777ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rst0/rstoutl to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y80.YQ      Tcko                  0.652   rst0/rstoutl
                                                       rst0/rstoutl
    SLICE_X3Y115.G3      net (fanout=556)      5.854   rst0/rstoutl
    SLICE_X3Y115.Y       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.istate_6
                                                       ddrsp0.ddrc/ddr16.ddrc/ddr_rst1
    SLICE_X1Y120.F4      net (fanout=44)       0.775   ddrsp0.ddrc/ddr16.ddrc/r_istate_mux0000(0)121
    SLICE_X1Y120.X       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.hready
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_hready193
    RAMB16_X0Y12.WEA     net (fanout=2)        1.547   ddrsp0.ddrc/ddr16.ddrc/ri_hready
    RAMB16_X0Y12.CLKA    Tbwck                 1.253   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                     11.489ns (3.313ns logic, 8.176ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Delay:                  11.474ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc/ddr16.ddrc/ra.raddr_1 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Data Path Delay:      11.474ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 50.000ns
  Destination Clock:    clkml rising at 52.777ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/ra.raddr_1 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y114.XQ     Tcko                  0.591   ddrsp0.ddrc/ddr16.ddrc/ra.raddr_1
                                                       ddrsp0.ddrc/ddr16.ddrc/ra.raddr_1
    SLICE_X15Y124.G1     net (fanout=11)       2.095   ddrsp0.ddrc/ddr16.ddrc/ra.raddr_1
    SLICE_X15Y124.COUT   Topcyg                0.888   ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(1)
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(1)
    SLICE_X15Y125.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(1)
    SLICE_X15Y125.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(3)
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(2)
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(3)
    SLICE_X15Y126.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(3)
    SLICE_X15Y126.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr16.ddrc/ri_casn_cmp_le0000
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(4)
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(5)
    SLICE_X14Y125.G3     net (fanout=2)        0.602   ddrsp0.ddrc/ddr16.ddrc/ri_casn_cmp_le0000
    SLICE_X14Y125.Y      Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/r.cfg.trfc_0
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_casn_and000019
    SLICE_X14Y123.G3     net (fanout=6)        0.334   ddrsp0.ddrc/ddr16.ddrc/ri_casn_and0000
    SLICE_X14Y123.Y      Tilo                  0.759   N1432
                                                       ddrsp0.ddrc/ddr16.ddrc/r_extdqs_mux000011
    SLICE_X3Y121.F4      net (fanout=2)        0.697   ddrsp0.ddrc/ddr16.ddrc/N441
    SLICE_X3Y121.X       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/ri_hready11
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_hready11
    SLICE_X1Y120.F3      net (fanout=1)        0.305   ddrsp0.ddrc/ddr16.ddrc/ri_hready11
    SLICE_X1Y120.X       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.hready
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_hready193
    RAMB16_X0Y12.WEA     net (fanout=2)        1.547   ddrsp0.ddrc/ddr16.ddrc/ri_hready
    RAMB16_X0Y12.CLKA    Tbwck                 1.253   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                     11.474ns (5.894ns logic, 5.580ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Delay:                  11.454ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc/ddr16.ddrc/ra.raddr_0 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Data Path Delay:      11.454ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 50.000ns
  Destination Clock:    clkml rising at 52.777ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/ra.raddr_0 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y113.XQ     Tcko                  0.591   ddrsp0.ddrc/ddr16.ddrc/ra.raddr_0
                                                       ddrsp0.ddrc/ddr16.ddrc/ra.raddr_0
    SLICE_X15Y124.F1     net (fanout=12)       2.010   ddrsp0.ddrc/ddr16.ddrc/ra.raddr_0
    SLICE_X15Y124.COUT   Topcyf                0.953   ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(1)
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(0)
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(1)
    SLICE_X15Y125.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(1)
    SLICE_X15Y125.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(3)
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(2)
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(3)
    SLICE_X15Y126.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(3)
    SLICE_X15Y126.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr16.ddrc/ri_casn_cmp_le0000
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(4)
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(5)
    SLICE_X14Y125.G3     net (fanout=2)        0.602   ddrsp0.ddrc/ddr16.ddrc/ri_casn_cmp_le0000
    SLICE_X14Y125.Y      Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/r.cfg.trfc_0
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_casn_and000019
    SLICE_X14Y123.G3     net (fanout=6)        0.334   ddrsp0.ddrc/ddr16.ddrc/ri_casn_and0000
    SLICE_X14Y123.Y      Tilo                  0.759   N1432
                                                       ddrsp0.ddrc/ddr16.ddrc/r_extdqs_mux000011
    SLICE_X3Y121.F4      net (fanout=2)        0.697   ddrsp0.ddrc/ddr16.ddrc/N441
    SLICE_X3Y121.X       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/ri_hready11
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_hready11
    SLICE_X1Y120.F3      net (fanout=1)        0.305   ddrsp0.ddrc/ddr16.ddrc/ri_hready11
    SLICE_X1Y120.X       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.hready
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_hready193
    RAMB16_X0Y12.WEA     net (fanout=2)        1.547   ddrsp0.ddrc/ddr16.ddrc/ri_hready
    RAMB16_X0Y12.CLKA    Tbwck                 1.253   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                     11.454ns (5.959ns logic, 5.495ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Delay:                  11.317ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc/ddr16.ddrc/ra.raddr_2 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Data Path Delay:      11.317ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 50.000ns
  Destination Clock:    clkml rising at 52.777ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/ra.raddr_2 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y115.XQ     Tcko                  0.591   ddrsp0.ddrc/ddr16.ddrc/ra.raddr_2
                                                       ddrsp0.ddrc/ddr16.ddrc/ra.raddr_2
    SLICE_X15Y125.F1     net (fanout=11)       1.782   ddrsp0.ddrc/ddr16.ddrc/ra.raddr_2
    SLICE_X15Y125.COUT   Topcyf                1.162   ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(3)
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_lut(2)
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(2)
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(3)
    SLICE_X15Y126.CIN    net (fanout=1)        0.000   ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(3)
    SLICE_X15Y126.COUT   Tbyp                  0.118   ddrsp0.ddrc/ddr16.ddrc/ri_casn_cmp_le0000
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(4)
                                                       ddrsp0.ddrc/ddr16.ddrc/Mcompar_ri.casn_cmp_le0000_cy(5)
    SLICE_X14Y125.G3     net (fanout=2)        0.602   ddrsp0.ddrc/ddr16.ddrc/ri_casn_cmp_le0000
    SLICE_X14Y125.Y      Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/r.cfg.trfc_0
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_casn_and000019
    SLICE_X14Y123.G3     net (fanout=6)        0.334   ddrsp0.ddrc/ddr16.ddrc/ri_casn_and0000
    SLICE_X14Y123.Y      Tilo                  0.759   N1432
                                                       ddrsp0.ddrc/ddr16.ddrc/r_extdqs_mux000011
    SLICE_X3Y121.F4      net (fanout=2)        0.697   ddrsp0.ddrc/ddr16.ddrc/N441
    SLICE_X3Y121.X       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/ri_hready11
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_hready11
    SLICE_X1Y120.F3      net (fanout=1)        0.305   ddrsp0.ddrc/ddr16.ddrc/ri_hready11
    SLICE_X1Y120.X       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.hready
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_hready193
    RAMB16_X0Y12.WEA     net (fanout=2)        1.547   ddrsp0.ddrc/ddr16.ddrc/ri_hready
    RAMB16_X0Y12.CLKA    Tbwck                 1.253   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                     11.317ns (6.050ns logic, 5.267ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Delay:                  11.268ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_4 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/casgen (FF)
  Data Path Delay:      11.268ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 50.000ns
  Destination Clock:    clkml rising at 52.777ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_4 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/casgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y96.YQ      Tcko                  0.652   ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_4
                                                       ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_4
    SLICE_X0Y78.G1       net (fanout=21)       3.210   ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_4
    SLICE_X0Y78.Y        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/N44
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001134
    SLICE_X0Y78.F4       net (fanout=1)        0.023   ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001134
    SLICE_X0Y78.X        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/N44
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001136
    SLICE_X3Y134.G4      net (fanout=3)        2.343   ddrsp0.ddrc/ddr16.ddrc/N44
    SLICE_X3Y134.Y       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.cfg.refresh_11
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_casn90
    SLICE_X3Y134.F3      net (fanout=2)        0.024   ddrsp0.ddrc/ddr16.ddrc/ri_casn90
    SLICE_X3Y134.X       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.cfg.refresh_11
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_casn114
    C2.O1                net (fanout=1)        1.406   ddrsp0.ddrc/sdo_casn
    C2.OTCLK1            Tioock                0.684   ddr_casb
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/casgen
    -------------------------------------------------  ---------------------------
    Total                                     11.268ns (4.262ns logic, 7.006ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Delay:                  11.268ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_4 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/casgen (FF)
  Data Path Delay:      11.268ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 50.000ns
  Destination Clock:    clkml rising at 52.777ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_4 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/casgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y96.YQ      Tcko                  0.652   ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_4
                                                       ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_4
    SLICE_X0Y79.G1       net (fanout=21)       3.210   ddrsp0.ddrc/ddr16.ddrc/ra.acc.haddr_4
    SLICE_X0Y79.Y        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/r.sdstate_11
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001115
    SLICE_X0Y78.F3       net (fanout=1)        0.023   ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001115
    SLICE_X0Y78.X        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/N44
                                                       ddrsp0.ddrc/ddr16.ddrc/v0_casn_mux0001136
    SLICE_X3Y134.G4      net (fanout=3)        2.343   ddrsp0.ddrc/ddr16.ddrc/N44
    SLICE_X3Y134.Y       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.cfg.refresh_11
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_casn90
    SLICE_X3Y134.F3      net (fanout=2)        0.024   ddrsp0.ddrc/ddr16.ddrc/ri_casn90
    SLICE_X3Y134.X       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.cfg.refresh_11
                                                       ddrsp0.ddrc/ddr16.ddrc/ri_casn114
    C2.O1                net (fanout=1)        1.406   ddrsp0.ddrc/sdo_casn
    C2.OTCLK1            Tioock                0.684   ddr_casb
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/casgen
    -------------------------------------------------  ---------------------------
    Total                                     11.268ns (4.262ns logic, 7.006ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkml_clkm_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  9.648ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc/ddr16.ddrc/r.startsdold (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/ra.ready (FF)
  Data Path Delay:      4.562ns (Levels of Logic = 1)
  Clock Path Skew:      -5.086ns (2.244 - 7.330)
  Source Clock:         clkml rising at 97.221ns
  Destination Clock:    clkm rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr16.ddrc/r.startsdold to ddrsp0.ddrc/ddr16.ddrc/ra.ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y108.YQ      Tcko                  0.652   ddrsp0.ddrc/ddr16.ddrc/r.startsdold
                                                       ddrsp0.ddrc/ddr16.ddrc/r.startsdold
    SLICE_X48Y97.F1      net (fanout=6)        3.018   ddrsp0.ddrc/ddr16.ddrc/r.startsdold
    SLICE_X48Y97.CLK     Tfck                  0.892   ddrsp0.ddrc/ddr16.ddrc/ra.ready
                                                       ddrsp0.ddrc/ddr16.ddrc/rai_ready1
                                                       ddrsp0.ddrc/ddr16.ddrc/ra.ready
    -------------------------------------------------  ---------------------------
    Total                                      4.562ns (1.544ns logic, 3.018ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddr_clk_fb = PERIOD TIMEGRP "ddr_clk_fb" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr_clk_fb = PERIOD TIMEGRP "ddr_clk_fb" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ps.read_dll/CLKIN
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ps.read_dll/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddrclkfbl
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ps.read_dll/CLKIN
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ps.read_dll/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddrclkfbl
--------------------------------------------------------------------------------
Slack: 5.834ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ps.read_dll/CLKIN
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ps.read_dll/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddrclkfbl
--------------------------------------------------------------------------------
Slack: 5.834ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ps.read_dll/CLK0
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ps.read_dll/CLK0
  Location pin: DCM_X1Y3.CLK0
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk0
--------------------------------------------------------------------------------
Slack: 5.834ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ps.read_dll/CLK90
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ps.read_dll/CLK90
  Location pin: DCM_X1Y3.CLK90
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ps.read_dll/CLKIN
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ps.read_dll/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddrclkfbl
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ps.read_dll/CLK0
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ps.read_dll/CLK0
  Location pin: DCM_X1Y3.CLK0
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk0
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ps.read_dll/CLK90
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ps.read_dll/CLK90
  Location pin: DCM_X1Y3.CLK90
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rclk270b_clkml_rise = MAXDELAY FROM TIMEGRP 
"rclk270b_rise" TO TIMEGRP         "clkml_rise" 4.5 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 18 failing endpoints
 18 timing errors detected. (18 setup errors, 0 hold errors)
 Maximum delay is   6.024ns.
--------------------------------------------------------------------------------
Slack:                  -1.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[7].qi/FF1 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Requirement:          4.500ns
  Data Path Delay:      4.520ns (Levels of Logic = 1)
  Clock Path Skew:      -1.504ns (0.369 - 1.873)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[7].qi/FF1 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M6.IQ2               Tiockiq               0.508   ddr_dq(7)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[7].qi/FF1
    SLICE_X2Y71.G4       net (fanout=1)        1.516   ddrsp0.ddrc/sdi_data(7)
    SLICE_X2Y71.Y        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/v0_address_3_mux000315
                                                       ddrsp0.ddrc/ddr16.ddrc/rwdata(7)1
    RAMB16_X0Y12.DIA7    net (fanout=1)        1.510   ddrsp0.ddrc/ddr16.ddrc/rwdata(7)
    RAMB16_X0Y12.CLKA    Tbdck                 0.227   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (1.494ns logic, 3.026ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[6].qi/FF1 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Requirement:          4.500ns
  Data Path Delay:      4.459ns (Levels of Logic = 1)
  Clock Path Skew:      -1.504ns (0.369 - 1.873)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[6].qi/FF1 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M5.IQ2               Tiockiq               0.508   ddr_dq(6)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[6].qi/FF1
    SLICE_X1Y69.F1       net (fanout=1)        1.254   ddrsp0.ddrc/sdi_data(6)
    SLICE_X1Y69.X        Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/rwdata(6)
                                                       ddrsp0.ddrc/ddr16.ddrc/rwdata(6)
    RAMB16_X0Y12.DIA6    net (fanout=1)        1.766   ddrsp0.ddrc/ddr16.ddrc/rwdata(6)
    RAMB16_X0Y12.CLKA    Tbdck                 0.227   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                      4.459ns (1.439ns logic, 3.020ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[5].qi/FF1 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Requirement:          4.500ns
  Data Path Delay:      4.356ns (Levels of Logic = 1)
  Clock Path Skew:      -1.499ns (0.369 - 1.868)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[5].qi/FF1 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M4.IQ2               Tiockiq               0.508   ddr_dq(5)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[5].qi/FF1
    SLICE_X2Y73.G4       net (fanout=1)        1.480   ddrsp0.ddrc/sdi_data(5)
    SLICE_X2Y73.Y        Tilo                  0.759   N6002
                                                       ddrsp0.ddrc/ddr16.ddrc/rwdata(5)1
    RAMB16_X0Y12.DIA5    net (fanout=1)        1.382   ddrsp0.ddrc/ddr16.ddrc/rwdata(5)
    RAMB16_X0Y12.CLKA    Tbdck                 0.227   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                      4.356ns (1.494ns logic, 2.862ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[4].qi/FF1 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Requirement:          4.500ns
  Data Path Delay:      4.223ns (Levels of Logic = 1)
  Clock Path Skew:      -1.499ns (0.369 - 1.868)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[4].qi/FF1 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M3.IQ2               Tiockiq               0.508   ddr_dq(4)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[4].qi/FF1
    SLICE_X2Y74.F4       net (fanout=1)        1.453   ddrsp0.ddrc/sdi_data(4)
    SLICE_X2Y74.X        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/rwdata(4)
                                                       ddrsp0.ddrc/ddr16.ddrc/rwdata(4)
    RAMB16_X0Y12.DIA4    net (fanout=1)        1.276   ddrsp0.ddrc/ddr16.ddrc/rwdata(4)
    RAMB16_X0Y12.CLKA    Tbdck                 0.227   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                      4.223ns (1.494ns logic, 2.729ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  -1.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[9].qi/FF1 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Requirement:          4.500ns
  Data Path Delay:      3.929ns (Levels of Logic = 1)
  Clock Path Skew:      -1.656ns (0.369 - 2.025)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[9].qi/FF1 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E1.IQ2               Tiockiq               0.508   ddr_dq(9)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[9].qi/FF1
    SLICE_X3Y112.F4      net (fanout=1)        1.664   ddrsp0.ddrc/sdi_data(9)
    SLICE_X3Y112.X       Tilo                  0.704   ddrsp0.ddrc/sdi_data(29)
                                                       ddrsp0.ddrc/ddr16.ddrc/rwdata(9)1
    RAMB16_X0Y12.DIA9    net (fanout=1)        0.826   ddrsp0.ddrc/ddr16.ddrc/rwdata(9)
    RAMB16_X0Y12.CLKA    Tbdck                 0.227   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                      3.929ns (1.439ns logic, 2.490ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  -1.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[8].qi/FF1 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Requirement:          4.500ns
  Data Path Delay:      3.875ns (Levels of Logic = 1)
  Clock Path Skew:      -1.656ns (0.369 - 2.025)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[8].qi/FF1 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E2.IQ2               Tiockiq               0.508   ddr_dq(8)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[8].qi/FF1
    SLICE_X2Y113.G3      net (fanout=1)        1.576   ddrsp0.ddrc/sdi_data(8)
    SLICE_X2Y113.Y       Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/rwdata(8)
                                                       ddrsp0.ddrc/ddr16.ddrc/rwdata(8)1
    RAMB16_X0Y12.DIA8    net (fanout=1)        0.805   ddrsp0.ddrc/ddr16.ddrc/rwdata(8)
    RAMB16_X0Y12.CLKA    Tbdck                 0.227   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                      3.875ns (1.494ns logic, 2.381ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  -1.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[2].qi/FF1 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Requirement:          4.500ns
  Data Path Delay:      4.034ns (Levels of Logic = 1)
  Clock Path Skew:      -1.495ns (0.369 - 1.864)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[2].qi/FF1 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L3.IQ2               Tiockiq               0.508   ddr_dq(2)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[2].qi/FF1
    SLICE_X0Y76.F4       net (fanout=1)        1.114   ddrsp0.ddrc/sdi_data(2)
    SLICE_X0Y76.X        Tilo                  0.759   ddrsp0.ddrc/sdi_data(16)
                                                       ddrsp0.ddrc/ddr16.ddrc/rwdata(2)1
    RAMB16_X0Y12.DIA2    net (fanout=1)        1.426   ddrsp0.ddrc/ddr16.ddrc/rwdata(2)
    RAMB16_X0Y12.CLKA    Tbdck                 0.227   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                      4.034ns (1.494ns logic, 2.540ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[1].qi/FF1 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Requirement:          4.500ns
  Data Path Delay:      3.807ns (Levels of Logic = 1)
  Clock Path Skew:      -1.502ns (0.369 - 1.871)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[1].qi/FF1 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L1.IQ2               Tiockiq               0.508   ddr_dq(1)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[1].qi/FF1
    SLICE_X1Y78.F2       net (fanout=1)        1.191   ddrsp0.ddrc/sdi_data(1)
    SLICE_X1Y78.X        Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/rwdata(1)
                                                       ddrsp0.ddrc/ddr16.ddrc/rwdata(1)
    RAMB16_X0Y12.DIA1    net (fanout=1)        1.177   ddrsp0.ddrc/ddr16.ddrc/rwdata(1)
    RAMB16_X0Y12.CLKA    Tbdck                 0.227   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                      3.807ns (1.439ns logic, 2.368ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[0].qi/FF1 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Requirement:          4.500ns
  Data Path Delay:      3.790ns (Levels of Logic = 1)
  Clock Path Skew:      -1.502ns (0.369 - 1.871)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[0].qi/FF1 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L2.IQ2               Tiockiq               0.508   ddr_dq(0)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[0].qi/FF1
    SLICE_X2Y80.F4       net (fanout=1)        1.153   ddrsp0.ddrc/sdi_data(0)
    SLICE_X2Y80.X        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/r.cmstate_1
                                                       ddrsp0.ddrc/ddr16.ddrc/rwdata(0)1
    RAMB16_X0Y12.DIA0    net (fanout=1)        1.143   ddrsp0.ddrc/ddr16.ddrc/rwdata(0)
    RAMB16_X0Y12.CLKA    Tbdck                 0.227   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                      3.790ns (1.494ns logic, 2.296ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[7].dinq1 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Requirement:          4.500ns
  Data Path Delay:      3.659ns (Levels of Logic = 1)
  Clock Path Skew:      -1.500ns (0.369 - 1.869)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[7].dinq1 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y72.YQ       Tcko                  0.652   ddrsp0.ddrc/sdi_data(23)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[7].dinq1
    SLICE_X2Y83.F4       net (fanout=1)        0.853   ddrsp0.ddrc/sdi_data(23)
    SLICE_X2Y83.X        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/rwdata(23)
                                                       ddrsp0.ddrc/ddr16.ddrc/rwdata(23)
    RAMB16_X0Y12.DIA23   net (fanout=1)        1.168   ddrsp0.ddrc/ddr16.ddrc/rwdata(23)
    RAMB16_X0Y12.CLKA    Tbdck                 0.227   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                      3.659ns (1.638ns logic, 2.021ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[3].qi/FF1 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Requirement:          4.500ns
  Data Path Delay:      3.539ns (Levels of Logic = 1)
  Clock Path Skew:      -1.495ns (0.369 - 1.864)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[3].qi/FF1 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L4.IQ2               Tiockiq               0.508   ddr_dq(3)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[3].qi/FF1
    SLICE_X1Y77.F3       net (fanout=1)        1.109   ddrsp0.ddrc/sdi_data(3)
    SLICE_X1Y77.X        Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.startsd
                                                       ddrsp0.ddrc/ddr16.ddrc/rwdata(3)
    RAMB16_X0Y12.DIA3    net (fanout=1)        0.991   ddrsp0.ddrc/ddr16.ddrc/rwdata(3)
    RAMB16_X0Y12.CLKA    Tbdck                 0.227   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                      3.539ns (1.439ns logic, 2.100ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[3].dinq1 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Requirement:          4.500ns
  Data Path Delay:      3.477ns (Levels of Logic = 1)
  Clock Path Skew:      -1.504ns (0.369 - 1.873)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[3].dinq1 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y76.YQ       Tcko                  0.652   ddrsp0.ddrc/sdi_data(16)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[3].dinq1
    SLICE_X3Y84.F4       net (fanout=1)        0.875   ddrsp0.ddrc/sdi_data(19)
    SLICE_X3Y84.X        Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/rwdata(19)
                                                       ddrsp0.ddrc/ddr16.ddrc/rwdata(19)
    RAMB16_X0Y12.DIA19   net (fanout=1)        1.019   ddrsp0.ddrc/ddr16.ddrc/rwdata(19)
    RAMB16_X0Y12.CLKA    Tbdck                 0.227   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                      3.477ns (1.583ns logic, 1.894ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[0].dinq1 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Requirement:          4.500ns
  Data Path Delay:      3.387ns (Levels of Logic = 1)
  Clock Path Skew:      -1.504ns (0.369 - 1.873)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[0].dinq1 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y76.XQ       Tcko                  0.592   ddrsp0.ddrc/sdi_data(16)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[0].dinq1
    SLICE_X2Y87.F3       net (fanout=1)        0.873   ddrsp0.ddrc/sdi_data(16)
    SLICE_X2Y87.X        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/rwdata(16)
                                                       ddrsp0.ddrc/ddr16.ddrc/rwdata(16)1
    RAMB16_X0Y12.DIA16   net (fanout=1)        0.936   ddrsp0.ddrc/ddr16.ddrc/rwdata(16)
    RAMB16_X0Y12.CLKA    Tbdck                 0.227   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                      3.387ns (1.578ns logic, 1.809ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[1].dinq1 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Requirement:          4.500ns
  Data Path Delay:      3.364ns (Levels of Logic = 1)
  Clock Path Skew:      -1.504ns (0.369 - 1.873)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[1].dinq1 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y74.YQ       Tcko                  0.652   ddrsp0.ddrc/sdi_data(17)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[1].dinq1
    SLICE_X3Y97.F4       net (fanout=1)        1.226   ddrsp0.ddrc/sdi_data(17)
    SLICE_X3Y97.X        Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/r.bdrive
                                                       ddrsp0.ddrc/ddr16.ddrc/rwdata(17)1
    RAMB16_X0Y12.DIA17   net (fanout=1)        0.555   ddrsp0.ddrc/ddr16.ddrc/rwdata(17)
    RAMB16_X0Y12.CLKA    Tbdck                 0.227   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                      3.364ns (1.583ns logic, 1.781ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[4].dinq1 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Requirement:          4.500ns
  Data Path Delay:      3.320ns (Levels of Logic = 1)
  Clock Path Skew:      -1.496ns (0.369 - 1.865)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[4].dinq1 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y85.YQ       Tcko                  0.652   ddrsp0.ddrc/sdi_data(20)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[4].dinq1
    SLICE_X2Y86.F3       net (fanout=1)        0.351   ddrsp0.ddrc/sdi_data(20)
    SLICE_X2Y86.X        Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/rwdata(20)
                                                       ddrsp0.ddrc/ddr16.ddrc/rwdata(20)1
    RAMB16_X0Y12.DIA20   net (fanout=1)        1.331   ddrsp0.ddrc/ddr16.ddrc/rwdata(20)
    RAMB16_X0Y12.CLKA    Tbdck                 0.227   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                      3.320ns (1.638ns logic, 1.682ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[10].qi/FF1 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Requirement:          4.500ns
  Data Path Delay:      3.208ns (Levels of Logic = 1)
  Clock Path Skew:      -1.508ns (0.369 - 1.877)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[10].qi/FF1 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F1.IQ2               Tiockiq               0.508   ddr_dq(10)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[10].qi/FF1
    SLICE_X2Y100.F1      net (fanout=1)        1.159   ddrsp0.ddrc/sdi_data(10)
    SLICE_X2Y100.X       Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/rwdata(10)
                                                       ddrsp0.ddrc/ddr16.ddrc/rwdata(10)1
    RAMB16_X0Y12.DIA10   net (fanout=1)        0.555   ddrsp0.ddrc/ddr16.ddrc/rwdata(10)
    RAMB16_X0Y12.CLKA    Tbdck                 0.227   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                      3.208ns (1.494ns logic, 1.714ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[14].qi/FF1 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Requirement:          4.500ns
  Data Path Delay:      3.204ns (Levels of Logic = 1)
  Clock Path Skew:      -1.495ns (0.369 - 1.864)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[14].qi/FF1 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H6.IQ2               Tiockiq               0.508   ddr_dq(14)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[14].qi/FF1
    SLICE_X2Y92.F3       net (fanout=1)        0.786   ddrsp0.ddrc/sdi_data(14)
    SLICE_X2Y92.X        Tilo                  0.759   ddrsp0.ddrc/sdi_data(30)
                                                       ddrsp0.ddrc/ddr16.ddrc/rwdata(14)1
    RAMB16_X0Y12.DIA14   net (fanout=1)        0.924   ddrsp0.ddrc/ddr16.ddrc/rwdata(14)
    RAMB16_X0Y12.CLKA    Tbdck                 0.227   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                      3.204ns (1.494ns logic, 1.710ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[11].dinq1 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Requirement:          4.500ns
  Data Path Delay:      3.005ns (Levels of Logic = 1)
  Clock Path Skew:      -1.498ns (0.369 - 1.867)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[11].dinq1 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y100.YQ      Tcko                  0.587   ddrsp0.ddrc/sdi_data(27)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[11].dinq1
    SLICE_X2Y111.F4      net (fanout=1)        0.852   ddrsp0.ddrc/sdi_data(27)
    SLICE_X2Y111.X       Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/r.sdstate_19
                                                       ddrsp0.ddrc/ddr16.ddrc/rwdata(27)1
    RAMB16_X0Y12.DIA27   net (fanout=1)        0.580   ddrsp0.ddrc/ddr16.ddrc/rwdata(27)
    RAMB16_X0Y12.CLKA    Tbdck                 0.227   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                      3.005ns (1.573ns logic, 1.432ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack:                  0.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[2].dinq1 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Requirement:          4.500ns
  Data Path Delay:      2.999ns (Levels of Logic = 1)
  Clock Path Skew:      -1.496ns (0.369 - 1.865)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[2].dinq1 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y87.YQ       Tcko                  0.652   ddrsp0.ddrc/sdi_data(18)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[2].dinq1
    SLICE_X3Y85.F4       net (fanout=1)        0.380   ddrsp0.ddrc/sdi_data(18)
    SLICE_X3Y85.X        Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/rwdata(18)
                                                       ddrsp0.ddrc/ddr16.ddrc/rwdata(18)1
    RAMB16_X0Y12.DIA18   net (fanout=1)        1.036   ddrsp0.ddrc/ddr16.ddrc/rwdata(18)
    RAMB16_X0Y12.CLKA    Tbdck                 0.227   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                      2.999ns (1.583ns logic, 1.416ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack:                  0.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[14].dinq1 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Requirement:          4.500ns
  Data Path Delay:      2.995ns (Levels of Logic = 1)
  Clock Path Skew:      -1.487ns (0.369 - 1.856)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[14].dinq1 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y92.YQ       Tcko                  0.652   ddrsp0.ddrc/sdi_data(30)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[14].dinq1
    SLICE_X3Y92.F4       net (fanout=1)        0.364   ddrsp0.ddrc/sdi_data(30)
    SLICE_X3Y92.X        Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/rwdata(30)
                                                       ddrsp0.ddrc/ddr16.ddrc/rwdata(30)
    RAMB16_X0Y12.DIA30   net (fanout=1)        1.048   ddrsp0.ddrc/ddr16.ddrc/rwdata(30)
    RAMB16_X0Y12.CLKA    Tbdck                 0.227   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                      2.995ns (1.583ns logic, 1.412ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack:                  0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[13].qi/FF1 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Requirement:          4.500ns
  Data Path Delay:      2.967ns (Levels of Logic = 1)
  Clock Path Skew:      -1.502ns (0.369 - 1.871)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[13].qi/FF1 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G5.IQ2               Tiockiq               0.508   ddr_dq(13)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[13].qi/FF1
    SLICE_X3Y96.F4       net (fanout=1)        0.721   ddrsp0.ddrc/sdi_data(13)
    SLICE_X3Y96.X        Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/rwdata(13)
                                                       ddrsp0.ddrc/ddr16.ddrc/rwdata(13)1
    RAMB16_X0Y12.DIA13   net (fanout=1)        0.807   ddrsp0.ddrc/ddr16.ddrc/rwdata(13)
    RAMB16_X0Y12.CLKA    Tbdck                 0.227   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                      2.967ns (1.439ns logic, 1.528ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack:                  0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[6].dinq1 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Requirement:          4.500ns
  Data Path Delay:      2.970ns (Levels of Logic = 1)
  Clock Path Skew:      -1.496ns (0.369 - 1.865)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[6].dinq1 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y84.YQ       Tcko                  0.652   ddrsp0.ddrc/sdi_data(22)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[6].dinq1
    SLICE_X3Y87.F4       net (fanout=1)        0.351   ddrsp0.ddrc/sdi_data(22)
    SLICE_X3Y87.X        Tilo                  0.704   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dmgen[1].da0/preD2
                                                       ddrsp0.ddrc/ddr16.ddrc/rwdata(22)1
    RAMB16_X0Y12.DIA22   net (fanout=1)        1.036   ddrsp0.ddrc/ddr16.ddrc/rwdata(22)
    RAMB16_X0Y12.CLKA    Tbdck                 0.227   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                      2.970ns (1.583ns logic, 1.387ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack:                  0.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[15].qi/FF1 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Requirement:          4.500ns
  Data Path Delay:      2.932ns (Levels of Logic = 1)
  Clock Path Skew:      -1.495ns (0.369 - 1.864)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[15].qi/FF1 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H5.IQ2               Tiockiq               0.508   ddr_dq(15)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[15].qi/FF1
    SLICE_X1Y93.G2       net (fanout=1)        0.575   ddrsp0.ddrc/sdi_data(15)
    SLICE_X1Y93.Y        Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/rwdata(15)
                                                       ddrsp0.ddrc/ddr16.ddrc/rwdata(15)1
    RAMB16_X0Y12.DIA15   net (fanout=1)        0.918   ddrsp0.ddrc/ddr16.ddrc/rwdata(15)
    RAMB16_X0Y12.CLKA    Tbdck                 0.227   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                      2.932ns (1.439ns logic, 1.493ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack:                  0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[9].dinq1 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Requirement:          4.500ns
  Data Path Delay:      2.918ns (Levels of Logic = 1)
  Clock Path Skew:      -1.502ns (0.369 - 1.871)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[9].dinq1 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y106.YQ      Tcko                  0.652   ddrsp0.ddrc/sdi_data(25)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[9].dinq1
    SLICE_X2Y101.F4      net (fanout=1)        0.597   ddrsp0.ddrc/sdi_data(25)
    SLICE_X2Y101.X       Tilo                  0.759   ddrsp0.ddrc/ddr16.ddrc/rwdata(25)
                                                       ddrsp0.ddrc/ddr16.ddrc/rwdata(25)1
    RAMB16_X0Y12.DIA25   net (fanout=1)        0.683   ddrsp0.ddrc/ddr16.ddrc/rwdata(25)
    RAMB16_X0Y12.CLKA    Tbdck                 0.227   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                      2.918ns (1.638ns logic, 1.280ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack:                  0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[11].qi/FF1 (FF)
  Destination:          ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A (RAM)
  Requirement:          4.500ns
  Data Path Delay:      2.868ns (Levels of Logic = 1)
  Clock Path Skew:      -1.508ns (0.369 - 1.877)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[11].qi/FF1 to ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F2.IQ2               Tiockiq               0.508   ddr_dq(11)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[11].qi/FF1
    SLICE_X3Y102.G4      net (fanout=1)        0.968   ddrsp0.ddrc/sdi_data(11)
    SLICE_X3Y102.Y       Tilo                  0.704   ddrsp0.ddrc/ddr16.ddrc/ri_rasn14
                                                       ddrsp0.ddrc/ddr16.ddrc/rwdata(11)1
    RAMB16_X0Y12.DIA11   net (fanout=1)        0.461   ddrsp0.ddrc/ddr16.ddrc/rwdata(11)
    RAMB16_X0Y12.CLKA    Tbdck                 0.227   ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0
                                                       ddrsp0.ddrc/ddr16.ddrc/read_buff/xc2v.x0/a6.x0/a9.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                      2.868ns (1.439ns logic, 1.429ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddrsp0_ddrc_ddr_phy0_ddr_phy0_xc3se_ddr_phy0_rclk90 = 
PERIOD TIMEGRP         "ddrsp0_ddrc_ddr_phy0_ddr_phy0_xc3se_ddr_phy0_rclk90" 
TS_ddr_clk_fb         PHASE 4.0625 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.992ns.
--------------------------------------------------------------------------------
Slack:                  2.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[4].qi/FF0 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[4].dinq1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.993ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.273 - 0.276)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b rising at 4.062ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling at 9.062ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[4].qi/FF0 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[4].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M3.IQ1               Tiockiq               0.508   ddr_dq(4)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[4].qi/FF0
    SLICE_X2Y85.BY       net (fanout=1)        2.103   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(4)
    SLICE_X2Y85.CLK      Tdick                 0.382   ddrsp0.ddrc/sdi_data(20)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[4].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.993ns (0.890ns logic, 2.103ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  2.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[5].qi/FF0 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[5].dinq1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.943ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.270 - 0.276)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b rising at 4.062ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling at 9.062ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[5].qi/FF0 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[5].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M4.IQ1               Tiockiq               0.508   ddr_dq(5)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[5].qi/FF0
    SLICE_X3Y86.BY       net (fanout=1)        2.074   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(5)
    SLICE_X3Y86.CLK      Tdick                 0.361   ddrsp0.ddrc/sdi_data(21)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[5].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.943ns (0.869ns logic, 2.074ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  2.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[6].qi/FF0 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[6].dinq1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.935ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.273 - 0.281)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b rising at 4.062ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling at 9.062ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[6].qi/FF0 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[6].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M5.IQ1               Tiockiq               0.508   ddr_dq(6)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[6].qi/FF0
    SLICE_X2Y84.BY       net (fanout=1)        2.045   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(6)
    SLICE_X2Y84.CLK      Tdick                 0.382   ddrsp0.ddrc/sdi_data(22)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[6].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.935ns (0.890ns logic, 2.045ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  2.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[8].qi/FF0 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[8].dinq1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.755ns (Levels of Logic = 0)
  Clock Path Skew:      -0.154ns (0.216 - 0.370)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b rising at 4.062ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling at 9.062ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[8].qi/FF0 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[8].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E2.IQ1               Tiockiq               0.508   ddr_dq(8)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[8].qi/FF0
    SLICE_X3Y107.BY      net (fanout=1)        1.886   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(8)
    SLICE_X3Y107.CLK     Tdick                 0.361   ddrsp0.ddrc/sdi_data(24)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[8].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.755ns (0.869ns logic, 1.886ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  2.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[9].qi/FF0 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[9].dinq1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.716ns (Levels of Logic = 0)
  Clock Path Skew:      -0.154ns (0.216 - 0.370)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b rising at 4.062ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling at 9.062ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[9].qi/FF0 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[9].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E1.IQ1               Tiockiq               0.508   ddr_dq(9)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[9].qi/FF0
    SLICE_X2Y106.BY      net (fanout=1)        1.826   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(9)
    SLICE_X2Y106.CLK     Tdick                 0.382   ddrsp0.ddrc/sdi_data(25)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[9].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.716ns (0.890ns logic, 1.826ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  2.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[7].qi/FF0 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[7].dinq1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.648ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.137 - 0.141)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b rising at 4.062ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling at 9.062ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[7].qi/FF0 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[7].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M6.IQ1               Tiockiq               0.508   ddr_dq(7)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[7].qi/FF0
    SLICE_X2Y72.BY       net (fanout=1)        1.758   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(7)
    SLICE_X2Y72.CLK      Tdick                 0.382   ddrsp0.ddrc/sdi_data(23)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[7].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.648ns (0.890ns logic, 1.758ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  2.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[2].qi/FF0 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[2].dinq1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.547ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b rising at 4.062ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling at 9.062ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[2].qi/FF0 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[2].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L3.IQ1               Tiockiq               0.508   ddr_dq(2)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[2].qi/FF0
    SLICE_X0Y87.BY       net (fanout=1)        1.657   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(2)
    SLICE_X0Y87.CLK      Tdick                 0.382   ddrsp0.ddrc/sdi_data(18)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[2].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.547ns (0.890ns logic, 1.657ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  2.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[0].qi/FF0 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[0].dinq1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.539ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b rising at 4.062ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling at 9.062ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[0].qi/FF0 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[0].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L2.IQ1               Tiockiq               0.508   ddr_dq(0)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[0].qi/FF0
    SLICE_X0Y76.BX       net (fanout=1)        1.671   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(0)
    SLICE_X0Y76.CLK      Tdick                 0.360   ddrsp0.ddrc/sdi_data(16)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[0].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.539ns (0.868ns logic, 1.671ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  2.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[3].qi/FF0 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[3].dinq1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.438ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b rising at 4.062ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling at 9.062ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[3].qi/FF0 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[3].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L4.IQ1               Tiockiq               0.508   ddr_dq(3)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[3].qi/FF0
    SLICE_X0Y76.BY       net (fanout=1)        1.548   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(3)
    SLICE_X0Y76.CLK      Tdick                 0.382   ddrsp0.ddrc/sdi_data(16)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[3].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.438ns (0.890ns logic, 1.548ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  2.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[11].qi/FF0 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[11].dinq1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.402ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.135 - 0.145)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b rising at 4.062ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling at 9.062ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[11].qi/FF0 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[11].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F2.IQ1               Tiockiq               0.508   ddr_dq(11)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[11].qi/FF0
    SLICE_X3Y100.BY      net (fanout=1)        1.533   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(11)
    SLICE_X3Y100.CLK     Tdick                 0.361   ddrsp0.ddrc/sdi_data(27)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[11].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.402ns (0.869ns logic, 1.533ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  2.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[13].qi/FF0 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[13].dinq1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.390ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b rising at 4.062ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling at 9.062ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[13].qi/FF0 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[13].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G5.IQ1               Tiockiq               0.508   ddr_dq(13)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[13].qi/FF0
    SLICE_X3Y112.BY      net (fanout=1)        1.521   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(13)
    SLICE_X3Y112.CLK     Tdick                 0.361   ddrsp0.ddrc/sdi_data(29)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[13].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.390ns (0.869ns logic, 1.521ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  2.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[12].qi/FF0 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[12].dinq1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.329ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b rising at 4.062ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling at 9.062ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[12].qi/FF0 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[12].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G6.IQ1               Tiockiq               0.508   ddr_dq(12)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[12].qi/FF0
    SLICE_X1Y118.BY      net (fanout=1)        1.460   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(12)
    SLICE_X1Y118.CLK     Tdick                 0.361   ddrsp0.ddrc/sdi_data(28)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[12].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.329ns (0.869ns logic, 1.460ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  2.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[1].qi/FF0 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[1].dinq1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.291ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b rising at 4.062ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling at 9.062ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[1].qi/FF0 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[1].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L1.IQ1               Tiockiq               0.508   ddr_dq(1)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[1].qi/FF0
    SLICE_X0Y74.BY       net (fanout=1)        1.401   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(1)
    SLICE_X0Y74.CLK      Tdick                 0.382   ddrsp0.ddrc/sdi_data(17)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[1].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.291ns (0.890ns logic, 1.401ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  2.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[15].qi/FF0 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[15].dinq1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.098ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b rising at 4.062ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling at 9.062ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[15].qi/FF0 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[15].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H5.IQ1               Tiockiq               0.508   ddr_dq(15)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[15].qi/FF0
    SLICE_X0Y106.BY      net (fanout=1)        1.208   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(15)
    SLICE_X0Y106.CLK     Tdick                 0.382   ddrsp0.ddrc/sdi_data(31)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[15].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.098ns (0.890ns logic, 1.208ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  2.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[10].qi/FF0 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[10].dinq1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.056ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.139 - 0.145)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b rising at 4.062ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling at 9.062ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[10].qi/FF0 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[10].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F1.IQ1               Tiockiq               0.508   ddr_dq(10)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[10].qi/FF0
    SLICE_X2Y107.BY      net (fanout=1)        1.166   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(10)
    SLICE_X2Y107.CLK     Tdick                 0.382   ddrsp0.ddrc/sdi_data(26)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[10].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.056ns (0.890ns logic, 1.166ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack:                  2.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[14].qi/FF0 (FF)
  Destination:          ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[14].dinq1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.047ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.124 - 0.132)
  Source Clock:         ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b rising at 4.062ns
  Destination Clock:    ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b falling at 9.062ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[14].qi/FF0 to ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[14].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H6.IQ1               Tiockiq               0.508   ddr_dq(14)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[14].qi/FF0
    SLICE_X2Y92.BY       net (fanout=1)        1.157   ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/dqinl(14)
    SLICE_X2Y92.CLK      Tdick                 0.382   ddrsp0.ddrc/sdi_data(30)
                                                       ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[14].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.047ns (0.890ns logic, 1.157ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddrsp0_ddrc_ddr_phy0_ddr_phy0_xc3se_ddr_phy0_rclk90 = PERIOD TIMEGRP
        "ddrsp0_ddrc_ddr_phy0_ddr_phy0_xc3se_ddr_phy0_rclk90" TS_ddr_clk_fb
        PHASE 4.0625 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: ddrsp0.ddrc/sdi_data(25)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[9].dinq1/CK
  Location pin: SLICE_X2Y106.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 8.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: ddrsp0.ddrc/sdi_data(25)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[9].dinq1/CK
  Location pin: SLICE_X2Y106.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 8.348ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: ddrsp0.ddrc/sdi_data(25)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[9].dinq1/CK
  Location pin: SLICE_X2Y106.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 8.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: ddrsp0.ddrc/sdi_data(20)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[4].dinq1/CK
  Location pin: SLICE_X2Y85.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 8.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: ddrsp0.ddrc/sdi_data(20)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[4].dinq1/CK
  Location pin: SLICE_X2Y85.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 8.348ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: ddrsp0.ddrc/sdi_data(20)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[4].dinq1/CK
  Location pin: SLICE_X2Y85.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 8.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: ddrsp0.ddrc/sdi_data(16)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[0].dinq1/CK
  Location pin: SLICE_X0Y76.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 8.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: ddrsp0.ddrc/sdi_data(16)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[0].dinq1/CK
  Location pin: SLICE_X0Y76.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 8.348ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: ddrsp0.ddrc/sdi_data(16)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[0].dinq1/CK
  Location pin: SLICE_X0Y76.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 8.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: ddrsp0.ddrc/sdi_data(16)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[3].dinq1/CK
  Location pin: SLICE_X0Y76.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 8.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: ddrsp0.ddrc/sdi_data(16)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[3].dinq1/CK
  Location pin: SLICE_X0Y76.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 8.348ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: ddrsp0.ddrc/sdi_data(16)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[3].dinq1/CK
  Location pin: SLICE_X0Y76.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 8.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: ddrsp0.ddrc/sdi_data(18)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[2].dinq1/CK
  Location pin: SLICE_X0Y87.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 8.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: ddrsp0.ddrc/sdi_data(18)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[2].dinq1/CK
  Location pin: SLICE_X0Y87.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 8.348ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: ddrsp0.ddrc/sdi_data(18)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[2].dinq1/CK
  Location pin: SLICE_X0Y87.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 8.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: ddrsp0.ddrc/sdi_data(17)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[1].dinq1/CK
  Location pin: SLICE_X0Y74.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 8.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: ddrsp0.ddrc/sdi_data(17)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[1].dinq1/CK
  Location pin: SLICE_X0Y74.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 8.348ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: ddrsp0.ddrc/sdi_data(17)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[1].dinq1/CK
  Location pin: SLICE_X0Y74.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 8.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: ddrsp0.ddrc/sdi_data(26)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[10].dinq1/CK
  Location pin: SLICE_X2Y107.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 8.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: ddrsp0.ddrc/sdi_data(26)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[10].dinq1/CK
  Location pin: SLICE_X2Y107.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 8.348ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: ddrsp0.ddrc/sdi_data(26)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[10].dinq1/CK
  Location pin: SLICE_X2Y107.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 8.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: ddrsp0.ddrc/sdi_data(22)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[6].dinq1/CK
  Location pin: SLICE_X2Y84.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 8.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: ddrsp0.ddrc/sdi_data(22)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[6].dinq1/CK
  Location pin: SLICE_X2Y84.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 8.348ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: ddrsp0.ddrc/sdi_data(22)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[6].dinq1/CK
  Location pin: SLICE_X2Y84.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 8.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: ddrsp0.ddrc/sdi_data(23)/CLK
  Logical resource: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/ddgen[7].dinq1/CK
  Location pin: SLICE_X2Y72.CLK
  Clock network: ddrsp0.ddrc/ddr_phy0/ddr_phy0/xc3se.ddr_phy0/rclk90b
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 10 ns BEFORE COMP "erx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -1.503ns.
--------------------------------------------------------------------------------
Slack:                  11.503ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               erx_er (PAD)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.er (FF)
  Destination Clock:    ethi_rx_clk rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      6.768ns (Levels of Logic = 0)
  Clock Path Delay:     8.271ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: erx_er to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U14.ICLK1            Tiopickd              6.768   erx_er
                                                       erx_er
                                                       eth0.erxer_pad/xcv.x0/ttl0.ip
                                                       erx_er.IFD_DELAY
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.er
    -------------------------------------------------  ---------------------------
    Total                                      6.768ns (6.768ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: erx_clk to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V3.I                 Tiopi                 1.466   erx_clk
                                                       erx_clk
                                                       eth0.erxc_pad/xcv.x0/ttl0.ip
    BUFGMUX_X2Y10.I0     net (fanout=1)        5.196   ethi_rx_clk1
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   ethi_rx_clk_BUFG
                                                       ethi_rx_clk_BUFG.GCLKMUX
                                                       ethi_rx_clk_BUFG
    U14.ICLK1            net (fanout=133)      0.443   ethi_rx_clk
    -------------------------------------------------  ---------------------------
    Total                                      8.271ns (2.632ns logic, 5.639ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  11.503ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               erxd(3) (PAD)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_3 (FF)
  Destination Clock:    ethi_rx_clk rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      6.768ns (Levels of Logic = 0)
  Clock Path Delay:     8.271ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: erxd(3) to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V14.ICLK1            Tiopickd              6.768   erxd(3)
                                                       erxd(3)
                                                       eth0.erxd_pad/v[3].x0/xcv.x0/ttl0.ip
                                                       erxd(3).IFD_DELAY
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_3
    -------------------------------------------------  ---------------------------
    Total                                      6.768ns (6.768ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: erx_clk to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V3.I                 Tiopi                 1.466   erx_clk
                                                       erx_clk
                                                       eth0.erxc_pad/xcv.x0/ttl0.ip
    BUFGMUX_X2Y10.I0     net (fanout=1)        5.196   ethi_rx_clk1
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   ethi_rx_clk_BUFG
                                                       ethi_rx_clk_BUFG.GCLKMUX
                                                       ethi_rx_clk_BUFG
    V14.ICLK1            net (fanout=133)      0.443   ethi_rx_clk
    -------------------------------------------------  ---------------------------
    Total                                      8.271ns (2.632ns logic, 5.639ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  11.516ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               erxd(1) (PAD)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_1 (FF)
  Destination Clock:    ethi_rx_clk rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      6.768ns (Levels of Logic = 0)
  Clock Path Delay:     8.284ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: erxd(1) to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T11.ICLK1            Tiopickd              6.768   erxd(1)
                                                       erxd(1)
                                                       eth0.erxd_pad/v[1].x0/xcv.x0/ttl0.ip
                                                       erxd(1).IFD_DELAY
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_1
    -------------------------------------------------  ---------------------------
    Total                                      6.768ns (6.768ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: erx_clk to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V3.I                 Tiopi                 1.466   erx_clk
                                                       erx_clk
                                                       eth0.erxc_pad/xcv.x0/ttl0.ip
    BUFGMUX_X2Y10.I0     net (fanout=1)        5.196   ethi_rx_clk1
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   ethi_rx_clk_BUFG
                                                       ethi_rx_clk_BUFG.GCLKMUX
                                                       ethi_rx_clk_BUFG
    T11.ICLK1            net (fanout=133)      0.456   ethi_rx_clk
    -------------------------------------------------  ---------------------------
    Total                                      8.284ns (2.632ns logic, 5.652ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  11.516ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               erxd(2) (PAD)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_2 (FF)
  Destination Clock:    ethi_rx_clk rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      6.768ns (Levels of Logic = 0)
  Clock Path Delay:     8.284ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: erxd(2) to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U11.ICLK1            Tiopickd              6.768   erxd(2)
                                                       erxd(2)
                                                       eth0.erxd_pad/v[2].x0/xcv.x0/ttl0.ip
                                                       erxd(2).IFD_DELAY
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_2
    -------------------------------------------------  ---------------------------
    Total                                      6.768ns (6.768ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: erx_clk to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V3.I                 Tiopi                 1.466   erx_clk
                                                       erx_clk
                                                       eth0.erxc_pad/xcv.x0/ttl0.ip
    BUFGMUX_X2Y10.I0     net (fanout=1)        5.196   ethi_rx_clk1
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   ethi_rx_clk_BUFG
                                                       ethi_rx_clk_BUFG.GCLKMUX
                                                       ethi_rx_clk_BUFG
    U11.ICLK1            net (fanout=133)      0.456   ethi_rx_clk
    -------------------------------------------------  ---------------------------
    Total                                      8.284ns (2.632ns logic, 5.652ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  11.520ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               erxd(0) (PAD)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_0 (FF)
  Destination Clock:    ethi_rx_clk rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      6.768ns (Levels of Logic = 0)
  Clock Path Delay:     8.288ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: erxd(0) to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V8.ICLK1             Tiopickd              6.768   erxd(0)
                                                       erxd(0)
                                                       eth0.erxd_pad/v[0].x0/xcv.x0/ttl0.ip
                                                       erxd(0).IFD_DELAY
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_0
    -------------------------------------------------  ---------------------------
    Total                                      6.768ns (6.768ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: erx_clk to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V3.I                 Tiopi                 1.466   erx_clk
                                                       erx_clk
                                                       eth0.erxc_pad/xcv.x0/ttl0.ip
    BUFGMUX_X2Y10.I0     net (fanout=1)        5.196   ethi_rx_clk1
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   ethi_rx_clk_BUFG
                                                       ethi_rx_clk_BUFG.GCLKMUX
                                                       ethi_rx_clk_BUFG
    V8.ICLK1             net (fanout=133)      0.460   ethi_rx_clk
    -------------------------------------------------  ---------------------------
    Total                                      8.288ns (2.632ns logic, 5.656ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  11.526ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               erx_dv (PAD)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination Clock:    ethi_rx_clk rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      6.768ns (Levels of Logic = 0)
  Clock Path Delay:     8.294ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: erx_dv to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V2.ICLK1             Tiopickd              6.768   erx_dv
                                                       erx_dv
                                                       eth0.erxdv_pad/xcv.x0/ttl0.ip
                                                       erx_dv.IFD_DELAY
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    -------------------------------------------------  ---------------------------
    Total                                      6.768ns (6.768ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: erx_clk to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V3.I                 Tiopi                 1.466   erx_clk
                                                       erx_clk
                                                       eth0.erxc_pad/xcv.x0/ttl0.ip
    BUFGMUX_X2Y10.I0     net (fanout=1)        5.196   ethi_rx_clk1
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   ethi_rx_clk_BUFG
                                                       ethi_rx_clk_BUFG.GCLKMUX
                                                       ethi_rx_clk_BUFG
    V2.ICLK1             net (fanout=133)      0.466   ethi_rx_clk
    -------------------------------------------------  ---------------------------
    Total                                      8.294ns (2.632ns logic, 5.662ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 20 ns AFTER COMP "etx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.314ns.
--------------------------------------------------------------------------------
Slack:                  7.686ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_1 (FF)
  Destination:          etxd(1) (PAD)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.912ns (Levels of Logic = 0)
  Clock Path Delay:     9.402ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: etx_clk to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.726   etx_clk
                                                       etx_clk
                                                       eth0.etxc_pad/xcv.x0/ttl0.ip
    BUFGMUX_X1Y10.I0     net (fanout=1)        5.692   ethi_tx_clk1
    BUFGMUX_X1Y10.O      Tgi0o                 1.457   ethi_tx_clk_BUFG
                                                       ethi_tx_clk_BUFG.GCLKMUX
                                                       ethi_tx_clk_BUFG
    T15.OTCLK1           net (fanout=158)      0.527   ethi_tx_clk
    -------------------------------------------------  ---------------------------
    Total                                      9.402ns (3.183ns logic, 6.219ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_1 to etxd(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T15.PAD              Tiockp                2.912   etxd(1)
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_1
                                                       eth0.etxd_pad/v[1].x0/xcv.x0/ttl0.slow0.op
                                                       etxd(1)
    -------------------------------------------------  ---------------------------
    Total                                      2.912ns (2.912ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  7.692ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en (FF)
  Destination:          etx_en (PAD)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.912ns (Levels of Logic = 0)
  Clock Path Delay:     9.396ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: etx_clk to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.726   etx_clk
                                                       etx_clk
                                                       eth0.etxc_pad/xcv.x0/ttl0.ip
    BUFGMUX_X1Y10.I0     net (fanout=1)        5.692   ethi_tx_clk1
    BUFGMUX_X1Y10.O      Tgi0o                 1.457   ethi_tx_clk_BUFG
                                                       ethi_tx_clk_BUFG.GCLKMUX
                                                       ethi_tx_clk_BUFG
    P16.OTCLK1           net (fanout=158)      0.521   ethi_tx_clk
    -------------------------------------------------  ---------------------------
    Total                                      9.396ns (3.183ns logic, 6.213ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en to etx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P16.PAD              Tiockp                2.912   etx_en
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
                                                       eth0.etxen_pad/xcv.x0/ttl0.slow0.op
                                                       etx_en
    -------------------------------------------------  ---------------------------
    Total                                      2.912ns (2.912ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  7.692ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_0 (FF)
  Destination:          etxd(0) (PAD)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.912ns (Levels of Logic = 0)
  Clock Path Delay:     9.396ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: etx_clk to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.726   etx_clk
                                                       etx_clk
                                                       eth0.etxc_pad/xcv.x0/ttl0.ip
    BUFGMUX_X1Y10.I0     net (fanout=1)        5.692   ethi_tx_clk1
    BUFGMUX_X1Y10.O      Tgi0o                 1.457   ethi_tx_clk_BUFG
                                                       ethi_tx_clk_BUFG.GCLKMUX
                                                       ethi_tx_clk_BUFG
    R11.OTCLK1           net (fanout=158)      0.521   ethi_tx_clk
    -------------------------------------------------  ---------------------------
    Total                                      9.396ns (3.183ns logic, 6.213ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_0 to etxd(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R11.PAD              Tiockp                2.912   etxd(0)
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_0
                                                       eth0.etxd_pad/v[0].x0/xcv.x0/ttl0.slow0.op
                                                       etxd(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.912ns (2.912ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  7.700ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2 (FF)
  Destination:          etxd(2) (PAD)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.912ns (Levels of Logic = 0)
  Clock Path Delay:     9.388ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: etx_clk to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.726   etx_clk
                                                       etx_clk
                                                       eth0.etxc_pad/xcv.x0/ttl0.ip
    BUFGMUX_X1Y10.I0     net (fanout=1)        5.692   ethi_tx_clk1
    BUFGMUX_X1Y10.O      Tgi0o                 1.457   ethi_tx_clk_BUFG
                                                       ethi_tx_clk_BUFG.GCLKMUX
                                                       ethi_tx_clk_BUFG
    R5.OTCLK1            net (fanout=158)      0.513   ethi_tx_clk
    -------------------------------------------------  ---------------------------
    Total                                      9.388ns (3.183ns logic, 6.205ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2 to etxd(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R5.PAD               Tiockp                2.912   etxd(2)
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_2
                                                       eth0.etxd_pad/v[2].x0/xcv.x0/ttl0.slow0.op
                                                       etxd(2)
    -------------------------------------------------  ---------------------------
    Total                                      2.912ns (2.912ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  7.700ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3 (FF)
  Destination:          etxd(3) (PAD)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.912ns (Levels of Logic = 0)
  Clock Path Delay:     9.388ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: etx_clk to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.726   etx_clk
                                                       etx_clk
                                                       eth0.etxc_pad/xcv.x0/ttl0.ip
    BUFGMUX_X1Y10.I0     net (fanout=1)        5.692   ethi_tx_clk1
    BUFGMUX_X1Y10.O      Tgi0o                 1.457   ethi_tx_clk_BUFG
                                                       ethi_tx_clk_BUFG.GCLKMUX
                                                       ethi_tx_clk_BUFG
    T5.OTCLK1            net (fanout=158)      0.513   ethi_tx_clk
    -------------------------------------------------  ---------------------------
    Total                                      9.388ns (3.183ns logic, 6.205ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3 to etxd(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T5.PAD               Tiockp                2.912   etxd(3)
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_3
                                                       eth0.etxd_pad/v[3].x0/xcv.x0/ttl0.slow0.op
                                                       etxd(3)
    -------------------------------------------------  ---------------------------
    Total                                      2.912ns (2.912ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 8 ns BEFORE COMP "etx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.794ns.
--------------------------------------------------------------------------------
Slack:                  8.794ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               erx_col (PAD)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.col_0 (FF)
  Destination Clock:    ethi_tx_clk rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      6.768ns (Levels of Logic = 0)
  Clock Path Delay:     7.562ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: erx_col to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.col_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U6.ICLK1             Tiopickd              6.768   erx_col
                                                       erx_col
                                                       eth0.erxco_pad/xcv.x0/ttl0.ip
                                                       erx_col.IFD_DELAY
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.col_0
    -------------------------------------------------  ---------------------------
    Total                                      6.768ns (6.768ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: etx_clk to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.col_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.466   etx_clk
                                                       etx_clk
                                                       eth0.etxc_pad/xcv.x0/ttl0.ip
    BUFGMUX_X1Y10.I0     net (fanout=1)        4.553   ethi_tx_clk1
    BUFGMUX_X1Y10.O      Tgi0o                 1.166   ethi_tx_clk_BUFG
                                                       ethi_tx_clk_BUFG.GCLKMUX
                                                       ethi_tx_clk_BUFG
    U6.ICLK1             net (fanout=158)      0.377   ethi_tx_clk
    -------------------------------------------------  ---------------------------
    Total                                      7.562ns (2.632ns logic, 4.930ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  8.802ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               erx_crs (PAD)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crs_0 (FF)
  Destination Clock:    ethi_tx_clk rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      6.768ns (Levels of Logic = 0)
  Clock Path Delay:     7.570ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: erx_crs to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U13.ICLK1            Tiopickd              6.768   erx_crs
                                                       erx_crs
                                                       eth0.erxcr_pad/xcv.x0/ttl0.ip
                                                       erx_crs.IFD_DELAY
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crs_0
    -------------------------------------------------  ---------------------------
    Total                                      6.768ns (6.768ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: etx_clk to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.466   etx_clk
                                                       etx_clk
                                                       eth0.etxc_pad/xcv.x0/ttl0.ip
    BUFGMUX_X1Y10.I0     net (fanout=1)        4.553   ethi_tx_clk1
    BUFGMUX_X1Y10.O      Tgi0o                 1.166   ethi_tx_clk_BUFG
                                                       ethi_tx_clk_BUFG.GCLKMUX
                                                       ethi_tx_clk_BUFG
    U13.ICLK1            net (fanout=158)      0.385   ethi_tx_clk
    -------------------------------------------------  ---------------------------
    Total                                      7.570ns (2.632ns logic, 4.938ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for lclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|lclk                           |     20.000ns|      7.500ns|     46.458ns|            0|            1|            0|     19232876|
| clkgen0/xc3s.v/clk_x          |     10.000ns|      4.800ns|      9.664ns|            0|            0|            3|         4083|
|  ddrsp0.ddrc/ddr_phy0/ddr_phy0|     11.111ns|      6.000ns|     10.738ns|            0|            0|            3|         4080|
|  /xc3se.ddr_phy0/mclkfx       |             |             |             |             |             |             |             |
|   ddrsp0.ddrc/ddr_phy0/ddr_phy|     11.111ns|      5.103ns|          N/A|            0|            0|          177|            0|
|   0/xc3se.ddr_phy0/clk_0ro    |             |             |             |             |             |             |             |
|   ddrsp0.ddrc/ddr_phy0/ddr_phy|     11.111ns|     10.738ns|          N/A|            0|            0|         3903|            0|
|   0/xc3se.ddr_phy0/clk_270ro  |             |             |             |             |             |             |             |
| clkgen0/xc3s.v/clk0B          |     25.000ns|     58.072ns|          N/A|            1|            0|     19228790|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ddr_clk_fb
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ddr_clk_fb                  |     10.000ns|      4.800ns|      5.992ns|            0|            0|            0|           16|
| TS_ddrsp0_ddrc_ddr_phy0_ddr_ph|     10.000ns|      5.992ns|          N/A|            0|            0|           16|            0|
| y0_xc3se_ddr_phy0_rclk90      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

5 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock erx_clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
erx_dv      |   -1.526(R)|    6.229(R)|ethi_rx_clk       |   0.000|
erx_er      |   -1.503(R)|    6.202(R)|ethi_rx_clk       |   0.000|
erxd(0)     |   -1.520(R)|    6.221(R)|ethi_rx_clk       |   0.000|
erxd(1)     |   -1.516(R)|    6.217(R)|ethi_rx_clk       |   0.000|
erxd(2)     |   -1.516(R)|    6.217(R)|ethi_rx_clk       |   0.000|
erxd(3)     |   -1.503(R)|    6.202(R)|ethi_rx_clk       |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock etx_clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
erx_col     |   -0.794(R)|    5.320(R)|ethi_tx_clk       |   0.000|
erx_crs     |   -0.802(R)|    5.330(R)|ethi_tx_clk       |   0.000|
------------+------------+------------+------------------+--------+

Clock etx_clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
etx_en      |   12.308(R)|ethi_tx_clk       |   0.000|
etxd(0)     |   12.308(R)|ethi_tx_clk       |   0.000|
etxd(1)     |   12.314(R)|ethi_tx_clk       |   0.000|
etxd(2)     |   12.300(R)|ethi_tx_clk       |   0.000|
etxd(3)     |   12.300(R)|ethi_tx_clk       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50mhz      |   24.629|    3.828|    3.502|         |
ddr_clk_fb     |         |    6.024|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr_clk_fb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr_clk_fb     |         |         |    2.996|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock erx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
erx_clk        |   11.912|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock etx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
etx_clk        |   15.631|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = OUT 20 ns AFTER COMP "etx_clk";
Bus Skew: 0.014 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
etx_en                                         |       12.308|         0.008|
etxd(0)                                        |       12.308|         0.008|
etxd(1)                                        |       12.314|         0.014|
etxd(2)                                        |       12.300|         0.000|
etxd(3)                                        |       12.300|         0.000|
-----------------------------------------------+-------------+--------------+


Timing summary:
---------------

Timing errors: 22  Score: 17674  (Setup/Max: 17674, Hold: 0)

Constraints cover 19244880 paths, 49 nets, and 87649 connections

Design statistics:
   Minimum period:  58.072ns{1}   (Maximum frequency:  17.220MHz)
   Maximum path delay from/to any node:   6.024ns
   Maximum net delay:   2.103ns
   Minimum output required time after clock:  12.314ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 30 15:08:58 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 638 MB



