Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Dec  8 17:15:29 2025
| Host         : DESKTOP-VG1816S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  21          
TIMING-23  Warning   Combinational loop found       128         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (128)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (128)
-----------------------
 There are 128 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.681        0.000                      0                 4221        0.034        0.000                      0                 4221        4.500        0.000                       0                  2179  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
CLK_100MHZ  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_100MHZ          4.681        0.000                      0                 4221        0.034        0.000                      0                 4221        4.500        0.000                       0                  2179  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK_100MHZ                  
(none)                      CLK_100MHZ    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_100MHZ
  To Clock:  CLK_100MHZ

Setup :            0  Failing Endpoints,  Worst Slack        4.681ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.681ns  (required time - arrival time)
  Source:                 inst/l_counters[78].rc/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ rise@10.000ns - CLK_100MHZ rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.578ns (29.989%)  route 3.684ns (70.011%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.624     5.132    inst/l_counters[78].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  inst/l_counters[78].rc/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.456     5.588 r  inst/l_counters[78].rc/count_reg[1]/Q
                         net (fo=3, routed)           1.342     6.930    inst/counts[78]_30[1]
    SLICE_X7Y54          LUT4 (Prop_lut4_I3_O)        0.124     7.054 r  inst/LED_OBUF[14]_inst_i_36/O
                         net (fo=1, routed)           0.000     7.054    inst/LED_OBUF[14]_inst_i_36_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.586 r  inst/LED_OBUF[14]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.586    inst/LED_OBUF[14]_inst_i_20_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.700 r  inst/LED_OBUF[14]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.700    inst/LED_OBUF[14]_inst_i_11_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.814 r  inst/LED_OBUF[14]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.814    inst/LED_OBUF[14]_inst_i_2_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.928 r  inst/LED_OBUF[14]_inst_i_1/CO[3]
                         net (fo=2, routed)           2.342    10.270    inst/l_counters[6].rc/LED_OBUF[1]
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.124    10.394 r  inst/l_counters[6].rc/tx_data[6]_i_1/O
                         net (fo=1, routed)           0.000    10.394    inst_n_1
    SLICE_X7Y77          FDRE                                         r  tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.493    14.822    CLK_100MHZ_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  tx_data_reg[6]/C
                         clock pessimism              0.257    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X7Y77          FDRE (Setup_fdre_C_D)        0.031    15.074    tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -10.394    
  -------------------------------------------------------------------
                         slack                                  4.681    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 inst/l_counters[10].rc/sample_ticks_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/l_counters[10].rc/sample_ticks_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ rise@10.000ns - CLK_100MHZ rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.828ns (16.446%)  route 4.207ns (83.554%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.618     5.126    inst/l_counters[10].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  inst/l_counters[10].rc/sample_ticks_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  inst/l_counters[10].rc/sample_ticks_reg[15]/Q
                         net (fo=2, routed)           0.909     6.490    inst/l_counters[10].rc/sample_ticks_reg[15]
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.124     6.614 r  inst/l_counters[10].rc/sample_ticks[0]_i_15__12/O
                         net (fo=1, routed)           0.892     7.506    inst/l_counters[10].rc/sample_ticks[0]_i_15__12_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.630 r  inst/l_counters[10].rc/sample_ticks[0]_i_3__12/O
                         net (fo=2, routed)           1.338     8.968    inst/l_counters[10].rc/sample_ticks[0]_i_3__12_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124     9.092 r  inst/l_counters[10].rc/sample_ticks[0]_i_1__12/O
                         net (fo=32, routed)          1.068    10.161    inst/l_counters[10].rc/sample_ticks[0]_i_1__12_n_0
    SLICE_X7Y84          FDRE                                         r  inst/l_counters[10].rc/sample_ticks_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.501    14.830    inst/l_counters[10].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  inst/l_counters[10].rc/sample_ticks_reg[4]/C
                         clock pessimism              0.270    15.100    
                         clock uncertainty           -0.035    15.064    
    SLICE_X7Y84          FDRE (Setup_fdre_C_CE)      -0.205    14.859    inst/l_counters[10].rc/sample_ticks_reg[4]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 inst/l_counters[10].rc/sample_ticks_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/l_counters[10].rc/sample_ticks_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ rise@10.000ns - CLK_100MHZ rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.828ns (16.446%)  route 4.207ns (83.554%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.618     5.126    inst/l_counters[10].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  inst/l_counters[10].rc/sample_ticks_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  inst/l_counters[10].rc/sample_ticks_reg[15]/Q
                         net (fo=2, routed)           0.909     6.490    inst/l_counters[10].rc/sample_ticks_reg[15]
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.124     6.614 r  inst/l_counters[10].rc/sample_ticks[0]_i_15__12/O
                         net (fo=1, routed)           0.892     7.506    inst/l_counters[10].rc/sample_ticks[0]_i_15__12_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.630 r  inst/l_counters[10].rc/sample_ticks[0]_i_3__12/O
                         net (fo=2, routed)           1.338     8.968    inst/l_counters[10].rc/sample_ticks[0]_i_3__12_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124     9.092 r  inst/l_counters[10].rc/sample_ticks[0]_i_1__12/O
                         net (fo=32, routed)          1.068    10.161    inst/l_counters[10].rc/sample_ticks[0]_i_1__12_n_0
    SLICE_X7Y84          FDRE                                         r  inst/l_counters[10].rc/sample_ticks_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.501    14.830    inst/l_counters[10].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  inst/l_counters[10].rc/sample_ticks_reg[5]/C
                         clock pessimism              0.270    15.100    
                         clock uncertainty           -0.035    15.064    
    SLICE_X7Y84          FDRE (Setup_fdre_C_CE)      -0.205    14.859    inst/l_counters[10].rc/sample_ticks_reg[5]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 inst/l_counters[10].rc/sample_ticks_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/l_counters[10].rc/sample_ticks_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ rise@10.000ns - CLK_100MHZ rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.828ns (16.446%)  route 4.207ns (83.554%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.618     5.126    inst/l_counters[10].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  inst/l_counters[10].rc/sample_ticks_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  inst/l_counters[10].rc/sample_ticks_reg[15]/Q
                         net (fo=2, routed)           0.909     6.490    inst/l_counters[10].rc/sample_ticks_reg[15]
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.124     6.614 r  inst/l_counters[10].rc/sample_ticks[0]_i_15__12/O
                         net (fo=1, routed)           0.892     7.506    inst/l_counters[10].rc/sample_ticks[0]_i_15__12_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.630 r  inst/l_counters[10].rc/sample_ticks[0]_i_3__12/O
                         net (fo=2, routed)           1.338     8.968    inst/l_counters[10].rc/sample_ticks[0]_i_3__12_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124     9.092 r  inst/l_counters[10].rc/sample_ticks[0]_i_1__12/O
                         net (fo=32, routed)          1.068    10.161    inst/l_counters[10].rc/sample_ticks[0]_i_1__12_n_0
    SLICE_X7Y84          FDRE                                         r  inst/l_counters[10].rc/sample_ticks_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.501    14.830    inst/l_counters[10].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  inst/l_counters[10].rc/sample_ticks_reg[6]/C
                         clock pessimism              0.270    15.100    
                         clock uncertainty           -0.035    15.064    
    SLICE_X7Y84          FDRE (Setup_fdre_C_CE)      -0.205    14.859    inst/l_counters[10].rc/sample_ticks_reg[6]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 inst/l_counters[10].rc/sample_ticks_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/l_counters[10].rc/sample_ticks_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ rise@10.000ns - CLK_100MHZ rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.828ns (16.446%)  route 4.207ns (83.554%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.618     5.126    inst/l_counters[10].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  inst/l_counters[10].rc/sample_ticks_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  inst/l_counters[10].rc/sample_ticks_reg[15]/Q
                         net (fo=2, routed)           0.909     6.490    inst/l_counters[10].rc/sample_ticks_reg[15]
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.124     6.614 r  inst/l_counters[10].rc/sample_ticks[0]_i_15__12/O
                         net (fo=1, routed)           0.892     7.506    inst/l_counters[10].rc/sample_ticks[0]_i_15__12_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.630 r  inst/l_counters[10].rc/sample_ticks[0]_i_3__12/O
                         net (fo=2, routed)           1.338     8.968    inst/l_counters[10].rc/sample_ticks[0]_i_3__12_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124     9.092 r  inst/l_counters[10].rc/sample_ticks[0]_i_1__12/O
                         net (fo=32, routed)          1.068    10.161    inst/l_counters[10].rc/sample_ticks[0]_i_1__12_n_0
    SLICE_X7Y84          FDRE                                         r  inst/l_counters[10].rc/sample_ticks_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.501    14.830    inst/l_counters[10].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  inst/l_counters[10].rc/sample_ticks_reg[7]/C
                         clock pessimism              0.270    15.100    
                         clock uncertainty           -0.035    15.064    
    SLICE_X7Y84          FDRE (Setup_fdre_C_CE)      -0.205    14.859    inst/l_counters[10].rc/sample_ticks_reg[7]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 inst/l_counters[0].rc/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ rise@10.000ns - CLK_100MHZ rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 1.482ns (28.336%)  route 3.748ns (71.664%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.627     5.135    inst/l_counters[0].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  inst/l_counters[0].rc/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.591 r  inst/l_counters[0].rc/count_reg[10]/Q
                         net (fo=3, routed)           1.429     7.020    inst/counts[0]_27[10]
    SLICE_X7Y99          LUT4 (Prop_lut4_I0_O)        0.124     7.144 r  inst/LED_OBUF[0]_inst_i_27/O
                         net (fo=1, routed)           0.000     7.144    inst/LED_OBUF[0]_inst_i_27_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.694 r  inst/LED_OBUF[0]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.001     7.695    inst/LED_OBUF[0]_inst_i_11_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.809 r  inst/LED_OBUF[0]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.809    inst/LED_OBUF[0]_inst_i_2_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.923 r  inst/LED_OBUF[0]_inst_i_1/CO[3]
                         net (fo=2, routed)           2.318    10.241    inst/l_counters[0].rc/LED_OBUF[0]
    SLICE_X3Y82          LUT3 (Prop_lut3_I0_O)        0.124    10.365 r  inst/l_counters[0].rc/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000    10.365    inst_n_7
    SLICE_X3Y82          FDRE                                         r  tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.501    14.830    CLK_100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  tx_data_reg[0]/C
                         clock pessimism              0.271    15.101    
                         clock uncertainty           -0.035    15.065    
    SLICE_X3Y82          FDRE (Setup_fdre_C_D)        0.031    15.096    tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.839ns  (required time - arrival time)
  Source:                 inst/l_counters[10].rc/sample_ticks_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/l_counters[10].rc/sample_ticks_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ rise@10.000ns - CLK_100MHZ rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 0.828ns (16.919%)  route 4.066ns (83.081%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.618     5.126    inst/l_counters[10].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  inst/l_counters[10].rc/sample_ticks_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  inst/l_counters[10].rc/sample_ticks_reg[15]/Q
                         net (fo=2, routed)           0.909     6.490    inst/l_counters[10].rc/sample_ticks_reg[15]
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.124     6.614 r  inst/l_counters[10].rc/sample_ticks[0]_i_15__12/O
                         net (fo=1, routed)           0.892     7.506    inst/l_counters[10].rc/sample_ticks[0]_i_15__12_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.630 r  inst/l_counters[10].rc/sample_ticks[0]_i_3__12/O
                         net (fo=2, routed)           1.338     8.968    inst/l_counters[10].rc/sample_ticks[0]_i_3__12_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124     9.092 r  inst/l_counters[10].rc/sample_ticks[0]_i_1__12/O
                         net (fo=32, routed)          0.927    10.020    inst/l_counters[10].rc/sample_ticks[0]_i_1__12_n_0
    SLICE_X7Y83          FDRE                                         r  inst/l_counters[10].rc/sample_ticks_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.500    14.829    inst/l_counters[10].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  inst/l_counters[10].rc/sample_ticks_reg[0]/C
                         clock pessimism              0.270    15.099    
                         clock uncertainty           -0.035    15.063    
    SLICE_X7Y83          FDRE (Setup_fdre_C_CE)      -0.205    14.858    inst/l_counters[10].rc/sample_ticks_reg[0]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  4.839    

Slack (MET) :             4.839ns  (required time - arrival time)
  Source:                 inst/l_counters[10].rc/sample_ticks_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/l_counters[10].rc/sample_ticks_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ rise@10.000ns - CLK_100MHZ rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 0.828ns (16.919%)  route 4.066ns (83.081%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.618     5.126    inst/l_counters[10].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  inst/l_counters[10].rc/sample_ticks_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  inst/l_counters[10].rc/sample_ticks_reg[15]/Q
                         net (fo=2, routed)           0.909     6.490    inst/l_counters[10].rc/sample_ticks_reg[15]
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.124     6.614 r  inst/l_counters[10].rc/sample_ticks[0]_i_15__12/O
                         net (fo=1, routed)           0.892     7.506    inst/l_counters[10].rc/sample_ticks[0]_i_15__12_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.630 r  inst/l_counters[10].rc/sample_ticks[0]_i_3__12/O
                         net (fo=2, routed)           1.338     8.968    inst/l_counters[10].rc/sample_ticks[0]_i_3__12_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124     9.092 r  inst/l_counters[10].rc/sample_ticks[0]_i_1__12/O
                         net (fo=32, routed)          0.927    10.020    inst/l_counters[10].rc/sample_ticks[0]_i_1__12_n_0
    SLICE_X7Y83          FDRE                                         r  inst/l_counters[10].rc/sample_ticks_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.500    14.829    inst/l_counters[10].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  inst/l_counters[10].rc/sample_ticks_reg[1]/C
                         clock pessimism              0.270    15.099    
                         clock uncertainty           -0.035    15.063    
    SLICE_X7Y83          FDRE (Setup_fdre_C_CE)      -0.205    14.858    inst/l_counters[10].rc/sample_ticks_reg[1]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  4.839    

Slack (MET) :             4.839ns  (required time - arrival time)
  Source:                 inst/l_counters[10].rc/sample_ticks_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/l_counters[10].rc/sample_ticks_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ rise@10.000ns - CLK_100MHZ rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 0.828ns (16.919%)  route 4.066ns (83.081%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.618     5.126    inst/l_counters[10].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  inst/l_counters[10].rc/sample_ticks_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  inst/l_counters[10].rc/sample_ticks_reg[15]/Q
                         net (fo=2, routed)           0.909     6.490    inst/l_counters[10].rc/sample_ticks_reg[15]
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.124     6.614 r  inst/l_counters[10].rc/sample_ticks[0]_i_15__12/O
                         net (fo=1, routed)           0.892     7.506    inst/l_counters[10].rc/sample_ticks[0]_i_15__12_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.630 r  inst/l_counters[10].rc/sample_ticks[0]_i_3__12/O
                         net (fo=2, routed)           1.338     8.968    inst/l_counters[10].rc/sample_ticks[0]_i_3__12_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124     9.092 r  inst/l_counters[10].rc/sample_ticks[0]_i_1__12/O
                         net (fo=32, routed)          0.927    10.020    inst/l_counters[10].rc/sample_ticks[0]_i_1__12_n_0
    SLICE_X7Y83          FDRE                                         r  inst/l_counters[10].rc/sample_ticks_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.500    14.829    inst/l_counters[10].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  inst/l_counters[10].rc/sample_ticks_reg[2]/C
                         clock pessimism              0.270    15.099    
                         clock uncertainty           -0.035    15.063    
    SLICE_X7Y83          FDRE (Setup_fdre_C_CE)      -0.205    14.858    inst/l_counters[10].rc/sample_ticks_reg[2]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  4.839    

Slack (MET) :             4.839ns  (required time - arrival time)
  Source:                 inst/l_counters[10].rc/sample_ticks_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/l_counters[10].rc/sample_ticks_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ rise@10.000ns - CLK_100MHZ rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 0.828ns (16.919%)  route 4.066ns (83.081%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.618     5.126    inst/l_counters[10].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  inst/l_counters[10].rc/sample_ticks_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  inst/l_counters[10].rc/sample_ticks_reg[15]/Q
                         net (fo=2, routed)           0.909     6.490    inst/l_counters[10].rc/sample_ticks_reg[15]
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.124     6.614 r  inst/l_counters[10].rc/sample_ticks[0]_i_15__12/O
                         net (fo=1, routed)           0.892     7.506    inst/l_counters[10].rc/sample_ticks[0]_i_15__12_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.630 r  inst/l_counters[10].rc/sample_ticks[0]_i_3__12/O
                         net (fo=2, routed)           1.338     8.968    inst/l_counters[10].rc/sample_ticks[0]_i_3__12_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124     9.092 r  inst/l_counters[10].rc/sample_ticks[0]_i_1__12/O
                         net (fo=32, routed)          0.927    10.020    inst/l_counters[10].rc/sample_ticks[0]_i_1__12_n_0
    SLICE_X7Y83          FDRE                                         r  inst/l_counters[10].rc/sample_ticks_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.500    14.829    inst/l_counters[10].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  inst/l_counters[10].rc/sample_ticks_reg[3]/C
                         clock pessimism              0.270    15.099    
                         clock uncertainty           -0.035    15.063    
    SLICE_X7Y83          FDRE (Setup_fdre_C_CE)      -0.205    14.858    inst/l_counters[10].rc/sample_ticks_reg[3]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  4.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 inst/l_counters[0].rc/sample_ticks_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/l_counters[0].rc/sample_ticks_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ rise@0.000ns - CLK_100MHZ rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.371ns (71.360%)  route 0.149ns (28.640%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.594     1.462    inst/l_counters[0].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  inst/l_counters[0].rc/sample_ticks_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.626 f  inst/l_counters[0].rc/sample_ticks_reg[27]/Q
                         net (fo=2, routed)           0.148     1.775    inst/l_counters[0].rc/sample_ticks_reg[27]
    SLICE_X2Y99          LUT2 (Prop_lut2_I0_O)        0.045     1.820 r  inst/l_counters[0].rc/sample_ticks[24]_i_6__27/O
                         net (fo=1, routed)           0.000     1.820    inst/l_counters[0].rc/sample_ticks[24]_i_6__27_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.929 r  inst/l_counters[0].rc/sample_ticks_reg[24]_i_1__26/CO[3]
                         net (fo=1, routed)           0.001     1.929    inst/l_counters[0].rc/sample_ticks_reg[24]_i_1__26_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.982 r  inst/l_counters[0].rc/sample_ticks_reg[28]_i_1__26/O[0]
                         net (fo=1, routed)           0.000     1.982    inst/l_counters[0].rc/sample_ticks_reg[28]_i_1__26_n_7
    SLICE_X2Y100         FDRE                                         r  inst/l_counters[0].rc/sample_ticks_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.951     2.065    inst/l_counters[0].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  inst/l_counters[0].rc/sample_ticks_reg[28]/C
                         clock pessimism             -0.250     1.815    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.949    inst/l_counters[0].rc/sample_ticks_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 inst/l_counters[0].rc/sample_ticks_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/l_counters[0].rc/sample_ticks_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ rise@0.000ns - CLK_100MHZ rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.384ns (72.058%)  route 0.149ns (27.942%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.594     1.462    inst/l_counters[0].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  inst/l_counters[0].rc/sample_ticks_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.626 f  inst/l_counters[0].rc/sample_ticks_reg[27]/Q
                         net (fo=2, routed)           0.148     1.775    inst/l_counters[0].rc/sample_ticks_reg[27]
    SLICE_X2Y99          LUT2 (Prop_lut2_I0_O)        0.045     1.820 r  inst/l_counters[0].rc/sample_ticks[24]_i_6__27/O
                         net (fo=1, routed)           0.000     1.820    inst/l_counters[0].rc/sample_ticks[24]_i_6__27_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.929 r  inst/l_counters[0].rc/sample_ticks_reg[24]_i_1__26/CO[3]
                         net (fo=1, routed)           0.001     1.929    inst/l_counters[0].rc/sample_ticks_reg[24]_i_1__26_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.995 r  inst/l_counters[0].rc/sample_ticks_reg[28]_i_1__26/O[2]
                         net (fo=1, routed)           0.000     1.995    inst/l_counters[0].rc/sample_ticks_reg[28]_i_1__26_n_5
    SLICE_X2Y100         FDRE                                         r  inst/l_counters[0].rc/sample_ticks_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.951     2.065    inst/l_counters[0].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  inst/l_counters[0].rc/sample_ticks_reg[30]/C
                         clock pessimism             -0.250     1.815    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.949    inst/l_counters[0].rc/sample_ticks_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 inst/l_counters[0].rc/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/l_counters[0].rc/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ rise@0.000ns - CLK_100MHZ rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.853%)  route 0.118ns (23.147%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.594     1.462    inst/l_counters[0].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  inst/l_counters[0].rc/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.603 r  inst/l_counters[0].rc/count_reg[12]/Q
                         net (fo=3, routed)           0.117     1.721    inst/l_counters[0].rc/count[12]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.918 r  inst/l_counters[0].rc/count_reg[12]_i_1__26/CO[3]
                         net (fo=1, routed)           0.001     1.918    inst/l_counters[0].rc/count_reg[12]_i_1__26_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.972 r  inst/l_counters[0].rc/count_reg[16]_i_1__26/O[0]
                         net (fo=1, routed)           0.000     1.972    inst/l_counters[0].rc/count_reg[16]_i_1__26_n_7
    SLICE_X1Y100         FDRE                                         r  inst/l_counters[0].rc/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.951     2.065    inst/l_counters[0].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  inst/l_counters[0].rc/count_reg[16]/C
                         clock pessimism             -0.250     1.815    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.920    inst/l_counters[0].rc/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 inst/l_counters[0].rc/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/l_counters[0].rc/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ rise@0.000ns - CLK_100MHZ rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.342%)  route 0.118ns (22.658%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.594     1.462    inst/l_counters[0].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  inst/l_counters[0].rc/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.603 r  inst/l_counters[0].rc/count_reg[12]/Q
                         net (fo=3, routed)           0.117     1.721    inst/l_counters[0].rc/count[12]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.918 r  inst/l_counters[0].rc/count_reg[12]_i_1__26/CO[3]
                         net (fo=1, routed)           0.001     1.918    inst/l_counters[0].rc/count_reg[12]_i_1__26_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.983 r  inst/l_counters[0].rc/count_reg[16]_i_1__26/O[2]
                         net (fo=1, routed)           0.000     1.983    inst/l_counters[0].rc/count_reg[16]_i_1__26_n_5
    SLICE_X1Y100         FDRE                                         r  inst/l_counters[0].rc/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.951     2.065    inst/l_counters[0].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  inst/l_counters[0].rc/count_reg[18]/C
                         clock pessimism             -0.250     1.815    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.920    inst/l_counters[0].rc/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 inst/l_counters[0].rc/sample_ticks_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/l_counters[0].rc/sample_ticks_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ rise@0.000ns - CLK_100MHZ rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.407ns (73.214%)  route 0.149ns (26.786%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.594     1.462    inst/l_counters[0].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  inst/l_counters[0].rc/sample_ticks_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.626 f  inst/l_counters[0].rc/sample_ticks_reg[27]/Q
                         net (fo=2, routed)           0.148     1.775    inst/l_counters[0].rc/sample_ticks_reg[27]
    SLICE_X2Y99          LUT2 (Prop_lut2_I0_O)        0.045     1.820 r  inst/l_counters[0].rc/sample_ticks[24]_i_6__27/O
                         net (fo=1, routed)           0.000     1.820    inst/l_counters[0].rc/sample_ticks[24]_i_6__27_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.929 r  inst/l_counters[0].rc/sample_ticks_reg[24]_i_1__26/CO[3]
                         net (fo=1, routed)           0.001     1.929    inst/l_counters[0].rc/sample_ticks_reg[24]_i_1__26_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.018 r  inst/l_counters[0].rc/sample_ticks_reg[28]_i_1__26/O[1]
                         net (fo=1, routed)           0.000     2.018    inst/l_counters[0].rc/sample_ticks_reg[28]_i_1__26_n_6
    SLICE_X2Y100         FDRE                                         r  inst/l_counters[0].rc/sample_ticks_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.951     2.065    inst/l_counters[0].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  inst/l_counters[0].rc/sample_ticks_reg[29]/C
                         clock pessimism             -0.250     1.815    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.949    inst/l_counters[0].rc/sample_ticks_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 inst/l_counters[64].rc/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/l_counters[64].rc/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ rise@0.000ns - CLK_100MHZ rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.572%)  route 0.134ns (25.428%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.594     1.462    inst/l_counters[64].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  inst/l_counters[64].rc/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.603 r  inst/l_counters[64].rc/count_reg[14]/Q
                         net (fo=3, routed)           0.134     1.737    inst/l_counters[64].rc/count[14]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.897 r  inst/l_counters[64].rc/count_reg[12]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     1.897    inst/l_counters[64].rc/count_reg[12]_i_1__6_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.936 r  inst/l_counters[64].rc/count_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.937    inst/l_counters[64].rc/count_reg[16]_i_1__6_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.991 r  inst/l_counters[64].rc/count_reg[20]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     1.991    inst/l_counters[64].rc/count_reg[20]_i_1__6_n_7
    SLICE_X0Y100         FDRE                                         r  inst/l_counters[64].rc/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.951     2.065    inst/l_counters[64].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  inst/l_counters[64].rc/count_reg[20]/C
                         clock pessimism             -0.250     1.815    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.920    inst/l_counters[64].rc/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 inst/l_counters[0].rc/sample_ticks_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/l_counters[0].rc/sample_ticks_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ rise@0.000ns - CLK_100MHZ rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.409ns (73.310%)  route 0.149ns (26.689%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.594     1.462    inst/l_counters[0].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  inst/l_counters[0].rc/sample_ticks_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.626 f  inst/l_counters[0].rc/sample_ticks_reg[27]/Q
                         net (fo=2, routed)           0.148     1.775    inst/l_counters[0].rc/sample_ticks_reg[27]
    SLICE_X2Y99          LUT2 (Prop_lut2_I0_O)        0.045     1.820 r  inst/l_counters[0].rc/sample_ticks[24]_i_6__27/O
                         net (fo=1, routed)           0.000     1.820    inst/l_counters[0].rc/sample_ticks[24]_i_6__27_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.929 r  inst/l_counters[0].rc/sample_ticks_reg[24]_i_1__26/CO[3]
                         net (fo=1, routed)           0.001     1.929    inst/l_counters[0].rc/sample_ticks_reg[24]_i_1__26_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.020 r  inst/l_counters[0].rc/sample_ticks_reg[28]_i_1__26/O[3]
                         net (fo=1, routed)           0.000     2.020    inst/l_counters[0].rc/sample_ticks_reg[28]_i_1__26_n_4
    SLICE_X2Y100         FDRE                                         r  inst/l_counters[0].rc/sample_ticks_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.951     2.065    inst/l_counters[0].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  inst/l_counters[0].rc/sample_ticks_reg[31]/C
                         clock pessimism             -0.250     1.815    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.949    inst/l_counters[0].rc/sample_ticks_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 inst/l_counters[64].rc/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/l_counters[64].rc/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ rise@0.000ns - CLK_100MHZ rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.091%)  route 0.134ns (24.909%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.594     1.462    inst/l_counters[64].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  inst/l_counters[64].rc/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.603 r  inst/l_counters[64].rc/count_reg[14]/Q
                         net (fo=3, routed)           0.134     1.737    inst/l_counters[64].rc/count[14]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.897 r  inst/l_counters[64].rc/count_reg[12]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     1.897    inst/l_counters[64].rc/count_reg[12]_i_1__6_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.936 r  inst/l_counters[64].rc/count_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.937    inst/l_counters[64].rc/count_reg[16]_i_1__6_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.002 r  inst/l_counters[64].rc/count_reg[20]_i_1__6/O[2]
                         net (fo=1, routed)           0.000     2.002    inst/l_counters[64].rc/count_reg[20]_i_1__6_n_5
    SLICE_X0Y100         FDRE                                         r  inst/l_counters[64].rc/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.951     2.065    inst/l_counters[64].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  inst/l_counters[64].rc/count_reg[22]/C
                         clock pessimism             -0.250     1.815    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.920    inst/l_counters[64].rc/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 inst/l_counters[0].rc/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/l_counters[0].rc/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ rise@0.000ns - CLK_100MHZ rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.379%)  route 0.118ns (21.621%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.594     1.462    inst/l_counters[0].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  inst/l_counters[0].rc/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.603 r  inst/l_counters[0].rc/count_reg[12]/Q
                         net (fo=3, routed)           0.117     1.721    inst/l_counters[0].rc/count[12]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.918 r  inst/l_counters[0].rc/count_reg[12]_i_1__26/CO[3]
                         net (fo=1, routed)           0.001     1.918    inst/l_counters[0].rc/count_reg[12]_i_1__26_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.008 r  inst/l_counters[0].rc/count_reg[16]_i_1__26/O[1]
                         net (fo=1, routed)           0.000     2.008    inst/l_counters[0].rc/count_reg[16]_i_1__26_n_6
    SLICE_X1Y100         FDRE                                         r  inst/l_counters[0].rc/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.951     2.065    inst/l_counters[0].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  inst/l_counters[0].rc/count_reg[17]/C
                         clock pessimism             -0.250     1.815    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.920    inst/l_counters[0].rc/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 inst/l_counters[0].rc/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/l_counters[0].rc/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ rise@0.000ns - CLK_100MHZ rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.379%)  route 0.118ns (21.621%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.594     1.462    inst/l_counters[0].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  inst/l_counters[0].rc/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.603 r  inst/l_counters[0].rc/count_reg[12]/Q
                         net (fo=3, routed)           0.117     1.721    inst/l_counters[0].rc/count[12]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.918 r  inst/l_counters[0].rc/count_reg[12]_i_1__26/CO[3]
                         net (fo=1, routed)           0.001     1.918    inst/l_counters[0].rc/count_reg[12]_i_1__26_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.008 r  inst/l_counters[0].rc/count_reg[16]_i_1__26/O[3]
                         net (fo=1, routed)           0.000     2.008    inst/l_counters[0].rc/count_reg[16]_i_1__26_n_4
    SLICE_X1Y100         FDRE                                         r  inst/l_counters[0].rc/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.951     2.065    inst/l_counters[0].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  inst/l_counters[0].rc/count_reg[19]/C
                         clock pessimism             -0.250     1.815    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.920    inst/l_counters[0].rc/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82    send_high_byte_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82    tx_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82    tx_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y81    tx_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y81    tx_data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79    tx_data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y77    tx_data_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y77    tx_data_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79    tx_data_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82    send_high_byte_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82    send_high_byte_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82    tx_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82    tx_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82    tx_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82    tx_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81    tx_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81    tx_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81    tx_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81    tx_data_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82    send_high_byte_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82    send_high_byte_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82    tx_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82    tx_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82    tx_data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82    tx_data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81    tx_data_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81    tx_data_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81    tx_data_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81    tx_data_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_100MHZ
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst/l_counters[4].rc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.304ns  (logic 5.081ns (54.604%)  route 4.224ns (45.396%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.535     5.043    inst/l_counters[4].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X30Y73         FDRE                                         r  inst/l_counters[4].rc/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518     5.561 r  inst/l_counters[4].rc/count_reg[2]/Q
                         net (fo=3, routed)           1.432     6.993    inst/counts[4]_19[2]
    SLICE_X29Y75         LUT4 (Prop_lut4_I0_O)        0.124     7.117 r  inst/LED_OBUF[4]_inst_i_35/O
                         net (fo=1, routed)           0.000     7.117    inst/LED_OBUF[4]_inst_i_35_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.667 r  inst/LED_OBUF[4]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.667    inst/LED_OBUF[4]_inst_i_20_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.781 r  inst/LED_OBUF[4]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.781    inst/LED_OBUF[4]_inst_i_11_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  inst/LED_OBUF[4]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.895    inst/LED_OBUF[4]_inst_i_2_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  inst/LED_OBUF[4]_inst_i_1/CO[3]
                         net (fo=2, routed)           2.792    10.801    LED_OBUF[4]
    D16                  OBUF (Prop_obuf_I_O)         3.547    14.347 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.347    LED[4]
    D16                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/l_counters[77].rc/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.213ns  (logic 4.870ns (52.857%)  route 4.343ns (47.143%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.555     5.063    inst/l_counters[77].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X9Y60          FDRE                                         r  inst/l_counters[77].rc/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.456     5.519 r  inst/l_counters[77].rc/count_reg[10]/Q
                         net (fo=3, routed)           1.385     6.904    inst/counts[77]_29[10]
    SLICE_X10Y62         LUT4 (Prop_lut4_I1_O)        0.124     7.028 r  inst/LED_OBUF[13]_inst_i_27/O
                         net (fo=1, routed)           0.000     7.028    inst/LED_OBUF[13]_inst_i_27_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.561 r  inst/LED_OBUF[13]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.561    inst/LED_OBUF[13]_inst_i_11_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.678 r  inst/LED_OBUF[13]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.678    inst/LED_OBUF[13]_inst_i_2_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.795 r  inst/LED_OBUF[13]_inst_i_1/CO[3]
                         net (fo=2, routed)           2.958    10.753    LED_OBUF[13]
    D18                  OBUF (Prop_obuf_I_O)         3.523    14.276 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.276    LED[13]
    D18                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/l_counters[69].rc/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.994ns  (logic 4.832ns (53.726%)  route 4.162ns (46.274%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.625     5.133    inst/l_counters[69].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  inst/l_counters[69].rc/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  inst/l_counters[69].rc/count_reg[4]/Q
                         net (fo=3, routed)           1.663     7.252    inst/counts[69]_2[4]
    SLICE_X12Y59         LUT4 (Prop_lut4_I1_O)        0.124     7.376 r  inst/LED_OBUF[5]_inst_i_34/O
                         net (fo=1, routed)           0.000     7.376    inst/LED_OBUF[5]_inst_i_34_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.756 r  inst/LED_OBUF[5]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.756    inst/LED_OBUF[5]_inst_i_20_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.873 r  inst/LED_OBUF[5]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.873    inst/LED_OBUF[5]_inst_i_11_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.990 r  inst/LED_OBUF[5]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.990    inst/LED_OBUF[5]_inst_i_2_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.107 r  inst/LED_OBUF[5]_inst_i_1/CO[3]
                         net (fo=2, routed)           2.498    10.606    LED_OBUF[5]
    F18                  OBUF (Prop_obuf_I_O)         3.521    14.127 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.127    LED[5]
    F18                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/l_counters[76].rc/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.033ns  (logic 4.721ns (52.261%)  route 4.312ns (47.739%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.540     5.048    inst/l_counters[76].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y72          FDRE                                         r  inst/l_counters[76].rc/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.518     5.566 r  inst/l_counters[76].rc/count_reg[27]/Q
                         net (fo=3, routed)           1.360     6.926    inst/counts[76]_28[27]
    SLICE_X9Y69          LUT4 (Prop_lut4_I3_O)        0.124     7.050 r  inst/LED_OBUF[12]_inst_i_9/O
                         net (fo=1, routed)           0.000     7.050    inst/LED_OBUF[12]_inst_i_9_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.600 r  inst/LED_OBUF[12]_inst_i_1/CO[3]
                         net (fo=2, routed)           2.952    10.552    LED_OBUF[12]
    C18                  OBUF (Prop_obuf_I_O)         3.529    14.081 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.081    LED[12]
    C18                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/l_counters[8].rc/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.912ns  (logic 4.856ns (54.493%)  route 4.056ns (45.507%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.621     5.129    inst/l_counters[8].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  inst/l_counters[8].rc/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  inst/l_counters[8].rc/count_reg[4]/Q
                         net (fo=3, routed)           1.564     7.149    inst/counts[8]_15[4]
    SLICE_X6Y86          LUT4 (Prop_lut4_I0_O)        0.124     7.273 r  inst/LED_OBUF[8]_inst_i_34/O
                         net (fo=1, routed)           0.000     7.273    inst/LED_OBUF[8]_inst_i_34_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.653 r  inst/LED_OBUF[8]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.653    inst/LED_OBUF[8]_inst_i_20_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.770 r  inst/LED_OBUF[8]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.770    inst/LED_OBUF[8]_inst_i_11_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.887 r  inst/LED_OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.887    inst/LED_OBUF[8]_inst_i_2_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.004 r  inst/LED_OBUF[8]_inst_i_1/CO[3]
                         net (fo=2, routed)           2.491    10.495    LED_OBUF[8]
    C17                  OBUF (Prop_obuf_I_O)         3.545    14.041 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.041    LED[8]
    C17                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/l_counters[6].rc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.971ns  (logic 5.003ns (55.762%)  route 3.969ns (44.238%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.548     5.056    inst/l_counters[6].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X31Y64         FDRE                                         r  inst/l_counters[6].rc/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  inst/l_counters[6].rc/count_reg[2]/Q
                         net (fo=3, routed)           0.973     6.485    inst/counts[6]_17[2]
    SLICE_X28Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.609 r  inst/LED_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.000     6.609    inst/LED_OBUF[6]_inst_i_35_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.159 r  inst/LED_OBUF[6]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.159    inst/LED_OBUF[6]_inst_i_20_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.273 r  inst/LED_OBUF[6]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.273    inst/LED_OBUF[6]_inst_i_11_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.387 r  inst/LED_OBUF[6]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.387    inst/LED_OBUF[6]_inst_i_2_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.501 r  inst/LED_OBUF[6]_inst_i_1/CO[3]
                         net (fo=2, routed)           2.996    10.497    LED_OBUF[6]
    E17                  OBUF (Prop_obuf_I_O)         3.531    14.027 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.027    LED[6]
    E17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/l_counters[10].rc/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.920ns  (logic 4.893ns (54.854%)  route 4.027ns (45.146%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.543     5.051    inst/l_counters[10].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X11Y78         FDRE                                         r  inst/l_counters[10].rc/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.456     5.507 r  inst/l_counters[10].rc/count_reg[10]/Q
                         net (fo=3, routed)           1.559     7.065    inst/counts[10]_13[10]
    SLICE_X12Y79         LUT4 (Prop_lut4_I0_O)        0.124     7.189 r  inst/LED_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.000     7.189    inst/LED_OBUF[10]_inst_i_27_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.722 r  inst/LED_OBUF[10]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.722    inst/LED_OBUF[10]_inst_i_11_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.839 r  inst/LED_OBUF[10]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.839    inst/LED_OBUF[10]_inst_i_2_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.956 r  inst/LED_OBUF[10]_inst_i_1/CO[3]
                         net (fo=2, routed)           2.468    10.425    LED_OBUF[10]
    A17                  OBUF (Prop_obuf_I_O)         3.546    13.971 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.971    LED[10]
    A17                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/l_counters[0].rc/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.726ns  (logic 4.876ns (55.881%)  route 3.850ns (44.119%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.627     5.135    inst/l_counters[0].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  inst/l_counters[0].rc/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.591 r  inst/l_counters[0].rc/count_reg[10]/Q
                         net (fo=3, routed)           1.429     7.020    inst/counts[0]_27[10]
    SLICE_X7Y99          LUT4 (Prop_lut4_I0_O)        0.124     7.144 r  inst/LED_OBUF[0]_inst_i_27/O
                         net (fo=1, routed)           0.000     7.144    inst/LED_OBUF[0]_inst_i_27_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.694 r  inst/LED_OBUF[0]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.001     7.695    inst/LED_OBUF[0]_inst_i_11_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.809 r  inst/LED_OBUF[0]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.809    inst/LED_OBUF[0]_inst_i_2_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.923 r  inst/LED_OBUF[0]_inst_i_1/CO[3]
                         net (fo=2, routed)           2.420    10.343    LED_OBUF[0]
    C13                  OBUF (Prop_obuf_I_O)         3.518    13.861 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.861    LED[0]
    C13                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/l_counters[9].rc/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.727ns  (logic 4.997ns (57.256%)  route 3.730ns (42.744%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.606     5.114    inst/l_counters[9].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  inst/l_counters[9].rc/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.456     5.570 r  inst/l_counters[9].rc/count_reg[1]/Q
                         net (fo=3, routed)           1.594     7.164    inst/counts[9]_14[1]
    SLICE_X3Y77          LUT4 (Prop_lut4_I2_O)        0.124     7.288 r  inst/LED_OBUF[9]_inst_i_36/O
                         net (fo=1, routed)           0.000     7.288    inst/LED_OBUF[9]_inst_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.820 r  inst/LED_OBUF[9]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.820    inst/LED_OBUF[9]_inst_i_20_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.934 r  inst/LED_OBUF[9]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.934    inst/LED_OBUF[9]_inst_i_11_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.048 r  inst/LED_OBUF[9]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.048    inst/LED_OBUF[9]_inst_i_2_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.162 r  inst/LED_OBUF[9]_inst_i_1/CO[3]
                         net (fo=2, routed)           2.137    10.298    LED_OBUF[9]
    B18                  OBUF (Prop_obuf_I_O)         3.543    13.841 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.841    LED[9]
    B18                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/l_counters[78].rc/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.699ns  (logic 4.976ns (57.205%)  route 3.723ns (42.795%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.624     5.132    inst/l_counters[78].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  inst/l_counters[78].rc/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.456     5.588 r  inst/l_counters[78].rc/count_reg[1]/Q
                         net (fo=3, routed)           1.342     6.930    inst/counts[78]_30[1]
    SLICE_X7Y54          LUT4 (Prop_lut4_I3_O)        0.124     7.054 r  inst/LED_OBUF[14]_inst_i_36/O
                         net (fo=1, routed)           0.000     7.054    inst/LED_OBUF[14]_inst_i_36_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.586 r  inst/LED_OBUF[14]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.586    inst/LED_OBUF[14]_inst_i_20_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.700 r  inst/LED_OBUF[14]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.700    inst/LED_OBUF[14]_inst_i_11_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.814 r  inst/LED_OBUF[14]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.814    inst/LED_OBUF[14]_inst_i_2_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.928 r  inst/LED_OBUF[14]_inst_i_1/CO[3]
                         net (fo=2, routed)           2.380    10.308    LED_OBUF[14]
    E18                  OBUF (Prop_obuf_I_O)         3.522    13.831 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.831    LED[14]
    E18                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/tx_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.916ns  (logic 1.390ns (72.556%)  route 0.526ns (27.444%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.581     1.449    uart_inst/CLK_100MHZ_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  uart_inst/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  uart_inst/tx_reg_reg/Q
                         net (fo=1, routed)           0.526     2.116    UART_TXD_OBUF
    B16                  OBUF (Prop_obuf_I_O)         1.249     3.365 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     3.365    UART_TXD
    B16                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/l_counters[66].rc/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.200ns  (logic 1.491ns (67.800%)  route 0.708ns (32.200%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.580     1.448    inst/l_counters[66].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  inst/l_counters[66].rc/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.589 f  inst/l_counters[66].rc/count_reg[29]/Q
                         net (fo=3, routed)           0.146     1.735    inst/counts[66]_5[29]
    SLICE_X2Y73          LUT4 (Prop_lut4_I2_O)        0.049     1.784 r  inst/LED_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.000     1.784    inst/LED_OBUF[2]_inst_i_4_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     1.868 r  inst/LED_OBUF[2]_inst_i_1/CO[3]
                         net (fo=2, routed)           0.562     2.431    LED_OBUF[2]
    D14                  OBUF (Prop_obuf_I_O)         1.217     3.648 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.648    LED[2]
    D14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/l_counters[79].rc/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.520ns (69.224%)  route 0.676ns (30.776%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.586     1.454    inst/l_counters[79].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  inst/l_counters[79].rc/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164     1.618 f  inst/l_counters[79].rc/count_reg[30]/Q
                         net (fo=3, routed)           0.148     1.766    inst/counts[79]_31[30]
    SLICE_X3Y68          LUT4 (Prop_lut4_I1_O)        0.044     1.810 r  inst/LED_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.810    inst/LED_OBUF[15]_inst_i_3_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.902 r  inst/LED_OBUF[15]_inst_i_1/CO[3]
                         net (fo=2, routed)           0.528     2.430    LED_OBUF[15]
    G17                  OBUF (Prop_obuf_I_O)         1.220     3.650 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.650    LED[15]
    G17                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/l_counters[73].rc/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.627ns (73.121%)  route 0.598ns (26.879%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.583     1.451    inst/l_counters[73].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  inst/l_counters[73].rc/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.615 f  inst/l_counters[73].rc/count_reg[15]/Q
                         net (fo=3, routed)           0.094     1.710    inst/counts[73]_24[15]
    SLICE_X3Y78          LUT4 (Prop_lut4_I2_O)        0.049     1.759 r  inst/LED_OBUF[9]_inst_i_21/O
                         net (fo=1, routed)           0.000     1.759    inst/LED_OBUF[9]_inst_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.851 r  inst/LED_OBUF[9]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.851    inst/LED_OBUF[9]_inst_i_11_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.890 r  inst/LED_OBUF[9]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.890    inst/LED_OBUF[9]_inst_i_2_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.929 r  inst/LED_OBUF[9]_inst_i_1/CO[3]
                         net (fo=2, routed)           0.504     2.432    LED_OBUF[9]
    B18                  OBUF (Prop_obuf_I_O)         1.244     3.676 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.676    LED[9]
    B18                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/l_counters[71].rc/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.245ns  (logic 1.528ns (68.036%)  route 0.718ns (31.964%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.583     1.451    inst/l_counters[71].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  inst/l_counters[71].rc/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.592 f  inst/l_counters[71].rc/count_reg[31]/Q
                         net (fo=3, routed)           0.154     1.747    inst/counts[71]_0[31]
    SLICE_X5Y78          LUT4 (Prop_lut4_I2_O)        0.049     1.796 r  inst/LED_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.796    inst/LED_OBUF[7]_inst_i_3_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.888 r  inst/LED_OBUF[7]_inst_i_1/CO[3]
                         net (fo=2, routed)           0.563     2.451    LED_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         1.246     3.697 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.697    LED[7]
    D17                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/l_counters[11].rc/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.567ns (68.547%)  route 0.719ns (31.453%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.592     1.460    inst/l_counters[11].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  inst/l_counters[11].rc/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  inst/l_counters[11].rc/count_reg[24]/Q
                         net (fo=3, routed)           0.157     1.758    inst/counts[11]_12[24]
    SLICE_X3Y97          LUT4 (Prop_lut4_I0_O)        0.048     1.806 r  inst/LED_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.000     1.806    inst/LED_OBUF[11]_inst_i_6_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.938 r  inst/LED_OBUF[11]_inst_i_1/CO[3]
                         net (fo=2, routed)           0.562     2.501    LED_OBUF[11]
    B17                  OBUF (Prop_obuf_I_O)         1.246     3.747 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.747    LED[11]
    B17                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/l_counters[78].rc/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.532ns (66.569%)  route 0.769ns (33.431%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.591     1.459    inst/l_counters[78].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  inst/l_counters[78].rc/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.141     1.600 f  inst/l_counters[78].rc/count_reg[27]/Q
                         net (fo=3, routed)           0.144     1.745    inst/counts[78]_30[27]
    SLICE_X7Y57          LUT4 (Prop_lut4_I2_O)        0.049     1.794 r  inst/LED_OBUF[14]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.794    inst/LED_OBUF[14]_inst_i_5_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     1.913 r  inst/LED_OBUF[14]_inst_i_1/CO[3]
                         net (fo=2, routed)           0.625     2.538    LED_OBUF[14]
    E18                  OBUF (Prop_obuf_I_O)         1.223     3.761 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.761    LED[14]
    E18                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/l_counters[1].rc/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.597ns (69.256%)  route 0.709ns (30.744%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.591     1.459    inst/l_counters[1].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  inst/l_counters[1].rc/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164     1.623 r  inst/l_counters[1].rc/count_reg[15]/Q
                         net (fo=3, routed)           0.094     1.718    inst/counts[1]_22[15]
    SLICE_X7Y95          LUT4 (Prop_lut4_I3_O)        0.049     1.767 r  inst/LED_OBUF[1]_inst_i_21/O
                         net (fo=1, routed)           0.000     1.767    inst/LED_OBUF[1]_inst_i_21_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.859 r  inst/LED_OBUF[1]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.859    inst/LED_OBUF[1]_inst_i_11_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.898 r  inst/LED_OBUF[1]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.898    inst/LED_OBUF[1]_inst_i_2_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.937 r  inst/LED_OBUF[1]_inst_i_1/CO[3]
                         net (fo=2, routed)           0.615     2.551    LED_OBUF[1]
    C14                  OBUF (Prop_obuf_I_O)         1.214     3.765 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.765    LED[1]
    C14                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/l_counters[67].rc/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 1.585ns (67.321%)  route 0.769ns (32.679%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.590     1.458    inst/l_counters[67].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  inst/l_counters[67].rc/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     1.599 f  inst/l_counters[67].rc/count_reg[15]/Q
                         net (fo=3, routed)           0.107     1.707    inst/counts[67]_4[15]
    SLICE_X4Y59          LUT4 (Prop_lut4_I2_O)        0.049     1.756 r  inst/LED_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.000     1.756    inst/LED_OBUF[3]_inst_i_21_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.848 r  inst/LED_OBUF[3]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.848    inst/LED_OBUF[3]_inst_i_11_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.887 r  inst/LED_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.887    inst/LED_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.926 r  inst/LED_OBUF[3]_inst_i_1/CO[3]
                         net (fo=2, routed)           0.662     2.588    LED_OBUF[3]
    D15                  OBUF (Prop_obuf_I_O)         1.225     3.812 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.812    LED[3]
    D15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/l_counters[72].rc/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.567ns (65.160%)  route 0.838ns (34.840%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.591     1.459    inst/l_counters[72].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  inst/l_counters[72].rc/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.600 f  inst/l_counters[72].rc/count_reg[23]/Q
                         net (fo=3, routed)           0.197     1.797    inst/counts[72]_23[23]
    SLICE_X6Y88          LUT4 (Prop_lut4_I2_O)        0.049     1.846 r  inst/LED_OBUF[8]_inst_i_12/O
                         net (fo=1, routed)           0.000     1.846    inst/LED_OBUF[8]_inst_i_12_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.937 r  inst/LED_OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.937    inst/LED_OBUF[8]_inst_i_2_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.977 r  inst/LED_OBUF[8]_inst_i_1/CO[3]
                         net (fo=2, routed)           0.641     2.618    LED_OBUF[8]
    C17                  OBUF (Prop_obuf_I_O)         1.246     3.864 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.864    LED[8]
    C17                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_100MHZ

Max Delay          3146 Endpoints
Min Delay          3146 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            inst/l_counters[14].rc/sample_ticks_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.318ns  (logic 3.008ns (14.112%)  route 18.310ns (85.888%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT2=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  BTN_IBUF[0]_inst/O
                         net (fo=3106, routed)       18.309    19.626    inst/l_counters[14].rc/BTN_IBUF[0]
    SLICE_X1Y48          LUT2 (Prop_lut2_I1_O)        0.124    19.750 r  inst/l_counters[14].rc/sample_ticks[0]_i_13__18/O
                         net (fo=1, routed)           0.000    19.750    inst/l_counters[14].rc/sample_ticks[0]_i_13__18_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.300 r  inst/l_counters[14].rc/sample_ticks_reg[0]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    20.300    inst/l_counters[14].rc/sample_ticks_reg[0]_i_2__8_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.414 r  inst/l_counters[14].rc/sample_ticks_reg[4]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001    20.414    inst/l_counters[14].rc/sample_ticks_reg[4]_i_1__8_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.528 r  inst/l_counters[14].rc/sample_ticks_reg[8]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.528    inst/l_counters[14].rc/sample_ticks_reg[8]_i_1__8_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.642 r  inst/l_counters[14].rc/sample_ticks_reg[12]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.642    inst/l_counters[14].rc/sample_ticks_reg[12]_i_1__8_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.756 r  inst/l_counters[14].rc/sample_ticks_reg[16]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.756    inst/l_counters[14].rc/sample_ticks_reg[16]_i_1__8_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.870 r  inst/l_counters[14].rc/sample_ticks_reg[20]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.870    inst/l_counters[14].rc/sample_ticks_reg[20]_i_1__8_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.984 r  inst/l_counters[14].rc/sample_ticks_reg[24]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.984    inst/l_counters[14].rc/sample_ticks_reg[24]_i_1__8_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.318 r  inst/l_counters[14].rc/sample_ticks_reg[28]_i_1__8/O[1]
                         net (fo=1, routed)           0.000    21.318    inst/l_counters[14].rc/sample_ticks_reg[28]_i_1__8_n_6
    SLICE_X1Y55          FDRE                                         r  inst/l_counters[14].rc/sample_ticks_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.509     4.838    inst/l_counters[14].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  inst/l_counters[14].rc/sample_ticks_reg[29]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            inst/l_counters[14].rc/sample_ticks_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.297ns  (logic 2.987ns (14.028%)  route 18.310ns (85.972%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT2=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  BTN_IBUF[0]_inst/O
                         net (fo=3106, routed)       18.309    19.626    inst/l_counters[14].rc/BTN_IBUF[0]
    SLICE_X1Y48          LUT2 (Prop_lut2_I1_O)        0.124    19.750 r  inst/l_counters[14].rc/sample_ticks[0]_i_13__18/O
                         net (fo=1, routed)           0.000    19.750    inst/l_counters[14].rc/sample_ticks[0]_i_13__18_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.300 r  inst/l_counters[14].rc/sample_ticks_reg[0]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    20.300    inst/l_counters[14].rc/sample_ticks_reg[0]_i_2__8_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.414 r  inst/l_counters[14].rc/sample_ticks_reg[4]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001    20.414    inst/l_counters[14].rc/sample_ticks_reg[4]_i_1__8_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.528 r  inst/l_counters[14].rc/sample_ticks_reg[8]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.528    inst/l_counters[14].rc/sample_ticks_reg[8]_i_1__8_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.642 r  inst/l_counters[14].rc/sample_ticks_reg[12]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.642    inst/l_counters[14].rc/sample_ticks_reg[12]_i_1__8_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.756 r  inst/l_counters[14].rc/sample_ticks_reg[16]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.756    inst/l_counters[14].rc/sample_ticks_reg[16]_i_1__8_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.870 r  inst/l_counters[14].rc/sample_ticks_reg[20]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.870    inst/l_counters[14].rc/sample_ticks_reg[20]_i_1__8_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.984 r  inst/l_counters[14].rc/sample_ticks_reg[24]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.984    inst/l_counters[14].rc/sample_ticks_reg[24]_i_1__8_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.297 r  inst/l_counters[14].rc/sample_ticks_reg[28]_i_1__8/O[3]
                         net (fo=1, routed)           0.000    21.297    inst/l_counters[14].rc/sample_ticks_reg[28]_i_1__8_n_4
    SLICE_X1Y55          FDRE                                         r  inst/l_counters[14].rc/sample_ticks_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.509     4.838    inst/l_counters[14].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  inst/l_counters[14].rc/sample_ticks_reg[31]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            inst/l_counters[14].rc/sample_ticks_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.223ns  (logic 2.913ns (13.728%)  route 18.310ns (86.272%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT2=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  BTN_IBUF[0]_inst/O
                         net (fo=3106, routed)       18.309    19.626    inst/l_counters[14].rc/BTN_IBUF[0]
    SLICE_X1Y48          LUT2 (Prop_lut2_I1_O)        0.124    19.750 r  inst/l_counters[14].rc/sample_ticks[0]_i_13__18/O
                         net (fo=1, routed)           0.000    19.750    inst/l_counters[14].rc/sample_ticks[0]_i_13__18_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.300 r  inst/l_counters[14].rc/sample_ticks_reg[0]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    20.300    inst/l_counters[14].rc/sample_ticks_reg[0]_i_2__8_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.414 r  inst/l_counters[14].rc/sample_ticks_reg[4]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001    20.414    inst/l_counters[14].rc/sample_ticks_reg[4]_i_1__8_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.528 r  inst/l_counters[14].rc/sample_ticks_reg[8]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.528    inst/l_counters[14].rc/sample_ticks_reg[8]_i_1__8_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.642 r  inst/l_counters[14].rc/sample_ticks_reg[12]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.642    inst/l_counters[14].rc/sample_ticks_reg[12]_i_1__8_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.756 r  inst/l_counters[14].rc/sample_ticks_reg[16]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.756    inst/l_counters[14].rc/sample_ticks_reg[16]_i_1__8_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.870 r  inst/l_counters[14].rc/sample_ticks_reg[20]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.870    inst/l_counters[14].rc/sample_ticks_reg[20]_i_1__8_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.984 r  inst/l_counters[14].rc/sample_ticks_reg[24]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.984    inst/l_counters[14].rc/sample_ticks_reg[24]_i_1__8_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.223 r  inst/l_counters[14].rc/sample_ticks_reg[28]_i_1__8/O[2]
                         net (fo=1, routed)           0.000    21.223    inst/l_counters[14].rc/sample_ticks_reg[28]_i_1__8_n_5
    SLICE_X1Y55          FDRE                                         r  inst/l_counters[14].rc/sample_ticks_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.509     4.838    inst/l_counters[14].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  inst/l_counters[14].rc/sample_ticks_reg[30]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            inst/l_counters[14].rc/sample_ticks_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.207ns  (logic 2.897ns (13.663%)  route 18.310ns (86.337%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT2=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  BTN_IBUF[0]_inst/O
                         net (fo=3106, routed)       18.309    19.626    inst/l_counters[14].rc/BTN_IBUF[0]
    SLICE_X1Y48          LUT2 (Prop_lut2_I1_O)        0.124    19.750 r  inst/l_counters[14].rc/sample_ticks[0]_i_13__18/O
                         net (fo=1, routed)           0.000    19.750    inst/l_counters[14].rc/sample_ticks[0]_i_13__18_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.300 r  inst/l_counters[14].rc/sample_ticks_reg[0]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    20.300    inst/l_counters[14].rc/sample_ticks_reg[0]_i_2__8_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.414 r  inst/l_counters[14].rc/sample_ticks_reg[4]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001    20.414    inst/l_counters[14].rc/sample_ticks_reg[4]_i_1__8_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.528 r  inst/l_counters[14].rc/sample_ticks_reg[8]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.528    inst/l_counters[14].rc/sample_ticks_reg[8]_i_1__8_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.642 r  inst/l_counters[14].rc/sample_ticks_reg[12]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.642    inst/l_counters[14].rc/sample_ticks_reg[12]_i_1__8_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.756 r  inst/l_counters[14].rc/sample_ticks_reg[16]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.756    inst/l_counters[14].rc/sample_ticks_reg[16]_i_1__8_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.870 r  inst/l_counters[14].rc/sample_ticks_reg[20]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.870    inst/l_counters[14].rc/sample_ticks_reg[20]_i_1__8_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.984 r  inst/l_counters[14].rc/sample_ticks_reg[24]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.984    inst/l_counters[14].rc/sample_ticks_reg[24]_i_1__8_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.207 r  inst/l_counters[14].rc/sample_ticks_reg[28]_i_1__8/O[0]
                         net (fo=1, routed)           0.000    21.207    inst/l_counters[14].rc/sample_ticks_reg[28]_i_1__8_n_7
    SLICE_X1Y55          FDRE                                         r  inst/l_counters[14].rc/sample_ticks_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.509     4.838    inst/l_counters[14].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  inst/l_counters[14].rc/sample_ticks_reg[28]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            inst/l_counters[14].rc/sample_ticks_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.204ns  (logic 2.894ns (13.651%)  route 18.310ns (86.349%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT2=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  BTN_IBUF[0]_inst/O
                         net (fo=3106, routed)       18.309    19.626    inst/l_counters[14].rc/BTN_IBUF[0]
    SLICE_X1Y48          LUT2 (Prop_lut2_I1_O)        0.124    19.750 r  inst/l_counters[14].rc/sample_ticks[0]_i_13__18/O
                         net (fo=1, routed)           0.000    19.750    inst/l_counters[14].rc/sample_ticks[0]_i_13__18_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.300 r  inst/l_counters[14].rc/sample_ticks_reg[0]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    20.300    inst/l_counters[14].rc/sample_ticks_reg[0]_i_2__8_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.414 r  inst/l_counters[14].rc/sample_ticks_reg[4]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001    20.414    inst/l_counters[14].rc/sample_ticks_reg[4]_i_1__8_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.528 r  inst/l_counters[14].rc/sample_ticks_reg[8]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.528    inst/l_counters[14].rc/sample_ticks_reg[8]_i_1__8_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.642 r  inst/l_counters[14].rc/sample_ticks_reg[12]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.642    inst/l_counters[14].rc/sample_ticks_reg[12]_i_1__8_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.756 r  inst/l_counters[14].rc/sample_ticks_reg[16]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.756    inst/l_counters[14].rc/sample_ticks_reg[16]_i_1__8_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.870 r  inst/l_counters[14].rc/sample_ticks_reg[20]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.870    inst/l_counters[14].rc/sample_ticks_reg[20]_i_1__8_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.204 r  inst/l_counters[14].rc/sample_ticks_reg[24]_i_1__8/O[1]
                         net (fo=1, routed)           0.000    21.204    inst/l_counters[14].rc/sample_ticks_reg[24]_i_1__8_n_6
    SLICE_X1Y54          FDRE                                         r  inst/l_counters[14].rc/sample_ticks_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.509     4.838    inst/l_counters[14].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  inst/l_counters[14].rc/sample_ticks_reg[25]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            inst/l_counters[14].rc/sample_ticks_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.183ns  (logic 2.873ns (13.565%)  route 18.310ns (86.435%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT2=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  BTN_IBUF[0]_inst/O
                         net (fo=3106, routed)       18.309    19.626    inst/l_counters[14].rc/BTN_IBUF[0]
    SLICE_X1Y48          LUT2 (Prop_lut2_I1_O)        0.124    19.750 r  inst/l_counters[14].rc/sample_ticks[0]_i_13__18/O
                         net (fo=1, routed)           0.000    19.750    inst/l_counters[14].rc/sample_ticks[0]_i_13__18_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.300 r  inst/l_counters[14].rc/sample_ticks_reg[0]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    20.300    inst/l_counters[14].rc/sample_ticks_reg[0]_i_2__8_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.414 r  inst/l_counters[14].rc/sample_ticks_reg[4]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001    20.414    inst/l_counters[14].rc/sample_ticks_reg[4]_i_1__8_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.528 r  inst/l_counters[14].rc/sample_ticks_reg[8]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.528    inst/l_counters[14].rc/sample_ticks_reg[8]_i_1__8_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.642 r  inst/l_counters[14].rc/sample_ticks_reg[12]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.642    inst/l_counters[14].rc/sample_ticks_reg[12]_i_1__8_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.756 r  inst/l_counters[14].rc/sample_ticks_reg[16]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.756    inst/l_counters[14].rc/sample_ticks_reg[16]_i_1__8_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.870 r  inst/l_counters[14].rc/sample_ticks_reg[20]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.870    inst/l_counters[14].rc/sample_ticks_reg[20]_i_1__8_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.183 r  inst/l_counters[14].rc/sample_ticks_reg[24]_i_1__8/O[3]
                         net (fo=1, routed)           0.000    21.183    inst/l_counters[14].rc/sample_ticks_reg[24]_i_1__8_n_4
    SLICE_X1Y54          FDRE                                         r  inst/l_counters[14].rc/sample_ticks_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.509     4.838    inst/l_counters[14].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  inst/l_counters[14].rc/sample_ticks_reg[27]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            inst/l_counters[14].rc/sample_ticks_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.109ns  (logic 2.799ns (13.262%)  route 18.310ns (86.738%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT2=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  BTN_IBUF[0]_inst/O
                         net (fo=3106, routed)       18.309    19.626    inst/l_counters[14].rc/BTN_IBUF[0]
    SLICE_X1Y48          LUT2 (Prop_lut2_I1_O)        0.124    19.750 r  inst/l_counters[14].rc/sample_ticks[0]_i_13__18/O
                         net (fo=1, routed)           0.000    19.750    inst/l_counters[14].rc/sample_ticks[0]_i_13__18_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.300 r  inst/l_counters[14].rc/sample_ticks_reg[0]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    20.300    inst/l_counters[14].rc/sample_ticks_reg[0]_i_2__8_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.414 r  inst/l_counters[14].rc/sample_ticks_reg[4]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001    20.414    inst/l_counters[14].rc/sample_ticks_reg[4]_i_1__8_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.528 r  inst/l_counters[14].rc/sample_ticks_reg[8]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.528    inst/l_counters[14].rc/sample_ticks_reg[8]_i_1__8_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.642 r  inst/l_counters[14].rc/sample_ticks_reg[12]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.642    inst/l_counters[14].rc/sample_ticks_reg[12]_i_1__8_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.756 r  inst/l_counters[14].rc/sample_ticks_reg[16]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.756    inst/l_counters[14].rc/sample_ticks_reg[16]_i_1__8_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.870 r  inst/l_counters[14].rc/sample_ticks_reg[20]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.870    inst/l_counters[14].rc/sample_ticks_reg[20]_i_1__8_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.109 r  inst/l_counters[14].rc/sample_ticks_reg[24]_i_1__8/O[2]
                         net (fo=1, routed)           0.000    21.109    inst/l_counters[14].rc/sample_ticks_reg[24]_i_1__8_n_5
    SLICE_X1Y54          FDRE                                         r  inst/l_counters[14].rc/sample_ticks_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.509     4.838    inst/l_counters[14].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  inst/l_counters[14].rc/sample_ticks_reg[26]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            inst/l_counters[14].rc/sample_ticks_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.093ns  (logic 2.783ns (13.196%)  route 18.310ns (86.804%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT2=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  BTN_IBUF[0]_inst/O
                         net (fo=3106, routed)       18.309    19.626    inst/l_counters[14].rc/BTN_IBUF[0]
    SLICE_X1Y48          LUT2 (Prop_lut2_I1_O)        0.124    19.750 r  inst/l_counters[14].rc/sample_ticks[0]_i_13__18/O
                         net (fo=1, routed)           0.000    19.750    inst/l_counters[14].rc/sample_ticks[0]_i_13__18_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.300 r  inst/l_counters[14].rc/sample_ticks_reg[0]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    20.300    inst/l_counters[14].rc/sample_ticks_reg[0]_i_2__8_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.414 r  inst/l_counters[14].rc/sample_ticks_reg[4]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001    20.414    inst/l_counters[14].rc/sample_ticks_reg[4]_i_1__8_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.528 r  inst/l_counters[14].rc/sample_ticks_reg[8]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.528    inst/l_counters[14].rc/sample_ticks_reg[8]_i_1__8_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.642 r  inst/l_counters[14].rc/sample_ticks_reg[12]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.642    inst/l_counters[14].rc/sample_ticks_reg[12]_i_1__8_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.756 r  inst/l_counters[14].rc/sample_ticks_reg[16]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.756    inst/l_counters[14].rc/sample_ticks_reg[16]_i_1__8_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.870 r  inst/l_counters[14].rc/sample_ticks_reg[20]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.870    inst/l_counters[14].rc/sample_ticks_reg[20]_i_1__8_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.093 r  inst/l_counters[14].rc/sample_ticks_reg[24]_i_1__8/O[0]
                         net (fo=1, routed)           0.000    21.093    inst/l_counters[14].rc/sample_ticks_reg[24]_i_1__8_n_7
    SLICE_X1Y54          FDRE                                         r  inst/l_counters[14].rc/sample_ticks_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.509     4.838    inst/l_counters[14].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  inst/l_counters[14].rc/sample_ticks_reg[24]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            inst/l_counters[14].rc/sample_ticks_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.090ns  (logic 2.780ns (13.184%)  route 18.310ns (86.816%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT2=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  BTN_IBUF[0]_inst/O
                         net (fo=3106, routed)       18.309    19.626    inst/l_counters[14].rc/BTN_IBUF[0]
    SLICE_X1Y48          LUT2 (Prop_lut2_I1_O)        0.124    19.750 r  inst/l_counters[14].rc/sample_ticks[0]_i_13__18/O
                         net (fo=1, routed)           0.000    19.750    inst/l_counters[14].rc/sample_ticks[0]_i_13__18_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.300 r  inst/l_counters[14].rc/sample_ticks_reg[0]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    20.300    inst/l_counters[14].rc/sample_ticks_reg[0]_i_2__8_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.414 r  inst/l_counters[14].rc/sample_ticks_reg[4]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001    20.414    inst/l_counters[14].rc/sample_ticks_reg[4]_i_1__8_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.528 r  inst/l_counters[14].rc/sample_ticks_reg[8]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.528    inst/l_counters[14].rc/sample_ticks_reg[8]_i_1__8_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.642 r  inst/l_counters[14].rc/sample_ticks_reg[12]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.642    inst/l_counters[14].rc/sample_ticks_reg[12]_i_1__8_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.756 r  inst/l_counters[14].rc/sample_ticks_reg[16]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.756    inst/l_counters[14].rc/sample_ticks_reg[16]_i_1__8_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.090 r  inst/l_counters[14].rc/sample_ticks_reg[20]_i_1__8/O[1]
                         net (fo=1, routed)           0.000    21.090    inst/l_counters[14].rc/sample_ticks_reg[20]_i_1__8_n_6
    SLICE_X1Y53          FDRE                                         r  inst/l_counters[14].rc/sample_ticks_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.509     4.838    inst/l_counters[14].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  inst/l_counters[14].rc/sample_ticks_reg[21]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            inst/l_counters[14].rc/sample_ticks_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.069ns  (logic 2.759ns (13.097%)  route 18.310ns (86.903%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT2=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  BTN_IBUF[0]_inst/O
                         net (fo=3106, routed)       18.309    19.626    inst/l_counters[14].rc/BTN_IBUF[0]
    SLICE_X1Y48          LUT2 (Prop_lut2_I1_O)        0.124    19.750 r  inst/l_counters[14].rc/sample_ticks[0]_i_13__18/O
                         net (fo=1, routed)           0.000    19.750    inst/l_counters[14].rc/sample_ticks[0]_i_13__18_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.300 r  inst/l_counters[14].rc/sample_ticks_reg[0]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    20.300    inst/l_counters[14].rc/sample_ticks_reg[0]_i_2__8_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.414 r  inst/l_counters[14].rc/sample_ticks_reg[4]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001    20.414    inst/l_counters[14].rc/sample_ticks_reg[4]_i_1__8_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.528 r  inst/l_counters[14].rc/sample_ticks_reg[8]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.528    inst/l_counters[14].rc/sample_ticks_reg[8]_i_1__8_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.642 r  inst/l_counters[14].rc/sample_ticks_reg[12]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.642    inst/l_counters[14].rc/sample_ticks_reg[12]_i_1__8_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.756 r  inst/l_counters[14].rc/sample_ticks_reg[16]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    20.756    inst/l_counters[14].rc/sample_ticks_reg[16]_i_1__8_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.069 r  inst/l_counters[14].rc/sample_ticks_reg[20]_i_1__8/O[3]
                         net (fo=1, routed)           0.000    21.069    inst/l_counters[14].rc/sample_ticks_reg[20]_i_1__8_n_4
    SLICE_X1Y53          FDRE                                         r  inst/l_counters[14].rc/sample_ticks_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.509     4.838    inst/l_counters[14].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  inst/l_counters[14].rc/sample_ticks_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst/l_ro_inst[14].ro_i/node_inferred_i_1/O
                            (internal pin)
  Destination:            inst/l_counters[14].rc/ro_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          LUT1                         0.000     0.000 r  inst/l_ro_inst[14].ro_i/node_inferred_i_1/O
                         net (fo=2, routed)           0.000     0.000    inst/l_counters[14].rc/ro_out
    SLICE_X5Y53          FDRE                                         r  inst/l_counters[14].rc/ro_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.623     5.131    inst/l_counters[14].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X5Y53          FDRE                                         r  inst/l_counters[14].rc/ro_sync_0_reg/C

Slack:                    inf
  Source:                 inst/l_ro_inst[9].ro_i/node_inferred_i_1/O
                            (internal pin)
  Destination:            inst/l_counters[9].rc/ro_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          LUT1                         0.000     0.000 r  inst/l_ro_inst[9].ro_i/node_inferred_i_1/O
                         net (fo=2, routed)           0.000     0.000    inst/l_counters[9].rc/ro_out
    SLICE_X7Y81          FDRE                                         r  inst/l_counters[9].rc/ro_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        1.612     5.120    inst/l_counters[9].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  inst/l_counters[9].rc/ro_sync_0_reg/C

Slack:                    inf
  Source:                 inst/l_ro_inst[67].ro_i/node_inferred_i_1/O
                            (internal pin)
  Destination:            inst/l_counters[67].rc/ro_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         LUT1                         0.000     0.000 r  inst/l_ro_inst[67].ro_i/node_inferred_i_1/O
                         net (fo=2, routed)           0.066     0.066    inst/l_counters[67].rc/ro_out
    SLICE_X12Y64         FDRE                                         r  inst/l_counters[67].rc/ro_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.828     1.942    inst/l_counters[67].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X12Y64         FDRE                                         r  inst/l_counters[67].rc/ro_sync_0_reg/C

Slack:                    inf
  Source:                 inst/l_ro_inst[72].ro_i/node_inferred_i_1/O
                            (internal pin)
  Destination:            inst/l_counters[72].rc/ro_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.000ns (0.000%)  route 0.098ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          LUT1                         0.000     0.000 r  inst/l_ro_inst[72].ro_i/node_inferred_i_1/O
                         net (fo=2, routed)           0.098     0.098    inst/l_counters[72].rc/ro_out
    SLICE_X3Y92          FDRE                                         r  inst/l_counters[72].rc/ro_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.862     1.976    inst/l_counters[72].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  inst/l_counters[72].rc/ro_sync_0_reg/C

Slack:                    inf
  Source:                 inst/l_ro_inst[10].ro_i/node_inferred_i_1/O
                            (internal pin)
  Destination:            inst/l_counters[10].rc/ro_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.000ns (0.000%)  route 0.123ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         LUT1                         0.000     0.000 r  inst/l_ro_inst[10].ro_i/node_inferred_i_1/O
                         net (fo=2, routed)           0.123     0.123    inst/l_counters[10].rc/ro_out
    SLICE_X12Y85         FDRE                                         r  inst/l_counters[10].rc/ro_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.828     1.942    inst/l_counters[10].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X12Y85         FDRE                                         r  inst/l_counters[10].rc/ro_sync_0_reg/C

Slack:                    inf
  Source:                 inst/l_ro_inst[3].ro_i/node_inferred_i_1/O
                            (internal pin)
  Destination:            inst/l_counters[3].rc/ro_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.127ns  (logic 0.000ns (0.000%)  route 0.127ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          LUT1                         0.000     0.000 r  inst/l_ro_inst[3].ro_i/node_inferred_i_1/O
                         net (fo=2, routed)           0.127     0.127    inst/l_counters[3].rc/ro_out
    SLICE_X3Y64          FDRE                                         r  inst/l_counters[3].rc/ro_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.858     1.972    inst/l_counters[3].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  inst/l_counters[3].rc/ro_sync_0_reg/C

Slack:                    inf
  Source:                 inst/l_ro_inst[65].ro_i/node_inferred_i_1/O
                            (internal pin)
  Destination:            inst/l_counters[65].rc/ro_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.127ns  (logic 0.000ns (0.000%)  route 0.127ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          LUT1                         0.000     0.000 r  inst/l_ro_inst[65].ro_i/node_inferred_i_1/O
                         net (fo=2, routed)           0.127     0.127    inst/l_counters[65].rc/ro_out
    SLICE_X9Y95          FDRE                                         r  inst/l_counters[65].rc/ro_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.833     1.947    inst/l_counters[65].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X9Y95          FDRE                                         r  inst/l_counters[65].rc/ro_sync_0_reg/C

Slack:                    inf
  Source:                 inst/l_ro_inst[76].ro_i/node_inferred_i_1/O
                            (internal pin)
  Destination:            inst/l_counters[76].rc/ro_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.127ns  (logic 0.000ns (0.000%)  route 0.127ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         LUT1                         0.000     0.000 r  inst/l_ro_inst[76].ro_i/node_inferred_i_1/O
                         net (fo=2, routed)           0.127     0.127    inst/l_counters[76].rc/ro_out
    SLICE_X15Y73         FDRE                                         r  inst/l_counters[76].rc/ro_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.818     1.932    inst/l_counters[76].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X15Y73         FDRE                                         r  inst/l_counters[76].rc/ro_sync_0_reg/C

Slack:                    inf
  Source:                 inst/l_ro_inst[71].ro_i/node_inferred_i_1/O
                            (internal pin)
  Destination:            inst/l_counters[71].rc/ro_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.000ns (0.000%)  route 0.180ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         LUT1                         0.000     0.000 r  inst/l_ro_inst[71].ro_i/node_inferred_i_1/O
                         net (fo=2, routed)           0.180     0.180    inst/l_counters[71].rc/ro_out
    SLICE_X12Y83         FDRE                                         r  inst/l_counters[71].rc/ro_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.826     1.940    inst/l_counters[71].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X12Y83         FDRE                                         r  inst/l_counters[71].rc/ro_sync_0_reg/C

Slack:                    inf
  Source:                 inst/l_ro_inst[5].ro_i/node_inferred_i_1/O
                            (internal pin)
  Destination:            inst/l_counters[5].rc/ro_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.000ns (0.000%)  route 0.181ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          LUT1                         0.000     0.000 r  inst/l_ro_inst[5].ro_i/node_inferred_i_1/O
                         net (fo=2, routed)           0.181     0.181    inst/l_counters[5].rc/ro_out
    SLICE_X6Y65          FDRE                                         r  inst/l_counters[5].rc/ro_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=2178, routed)        0.855     1.969    inst/l_counters[5].rc/CLK_100MHZ_IBUF_BUFG
    SLICE_X6Y65          FDRE                                         r  inst/l_counters[5].rc/ro_sync_0_reg/C





