<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>IO Ring and Core</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part26.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Soft_IP_User_Guide_UG103_3.html">Contents</a><span> | </span><a href="part28.htm">Next &gt;</a></p><p class="s13" style="padding-left: 5pt;text-indent: 0pt;text-align: left;"><a name="bookmark3">&zwnj;</a>IO Ring and Core<a name="bookmark7">&zwnj;</a></p><p style="padding-top: 7pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Within the Speedster7t FPGA there are two categories of IP core. These are listed within the IP Libraries pane as <span class="h2">IO Ring </span>and <span class="h2">Core</span>. For the Speedster7t family of FPGAs, the following soft IP cores are available:</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;"><span><img width="665" height="802" alt="image" src="Image_015.png"/></span></p><h1 style="padding-top: 9pt;text-indent: 0pt;text-align: center;"><a name="bookmark8">&zwnj;</a>Figure 1 â€¢ Speedster7t IP Libraries View</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part28.htm">IO Ring</a><a class="toc0" href="part29.htm">Core</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part26.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Soft_IP_User_Guide_UG103_3.html">Contents</a><span> | </span><a href="part28.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
