

================================================================
== Vivado HLS Report for 'CMFteste1'
================================================================
* Date:           Mon Aug 17 15:01:54 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CMFteste1
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.470|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      8|      0|    83|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|    15|
|Register         |        -|      -|     35|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      8|     35|    98|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|     20|   ~0  |     1|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+-------+---+----+------------+------------+
    |  Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+-------+---+----+------------+------------+
    |r_V_1_fu_89_p2  |     *    |      4|  0|  22|          33|          32|
    |r_V_fu_69_p2    |     *    |      4|  0|  21|          32|          32|
    |ret_V_fu_56_p2  |     +    |      0|  0|  40|          33|          25|
    +----------------+----------+-------+---+----+------------+------------+
    |Total           |          |      8|  0|  83|          98|          89|
    +----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------+----+----+-----+-----------+
    |      Name     | FF | LUT| Bits| Const Bits|
    +---------------+----+----+-----+-----------+
    |ap_CS_fsm      |   2|   0|    2|          0|
    |ret_V_reg_111  |  33|   0|   33|          0|
    +---------------+----+----+-----+-----------+
    |Total          |  35|   0|   35|          0|
    +---------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |   CMFteste1  | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |   CMFteste1  | return value |
|ap_start         |  in |    1| ap_ctrl_hs |   CMFteste1  | return value |
|ap_done          | out |    1| ap_ctrl_hs |   CMFteste1  | return value |
|ap_idle          | out |    1| ap_ctrl_hs |   CMFteste1  | return value |
|ap_ready         | out |    1| ap_ctrl_hs |   CMFteste1  | return value |
|Entrada1_V       |  in |   32|   ap_none  |  Entrada1_V  |    scalar    |
|Entrada2_V       |  in |   32|   ap_none  |  Entrada2_V  |    scalar    |
|Saida1_V         | out |   32|   ap_vld   |   Saida1_V   |    pointer   |
|Saida1_V_ap_vld  | out |    1|   ap_vld   |   Saida1_V   |    pointer   |
|Saida2_V         | out |   32|   ap_vld   |   Saida2_V   |    pointer   |
|Saida2_V_ap_vld  | out |    1|   ap_vld   |   Saida2_V   |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

