
*** Running vivado
    with args -log full_adder.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source full_adder.tcl -notrace


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source full_adder.tcl -notrace
Command: link_design -top full_adder -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.422 ; gain = 0.000 ; free physical = 1185 ; free virtual = 14055
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.422 ; gain = 0.000 ; free physical = 1027 ; free virtual = 13897
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2671.453 ; gain = 64.031 ; free physical = 497 ; free virtual = 13367

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d14091d6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2671.453 ; gain = 0.000 ; free physical = 329 ; free virtual = 13204

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d14091d6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2830.594 ; gain = 0.000 ; free physical = 417 ; free virtual = 12931
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d14091d6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2830.594 ; gain = 0.000 ; free physical = 423 ; free virtual = 12936
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d14091d6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2830.594 ; gain = 0.000 ; free physical = 426 ; free virtual = 12939
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d14091d6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2862.609 ; gain = 32.016 ; free physical = 464 ; free virtual = 12977
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: d14091d6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2862.609 ; gain = 32.016 ; free physical = 470 ; free virtual = 12984
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d14091d6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2862.609 ; gain = 32.016 ; free physical = 475 ; free virtual = 12989
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2862.609 ; gain = 0.000 ; free physical = 493 ; free virtual = 13007
Ending Logic Optimization Task | Checksum: d14091d6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2862.609 ; gain = 32.016 ; free physical = 498 ; free virtual = 13012

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d14091d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2862.609 ; gain = 0.000 ; free physical = 561 ; free virtual = 13075

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d14091d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2862.609 ; gain = 0.000 ; free physical = 566 ; free virtual = 13080

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2862.609 ; gain = 0.000 ; free physical = 566 ; free virtual = 13080
Ending Netlist Obfuscation Task | Checksum: d14091d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2862.609 ; gain = 0.000 ; free physical = 570 ; free virtual = 13083
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2862.609 ; gain = 255.188 ; free physical = 572 ; free virtual = 13086
INFO: [Common 17-1381] The checkpoint '/home/mreiff/Documents/CPE-487/labs/lab3/lab3.runs/impl_1/full_adder_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file full_adder_drc_opted.rpt -pb full_adder_drc_opted.pb -rpx full_adder_drc_opted.rpx
Command: report_drc -file full_adder_drc_opted.rpt -pb full_adder_drc_opted.pb -rpx full_adder_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mreiff/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mreiff/Documents/CPE-487/labs/lab3/lab3.runs/impl_1/full_adder_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 975 ; free virtual = 13332
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12cf7983

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 973 ; free virtual = 13330
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 970 ; free virtual = 13328

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2deca0cc

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 737 ; free virtual = 13095

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 9be0bbc6

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 662 ; free virtual = 13020

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 9be0bbc6

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 638 ; free virtual = 12996
Phase 1 Placer Initialization | Checksum: 9be0bbc6

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 614 ; free virtual = 12972

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 9be0bbc6

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 600 ; free virtual = 12958

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 9be0bbc6

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 597 ; free virtual = 12955

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 9be0bbc6

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 595 ; free virtual = 12953

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.4 Global Placement Core | Checksum: ad847b93

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 589 ; free virtual = 12947
Phase 2 Global Placement | Checksum: ad847b93

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 587 ; free virtual = 12945

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ad847b93

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 543 ; free virtual = 12902

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: caffef68

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 525 ; free virtual = 12884

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 359a6b6b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:01 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 446 ; free virtual = 12805

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 359a6b6b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:01 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 444 ; free virtual = 12802

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 126611d0d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 640 ; free virtual = 12999

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 126611d0d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 636 ; free virtual = 12995

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 126611d0d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 631 ; free virtual = 12990
Phase 3 Detail Placement | Checksum: 126611d0d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 631 ; free virtual = 12990

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 126611d0d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 516 ; free virtual = 12875

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 126611d0d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 447 ; free virtual = 12806

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 126611d0d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 444 ; free virtual = 12803
Phase 4.3 Placer Reporting | Checksum: 126611d0d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 443 ; free virtual = 12802

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 442 ; free virtual = 12801

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 441 ; free virtual = 12800
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 126611d0d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 440 ; free virtual = 12799
Ending Placer Task | Checksum: 4b092c90

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 435 ; free virtual = 12794
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 442 ; free virtual = 12801
INFO: [Common 17-1381] The checkpoint '/home/mreiff/Documents/CPE-487/labs/lab3/lab3.runs/impl_1/full_adder_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file full_adder_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 619 ; free virtual = 12978
INFO: [runtcl-4] Executing : report_utilization -file full_adder_utilization_placed.rpt -pb full_adder_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file full_adder_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 1016 ; free virtual = 13375
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3030.129 ; gain = 0.000 ; free physical = 908 ; free virtual = 13268
INFO: [Common 17-1381] The checkpoint '/home/mreiff/Documents/CPE-487/labs/lab3/lab3.runs/impl_1/full_adder_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3839b30d ConstDB: 0 ShapeSum: 12cf7983 RouteDB: 0
Post Restoration Checksum: NetGraph: b77ef022 NumContArr: 92f2cd79 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 14a71bd9b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3093.035 ; gain = 62.906 ; free physical = 1755 ; free virtual = 13208

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 14a71bd9b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3117.031 ; gain = 86.902 ; free physical = 1674 ; free virtual = 13128

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14a71bd9b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3117.031 ; gain = 86.902 ; free physical = 1669 ; free virtual = 13124
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1288be135

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3135.336 ; gain = 105.207 ; free physical = 1563 ; free virtual = 13018

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1288be135

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3135.336 ; gain = 105.207 ; free physical = 1557 ; free virtual = 13012
Phase 3 Initial Routing | Checksum: 54b39df0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3135.336 ; gain = 105.207 ; free physical = 1333 ; free virtual = 12788

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: f08fa7aa

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3135.336 ; gain = 105.207 ; free physical = 1215 ; free virtual = 12670
Phase 4 Rip-up And Reroute | Checksum: f08fa7aa

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3135.336 ; gain = 105.207 ; free physical = 1215 ; free virtual = 12670

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: f08fa7aa

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3135.336 ; gain = 105.207 ; free physical = 1215 ; free virtual = 12670

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: f08fa7aa

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3135.336 ; gain = 105.207 ; free physical = 1213 ; free virtual = 12668
Phase 6 Post Hold Fix | Checksum: f08fa7aa

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3135.336 ; gain = 105.207 ; free physical = 1210 ; free virtual = 12666

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000261131 %
  Global Horizontal Routing Utilization  = 0.000781472 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 1.8018%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: f08fa7aa

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3135.336 ; gain = 105.207 ; free physical = 1296 ; free virtual = 12751

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f08fa7aa

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3135.336 ; gain = 105.207 ; free physical = 1331 ; free virtual = 12786

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f08fa7aa

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3151.344 ; gain = 121.215 ; free physical = 1383 ; free virtual = 12838
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3151.344 ; gain = 121.215 ; free physical = 1533 ; free virtual = 12989

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3151.344 ; gain = 121.215 ; free physical = 1574 ; free virtual = 13030
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3151.344 ; gain = 0.000 ; free physical = 1797 ; free virtual = 13254
INFO: [Common 17-1381] The checkpoint '/home/mreiff/Documents/CPE-487/labs/lab3/lab3.runs/impl_1/full_adder_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file full_adder_drc_routed.rpt -pb full_adder_drc_routed.pb -rpx full_adder_drc_routed.rpx
Command: report_drc -file full_adder_drc_routed.rpt -pb full_adder_drc_routed.pb -rpx full_adder_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mreiff/Documents/CPE-487/labs/lab3/lab3.runs/impl_1/full_adder_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file full_adder_methodology_drc_routed.rpt -pb full_adder_methodology_drc_routed.pb -rpx full_adder_methodology_drc_routed.rpx
Command: report_methodology -file full_adder_methodology_drc_routed.rpt -pb full_adder_methodology_drc_routed.pb -rpx full_adder_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/mreiff/Documents/CPE-487/labs/lab3/lab3.runs/impl_1/full_adder_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file full_adder_power_routed.rpt -pb full_adder_power_summary_routed.pb -rpx full_adder_power_routed.rpx
Command: report_power -file full_adder_power_routed.rpt -pb full_adder_power_summary_routed.pb -rpx full_adder_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
66 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file full_adder_route_status.rpt -pb full_adder_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file full_adder_timing_summary_routed.rpt -pb full_adder_timing_summary_routed.pb -rpx full_adder_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file full_adder_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file full_adder_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file full_adder_bus_skew_routed.rpt -pb full_adder_bus_skew_routed.pb -rpx full_adder_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Sep 29 13:21:57 2022...
