
node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000026  00800200  00000734  000007c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000734  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000f  00800226  00800226  000007ee  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000007ee  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000210  00000000  00000000  0000081e  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001746  00000000  00000000  00000a2e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000b5e  00000000  00000000  00002174  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000ef0  00000000  00000000  00002cd2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000438  00000000  00000000  00003bc4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000574  00000000  00000000  00003ffc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000938  00000000  00000000  00004570  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000180  00000000  00000000  00004ea8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
   2:	00 00       	nop
   4:	df c0       	rjmp	.+446    	; 0x1c4 <__bad_interrupt>
   6:	00 00       	nop
   8:	dd c0       	rjmp	.+442    	; 0x1c4 <__bad_interrupt>
   a:	00 00       	nop
   c:	db c0       	rjmp	.+438    	; 0x1c4 <__bad_interrupt>
   e:	00 00       	nop
  10:	d9 c0       	rjmp	.+434    	; 0x1c4 <__bad_interrupt>
  12:	00 00       	nop
  14:	d7 c0       	rjmp	.+430    	; 0x1c4 <__bad_interrupt>
  16:	00 00       	nop
  18:	d5 c0       	rjmp	.+426    	; 0x1c4 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	d3 c0       	rjmp	.+422    	; 0x1c4 <__bad_interrupt>
  1e:	00 00       	nop
  20:	d1 c0       	rjmp	.+418    	; 0x1c4 <__bad_interrupt>
  22:	00 00       	nop
  24:	cf c0       	rjmp	.+414    	; 0x1c4 <__bad_interrupt>
  26:	00 00       	nop
  28:	cd c0       	rjmp	.+410    	; 0x1c4 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	cb c0       	rjmp	.+406    	; 0x1c4 <__bad_interrupt>
  2e:	00 00       	nop
  30:	c9 c0       	rjmp	.+402    	; 0x1c4 <__bad_interrupt>
  32:	00 00       	nop
  34:	c7 c0       	rjmp	.+398    	; 0x1c4 <__bad_interrupt>
  36:	00 00       	nop
  38:	c5 c0       	rjmp	.+394    	; 0x1c4 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	c3 c0       	rjmp	.+390    	; 0x1c4 <__bad_interrupt>
  3e:	00 00       	nop
  40:	c1 c0       	rjmp	.+386    	; 0x1c4 <__bad_interrupt>
  42:	00 00       	nop
  44:	bf c0       	rjmp	.+382    	; 0x1c4 <__bad_interrupt>
  46:	00 00       	nop
  48:	bd c0       	rjmp	.+378    	; 0x1c4 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	bb c0       	rjmp	.+374    	; 0x1c4 <__bad_interrupt>
  4e:	00 00       	nop
  50:	b9 c0       	rjmp	.+370    	; 0x1c4 <__bad_interrupt>
  52:	00 00       	nop
  54:	b7 c0       	rjmp	.+366    	; 0x1c4 <__bad_interrupt>
  56:	00 00       	nop
  58:	b5 c0       	rjmp	.+362    	; 0x1c4 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	b3 c0       	rjmp	.+358    	; 0x1c4 <__bad_interrupt>
  5e:	00 00       	nop
  60:	b1 c0       	rjmp	.+354    	; 0x1c4 <__bad_interrupt>
  62:	00 00       	nop
  64:	af c0       	rjmp	.+350    	; 0x1c4 <__bad_interrupt>
  66:	00 00       	nop
  68:	ad c0       	rjmp	.+346    	; 0x1c4 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	ab c0       	rjmp	.+342    	; 0x1c4 <__bad_interrupt>
  6e:	00 00       	nop
  70:	a9 c0       	rjmp	.+338    	; 0x1c4 <__bad_interrupt>
  72:	00 00       	nop
  74:	a7 c0       	rjmp	.+334    	; 0x1c4 <__bad_interrupt>
  76:	00 00       	nop
  78:	a5 c0       	rjmp	.+330    	; 0x1c4 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	a3 c0       	rjmp	.+326    	; 0x1c4 <__bad_interrupt>
  7e:	00 00       	nop
  80:	a1 c0       	rjmp	.+322    	; 0x1c4 <__bad_interrupt>
  82:	00 00       	nop
  84:	9f c0       	rjmp	.+318    	; 0x1c4 <__bad_interrupt>
  86:	00 00       	nop
  88:	9d c0       	rjmp	.+314    	; 0x1c4 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	9b c0       	rjmp	.+310    	; 0x1c4 <__bad_interrupt>
  8e:	00 00       	nop
  90:	99 c0       	rjmp	.+306    	; 0x1c4 <__bad_interrupt>
  92:	00 00       	nop
  94:	97 c0       	rjmp	.+302    	; 0x1c4 <__bad_interrupt>
  96:	00 00       	nop
  98:	95 c0       	rjmp	.+298    	; 0x1c4 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	66 c2       	rjmp	.+1228   	; 0x56a <__vector_39>
  9e:	00 00       	nop
  a0:	91 c0       	rjmp	.+290    	; 0x1c4 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	8f c0       	rjmp	.+286    	; 0x1c4 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	8d c0       	rjmp	.+282    	; 0x1c4 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	8b c0       	rjmp	.+278    	; 0x1c4 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	89 c0       	rjmp	.+274    	; 0x1c4 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	87 c0       	rjmp	.+270    	; 0x1c4 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	85 c0       	rjmp	.+266    	; 0x1c4 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	83 c0       	rjmp	.+262    	; 0x1c4 <__bad_interrupt>
  be:	00 00       	nop
  c0:	81 c0       	rjmp	.+258    	; 0x1c4 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	7f c0       	rjmp	.+254    	; 0x1c4 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	7d c0       	rjmp	.+250    	; 0x1c4 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	7b c0       	rjmp	.+246    	; 0x1c4 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	79 c0       	rjmp	.+242    	; 0x1c4 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	77 c0       	rjmp	.+238    	; 0x1c4 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	75 c0       	rjmp	.+234    	; 0x1c4 <__bad_interrupt>
  da:	00 00       	nop
  dc:	73 c0       	rjmp	.+230    	; 0x1c4 <__bad_interrupt>
  de:	00 00       	nop
  e0:	71 c0       	rjmp	.+226    	; 0x1c4 <__bad_interrupt>
  e2:	00 00       	nop
  e4:	d0 02       	muls	r29, r16
  e6:	22 03       	mulsu	r18, r18
  e8:	22 03       	mulsu	r18, r18
  ea:	22 03       	mulsu	r18, r18
  ec:	22 03       	mulsu	r18, r18
  ee:	22 03       	mulsu	r18, r18
  f0:	22 03       	mulsu	r18, r18
  f2:	22 03       	mulsu	r18, r18
  f4:	d0 02       	muls	r29, r16
  f6:	22 03       	mulsu	r18, r18
  f8:	22 03       	mulsu	r18, r18
  fa:	22 03       	mulsu	r18, r18
  fc:	22 03       	mulsu	r18, r18
  fe:	22 03       	mulsu	r18, r18
 100:	22 03       	mulsu	r18, r18
 102:	22 03       	mulsu	r18, r18
 104:	d2 02       	muls	r29, r18
 106:	22 03       	mulsu	r18, r18
 108:	22 03       	mulsu	r18, r18
 10a:	22 03       	mulsu	r18, r18
 10c:	22 03       	mulsu	r18, r18
 10e:	22 03       	mulsu	r18, r18
 110:	22 03       	mulsu	r18, r18
 112:	22 03       	mulsu	r18, r18
 114:	22 03       	mulsu	r18, r18
 116:	22 03       	mulsu	r18, r18
 118:	22 03       	mulsu	r18, r18
 11a:	22 03       	mulsu	r18, r18
 11c:	22 03       	mulsu	r18, r18
 11e:	22 03       	mulsu	r18, r18
 120:	22 03       	mulsu	r18, r18
 122:	22 03       	mulsu	r18, r18
 124:	d2 02       	muls	r29, r18
 126:	22 03       	mulsu	r18, r18
 128:	22 03       	mulsu	r18, r18
 12a:	22 03       	mulsu	r18, r18
 12c:	22 03       	mulsu	r18, r18
 12e:	22 03       	mulsu	r18, r18
 130:	22 03       	mulsu	r18, r18
 132:	22 03       	mulsu	r18, r18
 134:	22 03       	mulsu	r18, r18
 136:	22 03       	mulsu	r18, r18
 138:	22 03       	mulsu	r18, r18
 13a:	22 03       	mulsu	r18, r18
 13c:	22 03       	mulsu	r18, r18
 13e:	22 03       	mulsu	r18, r18
 140:	22 03       	mulsu	r18, r18
 142:	22 03       	mulsu	r18, r18
 144:	1e 03       	fmul	r17, r22
 146:	22 03       	mulsu	r18, r18
 148:	22 03       	mulsu	r18, r18
 14a:	22 03       	mulsu	r18, r18
 14c:	22 03       	mulsu	r18, r18
 14e:	22 03       	mulsu	r18, r18
 150:	22 03       	mulsu	r18, r18
 152:	22 03       	mulsu	r18, r18
 154:	fb 02       	muls	r31, r27
 156:	22 03       	mulsu	r18, r18
 158:	22 03       	mulsu	r18, r18
 15a:	22 03       	mulsu	r18, r18
 15c:	22 03       	mulsu	r18, r18
 15e:	22 03       	mulsu	r18, r18
 160:	22 03       	mulsu	r18, r18
 162:	22 03       	mulsu	r18, r18
 164:	22 03       	mulsu	r18, r18
 166:	22 03       	mulsu	r18, r18
 168:	22 03       	mulsu	r18, r18
 16a:	22 03       	mulsu	r18, r18
 16c:	22 03       	mulsu	r18, r18
 16e:	22 03       	mulsu	r18, r18
 170:	22 03       	mulsu	r18, r18
 172:	22 03       	mulsu	r18, r18
 174:	ef 02       	muls	r30, r31
 176:	22 03       	mulsu	r18, r18
 178:	22 03       	mulsu	r18, r18
 17a:	22 03       	mulsu	r18, r18
 17c:	22 03       	mulsu	r18, r18
 17e:	22 03       	mulsu	r18, r18
 180:	22 03       	mulsu	r18, r18
 182:	22 03       	mulsu	r18, r18
 184:	0d 03       	fmul	r16, r21

00000186 <__ctors_end>:
 186:	11 24       	eor	r1, r1
 188:	1f be       	out	0x3f, r1	; 63
 18a:	cf ef       	ldi	r28, 0xFF	; 255
 18c:	d1 e2       	ldi	r29, 0x21	; 33
 18e:	de bf       	out	0x3e, r29	; 62
 190:	cd bf       	out	0x3d, r28	; 61
 192:	00 e0       	ldi	r16, 0x00	; 0
 194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
 196:	12 e0       	ldi	r17, 0x02	; 2
 198:	a0 e0       	ldi	r26, 0x00	; 0
 19a:	b2 e0       	ldi	r27, 0x02	; 2
 19c:	e4 e3       	ldi	r30, 0x34	; 52
 19e:	f7 e0       	ldi	r31, 0x07	; 7
 1a0:	00 e0       	ldi	r16, 0x00	; 0
 1a2:	0b bf       	out	0x3b, r16	; 59
 1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
 1a6:	07 90       	elpm	r0, Z+
 1a8:	0d 92       	st	X+, r0
 1aa:	a6 32       	cpi	r26, 0x26	; 38
 1ac:	b1 07       	cpc	r27, r17
 1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
 1b0:	22 e0       	ldi	r18, 0x02	; 2
 1b2:	a6 e2       	ldi	r26, 0x26	; 38
 1b4:	b2 e0       	ldi	r27, 0x02	; 2
 1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
 1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
 1ba:	a5 33       	cpi	r26, 0x35	; 53
 1bc:	b2 07       	cpc	r27, r18
 1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
 1c0:	6f d1       	rcall	.+734    	; 0x4a0 <main>
 1c2:	b6 c2       	rjmp	.+1388   	; 0x730 <_exit>

000001c4 <__bad_interrupt>:
 1c4:	1d cf       	rjmp	.-454    	; 0x0 <__vectors>

000001c6 <can_set_mode>:
	for (int i = 0; i < message.length; i++) {
		mcp2515_write(MCP_TXB0D0 + i, (signed char) message.data[i]);
	}
	
	mcp2515_req_to_send(MCP_RTS_TX0);	
}
 1c6:	cf 93       	push	r28
 1c8:	c8 2f       	mov	r28, r24
 1ca:	48 2f       	mov	r20, r24
 1cc:	60 ee       	ldi	r22, 0xE0	; 224
 1ce:	8f e0       	ldi	r24, 0x0F	; 15
 1d0:	cb d0       	rcall	.+406    	; 0x368 <mcp2515_bit_modify>
 1d2:	8e e0       	ldi	r24, 0x0E	; 14
 1d4:	bc d0       	rcall	.+376    	; 0x34e <mcp2515_read>
 1d6:	80 7e       	andi	r24, 0xE0	; 224
 1d8:	21 e0       	ldi	r18, 0x01	; 1
 1da:	30 e0       	ldi	r19, 0x00	; 0
 1dc:	c8 13       	cpse	r28, r24
 1de:	02 c0       	rjmp	.+4      	; 0x1e4 <can_set_mode+0x1e>
 1e0:	20 e0       	ldi	r18, 0x00	; 0
 1e2:	30 e0       	ldi	r19, 0x00	; 0
 1e4:	c9 01       	movw	r24, r18
 1e6:	cf 91       	pop	r28
 1e8:	08 95       	ret

000001ea <can_init>:
 1ea:	cf 93       	push	r28
 1ec:	df 93       	push	r29
 1ee:	52 98       	cbi	0x0a, 2	; 10
 1f0:	ab d0       	rcall	.+342    	; 0x348 <mcp2515_init>
 1f2:	80 e8       	ldi	r24, 0x80	; 128
 1f4:	e8 df       	rcall	.-48     	; 0x1c6 <can_set_mode>
 1f6:	ec 01       	movw	r28, r24
 1f8:	00 97       	sbiw	r24, 0x00	; 0
 1fa:	31 f0       	breq	.+12     	; 0x208 <can_init+0x1e>
 1fc:	8f e0       	ldi	r24, 0x0F	; 15
 1fe:	92 e0       	ldi	r25, 0x02	; 2
 200:	6a d2       	rcall	.+1236   	; 0x6d6 <puts>
 202:	c1 e0       	ldi	r28, 0x01	; 1
 204:	d0 e0       	ldi	r29, 0x00	; 0
 206:	0a c0       	rjmp	.+20     	; 0x21c <can_init+0x32>
 208:	80 e0       	ldi	r24, 0x00	; 0
 20a:	dd df       	rcall	.-70     	; 0x1c6 <can_set_mode>
 20c:	4f ef       	ldi	r20, 0xFF	; 255
 20e:	64 e6       	ldi	r22, 0x64	; 100
 210:	80 e6       	ldi	r24, 0x60	; 96
 212:	aa d0       	rcall	.+340    	; 0x368 <mcp2515_bit_modify>
 214:	41 e0       	ldi	r20, 0x01	; 1
 216:	61 e0       	ldi	r22, 0x01	; 1
 218:	8b e2       	ldi	r24, 0x2B	; 43
 21a:	a6 d0       	rcall	.+332    	; 0x368 <mcp2515_bit_modify>
 21c:	ce 01       	movw	r24, r28
 21e:	df 91       	pop	r29
 220:	cf 91       	pop	r28
 222:	08 95       	ret

00000224 <can_recieve>:

can_message can_recieve(void) {
 224:	9f 92       	push	r9
 226:	af 92       	push	r10
 228:	bf 92       	push	r11
 22a:	cf 92       	push	r12
 22c:	df 92       	push	r13
 22e:	ef 92       	push	r14
 230:	ff 92       	push	r15
 232:	0f 93       	push	r16
 234:	1f 93       	push	r17
 236:	cf 93       	push	r28
 238:	df 93       	push	r29
 23a:	cd b7       	in	r28, 0x3d	; 61
 23c:	de b7       	in	r29, 0x3e	; 62
 23e:	2a 97       	sbiw	r28, 0x0a	; 10
 240:	0f b6       	in	r0, 0x3f	; 63
 242:	f8 94       	cli
 244:	de bf       	out	0x3e, r29	; 62
 246:	0f be       	out	0x3f, r0	; 63
 248:	cd bf       	out	0x3d, r28	; 61
 24a:	6c 01       	movw	r12, r24
	wait_until_bit_is_clear(PIND,PIND2);
 24c:	4a 99       	sbic	0x09, 2	; 9
 24e:	fe cf       	rjmp	.-4      	; 0x24c <can_recieve+0x28>
	//printf("hello \n");
	
	can_message message;
	if (test_bit(mcp2515_read(MCP_CANINTF),MCP_RX0IF)) {
 250:	8c e2       	ldi	r24, 0x2C	; 44
 252:	7d d0       	rcall	.+250    	; 0x34e <mcp2515_read>
 254:	81 ff       	sbrs	r24, 1
 256:	2a c0       	rjmp	.+84     	; 0x2ac <can_recieve+0x88>
		message.id = (uint8_t) (mcp2515_read(MCP_RXB0SIDH) << 3) | (mcp2515_read(MCP_RXB0SIDL) >> 5);
 258:	81 e6       	ldi	r24, 0x61	; 97
 25a:	79 d0       	rcall	.+242    	; 0x34e <mcp2515_read>
 25c:	18 2f       	mov	r17, r24
 25e:	82 e6       	ldi	r24, 0x62	; 98
 260:	76 d0       	rcall	.+236    	; 0x34e <mcp2515_read>
 262:	82 95       	swap	r24
 264:	86 95       	lsr	r24
 266:	87 70       	andi	r24, 0x07	; 7
 268:	11 0f       	add	r17, r17
 26a:	11 0f       	add	r17, r17
 26c:	11 0f       	add	r17, r17
 26e:	98 2e       	mov	r9, r24
 270:	91 2a       	or	r9, r17
		message.length = (uint8_t) mcp2515_read(MCP_RXB0DLC) & (0x0f);
 272:	85 e6       	ldi	r24, 0x65	; 101
 274:	6c d0       	rcall	.+216    	; 0x34e <mcp2515_read>
 276:	8f 70       	andi	r24, 0x0F	; 15
 278:	a8 2e       	mov	r10, r24
		//printf("ID: %d \n", message.id);
		for (int i = 0; i < message.length; i++) {
 27a:	99 f0       	breq	.+38     	; 0x2a2 <can_recieve+0x7e>
 27c:	8e 01       	movw	r16, r28
 27e:	0d 5f       	subi	r16, 0xFD	; 253
 280:	1f 4f       	sbci	r17, 0xFF	; 255
 282:	78 01       	movw	r14, r16
 284:	e8 0e       	add	r14, r24
 286:	f1 1c       	adc	r15, r1
 288:	0f 2e       	mov	r0, r31
 28a:	f6 e6       	ldi	r31, 0x66	; 102
 28c:	bf 2e       	mov	r11, r31
 28e:	f0 2d       	mov	r31, r0
			message.data[i] = (signed char) mcp2515_read(MCP_RXB0D0 + i);
 290:	8b 2d       	mov	r24, r11
 292:	5d d0       	rcall	.+186    	; 0x34e <mcp2515_read>
 294:	f8 01       	movw	r30, r16
 296:	81 93       	st	Z+, r24
 298:	8f 01       	movw	r16, r30
 29a:	b3 94       	inc	r11
	can_message message;
	if (test_bit(mcp2515_read(MCP_CANINTF),MCP_RX0IF)) {
		message.id = (uint8_t) (mcp2515_read(MCP_RXB0SIDH) << 3) | (mcp2515_read(MCP_RXB0SIDL) >> 5);
		message.length = (uint8_t) mcp2515_read(MCP_RXB0DLC) & (0x0f);
		//printf("ID: %d \n", message.id);
		for (int i = 0; i < message.length; i++) {
 29c:	ee 15       	cp	r30, r14
 29e:	ff 05       	cpc	r31, r15
 2a0:	b9 f7       	brne	.-18     	; 0x290 <can_recieve+0x6c>
			message.data[i] = (signed char) mcp2515_read(MCP_RXB0D0 + i);
		}
		//printf("Data: %d",message.data[0]);
		mcp2515_bit_modify(MCP_CANINTF,0x01,0);
 2a2:	40 e0       	ldi	r20, 0x00	; 0
 2a4:	61 e0       	ldi	r22, 0x01	; 1
 2a6:	8c e2       	ldi	r24, 0x2C	; 44
 2a8:	5f d0       	rcall	.+190    	; 0x368 <mcp2515_bit_modify>
 2aa:	02 c0       	rjmp	.+4      	; 0x2b0 <can_recieve+0x8c>
	} else {
		message.id = -1;
 2ac:	99 24       	eor	r9, r9
 2ae:	9a 94       	dec	r9
	}
	return message;	
 2b0:	99 82       	std	Y+1, r9	; 0x01
 2b2:	aa 82       	std	Y+2, r10	; 0x02
 2b4:	8a e0       	ldi	r24, 0x0A	; 10
 2b6:	fe 01       	movw	r30, r28
 2b8:	31 96       	adiw	r30, 0x01	; 1
 2ba:	d6 01       	movw	r26, r12
 2bc:	01 90       	ld	r0, Z+
 2be:	0d 92       	st	X+, r0
 2c0:	8a 95       	dec	r24
 2c2:	e1 f7       	brne	.-8      	; 0x2bc <can_recieve+0x98>
 2c4:	c6 01       	movw	r24, r12
 2c6:	2a 96       	adiw	r28, 0x0a	; 10
 2c8:	0f b6       	in	r0, 0x3f	; 63
 2ca:	f8 94       	cli
 2cc:	de bf       	out	0x3e, r29	; 62
 2ce:	0f be       	out	0x3f, r0	; 63
 2d0:	cd bf       	out	0x3d, r28	; 61
 2d2:	df 91       	pop	r29
 2d4:	cf 91       	pop	r28
 2d6:	1f 91       	pop	r17
 2d8:	0f 91       	pop	r16
 2da:	ff 90       	pop	r15
 2dc:	ef 90       	pop	r14
 2de:	df 90       	pop	r13
 2e0:	cf 90       	pop	r12
 2e2:	bf 90       	pop	r11
 2e4:	af 90       	pop	r10
 2e6:	9f 90       	pop	r9
 2e8:	08 95       	ret

000002ea <adc_init>:
static uint8_t n_ball_lost;
static bool ball_flag;

void adc_init(void) {
	//	Set Vref to AVCC
	set_bit(ADMUX,REFS0);
 2ea:	ec e7       	ldi	r30, 0x7C	; 124
 2ec:	f0 e0       	ldi	r31, 0x00	; 0
 2ee:	80 81       	ld	r24, Z
 2f0:	80 64       	ori	r24, 0x40	; 64
 2f2:	80 83       	st	Z, r24
	
	//	Enable ADC
	set_bit(ADCSRA,ADEN);
 2f4:	ea e7       	ldi	r30, 0x7A	; 122
 2f6:	f0 e0       	ldi	r31, 0x00	; 0
 2f8:	80 81       	ld	r24, Z
 2fa:	80 68       	ori	r24, 0x80	; 128
 2fc:	80 83       	st	Z, r24
	
	//	Set prescaler to Fcpu/16
	set_bit(ADCSRA,ADPS2);
 2fe:	80 81       	ld	r24, Z
 300:	84 60       	ori	r24, 0x04	; 4
 302:	80 83       	st	Z, r24
 304:	08 95       	ret

00000306 <ball_detector_init>:
}

void ball_detector_init(void) {
	adc_init();
 306:	f1 df       	rcall	.-30     	; 0x2ea <adc_init>
	n_ball_lost = 0;
 308:	10 92 27 02 	sts	0x0227, r1
	ball_flag = FALSE;
 30c:	10 92 26 02 	sts	0x0226, r1
 310:	08 95       	ret

00000312 <dac_init>:
#include "dac.h"

void dac_init(void) {
	TWI_Master_Initialise();
 312:	ff d0       	rcall	.+510    	; 0x512 <TWI_Master_Initialise>
	sei();
 314:	78 94       	sei
 316:	08 95       	ret

00000318 <dac_set_val>:
}

void dac_set_val(uint8_t channel, uint8_t new_val) {
 318:	cf 93       	push	r28
 31a:	df 93       	push	r29
 31c:	00 d0       	rcall	.+0      	; 0x31e <dac_set_val+0x6>
 31e:	cd b7       	in	r28, 0x3d	; 61
 320:	de b7       	in	r29, 0x3e	; 62
	uint8_t msg[3] = {
 322:	80 e5       	ldi	r24, 0x50	; 80
 324:	89 83       	std	Y+1, r24	; 0x01
 326:	1a 82       	std	Y+2, r1	; 0x02
 328:	6b 83       	std	Y+3, r22	; 0x03
					MAX520_ADDRESS,
					MAX520_COMMAND & channel,
					new_val
	};
	TWI_Start_Transceiver_With_Data(msg,3);	
 32a:	63 e0       	ldi	r22, 0x03	; 3
 32c:	ce 01       	movw	r24, r28
 32e:	01 96       	adiw	r24, 0x01	; 1
 330:	fa d0       	rcall	.+500    	; 0x526 <TWI_Start_Transceiver_With_Data>
 332:	0f 90       	pop	r0
 334:	0f 90       	pop	r0
 336:	0f 90       	pop	r0
 338:	df 91       	pop	r29
 33a:	cf 91       	pop	r28
 33c:	08 95       	ret

0000033e <mcp2515_reset>:
	spi_select();
	spi_write(MCP_READ_STATUS);
	char result = spi_read();
	spi_deselect();
	return result;	
}
 33e:	e5 d0       	rcall	.+458    	; 0x50a <spi_select>
 340:	80 ec       	ldi	r24, 0xC0	; 192
 342:	da d0       	rcall	.+436    	; 0x4f8 <spi_write>
 344:	e4 c0       	rjmp	.+456    	; 0x50e <spi_deselect>
 346:	08 95       	ret

00000348 <mcp2515_init>:
 348:	d1 d0       	rcall	.+418    	; 0x4ec <spi_init>
 34a:	f9 cf       	rjmp	.-14     	; 0x33e <mcp2515_reset>
 34c:	08 95       	ret

0000034e <mcp2515_read>:
 34e:	cf 93       	push	r28
 350:	c8 2f       	mov	r28, r24
 352:	db d0       	rcall	.+438    	; 0x50a <spi_select>
 354:	83 e0       	ldi	r24, 0x03	; 3
 356:	d0 d0       	rcall	.+416    	; 0x4f8 <spi_write>
 358:	8c 2f       	mov	r24, r28
 35a:	ce d0       	rcall	.+412    	; 0x4f8 <spi_write>
 35c:	d3 d0       	rcall	.+422    	; 0x504 <spi_read>
 35e:	c8 2f       	mov	r28, r24
 360:	d6 d0       	rcall	.+428    	; 0x50e <spi_deselect>
 362:	8c 2f       	mov	r24, r28
 364:	cf 91       	pop	r28
 366:	08 95       	ret

00000368 <mcp2515_bit_modify>:

void mcp2515_bit_modify(char reg_address, char mask, char data) {
 368:	1f 93       	push	r17
 36a:	cf 93       	push	r28
 36c:	df 93       	push	r29
 36e:	18 2f       	mov	r17, r24
 370:	d6 2f       	mov	r29, r22
 372:	c4 2f       	mov	r28, r20
	spi_select();
 374:	ca d0       	rcall	.+404    	; 0x50a <spi_select>
	spi_write(MCP_BITMOD);
 376:	85 e0       	ldi	r24, 0x05	; 5
 378:	bf d0       	rcall	.+382    	; 0x4f8 <spi_write>
	spi_write(reg_address);
 37a:	81 2f       	mov	r24, r17
 37c:	bd d0       	rcall	.+378    	; 0x4f8 <spi_write>
	spi_write(mask);
 37e:	8d 2f       	mov	r24, r29
 380:	bb d0       	rcall	.+374    	; 0x4f8 <spi_write>
	spi_write(data);
 382:	8c 2f       	mov	r24, r28
 384:	b9 d0       	rcall	.+370    	; 0x4f8 <spi_write>
	spi_deselect();
 386:	c3 d0       	rcall	.+390    	; 0x50e <spi_deselect>
 388:	df 91       	pop	r29
 38a:	cf 91       	pop	r28
 38c:	1f 91       	pop	r17
 38e:	08 95       	ret

00000390 <motor_init>:
#include "motor.h"

void motor_init(void) {
	dac_init();
 390:	c0 df       	rcall	.-128    	; 0x312 <dac_init>
	// Set appropriate pins as output
	set_bit(DDRH,ENABLE);
 392:	e1 e0       	ldi	r30, 0x01	; 1
 394:	f1 e0       	ldi	r31, 0x01	; 1
 396:	80 81       	ld	r24, Z
 398:	80 61       	ori	r24, 0x10	; 16
 39a:	80 83       	st	Z, r24
	set_bit(DDRH,DIR);
 39c:	80 81       	ld	r24, Z
 39e:	82 60       	ori	r24, 0x02	; 2
 3a0:	80 83       	st	Z, r24
	set_bit(DDRH,OE);
 3a2:	80 81       	ld	r24, Z
 3a4:	80 62       	ori	r24, 0x20	; 32
 3a6:	80 83       	st	Z, r24
	set_bit(DDRH,RST);
 3a8:	80 81       	ld	r24, Z
 3aa:	80 64       	ori	r24, 0x40	; 64
 3ac:	80 83       	st	Z, r24
	set_bit(DDRH,SEL);
 3ae:	80 81       	ld	r24, Z
 3b0:	88 60       	ori	r24, 0x08	; 8
 3b2:	80 83       	st	Z, r24
	
	// Set port k as input
	DDRK = 0x00;
 3b4:	10 92 07 01 	sts	0x0107, r1
	//Enable motor
	set_bit(MJ1,ENABLE);
 3b8:	e2 e0       	ldi	r30, 0x02	; 2
 3ba:	f1 e0       	ldi	r31, 0x01	; 1
 3bc:	80 81       	ld	r24, Z
 3be:	80 61       	ori	r24, 0x10	; 16
 3c0:	80 83       	st	Z, r24
	clear_bit(MJ1,OE);
 3c2:	80 81       	ld	r24, Z
 3c4:	8f 7d       	andi	r24, 0xDF	; 223
 3c6:	80 83       	st	Z, r24
	clear_bit(MJ1,RST);
 3c8:	80 81       	ld	r24, Z
 3ca:	8f 7b       	andi	r24, 0xBF	; 191
 3cc:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 3ce:	87 ee       	ldi	r24, 0xE7	; 231
 3d0:	93 e0       	ldi	r25, 0x03	; 3
 3d2:	01 97       	sbiw	r24, 0x01	; 1
 3d4:	f1 f7       	brne	.-4      	; 0x3d2 <motor_init+0x42>
 3d6:	00 c0       	rjmp	.+0      	; 0x3d8 <motor_init+0x48>
 3d8:	00 00       	nop
	_delay_us(250);
	set_bit(MJ1,RST);
 3da:	80 81       	ld	r24, Z
 3dc:	80 64       	ori	r24, 0x40	; 64
 3de:	80 83       	st	Z, r24
 3e0:	08 95       	ret

000003e2 <motor_set_direction>:
}

void motor_set_direction(motor_dir dir) {
	if (dir == LEFT) {
 3e2:	81 11       	cpse	r24, r1
 3e4:	06 c0       	rjmp	.+12     	; 0x3f2 <motor_set_direction+0x10>
		clear_bit(MJ1,DIR);
 3e6:	e2 e0       	ldi	r30, 0x02	; 2
 3e8:	f1 e0       	ldi	r31, 0x01	; 1
 3ea:	80 81       	ld	r24, Z
 3ec:	8d 7f       	andi	r24, 0xFD	; 253
 3ee:	80 83       	st	Z, r24
 3f0:	08 95       	ret
	} else {
		set_bit(MJ1,DIR);
 3f2:	e2 e0       	ldi	r30, 0x02	; 2
 3f4:	f1 e0       	ldi	r31, 0x01	; 1
 3f6:	80 81       	ld	r24, Z
 3f8:	82 60       	ori	r24, 0x02	; 2
 3fa:	80 83       	st	Z, r24
 3fc:	08 95       	ret

000003fe <motor_set_speed>:
	}
}

void motor_set_speed(uint8_t speed) {
	if (speed > DEADBAND) {
 3fe:	88 30       	cpi	r24, 0x08	; 8
 400:	20 f0       	brcs	.+8      	; 0x40a <motor_set_speed+0xc>
		dac_set_val(0,speed);
 402:	68 2f       	mov	r22, r24
 404:	80 e0       	ldi	r24, 0x00	; 0
 406:	88 cf       	rjmp	.-240    	; 0x318 <dac_set_val>
 408:	08 95       	ret
	} else {
		dac_set_val(0,0);
 40a:	60 e0       	ldi	r22, 0x00	; 0
 40c:	80 e0       	ldi	r24, 0x00	; 0
 40e:	84 cf       	rjmp	.-248    	; 0x318 <dac_set_val>
 410:	08 95       	ret

00000412 <motor_calibrate>:
	}
}


void motor_calibrate(void) {
	motor_set_direction(RIGHT);
 412:	81 e0       	ldi	r24, 0x01	; 1
 414:	e6 df       	rcall	.-52     	; 0x3e2 <motor_set_direction>
	motor_set_speed(75);
 416:	8b e4       	ldi	r24, 0x4B	; 75
 418:	f2 df       	rcall	.-28     	; 0x3fe <motor_set_speed>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 41a:	2f ef       	ldi	r18, 0xFF	; 255
 41c:	8d e3       	ldi	r24, 0x3D	; 61
 41e:	99 e4       	ldi	r25, 0x49	; 73
 420:	21 50       	subi	r18, 0x01	; 1
 422:	80 40       	sbci	r24, 0x00	; 0
 424:	90 40       	sbci	r25, 0x00	; 0
 426:	e1 f7       	brne	.-8      	; 0x420 <motor_calibrate+0xe>
 428:	00 c0       	rjmp	.+0      	; 0x42a <motor_calibrate+0x18>
 42a:	00 00       	nop
	_delay_ms(1500);
	clear_bit(MJ1,RST);
 42c:	e2 e0       	ldi	r30, 0x02	; 2
 42e:	f1 e0       	ldi	r31, 0x01	; 1
 430:	80 81       	ld	r24, Z
 432:	8f 7b       	andi	r24, 0xBF	; 191
 434:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 436:	87 ec       	ldi	r24, 0xC7	; 199
 438:	90 e0       	ldi	r25, 0x00	; 0
 43a:	01 97       	sbiw	r24, 0x01	; 1
 43c:	f1 f7       	brne	.-4      	; 0x43a <motor_calibrate+0x28>
 43e:	00 c0       	rjmp	.+0      	; 0x440 <motor_calibrate+0x2e>
 440:	00 00       	nop
	_delay_us(50);
	set_bit(MJ1,RST);
 442:	80 81       	ld	r24, Z
 444:	80 64       	ori	r24, 0x40	; 64
 446:	80 83       	st	Z, r24
 448:	08 95       	ret

0000044a <motor_get_encoder_val>:
}

int16_t motor_get_encoder_val(void) {
	int16_t val;
	clear_bit(MJ1,OE);
 44a:	e2 e0       	ldi	r30, 0x02	; 2
 44c:	f1 e0       	ldi	r31, 0x01	; 1
 44e:	80 81       	ld	r24, Z
 450:	8f 7d       	andi	r24, 0xDF	; 223
 452:	80 83       	st	Z, r24
 454:	85 e3       	ldi	r24, 0x35	; 53
 456:	8a 95       	dec	r24
 458:	f1 f7       	brne	.-4      	; 0x456 <motor_get_encoder_val+0xc>
 45a:	00 00       	nop
	_delay_us(10);
	clear_bit(MJ1,SEL);
 45c:	80 81       	ld	r24, Z
 45e:	87 7f       	andi	r24, 0xF7	; 247
 460:	80 83       	st	Z, r24
 462:	ef e8       	ldi	r30, 0x8F	; 143
 464:	f1 e0       	ldi	r31, 0x01	; 1
 466:	31 97       	sbiw	r30, 0x01	; 1
 468:	f1 f7       	brne	.-4      	; 0x466 <motor_get_encoder_val+0x1c>
 46a:	00 c0       	rjmp	.+0      	; 0x46c <motor_get_encoder_val+0x22>
 46c:	00 00       	nop
	_delay_us(100);
	val = (PINK<<8);
 46e:	80 91 06 01 	lds	r24, 0x0106
 472:	90 e0       	ldi	r25, 0x00	; 0
 474:	98 2f       	mov	r25, r24
 476:	88 27       	eor	r24, r24
	set_bit(MJ1,SEL);
 478:	e2 e0       	ldi	r30, 0x02	; 2
 47a:	f1 e0       	ldi	r31, 0x01	; 1
 47c:	20 81       	ld	r18, Z
 47e:	28 60       	ori	r18, 0x08	; 8
 480:	20 83       	st	Z, r18
 482:	ef e8       	ldi	r30, 0x8F	; 143
 484:	f1 e0       	ldi	r31, 0x01	; 1
 486:	31 97       	sbiw	r30, 0x01	; 1
 488:	f1 f7       	brne	.-4      	; 0x486 <motor_get_encoder_val+0x3c>
 48a:	00 c0       	rjmp	.+0      	; 0x48c <motor_get_encoder_val+0x42>
 48c:	00 00       	nop
	_delay_us(100);
	val |= PINK;
 48e:	20 91 06 01 	lds	r18, 0x0106
	set_bit(MJ1,OE);
 492:	e2 e0       	ldi	r30, 0x02	; 2
 494:	f1 e0       	ldi	r31, 0x01	; 1
 496:	30 81       	ld	r19, Z
 498:	30 62       	ori	r19, 0x20	; 32
 49a:	30 83       	st	Z, r19
	return val;
 49c:	82 2b       	or	r24, r18
 49e:	08 95       	ret

000004a0 <main>:
#include "ball_detector.h"
#include "motor.h"
#include <util/delay.h>


int main(void) {
 4a0:	cf 93       	push	r28
 4a2:	df 93       	push	r29
 4a4:	cd b7       	in	r28, 0x3d	; 61
 4a6:	de b7       	in	r29, 0x3e	; 62
 4a8:	2a 97       	sbiw	r28, 0x0a	; 10
 4aa:	0f b6       	in	r0, 0x3f	; 63
 4ac:	f8 94       	cli
 4ae:	de bf       	out	0x3e, r29	; 62
 4b0:	0f be       	out	0x3f, r0	; 63
 4b2:	cd bf       	out	0x3d, r28	; 61

	uart_init();
 4b4:	f4 d0       	rcall	.+488    	; 0x69e <uart_init>
	can_init();
 4b6:	99 de       	rcall	.-718    	; 0x1ea <can_init>
	snd_msg.data[2] = 'u';
	snd_msg.data[3] = 'u';
	snd_msg.data[4] = 'k';
	snd_msg.length = 5;
	//pwm_init();
	motor_init();
 4b8:	6b df       	rcall	.-298    	; 0x390 <motor_init>
	ball_detector_init();
 4ba:	25 df       	rcall	.-438    	; 0x306 <ball_detector_init>
	float pos;
	uint8_t n;
	int16_t enc_val;
	int i = 0;
	motor_calibrate();
 4bc:	aa df       	rcall	.-172    	; 0x412 <motor_calibrate>
		//printf("Ball lost: %d times\n",n);
		//printf("Sending message... \n");
		//can_send(snd_msg);
		
		//printf("Waiting for message... \n");
		rcv_msg = can_recieve();
 4be:	ce 01       	movw	r24, r28
 4c0:	01 96       	adiw	r24, 0x01	; 1
 4c2:	b0 de       	rcall	.-672    	; 0x224 <can_recieve>
 4c4:	1b 81       	ldd	r17, Y+3	; 0x03
	//	printf("Message ID: %d\n",rcv_msg.id);
		//printf("X_pos: %d, Y_pos: %d\n",rcv_msg.data[0], rcv_msg.data[1]); 
		if (rcv_msg.data[0] < 0) {
 4c6:	11 23       	and	r17, r17
 4c8:	1c f4       	brge	.+6      	; 0x4d0 <main+0x30>
			motor_set_direction(LEFT);
 4ca:	80 e0       	ldi	r24, 0x00	; 0
 4cc:	8a df       	rcall	.-236    	; 0x3e2 <motor_set_direction>
 4ce:	02 c0       	rjmp	.+4      	; 0x4d4 <main+0x34>
		} else {
			motor_set_direction(RIGHT);
 4d0:	81 e0       	ldi	r24, 0x01	; 1
 4d2:	87 df       	rcall	.-242    	; 0x3e2 <motor_set_direction>
		}
	
		motor_set_speed(abs(rcv_msg.data[0]));
 4d4:	81 2f       	mov	r24, r17
 4d6:	99 27       	eor	r25, r25
 4d8:	87 fd       	sbrc	r24, 7
 4da:	90 95       	com	r25
 4dc:	99 23       	and	r25, r25
 4de:	1c f4       	brge	.+6      	; 0x4e6 <main+0x46>
 4e0:	91 95       	neg	r25
 4e2:	81 95       	neg	r24
 4e4:	91 09       	sbc	r25, r1
 4e6:	8b df       	rcall	.-234    	; 0x3fe <motor_set_speed>
		
		enc_val = motor_get_encoder_val();
 4e8:	b0 df       	rcall	.-160    	; 0x44a <motor_get_encoder_val>
		//printf("Encoder value: %d \n",enc_val);
		//pos = 1.5 + (((float) rcv_msg.data[1])/200) ;
		//pwm_new_width(pos);
		
		//_delay_ms(100);
	}
 4ea:	e9 cf       	rjmp	.-46     	; 0x4be <main+0x1e>

000004ec <spi_init>:

void spi_init(void) {
	/* Set MOSI, SCK and SS output, MISO input. 
	PINB0 has to be set as output to enable '
	transmission flag to work correctly, since this is origial SS */
	DDR_SPI = (1<<DD_SS)|(1<<DD_SCK)|(1<<DD_MOSI)|(1<<PINB0);
 4ec:	87 e8       	ldi	r24, 0x87	; 135
 4ee:	84 b9       	out	0x04, r24	; 4
	DDR_SPI &= ~(1<<DD_MISO);
 4f0:	23 98       	cbi	0x04, 3	; 4
	// Enable SPI, Master, set clock rate fck/16
	SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0);
 4f2:	81 e5       	ldi	r24, 0x51	; 81
 4f4:	8c bd       	out	0x2c, r24	; 44
 4f6:	08 95       	ret

000004f8 <spi_write>:
	//set_bit(SPSR,SPI2X);
}

char spi_write(char data) {
	/* Start transmission */
	SPDR = data;
 4f8:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)));
 4fa:	0d b4       	in	r0, 0x2d	; 45
 4fc:	07 fe       	sbrs	r0, 7
 4fe:	fd cf       	rjmp	.-6      	; 0x4fa <spi_write+0x2>
	//_delay_us(10);
	return SPDR;
 500:	8e b5       	in	r24, 0x2e	; 46
}
 502:	08 95       	ret

00000504 <spi_read>:

char spi_read(void) {
	// Something needs to be sent to be able to read the spi register
	return spi_write(0);
 504:	80 e0       	ldi	r24, 0x00	; 0
 506:	f8 cf       	rjmp	.-16     	; 0x4f8 <spi_write>
}
 508:	08 95       	ret

0000050a <spi_select>:

void spi_select(void) {
	clear_bit(PORTB,PINB7);
 50a:	2f 98       	cbi	0x05, 7	; 5
 50c:	08 95       	ret

0000050e <spi_deselect>:
}


void spi_deselect(void) {
	set_bit(PORTB,PINB7);
 50e:	2f 9a       	sbi	0x05, 7	; 5
 510:	08 95       	ret

00000512 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
 512:	8c e0       	ldi	r24, 0x0C	; 12
 514:	80 93 b8 00 	sts	0x00B8, r24
 518:	8f ef       	ldi	r24, 0xFF	; 255
 51a:	80 93 bb 00 	sts	0x00BB, r24
 51e:	84 e0       	ldi	r24, 0x04	; 4
 520:	80 93 bc 00 	sts	0x00BC, r24
 524:	08 95       	ret

00000526 <TWI_Start_Transceiver_With_Data>:
 526:	ec eb       	ldi	r30, 0xBC	; 188
 528:	f0 e0       	ldi	r31, 0x00	; 0
 52a:	20 81       	ld	r18, Z
 52c:	20 fd       	sbrc	r18, 0
 52e:	fd cf       	rjmp	.-6      	; 0x52a <TWI_Start_Transceiver_With_Data+0x4>
 530:	60 93 2a 02 	sts	0x022A, r22
 534:	fc 01       	movw	r30, r24
 536:	20 81       	ld	r18, Z
 538:	20 93 2b 02 	sts	0x022B, r18
 53c:	20 fd       	sbrc	r18, 0
 53e:	0c c0       	rjmp	.+24     	; 0x558 <TWI_Start_Transceiver_With_Data+0x32>
 540:	62 30       	cpi	r22, 0x02	; 2
 542:	50 f0       	brcs	.+20     	; 0x558 <TWI_Start_Transceiver_With_Data+0x32>
 544:	dc 01       	movw	r26, r24
 546:	11 96       	adiw	r26, 0x01	; 1
 548:	ec e2       	ldi	r30, 0x2C	; 44
 54a:	f2 e0       	ldi	r31, 0x02	; 2
 54c:	81 e0       	ldi	r24, 0x01	; 1
 54e:	9d 91       	ld	r25, X+
 550:	91 93       	st	Z+, r25
 552:	8f 5f       	subi	r24, 0xFF	; 255
 554:	86 13       	cpse	r24, r22
 556:	fb cf       	rjmp	.-10     	; 0x54e <TWI_Start_Transceiver_With_Data+0x28>
 558:	10 92 29 02 	sts	0x0229, r1
 55c:	88 ef       	ldi	r24, 0xF8	; 248
 55e:	80 93 00 02 	sts	0x0200, r24
 562:	85 ea       	ldi	r24, 0xA5	; 165
 564:	80 93 bc 00 	sts	0x00BC, r24
 568:	08 95       	ret

0000056a <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
//#pragma vector=TWI_vect
ISR (TWI_vect)
{
 56a:	1f 92       	push	r1
 56c:	0f 92       	push	r0
 56e:	0f b6       	in	r0, 0x3f	; 63
 570:	0f 92       	push	r0
 572:	11 24       	eor	r1, r1
 574:	0b b6       	in	r0, 0x3b	; 59
 576:	0f 92       	push	r0
 578:	2f 93       	push	r18
 57a:	3f 93       	push	r19
 57c:	8f 93       	push	r24
 57e:	9f 93       	push	r25
 580:	af 93       	push	r26
 582:	bf 93       	push	r27
 584:	ef 93       	push	r30
 586:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
 588:	80 91 b9 00 	lds	r24, 0x00B9
 58c:	90 e0       	ldi	r25, 0x00	; 0
 58e:	fc 01       	movw	r30, r24
 590:	38 97       	sbiw	r30, 0x08	; 8
 592:	e1 35       	cpi	r30, 0x51	; 81
 594:	f1 05       	cpc	r31, r1
 596:	08 f0       	brcs	.+2      	; 0x59a <__vector_39+0x30>
 598:	55 c0       	rjmp	.+170    	; 0x644 <__vector_39+0xda>
 59a:	ee 58       	subi	r30, 0x8E	; 142
 59c:	ff 4f       	sbci	r31, 0xFF	; 255
 59e:	95 c0       	rjmp	.+298    	; 0x6ca <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
 5a0:	10 92 28 02 	sts	0x0228, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
 5a4:	e0 91 28 02 	lds	r30, 0x0228
 5a8:	80 91 2a 02 	lds	r24, 0x022A
 5ac:	e8 17       	cp	r30, r24
 5ae:	70 f4       	brcc	.+28     	; 0x5cc <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
 5b0:	81 e0       	ldi	r24, 0x01	; 1
 5b2:	8e 0f       	add	r24, r30
 5b4:	80 93 28 02 	sts	0x0228, r24
 5b8:	f0 e0       	ldi	r31, 0x00	; 0
 5ba:	e5 5d       	subi	r30, 0xD5	; 213
 5bc:	fd 4f       	sbci	r31, 0xFD	; 253
 5be:	80 81       	ld	r24, Z
 5c0:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 5c4:	85 e8       	ldi	r24, 0x85	; 133
 5c6:	80 93 bc 00 	sts	0x00BC, r24
 5ca:	43 c0       	rjmp	.+134    	; 0x652 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 5cc:	80 91 29 02 	lds	r24, 0x0229
 5d0:	81 60       	ori	r24, 0x01	; 1
 5d2:	80 93 29 02 	sts	0x0229, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 5d6:	84 e9       	ldi	r24, 0x94	; 148
 5d8:	80 93 bc 00 	sts	0x00BC, r24
 5dc:	3a c0       	rjmp	.+116    	; 0x652 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
 5de:	e0 91 28 02 	lds	r30, 0x0228
 5e2:	81 e0       	ldi	r24, 0x01	; 1
 5e4:	8e 0f       	add	r24, r30
 5e6:	80 93 28 02 	sts	0x0228, r24
 5ea:	80 91 bb 00 	lds	r24, 0x00BB
 5ee:	f0 e0       	ldi	r31, 0x00	; 0
 5f0:	e5 5d       	subi	r30, 0xD5	; 213
 5f2:	fd 4f       	sbci	r31, 0xFD	; 253
 5f4:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
 5f6:	20 91 28 02 	lds	r18, 0x0228
 5fa:	30 e0       	ldi	r19, 0x00	; 0
 5fc:	80 91 2a 02 	lds	r24, 0x022A
 600:	90 e0       	ldi	r25, 0x00	; 0
 602:	01 97       	sbiw	r24, 0x01	; 1
 604:	28 17       	cp	r18, r24
 606:	39 07       	cpc	r19, r25
 608:	24 f4       	brge	.+8      	; 0x612 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 60a:	85 ec       	ldi	r24, 0xC5	; 197
 60c:	80 93 bc 00 	sts	0x00BC, r24
 610:	20 c0       	rjmp	.+64     	; 0x652 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 612:	85 e8       	ldi	r24, 0x85	; 133
 614:	80 93 bc 00 	sts	0x00BC, r24
 618:	1c c0       	rjmp	.+56     	; 0x652 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
 61a:	80 91 bb 00 	lds	r24, 0x00BB
 61e:	e0 91 28 02 	lds	r30, 0x0228
 622:	f0 e0       	ldi	r31, 0x00	; 0
 624:	e5 5d       	subi	r30, 0xD5	; 213
 626:	fd 4f       	sbci	r31, 0xFD	; 253
 628:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 62a:	80 91 29 02 	lds	r24, 0x0229
 62e:	81 60       	ori	r24, 0x01	; 1
 630:	80 93 29 02 	sts	0x0229, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 634:	84 e9       	ldi	r24, 0x94	; 148
 636:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
 63a:	0b c0       	rjmp	.+22     	; 0x652 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 63c:	85 ea       	ldi	r24, 0xA5	; 165
 63e:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
 642:	07 c0       	rjmp	.+14     	; 0x652 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
 644:	80 91 b9 00 	lds	r24, 0x00B9
 648:	80 93 00 02 	sts	0x0200, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
 64c:	84 e0       	ldi	r24, 0x04	; 4
 64e:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
 652:	ff 91       	pop	r31
 654:	ef 91       	pop	r30
 656:	bf 91       	pop	r27
 658:	af 91       	pop	r26
 65a:	9f 91       	pop	r25
 65c:	8f 91       	pop	r24
 65e:	3f 91       	pop	r19
 660:	2f 91       	pop	r18
 662:	0f 90       	pop	r0
 664:	0b be       	out	0x3b, r0	; 59
 666:	0f 90       	pop	r0
 668:	0f be       	out	0x3f, r0	; 63
 66a:	0f 90       	pop	r0
 66c:	1f 90       	pop	r1
 66e:	18 95       	reti

00000670 <uart_send_char>:
	// Link to stdio
	stdout = &uart_io;
	stdin = &uart_io;
}

void uart_send_char(char c, FILE *stream) {
 670:	cf 93       	push	r28
 672:	c8 2f       	mov	r28, r24
	if (c == '\n') {
 674:	8a 30       	cpi	r24, 0x0A	; 10
 676:	11 f4       	brne	.+4      	; 0x67c <uart_send_char+0xc>
	    uart_send_char('\r', stream);
 678:	8d e0       	ldi	r24, 0x0D	; 13
 67a:	fa df       	rcall	.-12     	; 0x670 <uart_send_char>
	}
	loop_until_bit_is_set(UCSR0A,UDRE0);
 67c:	e0 ec       	ldi	r30, 0xC0	; 192
 67e:	f0 e0       	ldi	r31, 0x00	; 0
 680:	90 81       	ld	r25, Z
 682:	95 ff       	sbrs	r25, 5
 684:	fd cf       	rjmp	.-6      	; 0x680 <uart_send_char+0x10>
	UDR0 = c;
 686:	c0 93 c6 00 	sts	0x00C6, r28
}
 68a:	cf 91       	pop	r28
 68c:	08 95       	ret

0000068e <uart_recieve_char>:

char uart_recieve_char(FILE *stream) {
	loop_until_bit_is_set(UCSR0A,RXC0);
 68e:	e0 ec       	ldi	r30, 0xC0	; 192
 690:	f0 e0       	ldi	r31, 0x00	; 0
 692:	80 81       	ld	r24, Z
 694:	88 23       	and	r24, r24
 696:	ec f7       	brge	.-6      	; 0x692 <uart_recieve_char+0x4>
	return UDR0;
 698:	80 91 c6 00 	lds	r24, 0x00C6
}
 69c:	08 95       	ret

0000069e <uart_init>:
#include "setup.h"

void uart_init() {
	//Set baud rate
	unsigned int ubrr = (F_CPU-250)/16/BAUD-1;
	UBRR0H = (unsigned char)(ubrr >> 8);
 69e:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = (unsigned char)(ubrr);
 6a2:	87 e6       	ldi	r24, 0x67	; 103
 6a4:	80 93 c4 00 	sts	0x00C4, r24

	// Set 8-bit data 2 stop bit
	UCSR0C = (3<<UCSZ00);
 6a8:	86 e0       	ldi	r24, 0x06	; 6
 6aa:	80 93 c2 00 	sts	0x00C2, r24
	// Enable RX0 and TX0
	UCSR0B = (1 << RXEN0 | (1 << TXEN0));
 6ae:	88 e1       	ldi	r24, 0x18	; 24
 6b0:	80 93 c1 00 	sts	0x00C1, r24
	
	// Link to stdio
	stdout = &uart_io;
 6b4:	81 e0       	ldi	r24, 0x01	; 1
 6b6:	92 e0       	ldi	r25, 0x02	; 2
 6b8:	90 93 32 02 	sts	0x0232, r25
 6bc:	80 93 31 02 	sts	0x0231, r24
	stdin = &uart_io;
 6c0:	90 93 30 02 	sts	0x0230, r25
 6c4:	80 93 2f 02 	sts	0x022F, r24
 6c8:	08 95       	ret

000006ca <__tablejump2__>:
 6ca:	ee 0f       	add	r30, r30
 6cc:	ff 1f       	adc	r31, r31

000006ce <__tablejump__>:
 6ce:	05 90       	lpm	r0, Z+
 6d0:	f4 91       	lpm	r31, Z
 6d2:	e0 2d       	mov	r30, r0
 6d4:	19 94       	eijmp

000006d6 <puts>:
 6d6:	0f 93       	push	r16
 6d8:	1f 93       	push	r17
 6da:	cf 93       	push	r28
 6dc:	df 93       	push	r29
 6de:	e0 91 31 02 	lds	r30, 0x0231
 6e2:	f0 91 32 02 	lds	r31, 0x0232
 6e6:	23 81       	ldd	r18, Z+3	; 0x03
 6e8:	21 ff       	sbrs	r18, 1
 6ea:	1b c0       	rjmp	.+54     	; 0x722 <puts+0x4c>
 6ec:	ec 01       	movw	r28, r24
 6ee:	00 e0       	ldi	r16, 0x00	; 0
 6f0:	10 e0       	ldi	r17, 0x00	; 0
 6f2:	89 91       	ld	r24, Y+
 6f4:	60 91 31 02 	lds	r22, 0x0231
 6f8:	70 91 32 02 	lds	r23, 0x0232
 6fc:	db 01       	movw	r26, r22
 6fe:	18 96       	adiw	r26, 0x08	; 8
 700:	ed 91       	ld	r30, X+
 702:	fc 91       	ld	r31, X
 704:	19 97       	sbiw	r26, 0x09	; 9
 706:	88 23       	and	r24, r24
 708:	31 f0       	breq	.+12     	; 0x716 <puts+0x40>
 70a:	19 95       	eicall
 70c:	89 2b       	or	r24, r25
 70e:	89 f3       	breq	.-30     	; 0x6f2 <puts+0x1c>
 710:	0f ef       	ldi	r16, 0xFF	; 255
 712:	1f ef       	ldi	r17, 0xFF	; 255
 714:	ee cf       	rjmp	.-36     	; 0x6f2 <puts+0x1c>
 716:	8a e0       	ldi	r24, 0x0A	; 10
 718:	19 95       	eicall
 71a:	89 2b       	or	r24, r25
 71c:	11 f4       	brne	.+4      	; 0x722 <puts+0x4c>
 71e:	c8 01       	movw	r24, r16
 720:	02 c0       	rjmp	.+4      	; 0x726 <puts+0x50>
 722:	8f ef       	ldi	r24, 0xFF	; 255
 724:	9f ef       	ldi	r25, 0xFF	; 255
 726:	df 91       	pop	r29
 728:	cf 91       	pop	r28
 72a:	1f 91       	pop	r17
 72c:	0f 91       	pop	r16
 72e:	08 95       	ret

00000730 <_exit>:
 730:	f8 94       	cli

00000732 <__stop_program>:
 732:	ff cf       	rjmp	.-2      	; 0x732 <__stop_program>
