msgid ""
msgstr ""
"Project-Id-Version: \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2023-02-14 19:12+0000\n"
"PO-Revision-Date: \n"
"Last-Translator: \n"
"Language-Team: \n"
"Language: es_ES\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"
"Plural-Forms: nplurals=2; plural=(n != 1);\n"
"X-Generator: Poedit 3.0.1\n"
"X-Poedit-Basepath: ..\n"
"X-Poedit-SearchPath-0: translation.js\n"

#: translation.js:10 translation.js:569
msgid "Regs"
msgstr "Regs"

#: translation.js:11
msgid "Sys-Regs"
msgstr "Sys-Regs"

#: translation.js:12 translation.js:207 translation.js:570
msgid "02-bits"
msgstr "02-bits"

#: translation.js:13 translation.js:208 translation.js:571
msgid "03-bits"
msgstr "03-bits"

#: translation.js:14 translation.js:209 translation.js:572
msgid "04-bits"
msgstr "04-bits"

#: translation.js:15 translation.js:210 translation.js:573
msgid "05-bits"
msgstr "05-bits"

#: translation.js:16 translation.js:211 translation.js:574
msgid "06-bits"
msgstr "06-bits"

#: translation.js:17 translation.js:212 translation.js:575
msgid "07-bits"
msgstr "07-bits"

#: translation.js:18 translation.js:213 translation.js:576
msgid "08-bits"
msgstr "08-bits"

#: translation.js:19 translation.js:214 translation.js:577
msgid "09-bits"
msgstr "09-bits"

#: translation.js:20 translation.js:215 translation.js:578
msgid "10-bits"
msgstr "10-bits"

#: translation.js:21 translation.js:216 translation.js:579
msgid "11-bits"
msgstr "11-bits"

#: translation.js:22 translation.js:217 translation.js:580
msgid "12-bits"
msgstr "12-bits"

#: translation.js:23 translation.js:218 translation.js:581
msgid "13-bits"
msgstr "13-bits"

#: translation.js:24 translation.js:219 translation.js:582
msgid "14-bits"
msgstr "14-bits"

#: translation.js:25 translation.js:220 translation.js:583
msgid "15-bits"
msgstr "15-bits"

#: translation.js:26 translation.js:221 translation.js:584
msgid "16-bits"
msgstr "16-bits"

#: translation.js:27 translation.js:222 translation.js:585
msgid "17-bits"
msgstr "17-bits"

#: translation.js:28 translation.js:223 translation.js:586
msgid "18-bits"
msgstr "18-bits"

#: translation.js:29 translation.js:224 translation.js:587
msgid "19-bits"
msgstr "19-bits"

#: translation.js:30 translation.js:225 translation.js:588
msgid "20-bits"
msgstr "20-bits"

#: translation.js:31 translation.js:226 translation.js:589
msgid "21-bits"
msgstr "21-bits"

#: translation.js:32 translation.js:227 translation.js:590
msgid "22-bits"
msgstr "22-bits"

#: translation.js:33 translation.js:228 translation.js:591
msgid "23-bits"
msgstr "23-bits"

#: translation.js:34 translation.js:229 translation.js:592
msgid "24-bits"
msgstr "24-bits"

#: translation.js:35 translation.js:230 translation.js:593
msgid "25-bits"
msgstr "25-bits"

#: translation.js:36 translation.js:231 translation.js:594
msgid "26-bits"
msgstr "26-bits"

#: translation.js:37 translation.js:232 translation.js:595
msgid "27-bits"
msgstr "27-bits"

#: translation.js:38 translation.js:233 translation.js:596
msgid "28-bits"
msgstr "28-bits"

#: translation.js:39 translation.js:234 translation.js:597
msgid "29-bits"
msgstr "29-bits"

#: translation.js:40 translation.js:235 translation.js:598
msgid "30-bits"
msgstr "30-bits"

#: translation.js:41 translation.js:236 translation.js:599
msgid "31-bits"
msgstr "31-bits"

#: translation.js:42 translation.js:237 translation.js:600
msgid "32-bits"
msgstr "32-bits"

#: translation.js:43 translation.js:59 translation.js:83 translation.js:123
#: translation.js:195 translation.js:238 translation.js:259 translation.js:277
#: translation.js:311 translation.js:376
msgid "Blocks"
msgstr "Blocks"

#: translation.js:44 translation.js:48 translation.js:55 translation.js:60
#: translation.js:64 translation.js:71 translation.js:75 translation.js:79
#: translation.js:84 translation.js:88 translation.js:95 translation.js:99
#: translation.js:103 translation.js:107 translation.js:111 translation.js:115
#: translation.js:119 translation.js:124 translation.js:128 translation.js:135
#: translation.js:139 translation.js:143 translation.js:147 translation.js:151
#: translation.js:155 translation.js:159 translation.js:163 translation.js:167
#: translation.js:171 translation.js:175 translation.js:179 translation.js:183
#: translation.js:187 translation.js:191 translation.js:196 translation.js:200
#: translation.js:602 translation.js:625 translation.js:661 translation.js:677
#: translation.js:697 translation.js:714 translation.js:733 translation.js:749
#: translation.js:774 translation.js:793 translation.js:812 translation.js:831
#: translation.js:850 translation.js:869 translation.js:888 translation.js:904
#: translation.js:931 translation.js:951 translation.js:971 translation.js:991
#: translation.js:1011 translation.js:1031 translation.js:1051
#: translation.js:1071 translation.js:1090 translation.js:1108
#: translation.js:1127 translation.js:1146 translation.js:1161
#: translation.js:1180 translation.js:1199
msgid "Reg-rst"
msgstr "Reg-rst"

#: translation.js:45
msgid ""
"Reg-rst-02-verilog: 2-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-02: Registro de 2 bits con entradas de load y reset. Implementación "
"en Verilog"

#: translation.js:46 translation.js:52 translation.js:57 translation.js:62
#: translation.js:68 translation.js:73 translation.js:77 translation.js:81
#: translation.js:86 translation.js:92 translation.js:97 translation.js:101
#: translation.js:105 translation.js:109 translation.js:113 translation.js:117
#: translation.js:121 translation.js:126 translation.js:132 translation.js:137
#: translation.js:141 translation.js:145 translation.js:149 translation.js:153
#: translation.js:157 translation.js:161 translation.js:165 translation.js:169
#: translation.js:173 translation.js:177 translation.js:181 translation.js:185
#: translation.js:189 translation.js:193 translation.js:198 translation.js:204
#: translation.js:601 translation.js:624 translation.js:660 translation.js:676
#: translation.js:696 translation.js:713 translation.js:732 translation.js:748
#: translation.js:773 translation.js:792 translation.js:811 translation.js:830
#: translation.js:849 translation.js:868 translation.js:887 translation.js:903
#: translation.js:930 translation.js:950 translation.js:970 translation.js:990
#: translation.js:1010 translation.js:1030 translation.js:1050
#: translation.js:1070 translation.js:1089 translation.js:1107
#: translation.js:1126 translation.js:1145 translation.js:1160
#: translation.js:1179 translation.js:1198
msgid "Reg"
msgstr "Reg"

#: translation.js:47
msgid "Reg-2-verilog: 2 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:49
msgid "Reg-rst-02: 2-bits Register with load and reset inputs"
msgstr "Reg-rst-02: Registro de 2 bits con entradas de load y reset"

#: translation.js:50
msgid "2-to-1 Multplexer (2-bit channels). Verilog implementation"
msgstr "Multiplexor 2-1 (canales de 2-bits). Implementación en Verilog"

#: translation.js:51
msgid ""
"Sys-reg-rst-02-verilog: Two bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:53
msgid "Reg-02: Two bits Register with load input"
msgstr "Reg-02: Registro de 2 bits con entrada de load"

#: translation.js:54
msgid "Sys-reg-02: Two bits system register"
msgstr "Sys-reg-02: Registro del sistema de 2 bits"

#: translation.js:56
msgid ""
"Reg-rst-3-verilog: 3-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-03: Registro de 3 bits con entradas de load y reset. Implementación "
"en Verilog"

#: translation.js:58
msgid "Reg-3-verilog: 3 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-3-verilog: Registro de 3 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:61
msgid ""
"Reg-rst-4-verilog: 4-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-04-verilog: Registro de 4 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:63
msgid "Reg-4-verilog: 4 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-4-verilog: Registro de 4 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:65
msgid "Reg-rst-4: 4 bits Register with load and reset inputs"
msgstr "Reg-rst-04: Registro de 4 bits con entradas de load y reset"

#: translation.js:66
msgid ""
"Sys-reg-rst-04-verilog: Two bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-04-verilog: Registro del sistema de 2 bits con reset. "
"Implementación en Verilog"

#: translation.js:67
msgid "2-to-1 Multplexer (4-bit channels). Verilog implementation"
msgstr "Multiplexor 2-1 (Canales de 4-bits). Implementación en Verilog"

#: translation.js:69
msgid "Reg-4: 4 bits Register with load input"
msgstr "Reg-4: Registro de 4 bits con entrada de load"

#: translation.js:70
msgid "Sys-reg-4: 4 bits system register"
msgstr "Sys-reg-4: Registro del sistema de 4 bits"

#: translation.js:72
#, fuzzy
msgid ""
"Reg-rst-5-verilog: 5-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:74
#, fuzzy
msgid "Reg-5-verilog: 5 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:76
#, fuzzy
msgid ""
"Reg-rst-6-verilog: 6-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:78
#, fuzzy
msgid "Reg-6-verilog: 6 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:80
#, fuzzy
msgid ""
"Reg-rst-7-verilog: 7-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:82
#, fuzzy
msgid "Reg-7-verilog: 7 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:85
#, fuzzy
msgid ""
"Reg-rst-8-verilog: 8-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:87
#, fuzzy
msgid "Reg-8-verilog: 8 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:89
#, fuzzy
msgid "Reg-rst-8: 8 bits Register with load and reset inputs"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:90
msgid "2-to-1 Multplexer (8-bit channels). Verilog implementation"
msgstr ""

#: translation.js:91
#, fuzzy
msgid ""
"Sys-reg-rst-08-verilog: Two bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:93
msgid "Reg-8: 8 bits Register with load input"
msgstr ""

#: translation.js:94
msgid "Sys-reg-8: 8 bits system register"
msgstr ""

#: translation.js:96
#, fuzzy
msgid ""
"Reg-rst-9-verilog: 9-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:98
#, fuzzy
msgid "Reg-9-verilog: 9 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:100
#, fuzzy
msgid ""
"Reg-rst-10-verilog: 10-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:102
#, fuzzy
msgid ""
"Reg-10-verilog: 10 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:104
#, fuzzy
msgid ""
"Reg-rst-11-verilog: 11-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:106
#, fuzzy
msgid ""
"Reg-11-verilog: 11 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:108
#, fuzzy
msgid ""
"Reg-rst-12-verilog: 12-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:110
#, fuzzy
msgid ""
"Reg-12-verilog: 12 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:112
#, fuzzy
msgid ""
"Reg-rst-13-verilog: 13-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:114
#, fuzzy
msgid ""
"Reg-13-verilog: 13 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:116
#, fuzzy
msgid ""
"Reg-rst-14-verilog: 14-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:118
#, fuzzy
msgid ""
"Reg-14-verilog: 14 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:120
#, fuzzy
msgid ""
"Reg-rst-15-verilog: 15-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:122
#, fuzzy
msgid ""
"Reg-15-verilog: 15 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:125
#, fuzzy
msgid ""
"Reg-rst-16-verilog: 16-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:127
#, fuzzy
msgid ""
"Reg-16-verilog: 16 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:129
#, fuzzy
msgid "Reg-rst-16: 16 bits Register with load and reset inputs"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:130
msgid "2-to-1 Multplexer (16-bit channels). Verilog implementation"
msgstr ""

#: translation.js:131
#, fuzzy
msgid ""
"Sys-reg-rst-16-verilog: 16 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:133
msgid "Reg-16: 16 bits Register with load input"
msgstr ""

#: translation.js:134
msgid "Sys-reg-16: 16 bits system register"
msgstr ""

#: translation.js:136
#, fuzzy
msgid ""
"Reg-rst-17-verilog: 17-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:138
#, fuzzy
msgid ""
"Reg-17-verilog: 17 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:140
#, fuzzy
msgid ""
"Reg-rst-18-verilog: 18-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:142
#, fuzzy
msgid ""
"Reg-18-verilog: 18 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:144
#, fuzzy
msgid ""
"Reg-rst-19-verilog: 19-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:146
#, fuzzy
msgid ""
"Reg-19-verilog: 19 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:148
#, fuzzy
msgid ""
"Reg-rst-20-verilog: 20-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:150
#, fuzzy
msgid ""
"Reg-20-verilog: 20 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:152
#, fuzzy
msgid ""
"Reg-rst-21-verilog: 21-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:154
#, fuzzy
msgid ""
"Reg-21-verilog: 21 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:156
#, fuzzy
msgid ""
"Reg-rst-22-verilog: 22-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:158
#, fuzzy
msgid ""
"Reg-22-verilog: 22 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:160
#, fuzzy
msgid ""
"Reg-rst-23-verilog: 23-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:162
#, fuzzy
msgid ""
"Reg-23-verilog: 23 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:164
#, fuzzy
msgid ""
"Reg-rst-24-verilog: 24-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:166
#, fuzzy
msgid ""
"Reg-24-verilog: 24 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:168
#, fuzzy
msgid ""
"Reg-rst-25-verilog: 25-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:170
#, fuzzy
msgid ""
"Reg-25-verilog: 25 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:172
#, fuzzy
msgid ""
"Reg-rst-26-verilog: 26-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:174
#, fuzzy
msgid ""
"Reg-26-verilog: 26 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:176
#, fuzzy
msgid ""
"Reg-rst-27-verilog: 27-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:178
#, fuzzy
msgid ""
"Reg-27-verilog: 27 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:180
#, fuzzy
msgid ""
"Reg-rst-28-verilog: 28-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:182
#, fuzzy
msgid ""
"Reg-28-verilog: 28 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:184
#, fuzzy
msgid ""
"Reg-rst-29-verilog: 29-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:186
#, fuzzy
msgid ""
"Reg-29-verilog: 29 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:188
#, fuzzy
msgid ""
"Reg-rst-30-verilog: 30-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:190
#, fuzzy
msgid ""
"Reg-30-verilog: 30 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:192
#, fuzzy
msgid ""
"Reg-rst-31-verilog: 31-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:194
#, fuzzy
msgid ""
"Reg-31-verilog: 31 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:197
#, fuzzy
msgid ""
"Reg-rst-32-verilog: 32-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:199
#, fuzzy
msgid ""
"Reg-03-verilog: 32 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:201
msgid "Reg-rst-32: 32 bits Register with load and reset inputs"
msgstr ""

#: translation.js:202
#, fuzzy
msgid ""
"Sys-reg-rst-32-verilog: 32 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:203
msgid "2-to-1 Multplexer (32-bit channels). Verilog implementation"
msgstr ""

#: translation.js:205
msgid "Reg-32: 32 bits Register with load input"
msgstr ""

#: translation.js:206
msgid "Sys-reg-32: 32 bits system register"
msgstr ""

#: translation.js:239 translation.js:252 translation.js:255 translation.js:260
#: translation.js:262 translation.js:265 translation.js:269 translation.js:273
#: translation.js:278 translation.js:280 translation.js:283 translation.js:287
#: translation.js:291 translation.js:295 translation.js:299 translation.js:303
#: translation.js:307 translation.js:312 translation.js:314 translation.js:317
#: translation.js:321 translation.js:325 translation.js:329 translation.js:333
#: translation.js:337 translation.js:341 translation.js:345 translation.js:349
#: translation.js:353 translation.js:357 translation.js:361 translation.js:365
#: translation.js:369 translation.js:373 translation.js:377 translation.js:379
#: translation.js:605 translation.js:1163 translation.js:1182
#: translation.js:1201
msgid "Sys-reg-rst"
msgstr ""

#: translation.js:240 translation.js:257 translation.js:261 translation.js:267
#: translation.js:271 translation.js:275 translation.js:279 translation.js:285
#: translation.js:289 translation.js:293 translation.js:297 translation.js:301
#: translation.js:305 translation.js:309 translation.js:313 translation.js:319
#: translation.js:323 translation.js:327 translation.js:331 translation.js:335
#: translation.js:339 translation.js:343 translation.js:347 translation.js:351
#: translation.js:355 translation.js:359 translation.js:363 translation.js:367
#: translation.js:371 translation.js:374 translation.js:378 translation.js:603
#: translation.js:1147 translation.js:1162 translation.js:1181
#: translation.js:1200
msgid "Sys-reg"
msgstr ""

#: translation.js:241 translation.js:604
msgid "Sys-reg-dff"
msgstr ""

#: translation.js:242
msgid ""
"Sys-reg-dff-02: Two bits system register implemented directly from two D "
"Flip-Flops"
msgstr ""

#: translation.js:243
msgid "Bus2-Split-all: Split the 2-bits bus into two wires"
msgstr ""

#: translation.js:244
msgid "Bus2-Join-all: Joint two wires into a 2-bits Bus"
msgstr ""

#: translation.js:245
msgid ""
"System - D Flip-flop. Capture data every system clock cycle. Verilog "
"implementation"
msgstr ""

#: translation.js:246
msgid "Parameter: Initial value"
msgstr ""

#: translation.js:247
msgid "System clock"
msgstr ""

#: translation.js:248
msgid "Input data"
msgstr ""

#: translation.js:249
msgid "Output"
msgstr ""

#: translation.js:250
msgid ""
"# D Flip-Flop  (system)\n"
"\n"
"It stores the input data that arrives at cycle n  \n"
"Its output is shown in the cycle n+1"
msgstr ""

#: translation.js:251
msgid "Not connected"
msgstr ""

#: translation.js:253
msgid "Sys-reg-rst-02: Two bits system register with reset"
msgstr ""

#: translation.js:254
msgid "Generic: 2-bits generic constant (0,1,2,3)"
msgstr ""

#: translation.js:256
msgid ""
"Sys-reg-rst-03-verilog: Two bits system register with reset. Verilog "
"implementation"
msgstr ""

#: translation.js:258
msgid "Sys-reg-3: 3 bits system register"
msgstr ""

#: translation.js:263
#, fuzzy
msgid "Sys-reg-rst-04: Two bits system register with reset"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:264
msgid "Generic: 4-bits generic constant (0-15)"
msgstr ""

#: translation.js:266
#, fuzzy
msgid ""
"Sys-reg-rst-5-verilog: 5 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:268
msgid "Sys-reg-5: 5 bits system register"
msgstr ""

#: translation.js:270
#, fuzzy
msgid ""
"Sys-reg-rst-6-verilog: 6 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:272
msgid "Sys-reg-6: 6 bits system register"
msgstr ""

#: translation.js:274
#, fuzzy
msgid ""
"Sys-reg-rst-7-verilog: 7 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:276
msgid "Sys-reg-7: 7 bits system register"
msgstr ""

#: translation.js:281
#, fuzzy
msgid "Sys-reg-rst-8: 8 bits system register with reset"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:282
msgid "Generic: 8-bits generic constant (0-255)"
msgstr ""

#: translation.js:284
#, fuzzy
msgid ""
"Sys-reg-rst-9-verilog: 9 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:286
msgid "Sys-reg-9: 9 bits system register"
msgstr ""

#: translation.js:288
#, fuzzy
msgid ""
"Sys-reg-rst-10-verilog: 10 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:290
msgid "Sys-reg-10: 10 bits system register"
msgstr ""

#: translation.js:292
#, fuzzy
msgid ""
"Sys-reg-rst-11-verilog: 11 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:294
msgid "Sys-reg-11: 11 bits system register"
msgstr ""

#: translation.js:296
#, fuzzy
msgid ""
"Sys-reg-rst-12-verilog: 12 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:298
msgid "Sys-reg-12: 12 bits system register"
msgstr ""

#: translation.js:300
#, fuzzy
msgid ""
"Sys-reg-rst-13-verilog: 13 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:302
msgid "Sys-reg-13: 13 bits system register"
msgstr ""

#: translation.js:304
#, fuzzy
msgid ""
"Sys-reg-rst-14-verilog: 14 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:306
msgid "Sys-reg-14: 14 bits system register"
msgstr ""

#: translation.js:308
#, fuzzy
msgid ""
"Sys-reg-rst-15-verilog: 15 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:310
msgid "Sys-reg-15: 15 bits system register"
msgstr ""

#: translation.js:315
#, fuzzy
msgid "Sys-reg-rst-16: 16 bits system register with reset"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:316
msgid "Generic: 16-bits generic constant"
msgstr ""

#: translation.js:318
#, fuzzy
msgid ""
"Sys-reg-rst-17-verilog: 17 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:320
msgid "Sys-reg-17: 17 bits system register"
msgstr ""

#: translation.js:322
#, fuzzy
msgid ""
"Sys-reg-rst-18-verilog: 18 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:324
msgid "Sys-reg-18: 18 bits system register"
msgstr ""

#: translation.js:326
#, fuzzy
msgid ""
"Sys-reg-rst-19-verilog: 19 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:328
msgid "Sys-reg-19: 19 bits system register"
msgstr ""

#: translation.js:330
#, fuzzy
msgid ""
"Sys-reg-rst-20-verilog: 20 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:332
msgid "Sys-reg-20: 20 bits system register"
msgstr ""

#: translation.js:334
#, fuzzy
msgid ""
"Sys-reg-rst-21-verilog: 21 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:336
msgid "Sys-reg-21: 21 bits system register"
msgstr ""

#: translation.js:338
#, fuzzy
msgid ""
"Sys-reg-rst-22-verilog: 22 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:340
msgid "Sys-reg-22: 22 bits system register"
msgstr ""

#: translation.js:342
#, fuzzy
msgid ""
"Sys-reg-rst-23-verilog: 23 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:344
msgid "Sys-reg-23: 23 bits system register"
msgstr ""

#: translation.js:346
#, fuzzy
msgid ""
"Sys-reg-rst-24-verilog: 24 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:348
msgid "Sys-reg-24: 24 bits system register"
msgstr ""

#: translation.js:350
#, fuzzy
msgid ""
"Sys-reg-rst-25-verilog: 25 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:352
msgid "Sys-reg-25: 25 bits system register"
msgstr ""

#: translation.js:354
#, fuzzy
msgid ""
"Sys-reg-rst-26-verilog: 26 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:356
msgid "Sys-reg-26: 26 bits system register"
msgstr ""

#: translation.js:358
#, fuzzy
msgid ""
"Sys-reg-rst-27-verilog: 27 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:360
msgid "Sys-reg-27: 27 bits system register"
msgstr ""

#: translation.js:362
#, fuzzy
msgid ""
"Sys-reg-rst-28-verilog: 28 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:364
msgid "Sys-reg-28: 28 bits system register"
msgstr ""

#: translation.js:366
#, fuzzy
msgid ""
"Sys-reg-rst-29-verilog: 29 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:368
msgid "Sys-reg-29: 29 bits system register"
msgstr ""

#: translation.js:370
#, fuzzy
msgid ""
"Sys-reg-rst-30-verilog: 30 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:372
msgid "Sys-reg-30: 30 bits system register"
msgstr ""

#: translation.js:375
msgid "Sys-reg-31: 31 bits system register"
msgstr ""

#: translation.js:380
msgid "Sys-reg-rst-32: 32 bits system register with reset"
msgstr ""

#: translation.js:381
msgid "Generic: 32-bits generic constant"
msgstr ""

#: translation.js:382
msgid "TESTs"
msgstr ""

#: translation.js:383
msgid "00-Index"
msgstr ""

#: translation.js:384
msgid "System - D Flip-flop. Capture data every system clock cycle"
msgstr ""

#: translation.js:385
msgid "2-to-1 Multplexer (2-bit channels)"
msgstr ""

#: translation.js:386
msgid "2-to-1 Multplexer (1-bit channels)"
msgstr ""

#: translation.js:387
msgid "OR2: Two bits input OR gate"
msgstr ""

#: translation.js:388
msgid "Two bits input And gate"
msgstr ""

#: translation.js:389
msgid "NOT gate (Verilog implementation)"
msgstr ""

#: translation.js:390
msgid "# INDEX: IceRegs Collection"
msgstr ""

#: translation.js:391
msgid "### 2-bits"
msgstr ""

#: translation.js:392
msgid "### 3-bits"
msgstr ""

#: translation.js:393
msgid "### 4-bits"
msgstr ""

#: translation.js:394
msgid "### 5-bits"
msgstr ""

#: translation.js:395
msgid "### 6-bits"
msgstr ""

#: translation.js:396
msgid "### 7-bits"
msgstr ""

#: translation.js:397
msgid "### 16-bits"
msgstr ""

#: translation.js:398
msgid "### 8-bits"
msgstr ""

#: translation.js:399
msgid "### 32-bits"
msgstr ""

#: translation.js:400
msgid ""
"Sys-reg-dff  \n"
"(Didactic purposes)"
msgstr ""

#: translation.js:401
#, fuzzy
msgid "### 12-bits"
msgstr "02-bits"

#: translation.js:402
#, fuzzy
msgid "### 20-bits"
msgstr "02-bits"

#: translation.js:403
#, fuzzy
msgid "### 24-bits"
msgstr "02-bits"

#: translation.js:404
#, fuzzy
msgid "### 28-bits"
msgstr "02-bits"

#: translation.js:405
#, fuzzy
msgid "### 31-bits"
msgstr "02-bits"

#: translation.js:406
#, fuzzy
msgid "### 30-bits"
msgstr "02-bits"

#: translation.js:407
#, fuzzy
msgid "### 29-bits"
msgstr "02-bits"

#: translation.js:408
#, fuzzy
msgid "### 27-bits"
msgstr "02-bits"

#: translation.js:409
#, fuzzy
msgid "### 26-bits"
msgstr "02-bits"

#: translation.js:410
#, fuzzy
msgid "### 25-bits"
msgstr "02-bits"

#: translation.js:411
#, fuzzy
msgid "### 23-bits"
msgstr "02-bits"

#: translation.js:412
#, fuzzy
msgid "### 22-bits"
msgstr "02-bits"

#: translation.js:413
#, fuzzy
msgid "### 21-bits"
msgstr "02-bits"

#: translation.js:414
#, fuzzy
msgid "### 19-bits"
msgstr "02-bits"

#: translation.js:415
#, fuzzy
msgid "### 18-bits"
msgstr "02-bits"

#: translation.js:416
#, fuzzy
msgid "### 17-bits"
msgstr "02-bits"

#: translation.js:417
#, fuzzy
msgid "### 15-bits"
msgstr "02-bits"

#: translation.js:418
#, fuzzy
msgid "### 14-bits"
msgstr "02-bits"

#: translation.js:419
#, fuzzy
msgid "### 13-bits"
msgstr "02-bits"

#: translation.js:420
#, fuzzy
msgid "### 11-bits"
msgstr "02-bits"

#: translation.js:421
#, fuzzy
msgid "### 10-bits"
msgstr "02-bits"

#: translation.js:422
#, fuzzy
msgid "### 9-bits"
msgstr "02-bits"

#: translation.js:423
msgid "Channel A"
msgstr ""

#: translation.js:424
msgid "Channel B"
msgstr ""

#: translation.js:425
msgid "Input"
msgstr ""

#: translation.js:426
msgid "01-Sys-Regs-two-values"
msgstr ""

#: translation.js:427
msgid "Button-tic: Configurable button that emits a tic when it is pressed"
msgstr ""

#: translation.js:428
msgid ""
"Rising-edge detector. It generates a 1-period pulse (tic) when a rising edge "
"is detected on the input"
msgstr ""

#: translation.js:429
msgid "D Flip-flop (verilog implementation)"
msgstr ""

#: translation.js:430
msgid "Configurable button (pull-up on/off. Not on/off)"
msgstr ""

#: translation.js:431
msgid "FPGA internal pull-up configuration on the input port"
msgstr ""

#: translation.js:432
msgid "Remove the rebound on a mechanical switch"
msgstr ""

#: translation.js:433
msgid "1bit register (implemented in verilog)"
msgstr ""

#: translation.js:434
msgid "16-bits Syscounter with reset"
msgstr ""

#: translation.js:435
msgid "DFF-rst-x16: 16 D flip-flops in paralell with reset"
msgstr ""

#: translation.js:436
msgid "DFF-rst-x04: Three D flip-flops in paralell with reset"
msgstr ""

#: translation.js:437
msgid "Bus4-Split-all: Split the 4-bits bus into its wires"
msgstr ""

#: translation.js:438
msgid "Bus4-Join-all: Join all the wires into a 4-bits Bus"
msgstr ""

#: translation.js:439
msgid "DFF-rst-x01: D Flip flop with reset input. When rst=1, the DFF is 0"
msgstr ""

#: translation.js:440
msgid ""
"Bus16-Split-quarter: Split the 16-bits bus into four buses of the same size"
msgstr ""

#: translation.js:441
msgid "Bus16-Join-quarter: Join the four same buses into an 16-bits Bus"
msgstr ""

#: translation.js:442
msgid "Inc1-16bit: Increment a 16-bits number by one"
msgstr ""

#: translation.js:443
msgid "AdderK-16bit: Adder of 16-bit operand and 16-bit constant"
msgstr ""

#: translation.js:444
msgid "Adder-16bits: Adder of two operands of 16 bits"
msgstr ""

#: translation.js:445
msgid "Bus16-Split-half: Split the 16-bits bus into two buses of the same size"
msgstr ""

#: translation.js:446
msgid "Adder-8bits: Adder of two operands of 8 bits"
msgstr ""

#: translation.js:447
msgid "Bus8-Split-half: Split the 8-bits bus into two buses of the same size"
msgstr ""

#: translation.js:448
msgid "Adder-4bits: Adder of two operands of 4 bits"
msgstr ""

#: translation.js:449
msgid "Adder-1bit: Adder of two operands of 1 bit"
msgstr ""

#: translation.js:450
msgid "AdderC-1bit: Adder of two operands of 1 bit plus the carry in"
msgstr ""

#: translation.js:451
msgid "XOR gate: two bits input xor gate"
msgstr ""

#: translation.js:452
msgid "Constant bit 0"
msgstr ""

#: translation.js:453
msgid "Bus8-Join-half: Join the two same halves into an 8-bits Bus"
msgstr ""

#: translation.js:454
msgid "AdderC-4bits: Adder of two operands of 4 bits and Carry in"
msgstr ""

#: translation.js:455
msgid "AdderC-8bits: Adder of two operands of 8 bits and Carry in"
msgstr ""

#: translation.js:456
msgid "Bus16-Join-half: Join the two same halves into an 16-bits Bus"
msgstr ""

#: translation.js:457
msgid ""
"Edges detector. It generates a 1-period pulse (tic) when either a rising "
"edge or a falling edge is detected on the input"
msgstr ""

#: translation.js:458
msgid "Sync 1-bit input with the system clock domain"
msgstr ""

#: translation.js:459
msgid ""
"Select positive or negative logic for the input (0=positive, 1=negative)"
msgstr ""

#: translation.js:460
msgid "1-bit generic constant (0/1)"
msgstr ""

#: translation.js:461
msgid ""
"Data Ledoscope. 2 samples of 2bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:462
msgid "Generic component with clk input"
msgstr ""

#: translation.js:463
msgid "Reg: 1-Bit register"
msgstr ""

#: translation.js:464
msgid "2-to-1 Multplexer (1-bit channels). Fippled version"
msgstr ""

#: translation.js:465
msgid ""
"System TFF with toggle input: It toogles on every system cycle if the input "
"is active"
msgstr ""

#: translation.js:466
msgid "RS-FF-set. RS Flip-flop with priority set"
msgstr ""

#: translation.js:467
msgid "Constant bit 1"
msgstr ""

#: translation.js:468
msgid ""
"## Example. Sys-Reg: Two values\n"
"\n"
"This circuit generates two values of 2-bts: 2 and 1. The first value (1)  is "
"generated at cycle 0 and the  \n"
"second value (2) at cycle 1 \n"
"The two captured values can be observed with the Data LEDOscope"
msgstr ""

#: translation.js:469
msgid "Initial value: cycle 0"
msgstr ""

#: translation.js:470
msgid "2-bits Sys-Reg"
msgstr ""

#: translation.js:471
msgid ""
"## Meassure with LEDOSCOPE-data\n"
"\n"
"It stores two samples taken at the first two cycles  \n"
"(cycle 0 and cycle 1)"
msgstr ""

#: translation.js:472
msgid ""
"Select the 2-bit sample to show  \n"
"on the LEDs (sample 0 or sample 1)"
msgstr ""

#: translation.js:473
msgid "Showing the sample 0"
msgstr ""

#: translation.js:474
msgid "Value for cycles >= 1"
msgstr ""

#: translation.js:475
msgid "Button state signal"
msgstr ""

#: translation.js:476
msgid "Tic: button pressed"
msgstr ""

#: translation.js:477
msgid "Rising edge detector"
msgstr ""

#: translation.js:478
msgid "Pull up on/off"
msgstr ""

#: translation.js:479
msgid "Not on/off"
msgstr ""

#: translation.js:480
msgid ""
"## Rising edge detector\n"
"\n"
"It generates a 1-period pulse (tic) when a rising edge is detected on the  \n"
"input signal"
msgstr ""

#: translation.js:481
msgid "Input signal"
msgstr ""

#: translation.js:482
msgid ""
"Current signal  \n"
"state"
msgstr ""

#: translation.js:483
msgid ""
"Signal state in the previous  \n"
"clock cycle"
msgstr ""

#: translation.js:484
msgid ""
"If the current signal is 1 and its value in  \n"
"the previous clock cycle was 0, it means  \n"
"that a rising edge has been detected!  \n"
"The output es 1\n"
"\n"
"In any other case the output is 0"
msgstr ""

#: translation.js:485
msgid ""
"**Delay**: 0 clock cycles \n"
"\n"
"There is no delay between the arrival of a rising edge  \n"
"and its detection"
msgstr ""

#: translation.js:486
msgid ""
"# D Flip-Flop  \n"
"\n"
"It stores the input data that arrives at cycle n  \n"
"Its output is shown in the cycle n+1"
msgstr ""

#: translation.js:487
msgid ""
"Internal pull-up  \n"
"* 0: OFF\n"
"* 1: ON"
msgstr ""

#: translation.js:488
msgid "Synchronization stage"
msgstr ""

#: translation.js:489
msgid ""
"Normalization stage\n"
"\n"
"* 0: Wire\n"
"* 1: signal inverted"
msgstr ""

#: translation.js:490
msgid "Debouncing stage"
msgstr ""

#: translation.js:491
msgid ""
"### Pull-up parameter:\n"
"\n"
"0: No pull-up  \n"
"1: Pull-up activated"
msgstr ""

#: translation.js:492
msgid ""
"Only an FPGA pin can  \n"
"be connected here!!!"
msgstr ""

#: translation.js:493
msgid ""
"The pull-up is connected  \n"
"by default"
msgstr ""

#: translation.js:494
msgid "Edge detector"
msgstr ""

#: translation.js:495
msgid ""
"Whenever there is a change in  \n"
"the input, the counter is started"
msgstr ""

#: translation.js:496
msgid ""
"If the counter reaches it maximum  \n"
"value, the input is considered stable  \n"
"and it is captured"
msgstr ""

#: translation.js:497
msgid ""
"### Time calculation\n"
"\n"
"For CLK=12MHZ, a 16-bit counter reaches its  \n"
"maximum every 2 ** 16 * 1/F = 5.5ms aprox  \n"
"IF more time is needed for debouncing,  \n"
"use a counter with more bits (17, 18...)"
msgstr ""

#: translation.js:498
msgid ""
"## Debouncer  \n"
"\n"
"A value is considered stable when  \n"
"there is no changes during 5.5ms  \n"
"aprox. When a value is stable it is  \n"
"captured on the output flip-flop"
msgstr ""

#: translation.js:499
msgid "Stable output"
msgstr ""

#: translation.js:500
msgid "Counter"
msgstr ""

#: translation.js:501
msgid "Initial value"
msgstr ""

#: translation.js:502
msgid ""
"Reset input: Active high  \n"
"When rst = 1, the DFF is reset to 0"
msgstr ""

#: translation.js:503
msgid "Data input"
msgstr ""

#: translation.js:504
msgid ""
"Initial default  \n"
"value: 0"
msgstr ""

#: translation.js:505
msgid ""
"## Edges detector\n"
"\n"
"It generates a 1-period pulse (tic) when an edge (Rising or falling) is "
"detected on the  \n"
"input signal"
msgstr ""

#: translation.js:506
msgid ""
"The output is 1 if the current value is 1 and the  \n"
"previous 0, or if the current value is 0 and the  \n"
"previous 1\n"
msgstr ""

#: translation.js:507
msgid "In any other case the output is 0"
msgstr ""

#: translation.js:508
msgid ""
"When k=0, it works like a wire  \n"
"(The output is equal to the input)  \n"
"When k=1, it act as a not gate\n"
"(The output is the inverse of the input)"
msgstr ""

#: translation.js:509
msgid ""
"### Truth table for XOR\n"
"\n"
"| k | input | output | function |\n"
"|---|-------|--------|----------|\n"
"| 0 | 0     |  0     | wire     |\n"
"| 0 | 1     |  1     | wire     |\n"
"| 1 | 0     |  1     | Not      |\n"
"| 1 | 1     |  0     | Not      |"
msgstr ""

#: translation.js:510
msgid ""
"Select which sample is shown  \n"
"on the LEDs"
msgstr ""

#: translation.js:511
msgid "Sample 0"
msgstr ""

#: translation.js:512
msgid ""
"The first two samples on the  \n"
"channels are captured  \n"
"(Samples at cycles 0 to 1)"
msgstr ""

#: translation.js:513
msgid "Enable the capture "
msgstr ""

#: translation.js:514
msgid "This signal is 1 initially"
msgstr ""

#: translation.js:515
msgid "RS-flip-flop"
msgstr ""

#: translation.js:516
msgid "Cycle number: 0-1"
msgstr ""

#: translation.js:517
msgid ""
"The Flip-flips is reset  \n"
"at the end of cycle 3"
msgstr ""

#: translation.js:518
msgid "4-cycles with pulse"
msgstr ""

#: translation.js:519
msgid "Sample 1"
msgstr ""

#: translation.js:520
msgid ""
"Sample number currently  \n"
"displayed"
msgstr ""

#: translation.js:521
msgid "Mux 2-1"
msgstr ""

#: translation.js:522
msgid ""
"D Flip-flip\n"
"(System)"
msgstr ""

#: translation.js:523
msgid "Priority on set"
msgstr ""

#: translation.js:524 translation.js:691
msgid "02-Sys-Regs-four-values"
msgstr ""

#: translation.js:525
msgid ""
"Data Ledoscope. 4 samples of 8bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:526
msgid "Reg-x08: 8-bits register"
msgstr ""

#: translation.js:527
msgid "Reg-x04: 4-bits register"
msgstr ""

#: translation.js:528
msgid "2-bits Syscounter"
msgstr ""

#: translation.js:529
msgid "Inc1-2bit: Increment a 2-bits number by one"
msgstr ""

#: translation.js:530
msgid "AdderK-2bit: Adder of 2-bit operand and 2-bit constant"
msgstr ""

#: translation.js:531
msgid "Adder-2bits: Adder of two operands of 2 bits"
msgstr ""

#: translation.js:532
msgid "DFF-02: Two D flip-flops in paralell"
msgstr ""

#: translation.js:533
msgid "4-to-1 Multplexer (8-bit channels)"
msgstr ""

#: translation.js:534
msgid "2-to-1 Multplexer (8-bit channels)"
msgstr ""

#: translation.js:535
msgid "2-to-1 Multplexer (4-bit channels)"
msgstr ""

#: translation.js:536
msgid "Counter-x02: 2-bits counter"
msgstr ""

#: translation.js:537
msgid "OR-BUS2: OR gate with 2-bits bus input"
msgstr ""

#: translation.js:538
msgid ""
"## Example. Sys-Reg: Four values\n"
"\n"
"This circuit generates four values of 8-bts: 0x80, 0x20, 0x08, and 0x02 in "
"the cycles 0,1,2 and 3 respectivelly\n"
"The four captured values can be observed with the Data LEDOscope block"
msgstr ""

#: translation.js:539
msgid "8-bits Sys-Reg"
msgstr ""

#: translation.js:540
msgid ""
"## Meassure with LEDOSCOPE-data\n"
"\n"
"It stores four samples taken at the first four cycles  \n"
"(cycle 0 - cycle 3)"
msgstr ""

#: translation.js:541
msgid ""
"Select the 8-bit sample to show  \n"
"on the LEDs"
msgstr ""

#: translation.js:542
msgid "Value for cycles >= 3"
msgstr ""

#: translation.js:543
msgid ""
"Show the stable value  \n"
"(permanent regime)"
msgstr ""

#: translation.js:544
msgid ""
"The first four samples on the  \n"
"channels are captured  \n"
"(Samples at cycles 0 to 3)"
msgstr ""

#: translation.js:545
msgid "Cycle number: 0-3"
msgstr ""

#: translation.js:546
msgid "Sample 2"
msgstr ""

#: translation.js:547
msgid "Sample 3"
msgstr ""

#: translation.js:548
msgid "Priority for the set"
msgstr ""

#: translation.js:549
msgid "03-Sys-Regs-rst-two-values"
msgstr ""

#: translation.js:550
msgid ""
"start: Start signal: It goes from 1 to 0 when the system clock starts. 1 "
"cycle pulse witch"
msgstr ""

#: translation.js:551
msgid ""
"## Example 3: Stream of two 8-bit values with reset\n"
"\n"
"A string of two values, 0x55 and 0xAA is generated. Then the register  \n"
"is **reset** to its initial value (0x55) and the sequence is generated again"
msgstr ""

#: translation.js:552
msgid "Cycle 1"
msgstr ""

#: translation.js:553
msgid "Cycle 0"
msgstr ""

#: translation.js:554
msgid "Rst=1 in cycle 1"
msgstr ""

#: translation.js:555
msgid ""
"LEDOscope  \n"
"(4 samples)"
msgstr ""

#: translation.js:556
msgid ""
"Showing sample 0  \n"
"on the LEDs"
msgstr ""

#: translation.js:557
msgid ""
"The sequence is restared  \n"
"in cycle 2"
msgstr ""

#: translation.js:558
msgid ""
"| cycle 0 | cycle 1 | cycle 2 | cycle 3 |\n"
"|---------|---------|---------|---------|\n"
"|  55     |   AA    |   55    |   AA    |"
msgstr ""

#: translation.js:559
msgid "Reset"
msgstr ""

#: translation.js:560
msgid "Initial value: 1"
msgstr ""

#: translation.js:561
msgid "Initial value: 0"
msgstr ""

#: translation.js:562
msgid "Falling edge"
msgstr ""

#: translation.js:563
msgid "04-Reg-values-on-LEDs"
msgstr ""

#: translation.js:564
msgid ""
"## Example 4: Showing information on the LEDs\n"
"\n"
"Two different values are shown on the LEDs: 0xAA and 0x55. The first value "
"is  \n"
"shown initially. When the button `SW1` is pressed, the value 0x55 is "
"displayed"
msgstr ""

#: translation.js:565
msgid ""
"Value shown when the  \n"
"button is pressed"
msgstr ""

#: translation.js:566
msgid "8-bit Register"
msgstr ""

#: translation.js:567
msgid "05-Reg-rst-values-on-LEDs"
msgstr ""

#: translation.js:568
msgid ""
"## Example 5: Showing information on the LEDs\n"
"\n"
"Two different values are shown on the LEDs: 0xAA and 0x55. The first value "
"is  \n"
"shown initially. When the button `SW1` is pressed, the value 0x55 is "
"displayed  \n"
"When the `SW2` is pressed, the register is reset and its initial value is "
"displayed"
msgstr ""

#: translation.js:606 translation.js:607 translation.js:613 translation.js:614
#: translation.js:618 translation.js:628 translation.js:629 translation.js:642
#: translation.js:643 translation.js:664 translation.js:665 translation.js:670
#: translation.js:671 translation.js:680 translation.js:681 translation.js:689
#: translation.js:690 translation.js:700 translation.js:701 translation.js:717
#: translation.js:718 translation.js:726 translation.js:727 translation.js:736
#: translation.js:737 translation.js:742 translation.js:743 translation.js:752
#: translation.js:753 translation.js:764 translation.js:765 translation.js:777
#: translation.js:778 translation.js:786 translation.js:787 translation.js:796
#: translation.js:797 translation.js:805 translation.js:806 translation.js:815
#: translation.js:816 translation.js:824 translation.js:825 translation.js:834
#: translation.js:835 translation.js:843 translation.js:844 translation.js:853
#: translation.js:854 translation.js:862 translation.js:863 translation.js:872
#: translation.js:873 translation.js:881 translation.js:882 translation.js:891
#: translation.js:892 translation.js:897 translation.js:898 translation.js:907
#: translation.js:919 translation.js:920 translation.js:934 translation.js:935
#: translation.js:944 translation.js:945 translation.js:954 translation.js:955
#: translation.js:964 translation.js:965 translation.js:974 translation.js:975
#: translation.js:984 translation.js:985 translation.js:994 translation.js:995
#: translation.js:1004 translation.js:1005 translation.js:1014
#: translation.js:1015 translation.js:1024 translation.js:1025
#: translation.js:1034 translation.js:1035 translation.js:1044
#: translation.js:1045 translation.js:1054 translation.js:1055
#: translation.js:1064 translation.js:1065 translation.js:1074
#: translation.js:1075 translation.js:1083 translation.js:1084
#: translation.js:1093 translation.js:1094 translation.js:1102
#: translation.js:1111 translation.js:1112 translation.js:1120
#: translation.js:1121 translation.js:1130 translation.js:1131
#: translation.js:1139 translation.js:1140 translation.js:1148
#: translation.js:1149 translation.js:1157 translation.js:1164
#: translation.js:1165 translation.js:1173 translation.js:1174
#: translation.js:1183 translation.js:1184 translation.js:1192
#: translation.js:1193 translation.js:1202 translation.js:1203
#: translation.js:1208 translation.js:1209
msgid "Alhambra-II"
msgstr ""

#: translation.js:608 translation.js:611 translation.js:615 translation.js:619
#: translation.js:622 translation.js:630 translation.js:638 translation.js:644
#: translation.js:657 translation.js:666 translation.js:668 translation.js:672
#: translation.js:674 translation.js:682 translation.js:687 translation.js:693
#: translation.js:702 translation.js:707 translation.js:709 translation.js:711
#: translation.js:719 translation.js:724 translation.js:728 translation.js:730
#: translation.js:738 translation.js:740 translation.js:744 translation.js:746
#: translation.js:754 translation.js:762 translation.js:766 translation.js:768
#: translation.js:779 translation.js:784 translation.js:788 translation.js:790
#: translation.js:798 translation.js:803 translation.js:807 translation.js:809
#: translation.js:817 translation.js:822 translation.js:826 translation.js:828
#: translation.js:836 translation.js:841 translation.js:845 translation.js:847
#: translation.js:855 translation.js:860 translation.js:864 translation.js:866
#: translation.js:874 translation.js:879 translation.js:883 translation.js:885
#: translation.js:893 translation.js:895 translation.js:899 translation.js:901
#: translation.js:909 translation.js:917 translation.js:921 translation.js:923
#: translation.js:936 translation.js:942 translation.js:946 translation.js:948
#: translation.js:956 translation.js:962 translation.js:966 translation.js:968
#: translation.js:976 translation.js:982 translation.js:986 translation.js:988
#: translation.js:996 translation.js:1002 translation.js:1006
#: translation.js:1008 translation.js:1016 translation.js:1022
#: translation.js:1026 translation.js:1028 translation.js:1036
#: translation.js:1042 translation.js:1046 translation.js:1048
#: translation.js:1056 translation.js:1062 translation.js:1066
#: translation.js:1068 translation.js:1076 translation.js:1081
#: translation.js:1085 translation.js:1087 translation.js:1095
#: translation.js:1100 translation.js:1103 translation.js:1105
#: translation.js:1113 translation.js:1118 translation.js:1122
#: translation.js:1124 translation.js:1132 translation.js:1137
#: translation.js:1141 translation.js:1143 translation.js:1150
#: translation.js:1155 translation.js:1158 translation.js:1166
#: translation.js:1171 translation.js:1175 translation.js:1177
#: translation.js:1185 translation.js:1190 translation.js:1194
#: translation.js:1196 translation.js:1204 translation.js:1206
#: translation.js:1210 translation.js:1212
msgid "01-manual-test"
msgstr ""

#: translation.js:609
msgid ""
"# TEST: 2-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:610
msgid "Next"
msgstr ""

#: translation.js:612
msgid ""
"# TEST: 2-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:616
msgid "2bits constant value: 0"
msgstr ""

#: translation.js:617
msgid ""
"# TEST: 2-bits Sys-reg-dff: Manual testing\n"
"\n"
msgstr ""

#: translation.js:620
msgid "2bits constant value: 3"
msgstr ""

#: translation.js:621
msgid ""
"# TEST: 2-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:623
msgid ""
"# TEST: 2-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:626 translation.js:662 translation.js:678 translation.js:698
#: translation.js:715 translation.js:734 translation.js:750 translation.js:775
#: translation.js:794 translation.js:813 translation.js:832 translation.js:851
#: translation.js:870 translation.js:889 translation.js:905 translation.js:932
#: translation.js:952 translation.js:972 translation.js:992 translation.js:1012
#: translation.js:1032 translation.js:1052 translation.js:1072
#: translation.js:1091 translation.js:1109 translation.js:1128
msgid "Sys-Reg"
msgstr ""

#: translation.js:627 translation.js:663 translation.js:679 translation.js:699
#: translation.js:716 translation.js:751 translation.js:776 translation.js:795
#: translation.js:814 translation.js:833 translation.js:852 translation.js:871
#: translation.js:890 translation.js:906 translation.js:933 translation.js:953
#: translation.js:973 translation.js:993 translation.js:1013
#: translation.js:1033 translation.js:1053 translation.js:1073
#: translation.js:1092 translation.js:1110 translation.js:1129
#, fuzzy
msgid "Sys-Reg-rst"
msgstr "Reg-rst"

#: translation.js:631
msgid ""
"Direct connection of a button. The button should not have any external "
"circuit"
msgstr ""

#: translation.js:632
msgid "UINT8-3bits:  Extend a 3-bits unsigned integer to 8-bits "
msgstr ""

#: translation.js:633
msgid "Bus8-Join-5-3: Join the two buses into an 8-bits Bus"
msgstr ""

#: translation.js:634
msgid "5bits constant value: 0"
msgstr ""

#: translation.js:635
msgid "Generic: 5-bits generic constant (0-31)"
msgstr ""

#: translation.js:636
msgid "Generic: 3-bits generic constant (0-7)"
msgstr ""

#: translation.js:637
msgid ""
"# TEST: 3-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:639
msgid "UINT4-3bit:  Extend a 3-bit unsigned integer to 4-bits "
msgstr ""

#: translation.js:640
msgid "Bus4-Join-1-3: Join the two buses into a 4-bits Bus"
msgstr ""

#: translation.js:641
msgid ""
"# TEST: 3-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:645
msgid ""
"Data Ledoscope. 2 samples of 4bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:646
msgid "System TFF: It toogles its output on every system cycle"
msgstr ""

#: translation.js:647
msgid "Counter-x01: 1-bit counter"
msgstr ""

#: translation.js:648
msgid "UINT8-4bits:  Extend a 4-bits unsigned integer to 8-bits "
msgstr ""

#: translation.js:649
msgid "4bits constant value: 0"
msgstr ""

#: translation.js:650
msgid "3bits constant value: 7"
msgstr ""

#: translation.js:651
msgid ""
"# TEST: 3-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:652
msgid ""
"The first two samples on the  \n"
"channels are captured  \n"
"(Samples at cycles 0 and 1)"
msgstr ""

#: translation.js:653
msgid "T flip-flop"
msgstr ""

#: translation.js:654
msgid "Cycle number: 0 and 1"
msgstr ""

#: translation.js:655
msgid ""
"The Flip-flips is reset  \n"
"at the end of cycle 1"
msgstr ""

#: translation.js:656
msgid "2-cycles with pulse"
msgstr ""

#: translation.js:658
msgid "Bus4-Split-1-3: Split the 4-bits bus into two: 1-bit and 3-bits buses"
msgstr ""

#: translation.js:659
msgid ""
"# TEST: 3-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:667
msgid ""
"# TEST: 4-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:669
msgid ""
"# TEST: 4-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:673
msgid ""
"# TEST: 4-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:675
msgid ""
"# TEST: 4-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:683
msgid "UINT8-5bits:  Extend a 5-bits unsigned integer to 8-bits "
msgstr ""

#: translation.js:684
msgid "Bus8-Join-3-5: Join the two buses into an 8-bits Bus"
msgstr ""

#: translation.js:685
msgid "3bits constant value: 0"
msgstr ""

#: translation.js:686
msgid ""
"# TEST: 5-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:688
msgid ""
"# TEST: 5-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:692
msgid ""
"# TEST: 5-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:694
msgid ""
"Data Ledoscope. 2 samples of 8bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:695
msgid ""
"# TEST: 5-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:703
msgid "Generic: 6-bits generic constant (0-63)"
msgstr ""

#: translation.js:704
msgid "UINT8-6bits:  Extend a 6-bits unsigned integer to 8-bits "
msgstr ""

#: translation.js:705
msgid "Bus8-Join-2-6: Join the two buses into an 8-bits Bus"
msgstr ""

#: translation.js:706
msgid ""
"# TEST: 6-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:708
msgid ""
"# TEST: 6-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:710
msgid ""
"# TEST: 6-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:712
msgid ""
"# TEST: 6-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:720
msgid "UINT8-7bits:  Extend a 7-bits unsigned integer to 8-bits "
msgstr ""

#: translation.js:721
msgid "Bus7-Join-1-7: Join the two buses into an 8-bits Bus"
msgstr ""

#: translation.js:722
msgid "Generic: 7-bits generic constant (0-127)"
msgstr ""

#: translation.js:723
msgid ""
"# TEST: 7-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:725
msgid ""
"# TEST: 7-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:729
msgid ""
"# TEST: 7-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:731
msgid ""
"# TEST: 7-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:735
#, fuzzy
msgid "Sys-Reg-Rst"
msgstr "Reg-rst"

#: translation.js:739
msgid ""
"# TEST: 8-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:741
msgid ""
"# TEST: 8-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:745
msgid ""
"# TEST: 8-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:747
msgid ""
"# TEST: 8-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:755
msgid ""
"Display16-8: Display a 16-bits value on an  8-LEDs. The sel input selects "
"the byte to display "
msgstr ""

#: translation.js:756
msgid "Generic: 9-bits generic constant"
msgstr ""

#: translation.js:757
msgid "UINT16-9bits:  Extend a 9-bits unsigned integer to 16-bits "
msgstr ""

#: translation.js:758
msgid "7bits constant value: 0"
msgstr ""

#: translation.js:759
msgid "Bus16-Join-7-9: Join the two same halves into an 16-bits Bus"
msgstr ""

#: translation.js:760
msgid ""
"# TEST: 9-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:761
msgid ""
"Byte 0  \n"
"(least significant)  "
msgstr ""

#: translation.js:763
msgid ""
"# TEST: 9-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:767
msgid ""
"# TEST: 9-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:769
msgid ""
"Data Ledoscope. 2 samples of 16bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:770
msgid "Reg-x16: 16bits register"
msgstr ""

#: translation.js:771
msgid "2-to-1 Multplexer (16-bit channels)"
msgstr ""

#: translation.js:772
msgid ""
"# TEST: 9-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:780
msgid "UINT16-10bits:  Extend a 10-bits unsigned integer to 16-bits "
msgstr ""

#: translation.js:781
msgid "6bits constant value: 0"
msgstr ""

#: translation.js:782
msgid "Bus16-Join-6-10: Join the two same halves into an 16-bits Bus"
msgstr ""

#: translation.js:783
msgid ""
"# TEST: 10-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:785
msgid ""
"# TEST: 10-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:789
msgid ""
"# TEST: 10-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:791
msgid ""
"# TEST: 10-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:799
msgid "Generic: 11-bits generic constant"
msgstr ""

#: translation.js:800
msgid "UINT16-11bits:  Extend a 11-bits unsigned integer to 16-bits "
msgstr ""

#: translation.js:801
msgid "Bus16-Join-5-11: Join the two same halves into an 16-bits Bus"
msgstr ""

#: translation.js:802
msgid ""
"# TEST: 11-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:804
msgid ""
"# TEST: 11-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:808
msgid ""
"# TEST: 11-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:810
msgid ""
"# TEST: 11-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:818
msgid "Generic: 12-bits generic constant (0-4095)"
msgstr ""

#: translation.js:819
msgid "UINT16-12bits:  Extend a 12-bits unsigned integer to 16-bits "
msgstr ""

#: translation.js:820
msgid "Bus16-Join-4-12: Join the two same halves into an 16-bits Bus"
msgstr ""

#: translation.js:821
msgid ""
"# TEST: 12-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:823
msgid ""
"# TEST: 12-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:827
msgid ""
"# TEST: 12-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:829
msgid ""
"# TEST: 12-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:837
msgid "Generic: 13-bits generic constant"
msgstr ""

#: translation.js:838
msgid "UINT16-13bits:  Extend a 13-bits unsigned integer to 16-bits "
msgstr ""

#: translation.js:839
msgid "Bus16-Join-3-13: Join the two same halves into an 16-bits Bus"
msgstr ""

#: translation.js:840
msgid ""
"# TEST: 13-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:842
msgid ""
"# TEST: 13-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:846
msgid ""
"# TEST: 13-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:848
msgid ""
"# TEST: 13-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:856
msgid "Generic: 14-bits generic constant"
msgstr ""

#: translation.js:857
msgid "UINT16-14bits:  Extend a 14-bits unsigned integer to 16-bits "
msgstr ""

#: translation.js:858
msgid "Bus16-Join-2-14: Join the two buses into a 16-bits Bus"
msgstr ""

#: translation.js:859
msgid ""
"# TEST: 14-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:861
msgid ""
"# TEST: 14-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:865
msgid ""
"# TEST: 14-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:867
msgid ""
"# TEST: 14-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:875
msgid "UINT16-15bits:  Extend a 12-bits unsigned integer to 16-bits "
msgstr ""

#: translation.js:876
msgid "Bus16-Join-1-15: Join the two buses into a 16-bits Bus"
msgstr ""

#: translation.js:877
msgid "Generic: 15-bits generic constant"
msgstr ""

#: translation.js:878
msgid ""
"# TEST: 15-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:880
msgid ""
"# TEST: 15-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:884
msgid ""
"# TEST: 15-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:886
msgid ""
"# TEST: 15-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:894
msgid ""
"# TEST: 16-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:896
msgid ""
"# TEST: 16-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:900
msgid ""
"# TEST: 16-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:902
msgid ""
"# TEST: 16-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:908
msgid "Alhamb ra-II"
msgstr ""

#: translation.js:910
msgid ""
"Display32-8: Display a 32-bits value on an  8-LEDs. The sel input selects "
"the byte to display "
msgstr ""

#: translation.js:911
msgid "Bus32-Split-quarter: Split the 32-bits bus into four buses of 8 wires"
msgstr ""

#: translation.js:912
msgid "UINT32-17bits:  Extend a 17-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:913
msgid "Bus32-Join-15-17: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:914
msgid "15bits constant value: 0"
msgstr ""

#: translation.js:915
msgid "Generic: 17-bits generic constant"
msgstr ""

#: translation.js:916
msgid ""
"# TEST: 17-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:918
msgid ""
"# TEST: 17-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:922
msgid ""
"# TEST: 17-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:924
msgid ""
"Data Ledoscope. 2 samples of 32bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:925
msgid "Reg-x32: 32bits register"
msgstr ""

#: translation.js:926
msgid "Bus32-Join-quarter: Join the four buses into an 32-bits Bus"
msgstr ""

#: translation.js:927
msgid "2-to-1 Multplexer (32-bit channels)"
msgstr ""

#: translation.js:928
msgid ""
"# TEST: 17-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:929
msgid ""
"It is 1 if the sample 0 is  \n"
"the current sample"
msgstr ""

#: translation.js:937
msgid "Generic: 18-bits generic constant"
msgstr ""

#: translation.js:938
msgid "UINT32-18bits:  Extend a 18-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:939
msgid "Bus32-Join-14-18: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:940
msgid "14bits constant value: 0"
msgstr ""

#: translation.js:941
msgid ""
"# TEST: 18-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:943
msgid ""
"# TEST: 18-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:947
msgid ""
"# TEST: 18-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:949
msgid ""
"# TEST: 18-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:957
msgid "UINT32-19bits:  Extend a 19-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:958
msgid "Bus32-Join-13-19: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:959
msgid "13bits constant value: 0"
msgstr ""

#: translation.js:960
msgid "Generic: 19-bits generic constant"
msgstr ""

#: translation.js:961
msgid ""
"# TEST: 19-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:963
msgid ""
"# TEST: 19-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:967
msgid ""
"# TEST: 19-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:969
msgid ""
"# TEST: 19-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:977
msgid "Generic: 20-bits generic constant"
msgstr ""

#: translation.js:978
msgid "UINT32-20bits:  Extend a 20-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:979
msgid "Bus32-Join-12-20: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:980
msgid "12bits constant value: 0"
msgstr ""

#: translation.js:981
msgid ""
"# TEST: 20-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:983
msgid ""
"# TEST: 20-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:987
msgid ""
"# TEST: 20-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:989
msgid ""
"# TEST: 20-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:997
msgid "UINT32-21bits:  Extend a 21-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:998
msgid "Bus32-Join-11-21: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:999
msgid "11bits constant value: 0"
msgstr ""

#: translation.js:1000
msgid "Generic: 21-bits generic constant"
msgstr ""

#: translation.js:1001
msgid ""
"# TEST: 21-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1003
msgid ""
"# TEST: 21-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1007
msgid ""
"# TEST: 21-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1009
msgid ""
"# TEST: 21-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1017
msgid "Generic: 22-bits generic constant"
msgstr ""

#: translation.js:1018
msgid "UINT32-22bits:  Extend a 22-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:1019
msgid "Bus32-Join-10-22: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:1020
msgid "10bits constant value: 0"
msgstr ""

#: translation.js:1021
msgid ""
"# TEST: 22-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1023
msgid ""
"# TEST: 22-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1027
msgid ""
"# TEST: 22-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1029
msgid ""
"# TEST: 22-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1037
msgid "UINT32-23bits:  Extend a 23-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:1038
msgid "Bus32-Join-9-23: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:1039
msgid "9bits constant value: 0"
msgstr ""

#: translation.js:1040
msgid "Generic: 23-bits generic constant"
msgstr ""

#: translation.js:1041
msgid ""
"# TEST: 23-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1043
msgid ""
"# TEST: 23-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1047
msgid ""
"# TEST: 23-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1049
msgid ""
"# TEST: 23-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1057
msgid "UINT32-24bits:  Extend a 24-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:1058
msgid "Bus32-Join-8-24: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:1059
msgid "8bits constant value: 0"
msgstr ""

#: translation.js:1060
msgid "Generic: 24-bits generic constant"
msgstr ""

#: translation.js:1061
msgid ""
"# TEST: 24-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1063
msgid ""
"# TEST: 24-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1067
msgid ""
"# TEST: 24-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1069
msgid ""
"# TEST: 24-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1077
msgid "UINT32-25bits:  Extend a 25-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:1078
msgid "Bus32-Join-7-25: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:1079
msgid "Generic: 25-bits generic constant"
msgstr ""

#: translation.js:1080
msgid ""
"# TEST: 25-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1082
msgid ""
"# TEST: 25-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1086
msgid ""
"# TEST: 25-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1088
msgid ""
"# TEST: 25-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1096
msgid "Generic: 26-bits generic constant"
msgstr ""

#: translation.js:1097
msgid "UINT32-26bits:  Extend a 26-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:1098
msgid "Bus32-Join-6-26: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:1099
msgid ""
"# TEST: 26-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1101
msgid ""
"# TEST: 26-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1104
msgid ""
"# TEST: 26-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1106
msgid ""
"# TEST: 26-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1114
msgid "Generic: 27-bits generic constant"
msgstr ""

#: translation.js:1115
msgid "UINT32-27bits:  Extend a 27-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:1116
msgid "Bus32-Join-5-27: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:1117
msgid ""
"# TEST: 27-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1119
msgid ""
"# TEST: 27-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1123
msgid ""
"# TEST: 27-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1125
msgid ""
"# TEST: 27-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1133
msgid "UINT32-28bits:  Extend a 28-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:1134
msgid "Bus32-Join-4-28: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:1135
msgid "Generic: 28-bits generic constant"
msgstr ""

#: translation.js:1136
msgid ""
"# TEST: 28-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1138
msgid ""
"# TEST: 28-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1142
msgid ""
"# TEST: 28-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1144
msgid ""
"# TEST: 28-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1151
msgid "UINT32-29bits:  Extend a 29-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:1152
msgid "Bus32-Join-3-29: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:1153
msgid "Generic: 29-bits generic constant"
msgstr ""

#: translation.js:1154
msgid ""
"# TEST: 29-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1156
msgid ""
"# TEST: 29-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1159
msgid ""
"# TEST: 29-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1167
msgid "UINT32-30bits:  Extend a 30-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:1168
msgid "Bus32-Join-2-30: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:1169
msgid "Generic: 30-bits generic constant"
msgstr ""

#: translation.js:1170
msgid ""
"# TEST: 30-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1172
msgid ""
"# TEST: 30-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1176
msgid ""
"# TEST: 29-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1178
msgid ""
"# TEST: 30-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1186
msgid "UINT32-31bits:  Extend a 31-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:1187
msgid "Bus32-Join-1-31: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:1188
msgid "Generic: 31-bits generic constant"
msgstr ""

#: translation.js:1189
msgid ""
"# TEST: 31-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1191
msgid ""
"# TEST: 31-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1195
msgid ""
"# TEST: 31-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1197
msgid ""
"# TEST: 31-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1205
msgid ""
"# TEST: 32-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1207
msgid ""
"# TEST: 32-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1211
msgid ""
"# TEST: 32-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:1213
msgid ""
"# TEST: 32-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#~ msgid "Reg-rst-02: Two bits Register with load and reset inputs"
#~ msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#~ msgid "SRegs"
#~ msgstr "SRegs"

#~ msgid "SRegs-ld"
#~ msgstr "SRegs-ld"

#~ msgid "Verilog"
#~ msgstr "Verilog"
