Below is a minimal, synthesizable Verilog implementation of a 3‑bit population‑count (also called “popcount”) circuit.  
The module is purely combinational – no clock is required – so the result is produced immediately when the input changes.

```verilog
// ------------------------------------------------------------
//  TopModule.v
//  3‑bit population‑count (popcount) circuit
// ------------------------------------------------------------

`timescale 1ns / 1ps

module TopModule (
    input  wire [2:0] in,   // 3‑bit input vector
    output wire [1:0] out   // 2‑bit output: number of '1's (0‑3)
);

    // --------------------------------------------------------
    //  Combinational logic
    // --------------------------------------------------------
    // The simplest way is to add the three bits together.
    // Since the sum of three 1‑bit numbers fits in 2 bits,
    // we can use a 2‑bit adder.
    assign out = in[0] + in[1] + in[2];

    // --------------------------------------------------------
    //  Alternative (explicit logic) – useful for learning
    // --------------------------------------------------------
    // assign out[0] = in[0] ^ in[1] ^ in[2];          // LSB of the count
    // assign out[1] = (in[0] & in[1]) | (in[0] & in[2]) | (in[1] & in[2]); // MSB

endmodule
```

### How it works
* `in[0] + in[1] + in[2]` performs a 3‑bit addition.  
  The result is a 2‑bit number because the maximum sum is `3` (`11₂`).
* The `assign` statement makes the logic purely combinational – the output updates immediately when any input bit changes.

### Optional Testbench
If you want to verify the module, you can use the following simple testbench:

```verilog
`timescale 1ns / 1ps

module tb_TopModule;
    reg  [2:0] in;
    wire [1:0] out;

    TopModule dut (.in(in), .out(out));

    initial begin
        $display("in  out");
        $monitor("%b  %b", in, out);

        // Test all 8 possible input combinations
        repeat (8) begin
            #10 in = $random % 8;   // random 3‑bit value
        end

        #10 $finish;
    end
endmodule
```

Compile and run the testbench with any Verilog simulator (ModelSim, Icarus, Vivado, etc.) to see that `out` correctly reflects the number of `1` bits in `in`.