$date
	Sun Sep 15 00:45:41 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module CPU_tb $end
$var wire 32 ! memWriteData [31:0] $end
$var wire 1 " memWrite $end
$var wire 32 # memReadData [31:0] $end
$var wire 32 $ memAddress [31:0] $end
$var wire 4 % byteMask [3:0] $end
$var reg 1 & clk $end
$var reg 1 ' reset $end
$scope module ram_inst $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 32 ( readDataOut2 [31:0] $end
$var wire 32 ) readDataOut1 [31:0] $end
$var wire 32 * memWriteData [31:0] $end
$var wire 1 " memWrite $end
$var wire 32 + memAddress [31:0] $end
$var wire 4 , byteMask [3:0] $end
$var reg 4 - MASKWREN1 [3:0] $end
$var reg 4 . MASKWREN2 [3:0] $end
$var reg 1 / chipSelect1 $end
$var reg 1 0 chipSelect2 $end
$var reg 32 1 memAddress2 [31:0] $end
$var reg 32 2 memReadData [31:0] $end
$scope module SPRAM00 $end
$var wire 14 3 ADDRESS [13:0] $end
$var wire 1 / CHIPSELECT $end
$var wire 1 & CLOCK $end
$var wire 16 4 DATAIN [15:0] $end
$var wire 4 5 MASKWREN [3:0] $end
$var wire 1 6 POWEROFF $end
$var wire 1 7 SLEEP $end
$var wire 1 8 STANDBY $end
$var wire 1 9 off $end
$var wire 1 " WREN $end
$var reg 16 : DATAOUT [15:0] $end
$var integer 32 ; i [31:0] $end
$upscope $end
$scope module SPRAM01 $end
$var wire 14 < ADDRESS [13:0] $end
$var wire 1 / CHIPSELECT $end
$var wire 1 & CLOCK $end
$var wire 16 = DATAIN [15:0] $end
$var wire 4 > MASKWREN [3:0] $end
$var wire 1 ? POWEROFF $end
$var wire 1 @ SLEEP $end
$var wire 1 A STANDBY $end
$var wire 1 B off $end
$var wire 1 " WREN $end
$var reg 16 C DATAOUT [15:0] $end
$var integer 32 D i [31:0] $end
$upscope $end
$scope module SPRAM10 $end
$var wire 14 E ADDRESS [13:0] $end
$var wire 1 0 CHIPSELECT $end
$var wire 1 & CLOCK $end
$var wire 16 F DATAIN [15:0] $end
$var wire 4 G MASKWREN [3:0] $end
$var wire 1 H POWEROFF $end
$var wire 1 I SLEEP $end
$var wire 1 J STANDBY $end
$var wire 1 K off $end
$var wire 1 " WREN $end
$var reg 16 L DATAOUT [15:0] $end
$var integer 32 M i [31:0] $end
$upscope $end
$scope module SPRAM11 $end
$var wire 14 N ADDRESS [13:0] $end
$var wire 1 0 CHIPSELECT $end
$var wire 1 & CLOCK $end
$var wire 16 O DATAIN [15:0] $end
$var wire 4 P MASKWREN [3:0] $end
$var wire 1 Q POWEROFF $end
$var wire 1 R SLEEP $end
$var wire 1 S STANDBY $end
$var wire 1 T off $end
$var wire 1 " WREN $end
$var reg 16 U DATAOUT [15:0] $end
$var integer 32 V i [31:0] $end
$upscope $end
$upscope $end
$scope module uut $end
$var wire 32 W RegFileDataA [31:0] $end
$var wire 32 X RegFileDataB [31:0] $end
$var wire 1 & clk $end
$var wire 32 Y memReadData [31:0] $end
$var wire 1 " memWrite $end
$var wire 32 Z memWriteData [31:0] $end
$var wire 1 ' reset $end
$var wire 5 [ rs2 [4:0] $end
$var wire 5 \ rs1 [4:0] $end
$var wire 5 ] rd [4:0] $end
$var wire 7 ^ opcode [6:0] $end
$var wire 32 _ memAddress [31:0] $end
$var wire 32 ` immUType [31:0] $end
$var wire 32 a immSType [31:0] $end
$var wire 32 b immJType [31:0] $end
$var wire 32 c immIType [31:0] $end
$var wire 32 d immBType [31:0] $end
$var wire 7 e funct7 [6:0] $end
$var wire 3 f funct3 [2:0] $end
$var wire 1 g Zero $end
$var wire 2 h ResultSrc [1:0] $end
$var wire 1 i RegWrite $end
$var wire 1 j REGBEnable $end
$var wire 1 k REGAEnable $end
$var wire 1 l PCEnable $end
$var wire 1 m MemWrite $end
$var wire 1 n InstructionRegisterEnable $end
$var wire 1 o InstructionOrData $end
$var wire 3 p ImmediateSrc [2:0] $end
$var wire 2 q ALUSrcB [1:0] $end
$var wire 2 r ALUSrcA [1:0] $end
$var wire 32 s ALUResult [31:0] $end
$var wire 4 t ALUControlSignal [3:0] $end
$var reg 32 u ALUA [31:0] $end
$var reg 32 v ALUB [31:0] $end
$var reg 32 w ALUOUT [31:0] $end
$var reg 32 x Immediate [31:0] $end
$var reg 32 y InstructionRegister [31:0] $end
$var reg 32 z MemoryDataRegister [31:0] $end
$var reg 32 { OLDPC [31:0] $end
$var reg 32 | PC [31:0] $end
$var reg 32 } REGA [31:0] $end
$var reg 32 ~ REGB [31:0] $end
$var reg 32 !" Result [31:0] $end
$var reg 4 "" byteMask [3:0] $end
$scope module alu $end
$var wire 32 #" ALUA [31:0] $end
$var wire 32 $" ALUB [31:0] $end
$var wire 5 %" fiveBitImmediate [4:0] $end
$var wire 4 &" ALUControlSignal [3:0] $end
$var reg 32 '" ALUResult [31:0] $end
$var reg 1 g Zero $end
$upscope $end
$scope module controlUnit $end
$var wire 1 g Zero $end
$var wire 1 & clk $end
$var wire 3 (" funct3 [2:0] $end
$var wire 7 )" funct7 [6:0] $end
$var wire 7 *" opcode [6:0] $end
$var wire 1 ' reset $end
$var wire 4 +" ALUControlSignal [3:0] $end
$var reg 2 ," ALUOp [1:0] $end
$var reg 2 -" ALUSrcA [1:0] $end
$var reg 2 ." ALUSrcB [1:0] $end
$var reg 3 /" ImmediateSrc [2:0] $end
$var reg 1 o InstructionOrData $end
$var reg 1 n InstructionRegisterEnable $end
$var reg 1 m MemWrite $end
$var reg 1 l PCEnable $end
$var reg 1 k REGAEnable $end
$var reg 1 j REGBEnable $end
$var reg 1 i RegWrite $end
$var reg 2 0" ResultSrc [1:0] $end
$var reg 4 1" current_state [3:0] $end
$var reg 4 2" next_state [3:0] $end
$scope module ALUControlUnit $end
$var wire 2 3" ALUOp [1:0] $end
$var wire 3 4" funct3 [2:0] $end
$var wire 7 5" funct7 [6:0] $end
$var wire 1 6" funct7_5 $end
$var reg 4 7" ALUControlSignal [3:0] $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 8" i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 9" \RegFile[0] [31:0] $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 :" \RegFile[1] [31:0] $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 ;" \RegFile[2] [31:0] $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 <" \RegFile[3] [31:0] $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 =" \RegFile[4] [31:0] $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 >" \RegFile[5] [31:0] $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 ?" \RegFile[6] [31:0] $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 @" \RegFile[7] [31:0] $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 A" \RegFile[8] [31:0] $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 B" \RegFile[9] [31:0] $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 C" \RegFile[10] [31:0] $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 D" \RegFile[11] [31:0] $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 E" \RegFile[12] [31:0] $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 F" \RegFile[13] [31:0] $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 G" \RegFile[14] [31:0] $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 H" \RegFile[15] [31:0] $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 I" \RegFile[16] [31:0] $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 J" \RegFile[17] [31:0] $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 K" \RegFile[18] [31:0] $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 L" \RegFile[19] [31:0] $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 M" \RegFile[20] [31:0] $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 N" \RegFile[21] [31:0] $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 O" \RegFile[22] [31:0] $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 P" \RegFile[23] [31:0] $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 Q" \RegFile[24] [31:0] $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 R" \RegFile[25] [31:0] $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 S" \RegFile[26] [31:0] $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 T" \RegFile[27] [31:0] $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 U" \RegFile[28] [31:0] $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 V" \RegFile[29] [31:0] $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 W" \RegFile[30] [31:0] $end
$upscope $end
$upscope $end
$scope module CPU_tb $end
$scope module uut $end
$var reg 32 X" \RegFile[31] [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b0 O"
b0 N"
b0 M"
b0 L"
b0 K"
b0 J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
b0 :"
b0 9"
b100000 8"
b0 7"
06"
b0 5"
b0 4"
b0 3"
b1111 2"
b0 1"
b10 0"
b0 /"
b10 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b100 '"
b0 &"
b100 %"
b100 $"
b0 #"
b1 ""
b100 !"
b0 ~
b0 }
b0 |
bx {
b0 z
b0 y
b0 x
b0 w
b100 v
b0 u
b0 t
b100 s
b0 r
b10 q
b0 p
0o
0n
0m
1l
0k
0j
0i
b10 h
0g
b0 f
b0 e
b0 d
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
bx Y
b0 X
b0 W
bx V
bx U
xT
zS
zR
zQ
b11 P
b0 O
b1 N
bx M
bx L
xK
zJ
zI
zH
b0 G
b0 F
b1 E
bx D
bx C
xB
zA
z@
z?
b11 >
b0 =
b0 <
bx ;
bx :
x9
z8
z7
z6
b0 5
b0 4
b0 3
bx 2
b11111111111111111100000000000001 1
00
1/
b11 .
b0 -
b1 ,
b0 +
b0 *
bx )
bx (
1'
0&
b1 %
b0 $
bx #
0"
b0 !
$end
#5000000000000
b101001011000010100010011 #
b101001011000010100010011 2
b101001011000010100010011 Y
b10100101 :
b101001011000010100010011 )
b1000010100010011 C
1&
#10000000000000
0&
#15000000000000
b0 %"
b101 E
b101 N
b0 v
b0 $"
b100 s
b100 '"
b100 <
b100 3
b11111111111111111100000000000101 1
1n
b0 h
b0 0"
b0 q
b0 ."
0l
b1 2"
b100 u
b100 #"
b100 $
b100 +
b100 _
b1111 1"
b100 |
b100 w
b101001011000010100010011 z
1&
0'
#20000000000000
0&
#25000000000000
b1011000000000001110 s
b1011000000000001110 '"
b1010 %"
b1011000000000001010 v
b1011000000000001010 $"
b1011000000000001010 x
b101001011000010110010011 #
b101001011000010110010011 2
b101001011000010110010011 Y
b10011 ^
b10011 *"
b1011 \
b1010 [
b1010 ]
b1010 c
b1010 a
b1010 d
b101001011000000000000000 `
b1011000000000001010 b
b100 p
b100 /"
b1 q
b1 ."
b1 r
b1 -"
0n
b1010 2"
b101001011000010110010011 )
b1000010110010011 C
b100 {
b101001011000010100010011 y
b1 1"
1&
#30000000000000
0&
#35000000000000
b1010 s
b1010 '"
b1010 v
b1010 $"
b0 u
b0 #"
b1010 x
b11 ,"
b11 3"
b1 q
b1 ."
b10 r
b10 -"
b0 p
b0 /"
b11 2"
b1011000000000001110 !"
b1010 1"
b1011000000000001110 w
b101001011000010110010011 z
1&
#40000000000000
0&
#45000000000000
b0 %"
b100 s
b100 '"
b0 v
b0 $"
b100 u
b100 #"
b1010 !"
1i
b0 ,"
b0 3"
b0 q
b0 ."
b0 r
b0 -"
b0 2"
b1010 w
b11 1"
1&
#50000000000000
0&
#55000000000000
b1000 s
b1000 '"
b100 %"
b100 v
b100 $"
b10 q
b10 ."
b10 h
b10 0"
1l
0i
b1111 2"
b1000 !"
b0 1"
b100 w
b1010 C"
b1010 X
1&
#60000000000000
0&
#65000000000000
b1001 E
b1001 N
b1010 %"
b10010 s
b10010 '"
b1000 <
b1000 3
b11111111111111111100000000001001 1
b1010 O
b1010 =
b1010 v
b1010 $"
b1000 u
b1000 #"
b1000 $
b1000 +
b1000 _
1n
b0 h
b0 0"
b0 q
b0 ."
0l
b1 2"
b1000 w
b1010 !
b1010 *
b1010 Z
b1010 ~
b1000 |
b1111 1"
1&
#70000000000000
0&
#75000000000000
b1011000000000010010 s
b1011000000000010010 '"
b1011000000000001010 v
b1011000000000001010 $"
b1011000000000001010 x
b101001011000011000110011 #
b101001011000011000110011 2
b101001011000011000110011 Y
b100 p
b100 /"
b1 q
b1 ."
b1 r
b1 -"
0n
b1010 2"
b1011 ]
b1011 a
b100000001010 d
b10010 !"
b101001011000011000110011 )
b1000011000110011 C
b1 1"
b1000 {
b101001011000010110010011 y
b10010 w
1&
#80000000000000
0&
#85000000000000
b1010 s
b1010 '"
b1010 v
b1010 $"
b0 u
b0 #"
b1010 x
b1011000000000010010 !"
b11 ,"
b11 3"
b1 q
b1 ."
b10 r
b10 -"
b0 p
b0 /"
b11 2"
b101001011000011000110011 z
b1011000000000010010 w
b1010 1"
1&
#90000000000000
0&
#95000000000000
b10010 s
b10010 '"
b1000 u
b1000 #"
1i
b0 ,"
b0 3"
b0 q
b0 ."
b0 r
b0 -"
b0 2"
b1010 !"
b11 1"
b1010 w
1&
#100000000000000
0&
#105000000000000
b1100 s
b1100 '"
b100 %"
b100 v
b100 $"
b1100 !"
b10 q
b10 ."
b10 h
b10 0"
1l
0i
b1111 2"
b1010 D"
b1010 W
b10010 w
b0 1"
1&
#110000000000000
0&
#115000000000000
b1010 %"
b1101 E
b1101 N
b1010 v
b1010 $"
b1100 <
b1100 3
b11111111111111111100000000001101 1
b10110 s
b10110 '"
1n
b0 h
b0 0"
b0 q
b0 ."
0l
b1 2"
b1100 $
b1100 +
b1100 _
b1100 u
b1100 #"
b1111 1"
b1100 |
b1010 }
b1100 w
1&
#120000000000000
0&
#125000000000000
b1011000000000010110 s
b1011000000000010110 '"
b1011000000000001010 v
b1011000000000001010 $"
b1011000000000001010 x
b111100000000010011010000011 #
b111100000000010011010000011 2
b111100000000010011010000011 Y
b10110 !"
b110011 ^
b110011 *"
b1100 ]
b1100 a
b1100 d
b100 p
b100 /"
b1 q
b1 ."
b1 r
b1 -"
0n
b10 2"
b11110000000 :
b111100000000010011010000011 )
b10011010000011 C
b10110 w
b1100 {
b101001011000011000110011 y
b1 1"
1&
#130000000000000
0&
#135000000000000
b10100 s
b10100 '"
b1010 v
b1010 $"
b1010 u
b1010 #"
b1010 x
b10 ,"
b10 3"
b0 q
b0 ."
b10 r
b10 -"
b0 p
b0 /"
b11 2"
b1011000000000010110 !"
b10 1"
b1011000000000010110 w
b111100000000010011010000011 z
1&
#140000000000000
0&
#145000000000000
b10110 s
b10110 '"
b1100 u
b1100 #"
b10100 !"
1i
b0 ,"
b0 3"
b0 r
b0 -"
b0 2"
b10100 w
b11 1"
1&
#150000000000000
0&
#155000000000000
b10000 s
b10000 '"
b100 %"
b100 v
b100 $"
b10 q
b10 ."
b10 h
b10 0"
1l
0i
b1111 2"
b10000 !"
b0 1"
b10110 w
b10100 E"
1&
#160000000000000
0&
#165000000000000
b10001 E
b10001 N
b1010 %"
b11010 s
b11010 '"
b10000 <
b10000 3
b11111111111111111100000000010001 1
b1010 v
b1010 $"
b10000 u
b10000 #"
b10000 $
b10000 +
b10000 _
1n
b0 h
b0 0"
b0 q
b0 ."
0l
b1 2"
b10000 w
b10000 |
b1111 1"
1&
#170000000000000
0&
#175000000000000
b10000010001000 s
b10000010001000 '"
b11000 %"
b1111 .
b1111 >
b1111 P
b1111 -
b1111 5
b1111 G
b10000001111000 v
b10000001111000 $"
b1111 %
b1111 ,
b1111 ""
b10000001111000 x
b110110100000010110000100011 #
b110110100000010110000100011 2
b110110100000010110000100011 Y
b100 p
b100 /"
b1 q
b1 ."
b1 r
b1 -"
0n
b110 2"
b11 ^
b11 *"
b0 W
b0 \
b0 X
b11000 [
b1101 ]
b10 f
b10 ("
b10 4"
b11 e
b11 )"
b11 5"
b1111000 c
b1101101 a
b100001101100 d
b111100000000010000000000000 `
b10000001111000 b
b11010 !"
b11011010000 :
b110110100000010110000100011 )
b10110000100011 C
b1 1"
b10000 {
b111100000000010011010000011 y
b11010 w
1&
#180000000000000
0&
#185000000000000
b1111000 v
b1111000 $"
b1111000 s
b1111000 '"
b1111000 x
b10000010001000 !"
b0 O
b0 =
b0 u
b0 #"
b1 q
b1 ."
b10 r
b10 -"
b0 p
b0 /"
b111 2"
b110110100000010110000100011 z
b10000010001000 w
b0 !
b0 *
b0 Z
b0 ~
b0 }
b110 1"
1&
#190000000000000
0&
#195000000000000
b1111001 E
b1111001 N
b1111000 <
b1111000 3
b11111111111111111100000001111001 1
b0 %"
b10000 s
b10000 '"
b1111000 $
b1111000 +
b1111000 _
b0 v
b0 $"
b10000 u
b10000 #"
1o
b0 q
b0 ."
b0 r
b0 -"
b1111 2"
b1111000 !"
b111 1"
b1111000 w
1&
#200000000000000
0&
#205000000000000
b10001 E
b10001 N
b10000 <
b10000 3
b11111111111111111100000000010001 1
b10000 $
b10000 +
b10000 _
b11111111111111111111111111111111 #
b11111111111111111111111111111111 2
b11111111111111111111111111111111 Y
b10000 !"
1o
b1000 2"
b1111111111111111 :
b11111111111111111111111111111111 )
b1111111111111111 C
b10000 w
b1111 1"
1&
#210000000000000
0&
#215000000000000
b11111111111111111111111111111111 !"
b110110100000010110000100011 #
b110110100000010110000100011 2
b110110100000010110000100011 Y
1i
b1 h
b1 0"
0o
b0 2"
b11011010000 :
b110110100000010110000100011 )
b10110000100011 C
b1000 1"
b11111111111111111111111111111111 z
1&
#220000000000000
0&
#225000000000000
b10100 s
b10100 '"
b100 %"
b100 v
b100 $"
b10100 !"
b10 q
b10 ."
1l
0i
b10 h
b10 0"
b1111 2"
b11111111111111111111111111111111 F"
b110110100000010110000100011 z
b0 1"
1&
#230000000000000
0&
#235000000000000
b0 %"
b10101 E
b10101 N
b0 v
b0 $"
b10100 s
b10100 '"
b10100 <
b10100 3
b11111111111111111100000000010101 1
1o
b0 h
b0 0"
b0 q
b0 ."
0l
b1000 2"
b10100 u
b10100 #"
b10100 $
b10100 +
b10100 _
b1111 1"
b10100 |
b10100 w
1&
#240000000000000
0&
#245000000000000
b110110100000010110000100011 !"
b1100100010100110111 #
b1100100010100110111 2
b1100100010100110111 Y
1i
b1 h
b1 0"
0o
b0 2"
b110 :
b1100100010100110111 )
b100010100110111 C
b1000 1"
1&
#250000000000000
0&
#255000000000000
b11000 s
b11000 '"
b100 %"
b100 v
b100 $"
b10 q
b10 ."
1l
0i
b10 h
b10 0"
b1111 2"
b11000 !"
b0 1"
b1100100010100110111 z
b110110100000010110000100011 F"
1&
#260000000000000
0&
#265000000000000
b11001 E
b11001 N
b0 %"
b11000 <
b11000 3
b11111111111111111100000000011001 1
b0 v
b0 $"
b11000 u
b11000 #"
b11000 $
b11000 +
b11000 _
1o
b0 h
b0 0"
b0 q
b0 ."
0l
b1000 2"
b11000 w
b11000 |
b1111 1"
1&
#270000000000000
0&
#275000000000000
b1100100010100110111 !"
b11111110110001011100100011100011 #
b11111110110001011100100011100011 2
b11111110110001011100100011100011 Y
1i
b1 h
b1 0"
0o
b0 2"
b1111111011000101 :
b11111110110001011100100011100011 )
b1100100011100011 C
b1000 1"
1&
#280000000000000
0&
#285000000000000
b11100 s
b11100 '"
b100 %"
b100 v
b100 $"
b11100 !"
b10 q
b10 ."
1l
0i
b10 h
b10 0"
b1111 2"
b1100100010100110111 F"
b11111110110001011100100011100011 z
b0 1"
1&
#290000000000000
0&
#295000000000000
b0 %"
b11101 E
b11101 N
b0 v
b0 $"
b11100 s
b11100 '"
b11100 <
b11100 3
b11111111111111111100000000011101 1
1o
b0 h
b0 0"
b0 q
b0 ."
0l
b1000 2"
b11100 u
b11100 #"
b11100 $
b11100 +
b11100 _
b1111 1"
b11100 |
b11100 w
1&
#300000000000000
0&
#305000000000000
b11111110110001011100100011100011 !"
bx #
bx 2
bx Y
1i
b1 h
b1 0"
0o
b0 2"
bx :
bx )
bx C
b1000 1"
1&
#310000000000000
0&
#315000000000000
b100000 s
b100000 '"
b100 %"
b100 v
b100 $"
b10 q
b10 ."
1l
0i
b10 h
b10 0"
b1111 2"
b100000 !"
b0 1"
bx z
b11111110110001011100100011100011 F"
1&
#320000000000000
0&
#325000000000000
b100001 E
b100001 N
b0 %"
b100000 <
b100000 3
b11111111111111111100000000100001 1
b0 v
b0 $"
b100000 u
b100000 #"
b100000 $
b100000 +
b100000 _
1o
b0 h
b0 0"
b0 q
b0 ."
0l
b1000 2"
b100000 w
b100000 |
b1111 1"
1&
#330000000000000
0&
#335000000000000
bx !"
1i
b1 h
b1 0"
0o
b0 2"
b1000 1"
1&
#340000000000000
0&
#345000000000000
b100100 s
b100100 '"
b100 %"
b100 v
b100 $"
b100100 !"
b10 q
b10 ."
1l
0i
b10 h
b10 0"
b1111 2"
bx F"
b0 1"
1&
#350000000000000
0&
#355000000000000
b0 %"
b100101 E
b100101 N
b0 v
b0 $"
b100100 s
b100100 '"
b100100 <
b100100 3
b11111111111111111100000000100101 1
1o
b0 h
b0 0"
b0 q
b0 ."
0l
b1000 2"
b100100 u
b100100 #"
b100100 $
b100100 +
b100100 _
b1111 1"
b100100 |
b100100 w
1&
#360000000000000
0&
#365000000000000
bx !"
1i
b1 h
b1 0"
0o
b0 2"
b1000 1"
1&
#370000000000000
0&
#375000000000000
b101000 s
b101000 '"
b100 %"
b100 v
b100 $"
b101000 !"
b10 q
b10 ."
1l
0i
b10 h
b10 0"
b1111 2"
b0 1"
bx F"
1&
#380000000000000
0&
#385000000000000
b101001 E
b101001 N
b0 %"
b101000 <
b101000 3
b11111111111111111100000000101001 1
b0 v
b0 $"
b101000 u
b101000 #"
b101000 $
b101000 +
b101000 _
1o
b0 h
b0 0"
b0 q
b0 ."
0l
b1000 2"
b101000 w
b101000 |
b1111 1"
1&
#390000000000000
0&
#395000000000000
bx !"
1i
b1 h
b1 0"
0o
b0 2"
b1000 1"
1&
#400000000000000
0&
#405000000000000
b101100 s
b101100 '"
b100 %"
b100 v
b100 $"
b101100 !"
b10 q
b10 ."
1l
0i
b10 h
b10 0"
b1111 2"
bx F"
b0 1"
1&
#410000000000000
0&
#415000000000000
b0 %"
b101101 E
b101101 N
b0 v
b0 $"
b101100 s
b101100 '"
b101100 <
b101100 3
b11111111111111111100000000101101 1
1o
b0 h
b0 0"
b0 q
b0 ."
0l
b1000 2"
b101100 u
b101100 #"
b101100 $
b101100 +
b101100 _
b1111 1"
b101100 |
b101100 w
1&
#420000000000000
0&
#425000000000000
bx !"
1i
b1 h
b1 0"
0o
b0 2"
b1000 1"
1&
#430000000000000
0&
#435000000000000
b110000 s
b110000 '"
b100 %"
b100 v
b100 $"
b110000 !"
b10 q
b10 ."
1l
0i
b10 h
b10 0"
b1111 2"
b0 1"
bx F"
1&
#440000000000000
0&
#445000000000000
b110001 E
b110001 N
b0 %"
b110000 <
b110000 3
b11111111111111111100000000110001 1
b0 v
b0 $"
b110000 u
b110000 #"
b110000 $
b110000 +
b110000 _
1o
b0 h
b0 0"
b0 q
b0 ."
0l
b1000 2"
b110000 w
b110000 |
b1111 1"
1&
#450000000000000
0&
#455000000000000
bx !"
1i
b1 h
b1 0"
0o
b0 2"
b1000 1"
1&
#460000000000000
0&
#465000000000000
b110100 s
b110100 '"
b100 %"
b100 v
b100 $"
b110100 !"
b10 q
b10 ."
1l
0i
b10 h
b10 0"
b1111 2"
bx F"
b0 1"
1&
#470000000000000
0&
#475000000000000
b0 %"
b110101 E
b110101 N
b0 v
b0 $"
b110100 s
b110100 '"
b110100 <
b110100 3
b11111111111111111100000000110101 1
1o
b0 h
b0 0"
b0 q
b0 ."
0l
b1000 2"
b110100 u
b110100 #"
b110100 $
b110100 +
b110100 _
b1111 1"
b110100 |
b110100 w
1&
#480000000000000
0&
#485000000000000
bx !"
1i
b1 h
b1 0"
0o
b0 2"
b1000 1"
1&
#490000000000000
0&
#495000000000000
b111000 s
b111000 '"
b100 %"
b100 v
b100 $"
b111000 !"
b10 q
b10 ."
1l
0i
b10 h
b10 0"
b1111 2"
b0 1"
bx F"
1&
#500000000000000
0&
#505000000000000
b111001 E
b111001 N
b0 %"
b111000 <
b111000 3
b11111111111111111100000000111001 1
b0 v
b0 $"
b111000 u
b111000 #"
b111000 $
b111000 +
b111000 _
1o
b0 h
b0 0"
b0 q
b0 ."
0l
b1000 2"
b111000 w
b111000 |
b1111 1"
1&
#510000000000000
0&
#515000000000000
bx !"
1i
b1 h
b1 0"
0o
b0 2"
b1000 1"
1&
#520000000000000
0&
#525000000000000
b111100 s
b111100 '"
b100 %"
b100 v
b100 $"
b111100 !"
b10 q
b10 ."
1l
0i
b10 h
b10 0"
b1111 2"
bx F"
b0 1"
1&
#530000000000000
0&
#535000000000000
b0 %"
b111101 E
b111101 N
b0 v
b0 $"
b111100 s
b111100 '"
b111100 <
b111100 3
b11111111111111111100000000111101 1
1o
b0 h
b0 0"
b0 q
b0 ."
0l
b1000 2"
b111100 u
b111100 #"
b111100 $
b111100 +
b111100 _
b1111 1"
b111100 |
b111100 w
1&
#540000000000000
0&
#545000000000000
bx !"
1i
b1 h
b1 0"
0o
b0 2"
b1000 1"
1&
#550000000000000
0&
#555000000000000
b1000000 s
b1000000 '"
b100 %"
b100 v
b100 $"
b1000000 !"
b10 q
b10 ."
1l
0i
b10 h
b10 0"
b1111 2"
b0 1"
bx F"
1&
#560000000000000
0&
#565000000000000
b1000001 E
b1000001 N
b0 %"
b1000000 <
b1000000 3
b11111111111111111100000001000001 1
b0 v
b0 $"
b1000000 u
b1000000 #"
b1000000 $
b1000000 +
b1000000 _
1o
b0 h
b0 0"
b0 q
b0 ."
0l
b1000 2"
b1000000 w
b1000000 |
b1111 1"
1&
#570000000000000
0&
#575000000000000
bx !"
1i
b1 h
b1 0"
0o
b0 2"
b1000 1"
1&
#580000000000000
0&
#585000000000000
b1000100 s
b1000100 '"
b100 %"
b100 v
b100 $"
b1000100 !"
b10 q
b10 ."
1l
0i
b10 h
b10 0"
b1111 2"
bx F"
b0 1"
1&
#590000000000000
0&
#595000000000000
b0 %"
b1000101 E
b1000101 N
b0 v
b0 $"
b1000100 s
b1000100 '"
b1000100 <
b1000100 3
b11111111111111111100000001000101 1
1o
b0 h
b0 0"
b0 q
b0 ."
0l
b1000 2"
b1000100 u
b1000100 #"
b1000100 $
b1000100 +
b1000100 _
b1111 1"
b1000100 |
b1000100 w
1&
#600000000000000
0&
#605000000000000
bx !"
1i
b1 h
b1 0"
0o
b0 2"
b1000 1"
1&
#610000000000000
0&
#615000000000000
b1001000 s
b1001000 '"
b100 %"
b100 v
b100 $"
b1001000 !"
b10 q
b10 ."
1l
0i
b10 h
b10 0"
b1111 2"
b0 1"
bx F"
1&
#620000000000000
0&
#625000000000000
b1001001 E
b1001001 N
b0 %"
b1001000 <
b1001000 3
b11111111111111111100000001001001 1
b0 v
b0 $"
b1001000 u
b1001000 #"
b1001000 $
b1001000 +
b1001000 _
1o
b0 h
b0 0"
b0 q
b0 ."
0l
b1000 2"
b1001000 w
b1001000 |
b1111 1"
1&
#630000000000000
0&
#635000000000000
bx !"
1i
b1 h
b1 0"
0o
b0 2"
b1000 1"
1&
#640000000000000
0&
#645000000000000
b1001100 s
b1001100 '"
b100 %"
b100 v
b100 $"
b1001100 !"
b10 q
b10 ."
1l
0i
b10 h
b10 0"
b1111 2"
bx F"
b0 1"
1&
#650000000000000
0&
#655000000000000
b0 %"
b1001101 E
b1001101 N
b0 v
b0 $"
b1001100 s
b1001100 '"
b1001100 <
b1001100 3
b11111111111111111100000001001101 1
1o
b0 h
b0 0"
b0 q
b0 ."
0l
b1000 2"
b1001100 u
b1001100 #"
b1001100 $
b1001100 +
b1001100 _
b1111 1"
b1001100 |
b1001100 w
1&
#660000000000000
0&
#665000000000000
bx !"
1i
b1 h
b1 0"
0o
b0 2"
b1000 1"
1&
#670000000000000
0&
#675000000000000
b1010000 s
b1010000 '"
b100 %"
b100 v
b100 $"
b1010000 !"
b10 q
b10 ."
1l
0i
b10 h
b10 0"
b1111 2"
b0 1"
bx F"
1&
#680000000000000
0&
#685000000000000
b1010001 E
b1010001 N
b0 %"
b1010000 <
b1010000 3
b11111111111111111100000001010001 1
b0 v
b0 $"
b1010000 u
b1010000 #"
b1010000 $
b1010000 +
b1010000 _
1o
b0 h
b0 0"
b0 q
b0 ."
0l
b1000 2"
b1010000 w
b1010000 |
b1111 1"
1&
#690000000000000
0&
#695000000000000
bx !"
1i
b1 h
b1 0"
0o
b0 2"
b1000 1"
1&
#700000000000000
0&
#705000000000000
b1010100 s
b1010100 '"
b100 %"
b100 v
b100 $"
b1010100 !"
b10 q
b10 ."
1l
0i
b10 h
b10 0"
b1111 2"
bx F"
b0 1"
1&
#710000000000000
0&
#715000000000000
b0 %"
b1010101 E
b1010101 N
b0 v
b0 $"
b1010100 s
b1010100 '"
b1010100 <
b1010100 3
b11111111111111111100000001010101 1
1o
b0 h
b0 0"
b0 q
b0 ."
0l
b1000 2"
b1010100 u
b1010100 #"
b1010100 $
b1010100 +
b1010100 _
b1111 1"
b1010100 |
b1010100 w
1&
#720000000000000
0&
#725000000000000
bx !"
1i
b1 h
b1 0"
0o
b0 2"
b1000 1"
1&
#730000000000000
0&
#735000000000000
b1011000 s
b1011000 '"
b100 %"
b100 v
b100 $"
b1011000 !"
b10 q
b10 ."
1l
0i
b10 h
b10 0"
b1111 2"
b0 1"
bx F"
1&
#740000000000000
0&
#745000000000000
b1011001 E
b1011001 N
b0 %"
b1011000 <
b1011000 3
b11111111111111111100000001011001 1
b0 v
b0 $"
b1011000 u
b1011000 #"
b1011000 $
b1011000 +
b1011000 _
1o
b0 h
b0 0"
b0 q
b0 ."
0l
b1000 2"
b1011000 w
b1011000 |
b1111 1"
1&
#750000000000000
0&
#755000000000000
bx !"
1i
b1 h
b1 0"
0o
b0 2"
b1000 1"
1&
#760000000000000
0&
#765000000000000
b1011100 s
b1011100 '"
b100 %"
b100 v
b100 $"
b1011100 !"
b10 q
b10 ."
1l
0i
b10 h
b10 0"
b1111 2"
bx F"
b0 1"
1&
#770000000000000
0&
#775000000000000
b0 %"
b1011101 E
b1011101 N
b0 v
b0 $"
b1011100 s
b1011100 '"
b1011100 <
b1011100 3
b11111111111111111100000001011101 1
1o
b0 h
b0 0"
b0 q
b0 ."
0l
b1000 2"
b1011100 u
b1011100 #"
b1011100 $
b1011100 +
b1011100 _
b1111 1"
b1011100 |
b1011100 w
1&
#780000000000000
0&
#785000000000000
bx !"
1i
b1 h
b1 0"
0o
b0 2"
b1000 1"
1&
#790000000000000
0&
#795000000000000
b1100000 s
b1100000 '"
b100 %"
b100 v
b100 $"
b1100000 !"
b10 q
b10 ."
1l
0i
b10 h
b10 0"
b1111 2"
b0 1"
bx F"
1&
#800000000000000
0&
#805000000000000
b1100001 E
b1100001 N
b0 %"
b1100000 <
b1100000 3
b11111111111111111100000001100001 1
b0 v
b0 $"
b1100000 u
b1100000 #"
b1100000 $
b1100000 +
b1100000 _
1o
b0 h
b0 0"
b0 q
b0 ."
0l
b1000 2"
b1100000 w
b1100000 |
b1111 1"
1&
#810000000000000
0&
#815000000000000
bx !"
1i
b1 h
b1 0"
0o
b0 2"
b1000 1"
1&
#820000000000000
0&
#825000000000000
b1100100 s
b1100100 '"
b100 %"
b100 v
b100 $"
b1100100 !"
b10 q
b10 ."
1l
0i
b10 h
b10 0"
b1111 2"
bx F"
b0 1"
1&
#830000000000000
0&
#835000000000000
b0 %"
b1100101 E
b1100101 N
b0 v
b0 $"
b1100100 s
b1100100 '"
b1100100 <
b1100100 3
b11111111111111111100000001100101 1
1o
b0 h
b0 0"
b0 q
b0 ."
0l
b1000 2"
b1100100 u
b1100100 #"
b1100100 $
b1100100 +
b1100100 _
b1111 1"
b1100100 |
b1100100 w
1&
#840000000000000
0&
#845000000000000
bx !"
1i
b1 h
b1 0"
0o
b0 2"
b1000 1"
1&
#850000000000000
0&
#855000000000000
b1101000 s
b1101000 '"
b100 %"
b100 v
b100 $"
b1101000 !"
b10 q
b10 ."
1l
0i
b10 h
b10 0"
b1111 2"
b0 1"
bx F"
1&
#860000000000000
0&
#865000000000000
b1101001 E
b1101001 N
b0 %"
b1101000 <
b1101000 3
b11111111111111111100000001101001 1
b0 v
b0 $"
b1101000 u
b1101000 #"
b1101000 $
b1101000 +
b1101000 _
1o
b0 h
b0 0"
b0 q
b0 ."
0l
b1000 2"
b1101000 w
b1101000 |
b1111 1"
1&
#870000000000000
0&
#875000000000000
bx !"
1i
b1 h
b1 0"
0o
b0 2"
b1000 1"
1&
#880000000000000
0&
#885000000000000
b1101100 s
b1101100 '"
b100 %"
b100 v
b100 $"
b1101100 !"
b10 q
b10 ."
1l
0i
b10 h
b10 0"
b1111 2"
bx F"
b0 1"
1&
#890000000000000
0&
#895000000000000
b0 %"
b1101101 E
b1101101 N
b0 v
b0 $"
b1101100 s
b1101100 '"
b1101100 <
b1101100 3
b11111111111111111100000001101101 1
1o
b0 h
b0 0"
b0 q
b0 ."
0l
b1000 2"
b1101100 u
b1101100 #"
b1101100 $
b1101100 +
b1101100 _
b1111 1"
b1101100 |
b1101100 w
1&
#900000000000000
0&
#905000000000000
bx !"
1i
b1 h
b1 0"
0o
b0 2"
b1000 1"
1&
#910000000000000
0&
#915000000000000
b1110000 s
b1110000 '"
b100 %"
b100 v
b100 $"
b1110000 !"
b10 q
b10 ."
1l
0i
b10 h
b10 0"
b1111 2"
b0 1"
bx F"
1&
#920000000000000
0&
#925000000000000
b1110001 E
b1110001 N
b0 %"
b1110000 <
b1110000 3
b11111111111111111100000001110001 1
b0 v
b0 $"
b1110000 u
b1110000 #"
b1110000 $
b1110000 +
b1110000 _
1o
b0 h
b0 0"
b0 q
b0 ."
0l
b1000 2"
b1110000 w
b1110000 |
b1111 1"
1&
#930000000000000
0&
#935000000000000
bx !"
1i
b1 h
b1 0"
0o
b0 2"
b1000 1"
1&
#940000000000000
0&
#945000000000000
b1110100 s
b1110100 '"
b100 %"
b100 v
b100 $"
b1110100 !"
b10 q
b10 ."
1l
0i
b10 h
b10 0"
b1111 2"
bx F"
b0 1"
1&
#950000000000000
0&
#955000000000000
b0 %"
b1110101 E
b1110101 N
b0 v
b0 $"
b1110100 s
b1110100 '"
b1110100 <
b1110100 3
b11111111111111111100000001110101 1
1o
b0 h
b0 0"
b0 q
b0 ."
0l
b1000 2"
b1110100 u
b1110100 #"
b1110100 $
b1110100 +
b1110100 _
b1111 1"
b1110100 |
b1110100 w
1&
#960000000000000
0&
#965000000000000
bx !"
1i
b1 h
b1 0"
0o
b0 2"
b1000 1"
1&
#970000000000000
0&
#975000000000000
b1111000 s
b1111000 '"
b100 %"
b100 v
b100 $"
b1111000 !"
b10 q
b10 ."
1l
0i
b10 h
b10 0"
b1111 2"
b0 1"
bx F"
1&
#980000000000000
0&
#985000000000000
b1111001 E
b1111001 N
b0 %"
b1111000 <
b1111000 3
b11111111111111111100000001111001 1
b0 v
b0 $"
b1111000 u
b1111000 #"
b1111000 $
b1111000 +
b1111000 _
1o
b0 h
b0 0"
b0 q
b0 ."
0l
b1000 2"
b1111000 w
b1111000 |
b1111 1"
1&
#990000000000000
0&
#995000000000000
bx !"
b11111111111111111111111111111111 #
b11111111111111111111111111111111 2
b11111111111111111111111111111111 Y
1i
b1 h
b1 0"
0o
b0 2"
b1111111111111111 :
b11111111111111111111111111111111 )
b1111111111111111 C
b1000 1"
1&
#1000000000000000
0&
#1005000000000000
b1111100 s
b1111100 '"
b100 %"
b100 v
b100 $"
b1111100 !"
b10 q
b10 ."
1l
0i
b10 h
b10 0"
b1111 2"
bx F"
b11111111111111111111111111111111 z
b0 1"
1&
#1010000000000000
0&
#1015000000000000
b0 %"
b1111101 E
b1111101 N
b0 v
b0 $"
b1111100 s
b1111100 '"
b1111100 <
b1111100 3
b11111111111111111100000001111101 1
1o
b0 h
b0 0"
b0 q
b0 ."
0l
b1000 2"
b1111100 u
b1111100 #"
b1111100 $
b1111100 +
b1111100 _
b1111 1"
b1111100 |
b1111100 w
1&
