// Seed: 1170567226
module module_0 (
    output wand id_0,
    input wor id_1,
    output supply1 id_2,
    output tri1 id_3,
    input uwire id_4,
    input uwire id_5,
    output wand id_6,
    output wor id_7,
    input uwire id_8,
    output tri0 id_9,
    output tri0 id_10,
    input tri1 id_11,
    input wire id_12,
    output supply1 id_13,
    output tri1 id_14,
    input uwire id_15,
    input supply0 id_16,
    output supply0 id_17
    , id_21,
    output wire id_18,
    output supply0 id_19
);
  initial id_3 = id_4;
endmodule
module module_0 (
    output uwire id_0,
    input wand id_1
    , id_21,
    input tri1 id_2,
    output supply1 id_3,
    output wand id_4,
    output wor id_5,
    output supply0 id_6,
    output wand id_7,
    output tri1 id_8,
    output wor id_9,
    input uwire id_10,
    input supply1 id_11,
    input tri id_12,
    input wor id_13,
    input tri0 id_14,
    input supply1 id_15,
    input wor id_16
    , id_22,
    input wor id_17,
    input tri module_1,
    input uwire id_19
);
  assign id_22 = 1 ? 1 : id_13;
  module_0(
      id_22,
      id_15,
      id_7,
      id_8,
      id_2,
      id_19,
      id_6,
      id_0,
      id_14,
      id_21,
      id_9,
      id_12,
      id_13,
      id_4,
      id_0,
      id_21,
      id_11,
      id_7,
      id_4,
      id_8
  );
endmodule
