Analysis & Synthesis report for main
Thu Nov 22 23:47:53 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: VGA_controller:inst
 14. Parameter Settings for User Entity Instance: PLL:inst4|altpll:altpll_component
 15. Parameter Settings for User Entity Instance: ImageDrawer:inst5
 16. Parameter Settings for User Entity Instance: PLL2:inst2|altpll:altpll_component
 17. Parameter Settings for Inferred Entity Instance: ImageDrawer:inst5|lpm_divide:Mod3
 18. Parameter Settings for Inferred Entity Instance: ImageDrawer:inst5|lpm_divide:Mod2
 19. Parameter Settings for Inferred Entity Instance: ImageDrawer:inst5|lpm_divide:Div3
 20. Parameter Settings for Inferred Entity Instance: ImageDrawer:inst5|lpm_divide:Div2
 21. Parameter Settings for Inferred Entity Instance: ImageDrawer:inst5|lpm_divide:Mod1
 22. Parameter Settings for Inferred Entity Instance: ImageDrawer:inst5|lpm_divide:Div1
 23. Parameter Settings for Inferred Entity Instance: ImageDrawer:inst5|lpm_divide:Mod0
 24. Parameter Settings for Inferred Entity Instance: ImageDrawer:inst5|lpm_divide:Div0
 25. altpll Parameter Settings by Entity Instance
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 22 23:47:53 2018       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; main                                        ;
; Top-level Entity Name              ; main                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 752                                         ;
;     Total combinational functions  ; 722                                         ;
;     Dedicated logic registers      ; 101                                         ;
; Total registers                    ; 101                                         ;
; Total pins                         ; 8                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; main               ; main               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                 ; Library ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; PseudoPll.v                      ; yes             ; User Verilog HDL File              ; C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PseudoPll.v                ;         ;
; VGA_controller.v                 ; yes             ; User Verilog HDL File              ; C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v           ;         ;
; ImageDrawer.v                    ; yes             ; User Verilog HDL File              ; C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v              ;         ;
; counter.v                        ; yes             ; User Verilog HDL File              ; C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/counter.v                  ;         ;
; main.bdf                         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/main.bdf                   ;         ;
; PLL.v                            ; yes             ; User Wizard-Generated File         ; C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PLL.v                      ;         ;
; PLL2.v                           ; yes             ; User Wizard-Generated File         ; C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PLL2.v                     ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                            ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                     ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/pll_altpll.v            ;         ;
; db/pll2_altpll.v                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/pll2_altpll.v           ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                                       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                   ;         ;
; db/lpm_divide_vam.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/lpm_divide_vam.tdf      ;         ;
; db/sign_div_unsign_klh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/sign_div_unsign_klh.tdf ;         ;
; db/alt_u_div_s6f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/alt_u_div_s6f.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/add_sub_8pc.tdf         ;         ;
; db/lpm_divide_2bm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/lpm_divide_2bm.tdf      ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/sign_div_unsign_nlh.tdf ;         ;
; db/alt_u_div_27f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/alt_u_div_27f.tdf       ;         ;
; db/lpm_divide_ihm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/lpm_divide_ihm.tdf      ;         ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/sign_div_unsign_akh.tdf ;         ;
; db/alt_u_div_84f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/alt_u_div_84f.tdf       ;         ;
; db/lpm_divide_vim.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/lpm_divide_vim.tdf      ;         ;
; db/lpm_divide_k9m.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/lpm_divide_k9m.tdf      ;         ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/sign_div_unsign_9kh.tdf ;         ;
; db/alt_u_div_64f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/alt_u_div_64f.tdf       ;         ;
; db/lpm_divide_hhm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/lpm_divide_hhm.tdf      ;         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 752                                                                          ;
;                                             ;                                                                              ;
; Total combinational functions               ; 722                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 182                                                                          ;
;     -- 3 input functions                    ; 189                                                                          ;
;     -- <=2 input functions                  ; 351                                                                          ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 507                                                                          ;
;     -- arithmetic mode                      ; 215                                                                          ;
;                                             ;                                                                              ;
; Total registers                             ; 101                                                                          ;
;     -- Dedicated logic registers            ; 101                                                                          ;
;     -- I/O registers                        ; 0                                                                            ;
;                                             ;                                                                              ;
; I/O pins                                    ; 8                                                                            ;
;                                             ;                                                                              ;
; Embedded Multiplier 9-bit elements          ; 0                                                                            ;
;                                             ;                                                                              ;
; Total PLLs                                  ; 2                                                                            ;
;     -- PLLs                                 ; 2                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; PLL:inst4|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 66                                                                           ;
; Total fan-out                               ; 2278                                                                         ;
; Average fan-out                             ; 2.71                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                     ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |main                                     ; 722 (0)             ; 101 (0)                   ; 0           ; 0            ; 0       ; 0         ; 8    ; 0            ; |main                                                                                                                   ; main                ; work         ;
;    |ImageDrawer:inst5|                    ; 614 (227)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5                                                                                                 ; ImageDrawer         ; work         ;
;       |lpm_divide:Div0|                   ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_hhm:auto_generated|  ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Div0|lpm_divide_hhm:auto_generated                                                   ; lpm_divide_hhm      ; work         ;
;             |sign_div_unsign_9kh:divider| ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;                |alt_u_div_64f:divider|    ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider ; alt_u_div_64f       ; work         ;
;       |lpm_divide:Div1|                   ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_hhm:auto_generated|  ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Div1|lpm_divide_hhm:auto_generated                                                   ; lpm_divide_hhm      ; work         ;
;             |sign_div_unsign_9kh:divider| ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;                |alt_u_div_64f:divider|    ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider ; alt_u_div_64f       ; work         ;
;       |lpm_divide:Div2|                   ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Div2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_vim:auto_generated|  ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Div2|lpm_divide_vim:auto_generated                                                   ; lpm_divide_vim      ; work         ;
;             |sign_div_unsign_nlh:divider| ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Div2|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh ; work         ;
;                |alt_u_div_27f:divider|    ; 69 (69)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Div2|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider ; alt_u_div_27f       ; work         ;
;       |lpm_divide:Div3|                   ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Div3                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_ihm:auto_generated|  ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Div3|lpm_divide_ihm:auto_generated                                                   ; lpm_divide_ihm      ; work         ;
;             |sign_div_unsign_akh:divider| ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                       ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_84f:divider|    ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider ; alt_u_div_84f       ; work         ;
;       |lpm_divide:Mod0|                   ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_k9m:auto_generated|  ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Mod0|lpm_divide_k9m:auto_generated                                                   ; lpm_divide_k9m      ; work         ;
;             |sign_div_unsign_9kh:divider| ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;                |alt_u_div_64f:divider|    ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider ; alt_u_div_64f       ; work         ;
;       |lpm_divide:Mod1|                   ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_k9m:auto_generated|  ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Mod1|lpm_divide_k9m:auto_generated                                                   ; lpm_divide_k9m      ; work         ;
;             |sign_div_unsign_9kh:divider| ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;                |alt_u_div_64f:divider|    ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider ; alt_u_div_64f       ; work         ;
;       |lpm_divide:Mod2|                   ; 73 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Mod2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_2bm:auto_generated|  ; 73 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Mod2|lpm_divide_2bm:auto_generated                                                   ; lpm_divide_2bm      ; work         ;
;             |sign_div_unsign_nlh:divider| ; 73 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Mod2|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh ; work         ;
;                |alt_u_div_27f:divider|    ; 73 (73)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Mod2|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider ; alt_u_div_27f       ; work         ;
;       |lpm_divide:Mod3|                   ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Mod3                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_vam:auto_generated|  ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Mod3|lpm_divide_vam:auto_generated                                                   ; lpm_divide_vam      ; work         ;
;             |sign_div_unsign_klh:divider| ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Mod3|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider                       ; sign_div_unsign_klh ; work         ;
;                |alt_u_div_s6f:divider|    ; 82 (82)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ImageDrawer:inst5|lpm_divide:Mod3|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider ; alt_u_div_s6f       ; work         ;
;    |PLL2:inst2|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PLL2:inst2                                                                                                        ; PLL2                ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PLL2:inst2|altpll:altpll_component                                                                                ; altpll              ; work         ;
;          |PLL2_altpll:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PLL2:inst2|altpll:altpll_component|PLL2_altpll:auto_generated                                                     ; PLL2_altpll         ; work         ;
;    |PLL:inst4|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PLL:inst4                                                                                                         ; PLL                 ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PLL:inst4|altpll:altpll_component                                                                                 ; altpll              ; work         ;
;          |PLL_altpll:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PLL:inst4|altpll:altpll_component|PLL_altpll:auto_generated                                                       ; PLL_altpll          ; work         ;
;    |PseudoPll:inst1|                      ; 11 (11)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|PseudoPll:inst1                                                                                                   ; PseudoPll           ; work         ;
;    |VGA_controller:inst|                  ; 54 (54)             ; 65 (65)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|VGA_controller:inst                                                                                               ; VGA_controller      ; work         ;
;    |counter:inst3|                        ; 43 (43)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|counter:inst3                                                                                                     ; counter             ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                              ;
+--------+--------------+---------+--------------+--------------+------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------+-----------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |main|PLL2:inst2 ; PLL2.v          ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |main|PLL:inst4  ; PLL.v           ;
+--------+--------------+---------+--------------+--------------+------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                             ;
+-----------------------------------------------------+----------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal              ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------+------------------------+
; ImageDrawer:inst5|r                                 ; ImageDrawer:inst5|Mux4           ; yes                    ;
; ImageDrawer:inst5|g                                 ; ImageDrawer:inst5|Mux4           ; yes                    ;
; ImageDrawer:inst5|b                                 ; ImageDrawer:inst5|Mux4           ; yes                    ;
; ImageDrawer:inst5|state[3]                          ; ImageDrawer:inst5|counter_row[3] ; yes                    ;
; ImageDrawer:inst5|state[2]                          ; ImageDrawer:inst5|counter_row[3] ; yes                    ;
; ImageDrawer:inst5|counter_col[15]                   ; ImageDrawer:inst5|counter_col[5] ; yes                    ;
; ImageDrawer:inst5|counter_col[7]                    ; ImageDrawer:inst5|counter_col[5] ; yes                    ;
; ImageDrawer:inst5|counter_col[6]                    ; ImageDrawer:inst5|counter_col[5] ; yes                    ;
; ImageDrawer:inst5|counter_col[9]                    ; ImageDrawer:inst5|counter_col[5] ; yes                    ;
; ImageDrawer:inst5|counter_col[10]                   ; ImageDrawer:inst5|counter_col[5] ; yes                    ;
; ImageDrawer:inst5|counter_col[11]                   ; ImageDrawer:inst5|counter_col[5] ; yes                    ;
; ImageDrawer:inst5|counter_col[12]                   ; ImageDrawer:inst5|counter_col[5] ; yes                    ;
; ImageDrawer:inst5|counter_col[13]                   ; ImageDrawer:inst5|counter_col[5] ; yes                    ;
; ImageDrawer:inst5|counter_col[14]                   ; ImageDrawer:inst5|counter_col[5] ; yes                    ;
; ImageDrawer:inst5|counter_col[8]                    ; ImageDrawer:inst5|counter_col[5] ; yes                    ;
; ImageDrawer:inst5|counter_col[5]                    ; ImageDrawer:inst5|counter_col[5] ; yes                    ;
; ImageDrawer:inst5|counter_col[4]                    ; ImageDrawer:inst5|counter_col[5] ; yes                    ;
; ImageDrawer:inst5|counter_col[3]                    ; ImageDrawer:inst5|counter_col[5] ; yes                    ;
; ImageDrawer:inst5|counter_col[2]                    ; ImageDrawer:inst5|counter_col[5] ; yes                    ;
; ImageDrawer:inst5|counter_col[1]                    ; ImageDrawer:inst5|counter_col[5] ; yes                    ;
; ImageDrawer:inst5|counter_col[0]                    ; ImageDrawer:inst5|counter_col[5] ; yes                    ;
; ImageDrawer:inst5|state[0]                          ; ImageDrawer:inst5|counter_row[3] ; yes                    ;
; ImageDrawer:inst5|counter_row[6]                    ; ImageDrawer:inst5|counter_row[3] ; yes                    ;
; ImageDrawer:inst5|counter_row[7]                    ; ImageDrawer:inst5|counter_row[3] ; yes                    ;
; ImageDrawer:inst5|counter_row[8]                    ; ImageDrawer:inst5|counter_row[3] ; yes                    ;
; ImageDrawer:inst5|counter_row[9]                    ; ImageDrawer:inst5|counter_row[3] ; yes                    ;
; ImageDrawer:inst5|counter_row[10]                   ; ImageDrawer:inst5|counter_row[3] ; yes                    ;
; ImageDrawer:inst5|counter_row[11]                   ; ImageDrawer:inst5|counter_row[3] ; yes                    ;
; ImageDrawer:inst5|counter_row[12]                   ; ImageDrawer:inst5|counter_row[3] ; yes                    ;
; ImageDrawer:inst5|counter_row[13]                   ; ImageDrawer:inst5|counter_row[3] ; yes                    ;
; ImageDrawer:inst5|counter_row[14]                   ; ImageDrawer:inst5|counter_row[3] ; yes                    ;
; ImageDrawer:inst5|counter_row[15]                   ; ImageDrawer:inst5|counter_row[3] ; yes                    ;
; ImageDrawer:inst5|counter_row[5]                    ; ImageDrawer:inst5|counter_row[3] ; yes                    ;
; ImageDrawer:inst5|counter_row[3]                    ; ImageDrawer:inst5|counter_row[3] ; yes                    ;
; ImageDrawer:inst5|counter_row[4]                    ; ImageDrawer:inst5|counter_row[3] ; yes                    ;
; ImageDrawer:inst5|counter_row[0]                    ; ImageDrawer:inst5|counter_row[3] ; yes                    ;
; ImageDrawer:inst5|counter_row[1]                    ; ImageDrawer:inst5|counter_row[3] ; yes                    ;
; ImageDrawer:inst5|counter_row[2]                    ; ImageDrawer:inst5|counter_row[3] ; yes                    ;
; ImageDrawer:inst5|state[1]                          ; ImageDrawer:inst5|counter_row[3] ; yes                    ;
; Number of user-specified and inferred latches = 39  ;                                  ;                        ;
+-----------------------------------------------------+----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; VGA_controller:inst|row[15]           ; Stuck at GND due to stuck port data_in ;
; VGA_controller:inst|column[15]        ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 101   ;
; Number of registers using Synchronous Clear  ; 62    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 72    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|counter:inst3|hours[0]        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |main|counter:inst3|milliseconds[0] ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |main|counter:inst3|seconds[1]      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |main|counter:inst3|minutes[4]      ;
; 9:1                ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; No         ; |main|ImageDrawer:inst5|Mux17       ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |main|ImageDrawer:inst5|Selector4   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:inst ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; H_PIXELS       ; 640   ; Signed Integer                          ;
; H_FRONT_PORSCH ; 16    ; Signed Integer                          ;
; H_SYNC_PULSE   ; 96    ; Signed Integer                          ;
; H_BACK_PORSCH  ; 48    ; Signed Integer                          ;
; H_POL          ; 1     ; Signed Integer                          ;
; H_PERIOD       ; 800   ; Signed Integer                          ;
; V_PIXELS       ; 480   ; Signed Integer                          ;
; V_FRONT_PORSCH ; 10    ; Signed Integer                          ;
; V_SYNC_PULSE   ; 2     ; Signed Integer                          ;
; V_BACK_PORSCH  ; 33    ; Signed Integer                          ;
; V_POL          ; 1     ; Signed Integer                          ;
; V_PERIOD       ; 525   ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:inst4|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 1007                  ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK0_DIVIDE_BY                ; 2000                  ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ImageDrawer:inst5 ;
+------------------+-------+-------------------------------------+
; Parameter Name   ; Value ; Type                                ;
+------------------+-------+-------------------------------------+
; SCREEN_WIDTH     ; 640   ; Signed Integer                      ;
; SCREEN_HEIGHT    ; 480   ; Signed Integer                      ;
; NUMBER_OF_DIGITS ; 8     ; Signed Integer                      ;
; ON               ; 1     ; Signed Integer                      ;
; OFF              ; 0     ; Signed Integer                      ;
; DIGIT_WIDTH      ; 40    ; Signed Integer                      ;
; DIGIT_HEIGHT     ; 80    ; Signed Integer                      ;
; MARGIN_SPACE     ; 125   ; Signed Integer                      ;
; IMAGE_WIDTH      ; 390   ; Signed Integer                      ;
; IMAGE_HEIGHT     ; 80    ; Signed Integer                      ;
; DRAWING_0        ; 0     ; Signed Integer                      ;
; DRAWING_1        ; 1     ; Signed Integer                      ;
; DRAWING_2        ; 2     ; Signed Integer                      ;
; DRAWING_3        ; 3     ; Signed Integer                      ;
; DRAWING_4        ; 4     ; Signed Integer                      ;
; DRAWING_5        ; 5     ; Signed Integer                      ;
; DRAWING_6        ; 6     ; Signed Integer                      ;
; DRAWING_7        ; 7     ; Signed Integer                      ;
; DRAWING_8        ; 8     ; Signed Integer                      ;
; DRAWING_9        ; 9     ; Signed Integer                      ;
; DRAWING_DOTS     ; 10    ; Signed Integer                      ;
; DRAWING_BLANK    ; 11    ; Signed Integer                      ;
+------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL2:inst2|altpll:altpll_component ;
+-------------------------------+------------------------+------------------------+
; Parameter Name                ; Value                  ; Type                   ;
+-------------------------------+------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                ;
; PLL_TYPE                      ; AUTO                   ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL2 ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                ;
; LOCK_HIGH                     ; 1                      ; Untyped                ;
; LOCK_LOW                      ; 1                      ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                ;
; SKIP_VCO                      ; OFF                    ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                ;
; BANDWIDTH                     ; 0                      ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                ;
; DOWN_SPREAD                   ; 0                      ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 1                      ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK0_DIVIDE_BY                ; 1000                   ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                ;
; DPA_DIVIDER                   ; 0                      ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                ;
; VCO_MIN                       ; 0                      ; Untyped                ;
; VCO_MAX                       ; 0                      ; Untyped                ;
; VCO_CENTER                    ; 0                      ; Untyped                ;
; PFD_MIN                       ; 0                      ; Untyped                ;
; PFD_MAX                       ; 0                      ; Untyped                ;
; M_INITIAL                     ; 0                      ; Untyped                ;
; M                             ; 0                      ; Untyped                ;
; N                             ; 1                      ; Untyped                ;
; M2                            ; 1                      ; Untyped                ;
; N2                            ; 1                      ; Untyped                ;
; SS                            ; 1                      ; Untyped                ;
; C0_HIGH                       ; 0                      ; Untyped                ;
; C1_HIGH                       ; 0                      ; Untyped                ;
; C2_HIGH                       ; 0                      ; Untyped                ;
; C3_HIGH                       ; 0                      ; Untyped                ;
; C4_HIGH                       ; 0                      ; Untyped                ;
; C5_HIGH                       ; 0                      ; Untyped                ;
; C6_HIGH                       ; 0                      ; Untyped                ;
; C7_HIGH                       ; 0                      ; Untyped                ;
; C8_HIGH                       ; 0                      ; Untyped                ;
; C9_HIGH                       ; 0                      ; Untyped                ;
; C0_LOW                        ; 0                      ; Untyped                ;
; C1_LOW                        ; 0                      ; Untyped                ;
; C2_LOW                        ; 0                      ; Untyped                ;
; C3_LOW                        ; 0                      ; Untyped                ;
; C4_LOW                        ; 0                      ; Untyped                ;
; C5_LOW                        ; 0                      ; Untyped                ;
; C6_LOW                        ; 0                      ; Untyped                ;
; C7_LOW                        ; 0                      ; Untyped                ;
; C8_LOW                        ; 0                      ; Untyped                ;
; C9_LOW                        ; 0                      ; Untyped                ;
; C0_INITIAL                    ; 0                      ; Untyped                ;
; C1_INITIAL                    ; 0                      ; Untyped                ;
; C2_INITIAL                    ; 0                      ; Untyped                ;
; C3_INITIAL                    ; 0                      ; Untyped                ;
; C4_INITIAL                    ; 0                      ; Untyped                ;
; C5_INITIAL                    ; 0                      ; Untyped                ;
; C6_INITIAL                    ; 0                      ; Untyped                ;
; C7_INITIAL                    ; 0                      ; Untyped                ;
; C8_INITIAL                    ; 0                      ; Untyped                ;
; C9_INITIAL                    ; 0                      ; Untyped                ;
; C0_MODE                       ; BYPASS                 ; Untyped                ;
; C1_MODE                       ; BYPASS                 ; Untyped                ;
; C2_MODE                       ; BYPASS                 ; Untyped                ;
; C3_MODE                       ; BYPASS                 ; Untyped                ;
; C4_MODE                       ; BYPASS                 ; Untyped                ;
; C5_MODE                       ; BYPASS                 ; Untyped                ;
; C6_MODE                       ; BYPASS                 ; Untyped                ;
; C7_MODE                       ; BYPASS                 ; Untyped                ;
; C8_MODE                       ; BYPASS                 ; Untyped                ;
; C9_MODE                       ; BYPASS                 ; Untyped                ;
; C0_PH                         ; 0                      ; Untyped                ;
; C1_PH                         ; 0                      ; Untyped                ;
; C2_PH                         ; 0                      ; Untyped                ;
; C3_PH                         ; 0                      ; Untyped                ;
; C4_PH                         ; 0                      ; Untyped                ;
; C5_PH                         ; 0                      ; Untyped                ;
; C6_PH                         ; 0                      ; Untyped                ;
; C7_PH                         ; 0                      ; Untyped                ;
; C8_PH                         ; 0                      ; Untyped                ;
; C9_PH                         ; 0                      ; Untyped                ;
; L0_HIGH                       ; 1                      ; Untyped                ;
; L1_HIGH                       ; 1                      ; Untyped                ;
; G0_HIGH                       ; 1                      ; Untyped                ;
; G1_HIGH                       ; 1                      ; Untyped                ;
; G2_HIGH                       ; 1                      ; Untyped                ;
; G3_HIGH                       ; 1                      ; Untyped                ;
; E0_HIGH                       ; 1                      ; Untyped                ;
; E1_HIGH                       ; 1                      ; Untyped                ;
; E2_HIGH                       ; 1                      ; Untyped                ;
; E3_HIGH                       ; 1                      ; Untyped                ;
; L0_LOW                        ; 1                      ; Untyped                ;
; L1_LOW                        ; 1                      ; Untyped                ;
; G0_LOW                        ; 1                      ; Untyped                ;
; G1_LOW                        ; 1                      ; Untyped                ;
; G2_LOW                        ; 1                      ; Untyped                ;
; G3_LOW                        ; 1                      ; Untyped                ;
; E0_LOW                        ; 1                      ; Untyped                ;
; E1_LOW                        ; 1                      ; Untyped                ;
; E2_LOW                        ; 1                      ; Untyped                ;
; E3_LOW                        ; 1                      ; Untyped                ;
; L0_INITIAL                    ; 1                      ; Untyped                ;
; L1_INITIAL                    ; 1                      ; Untyped                ;
; G0_INITIAL                    ; 1                      ; Untyped                ;
; G1_INITIAL                    ; 1                      ; Untyped                ;
; G2_INITIAL                    ; 1                      ; Untyped                ;
; G3_INITIAL                    ; 1                      ; Untyped                ;
; E0_INITIAL                    ; 1                      ; Untyped                ;
; E1_INITIAL                    ; 1                      ; Untyped                ;
; E2_INITIAL                    ; 1                      ; Untyped                ;
; E3_INITIAL                    ; 1                      ; Untyped                ;
; L0_MODE                       ; BYPASS                 ; Untyped                ;
; L1_MODE                       ; BYPASS                 ; Untyped                ;
; G0_MODE                       ; BYPASS                 ; Untyped                ;
; G1_MODE                       ; BYPASS                 ; Untyped                ;
; G2_MODE                       ; BYPASS                 ; Untyped                ;
; G3_MODE                       ; BYPASS                 ; Untyped                ;
; E0_MODE                       ; BYPASS                 ; Untyped                ;
; E1_MODE                       ; BYPASS                 ; Untyped                ;
; E2_MODE                       ; BYPASS                 ; Untyped                ;
; E3_MODE                       ; BYPASS                 ; Untyped                ;
; L0_PH                         ; 0                      ; Untyped                ;
; L1_PH                         ; 0                      ; Untyped                ;
; G0_PH                         ; 0                      ; Untyped                ;
; G1_PH                         ; 0                      ; Untyped                ;
; G2_PH                         ; 0                      ; Untyped                ;
; G3_PH                         ; 0                      ; Untyped                ;
; E0_PH                         ; 0                      ; Untyped                ;
; E1_PH                         ; 0                      ; Untyped                ;
; E2_PH                         ; 0                      ; Untyped                ;
; E3_PH                         ; 0                      ; Untyped                ;
; M_PH                          ; 0                      ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                ;
; CLK0_COUNTER                  ; G0                     ; Untyped                ;
; CLK1_COUNTER                  ; G0                     ; Untyped                ;
; CLK2_COUNTER                  ; G0                     ; Untyped                ;
; CLK3_COUNTER                  ; G0                     ; Untyped                ;
; CLK4_COUNTER                  ; G0                     ; Untyped                ;
; CLK5_COUNTER                  ; G0                     ; Untyped                ;
; CLK6_COUNTER                  ; E0                     ; Untyped                ;
; CLK7_COUNTER                  ; E1                     ; Untyped                ;
; CLK8_COUNTER                  ; E2                     ; Untyped                ;
; CLK9_COUNTER                  ; E3                     ; Untyped                ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                ;
; M_TIME_DELAY                  ; 0                      ; Untyped                ;
; N_TIME_DELAY                  ; 0                      ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                ;
; VCO_POST_SCALE                ; 0                      ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                ;
; CBXI_PARAMETER                ; PLL2_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE         ;
+-------------------------------+------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ImageDrawer:inst5|lpm_divide:Mod3 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_vam ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ImageDrawer:inst5|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_2bm ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ImageDrawer:inst5|lpm_divide:Div3 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ImageDrawer:inst5|lpm_divide:Div2 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ImageDrawer:inst5|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_k9m ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ImageDrawer:inst5|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_hhm ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ImageDrawer:inst5|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_k9m ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ImageDrawer:inst5|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_hhm ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 2                                  ;
; Entity Instance               ; PLL:inst4|altpll:altpll_component  ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
; Entity Instance               ; PLL2:inst2|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 8                           ;
; cycloneiii_ff         ; 101                         ;
;     ENA               ; 34                          ;
;     ENA SCLR          ; 38                          ;
;     SCLR              ; 24                          ;
;     plain             ; 5                           ;
; cycloneiii_lcell_comb ; 722                         ;
;     arith             ; 215                         ;
;         2 data inputs ; 108                         ;
;         3 data inputs ; 107                         ;
;     normal            ; 507                         ;
;         0 data inputs ; 32                          ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 203                         ;
;         3 data inputs ; 82                          ;
;         4 data inputs ; 182                         ;
; cycloneiii_pll        ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 21.80                       ;
; Average LUT depth     ; 10.21                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 22 23:47:32 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TpFinal -c main
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pseudopll.v
    Info (12023): Found entity 1: PseudoPll File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PseudoPll.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: VGA_controller File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file imagedrawer.v
    Info (12023): Found entity 1: ImageDrawer File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: counter File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/counter.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file main.bdf
    Info (12023): Found entity 1: main
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pll2.v
    Info (12023): Found entity 1: PLL2 File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PLL2.v Line: 39
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (275011): Block or symbol "PseudoPll" of instance "inst1" overlaps another block or symbol
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_controller:inst"
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(50): truncated value with size 32 to match size of target (16) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v Line: 50
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(56): truncated value with size 32 to match size of target (16) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v Line: 56
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(64): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v Line: 64
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(67): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v Line: 67
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(71): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v Line: 71
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(74): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v Line: 74
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:inst4"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:inst4|altpll:altpll_component" File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PLL.v Line: 90
Info (12130): Elaborated megafunction instantiation "PLL:inst4|altpll:altpll_component" File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PLL.v Line: 90
Info (12133): Instantiated megafunction "PLL:inst4|altpll:altpll_component" with the following parameter: File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PLL.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1007"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:inst4|altpll:altpll_component|PLL_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "ImageDrawer" for hierarchy "ImageDrawer:inst5"
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(542): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 542
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(543): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 543
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(544): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 544
Warning (10235): Verilog HDL Always Construct warning at ImageDrawer.v(547): variable "enable" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 547
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(555): truncated value with size 32 to match size of target (16) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 555
Warning (10235): Verilog HDL Always Construct warning at ImageDrawer.v(557): variable "hours" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 557
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(562): truncated value with size 32 to match size of target (16) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 562
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(564): truncated value with size 32 to match size of target (4) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 564
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(569): truncated value with size 32 to match size of target (16) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 569
Warning (10235): Verilog HDL Always Construct warning at ImageDrawer.v(571): variable "minutes_H" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 571
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(576): truncated value with size 32 to match size of target (16) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 576
Warning (10235): Verilog HDL Always Construct warning at ImageDrawer.v(578): variable "minutes_L" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 578
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(583): truncated value with size 32 to match size of target (16) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 583
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(585): truncated value with size 32 to match size of target (4) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 585
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(590): truncated value with size 32 to match size of target (16) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 590
Warning (10235): Verilog HDL Always Construct warning at ImageDrawer.v(592): variable "seconds_H" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 592
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(597): truncated value with size 32 to match size of target (16) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 597
Warning (10235): Verilog HDL Always Construct warning at ImageDrawer.v(599): variable "seconds_L" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 599
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(604): truncated value with size 32 to match size of target (16) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 604
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(606): truncated value with size 32 to match size of target (4) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 606
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(611): truncated value with size 32 to match size of target (16) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 611
Warning (10235): Verilog HDL Always Construct warning at ImageDrawer.v(613): variable "milliseconds_H" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 613
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(618): truncated value with size 32 to match size of target (16) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 618
Warning (10235): Verilog HDL Always Construct warning at ImageDrawer.v(620): variable "milliseconds_M" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 620
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(625): truncated value with size 32 to match size of target (16) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 625
Warning (10235): Verilog HDL Always Construct warning at ImageDrawer.v(627): variable "milliseconds_L" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 627
Warning (10235): Verilog HDL Always Construct warning at ImageDrawer.v(631): variable "state" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 631
Warning (10235): Verilog HDL Always Construct warning at ImageDrawer.v(636): variable "state" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 636
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(65): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 65
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(66): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 66
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(67): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 67
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(71): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 71
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(72): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 72
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(73): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 73
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(77): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 77
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(78): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 78
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(79): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 79
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(83): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 83
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(84): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 84
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(85): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 85
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(89): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 89
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(90): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 90
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(91): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 91
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(96): truncated value with size 32 to match size of target (16) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 96
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(99): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 99
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(100): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 100
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(101): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 101
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(112): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 112
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(113): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 113
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(114): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 114
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(118): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 118
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(119): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 119
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(120): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 120
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(125): truncated value with size 32 to match size of target (16) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 125
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(128): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 128
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(129): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 129
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(130): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 130
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(140): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 140
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(141): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 141
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(142): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 142
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(146): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 146
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(147): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 147
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(148): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 148
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(152): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 152
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(153): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 153
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(154): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 154
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(158): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 158
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(159): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 159
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(160): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 160
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(164): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 164
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(165): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 165
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(166): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 166
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(170): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 170
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(171): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 171
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(172): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 172
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(177): truncated value with size 32 to match size of target (16) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 177
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(180): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 180
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(181): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 181
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(182): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 182
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(192): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 192
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(193): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 193
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(194): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 194
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(198): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 198
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(199): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 199
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(200): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 200
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(204): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 204
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(205): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 205
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(206): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 206
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(210): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 210
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(211): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 211
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(212): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 212
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(216): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 216
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(217): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 217
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(218): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 218
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(223): truncated value with size 32 to match size of target (16) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 223
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(226): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 226
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(227): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 227
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(228): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 228
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(238): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 238
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(239): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 239
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(240): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 240
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(244): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 244
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(245): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 245
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(246): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 246
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(250): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 250
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(251): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 251
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(252): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 252
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(256): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 256
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(257): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 257
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(258): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 258
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(263): truncated value with size 32 to match size of target (16) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 263
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(266): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 266
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(267): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 267
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(268): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 268
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(278): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 278
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(279): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 279
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(280): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 280
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(284): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 284
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(285): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 285
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(286): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 286
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(290): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 290
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(291): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 291
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(292): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 292
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(296): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 296
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(297): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 297
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(298): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 298
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(302): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 302
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(303): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 303
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(304): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 304
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(308): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 308
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(309): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 309
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(310): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 310
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(315): truncated value with size 32 to match size of target (16) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 315
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(318): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 318
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(319): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 319
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(320): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 320
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(329): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 329
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(330): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 330
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(331): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 331
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(335): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 335
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(336): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 336
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(337): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 337
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(341): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 341
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(342): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 342
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(343): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 343
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(347): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 347
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(348): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 348
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(349): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 349
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(353): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 353
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(354): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 354
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(355): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 355
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(359): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 359
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(360): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 360
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(361): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 361
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(366): truncated value with size 32 to match size of target (16) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 366
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(369): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 369
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(370): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 370
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(371): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 371
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(380): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 380
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(381): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 381
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(382): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 382
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(386): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 386
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(387): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 387
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(388): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 388
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(392): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 392
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(393): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 393
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(394): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 394
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(399): truncated value with size 32 to match size of target (16) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 399
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(402): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 402
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(403): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 403
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(404): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 404
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(414): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 414
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(415): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 415
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(416): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 416
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(420): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 420
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(421): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 421
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(422): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 422
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(426): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 426
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(427): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 427
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(428): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 428
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(432): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 432
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(433): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 433
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(434): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 434
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(438): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 438
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(439): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 439
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(440): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 440
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(444): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 444
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(445): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 445
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(446): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 446
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(451): truncated value with size 32 to match size of target (16) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 451
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(454): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 454
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(455): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 455
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(456): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 456
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(465): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 465
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(466): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 466
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(467): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 467
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(471): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 471
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(472): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 472
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(473): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 473
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(477): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 477
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(478): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 478
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(479): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 479
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(483): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 483
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(484): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 484
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(485): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 485
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(489): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 489
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(490): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 490
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(491): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 491
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(496): truncated value with size 32 to match size of target (16) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 496
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(499): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 499
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(500): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 500
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(501): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 501
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(510): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 510
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(511): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 511
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(512): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 512
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(516): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 516
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(517): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 517
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(518): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 518
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(522): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 522
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(523): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 523
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(524): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 524
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(529): truncated value with size 32 to match size of target (16) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 529
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(532): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 532
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(533): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 533
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(534): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 534
Warning (10235): Verilog HDL Always Construct warning at ImageDrawer.v(650): variable "g" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 650
Warning (10235): Verilog HDL Always Construct warning at ImageDrawer.v(651): variable "r" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 651
Warning (10235): Verilog HDL Always Construct warning at ImageDrawer.v(652): variable "b" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 652
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(661): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 661
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(662): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 662
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(663): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 663
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(668): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 668
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(669): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 669
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(670): truncated value with size 32 to match size of target (1) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 670
Warning (10240): Verilog HDL Always Construct warning at ImageDrawer.v(546): inferring latch(es) for variable "counter_row", which holds its previous value in one or more paths through the always construct File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Warning (10240): Verilog HDL Always Construct warning at ImageDrawer.v(546): inferring latch(es) for variable "counter_col", which holds its previous value in one or more paths through the always construct File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Warning (10240): Verilog HDL Always Construct warning at ImageDrawer.v(546): inferring latch(es) for variable "state", which holds its previous value in one or more paths through the always construct File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Warning (10240): Verilog HDL Always Construct warning at ImageDrawer.v(546): inferring latch(es) for variable "g", which holds its previous value in one or more paths through the always construct File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Warning (10240): Verilog HDL Always Construct warning at ImageDrawer.v(546): inferring latch(es) for variable "r", which holds its previous value in one or more paths through the always construct File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Warning (10240): Verilog HDL Always Construct warning at ImageDrawer.v(546): inferring latch(es) for variable "b", which holds its previous value in one or more paths through the always construct File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(676): truncated value with size 32 to match size of target (4) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 676
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(677): truncated value with size 32 to match size of target (4) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 677
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(681): truncated value with size 32 to match size of target (4) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 681
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(682): truncated value with size 32 to match size of target (4) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 682
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(686): truncated value with size 32 to match size of target (4) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 686
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(687): truncated value with size 32 to match size of target (4) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 687
Warning (10230): Verilog HDL assignment warning at ImageDrawer.v(688): truncated value with size 32 to match size of target (4) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 688
Info (10041): Inferred latch for "b" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "r" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "g" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "state[0]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "state[1]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "state[2]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "state[3]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_col[0]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_col[1]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_col[2]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_col[3]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_col[4]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_col[5]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_col[6]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_col[7]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_col[8]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_col[9]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_col[10]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_col[11]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_col[12]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_col[13]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_col[14]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_col[15]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_row[0]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_row[1]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_row[2]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_row[3]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_row[4]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_row[5]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_row[6]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_row[7]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_row[8]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_row[9]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_row[10]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_row[11]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_row[12]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_row[13]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_row[14]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (10041): Inferred latch for "counter_row[15]" at ImageDrawer.v(546) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Info (12128): Elaborating entity "counter" for hierarchy "counter:inst3"
Warning (10230): Verilog HDL assignment warning at counter.v(50): truncated value with size 32 to match size of target (10) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/counter.v Line: 50
Warning (10230): Verilog HDL assignment warning at counter.v(56): truncated value with size 32 to match size of target (6) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/counter.v Line: 56
Warning (10230): Verilog HDL assignment warning at counter.v(63): truncated value with size 32 to match size of target (6) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/counter.v Line: 63
Warning (10230): Verilog HDL assignment warning at counter.v(69): truncated value with size 32 to match size of target (4) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/counter.v Line: 69
Info (12128): Elaborating entity "PseudoPll" for hierarchy "PseudoPll:inst1"
Warning (10230): Verilog HDL assignment warning at PseudoPll.v(16): truncated value with size 32 to match size of target (8) File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PseudoPll.v Line: 16
Info (12128): Elaborating entity "PLL2" for hierarchy "PLL2:inst2"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL2:inst2|altpll:altpll_component" File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PLL2.v Line: 90
Info (12130): Elaborated megafunction instantiation "PLL2:inst2|altpll:altpll_component" File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PLL2.v Line: 90
Info (12133): Instantiated megafunction "PLL2:inst2|altpll:altpll_component" with the following parameter: File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PLL2.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL2"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll2_altpll.v
    Info (12023): Found entity 1: PLL2_altpll File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/pll2_altpll.v Line: 29
Info (12128): Elaborating entity "PLL2_altpll" for hierarchy "PLL2:inst2|altpll:altpll_component|PLL2_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (278001): Inferred 8 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ImageDrawer:inst5|Mod3" File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 688
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ImageDrawer:inst5|Mod2" File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 687
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ImageDrawer:inst5|Div3" File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 687
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ImageDrawer:inst5|Div2" File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 686
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ImageDrawer:inst5|Mod1" File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 682
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ImageDrawer:inst5|Div1" File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 681
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ImageDrawer:inst5|Mod0" File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 677
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ImageDrawer:inst5|Div0" File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 676
Info (12130): Elaborated megafunction instantiation "ImageDrawer:inst5|lpm_divide:Mod3" File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 688
Info (12133): Instantiated megafunction "ImageDrawer:inst5|lpm_divide:Mod3" with the following parameter: File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 688
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vam.tdf
    Info (12023): Found entity 1: lpm_divide_vam File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/lpm_divide_vam.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/sign_div_unsign_klh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf
    Info (12023): Found entity 1: alt_u_div_s6f File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/alt_u_div_s6f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "ImageDrawer:inst5|lpm_divide:Mod2" File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 687
Info (12133): Instantiated megafunction "ImageDrawer:inst5|lpm_divide:Mod2" with the following parameter: File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 687
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf
    Info (12023): Found entity 1: lpm_divide_2bm File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/lpm_divide_2bm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/sign_div_unsign_nlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf
    Info (12023): Found entity 1: alt_u_div_27f File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/alt_u_div_27f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "ImageDrawer:inst5|lpm_divide:Div3" File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 687
Info (12133): Instantiated megafunction "ImageDrawer:inst5|lpm_divide:Div3" with the following parameter: File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 687
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf
    Info (12023): Found entity 1: lpm_divide_ihm File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/lpm_divide_ihm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/sign_div_unsign_akh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf
    Info (12023): Found entity 1: alt_u_div_84f File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/alt_u_div_84f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "ImageDrawer:inst5|lpm_divide:Div2" File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 686
Info (12133): Instantiated megafunction "ImageDrawer:inst5|lpm_divide:Div2" with the following parameter: File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 686
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf
    Info (12023): Found entity 1: lpm_divide_vim File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/lpm_divide_vim.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "ImageDrawer:inst5|lpm_divide:Mod1" File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 682
Info (12133): Instantiated megafunction "ImageDrawer:inst5|lpm_divide:Mod1" with the following parameter: File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 682
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf
    Info (12023): Found entity 1: lpm_divide_k9m File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/lpm_divide_k9m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/sign_div_unsign_9kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf
    Info (12023): Found entity 1: alt_u_div_64f File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/alt_u_div_64f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "ImageDrawer:inst5|lpm_divide:Div1" File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 681
Info (12133): Instantiated megafunction "ImageDrawer:inst5|lpm_divide:Div1" with the following parameter: File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 681
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf
    Info (12023): Found entity 1: lpm_divide_hhm File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/lpm_divide_hhm.tdf Line: 24
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "ImageDrawer:inst5|g" merged with LATCH primitive "ImageDrawer:inst5|r" File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 48
    Info (13026): Duplicate LATCH primitive "ImageDrawer:inst5|b" merged with LATCH primitive "ImageDrawer:inst5|r" File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 49
Warning (13012): Latch ImageDrawer:inst5|r has unsafe behavior File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 47
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5|state[3] File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Warning (13012): Latch ImageDrawer:inst5|state[3] has unsafe behavior File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:inst|column[0] File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v Line: 47
Warning (13012): Latch ImageDrawer:inst5|state[2] has unsafe behavior File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:inst|column[0] File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v Line: 47
Warning (13012): Latch ImageDrawer:inst5|counter_col[15] has unsafe behavior File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5|counter_col[7] File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Warning (13012): Latch ImageDrawer:inst5|counter_col[7] has unsafe behavior File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5|counter_col[7] File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Warning (13012): Latch ImageDrawer:inst5|counter_col[6] has unsafe behavior File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5|counter_col[7] File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Warning (13012): Latch ImageDrawer:inst5|counter_col[9] has unsafe behavior File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5|counter_col[7] File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Warning (13012): Latch ImageDrawer:inst5|counter_col[10] has unsafe behavior File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5|counter_col[7] File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Warning (13012): Latch ImageDrawer:inst5|counter_col[11] has unsafe behavior File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5|counter_col[7] File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Warning (13012): Latch ImageDrawer:inst5|counter_col[12] has unsafe behavior File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5|counter_col[7] File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Warning (13012): Latch ImageDrawer:inst5|counter_col[13] has unsafe behavior File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5|counter_col[7] File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Warning (13012): Latch ImageDrawer:inst5|counter_col[14] has unsafe behavior File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5|counter_col[7] File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Warning (13012): Latch ImageDrawer:inst5|counter_col[8] has unsafe behavior File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5|counter_col[7] File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Warning (13012): Latch ImageDrawer:inst5|counter_col[5] has unsafe behavior File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5|counter_col[7] File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Warning (13012): Latch ImageDrawer:inst5|counter_col[4] has unsafe behavior File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5|counter_col[7] File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Warning (13012): Latch ImageDrawer:inst5|counter_col[3] has unsafe behavior File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5|counter_col[7] File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Warning (13012): Latch ImageDrawer:inst5|counter_col[2] has unsafe behavior File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5|counter_col[7] File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Warning (13012): Latch ImageDrawer:inst5|counter_col[1] has unsafe behavior File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5|counter_col[7] File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Warning (13012): Latch ImageDrawer:inst5|counter_col[0] has unsafe behavior File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5|counter_col[7] File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
Warning (13012): Latch ImageDrawer:inst5|state[0] has unsafe behavior File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:inst|column[0] File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v Line: 47
Warning (13012): Latch ImageDrawer:inst5|counter_row[3] has unsafe behavior File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:inst|row[3] File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v Line: 47
Warning (13012): Latch ImageDrawer:inst5|state[1] has unsafe behavior File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v Line: 546
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_controller:inst|column[0] File: C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v Line: 47
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 762 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 752 logic cells
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 304 warnings
    Info: Peak virtual memory: 4782 megabytes
    Info: Processing ended: Thu Nov 22 23:47:53 2018
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:42


