INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado2017/testLdpcDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado2017/ldpcFramer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ldpcFramer
INFO: [VRFC 10-311] analyzing module fourBitCorrelator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado2017/ldpcRegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ldpcRegs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado2017/ldpcDecisionMapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ldpcDecisionMapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado2017/ldpc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ldpc
INFO: [VRFC 10-2458] undeclared symbol ldpcReady, assumed default net type wire [C:/modem/vivado2017/ldpc.v:65]
INFO: [VRFC 10-2458] undeclared symbol codeLength4096, assumed default net type wire [C:/modem/vivado2017/ldpc.v:68]
INFO: [VRFC 10-2458] undeclared symbol ldpcRun, assumed default net type wire [C:/modem/vivado2017/ldpc.v:72]
INFO: [VRFC 10-2458] undeclared symbol invertData, assumed default net type wire [C:/modem/vivado2017/ldpc.v:75]
INFO: [VRFC 10-2458] undeclared symbol codewordEn, assumed default net type wire [C:/modem/vivado2017/ldpc.v:161]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado2017/mpy18x18WithCe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpy18x18WithCe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/modem/vivado2017/semcoDemod.sim/simLdpc/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
