// Seed: 153316564
module module_0 (
    input wor id_0,
    input wor id_1
);
  logic [7:0] id_3;
  wire id_4;
  assign id_3[1'b0 : 1'h0-1] = !1;
endmodule
module module_1 (
    output tri0  id_0,
    input  tri   id_1,
    input  uwire id_2,
    input  tri1  id_3,
    input  tri   id_4,
    input  uwire id_5,
    output uwire id_6,
    output tri   id_7,
    input  uwire id_8,
    input  wand  id_9,
    output wand  id_10
);
  module_0(
      id_2, id_3
  );
endmodule
