
robotore_v2.5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .backup_flash 00004000  08004000  08004000  00014000  2**0
                  ALLOC
  2 .backup_flash2 000c0000  08040000  08040000  00040000  2**0
                  ALLOC
  3 .text         0000dbf8  08008000  08008000  00018000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000388  08015bf8  08015bf8  00025bf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  08015f80  08015f80  000301e8  2**0
                  CONTENTS
  6 .ARM          00000008  08015f80  08015f80  00025f80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .preinit_array 00000000  08015f88  08015f88  000301e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  08015f88  08015f88  00025f88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .fini_array   00000004  08015f8c  08015f8c  00025f8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .data         000001e8  20000000  08015f90  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000144b8  200001e8  08016178  000301e8  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  200146a0  08016178  000346a0  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000301e8  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001cf09  00000000  00000000  00030218  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_abbrev 00004059  00000000  00000000  0004d121  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_aranges 00001700  00000000  00000000  00051180  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00001550  00000000  00000000  00052880  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  0002403d  00000000  00000000  00053dd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_line   00014d8e  00000000  00000000  00077e0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_str    000ca70f  00000000  00000000  0008cb9b  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .comment      0000007b  00000000  00000000  001572aa  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00006e80  00000000  00000000  00157328  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08008000 <__do_global_dtors_aux>:
 8008000:	b510      	push	{r4, lr}
 8008002:	4c05      	ldr	r4, [pc, #20]	; (8008018 <__do_global_dtors_aux+0x18>)
 8008004:	7823      	ldrb	r3, [r4, #0]
 8008006:	b933      	cbnz	r3, 8008016 <__do_global_dtors_aux+0x16>
 8008008:	4b04      	ldr	r3, [pc, #16]	; (800801c <__do_global_dtors_aux+0x1c>)
 800800a:	b113      	cbz	r3, 8008012 <__do_global_dtors_aux+0x12>
 800800c:	4804      	ldr	r0, [pc, #16]	; (8008020 <__do_global_dtors_aux+0x20>)
 800800e:	f3af 8000 	nop.w
 8008012:	2301      	movs	r3, #1
 8008014:	7023      	strb	r3, [r4, #0]
 8008016:	bd10      	pop	{r4, pc}
 8008018:	200001e8 	.word	0x200001e8
 800801c:	00000000 	.word	0x00000000
 8008020:	08015be0 	.word	0x08015be0

08008024 <frame_dummy>:
 8008024:	b508      	push	{r3, lr}
 8008026:	4b03      	ldr	r3, [pc, #12]	; (8008034 <frame_dummy+0x10>)
 8008028:	b11b      	cbz	r3, 8008032 <frame_dummy+0xe>
 800802a:	4903      	ldr	r1, [pc, #12]	; (8008038 <frame_dummy+0x14>)
 800802c:	4803      	ldr	r0, [pc, #12]	; (800803c <frame_dummy+0x18>)
 800802e:	f3af 8000 	nop.w
 8008032:	bd08      	pop	{r3, pc}
 8008034:	00000000 	.word	0x00000000
 8008038:	200001ec 	.word	0x200001ec
 800803c:	08015be0 	.word	0x08015be0

08008040 <strlen>:
 8008040:	4603      	mov	r3, r0
 8008042:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008046:	2a00      	cmp	r2, #0
 8008048:	d1fb      	bne.n	8008042 <strlen+0x2>
 800804a:	1a18      	subs	r0, r3, r0
 800804c:	3801      	subs	r0, #1
 800804e:	4770      	bx	lr

08008050 <memchr>:
 8008050:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8008054:	2a10      	cmp	r2, #16
 8008056:	db2b      	blt.n	80080b0 <memchr+0x60>
 8008058:	f010 0f07 	tst.w	r0, #7
 800805c:	d008      	beq.n	8008070 <memchr+0x20>
 800805e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008062:	3a01      	subs	r2, #1
 8008064:	428b      	cmp	r3, r1
 8008066:	d02d      	beq.n	80080c4 <memchr+0x74>
 8008068:	f010 0f07 	tst.w	r0, #7
 800806c:	b342      	cbz	r2, 80080c0 <memchr+0x70>
 800806e:	d1f6      	bne.n	800805e <memchr+0xe>
 8008070:	b4f0      	push	{r4, r5, r6, r7}
 8008072:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008076:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800807a:	f022 0407 	bic.w	r4, r2, #7
 800807e:	f07f 0700 	mvns.w	r7, #0
 8008082:	2300      	movs	r3, #0
 8008084:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8008088:	3c08      	subs	r4, #8
 800808a:	ea85 0501 	eor.w	r5, r5, r1
 800808e:	ea86 0601 	eor.w	r6, r6, r1
 8008092:	fa85 f547 	uadd8	r5, r5, r7
 8008096:	faa3 f587 	sel	r5, r3, r7
 800809a:	fa86 f647 	uadd8	r6, r6, r7
 800809e:	faa5 f687 	sel	r6, r5, r7
 80080a2:	b98e      	cbnz	r6, 80080c8 <memchr+0x78>
 80080a4:	d1ee      	bne.n	8008084 <memchr+0x34>
 80080a6:	bcf0      	pop	{r4, r5, r6, r7}
 80080a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80080ac:	f002 0207 	and.w	r2, r2, #7
 80080b0:	b132      	cbz	r2, 80080c0 <memchr+0x70>
 80080b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80080b6:	3a01      	subs	r2, #1
 80080b8:	ea83 0301 	eor.w	r3, r3, r1
 80080bc:	b113      	cbz	r3, 80080c4 <memchr+0x74>
 80080be:	d1f8      	bne.n	80080b2 <memchr+0x62>
 80080c0:	2000      	movs	r0, #0
 80080c2:	4770      	bx	lr
 80080c4:	3801      	subs	r0, #1
 80080c6:	4770      	bx	lr
 80080c8:	2d00      	cmp	r5, #0
 80080ca:	bf06      	itte	eq
 80080cc:	4635      	moveq	r5, r6
 80080ce:	3803      	subeq	r0, #3
 80080d0:	3807      	subne	r0, #7
 80080d2:	f015 0f01 	tst.w	r5, #1
 80080d6:	d107      	bne.n	80080e8 <memchr+0x98>
 80080d8:	3001      	adds	r0, #1
 80080da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80080de:	bf02      	ittt	eq
 80080e0:	3001      	addeq	r0, #1
 80080e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80080e6:	3001      	addeq	r0, #1
 80080e8:	bcf0      	pop	{r4, r5, r6, r7}
 80080ea:	3801      	subs	r0, #1
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop

080080f0 <__aeabi_drsub>:
 80080f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80080f4:	e002      	b.n	80080fc <__adddf3>
 80080f6:	bf00      	nop

080080f8 <__aeabi_dsub>:
 80080f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080080fc <__adddf3>:
 80080fc:	b530      	push	{r4, r5, lr}
 80080fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8008102:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8008106:	ea94 0f05 	teq	r4, r5
 800810a:	bf08      	it	eq
 800810c:	ea90 0f02 	teqeq	r0, r2
 8008110:	bf1f      	itttt	ne
 8008112:	ea54 0c00 	orrsne.w	ip, r4, r0
 8008116:	ea55 0c02 	orrsne.w	ip, r5, r2
 800811a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800811e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8008122:	f000 80e2 	beq.w	80082ea <__adddf3+0x1ee>
 8008126:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800812a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800812e:	bfb8      	it	lt
 8008130:	426d      	neglt	r5, r5
 8008132:	dd0c      	ble.n	800814e <__adddf3+0x52>
 8008134:	442c      	add	r4, r5
 8008136:	ea80 0202 	eor.w	r2, r0, r2
 800813a:	ea81 0303 	eor.w	r3, r1, r3
 800813e:	ea82 0000 	eor.w	r0, r2, r0
 8008142:	ea83 0101 	eor.w	r1, r3, r1
 8008146:	ea80 0202 	eor.w	r2, r0, r2
 800814a:	ea81 0303 	eor.w	r3, r1, r3
 800814e:	2d36      	cmp	r5, #54	; 0x36
 8008150:	bf88      	it	hi
 8008152:	bd30      	pophi	{r4, r5, pc}
 8008154:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8008158:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800815c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8008160:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8008164:	d002      	beq.n	800816c <__adddf3+0x70>
 8008166:	4240      	negs	r0, r0
 8008168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800816c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8008170:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008174:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8008178:	d002      	beq.n	8008180 <__adddf3+0x84>
 800817a:	4252      	negs	r2, r2
 800817c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008180:	ea94 0f05 	teq	r4, r5
 8008184:	f000 80a7 	beq.w	80082d6 <__adddf3+0x1da>
 8008188:	f1a4 0401 	sub.w	r4, r4, #1
 800818c:	f1d5 0e20 	rsbs	lr, r5, #32
 8008190:	db0d      	blt.n	80081ae <__adddf3+0xb2>
 8008192:	fa02 fc0e 	lsl.w	ip, r2, lr
 8008196:	fa22 f205 	lsr.w	r2, r2, r5
 800819a:	1880      	adds	r0, r0, r2
 800819c:	f141 0100 	adc.w	r1, r1, #0
 80081a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80081a4:	1880      	adds	r0, r0, r2
 80081a6:	fa43 f305 	asr.w	r3, r3, r5
 80081aa:	4159      	adcs	r1, r3
 80081ac:	e00e      	b.n	80081cc <__adddf3+0xd0>
 80081ae:	f1a5 0520 	sub.w	r5, r5, #32
 80081b2:	f10e 0e20 	add.w	lr, lr, #32
 80081b6:	2a01      	cmp	r2, #1
 80081b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80081bc:	bf28      	it	cs
 80081be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80081c2:	fa43 f305 	asr.w	r3, r3, r5
 80081c6:	18c0      	adds	r0, r0, r3
 80081c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80081cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80081d0:	d507      	bpl.n	80081e2 <__adddf3+0xe6>
 80081d2:	f04f 0e00 	mov.w	lr, #0
 80081d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80081da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80081de:	eb6e 0101 	sbc.w	r1, lr, r1
 80081e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80081e6:	d31b      	bcc.n	8008220 <__adddf3+0x124>
 80081e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80081ec:	d30c      	bcc.n	8008208 <__adddf3+0x10c>
 80081ee:	0849      	lsrs	r1, r1, #1
 80081f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80081f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80081f8:	f104 0401 	add.w	r4, r4, #1
 80081fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8008200:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8008204:	f080 809a 	bcs.w	800833c <__adddf3+0x240>
 8008208:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800820c:	bf08      	it	eq
 800820e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8008212:	f150 0000 	adcs.w	r0, r0, #0
 8008216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800821a:	ea41 0105 	orr.w	r1, r1, r5
 800821e:	bd30      	pop	{r4, r5, pc}
 8008220:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8008224:	4140      	adcs	r0, r0
 8008226:	eb41 0101 	adc.w	r1, r1, r1
 800822a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800822e:	f1a4 0401 	sub.w	r4, r4, #1
 8008232:	d1e9      	bne.n	8008208 <__adddf3+0x10c>
 8008234:	f091 0f00 	teq	r1, #0
 8008238:	bf04      	itt	eq
 800823a:	4601      	moveq	r1, r0
 800823c:	2000      	moveq	r0, #0
 800823e:	fab1 f381 	clz	r3, r1
 8008242:	bf08      	it	eq
 8008244:	3320      	addeq	r3, #32
 8008246:	f1a3 030b 	sub.w	r3, r3, #11
 800824a:	f1b3 0220 	subs.w	r2, r3, #32
 800824e:	da0c      	bge.n	800826a <__adddf3+0x16e>
 8008250:	320c      	adds	r2, #12
 8008252:	dd08      	ble.n	8008266 <__adddf3+0x16a>
 8008254:	f102 0c14 	add.w	ip, r2, #20
 8008258:	f1c2 020c 	rsb	r2, r2, #12
 800825c:	fa01 f00c 	lsl.w	r0, r1, ip
 8008260:	fa21 f102 	lsr.w	r1, r1, r2
 8008264:	e00c      	b.n	8008280 <__adddf3+0x184>
 8008266:	f102 0214 	add.w	r2, r2, #20
 800826a:	bfd8      	it	le
 800826c:	f1c2 0c20 	rsble	ip, r2, #32
 8008270:	fa01 f102 	lsl.w	r1, r1, r2
 8008274:	fa20 fc0c 	lsr.w	ip, r0, ip
 8008278:	bfdc      	itt	le
 800827a:	ea41 010c 	orrle.w	r1, r1, ip
 800827e:	4090      	lslle	r0, r2
 8008280:	1ae4      	subs	r4, r4, r3
 8008282:	bfa2      	ittt	ge
 8008284:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8008288:	4329      	orrge	r1, r5
 800828a:	bd30      	popge	{r4, r5, pc}
 800828c:	ea6f 0404 	mvn.w	r4, r4
 8008290:	3c1f      	subs	r4, #31
 8008292:	da1c      	bge.n	80082ce <__adddf3+0x1d2>
 8008294:	340c      	adds	r4, #12
 8008296:	dc0e      	bgt.n	80082b6 <__adddf3+0x1ba>
 8008298:	f104 0414 	add.w	r4, r4, #20
 800829c:	f1c4 0220 	rsb	r2, r4, #32
 80082a0:	fa20 f004 	lsr.w	r0, r0, r4
 80082a4:	fa01 f302 	lsl.w	r3, r1, r2
 80082a8:	ea40 0003 	orr.w	r0, r0, r3
 80082ac:	fa21 f304 	lsr.w	r3, r1, r4
 80082b0:	ea45 0103 	orr.w	r1, r5, r3
 80082b4:	bd30      	pop	{r4, r5, pc}
 80082b6:	f1c4 040c 	rsb	r4, r4, #12
 80082ba:	f1c4 0220 	rsb	r2, r4, #32
 80082be:	fa20 f002 	lsr.w	r0, r0, r2
 80082c2:	fa01 f304 	lsl.w	r3, r1, r4
 80082c6:	ea40 0003 	orr.w	r0, r0, r3
 80082ca:	4629      	mov	r1, r5
 80082cc:	bd30      	pop	{r4, r5, pc}
 80082ce:	fa21 f004 	lsr.w	r0, r1, r4
 80082d2:	4629      	mov	r1, r5
 80082d4:	bd30      	pop	{r4, r5, pc}
 80082d6:	f094 0f00 	teq	r4, #0
 80082da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80082de:	bf06      	itte	eq
 80082e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80082e4:	3401      	addeq	r4, #1
 80082e6:	3d01      	subne	r5, #1
 80082e8:	e74e      	b.n	8008188 <__adddf3+0x8c>
 80082ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80082ee:	bf18      	it	ne
 80082f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80082f4:	d029      	beq.n	800834a <__adddf3+0x24e>
 80082f6:	ea94 0f05 	teq	r4, r5
 80082fa:	bf08      	it	eq
 80082fc:	ea90 0f02 	teqeq	r0, r2
 8008300:	d005      	beq.n	800830e <__adddf3+0x212>
 8008302:	ea54 0c00 	orrs.w	ip, r4, r0
 8008306:	bf04      	itt	eq
 8008308:	4619      	moveq	r1, r3
 800830a:	4610      	moveq	r0, r2
 800830c:	bd30      	pop	{r4, r5, pc}
 800830e:	ea91 0f03 	teq	r1, r3
 8008312:	bf1e      	ittt	ne
 8008314:	2100      	movne	r1, #0
 8008316:	2000      	movne	r0, #0
 8008318:	bd30      	popne	{r4, r5, pc}
 800831a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800831e:	d105      	bne.n	800832c <__adddf3+0x230>
 8008320:	0040      	lsls	r0, r0, #1
 8008322:	4149      	adcs	r1, r1
 8008324:	bf28      	it	cs
 8008326:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800832a:	bd30      	pop	{r4, r5, pc}
 800832c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8008330:	bf3c      	itt	cc
 8008332:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8008336:	bd30      	popcc	{r4, r5, pc}
 8008338:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800833c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8008340:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008344:	f04f 0000 	mov.w	r0, #0
 8008348:	bd30      	pop	{r4, r5, pc}
 800834a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800834e:	bf1a      	itte	ne
 8008350:	4619      	movne	r1, r3
 8008352:	4610      	movne	r0, r2
 8008354:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8008358:	bf1c      	itt	ne
 800835a:	460b      	movne	r3, r1
 800835c:	4602      	movne	r2, r0
 800835e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008362:	bf06      	itte	eq
 8008364:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8008368:	ea91 0f03 	teqeq	r1, r3
 800836c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8008370:	bd30      	pop	{r4, r5, pc}
 8008372:	bf00      	nop

08008374 <__aeabi_ui2d>:
 8008374:	f090 0f00 	teq	r0, #0
 8008378:	bf04      	itt	eq
 800837a:	2100      	moveq	r1, #0
 800837c:	4770      	bxeq	lr
 800837e:	b530      	push	{r4, r5, lr}
 8008380:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008384:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8008388:	f04f 0500 	mov.w	r5, #0
 800838c:	f04f 0100 	mov.w	r1, #0
 8008390:	e750      	b.n	8008234 <__adddf3+0x138>
 8008392:	bf00      	nop

08008394 <__aeabi_i2d>:
 8008394:	f090 0f00 	teq	r0, #0
 8008398:	bf04      	itt	eq
 800839a:	2100      	moveq	r1, #0
 800839c:	4770      	bxeq	lr
 800839e:	b530      	push	{r4, r5, lr}
 80083a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80083a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80083a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80083ac:	bf48      	it	mi
 80083ae:	4240      	negmi	r0, r0
 80083b0:	f04f 0100 	mov.w	r1, #0
 80083b4:	e73e      	b.n	8008234 <__adddf3+0x138>
 80083b6:	bf00      	nop

080083b8 <__aeabi_f2d>:
 80083b8:	0042      	lsls	r2, r0, #1
 80083ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80083be:	ea4f 0131 	mov.w	r1, r1, rrx
 80083c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80083c6:	bf1f      	itttt	ne
 80083c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80083cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80083d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80083d4:	4770      	bxne	lr
 80083d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80083da:	bf08      	it	eq
 80083dc:	4770      	bxeq	lr
 80083de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80083e2:	bf04      	itt	eq
 80083e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80083e8:	4770      	bxeq	lr
 80083ea:	b530      	push	{r4, r5, lr}
 80083ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80083f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80083f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80083f8:	e71c      	b.n	8008234 <__adddf3+0x138>
 80083fa:	bf00      	nop

080083fc <__aeabi_ul2d>:
 80083fc:	ea50 0201 	orrs.w	r2, r0, r1
 8008400:	bf08      	it	eq
 8008402:	4770      	bxeq	lr
 8008404:	b530      	push	{r4, r5, lr}
 8008406:	f04f 0500 	mov.w	r5, #0
 800840a:	e00a      	b.n	8008422 <__aeabi_l2d+0x16>

0800840c <__aeabi_l2d>:
 800840c:	ea50 0201 	orrs.w	r2, r0, r1
 8008410:	bf08      	it	eq
 8008412:	4770      	bxeq	lr
 8008414:	b530      	push	{r4, r5, lr}
 8008416:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800841a:	d502      	bpl.n	8008422 <__aeabi_l2d+0x16>
 800841c:	4240      	negs	r0, r0
 800841e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008422:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008426:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800842a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800842e:	f43f aed8 	beq.w	80081e2 <__adddf3+0xe6>
 8008432:	f04f 0203 	mov.w	r2, #3
 8008436:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800843a:	bf18      	it	ne
 800843c:	3203      	addne	r2, #3
 800843e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8008442:	bf18      	it	ne
 8008444:	3203      	addne	r2, #3
 8008446:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800844a:	f1c2 0320 	rsb	r3, r2, #32
 800844e:	fa00 fc03 	lsl.w	ip, r0, r3
 8008452:	fa20 f002 	lsr.w	r0, r0, r2
 8008456:	fa01 fe03 	lsl.w	lr, r1, r3
 800845a:	ea40 000e 	orr.w	r0, r0, lr
 800845e:	fa21 f102 	lsr.w	r1, r1, r2
 8008462:	4414      	add	r4, r2
 8008464:	e6bd      	b.n	80081e2 <__adddf3+0xe6>
 8008466:	bf00      	nop

08008468 <__aeabi_dmul>:
 8008468:	b570      	push	{r4, r5, r6, lr}
 800846a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800846e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8008472:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008476:	bf1d      	ittte	ne
 8008478:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800847c:	ea94 0f0c 	teqne	r4, ip
 8008480:	ea95 0f0c 	teqne	r5, ip
 8008484:	f000 f8de 	bleq	8008644 <__aeabi_dmul+0x1dc>
 8008488:	442c      	add	r4, r5
 800848a:	ea81 0603 	eor.w	r6, r1, r3
 800848e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8008492:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8008496:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800849a:	bf18      	it	ne
 800849c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80084a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80084a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084a8:	d038      	beq.n	800851c <__aeabi_dmul+0xb4>
 80084aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80084ae:	f04f 0500 	mov.w	r5, #0
 80084b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80084b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80084ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80084be:	f04f 0600 	mov.w	r6, #0
 80084c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80084c6:	f09c 0f00 	teq	ip, #0
 80084ca:	bf18      	it	ne
 80084cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80084d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80084d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80084d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80084dc:	d204      	bcs.n	80084e8 <__aeabi_dmul+0x80>
 80084de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80084e2:	416d      	adcs	r5, r5
 80084e4:	eb46 0606 	adc.w	r6, r6, r6
 80084e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80084ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80084f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80084f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80084f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80084fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8008500:	bf88      	it	hi
 8008502:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8008506:	d81e      	bhi.n	8008546 <__aeabi_dmul+0xde>
 8008508:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800850c:	bf08      	it	eq
 800850e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8008512:	f150 0000 	adcs.w	r0, r0, #0
 8008516:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800851a:	bd70      	pop	{r4, r5, r6, pc}
 800851c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8008520:	ea46 0101 	orr.w	r1, r6, r1
 8008524:	ea40 0002 	orr.w	r0, r0, r2
 8008528:	ea81 0103 	eor.w	r1, r1, r3
 800852c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8008530:	bfc2      	ittt	gt
 8008532:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008536:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800853a:	bd70      	popgt	{r4, r5, r6, pc}
 800853c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008540:	f04f 0e00 	mov.w	lr, #0
 8008544:	3c01      	subs	r4, #1
 8008546:	f300 80ab 	bgt.w	80086a0 <__aeabi_dmul+0x238>
 800854a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800854e:	bfde      	ittt	le
 8008550:	2000      	movle	r0, #0
 8008552:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8008556:	bd70      	pople	{r4, r5, r6, pc}
 8008558:	f1c4 0400 	rsb	r4, r4, #0
 800855c:	3c20      	subs	r4, #32
 800855e:	da35      	bge.n	80085cc <__aeabi_dmul+0x164>
 8008560:	340c      	adds	r4, #12
 8008562:	dc1b      	bgt.n	800859c <__aeabi_dmul+0x134>
 8008564:	f104 0414 	add.w	r4, r4, #20
 8008568:	f1c4 0520 	rsb	r5, r4, #32
 800856c:	fa00 f305 	lsl.w	r3, r0, r5
 8008570:	fa20 f004 	lsr.w	r0, r0, r4
 8008574:	fa01 f205 	lsl.w	r2, r1, r5
 8008578:	ea40 0002 	orr.w	r0, r0, r2
 800857c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8008580:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008584:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008588:	fa21 f604 	lsr.w	r6, r1, r4
 800858c:	eb42 0106 	adc.w	r1, r2, r6
 8008590:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008594:	bf08      	it	eq
 8008596:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800859a:	bd70      	pop	{r4, r5, r6, pc}
 800859c:	f1c4 040c 	rsb	r4, r4, #12
 80085a0:	f1c4 0520 	rsb	r5, r4, #32
 80085a4:	fa00 f304 	lsl.w	r3, r0, r4
 80085a8:	fa20 f005 	lsr.w	r0, r0, r5
 80085ac:	fa01 f204 	lsl.w	r2, r1, r4
 80085b0:	ea40 0002 	orr.w	r0, r0, r2
 80085b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80085bc:	f141 0100 	adc.w	r1, r1, #0
 80085c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085c4:	bf08      	it	eq
 80085c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80085ca:	bd70      	pop	{r4, r5, r6, pc}
 80085cc:	f1c4 0520 	rsb	r5, r4, #32
 80085d0:	fa00 f205 	lsl.w	r2, r0, r5
 80085d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80085d8:	fa20 f304 	lsr.w	r3, r0, r4
 80085dc:	fa01 f205 	lsl.w	r2, r1, r5
 80085e0:	ea43 0302 	orr.w	r3, r3, r2
 80085e4:	fa21 f004 	lsr.w	r0, r1, r4
 80085e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085ec:	fa21 f204 	lsr.w	r2, r1, r4
 80085f0:	ea20 0002 	bic.w	r0, r0, r2
 80085f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80085f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085fc:	bf08      	it	eq
 80085fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008602:	bd70      	pop	{r4, r5, r6, pc}
 8008604:	f094 0f00 	teq	r4, #0
 8008608:	d10f      	bne.n	800862a <__aeabi_dmul+0x1c2>
 800860a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800860e:	0040      	lsls	r0, r0, #1
 8008610:	eb41 0101 	adc.w	r1, r1, r1
 8008614:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008618:	bf08      	it	eq
 800861a:	3c01      	subeq	r4, #1
 800861c:	d0f7      	beq.n	800860e <__aeabi_dmul+0x1a6>
 800861e:	ea41 0106 	orr.w	r1, r1, r6
 8008622:	f095 0f00 	teq	r5, #0
 8008626:	bf18      	it	ne
 8008628:	4770      	bxne	lr
 800862a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800862e:	0052      	lsls	r2, r2, #1
 8008630:	eb43 0303 	adc.w	r3, r3, r3
 8008634:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8008638:	bf08      	it	eq
 800863a:	3d01      	subeq	r5, #1
 800863c:	d0f7      	beq.n	800862e <__aeabi_dmul+0x1c6>
 800863e:	ea43 0306 	orr.w	r3, r3, r6
 8008642:	4770      	bx	lr
 8008644:	ea94 0f0c 	teq	r4, ip
 8008648:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800864c:	bf18      	it	ne
 800864e:	ea95 0f0c 	teqne	r5, ip
 8008652:	d00c      	beq.n	800866e <__aeabi_dmul+0x206>
 8008654:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008658:	bf18      	it	ne
 800865a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800865e:	d1d1      	bne.n	8008604 <__aeabi_dmul+0x19c>
 8008660:	ea81 0103 	eor.w	r1, r1, r3
 8008664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008668:	f04f 0000 	mov.w	r0, #0
 800866c:	bd70      	pop	{r4, r5, r6, pc}
 800866e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008672:	bf06      	itte	eq
 8008674:	4610      	moveq	r0, r2
 8008676:	4619      	moveq	r1, r3
 8008678:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800867c:	d019      	beq.n	80086b2 <__aeabi_dmul+0x24a>
 800867e:	ea94 0f0c 	teq	r4, ip
 8008682:	d102      	bne.n	800868a <__aeabi_dmul+0x222>
 8008684:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008688:	d113      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800868a:	ea95 0f0c 	teq	r5, ip
 800868e:	d105      	bne.n	800869c <__aeabi_dmul+0x234>
 8008690:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8008694:	bf1c      	itt	ne
 8008696:	4610      	movne	r0, r2
 8008698:	4619      	movne	r1, r3
 800869a:	d10a      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800869c:	ea81 0103 	eor.w	r1, r1, r3
 80086a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80086a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80086ac:	f04f 0000 	mov.w	r0, #0
 80086b0:	bd70      	pop	{r4, r5, r6, pc}
 80086b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80086ba:	bd70      	pop	{r4, r5, r6, pc}

080086bc <__aeabi_ddiv>:
 80086bc:	b570      	push	{r4, r5, r6, lr}
 80086be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80086c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80086c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80086ca:	bf1d      	ittte	ne
 80086cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80086d0:	ea94 0f0c 	teqne	r4, ip
 80086d4:	ea95 0f0c 	teqne	r5, ip
 80086d8:	f000 f8a7 	bleq	800882a <__aeabi_ddiv+0x16e>
 80086dc:	eba4 0405 	sub.w	r4, r4, r5
 80086e0:	ea81 0e03 	eor.w	lr, r1, r3
 80086e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80086e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80086ec:	f000 8088 	beq.w	8008800 <__aeabi_ddiv+0x144>
 80086f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80086f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80086f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80086fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8008700:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8008704:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8008708:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800870c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008710:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8008714:	429d      	cmp	r5, r3
 8008716:	bf08      	it	eq
 8008718:	4296      	cmpeq	r6, r2
 800871a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800871e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8008722:	d202      	bcs.n	800872a <__aeabi_ddiv+0x6e>
 8008724:	085b      	lsrs	r3, r3, #1
 8008726:	ea4f 0232 	mov.w	r2, r2, rrx
 800872a:	1ab6      	subs	r6, r6, r2
 800872c:	eb65 0503 	sbc.w	r5, r5, r3
 8008730:	085b      	lsrs	r3, r3, #1
 8008732:	ea4f 0232 	mov.w	r2, r2, rrx
 8008736:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800873a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800873e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008742:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008746:	bf22      	ittt	cs
 8008748:	1ab6      	subcs	r6, r6, r2
 800874a:	4675      	movcs	r5, lr
 800874c:	ea40 000c 	orrcs.w	r0, r0, ip
 8008750:	085b      	lsrs	r3, r3, #1
 8008752:	ea4f 0232 	mov.w	r2, r2, rrx
 8008756:	ebb6 0e02 	subs.w	lr, r6, r2
 800875a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800875e:	bf22      	ittt	cs
 8008760:	1ab6      	subcs	r6, r6, r2
 8008762:	4675      	movcs	r5, lr
 8008764:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008768:	085b      	lsrs	r3, r3, #1
 800876a:	ea4f 0232 	mov.w	r2, r2, rrx
 800876e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008772:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008776:	bf22      	ittt	cs
 8008778:	1ab6      	subcs	r6, r6, r2
 800877a:	4675      	movcs	r5, lr
 800877c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008780:	085b      	lsrs	r3, r3, #1
 8008782:	ea4f 0232 	mov.w	r2, r2, rrx
 8008786:	ebb6 0e02 	subs.w	lr, r6, r2
 800878a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800878e:	bf22      	ittt	cs
 8008790:	1ab6      	subcs	r6, r6, r2
 8008792:	4675      	movcs	r5, lr
 8008794:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008798:	ea55 0e06 	orrs.w	lr, r5, r6
 800879c:	d018      	beq.n	80087d0 <__aeabi_ddiv+0x114>
 800879e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80087a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80087a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80087aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80087ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80087b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80087b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80087ba:	d1c0      	bne.n	800873e <__aeabi_ddiv+0x82>
 80087bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087c0:	d10b      	bne.n	80087da <__aeabi_ddiv+0x11e>
 80087c2:	ea41 0100 	orr.w	r1, r1, r0
 80087c6:	f04f 0000 	mov.w	r0, #0
 80087ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80087ce:	e7b6      	b.n	800873e <__aeabi_ddiv+0x82>
 80087d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087d4:	bf04      	itt	eq
 80087d6:	4301      	orreq	r1, r0
 80087d8:	2000      	moveq	r0, #0
 80087da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80087de:	bf88      	it	hi
 80087e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80087e4:	f63f aeaf 	bhi.w	8008546 <__aeabi_dmul+0xde>
 80087e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80087ec:	bf04      	itt	eq
 80087ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80087f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80087f6:	f150 0000 	adcs.w	r0, r0, #0
 80087fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80087fe:	bd70      	pop	{r4, r5, r6, pc}
 8008800:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8008804:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8008808:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800880c:	bfc2      	ittt	gt
 800880e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008812:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008816:	bd70      	popgt	{r4, r5, r6, pc}
 8008818:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800881c:	f04f 0e00 	mov.w	lr, #0
 8008820:	3c01      	subs	r4, #1
 8008822:	e690      	b.n	8008546 <__aeabi_dmul+0xde>
 8008824:	ea45 0e06 	orr.w	lr, r5, r6
 8008828:	e68d      	b.n	8008546 <__aeabi_dmul+0xde>
 800882a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800882e:	ea94 0f0c 	teq	r4, ip
 8008832:	bf08      	it	eq
 8008834:	ea95 0f0c 	teqeq	r5, ip
 8008838:	f43f af3b 	beq.w	80086b2 <__aeabi_dmul+0x24a>
 800883c:	ea94 0f0c 	teq	r4, ip
 8008840:	d10a      	bne.n	8008858 <__aeabi_ddiv+0x19c>
 8008842:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008846:	f47f af34 	bne.w	80086b2 <__aeabi_dmul+0x24a>
 800884a:	ea95 0f0c 	teq	r5, ip
 800884e:	f47f af25 	bne.w	800869c <__aeabi_dmul+0x234>
 8008852:	4610      	mov	r0, r2
 8008854:	4619      	mov	r1, r3
 8008856:	e72c      	b.n	80086b2 <__aeabi_dmul+0x24a>
 8008858:	ea95 0f0c 	teq	r5, ip
 800885c:	d106      	bne.n	800886c <__aeabi_ddiv+0x1b0>
 800885e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008862:	f43f aefd 	beq.w	8008660 <__aeabi_dmul+0x1f8>
 8008866:	4610      	mov	r0, r2
 8008868:	4619      	mov	r1, r3
 800886a:	e722      	b.n	80086b2 <__aeabi_dmul+0x24a>
 800886c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008870:	bf18      	it	ne
 8008872:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008876:	f47f aec5 	bne.w	8008604 <__aeabi_dmul+0x19c>
 800887a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800887e:	f47f af0d 	bne.w	800869c <__aeabi_dmul+0x234>
 8008882:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8008886:	f47f aeeb 	bne.w	8008660 <__aeabi_dmul+0x1f8>
 800888a:	e712      	b.n	80086b2 <__aeabi_dmul+0x24a>

0800888c <__gedf2>:
 800888c:	f04f 3cff 	mov.w	ip, #4294967295
 8008890:	e006      	b.n	80088a0 <__cmpdf2+0x4>
 8008892:	bf00      	nop

08008894 <__ledf2>:
 8008894:	f04f 0c01 	mov.w	ip, #1
 8008898:	e002      	b.n	80088a0 <__cmpdf2+0x4>
 800889a:	bf00      	nop

0800889c <__cmpdf2>:
 800889c:	f04f 0c01 	mov.w	ip, #1
 80088a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80088a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80088b0:	bf18      	it	ne
 80088b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80088b6:	d01b      	beq.n	80088f0 <__cmpdf2+0x54>
 80088b8:	b001      	add	sp, #4
 80088ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80088be:	bf0c      	ite	eq
 80088c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80088c4:	ea91 0f03 	teqne	r1, r3
 80088c8:	bf02      	ittt	eq
 80088ca:	ea90 0f02 	teqeq	r0, r2
 80088ce:	2000      	moveq	r0, #0
 80088d0:	4770      	bxeq	lr
 80088d2:	f110 0f00 	cmn.w	r0, #0
 80088d6:	ea91 0f03 	teq	r1, r3
 80088da:	bf58      	it	pl
 80088dc:	4299      	cmppl	r1, r3
 80088de:	bf08      	it	eq
 80088e0:	4290      	cmpeq	r0, r2
 80088e2:	bf2c      	ite	cs
 80088e4:	17d8      	asrcs	r0, r3, #31
 80088e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80088ea:	f040 0001 	orr.w	r0, r0, #1
 80088ee:	4770      	bx	lr
 80088f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088f8:	d102      	bne.n	8008900 <__cmpdf2+0x64>
 80088fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80088fe:	d107      	bne.n	8008910 <__cmpdf2+0x74>
 8008900:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008908:	d1d6      	bne.n	80088b8 <__cmpdf2+0x1c>
 800890a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800890e:	d0d3      	beq.n	80088b8 <__cmpdf2+0x1c>
 8008910:	f85d 0b04 	ldr.w	r0, [sp], #4
 8008914:	4770      	bx	lr
 8008916:	bf00      	nop

08008918 <__aeabi_cdrcmple>:
 8008918:	4684      	mov	ip, r0
 800891a:	4610      	mov	r0, r2
 800891c:	4662      	mov	r2, ip
 800891e:	468c      	mov	ip, r1
 8008920:	4619      	mov	r1, r3
 8008922:	4663      	mov	r3, ip
 8008924:	e000      	b.n	8008928 <__aeabi_cdcmpeq>
 8008926:	bf00      	nop

08008928 <__aeabi_cdcmpeq>:
 8008928:	b501      	push	{r0, lr}
 800892a:	f7ff ffb7 	bl	800889c <__cmpdf2>
 800892e:	2800      	cmp	r0, #0
 8008930:	bf48      	it	mi
 8008932:	f110 0f00 	cmnmi.w	r0, #0
 8008936:	bd01      	pop	{r0, pc}

08008938 <__aeabi_dcmpeq>:
 8008938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800893c:	f7ff fff4 	bl	8008928 <__aeabi_cdcmpeq>
 8008940:	bf0c      	ite	eq
 8008942:	2001      	moveq	r0, #1
 8008944:	2000      	movne	r0, #0
 8008946:	f85d fb08 	ldr.w	pc, [sp], #8
 800894a:	bf00      	nop

0800894c <__aeabi_dcmplt>:
 800894c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008950:	f7ff ffea 	bl	8008928 <__aeabi_cdcmpeq>
 8008954:	bf34      	ite	cc
 8008956:	2001      	movcc	r0, #1
 8008958:	2000      	movcs	r0, #0
 800895a:	f85d fb08 	ldr.w	pc, [sp], #8
 800895e:	bf00      	nop

08008960 <__aeabi_dcmple>:
 8008960:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008964:	f7ff ffe0 	bl	8008928 <__aeabi_cdcmpeq>
 8008968:	bf94      	ite	ls
 800896a:	2001      	movls	r0, #1
 800896c:	2000      	movhi	r0, #0
 800896e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008972:	bf00      	nop

08008974 <__aeabi_dcmpge>:
 8008974:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008978:	f7ff ffce 	bl	8008918 <__aeabi_cdrcmple>
 800897c:	bf94      	ite	ls
 800897e:	2001      	movls	r0, #1
 8008980:	2000      	movhi	r0, #0
 8008982:	f85d fb08 	ldr.w	pc, [sp], #8
 8008986:	bf00      	nop

08008988 <__aeabi_dcmpgt>:
 8008988:	f84d ed08 	str.w	lr, [sp, #-8]!
 800898c:	f7ff ffc4 	bl	8008918 <__aeabi_cdrcmple>
 8008990:	bf34      	ite	cc
 8008992:	2001      	movcc	r0, #1
 8008994:	2000      	movcs	r0, #0
 8008996:	f85d fb08 	ldr.w	pc, [sp], #8
 800899a:	bf00      	nop

0800899c <__aeabi_dcmpun>:
 800899c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80089a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089a4:	d102      	bne.n	80089ac <__aeabi_dcmpun+0x10>
 80089a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80089aa:	d10a      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80089b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089b4:	d102      	bne.n	80089bc <__aeabi_dcmpun+0x20>
 80089b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80089ba:	d102      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089bc:	f04f 0000 	mov.w	r0, #0
 80089c0:	4770      	bx	lr
 80089c2:	f04f 0001 	mov.w	r0, #1
 80089c6:	4770      	bx	lr

080089c8 <__aeabi_d2iz>:
 80089c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80089cc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80089d0:	d215      	bcs.n	80089fe <__aeabi_d2iz+0x36>
 80089d2:	d511      	bpl.n	80089f8 <__aeabi_d2iz+0x30>
 80089d4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80089d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80089dc:	d912      	bls.n	8008a04 <__aeabi_d2iz+0x3c>
 80089de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80089e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80089ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80089ee:	fa23 f002 	lsr.w	r0, r3, r2
 80089f2:	bf18      	it	ne
 80089f4:	4240      	negne	r0, r0
 80089f6:	4770      	bx	lr
 80089f8:	f04f 0000 	mov.w	r0, #0
 80089fc:	4770      	bx	lr
 80089fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a02:	d105      	bne.n	8008a10 <__aeabi_d2iz+0x48>
 8008a04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8008a08:	bf08      	it	eq
 8008a0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8008a0e:	4770      	bx	lr
 8008a10:	f04f 0000 	mov.w	r0, #0
 8008a14:	4770      	bx	lr
 8008a16:	bf00      	nop

08008a18 <__aeabi_d2f>:
 8008a18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008a1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8008a20:	bf24      	itt	cs
 8008a22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8008a26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8008a2a:	d90d      	bls.n	8008a48 <__aeabi_d2f+0x30>
 8008a2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8008a30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8008a34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8008a38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8008a3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8008a40:	bf08      	it	eq
 8008a42:	f020 0001 	biceq.w	r0, r0, #1
 8008a46:	4770      	bx	lr
 8008a48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8008a4c:	d121      	bne.n	8008a92 <__aeabi_d2f+0x7a>
 8008a4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8008a52:	bfbc      	itt	lt
 8008a54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8008a58:	4770      	bxlt	lr
 8008a5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008a5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8008a62:	f1c2 0218 	rsb	r2, r2, #24
 8008a66:	f1c2 0c20 	rsb	ip, r2, #32
 8008a6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8008a6e:	fa20 f002 	lsr.w	r0, r0, r2
 8008a72:	bf18      	it	ne
 8008a74:	f040 0001 	orrne.w	r0, r0, #1
 8008a78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008a7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8008a80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8008a84:	ea40 000c 	orr.w	r0, r0, ip
 8008a88:	fa23 f302 	lsr.w	r3, r3, r2
 8008a8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008a90:	e7cc      	b.n	8008a2c <__aeabi_d2f+0x14>
 8008a92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8008a96:	d107      	bne.n	8008aa8 <__aeabi_d2f+0x90>
 8008a98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8008a9c:	bf1e      	ittt	ne
 8008a9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8008aa2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8008aa6:	4770      	bxne	lr
 8008aa8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8008aac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8008ab0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8008ab4:	4770      	bx	lr
 8008ab6:	bf00      	nop

08008ab8 <__aeabi_uldivmod>:
 8008ab8:	b953      	cbnz	r3, 8008ad0 <__aeabi_uldivmod+0x18>
 8008aba:	b94a      	cbnz	r2, 8008ad0 <__aeabi_uldivmod+0x18>
 8008abc:	2900      	cmp	r1, #0
 8008abe:	bf08      	it	eq
 8008ac0:	2800      	cmpeq	r0, #0
 8008ac2:	bf1c      	itt	ne
 8008ac4:	f04f 31ff 	movne.w	r1, #4294967295
 8008ac8:	f04f 30ff 	movne.w	r0, #4294967295
 8008acc:	f000 b972 	b.w	8008db4 <__aeabi_idiv0>
 8008ad0:	f1ad 0c08 	sub.w	ip, sp, #8
 8008ad4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008ad8:	f000 f806 	bl	8008ae8 <__udivmoddi4>
 8008adc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008ae0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008ae4:	b004      	add	sp, #16
 8008ae6:	4770      	bx	lr

08008ae8 <__udivmoddi4>:
 8008ae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008aec:	9e08      	ldr	r6, [sp, #32]
 8008aee:	4604      	mov	r4, r0
 8008af0:	4688      	mov	r8, r1
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d14b      	bne.n	8008b8e <__udivmoddi4+0xa6>
 8008af6:	428a      	cmp	r2, r1
 8008af8:	4615      	mov	r5, r2
 8008afa:	d967      	bls.n	8008bcc <__udivmoddi4+0xe4>
 8008afc:	fab2 f282 	clz	r2, r2
 8008b00:	b14a      	cbz	r2, 8008b16 <__udivmoddi4+0x2e>
 8008b02:	f1c2 0720 	rsb	r7, r2, #32
 8008b06:	fa01 f302 	lsl.w	r3, r1, r2
 8008b0a:	fa20 f707 	lsr.w	r7, r0, r7
 8008b0e:	4095      	lsls	r5, r2
 8008b10:	ea47 0803 	orr.w	r8, r7, r3
 8008b14:	4094      	lsls	r4, r2
 8008b16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008b1a:	0c23      	lsrs	r3, r4, #16
 8008b1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8008b20:	fa1f fc85 	uxth.w	ip, r5
 8008b24:	fb0e 8817 	mls	r8, lr, r7, r8
 8008b28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008b2c:	fb07 f10c 	mul.w	r1, r7, ip
 8008b30:	4299      	cmp	r1, r3
 8008b32:	d909      	bls.n	8008b48 <__udivmoddi4+0x60>
 8008b34:	18eb      	adds	r3, r5, r3
 8008b36:	f107 30ff 	add.w	r0, r7, #4294967295
 8008b3a:	f080 811b 	bcs.w	8008d74 <__udivmoddi4+0x28c>
 8008b3e:	4299      	cmp	r1, r3
 8008b40:	f240 8118 	bls.w	8008d74 <__udivmoddi4+0x28c>
 8008b44:	3f02      	subs	r7, #2
 8008b46:	442b      	add	r3, r5
 8008b48:	1a5b      	subs	r3, r3, r1
 8008b4a:	b2a4      	uxth	r4, r4
 8008b4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8008b50:	fb0e 3310 	mls	r3, lr, r0, r3
 8008b54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8008b58:	fb00 fc0c 	mul.w	ip, r0, ip
 8008b5c:	45a4      	cmp	ip, r4
 8008b5e:	d909      	bls.n	8008b74 <__udivmoddi4+0x8c>
 8008b60:	192c      	adds	r4, r5, r4
 8008b62:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b66:	f080 8107 	bcs.w	8008d78 <__udivmoddi4+0x290>
 8008b6a:	45a4      	cmp	ip, r4
 8008b6c:	f240 8104 	bls.w	8008d78 <__udivmoddi4+0x290>
 8008b70:	3802      	subs	r0, #2
 8008b72:	442c      	add	r4, r5
 8008b74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8008b78:	eba4 040c 	sub.w	r4, r4, ip
 8008b7c:	2700      	movs	r7, #0
 8008b7e:	b11e      	cbz	r6, 8008b88 <__udivmoddi4+0xa0>
 8008b80:	40d4      	lsrs	r4, r2
 8008b82:	2300      	movs	r3, #0
 8008b84:	e9c6 4300 	strd	r4, r3, [r6]
 8008b88:	4639      	mov	r1, r7
 8008b8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b8e:	428b      	cmp	r3, r1
 8008b90:	d909      	bls.n	8008ba6 <__udivmoddi4+0xbe>
 8008b92:	2e00      	cmp	r6, #0
 8008b94:	f000 80eb 	beq.w	8008d6e <__udivmoddi4+0x286>
 8008b98:	2700      	movs	r7, #0
 8008b9a:	e9c6 0100 	strd	r0, r1, [r6]
 8008b9e:	4638      	mov	r0, r7
 8008ba0:	4639      	mov	r1, r7
 8008ba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ba6:	fab3 f783 	clz	r7, r3
 8008baa:	2f00      	cmp	r7, #0
 8008bac:	d147      	bne.n	8008c3e <__udivmoddi4+0x156>
 8008bae:	428b      	cmp	r3, r1
 8008bb0:	d302      	bcc.n	8008bb8 <__udivmoddi4+0xd0>
 8008bb2:	4282      	cmp	r2, r0
 8008bb4:	f200 80fa 	bhi.w	8008dac <__udivmoddi4+0x2c4>
 8008bb8:	1a84      	subs	r4, r0, r2
 8008bba:	eb61 0303 	sbc.w	r3, r1, r3
 8008bbe:	2001      	movs	r0, #1
 8008bc0:	4698      	mov	r8, r3
 8008bc2:	2e00      	cmp	r6, #0
 8008bc4:	d0e0      	beq.n	8008b88 <__udivmoddi4+0xa0>
 8008bc6:	e9c6 4800 	strd	r4, r8, [r6]
 8008bca:	e7dd      	b.n	8008b88 <__udivmoddi4+0xa0>
 8008bcc:	b902      	cbnz	r2, 8008bd0 <__udivmoddi4+0xe8>
 8008bce:	deff      	udf	#255	; 0xff
 8008bd0:	fab2 f282 	clz	r2, r2
 8008bd4:	2a00      	cmp	r2, #0
 8008bd6:	f040 808f 	bne.w	8008cf8 <__udivmoddi4+0x210>
 8008bda:	1b49      	subs	r1, r1, r5
 8008bdc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008be0:	fa1f f885 	uxth.w	r8, r5
 8008be4:	2701      	movs	r7, #1
 8008be6:	fbb1 fcfe 	udiv	ip, r1, lr
 8008bea:	0c23      	lsrs	r3, r4, #16
 8008bec:	fb0e 111c 	mls	r1, lr, ip, r1
 8008bf0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008bf4:	fb08 f10c 	mul.w	r1, r8, ip
 8008bf8:	4299      	cmp	r1, r3
 8008bfa:	d907      	bls.n	8008c0c <__udivmoddi4+0x124>
 8008bfc:	18eb      	adds	r3, r5, r3
 8008bfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8008c02:	d202      	bcs.n	8008c0a <__udivmoddi4+0x122>
 8008c04:	4299      	cmp	r1, r3
 8008c06:	f200 80cd 	bhi.w	8008da4 <__udivmoddi4+0x2bc>
 8008c0a:	4684      	mov	ip, r0
 8008c0c:	1a59      	subs	r1, r3, r1
 8008c0e:	b2a3      	uxth	r3, r4
 8008c10:	fbb1 f0fe 	udiv	r0, r1, lr
 8008c14:	fb0e 1410 	mls	r4, lr, r0, r1
 8008c18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8008c1c:	fb08 f800 	mul.w	r8, r8, r0
 8008c20:	45a0      	cmp	r8, r4
 8008c22:	d907      	bls.n	8008c34 <__udivmoddi4+0x14c>
 8008c24:	192c      	adds	r4, r5, r4
 8008c26:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c2a:	d202      	bcs.n	8008c32 <__udivmoddi4+0x14a>
 8008c2c:	45a0      	cmp	r8, r4
 8008c2e:	f200 80b6 	bhi.w	8008d9e <__udivmoddi4+0x2b6>
 8008c32:	4618      	mov	r0, r3
 8008c34:	eba4 0408 	sub.w	r4, r4, r8
 8008c38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8008c3c:	e79f      	b.n	8008b7e <__udivmoddi4+0x96>
 8008c3e:	f1c7 0c20 	rsb	ip, r7, #32
 8008c42:	40bb      	lsls	r3, r7
 8008c44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8008c48:	ea4e 0e03 	orr.w	lr, lr, r3
 8008c4c:	fa01 f407 	lsl.w	r4, r1, r7
 8008c50:	fa20 f50c 	lsr.w	r5, r0, ip
 8008c54:	fa21 f30c 	lsr.w	r3, r1, ip
 8008c58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8008c5c:	4325      	orrs	r5, r4
 8008c5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8008c62:	0c2c      	lsrs	r4, r5, #16
 8008c64:	fb08 3319 	mls	r3, r8, r9, r3
 8008c68:	fa1f fa8e 	uxth.w	sl, lr
 8008c6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8008c70:	fb09 f40a 	mul.w	r4, r9, sl
 8008c74:	429c      	cmp	r4, r3
 8008c76:	fa02 f207 	lsl.w	r2, r2, r7
 8008c7a:	fa00 f107 	lsl.w	r1, r0, r7
 8008c7e:	d90b      	bls.n	8008c98 <__udivmoddi4+0x1b0>
 8008c80:	eb1e 0303 	adds.w	r3, lr, r3
 8008c84:	f109 30ff 	add.w	r0, r9, #4294967295
 8008c88:	f080 8087 	bcs.w	8008d9a <__udivmoddi4+0x2b2>
 8008c8c:	429c      	cmp	r4, r3
 8008c8e:	f240 8084 	bls.w	8008d9a <__udivmoddi4+0x2b2>
 8008c92:	f1a9 0902 	sub.w	r9, r9, #2
 8008c96:	4473      	add	r3, lr
 8008c98:	1b1b      	subs	r3, r3, r4
 8008c9a:	b2ad      	uxth	r5, r5
 8008c9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8008ca0:	fb08 3310 	mls	r3, r8, r0, r3
 8008ca4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8008ca8:	fb00 fa0a 	mul.w	sl, r0, sl
 8008cac:	45a2      	cmp	sl, r4
 8008cae:	d908      	bls.n	8008cc2 <__udivmoddi4+0x1da>
 8008cb0:	eb1e 0404 	adds.w	r4, lr, r4
 8008cb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008cb8:	d26b      	bcs.n	8008d92 <__udivmoddi4+0x2aa>
 8008cba:	45a2      	cmp	sl, r4
 8008cbc:	d969      	bls.n	8008d92 <__udivmoddi4+0x2aa>
 8008cbe:	3802      	subs	r0, #2
 8008cc0:	4474      	add	r4, lr
 8008cc2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8008cc6:	fba0 8902 	umull	r8, r9, r0, r2
 8008cca:	eba4 040a 	sub.w	r4, r4, sl
 8008cce:	454c      	cmp	r4, r9
 8008cd0:	46c2      	mov	sl, r8
 8008cd2:	464b      	mov	r3, r9
 8008cd4:	d354      	bcc.n	8008d80 <__udivmoddi4+0x298>
 8008cd6:	d051      	beq.n	8008d7c <__udivmoddi4+0x294>
 8008cd8:	2e00      	cmp	r6, #0
 8008cda:	d069      	beq.n	8008db0 <__udivmoddi4+0x2c8>
 8008cdc:	ebb1 050a 	subs.w	r5, r1, sl
 8008ce0:	eb64 0403 	sbc.w	r4, r4, r3
 8008ce4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8008ce8:	40fd      	lsrs	r5, r7
 8008cea:	40fc      	lsrs	r4, r7
 8008cec:	ea4c 0505 	orr.w	r5, ip, r5
 8008cf0:	e9c6 5400 	strd	r5, r4, [r6]
 8008cf4:	2700      	movs	r7, #0
 8008cf6:	e747      	b.n	8008b88 <__udivmoddi4+0xa0>
 8008cf8:	f1c2 0320 	rsb	r3, r2, #32
 8008cfc:	fa20 f703 	lsr.w	r7, r0, r3
 8008d00:	4095      	lsls	r5, r2
 8008d02:	fa01 f002 	lsl.w	r0, r1, r2
 8008d06:	fa21 f303 	lsr.w	r3, r1, r3
 8008d0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008d0e:	4338      	orrs	r0, r7
 8008d10:	0c01      	lsrs	r1, r0, #16
 8008d12:	fbb3 f7fe 	udiv	r7, r3, lr
 8008d16:	fa1f f885 	uxth.w	r8, r5
 8008d1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8008d1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d22:	fb07 f308 	mul.w	r3, r7, r8
 8008d26:	428b      	cmp	r3, r1
 8008d28:	fa04 f402 	lsl.w	r4, r4, r2
 8008d2c:	d907      	bls.n	8008d3e <__udivmoddi4+0x256>
 8008d2e:	1869      	adds	r1, r5, r1
 8008d30:	f107 3cff 	add.w	ip, r7, #4294967295
 8008d34:	d22f      	bcs.n	8008d96 <__udivmoddi4+0x2ae>
 8008d36:	428b      	cmp	r3, r1
 8008d38:	d92d      	bls.n	8008d96 <__udivmoddi4+0x2ae>
 8008d3a:	3f02      	subs	r7, #2
 8008d3c:	4429      	add	r1, r5
 8008d3e:	1acb      	subs	r3, r1, r3
 8008d40:	b281      	uxth	r1, r0
 8008d42:	fbb3 f0fe 	udiv	r0, r3, lr
 8008d46:	fb0e 3310 	mls	r3, lr, r0, r3
 8008d4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d4e:	fb00 f308 	mul.w	r3, r0, r8
 8008d52:	428b      	cmp	r3, r1
 8008d54:	d907      	bls.n	8008d66 <__udivmoddi4+0x27e>
 8008d56:	1869      	adds	r1, r5, r1
 8008d58:	f100 3cff 	add.w	ip, r0, #4294967295
 8008d5c:	d217      	bcs.n	8008d8e <__udivmoddi4+0x2a6>
 8008d5e:	428b      	cmp	r3, r1
 8008d60:	d915      	bls.n	8008d8e <__udivmoddi4+0x2a6>
 8008d62:	3802      	subs	r0, #2
 8008d64:	4429      	add	r1, r5
 8008d66:	1ac9      	subs	r1, r1, r3
 8008d68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8008d6c:	e73b      	b.n	8008be6 <__udivmoddi4+0xfe>
 8008d6e:	4637      	mov	r7, r6
 8008d70:	4630      	mov	r0, r6
 8008d72:	e709      	b.n	8008b88 <__udivmoddi4+0xa0>
 8008d74:	4607      	mov	r7, r0
 8008d76:	e6e7      	b.n	8008b48 <__udivmoddi4+0x60>
 8008d78:	4618      	mov	r0, r3
 8008d7a:	e6fb      	b.n	8008b74 <__udivmoddi4+0x8c>
 8008d7c:	4541      	cmp	r1, r8
 8008d7e:	d2ab      	bcs.n	8008cd8 <__udivmoddi4+0x1f0>
 8008d80:	ebb8 0a02 	subs.w	sl, r8, r2
 8008d84:	eb69 020e 	sbc.w	r2, r9, lr
 8008d88:	3801      	subs	r0, #1
 8008d8a:	4613      	mov	r3, r2
 8008d8c:	e7a4      	b.n	8008cd8 <__udivmoddi4+0x1f0>
 8008d8e:	4660      	mov	r0, ip
 8008d90:	e7e9      	b.n	8008d66 <__udivmoddi4+0x27e>
 8008d92:	4618      	mov	r0, r3
 8008d94:	e795      	b.n	8008cc2 <__udivmoddi4+0x1da>
 8008d96:	4667      	mov	r7, ip
 8008d98:	e7d1      	b.n	8008d3e <__udivmoddi4+0x256>
 8008d9a:	4681      	mov	r9, r0
 8008d9c:	e77c      	b.n	8008c98 <__udivmoddi4+0x1b0>
 8008d9e:	3802      	subs	r0, #2
 8008da0:	442c      	add	r4, r5
 8008da2:	e747      	b.n	8008c34 <__udivmoddi4+0x14c>
 8008da4:	f1ac 0c02 	sub.w	ip, ip, #2
 8008da8:	442b      	add	r3, r5
 8008daa:	e72f      	b.n	8008c0c <__udivmoddi4+0x124>
 8008dac:	4638      	mov	r0, r7
 8008dae:	e708      	b.n	8008bc2 <__udivmoddi4+0xda>
 8008db0:	4637      	mov	r7, r6
 8008db2:	e6e9      	b.n	8008b88 <__udivmoddi4+0xa0>

08008db4 <__aeabi_idiv0>:
 8008db4:	4770      	bx	lr
 8008db6:	bf00      	nop

08008db8 <lcd_cmd>:

extern I2C_HandleTypeDef hi2c1;

#define SLAVEADRESS (0x3E<<1)

void lcd_cmd(uint8_t cmd) {
 8008db8:	b580      	push	{r7, lr}
 8008dba:	b086      	sub	sp, #24
 8008dbc:	af02      	add	r7, sp, #8
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txcmd[2] = { 0x00 , cmd };
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	733b      	strb	r3, [r7, #12]
 8008dc6:	79fb      	ldrb	r3, [r7, #7]
 8008dc8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txcmd,2,100);
 8008dca:	f107 020c 	add.w	r2, r7, #12
 8008dce:	2364      	movs	r3, #100	; 0x64
 8008dd0:	9300      	str	r3, [sp, #0]
 8008dd2:	2302      	movs	r3, #2
 8008dd4:	217c      	movs	r1, #124	; 0x7c
 8008dd6:	4803      	ldr	r0, [pc, #12]	; (8008de4 <lcd_cmd+0x2c>)
 8008dd8:	f006 ff48 	bl	800fc6c <HAL_I2C_Master_Transmit>
}
 8008ddc:	bf00      	nop
 8008dde:	3710      	adds	r7, #16
 8008de0:	46bd      	mov	sp, r7
 8008de2:	bd80      	pop	{r7, pc}
 8008de4:	2001454c 	.word	0x2001454c

08008de8 <lcd_data>:

void lcd_data(uint8_t data) {
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b086      	sub	sp, #24
 8008dec:	af02      	add	r7, sp, #8
 8008dee:	4603      	mov	r3, r0
 8008df0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txdata[2] = { 0x40 , data };
 8008df2:	2340      	movs	r3, #64	; 0x40
 8008df4:	733b      	strb	r3, [r7, #12]
 8008df6:	79fb      	ldrb	r3, [r7, #7]
 8008df8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txdata,2,100);
 8008dfa:	f107 020c 	add.w	r2, r7, #12
 8008dfe:	2364      	movs	r3, #100	; 0x64
 8008e00:	9300      	str	r3, [sp, #0]
 8008e02:	2302      	movs	r3, #2
 8008e04:	217c      	movs	r1, #124	; 0x7c
 8008e06:	4803      	ldr	r0, [pc, #12]	; (8008e14 <lcd_data+0x2c>)
 8008e08:	f006 ff30 	bl	800fc6c <HAL_I2C_Master_Transmit>
}
 8008e0c:	bf00      	nop
 8008e0e:	3710      	adds	r7, #16
 8008e10:	46bd      	mov	sp, r7
 8008e12:	bd80      	pop	{r7, pc}
 8008e14:	2001454c 	.word	0x2001454c

08008e18 <lcd_init>:

void lcd_init(){
 8008e18:	b580      	push	{r7, lr}
 8008e1a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);//lcd_reset_pin
 8008e1c:	2201      	movs	r2, #1
 8008e1e:	2110      	movs	r1, #16
 8008e20:	481e      	ldr	r0, [pc, #120]	; (8008e9c <lcd_init+0x84>)
 8008e22:	f006 fdd1 	bl	800f9c8 <HAL_GPIO_WritePin>
	HAL_Delay(40);
 8008e26:	2028      	movs	r0, #40	; 0x28
 8008e28:	f005 f898 	bl	800df5c <HAL_Delay>
	lcd_cmd(0x38);
 8008e2c:	2038      	movs	r0, #56	; 0x38
 8008e2e:	f7ff ffc3 	bl	8008db8 <lcd_cmd>
	HAL_Delay(1);
 8008e32:	2001      	movs	r0, #1
 8008e34:	f005 f892 	bl	800df5c <HAL_Delay>
	lcd_cmd(0x39);
 8008e38:	2039      	movs	r0, #57	; 0x39
 8008e3a:	f7ff ffbd 	bl	8008db8 <lcd_cmd>
	HAL_Delay(1);
 8008e3e:	2001      	movs	r0, #1
 8008e40:	f005 f88c 	bl	800df5c <HAL_Delay>
	lcd_cmd(0x14);
 8008e44:	2014      	movs	r0, #20
 8008e46:	f7ff ffb7 	bl	8008db8 <lcd_cmd>
	HAL_Delay(1);
 8008e4a:	2001      	movs	r0, #1
 8008e4c:	f005 f886 	bl	800df5c <HAL_Delay>
	lcd_cmd(0x70);
 8008e50:	2070      	movs	r0, #112	; 0x70
 8008e52:	f7ff ffb1 	bl	8008db8 <lcd_cmd>
	HAL_Delay(1);
 8008e56:	2001      	movs	r0, #1
 8008e58:	f005 f880 	bl	800df5c <HAL_Delay>
	lcd_cmd(0x56);
 8008e5c:	2056      	movs	r0, #86	; 0x56
 8008e5e:	f7ff ffab 	bl	8008db8 <lcd_cmd>
	HAL_Delay(1);
 8008e62:	2001      	movs	r0, #1
 8008e64:	f005 f87a 	bl	800df5c <HAL_Delay>
	lcd_cmd(0x6C);
 8008e68:	206c      	movs	r0, #108	; 0x6c
 8008e6a:	f7ff ffa5 	bl	8008db8 <lcd_cmd>
	HAL_Delay(200);
 8008e6e:	20c8      	movs	r0, #200	; 0xc8
 8008e70:	f005 f874 	bl	800df5c <HAL_Delay>
	lcd_cmd(0x38);
 8008e74:	2038      	movs	r0, #56	; 0x38
 8008e76:	f7ff ff9f 	bl	8008db8 <lcd_cmd>
	HAL_Delay(1);
 8008e7a:	2001      	movs	r0, #1
 8008e7c:	f005 f86e 	bl	800df5c <HAL_Delay>
	lcd_cmd(0x0C);
 8008e80:	200c      	movs	r0, #12
 8008e82:	f7ff ff99 	bl	8008db8 <lcd_cmd>
	HAL_Delay(1);
 8008e86:	2001      	movs	r0, #1
 8008e88:	f005 f868 	bl	800df5c <HAL_Delay>
	lcd_cmd(0x01);
 8008e8c:	2001      	movs	r0, #1
 8008e8e:	f7ff ff93 	bl	8008db8 <lcd_cmd>
	HAL_Delay(1);
 8008e92:	2001      	movs	r0, #1
 8008e94:	f005 f862 	bl	800df5c <HAL_Delay>
}
 8008e98:	bf00      	nop
 8008e9a:	bd80      	pop	{r7, pc}
 8008e9c:	40020000 	.word	0x40020000

08008ea0 <lcd_clear>:

void lcd_clear(){
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	af00      	add	r7, sp, #0
	lcd_cmd(0x01);
 8008ea4:	2001      	movs	r0, #1
 8008ea6:	f7ff ff87 	bl	8008db8 <lcd_cmd>
	HAL_Delay(1);
 8008eaa:	2001      	movs	r0, #1
 8008eac:	f005 f856 	bl	800df5c <HAL_Delay>
	lcd_cmd(0x02);
 8008eb0:	2002      	movs	r0, #2
 8008eb2:	f7ff ff81 	bl	8008db8 <lcd_cmd>
	HAL_Delay(1);
 8008eb6:	2001      	movs	r0, #1
 8008eb8:	f005 f850 	bl	800df5c <HAL_Delay>
}
 8008ebc:	bf00      	nop
 8008ebe:	bd80      	pop	{r7, pc}

08008ec0 <lcd_locate>:

void lcd_locate(int x, int y) {
 8008ec0:	b580      	push	{r7, lr}
 8008ec2:	b082      	sub	sp, #8
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	6078      	str	r0, [r7, #4]
 8008ec8:	6039      	str	r1, [r7, #0]
	lcd_cmd(0x80 + y*0x40 + x);
 8008eca:	683b      	ldr	r3, [r7, #0]
 8008ecc:	3302      	adds	r3, #2
 8008ece:	b2db      	uxtb	r3, r3
 8008ed0:	019b      	lsls	r3, r3, #6
 8008ed2:	b2da      	uxtb	r2, r3
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	b2db      	uxtb	r3, r3
 8008ed8:	4413      	add	r3, r2
 8008eda:	b2db      	uxtb	r3, r3
 8008edc:	4618      	mov	r0, r3
 8008ede:	f7ff ff6b 	bl	8008db8 <lcd_cmd>
}
 8008ee2:	bf00      	nop
 8008ee4:	3708      	adds	r7, #8
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	bd80      	pop	{r7, pc}

08008eea <lcd_print>:

void lcd_print(const char *str) {
 8008eea:	b580      	push	{r7, lr}
 8008eec:	b082      	sub	sp, #8
 8008eee:	af00      	add	r7, sp, #0
 8008ef0:	6078      	str	r0, [r7, #4]
	while(*str != '\0')
 8008ef2:	e007      	b.n	8008f04 <lcd_print+0x1a>
	{
			lcd_data(*str);
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	781b      	ldrb	r3, [r3, #0]
 8008ef8:	4618      	mov	r0, r3
 8008efa:	f7ff ff75 	bl	8008de8 <lcd_data>
			str++;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	3301      	adds	r3, #1
 8008f02:	607b      	str	r3, [r7, #4]
	while(*str != '\0')
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	781b      	ldrb	r3, [r3, #0]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d1f3      	bne.n	8008ef4 <lcd_print+0xa>
	}
}
 8008f0c:	bf00      	nop
 8008f0e:	3708      	adds	r7, #8
 8008f10:	46bd      	mov	sp, r7
 8008f12:	bd80      	pop	{r7, pc}

08008f14 <lcd_printf>:

short lcd_printf(const char *format, ...) {
 8008f14:	b40f      	push	{r0, r1, r2, r3}
 8008f16:	b580      	push	{r7, lr}
 8008f18:	b088      	sub	sp, #32
 8008f1a:	af00      	add	r7, sp, #0
	va_list argptr;
	char lcd_bff[20];
	short ret;

  va_start(argptr, format);
 8008f1c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8008f20:	61bb      	str	r3, [r7, #24]
  ret = vsprintf(lcd_bff, format, argptr);
 8008f22:	1d3b      	adds	r3, r7, #4
 8008f24:	69ba      	ldr	r2, [r7, #24]
 8008f26:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008f28:	4618      	mov	r0, r3
 8008f2a:	f00a fde7 	bl	8013afc <vsiprintf>
 8008f2e:	4603      	mov	r3, r0
 8008f30:	83fb      	strh	r3, [r7, #30]
	va_end(argptr);

	if(ret>0) {
 8008f32:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	dd03      	ble.n	8008f42 <lcd_printf+0x2e>
		lcd_print(lcd_bff);
 8008f3a:	1d3b      	adds	r3, r7, #4
 8008f3c:	4618      	mov	r0, r3
 8008f3e:	f7ff ffd4 	bl	8008eea <lcd_print>
	}

	return ret;
 8008f42:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8008f46:	4618      	mov	r0, r3
 8008f48:	3720      	adds	r7, #32
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008f50:	b004      	add	sp, #16
 8008f52:	4770      	bx	lr

08008f54 <log_init>:
int count_num=0;
uint8_t second_soeed=0;
uint16_t correction[200]= {0};
uint8_t cross_maker=0;
extern float test;
void log_init (){
 8008f54:	b480      	push	{r7}
 8008f56:	af00      	add	r7, sp, #0
	actual__callog_adress = start_adress_sector6;
 8008f58:	4b0f      	ldr	r3, [pc, #60]	; (8008f98 <log_init+0x44>)
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	4a0f      	ldr	r2, [pc, #60]	; (8008f9c <log_init+0x48>)
 8008f5e:	6013      	str	r3, [r2, #0]
	callog_adress = start_adress_sector7;
 8008f60:	4b0f      	ldr	r3, [pc, #60]	; (8008fa0 <log_init+0x4c>)
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	4a0f      	ldr	r2, [pc, #60]	; (8008fa4 <log_init+0x50>)
 8008f66:	6013      	str	r3, [r2, #0]
	actual__velo_adress = start_adress_sector8;
 8008f68:	4b0f      	ldr	r3, [pc, #60]	; (8008fa8 <log_init+0x54>)
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	4a0f      	ldr	r2, [pc, #60]	; (8008fac <log_init+0x58>)
 8008f6e:	6013      	str	r3, [r2, #0]
	loadlog_adress = start_adress_sector9;
 8008f70:	4b0f      	ldr	r3, [pc, #60]	; (8008fb0 <log_init+0x5c>)
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	4a0f      	ldr	r2, [pc, #60]	; (8008fb4 <log_init+0x60>)
 8008f76:	6013      	str	r3, [r2, #0]
	side_adress = start_adress_sector10;
 8008f78:	4b0f      	ldr	r3, [pc, #60]	; (8008fb8 <log_init+0x64>)
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	4a0f      	ldr	r2, [pc, #60]	; (8008fbc <log_init+0x68>)
 8008f7e:	6013      	str	r3, [r2, #0]
	plan_velo_adress=start_adress_sector11;
 8008f80:	4b0f      	ldr	r3, [pc, #60]	; (8008fc0 <log_init+0x6c>)
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	4a0f      	ldr	r2, [pc, #60]	; (8008fc4 <log_init+0x70>)
 8008f86:	6013      	str	r3, [r2, #0]
	log_count=0;
 8008f88:	4b0f      	ldr	r3, [pc, #60]	; (8008fc8 <log_init+0x74>)
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	601a      	str	r2, [r3, #0]
}
 8008f8e:	bf00      	nop
 8008f90:	46bd      	mov	sp, r7
 8008f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f96:	4770      	bx	lr
 8008f98:	08015c84 	.word	0x08015c84
 8008f9c:	2000c2d0 	.word	0x2000c2d0
 8008fa0:	08015c88 	.word	0x08015c88
 8008fa4:	2000c2d4 	.word	0x2000c2d4
 8008fa8:	08015c8c 	.word	0x08015c8c
 8008fac:	2000c2e0 	.word	0x2000c2e0
 8008fb0:	08015c90 	.word	0x08015c90
 8008fb4:	2000c2dc 	.word	0x2000c2dc
 8008fb8:	08015c94 	.word	0x08015c94
 8008fbc:	2000c2e4 	.word	0x2000c2e4
 8008fc0:	08015c98 	.word	0x08015c98
 8008fc4:	2000c2d8 	.word	0x2000c2d8
 8008fc8:	2000c0b4 	.word	0x2000c0b4

08008fcc <speed_sloow>:
void speed_sloow(int a,int b,float speed){
 8008fcc:	b480      	push	{r7}
 8008fce:	b087      	sub	sp, #28
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	60f8      	str	r0, [r7, #12]
 8008fd4:	60b9      	str	r1, [r7, #8]
 8008fd6:	ed87 0a01 	vstr	s0, [r7, #4]
	for(int i=a;i<=b;i++){
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	617b      	str	r3, [r7, #20]
 8008fde:	e008      	b.n	8008ff2 <speed_sloow+0x26>
		secondsp[i] = speed;
 8008fe0:	4a09      	ldr	r2, [pc, #36]	; (8009008 <speed_sloow+0x3c>)
 8008fe2:	697b      	ldr	r3, [r7, #20]
 8008fe4:	009b      	lsls	r3, r3, #2
 8008fe6:	4413      	add	r3, r2
 8008fe8:	687a      	ldr	r2, [r7, #4]
 8008fea:	601a      	str	r2, [r3, #0]
	for(int i=a;i<=b;i++){
 8008fec:	697b      	ldr	r3, [r7, #20]
 8008fee:	3301      	adds	r3, #1
 8008ff0:	617b      	str	r3, [r7, #20]
 8008ff2:	697a      	ldr	r2, [r7, #20]
 8008ff4:	68bb      	ldr	r3, [r7, #8]
 8008ff6:	429a      	cmp	r2, r3
 8008ff8:	ddf2      	ble.n	8008fe0 <speed_sloow+0x14>
	}
}
 8008ffa:	bf00      	nop
 8008ffc:	371c      	adds	r7, #28
 8008ffe:	46bd      	mov	sp, r7
 8009000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009004:	4770      	bx	lr
 8009006:	bf00      	nop
 8009008:	20000210 	.word	0x20000210

0800900c <log_write>:
void log_write(float u){
 800900c:	b580      	push	{r7, lr}
 800900e:	b082      	sub	sp, #8
 8009010:	af00      	add	r7, sp, #0
 8009012:	ed87 0a01 	vstr	s0, [r7, #4]
	  FLASH_Write_Word_F(callog_adress,u);
 8009016:	4b0f      	ldr	r3, [pc, #60]	; (8009054 <log_write+0x48>)
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	ed97 0a01 	vldr	s0, [r7, #4]
 800901e:	4618      	mov	r0, r3
 8009020:	f001 fb54 	bl	800a6cc <FLASH_Write_Word_F>
	  FLASH_Write_Word_F(loadlog_adress,load_log);
 8009024:	4b0c      	ldr	r3, [pc, #48]	; (8009058 <log_write+0x4c>)
 8009026:	681a      	ldr	r2, [r3, #0]
 8009028:	4b0c      	ldr	r3, [pc, #48]	; (800905c <log_write+0x50>)
 800902a:	edd3 7a00 	vldr	s15, [r3]
 800902e:	eeb0 0a67 	vmov.f32	s0, s15
 8009032:	4610      	mov	r0, r2
 8009034:	f001 fb4a 	bl	800a6cc <FLASH_Write_Word_F>
	  callog_adress+= 0x04;
 8009038:	4b06      	ldr	r3, [pc, #24]	; (8009054 <log_write+0x48>)
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	3304      	adds	r3, #4
 800903e:	4a05      	ldr	r2, [pc, #20]	; (8009054 <log_write+0x48>)
 8009040:	6013      	str	r3, [r2, #0]
	  loadlog_adress+= 0x04;
 8009042:	4b05      	ldr	r3, [pc, #20]	; (8009058 <log_write+0x4c>)
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	3304      	adds	r3, #4
 8009048:	4a03      	ldr	r2, [pc, #12]	; (8009058 <log_write+0x4c>)
 800904a:	6013      	str	r3, [r2, #0]
}
 800904c:	bf00      	nop
 800904e:	3708      	adds	r7, #8
 8009050:	46bd      	mov	sp, r7
 8009052:	bd80      	pop	{r7, pc}
 8009054:	2000c2d4 	.word	0x2000c2d4
 8009058:	2000c2dc 	.word	0x2000c2dc
 800905c:	20000204 	.word	0x20000204

08009060 <first_cale>:
inline void first_cale(){
 8009060:	b5b0      	push	{r4, r5, r7, lr}
 8009062:	b082      	sub	sp, #8
 8009064:	af00      	add	r7, sp, #0
	static float cale_val=0;
	static float cale_buff=0;
	static uint16_t num=0;
	float cale=0;
 8009066:	f04f 0300 	mov.w	r3, #0
 800906a:	607b      	str	r3, [r7, #4]
	static int frp=0;
	static int frap=0;
	static int d=39;
	static uint16_t coi=0;
	num++;
 800906c:	4b88      	ldr	r3, [pc, #544]	; (8009290 <first_cale+0x230>)
 800906e:	881b      	ldrh	r3, [r3, #0]
 8009070:	3301      	adds	r3, #1
 8009072:	b29a      	uxth	r2, r3
 8009074:	4b86      	ldr	r3, [pc, #536]	; (8009290 <first_cale+0x230>)
 8009076:	801a      	strh	r2, [r3, #0]
	cale_val += calc_angle()*T;
 8009078:	f001 fc66 	bl	800a948 <calc_angle>
 800907c:	ee10 3a10 	vmov	r3, s0
 8009080:	4618      	mov	r0, r3
 8009082:	f7ff f999 	bl	80083b8 <__aeabi_f2d>
 8009086:	a37c      	add	r3, pc, #496	; (adr r3, 8009278 <first_cale+0x218>)
 8009088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800908c:	f7ff f9ec 	bl	8008468 <__aeabi_dmul>
 8009090:	4603      	mov	r3, r0
 8009092:	460c      	mov	r4, r1
 8009094:	4625      	mov	r5, r4
 8009096:	461c      	mov	r4, r3
 8009098:	4b7e      	ldr	r3, [pc, #504]	; (8009294 <first_cale+0x234>)
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	4618      	mov	r0, r3
 800909e:	f7ff f98b 	bl	80083b8 <__aeabi_f2d>
 80090a2:	4602      	mov	r2, r0
 80090a4:	460b      	mov	r3, r1
 80090a6:	4620      	mov	r0, r4
 80090a8:	4629      	mov	r1, r5
 80090aa:	f7ff f827 	bl	80080fc <__adddf3>
 80090ae:	4603      	mov	r3, r0
 80090b0:	460c      	mov	r4, r1
 80090b2:	4618      	mov	r0, r3
 80090b4:	4621      	mov	r1, r4
 80090b6:	f7ff fcaf 	bl	8008a18 <__aeabi_d2f>
 80090ba:	4602      	mov	r2, r0
 80090bc:	4b75      	ldr	r3, [pc, #468]	; (8009294 <first_cale+0x234>)
 80090be:	601a      	str	r2, [r3, #0]

	if(log2_flag) {
 80090c0:	4b75      	ldr	r3, [pc, #468]	; (8009298 <first_cale+0x238>)
 80090c2:	781b      	ldrb	r3, [r3, #0]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d070      	beq.n	80091aa <first_cale+0x14a>
		coi++;
 80090c8:	4b74      	ldr	r3, [pc, #464]	; (800929c <first_cale+0x23c>)
 80090ca:	881b      	ldrh	r3, [r3, #0]
 80090cc:	3301      	adds	r3, #1
 80090ce:	b29a      	uxth	r2, r3
 80090d0:	4b72      	ldr	r3, [pc, #456]	; (800929c <first_cale+0x23c>)
 80090d2:	801a      	strh	r2, [r3, #0]
		cale = cale_val;
 80090d4:	4b6f      	ldr	r3, [pc, #444]	; (8009294 <first_cale+0x234>)
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	607b      	str	r3, [r7, #4]

		log_write(cale_val);
 80090da:	4b6e      	ldr	r3, [pc, #440]	; (8009294 <first_cale+0x234>)
 80090dc:	edd3 7a00 	vldr	s15, [r3]
 80090e0:	eeb0 0a67 	vmov.f32	s0, s15
 80090e4:	f7ff ff92 	bl	800900c <log_write>
		cale_val=0;
 80090e8:	4b6a      	ldr	r3, [pc, #424]	; (8009294 <first_cale+0x234>)
 80090ea:	f04f 0200 	mov.w	r2, #0
 80090ee:	601a      	str	r2, [r3, #0]
		if((cale_buff-cale)<=0.05 && (cale_buff-cale)>=-0.05 ) frp++;
 80090f0:	4b6b      	ldr	r3, [pc, #428]	; (80092a0 <first_cale+0x240>)
 80090f2:	ed93 7a00 	vldr	s14, [r3]
 80090f6:	edd7 7a01 	vldr	s15, [r7, #4]
 80090fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80090fe:	ee17 0a90 	vmov	r0, s15
 8009102:	f7ff f959 	bl	80083b8 <__aeabi_f2d>
 8009106:	a35e      	add	r3, pc, #376	; (adr r3, 8009280 <first_cale+0x220>)
 8009108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800910c:	f7ff fc28 	bl	8008960 <__aeabi_dcmple>
 8009110:	4603      	mov	r3, r0
 8009112:	2b00      	cmp	r3, #0
 8009114:	d017      	beq.n	8009146 <first_cale+0xe6>
 8009116:	4b62      	ldr	r3, [pc, #392]	; (80092a0 <first_cale+0x240>)
 8009118:	ed93 7a00 	vldr	s14, [r3]
 800911c:	edd7 7a01 	vldr	s15, [r7, #4]
 8009120:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009124:	ee17 0a90 	vmov	r0, s15
 8009128:	f7ff f946 	bl	80083b8 <__aeabi_f2d>
 800912c:	a356      	add	r3, pc, #344	; (adr r3, 8009288 <first_cale+0x228>)
 800912e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009132:	f7ff fc1f 	bl	8008974 <__aeabi_dcmpge>
 8009136:	4603      	mov	r3, r0
 8009138:	2b00      	cmp	r3, #0
 800913a:	d004      	beq.n	8009146 <first_cale+0xe6>
 800913c:	4b59      	ldr	r3, [pc, #356]	; (80092a4 <first_cale+0x244>)
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	3301      	adds	r3, #1
 8009142:	4a58      	ldr	r2, [pc, #352]	; (80092a4 <first_cale+0x244>)
 8009144:	6013      	str	r3, [r2, #0]
		cale_buff = cale;
 8009146:	4a56      	ldr	r2, [pc, #344]	; (80092a0 <first_cale+0x240>)
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	6013      	str	r3, [r2, #0]
		if(frp >= 50 || cross_line){
 800914c:	4b55      	ldr	r3, [pc, #340]	; (80092a4 <first_cale+0x244>)
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	2b31      	cmp	r3, #49	; 0x31
 8009152:	dc03      	bgt.n	800915c <first_cale+0xfc>
 8009154:	4b54      	ldr	r3, [pc, #336]	; (80092a8 <first_cale+0x248>)
 8009156:	781b      	ldrb	r3, [r3, #0]
 8009158:	2b00      	cmp	r3, #0
 800915a:	d01a      	beq.n	8009192 <first_cale+0x132>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 800915c:	2200      	movs	r2, #0
 800915e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009162:	4852      	ldr	r0, [pc, #328]	; (80092ac <first_cale+0x24c>)
 8009164:	f006 fc30 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8009168:	2200      	movs	r2, #0
 800916a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800916e:	484f      	ldr	r0, [pc, #316]	; (80092ac <first_cale+0x24c>)
 8009170:	f006 fc2a 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8009174:	2200      	movs	r2, #0
 8009176:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800917a:	484c      	ldr	r0, [pc, #304]	; (80092ac <first_cale+0x24c>)
 800917c:	f006 fc24 	bl	800f9c8 <HAL_GPIO_WritePin>
			straight_flag = true;
 8009180:	4b4b      	ldr	r3, [pc, #300]	; (80092b0 <first_cale+0x250>)
 8009182:	2201      	movs	r2, #1
 8009184:	701a      	strb	r2, [r3, #0]
			frp=30;
 8009186:	4b47      	ldr	r3, [pc, #284]	; (80092a4 <first_cale+0x244>)
 8009188:	221e      	movs	r2, #30
 800918a:	601a      	str	r2, [r3, #0]
			frap =0;
 800918c:	4b49      	ldr	r3, [pc, #292]	; (80092b4 <first_cale+0x254>)
 800918e:	2200      	movs	r2, #0
 8009190:	601a      	str	r2, [r3, #0]
//			straight_flag = false;
//			frap = 0;
//			frp=0;
//		}

		log2_flag=0;
 8009192:	4b41      	ldr	r3, [pc, #260]	; (8009298 <first_cale+0x238>)
 8009194:	2200      	movs	r2, #0
 8009196:	701a      	strb	r2, [r3, #0]
		//cale_val=0;
		num=0;
 8009198:	4b3d      	ldr	r3, [pc, #244]	; (8009290 <first_cale+0x230>)
 800919a:	2200      	movs	r2, #0
 800919c:	801a      	strh	r2, [r3, #0]
		co++;
 800919e:	4b46      	ldr	r3, [pc, #280]	; (80092b8 <first_cale+0x258>)
 80091a0:	881b      	ldrh	r3, [r3, #0]
 80091a2:	3301      	adds	r3, #1
 80091a4:	b29a      	uxth	r2, r3
 80091a6:	4b44      	ldr	r3, [pc, #272]	; (80092b8 <first_cale+0x258>)
 80091a8:	801a      	strh	r2, [r3, #0]
	}

//	if(straight_flag==1  && correc_maker==1){
	//if(coi>=30)HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
	if(correc_maker==1 && straight_flag==1 ){
 80091aa:	4b44      	ldr	r3, [pc, #272]	; (80092bc <first_cale+0x25c>)
 80091ac:	781b      	ldrb	r3, [r3, #0]
 80091ae:	2b01      	cmp	r3, #1
 80091b0:	d12e      	bne.n	8009210 <first_cale+0x1b0>
 80091b2:	4b3f      	ldr	r3, [pc, #252]	; (80092b0 <first_cale+0x250>)
 80091b4:	781b      	ldrb	r3, [r3, #0]
 80091b6:	2b01      	cmp	r3, #1
 80091b8:	d12a      	bne.n	8009210 <first_cale+0x1b0>
//	if(correc_maker==1){
		FLASH_Write_Word_S(side_adress,log_count);
 80091ba:	4b41      	ldr	r3, [pc, #260]	; (80092c0 <first_cale+0x260>)
 80091bc:	681a      	ldr	r2, [r3, #0]
 80091be:	4b41      	ldr	r3, [pc, #260]	; (80092c4 <first_cale+0x264>)
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	4619      	mov	r1, r3
 80091c4:	4610      	mov	r0, r2
 80091c6:	f001 fa59 	bl	800a67c <FLASH_Write_Word_S>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 80091ca:	2201      	movs	r2, #1
 80091cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80091d0:	4836      	ldr	r0, [pc, #216]	; (80092ac <first_cale+0x24c>)
 80091d2:	f006 fbf9 	bl	800f9c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 80091d6:	2201      	movs	r2, #1
 80091d8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80091dc:	4833      	ldr	r0, [pc, #204]	; (80092ac <first_cale+0x24c>)
 80091de:	f006 fbf3 	bl	800f9c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80091e2:	2201      	movs	r2, #1
 80091e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80091e8:	4830      	ldr	r0, [pc, #192]	; (80092ac <first_cale+0x24c>)
 80091ea:	f006 fbed 	bl	800f9c8 <HAL_GPIO_WritePin>
		side_adress+= 0x04;
 80091ee:	4b34      	ldr	r3, [pc, #208]	; (80092c0 <first_cale+0x260>)
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	3304      	adds	r3, #4
 80091f4:	4a32      	ldr	r2, [pc, #200]	; (80092c0 <first_cale+0x260>)
 80091f6:	6013      	str	r3, [r2, #0]
		straight_flag=false;
 80091f8:	4b2d      	ldr	r3, [pc, #180]	; (80092b0 <first_cale+0x250>)
 80091fa:	2200      	movs	r2, #0
 80091fc:	701a      	strb	r2, [r3, #0]
		correc_maker = false;
 80091fe:	4b2f      	ldr	r3, [pc, #188]	; (80092bc <first_cale+0x25c>)
 8009200:	2200      	movs	r2, #0
 8009202:	701a      	strb	r2, [r3, #0]
		coi=0;
 8009204:	4b25      	ldr	r3, [pc, #148]	; (800929c <first_cale+0x23c>)
 8009206:	2200      	movs	r2, #0
 8009208:	801a      	strh	r2, [r3, #0]
		frp=0;
 800920a:	4b26      	ldr	r3, [pc, #152]	; (80092a4 <first_cale+0x244>)
 800920c:	2200      	movs	r2, #0
 800920e:	601a      	str	r2, [r3, #0]
	}
	if(correc_maker==1){
 8009210:	4b2a      	ldr	r3, [pc, #168]	; (80092bc <first_cale+0x25c>)
 8009212:	781b      	ldrb	r3, [r3, #0]
 8009214:	2b01      	cmp	r3, #1
 8009216:	d105      	bne.n	8009224 <first_cale+0x1c4>
		straight_flag = false;
 8009218:	4b25      	ldr	r3, [pc, #148]	; (80092b0 <first_cale+0x250>)
 800921a:	2200      	movs	r2, #0
 800921c:	701a      	strb	r2, [r3, #0]
		frp= 0;
 800921e:	4b21      	ldr	r3, [pc, #132]	; (80092a4 <first_cale+0x244>)
 8009220:	2200      	movs	r2, #0
 8009222:	601a      	str	r2, [r3, #0]
		//coi=0;
	}
	if(cross_maker){
 8009224:	4b28      	ldr	r3, [pc, #160]	; (80092c8 <first_cale+0x268>)
 8009226:	781b      	ldrb	r3, [r3, #0]
 8009228:	2b00      	cmp	r3, #0
 800922a:	d021      	beq.n	8009270 <first_cale+0x210>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800922c:	2201      	movs	r2, #1
 800922e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009232:	481e      	ldr	r0, [pc, #120]	; (80092ac <first_cale+0x24c>)
 8009234:	f006 fbc8 	bl	800f9c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8009238:	2201      	movs	r2, #1
 800923a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800923e:	481b      	ldr	r0, [pc, #108]	; (80092ac <first_cale+0x24c>)
 8009240:	f006 fbc2 	bl	800f9c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8009244:	2201      	movs	r2, #1
 8009246:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800924a:	4818      	ldr	r0, [pc, #96]	; (80092ac <first_cale+0x24c>)
 800924c:	f006 fbbc 	bl	800f9c8 <HAL_GPIO_WritePin>
		work_ram[d] = log_count;
 8009250:	4b1c      	ldr	r3, [pc, #112]	; (80092c4 <first_cale+0x264>)
 8009252:	681a      	ldr	r2, [r3, #0]
 8009254:	4b1d      	ldr	r3, [pc, #116]	; (80092cc <first_cale+0x26c>)
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	b291      	uxth	r1, r2
 800925a:	4a1d      	ldr	r2, [pc, #116]	; (80092d0 <first_cale+0x270>)
 800925c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		cross_maker = false;
 8009260:	4b19      	ldr	r3, [pc, #100]	; (80092c8 <first_cale+0x268>)
 8009262:	2200      	movs	r2, #0
 8009264:	701a      	strb	r2, [r3, #0]
		d++;
 8009266:	4b19      	ldr	r3, [pc, #100]	; (80092cc <first_cale+0x26c>)
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	3301      	adds	r3, #1
 800926c:	4a17      	ldr	r2, [pc, #92]	; (80092cc <first_cale+0x26c>)
 800926e:	6013      	str	r3, [r2, #0]
	}


}
 8009270:	bf00      	nop
 8009272:	3708      	adds	r7, #8
 8009274:	46bd      	mov	sp, r7
 8009276:	bdb0      	pop	{r4, r5, r7, pc}
 8009278:	d2f1a9fc 	.word	0xd2f1a9fc
 800927c:	3f50624d 	.word	0x3f50624d
 8009280:	9999999a 	.word	0x9999999a
 8009284:	3fa99999 	.word	0x3fa99999
 8009288:	9999999a 	.word	0x9999999a
 800928c:	bfa99999 	.word	0xbfa99999
 8009290:	2000c252 	.word	0x2000c252
 8009294:	2000c254 	.word	0x2000c254
 8009298:	2000020b 	.word	0x2000020b
 800929c:	2000c258 	.word	0x2000c258
 80092a0:	2000c25c 	.word	0x2000c25c
 80092a4:	2000c260 	.word	0x2000c260
 80092a8:	2000c2c0 	.word	0x2000c2c0
 80092ac:	40020000 	.word	0x40020000
 80092b0:	2000020c 	.word	0x2000020c
 80092b4:	2000c264 	.word	0x2000c264
 80092b8:	20000208 	.word	0x20000208
 80092bc:	2000c0b0 	.word	0x2000c0b0
 80092c0:	2000c2e4 	.word	0x2000c2e4
 80092c4:	2000c0b4 	.word	0x2000c0b4
 80092c8:	2000c250 	.word	0x2000c250
 80092cc:	20000000 	.word	0x20000000
 80092d0:	2000c300 	.word	0x2000c300

080092d4 <first_driv>:
inline void first_driv(float log){
 80092d4:	b480      	push	{r7}
 80092d6:	b083      	sub	sp, #12
 80092d8:	af00      	add	r7, sp, #0
 80092da:	ed87 0a01 	vstr	s0, [r7, #4]
	static float logbuff=0;
	static float buff=0;
	//	logbuff = logbuff + log;

		logbuff += log;
 80092de:	4b19      	ldr	r3, [pc, #100]	; (8009344 <first_driv+0x70>)
 80092e0:	ed93 7a00 	vldr	s14, [r3]
 80092e4:	edd7 7a01 	vldr	s15, [r7, #4]
 80092e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80092ec:	4b15      	ldr	r3, [pc, #84]	; (8009344 <first_driv+0x70>)
 80092ee:	edc3 7a00 	vstr	s15, [r3]
		load_log =logbuff;
 80092f2:	4b14      	ldr	r3, [pc, #80]	; (8009344 <first_driv+0x70>)
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	4a14      	ldr	r2, [pc, #80]	; (8009348 <first_driv+0x74>)
 80092f8:	6013      	str	r3, [r2, #0]
	//		logbuff = logbuff-10.0;
	//		buff = logbuff;
	//		log_count++;
	//
	//	}
		if((logbuff-buff)>=10.000){
 80092fa:	4b12      	ldr	r3, [pc, #72]	; (8009344 <first_driv+0x70>)
 80092fc:	ed93 7a00 	vldr	s14, [r3]
 8009300:	4b12      	ldr	r3, [pc, #72]	; (800934c <first_driv+0x78>)
 8009302:	edd3 7a00 	vldr	s15, [r3]
 8009306:	ee77 7a67 	vsub.f32	s15, s14, s15
 800930a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800930e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009312:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009316:	da00      	bge.n	800931a <first_driv+0x46>
			//logbuff = 0;
			//buff = logbuff;
			log_count++;

		}
}
 8009318:	e00e      	b.n	8009338 <first_driv+0x64>
			log_flag = 1;
 800931a:	4b0d      	ldr	r3, [pc, #52]	; (8009350 <first_driv+0x7c>)
 800931c:	2201      	movs	r2, #1
 800931e:	701a      	strb	r2, [r3, #0]
			log2_flag=1;
 8009320:	4b0c      	ldr	r3, [pc, #48]	; (8009354 <first_driv+0x80>)
 8009322:	2201      	movs	r2, #1
 8009324:	701a      	strb	r2, [r3, #0]
			buff = logbuff;
 8009326:	4b07      	ldr	r3, [pc, #28]	; (8009344 <first_driv+0x70>)
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	4a08      	ldr	r2, [pc, #32]	; (800934c <first_driv+0x78>)
 800932c:	6013      	str	r3, [r2, #0]
			log_count++;
 800932e:	4b0a      	ldr	r3, [pc, #40]	; (8009358 <first_driv+0x84>)
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	3301      	adds	r3, #1
 8009334:	4a08      	ldr	r2, [pc, #32]	; (8009358 <first_driv+0x84>)
 8009336:	6013      	str	r3, [r2, #0]
}
 8009338:	bf00      	nop
 800933a:	370c      	adds	r7, #12
 800933c:	46bd      	mov	sp, r7
 800933e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009342:	4770      	bx	lr
 8009344:	2000c268 	.word	0x2000c268
 8009348:	20000204 	.word	0x20000204
 800934c:	2000c26c 	.word	0x2000c26c
 8009350:	2000020a 	.word	0x2000020a
 8009354:	2000020b 	.word	0x2000020b
 8009358:	2000c0b4 	.word	0x2000c0b4
 800935c:	00000000 	.word	0x00000000

08009360 <logsecond_Speed>:
int logsecond_Speed(double h){
 8009360:	b590      	push	{r4, r7, lr}
 8009362:	b085      	sub	sp, #20
 8009364:	af00      	add	r7, sp, #0
 8009366:	ed87 0b00 	vstr	d0, [r7]
	int spee=1300;
 800936a:	f240 5314 	movw	r3, #1300	; 0x514
 800936e:	60fb      	str	r3, [r7, #12]
	float ratio=0;
 8009370:	f04f 0300 	mov.w	r3, #0
 8009374:	60bb      	str	r3, [r7, #8]
	if(h<0)h=-h;
 8009376:	f04f 0200 	mov.w	r2, #0
 800937a:	f04f 0300 	mov.w	r3, #0
 800937e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009382:	f7ff fae3 	bl	800894c <__aeabi_dcmplt>
 8009386:	4603      	mov	r3, r0
 8009388:	2b00      	cmp	r3, #0
 800938a:	d005      	beq.n	8009398 <logsecond_Speed+0x38>
 800938c:	683b      	ldr	r3, [r7, #0]
 800938e:	603b      	str	r3, [r7, #0]
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8009396:	607b      	str	r3, [r7, #4]
	switch(second_soeed){
 8009398:	4ba1      	ldr	r3, [pc, #644]	; (8009620 <logsecond_Speed+0x2c0>)
 800939a:	781b      	ldrb	r3, [r3, #0]
 800939c:	3b01      	subs	r3, #1
 800939e:	2b05      	cmp	r3, #5
 80093a0:	f200 81d2 	bhi.w	8009748 <logsecond_Speed+0x3e8>
 80093a4:	a201      	add	r2, pc, #4	; (adr r2, 80093ac <logsecond_Speed+0x4c>)
 80093a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093aa:	bf00      	nop
 80093ac:	080093c5 	.word	0x080093c5
 80093b0:	08009453 	.word	0x08009453
 80093b4:	080094e1 	.word	0x080094e1
 80093b8:	0800956f 	.word	0x0800956f
 80093bc:	0800962d 	.word	0x0800962d
 80093c0:	080096bb 	.word	0x080096bb
//	else if(h < 500)  spee = work_ram[35];
//	else if(h < 800)  spee = work_ram[34];
//	else if(h < 1000) spee = work_ram[33];
//	else  spee = work_ram[32];
	case 1:
		h=h-100;
 80093c4:	f04f 0200 	mov.w	r2, #0
 80093c8:	4b96      	ldr	r3, [pc, #600]	; (8009624 <logsecond_Speed+0x2c4>)
 80093ca:	e9d7 0100 	ldrd	r0, r1, [r7]
 80093ce:	f7fe fe93 	bl	80080f8 <__aeabi_dsub>
 80093d2:	4603      	mov	r3, r0
 80093d4:	460c      	mov	r4, r1
 80093d6:	e9c7 3400 	strd	r3, r4, [r7]
		if(h<100) h=0;
 80093da:	f04f 0200 	mov.w	r2, #0
 80093de:	4b91      	ldr	r3, [pc, #580]	; (8009624 <logsecond_Speed+0x2c4>)
 80093e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80093e4:	f7ff fab2 	bl	800894c <__aeabi_dcmplt>
 80093e8:	4603      	mov	r3, r0
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d005      	beq.n	80093fa <logsecond_Speed+0x9a>
 80093ee:	f04f 0300 	mov.w	r3, #0
 80093f2:	f04f 0400 	mov.w	r4, #0
 80093f6:	e9c7 3400 	strd	r3, r4, [r7]
		if(h>1000) h=1000;
 80093fa:	f04f 0200 	mov.w	r2, #0
 80093fe:	4b8a      	ldr	r3, [pc, #552]	; (8009628 <logsecond_Speed+0x2c8>)
 8009400:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009404:	f7ff fac0 	bl	8008988 <__aeabi_dcmpgt>
 8009408:	4603      	mov	r3, r0
 800940a:	2b00      	cmp	r3, #0
 800940c:	d004      	beq.n	8009418 <logsecond_Speed+0xb8>
 800940e:	f04f 0300 	mov.w	r3, #0
 8009412:	4c85      	ldr	r4, [pc, #532]	; (8009628 <logsecond_Speed+0x2c8>)
 8009414:	e9c7 3400 	strd	r3, r4, [r7]
		spee= (5500*h)/1000;
 8009418:	a379      	add	r3, pc, #484	; (adr r3, 8009600 <logsecond_Speed+0x2a0>)
 800941a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800941e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009422:	f7ff f821 	bl	8008468 <__aeabi_dmul>
 8009426:	4603      	mov	r3, r0
 8009428:	460c      	mov	r4, r1
 800942a:	4618      	mov	r0, r3
 800942c:	4621      	mov	r1, r4
 800942e:	f04f 0200 	mov.w	r2, #0
 8009432:	4b7d      	ldr	r3, [pc, #500]	; (8009628 <logsecond_Speed+0x2c8>)
 8009434:	f7ff f942 	bl	80086bc <__aeabi_ddiv>
 8009438:	4603      	mov	r3, r0
 800943a:	460c      	mov	r4, r1
 800943c:	4618      	mov	r0, r3
 800943e:	4621      	mov	r1, r4
 8009440:	f7ff fac2 	bl	80089c8 <__aeabi_d2iz>
 8009444:	4603      	mov	r3, r0
 8009446:	60fb      	str	r3, [r7, #12]
		spee=spee+2500;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	f603 13c4 	addw	r3, r3, #2500	; 0x9c4
 800944e:	60fb      	str	r3, [r7, #12]
//		else if(h < 300)  spee = 2000;
//		else if(h < 500)  spee = 2500;
//		else if(h < 800)  spee = 3500;
//		else if(h < 1000) spee = 4000;
//		else spee = 5500;
		break;
 8009450:	e17a      	b.n	8009748 <logsecond_Speed+0x3e8>
//		else if(h < 300)  spee = 2400;
//		else if(h < 500)  spee = 2700;
//		else if(h < 800)  spee = 3800;
//		else if(h < 1000) spee = 4000;
//		else spee = 6000;
		h=h-100;
 8009452:	f04f 0200 	mov.w	r2, #0
 8009456:	4b73      	ldr	r3, [pc, #460]	; (8009624 <logsecond_Speed+0x2c4>)
 8009458:	e9d7 0100 	ldrd	r0, r1, [r7]
 800945c:	f7fe fe4c 	bl	80080f8 <__aeabi_dsub>
 8009460:	4603      	mov	r3, r0
 8009462:	460c      	mov	r4, r1
 8009464:	e9c7 3400 	strd	r3, r4, [r7]
		if(h<100) h=0;
 8009468:	f04f 0200 	mov.w	r2, #0
 800946c:	4b6d      	ldr	r3, [pc, #436]	; (8009624 <logsecond_Speed+0x2c4>)
 800946e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009472:	f7ff fa6b 	bl	800894c <__aeabi_dcmplt>
 8009476:	4603      	mov	r3, r0
 8009478:	2b00      	cmp	r3, #0
 800947a:	d005      	beq.n	8009488 <logsecond_Speed+0x128>
 800947c:	f04f 0300 	mov.w	r3, #0
 8009480:	f04f 0400 	mov.w	r4, #0
 8009484:	e9c7 3400 	strd	r3, r4, [r7]
		if(h>1000) h=1000;
 8009488:	f04f 0200 	mov.w	r2, #0
 800948c:	4b66      	ldr	r3, [pc, #408]	; (8009628 <logsecond_Speed+0x2c8>)
 800948e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009492:	f7ff fa79 	bl	8008988 <__aeabi_dcmpgt>
 8009496:	4603      	mov	r3, r0
 8009498:	2b00      	cmp	r3, #0
 800949a:	d004      	beq.n	80094a6 <logsecond_Speed+0x146>
 800949c:	f04f 0300 	mov.w	r3, #0
 80094a0:	4c61      	ldr	r4, [pc, #388]	; (8009628 <logsecond_Speed+0x2c8>)
 80094a2:	e9c7 3400 	strd	r3, r4, [r7]
		spee= (6500*h)/1000;
 80094a6:	a358      	add	r3, pc, #352	; (adr r3, 8009608 <logsecond_Speed+0x2a8>)
 80094a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094ac:	e9d7 0100 	ldrd	r0, r1, [r7]
 80094b0:	f7fe ffda 	bl	8008468 <__aeabi_dmul>
 80094b4:	4603      	mov	r3, r0
 80094b6:	460c      	mov	r4, r1
 80094b8:	4618      	mov	r0, r3
 80094ba:	4621      	mov	r1, r4
 80094bc:	f04f 0200 	mov.w	r2, #0
 80094c0:	4b59      	ldr	r3, [pc, #356]	; (8009628 <logsecond_Speed+0x2c8>)
 80094c2:	f7ff f8fb 	bl	80086bc <__aeabi_ddiv>
 80094c6:	4603      	mov	r3, r0
 80094c8:	460c      	mov	r4, r1
 80094ca:	4618      	mov	r0, r3
 80094cc:	4621      	mov	r1, r4
 80094ce:	f7ff fa7b 	bl	80089c8 <__aeabi_d2iz>
 80094d2:	4603      	mov	r3, r0
 80094d4:	60fb      	str	r3, [r7, #12]
		spee=spee+2500;
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	f603 13c4 	addw	r3, r3, #2500	; 0x9c4
 80094dc:	60fb      	str	r3, [r7, #12]

		break;
 80094de:	e133      	b.n	8009748 <logsecond_Speed+0x3e8>
	case 3:
		h=h-100;
 80094e0:	f04f 0200 	mov.w	r2, #0
 80094e4:	4b4f      	ldr	r3, [pc, #316]	; (8009624 <logsecond_Speed+0x2c4>)
 80094e6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80094ea:	f7fe fe05 	bl	80080f8 <__aeabi_dsub>
 80094ee:	4603      	mov	r3, r0
 80094f0:	460c      	mov	r4, r1
 80094f2:	e9c7 3400 	strd	r3, r4, [r7]
		if(h<100) h=0;
 80094f6:	f04f 0200 	mov.w	r2, #0
 80094fa:	4b4a      	ldr	r3, [pc, #296]	; (8009624 <logsecond_Speed+0x2c4>)
 80094fc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009500:	f7ff fa24 	bl	800894c <__aeabi_dcmplt>
 8009504:	4603      	mov	r3, r0
 8009506:	2b00      	cmp	r3, #0
 8009508:	d005      	beq.n	8009516 <logsecond_Speed+0x1b6>
 800950a:	f04f 0300 	mov.w	r3, #0
 800950e:	f04f 0400 	mov.w	r4, #0
 8009512:	e9c7 3400 	strd	r3, r4, [r7]
		if(h>1000) h=1000;
 8009516:	f04f 0200 	mov.w	r2, #0
 800951a:	4b43      	ldr	r3, [pc, #268]	; (8009628 <logsecond_Speed+0x2c8>)
 800951c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009520:	f7ff fa32 	bl	8008988 <__aeabi_dcmpgt>
 8009524:	4603      	mov	r3, r0
 8009526:	2b00      	cmp	r3, #0
 8009528:	d004      	beq.n	8009534 <logsecond_Speed+0x1d4>
 800952a:	f04f 0300 	mov.w	r3, #0
 800952e:	4c3e      	ldr	r4, [pc, #248]	; (8009628 <logsecond_Speed+0x2c8>)
 8009530:	e9c7 3400 	strd	r3, r4, [r7]
		spee= (6000*h)/1000;
 8009534:	a336      	add	r3, pc, #216	; (adr r3, 8009610 <logsecond_Speed+0x2b0>)
 8009536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800953a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800953e:	f7fe ff93 	bl	8008468 <__aeabi_dmul>
 8009542:	4603      	mov	r3, r0
 8009544:	460c      	mov	r4, r1
 8009546:	4618      	mov	r0, r3
 8009548:	4621      	mov	r1, r4
 800954a:	f04f 0200 	mov.w	r2, #0
 800954e:	4b36      	ldr	r3, [pc, #216]	; (8009628 <logsecond_Speed+0x2c8>)
 8009550:	f7ff f8b4 	bl	80086bc <__aeabi_ddiv>
 8009554:	4603      	mov	r3, r0
 8009556:	460c      	mov	r4, r1
 8009558:	4618      	mov	r0, r3
 800955a:	4621      	mov	r1, r4
 800955c:	f7ff fa34 	bl	80089c8 <__aeabi_d2iz>
 8009560:	4603      	mov	r3, r0
 8009562:	60fb      	str	r3, [r7, #12]
		spee=spee+2800;
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	f503 632f 	add.w	r3, r3, #2800	; 0xaf0
 800956a:	60fb      	str	r3, [r7, #12]
//		else if(h < 300)  spee = 2400;
//		else if(h < 500)  spee = 2700;
//		else if(h < 800)  spee = 3800;
//		else if(h < 1000) spee = 4000;
//		else spee = 6000;
		break;
 800956c:	e0ec      	b.n	8009748 <logsecond_Speed+0x3e8>

	case 4:
		h=h-100;
 800956e:	f04f 0200 	mov.w	r2, #0
 8009572:	4b2c      	ldr	r3, [pc, #176]	; (8009624 <logsecond_Speed+0x2c4>)
 8009574:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009578:	f7fe fdbe 	bl	80080f8 <__aeabi_dsub>
 800957c:	4603      	mov	r3, r0
 800957e:	460c      	mov	r4, r1
 8009580:	e9c7 3400 	strd	r3, r4, [r7]
		if(h<100) h=0;
 8009584:	f04f 0200 	mov.w	r2, #0
 8009588:	4b26      	ldr	r3, [pc, #152]	; (8009624 <logsecond_Speed+0x2c4>)
 800958a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800958e:	f7ff f9dd 	bl	800894c <__aeabi_dcmplt>
 8009592:	4603      	mov	r3, r0
 8009594:	2b00      	cmp	r3, #0
 8009596:	d005      	beq.n	80095a4 <logsecond_Speed+0x244>
 8009598:	f04f 0300 	mov.w	r3, #0
 800959c:	f04f 0400 	mov.w	r4, #0
 80095a0:	e9c7 3400 	strd	r3, r4, [r7]
		if(h>1000) h=1000;
 80095a4:	f04f 0200 	mov.w	r2, #0
 80095a8:	4b1f      	ldr	r3, [pc, #124]	; (8009628 <logsecond_Speed+0x2c8>)
 80095aa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80095ae:	f7ff f9eb 	bl	8008988 <__aeabi_dcmpgt>
 80095b2:	4603      	mov	r3, r0
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d004      	beq.n	80095c2 <logsecond_Speed+0x262>
 80095b8:	f04f 0300 	mov.w	r3, #0
 80095bc:	4c1a      	ldr	r4, [pc, #104]	; (8009628 <logsecond_Speed+0x2c8>)
 80095be:	e9c7 3400 	strd	r3, r4, [r7]
		spee= (7000*h)/1000;
 80095c2:	a315      	add	r3, pc, #84	; (adr r3, 8009618 <logsecond_Speed+0x2b8>)
 80095c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80095cc:	f7fe ff4c 	bl	8008468 <__aeabi_dmul>
 80095d0:	4603      	mov	r3, r0
 80095d2:	460c      	mov	r4, r1
 80095d4:	4618      	mov	r0, r3
 80095d6:	4621      	mov	r1, r4
 80095d8:	f04f 0200 	mov.w	r2, #0
 80095dc:	4b12      	ldr	r3, [pc, #72]	; (8009628 <logsecond_Speed+0x2c8>)
 80095de:	f7ff f86d 	bl	80086bc <__aeabi_ddiv>
 80095e2:	4603      	mov	r3, r0
 80095e4:	460c      	mov	r4, r1
 80095e6:	4618      	mov	r0, r3
 80095e8:	4621      	mov	r1, r4
 80095ea:	f7ff f9ed 	bl	80089c8 <__aeabi_d2iz>
 80095ee:	4603      	mov	r3, r0
 80095f0:	60fb      	str	r3, [r7, #12]
		spee=spee+2800;
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	f503 632f 	add.w	r3, r3, #2800	; 0xaf0
 80095f8:	60fb      	str	r3, [r7, #12]

		break;
 80095fa:	e0a5      	b.n	8009748 <logsecond_Speed+0x3e8>
 80095fc:	f3af 8000 	nop.w
 8009600:	00000000 	.word	0x00000000
 8009604:	40b57c00 	.word	0x40b57c00
 8009608:	00000000 	.word	0x00000000
 800960c:	40b96400 	.word	0x40b96400
 8009610:	00000000 	.word	0x00000000
 8009614:	40b77000 	.word	0x40b77000
 8009618:	00000000 	.word	0x00000000
 800961c:	40bb5800 	.word	0x40bb5800
 8009620:	2000c0bc 	.word	0x2000c0bc
 8009624:	40590000 	.word	0x40590000
 8009628:	408f4000 	.word	0x408f4000

	case 5:
		h=h-100;
 800962c:	f04f 0200 	mov.w	r2, #0
 8009630:	4b4d      	ldr	r3, [pc, #308]	; (8009768 <logsecond_Speed+0x408>)
 8009632:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009636:	f7fe fd5f 	bl	80080f8 <__aeabi_dsub>
 800963a:	4603      	mov	r3, r0
 800963c:	460c      	mov	r4, r1
 800963e:	e9c7 3400 	strd	r3, r4, [r7]
		if(h<100) h=0;
 8009642:	f04f 0200 	mov.w	r2, #0
 8009646:	4b48      	ldr	r3, [pc, #288]	; (8009768 <logsecond_Speed+0x408>)
 8009648:	e9d7 0100 	ldrd	r0, r1, [r7]
 800964c:	f7ff f97e 	bl	800894c <__aeabi_dcmplt>
 8009650:	4603      	mov	r3, r0
 8009652:	2b00      	cmp	r3, #0
 8009654:	d005      	beq.n	8009662 <logsecond_Speed+0x302>
 8009656:	f04f 0300 	mov.w	r3, #0
 800965a:	f04f 0400 	mov.w	r4, #0
 800965e:	e9c7 3400 	strd	r3, r4, [r7]
		if(h>1000) h=1000;
 8009662:	f04f 0200 	mov.w	r2, #0
 8009666:	4b41      	ldr	r3, [pc, #260]	; (800976c <logsecond_Speed+0x40c>)
 8009668:	e9d7 0100 	ldrd	r0, r1, [r7]
 800966c:	f7ff f98c 	bl	8008988 <__aeabi_dcmpgt>
 8009670:	4603      	mov	r3, r0
 8009672:	2b00      	cmp	r3, #0
 8009674:	d004      	beq.n	8009680 <logsecond_Speed+0x320>
 8009676:	f04f 0300 	mov.w	r3, #0
 800967a:	4c3c      	ldr	r4, [pc, #240]	; (800976c <logsecond_Speed+0x40c>)
 800967c:	e9c7 3400 	strd	r3, r4, [r7]
		spee= (6000*h)/1000;
 8009680:	a335      	add	r3, pc, #212	; (adr r3, 8009758 <logsecond_Speed+0x3f8>)
 8009682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009686:	e9d7 0100 	ldrd	r0, r1, [r7]
 800968a:	f7fe feed 	bl	8008468 <__aeabi_dmul>
 800968e:	4603      	mov	r3, r0
 8009690:	460c      	mov	r4, r1
 8009692:	4618      	mov	r0, r3
 8009694:	4621      	mov	r1, r4
 8009696:	f04f 0200 	mov.w	r2, #0
 800969a:	4b34      	ldr	r3, [pc, #208]	; (800976c <logsecond_Speed+0x40c>)
 800969c:	f7ff f80e 	bl	80086bc <__aeabi_ddiv>
 80096a0:	4603      	mov	r3, r0
 80096a2:	460c      	mov	r4, r1
 80096a4:	4618      	mov	r0, r3
 80096a6:	4621      	mov	r1, r4
 80096a8:	f7ff f98e 	bl	80089c8 <__aeabi_d2iz>
 80096ac:	4603      	mov	r3, r0
 80096ae:	60fb      	str	r3, [r7, #12]
		spee=spee+3000;
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 80096b6:	60fb      	str	r3, [r7, #12]
		break;
 80096b8:	e046      	b.n	8009748 <logsecond_Speed+0x3e8>
	case 6:
		h=h-100;
 80096ba:	f04f 0200 	mov.w	r2, #0
 80096be:	4b2a      	ldr	r3, [pc, #168]	; (8009768 <logsecond_Speed+0x408>)
 80096c0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80096c4:	f7fe fd18 	bl	80080f8 <__aeabi_dsub>
 80096c8:	4603      	mov	r3, r0
 80096ca:	460c      	mov	r4, r1
 80096cc:	e9c7 3400 	strd	r3, r4, [r7]
		if(h<100) h=0;
 80096d0:	f04f 0200 	mov.w	r2, #0
 80096d4:	4b24      	ldr	r3, [pc, #144]	; (8009768 <logsecond_Speed+0x408>)
 80096d6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80096da:	f7ff f937 	bl	800894c <__aeabi_dcmplt>
 80096de:	4603      	mov	r3, r0
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d005      	beq.n	80096f0 <logsecond_Speed+0x390>
 80096e4:	f04f 0300 	mov.w	r3, #0
 80096e8:	f04f 0400 	mov.w	r4, #0
 80096ec:	e9c7 3400 	strd	r3, r4, [r7]
		if(h>1000) h=1000;
 80096f0:	f04f 0200 	mov.w	r2, #0
 80096f4:	4b1d      	ldr	r3, [pc, #116]	; (800976c <logsecond_Speed+0x40c>)
 80096f6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80096fa:	f7ff f945 	bl	8008988 <__aeabi_dcmpgt>
 80096fe:	4603      	mov	r3, r0
 8009700:	2b00      	cmp	r3, #0
 8009702:	d004      	beq.n	800970e <logsecond_Speed+0x3ae>
 8009704:	f04f 0300 	mov.w	r3, #0
 8009708:	4c18      	ldr	r4, [pc, #96]	; (800976c <logsecond_Speed+0x40c>)
 800970a:	e9c7 3400 	strd	r3, r4, [r7]
		spee= (6500*h)/1000;
 800970e:	a314      	add	r3, pc, #80	; (adr r3, 8009760 <logsecond_Speed+0x400>)
 8009710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009714:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009718:	f7fe fea6 	bl	8008468 <__aeabi_dmul>
 800971c:	4603      	mov	r3, r0
 800971e:	460c      	mov	r4, r1
 8009720:	4618      	mov	r0, r3
 8009722:	4621      	mov	r1, r4
 8009724:	f04f 0200 	mov.w	r2, #0
 8009728:	4b10      	ldr	r3, [pc, #64]	; (800976c <logsecond_Speed+0x40c>)
 800972a:	f7fe ffc7 	bl	80086bc <__aeabi_ddiv>
 800972e:	4603      	mov	r3, r0
 8009730:	460c      	mov	r4, r1
 8009732:	4618      	mov	r0, r3
 8009734:	4621      	mov	r1, r4
 8009736:	f7ff f947 	bl	80089c8 <__aeabi_d2iz>
 800973a:	4603      	mov	r3, r0
 800973c:	60fb      	str	r3, [r7, #12]
		spee=spee+3000;
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 8009744:	60fb      	str	r3, [r7, #12]

		break;
 8009746:	bf00      	nop
//		else if(h < 300)  spee = 1600;
//		else if(h < 500)  spee = 1800;
//		else if(h < 800)  spee = 2100;
//		else if(h < 1000) spee = 4100;
//		else if(1000 < h)spee = 4600;
	return spee;
 8009748:	68fb      	ldr	r3, [r7, #12]

}
 800974a:	4618      	mov	r0, r3
 800974c:	3714      	adds	r7, #20
 800974e:	46bd      	mov	sp, r7
 8009750:	bd90      	pop	{r4, r7, pc}
 8009752:	bf00      	nop
 8009754:	f3af 8000 	nop.w
 8009758:	00000000 	.word	0x00000000
 800975c:	40b77000 	.word	0x40b77000
 8009760:	00000000 	.word	0x00000000
 8009764:	40b96400 	.word	0x40b96400
 8009768:	40590000 	.word	0x40590000
 800976c:	408f4000 	.word	0x408f4000

08009770 <log_Cal>:
inline void log_Cal(){
 8009770:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8009774:	b096      	sub	sp, #88	; 0x58
 8009776:	af00      	add	r7, sp, #0
	uint i=0;
 8009778:	2300      	movs	r3, #0
 800977a:	657b      	str	r3, [r7, #84]	; 0x54
	uint d=0;
 800977c:	2300      	movs	r3, #0
 800977e:	653b      	str	r3, [r7, #80]	; 0x50
	uint l=0;
 8009780:	2300      	movs	r3, #0
 8009782:	61bb      	str	r3, [r7, #24]
	uint o=0;
 8009784:	2300      	movs	r3, #0
 8009786:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint h=0;
 8009788:	2300      	movs	r3, #0
 800978a:	64bb      	str	r3, [r7, #72]	; 0x48
	uint32_t callog;
	float Ca,Lo;
	float Lo_buff=0;
 800978c:	f04f 0300 	mov.w	r3, #0
 8009790:	647b      	str	r3, [r7, #68]	; 0x44
	float sd=0;
 8009792:	f04f 0300 	mov.w	r3, #0
 8009796:	643b      	str	r3, [r7, #64]	; 0x40
	float sd_buff=0;
 8009798:	f04f 0300 	mov.w	r3, #0
 800979c:	63fb      	str	r3, [r7, #60]	; 0x3c
	float sd_cou=0;
 800979e:	f04f 0300 	mov.w	r3, #0
 80097a2:	617b      	str	r3, [r7, #20]
	float sd_slo=0;
 80097a4:	f04f 0300 	mov.w	r3, #0
 80097a8:	63bb      	str	r3, [r7, #56]	; 0x38
	int cao=0;
 80097aa:	2300      	movs	r3, #0
 80097ac:	613b      	str	r3, [r7, #16]
	float fu=0;
 80097ae:	f04f 0300 	mov.w	r3, #0
 80097b2:	60fb      	str	r3, [r7, #12]
	float buff=10000;
 80097b4:	4b9a      	ldr	r3, [pc, #616]	; (8009a20 <log_Cal+0x2b0>)
 80097b6:	637b      	str	r3, [r7, #52]	; 0x34


	o=39;
 80097b8:	2327      	movs	r3, #39	; 0x27
 80097ba:	64fb      	str	r3, [r7, #76]	; 0x4c
//			d++;
//		}
//		callog_adress+= 0x04;
//	}

	callog_adress = start_adress_sector7;
 80097bc:	4b99      	ldr	r3, [pc, #612]	; (8009a24 <log_Cal+0x2b4>)
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	4a99      	ldr	r2, [pc, #612]	; (8009a28 <log_Cal+0x2b8>)
 80097c2:	6013      	str	r3, [r2, #0]
	loadlog_adress = start_adress_sector9;
 80097c4:	4b99      	ldr	r3, [pc, #612]	; (8009a2c <log_Cal+0x2bc>)
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	4a99      	ldr	r2, [pc, #612]	; (8009a30 <log_Cal+0x2c0>)
 80097ca:	6013      	str	r3, [r2, #0]
	while(1){
		Lo=*(float*)loadlog_adress-Lo_buff;
 80097cc:	4b98      	ldr	r3, [pc, #608]	; (8009a30 <log_Cal+0x2c0>)
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	ed93 7a00 	vldr	s14, [r3]
 80097d4:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80097d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80097dc:	edc7 7a02 	vstr	s15, [r7, #8]
		Ca=*(float*)callog_adress;
 80097e0:	4b91      	ldr	r3, [pc, #580]	; (8009a28 <log_Cal+0x2b8>)
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	607b      	str	r3, [r7, #4]

		if(isnan(Ca) != 0)break;
 80097e8:	ed97 7a01 	vldr	s14, [r7, #4]
 80097ec:	edd7 7a01 	vldr	s15, [r7, #4]
 80097f0:	eeb4 7a67 	vcmp.f32	s14, s15
 80097f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097f8:	d65e      	bvs.n	80098b8 <log_Cal+0x148>
		Lo_buff += Lo;
 80097fa:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 80097fe:	edd7 7a02 	vldr	s15, [r7, #8]
 8009802:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009806:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
		if(i==work_ram[o]){
 800980a:	4a8a      	ldr	r2, [pc, #552]	; (8009a34 <log_Cal+0x2c4>)
 800980c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800980e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009812:	461a      	mov	r2, r3
 8009814:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009816:	4293      	cmp	r3, r2
 8009818:	d11d      	bne.n	8009856 <log_Cal+0xe6>
			for(int j=i; j>=i-10;j--){
 800981a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800981c:	633b      	str	r3, [r7, #48]	; 0x30
 800981e:	e010      	b.n	8009842 <log_Cal+0xd2>
				secondsp[j]=logsecond_Speed(1500);
 8009820:	ed9f 0b7d 	vldr	d0, [pc, #500]	; 8009a18 <log_Cal+0x2a8>
 8009824:	f7ff fd9c 	bl	8009360 <logsecond_Speed>
 8009828:	ee07 0a90 	vmov	s15, r0
 800982c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009830:	4a81      	ldr	r2, [pc, #516]	; (8009a38 <log_Cal+0x2c8>)
 8009832:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009834:	009b      	lsls	r3, r3, #2
 8009836:	4413      	add	r3, r2
 8009838:	edc3 7a00 	vstr	s15, [r3]
			for(int j=i; j>=i-10;j--){
 800983c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800983e:	3b01      	subs	r3, #1
 8009840:	633b      	str	r3, [r7, #48]	; 0x30
 8009842:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009844:	f1a3 020a 	sub.w	r2, r3, #10
 8009848:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800984a:	429a      	cmp	r2, r3
 800984c:	d9e8      	bls.n	8009820 <log_Cal+0xb0>
			}
			o++;
 800984e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009850:	3301      	adds	r3, #1
 8009852:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009854:	e019      	b.n	800988a <log_Cal+0x11a>
//		}else secondsp[i]= logsecond_Speed(Lo/(Ca*(Lo/(double)work_ram[26])));
		}else secondsp[i]= logsecond_Speed(Lo/Ca);
 8009856:	ed97 7a02 	vldr	s14, [r7, #8]
 800985a:	edd7 7a01 	vldr	s15, [r7, #4]
 800985e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8009862:	ee16 0a90 	vmov	r0, s13
 8009866:	f7fe fda7 	bl	80083b8 <__aeabi_f2d>
 800986a:	4603      	mov	r3, r0
 800986c:	460c      	mov	r4, r1
 800986e:	ec44 3b10 	vmov	d0, r3, r4
 8009872:	f7ff fd75 	bl	8009360 <logsecond_Speed>
 8009876:	ee07 0a90 	vmov	s15, r0
 800987a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800987e:	4a6e      	ldr	r2, [pc, #440]	; (8009a38 <log_Cal+0x2c8>)
 8009880:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009882:	009b      	lsls	r3, r3, #2
 8009884:	4413      	add	r3, r2
 8009886:	edc3 7a00 	vstr	s15, [r3]
//		loada[i] = loada[i-1]+Lo;
		second_load[i] = Lo;
 800988a:	4a6c      	ldr	r2, [pc, #432]	; (8009a3c <log_Cal+0x2cc>)
 800988c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800988e:	009b      	lsls	r3, r3, #2
 8009890:	4413      	add	r3, r2
 8009892:	68ba      	ldr	r2, [r7, #8]
 8009894:	601a      	str	r2, [r3, #0]
		callog_adress+= 0x04;
 8009896:	4b64      	ldr	r3, [pc, #400]	; (8009a28 <log_Cal+0x2b8>)
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	3304      	adds	r3, #4
 800989c:	4a62      	ldr	r2, [pc, #392]	; (8009a28 <log_Cal+0x2b8>)
 800989e:	6013      	str	r3, [r2, #0]
		loadlog_adress+= 0x04;
 80098a0:	4b63      	ldr	r3, [pc, #396]	; (8009a30 <log_Cal+0x2c0>)
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	3304      	adds	r3, #4
 80098a6:	4a62      	ldr	r2, [pc, #392]	; (8009a30 <log_Cal+0x2c0>)
 80098a8:	6013      	str	r3, [r2, #0]
		LED(2);
 80098aa:	2002      	movs	r0, #2
 80098ac:	f002 faae 	bl	800be0c <LED>
		i++;
 80098b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80098b2:	3301      	adds	r3, #1
 80098b4:	657b      	str	r3, [r7, #84]	; 0x54
		Lo=*(float*)loadlog_adress-Lo_buff;
 80098b6:	e789      	b.n	80097cc <log_Cal+0x5c>
		if(isnan(Ca) != 0)break;
 80098b8:	bf00      	nop

	}

	for(int s=i-1;s>=0;s--){
 80098ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80098bc:	3b01      	subs	r3, #1
 80098be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80098c0:	e0a1      	b.n	8009a06 <log_Cal+0x296>
		if(buff < secondsp[s]){
 80098c2:	4a5d      	ldr	r2, [pc, #372]	; (8009a38 <log_Cal+0x2c8>)
 80098c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098c6:	009b      	lsls	r3, r3, #2
 80098c8:	4413      	add	r3, r2
 80098ca:	edd3 7a00 	vldr	s15, [r3]
 80098ce:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80098d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80098d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098da:	f140 808b 	bpl.w	80099f4 <log_Cal+0x284>
			if(buff>=2500 && secondsp[s]>=5000){
 80098de:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80098e2:	ed9f 7a57 	vldr	s14, [pc, #348]	; 8009a40 <log_Cal+0x2d0>
 80098e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80098ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098ee:	db2f      	blt.n	8009950 <log_Cal+0x1e0>
 80098f0:	4a51      	ldr	r2, [pc, #324]	; (8009a38 <log_Cal+0x2c8>)
 80098f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098f4:	009b      	lsls	r3, r3, #2
 80098f6:	4413      	add	r3, r2
 80098f8:	edd3 7a00 	vldr	s15, [r3]
 80098fc:	ed9f 7a51 	vldr	s14, [pc, #324]	; 8009a44 <log_Cal+0x2d4>
 8009900:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009904:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009908:	db22      	blt.n	8009950 <log_Cal+0x1e0>
				for( h=0 ;h<=5;h++){
 800990a:	2300      	movs	r3, #0
 800990c:	64bb      	str	r3, [r7, #72]	; 0x48
 800990e:	e019      	b.n	8009944 <log_Cal+0x1d4>
					if(secondsp[s-h] < buff)break;
 8009910:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009912:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009914:	1ad3      	subs	r3, r2, r3
 8009916:	4a48      	ldr	r2, [pc, #288]	; (8009a38 <log_Cal+0x2c8>)
 8009918:	009b      	lsls	r3, r3, #2
 800991a:	4413      	add	r3, r2
 800991c:	edd3 7a00 	vldr	s15, [r3]
 8009920:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8009924:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009928:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800992c:	dc0e      	bgt.n	800994c <log_Cal+0x1dc>
					secondsp[s-h] = buff;
 800992e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009930:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009932:	1ad3      	subs	r3, r2, r3
 8009934:	4a40      	ldr	r2, [pc, #256]	; (8009a38 <log_Cal+0x2c8>)
 8009936:	009b      	lsls	r3, r3, #2
 8009938:	4413      	add	r3, r2
 800993a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800993c:	601a      	str	r2, [r3, #0]
				for( h=0 ;h<=5;h++){
 800993e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009940:	3301      	adds	r3, #1
 8009942:	64bb      	str	r3, [r7, #72]	; 0x48
 8009944:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009946:	2b05      	cmp	r3, #5
 8009948:	d9e2      	bls.n	8009910 <log_Cal+0x1a0>
			if(buff>=2500 && secondsp[s]>=5000){
 800994a:	e04f      	b.n	80099ec <log_Cal+0x27c>
					if(secondsp[s-h] < buff)break;
 800994c:	bf00      	nop
			if(buff>=2500 && secondsp[s]>=5000){
 800994e:	e04d      	b.n	80099ec <log_Cal+0x27c>

				}
			}else if(buff>=2500){
 8009950:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8009954:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8009a40 <log_Cal+0x2d0>
 8009958:	eef4 7ac7 	vcmpe.f32	s15, s14
 800995c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009960:	db20      	blt.n	80099a4 <log_Cal+0x234>
				for( h=0 ;h<=5;h++){
 8009962:	2300      	movs	r3, #0
 8009964:	64bb      	str	r3, [r7, #72]	; 0x48
 8009966:	e019      	b.n	800999c <log_Cal+0x22c>
					if(secondsp[s-h] < buff)break;
 8009968:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800996a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800996c:	1ad3      	subs	r3, r2, r3
 800996e:	4a32      	ldr	r2, [pc, #200]	; (8009a38 <log_Cal+0x2c8>)
 8009970:	009b      	lsls	r3, r3, #2
 8009972:	4413      	add	r3, r2
 8009974:	edd3 7a00 	vldr	s15, [r3]
 8009978:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800997c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009980:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009984:	dc2f      	bgt.n	80099e6 <log_Cal+0x276>
					secondsp[s-h] = buff;
 8009986:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009988:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800998a:	1ad3      	subs	r3, r2, r3
 800998c:	4a2a      	ldr	r2, [pc, #168]	; (8009a38 <log_Cal+0x2c8>)
 800998e:	009b      	lsls	r3, r3, #2
 8009990:	4413      	add	r3, r2
 8009992:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009994:	601a      	str	r2, [r3, #0]
				for( h=0 ;h<=5;h++){
 8009996:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009998:	3301      	adds	r3, #1
 800999a:	64bb      	str	r3, [r7, #72]	; 0x48
 800999c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800999e:	2b05      	cmp	r3, #5
 80099a0:	d9e2      	bls.n	8009968 <log_Cal+0x1f8>
 80099a2:	e023      	b.n	80099ec <log_Cal+0x27c>

				}
			}else {//if(buff<=3000 && secondsp[s]>=5000){
				for( h=0 ;h<=5;h++){
 80099a4:	2300      	movs	r3, #0
 80099a6:	64bb      	str	r3, [r7, #72]	; 0x48
 80099a8:	e019      	b.n	80099de <log_Cal+0x26e>
					if(secondsp[s-h] < buff)break;
 80099aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80099ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80099ae:	1ad3      	subs	r3, r2, r3
 80099b0:	4a21      	ldr	r2, [pc, #132]	; (8009a38 <log_Cal+0x2c8>)
 80099b2:	009b      	lsls	r3, r3, #2
 80099b4:	4413      	add	r3, r2
 80099b6:	edd3 7a00 	vldr	s15, [r3]
 80099ba:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80099be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80099c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80099c6:	dc10      	bgt.n	80099ea <log_Cal+0x27a>
					secondsp[s-h] = buff;
 80099c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80099ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80099cc:	1ad3      	subs	r3, r2, r3
 80099ce:	4a1a      	ldr	r2, [pc, #104]	; (8009a38 <log_Cal+0x2c8>)
 80099d0:	009b      	lsls	r3, r3, #2
 80099d2:	4413      	add	r3, r2
 80099d4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80099d6:	601a      	str	r2, [r3, #0]
				for( h=0 ;h<=5;h++){
 80099d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80099da:	3301      	adds	r3, #1
 80099dc:	64bb      	str	r3, [r7, #72]	; 0x48
 80099de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80099e0:	2b05      	cmp	r3, #5
 80099e2:	d9e2      	bls.n	80099aa <log_Cal+0x23a>
 80099e4:	e002      	b.n	80099ec <log_Cal+0x27c>
					if(secondsp[s-h] < buff)break;
 80099e6:	bf00      	nop
 80099e8:	e000      	b.n	80099ec <log_Cal+0x27c>
					if(secondsp[s-h] < buff)break;
 80099ea:	bf00      	nop
//					if(secondsp[s-h] < buff)break;
//					secondsp[s-h] = buff;
//
//				}
//			}
			s=s-h;
 80099ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80099ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80099f0:	1ad3      	subs	r3, r2, r3
 80099f2:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
		buff = secondsp[s];
 80099f4:	4a10      	ldr	r2, [pc, #64]	; (8009a38 <log_Cal+0x2c8>)
 80099f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099f8:	009b      	lsls	r3, r3, #2
 80099fa:	4413      	add	r3, r2
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	637b      	str	r3, [r7, #52]	; 0x34
	for(int s=i-1;s>=0;s--){
 8009a00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a02:	3b01      	subs	r3, #1
 8009a04:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009a06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	f6bf af5a 	bge.w	80098c2 <log_Cal+0x152>
	}


	for(int s=i-2;s>=0;s--){
 8009a0e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009a10:	3b02      	subs	r3, #2
 8009a12:	62bb      	str	r3, [r7, #40]	; 0x28
 8009a14:	e077      	b.n	8009b06 <log_Cal+0x396>
 8009a16:	bf00      	nop
 8009a18:	00000000 	.word	0x00000000
 8009a1c:	40977000 	.word	0x40977000
 8009a20:	461c4000 	.word	0x461c4000
 8009a24:	08015c88 	.word	0x08015c88
 8009a28:	2000c2d4 	.word	0x2000c2d4
 8009a2c:	08015c90 	.word	0x08015c90
 8009a30:	2000c2dc 	.word	0x2000c2dc
 8009a34:	2000c300 	.word	0x2000c300
 8009a38:	20000210 	.word	0x20000210
 8009a3c:	20006160 	.word	0x20006160
 8009a40:	451c4000 	.word	0x451c4000
 8009a44:	459c4000 	.word	0x459c4000
		Lo=second_load[s];
 8009a48:	4a9e      	ldr	r2, [pc, #632]	; (8009cc4 <log_Cal+0x554>)
 8009a4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a4c:	009b      	lsls	r3, r3, #2
 8009a4e:	4413      	add	r3, r2
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	60bb      	str	r3, [r7, #8]
	//	Lo_buff -= Lo;
//		printf("%lf\r\n",Lo);
//		HAL_Delay(10);
		if((secondsp[s-1] - secondsp[s])/(Lo/(double)work_ram[26])>Decm)secondsp[s-1]=Decm*Lo+secondsp[s];
 8009a54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a56:	3b01      	subs	r3, #1
 8009a58:	4a9b      	ldr	r2, [pc, #620]	; (8009cc8 <log_Cal+0x558>)
 8009a5a:	009b      	lsls	r3, r3, #2
 8009a5c:	4413      	add	r3, r2
 8009a5e:	ed93 7a00 	vldr	s14, [r3]
 8009a62:	4a99      	ldr	r2, [pc, #612]	; (8009cc8 <log_Cal+0x558>)
 8009a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a66:	009b      	lsls	r3, r3, #2
 8009a68:	4413      	add	r3, r2
 8009a6a:	edd3 7a00 	vldr	s15, [r3]
 8009a6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009a72:	ee17 0a90 	vmov	r0, s15
 8009a76:	f7fe fc9f 	bl	80083b8 <__aeabi_f2d>
 8009a7a:	4604      	mov	r4, r0
 8009a7c:	460d      	mov	r5, r1
 8009a7e:	68b8      	ldr	r0, [r7, #8]
 8009a80:	f7fe fc9a 	bl	80083b8 <__aeabi_f2d>
 8009a84:	4680      	mov	r8, r0
 8009a86:	4689      	mov	r9, r1
 8009a88:	4b90      	ldr	r3, [pc, #576]	; (8009ccc <log_Cal+0x55c>)
 8009a8a:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	f7fe fc71 	bl	8008374 <__aeabi_ui2d>
 8009a92:	4602      	mov	r2, r0
 8009a94:	460b      	mov	r3, r1
 8009a96:	4640      	mov	r0, r8
 8009a98:	4649      	mov	r1, r9
 8009a9a:	f7fe fe0f 	bl	80086bc <__aeabi_ddiv>
 8009a9e:	4602      	mov	r2, r0
 8009aa0:	460b      	mov	r3, r1
 8009aa2:	4620      	mov	r0, r4
 8009aa4:	4629      	mov	r1, r5
 8009aa6:	f7fe fe09 	bl	80086bc <__aeabi_ddiv>
 8009aaa:	4603      	mov	r3, r0
 8009aac:	460c      	mov	r4, r1
 8009aae:	4625      	mov	r5, r4
 8009ab0:	461c      	mov	r4, r3
 8009ab2:	4b87      	ldr	r3, [pc, #540]	; (8009cd0 <log_Cal+0x560>)
 8009ab4:	881b      	ldrh	r3, [r3, #0]
 8009ab6:	4618      	mov	r0, r3
 8009ab8:	f7fe fc6c 	bl	8008394 <__aeabi_i2d>
 8009abc:	4602      	mov	r2, r0
 8009abe:	460b      	mov	r3, r1
 8009ac0:	4620      	mov	r0, r4
 8009ac2:	4629      	mov	r1, r5
 8009ac4:	f7fe ff60 	bl	8008988 <__aeabi_dcmpgt>
 8009ac8:	4603      	mov	r3, r0
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d018      	beq.n	8009b00 <log_Cal+0x390>
 8009ace:	4b80      	ldr	r3, [pc, #512]	; (8009cd0 <log_Cal+0x560>)
 8009ad0:	881b      	ldrh	r3, [r3, #0]
 8009ad2:	ee07 3a90 	vmov	s15, r3
 8009ad6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009ada:	edd7 7a02 	vldr	s15, [r7, #8]
 8009ade:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009ae2:	4a79      	ldr	r2, [pc, #484]	; (8009cc8 <log_Cal+0x558>)
 8009ae4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ae6:	009b      	lsls	r3, r3, #2
 8009ae8:	4413      	add	r3, r2
 8009aea:	edd3 7a00 	vldr	s15, [r3]
 8009aee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009af0:	3b01      	subs	r3, #1
 8009af2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009af6:	4a74      	ldr	r2, [pc, #464]	; (8009cc8 <log_Cal+0x558>)
 8009af8:	009b      	lsls	r3, r3, #2
 8009afa:	4413      	add	r3, r2
 8009afc:	edc3 7a00 	vstr	s15, [r3]
	for(int s=i-2;s>=0;s--){
 8009b00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b02:	3b01      	subs	r3, #1
 8009b04:	62bb      	str	r3, [r7, #40]	; 0x28
 8009b06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	da9d      	bge.n	8009a48 <log_Cal+0x2d8>
	}

	for(int s=1;s<=i;s++){
 8009b0c:	2301      	movs	r3, #1
 8009b0e:	627b      	str	r3, [r7, #36]	; 0x24
 8009b10:	e05e      	b.n	8009bd0 <log_Cal+0x460>
		Lo=second_load[s];
 8009b12:	4a6c      	ldr	r2, [pc, #432]	; (8009cc4 <log_Cal+0x554>)
 8009b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b16:	009b      	lsls	r3, r3, #2
 8009b18:	4413      	add	r3, r2
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	60bb      	str	r3, [r7, #8]
		//Lo_buff += Lo;
		if((secondsp[s] - secondsp[s-1])/(Lo/(double)work_ram[26])>Accm)secondsp[s]=Accm*Lo+secondsp[s-1];
 8009b1e:	4a6a      	ldr	r2, [pc, #424]	; (8009cc8 <log_Cal+0x558>)
 8009b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b22:	009b      	lsls	r3, r3, #2
 8009b24:	4413      	add	r3, r2
 8009b26:	ed93 7a00 	vldr	s14, [r3]
 8009b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b2c:	3b01      	subs	r3, #1
 8009b2e:	4a66      	ldr	r2, [pc, #408]	; (8009cc8 <log_Cal+0x558>)
 8009b30:	009b      	lsls	r3, r3, #2
 8009b32:	4413      	add	r3, r2
 8009b34:	edd3 7a00 	vldr	s15, [r3]
 8009b38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009b3c:	ee17 0a90 	vmov	r0, s15
 8009b40:	f7fe fc3a 	bl	80083b8 <__aeabi_f2d>
 8009b44:	4604      	mov	r4, r0
 8009b46:	460d      	mov	r5, r1
 8009b48:	68b8      	ldr	r0, [r7, #8]
 8009b4a:	f7fe fc35 	bl	80083b8 <__aeabi_f2d>
 8009b4e:	4680      	mov	r8, r0
 8009b50:	4689      	mov	r9, r1
 8009b52:	4b5e      	ldr	r3, [pc, #376]	; (8009ccc <log_Cal+0x55c>)
 8009b54:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8009b56:	4618      	mov	r0, r3
 8009b58:	f7fe fc0c 	bl	8008374 <__aeabi_ui2d>
 8009b5c:	4602      	mov	r2, r0
 8009b5e:	460b      	mov	r3, r1
 8009b60:	4640      	mov	r0, r8
 8009b62:	4649      	mov	r1, r9
 8009b64:	f7fe fdaa 	bl	80086bc <__aeabi_ddiv>
 8009b68:	4602      	mov	r2, r0
 8009b6a:	460b      	mov	r3, r1
 8009b6c:	4620      	mov	r0, r4
 8009b6e:	4629      	mov	r1, r5
 8009b70:	f7fe fda4 	bl	80086bc <__aeabi_ddiv>
 8009b74:	4603      	mov	r3, r0
 8009b76:	460c      	mov	r4, r1
 8009b78:	4625      	mov	r5, r4
 8009b7a:	461c      	mov	r4, r3
 8009b7c:	4b55      	ldr	r3, [pc, #340]	; (8009cd4 <log_Cal+0x564>)
 8009b7e:	881b      	ldrh	r3, [r3, #0]
 8009b80:	4618      	mov	r0, r3
 8009b82:	f7fe fc07 	bl	8008394 <__aeabi_i2d>
 8009b86:	4602      	mov	r2, r0
 8009b88:	460b      	mov	r3, r1
 8009b8a:	4620      	mov	r0, r4
 8009b8c:	4629      	mov	r1, r5
 8009b8e:	f7fe fefb 	bl	8008988 <__aeabi_dcmpgt>
 8009b92:	4603      	mov	r3, r0
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d018      	beq.n	8009bca <log_Cal+0x45a>
 8009b98:	4b4e      	ldr	r3, [pc, #312]	; (8009cd4 <log_Cal+0x564>)
 8009b9a:	881b      	ldrh	r3, [r3, #0]
 8009b9c:	ee07 3a90 	vmov	s15, r3
 8009ba0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009ba4:	edd7 7a02 	vldr	s15, [r7, #8]
 8009ba8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bae:	3b01      	subs	r3, #1
 8009bb0:	4a45      	ldr	r2, [pc, #276]	; (8009cc8 <log_Cal+0x558>)
 8009bb2:	009b      	lsls	r3, r3, #2
 8009bb4:	4413      	add	r3, r2
 8009bb6:	edd3 7a00 	vldr	s15, [r3]
 8009bba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009bbe:	4a42      	ldr	r2, [pc, #264]	; (8009cc8 <log_Cal+0x558>)
 8009bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bc2:	009b      	lsls	r3, r3, #2
 8009bc4:	4413      	add	r3, r2
 8009bc6:	edc3 7a00 	vstr	s15, [r3]
	for(int s=1;s<=i;s++){
 8009bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bcc:	3301      	adds	r3, #1
 8009bce:	627b      	str	r3, [r7, #36]	; 0x24
 8009bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bd2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009bd4:	429a      	cmp	r2, r3
 8009bd6:	d29c      	bcs.n	8009b12 <log_Cal+0x3a2>

	}
	for(int s=0;s<=i;s++){
 8009bd8:	2300      	movs	r3, #0
 8009bda:	623b      	str	r3, [r7, #32]
 8009bdc:	e06b      	b.n	8009cb6 <log_Cal+0x546>
		if(secondsp[s+1]>=secondsp[s]){
 8009bde:	6a3b      	ldr	r3, [r7, #32]
 8009be0:	3301      	adds	r3, #1
 8009be2:	4a39      	ldr	r2, [pc, #228]	; (8009cc8 <log_Cal+0x558>)
 8009be4:	009b      	lsls	r3, r3, #2
 8009be6:	4413      	add	r3, r2
 8009be8:	ed93 7a00 	vldr	s14, [r3]
 8009bec:	4a36      	ldr	r2, [pc, #216]	; (8009cc8 <log_Cal+0x558>)
 8009bee:	6a3b      	ldr	r3, [r7, #32]
 8009bf0:	009b      	lsls	r3, r3, #2
 8009bf2:	4413      	add	r3, r2
 8009bf4:	edd3 7a00 	vldr	s15, [r3]
 8009bf8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009bfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c00:	db17      	blt.n	8009c32 <log_Cal+0x4c2>
			if(sd_buff==0)sd = secondsp[s];
 8009c02:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8009c06:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009c0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c0e:	d105      	bne.n	8009c1c <log_Cal+0x4ac>
 8009c10:	4a2d      	ldr	r2, [pc, #180]	; (8009cc8 <log_Cal+0x558>)
 8009c12:	6a3b      	ldr	r3, [r7, #32]
 8009c14:	009b      	lsls	r3, r3, #2
 8009c16:	4413      	add	r3, r2
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	643b      	str	r3, [r7, #64]	; 0x40
			sd_buff++;
 8009c1c:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8009c20:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009c24:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009c28:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
			sd_slo= 0;
 8009c2c:	f04f 0300 	mov.w	r3, #0
 8009c30:	63bb      	str	r3, [r7, #56]	; 0x38

		}
		if(secondsp[s+1]<=secondsp[s]){
 8009c32:	6a3b      	ldr	r3, [r7, #32]
 8009c34:	3301      	adds	r3, #1
 8009c36:	4a24      	ldr	r2, [pc, #144]	; (8009cc8 <log_Cal+0x558>)
 8009c38:	009b      	lsls	r3, r3, #2
 8009c3a:	4413      	add	r3, r2
 8009c3c:	ed93 7a00 	vldr	s14, [r3]
 8009c40:	4a21      	ldr	r2, [pc, #132]	; (8009cc8 <log_Cal+0x558>)
 8009c42:	6a3b      	ldr	r3, [r7, #32]
 8009c44:	009b      	lsls	r3, r3, #2
 8009c46:	4413      	add	r3, r2
 8009c48:	edd3 7a00 	vldr	s15, [r3]
 8009c4c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009c50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c54:	d82c      	bhi.n	8009cb0 <log_Cal+0x540>

			if(sd_buff <= 5 && sd_slo==0) speed_sloow(s-sd_buff,s,sd);
 8009c56:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8009c5a:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8009c5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009c62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c66:	d818      	bhi.n	8009c9a <log_Cal+0x52a>
 8009c68:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8009c6c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009c70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c74:	d111      	bne.n	8009c9a <log_Cal+0x52a>
 8009c76:	6a3b      	ldr	r3, [r7, #32]
 8009c78:	ee07 3a90 	vmov	s15, r3
 8009c7c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009c80:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8009c84:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009c88:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009c8c:	ed97 0a10 	vldr	s0, [r7, #64]	; 0x40
 8009c90:	6a39      	ldr	r1, [r7, #32]
 8009c92:	ee17 0a90 	vmov	r0, s15
 8009c96:	f7ff f999 	bl	8008fcc <speed_sloow>
			sd_slo++;
 8009c9a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8009c9e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009ca2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009ca6:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
			sd_buff= 0;
 8009caa:	f04f 0300 	mov.w	r3, #0
 8009cae:	63fb      	str	r3, [r7, #60]	; 0x3c
	for(int s=0;s<=i;s++){
 8009cb0:	6a3b      	ldr	r3, [r7, #32]
 8009cb2:	3301      	adds	r3, #1
 8009cb4:	623b      	str	r3, [r7, #32]
 8009cb6:	6a3b      	ldr	r3, [r7, #32]
 8009cb8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009cba:	429a      	cmp	r2, r3
 8009cbc:	d28f      	bcs.n	8009bde <log_Cal+0x46e>

		}
	}
	for(int s=i;s>=0;s--){
 8009cbe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009cc0:	61fb      	str	r3, [r7, #28]
 8009cc2:	e075      	b.n	8009db0 <log_Cal+0x640>
 8009cc4:	20006160 	.word	0x20006160
 8009cc8:	20000210 	.word	0x20000210
 8009ccc:	2000c300 	.word	0x2000c300
 8009cd0:	2000c2fa 	.word	0x2000c2fa
 8009cd4:	2000c2fc 	.word	0x2000c2fc
		if(secondsp[s-1]>=secondsp[s]){
 8009cd8:	69fb      	ldr	r3, [r7, #28]
 8009cda:	3b01      	subs	r3, #1
 8009cdc:	4a5f      	ldr	r2, [pc, #380]	; (8009e5c <log_Cal+0x6ec>)
 8009cde:	009b      	lsls	r3, r3, #2
 8009ce0:	4413      	add	r3, r2
 8009ce2:	ed93 7a00 	vldr	s14, [r3]
 8009ce6:	4a5d      	ldr	r2, [pc, #372]	; (8009e5c <log_Cal+0x6ec>)
 8009ce8:	69fb      	ldr	r3, [r7, #28]
 8009cea:	009b      	lsls	r3, r3, #2
 8009cec:	4413      	add	r3, r2
 8009cee:	edd3 7a00 	vldr	s15, [r3]
 8009cf2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009cf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cfa:	db17      	blt.n	8009d2c <log_Cal+0x5bc>
			if(sd_buff==0)sd = secondsp[s];
 8009cfc:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8009d00:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009d04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d08:	d105      	bne.n	8009d16 <log_Cal+0x5a6>
 8009d0a:	4a54      	ldr	r2, [pc, #336]	; (8009e5c <log_Cal+0x6ec>)
 8009d0c:	69fb      	ldr	r3, [r7, #28]
 8009d0e:	009b      	lsls	r3, r3, #2
 8009d10:	4413      	add	r3, r2
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	643b      	str	r3, [r7, #64]	; 0x40
			sd_buff++;
 8009d16:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8009d1a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009d1e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009d22:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
			sd_slo= 0;
 8009d26:	f04f 0300 	mov.w	r3, #0
 8009d2a:	63bb      	str	r3, [r7, #56]	; 0x38

		}
		if(secondsp[s-1]<=secondsp[s]){
 8009d2c:	69fb      	ldr	r3, [r7, #28]
 8009d2e:	3b01      	subs	r3, #1
 8009d30:	4a4a      	ldr	r2, [pc, #296]	; (8009e5c <log_Cal+0x6ec>)
 8009d32:	009b      	lsls	r3, r3, #2
 8009d34:	4413      	add	r3, r2
 8009d36:	ed93 7a00 	vldr	s14, [r3]
 8009d3a:	4a48      	ldr	r2, [pc, #288]	; (8009e5c <log_Cal+0x6ec>)
 8009d3c:	69fb      	ldr	r3, [r7, #28]
 8009d3e:	009b      	lsls	r3, r3, #2
 8009d40:	4413      	add	r3, r2
 8009d42:	edd3 7a00 	vldr	s15, [r3]
 8009d46:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009d4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d4e:	d82c      	bhi.n	8009daa <log_Cal+0x63a>

			if(sd_buff <=  5 && sd_slo==0) speed_sloow(s,s+sd_buff,sd);
 8009d50:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8009d54:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8009d58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009d5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d60:	d818      	bhi.n	8009d94 <log_Cal+0x624>
 8009d62:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8009d66:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009d6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d6e:	d111      	bne.n	8009d94 <log_Cal+0x624>
 8009d70:	69fb      	ldr	r3, [r7, #28]
 8009d72:	ee07 3a90 	vmov	s15, r3
 8009d76:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009d7a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8009d7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009d82:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009d86:	ed97 0a10 	vldr	s0, [r7, #64]	; 0x40
 8009d8a:	ee17 1a90 	vmov	r1, s15
 8009d8e:	69f8      	ldr	r0, [r7, #28]
 8009d90:	f7ff f91c 	bl	8008fcc <speed_sloow>
			sd_slo++;
 8009d94:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8009d98:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009d9c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009da0:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
			sd_buff= 0;
 8009da4:	f04f 0300 	mov.w	r3, #0
 8009da8:	63fb      	str	r3, [r7, #60]	; 0x3c
	for(int s=i;s>=0;s--){
 8009daa:	69fb      	ldr	r3, [r7, #28]
 8009dac:	3b01      	subs	r3, #1
 8009dae:	61fb      	str	r3, [r7, #28]
 8009db0:	69fb      	ldr	r3, [r7, #28]
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	da90      	bge.n	8009cd8 <log_Cal+0x568>
//			}
//			s=s-h;
//		}
//		buff = secondsp[s];
//	}
	count_num = i;
 8009db6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009db8:	4a29      	ldr	r2, [pc, #164]	; (8009e60 <log_Cal+0x6f0>)
 8009dba:	6013      	str	r3, [r2, #0]
//		//printf("%d,",s);
//		printf("%f\n\r",mon_speed);
//		HAL_Delay(10);
//		count_num = s;
//	}
	i=0;
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	657b      	str	r3, [r7, #84]	; 0x54
	loadlog_adress = start_adress_sector9;
 8009dc0:	4b28      	ldr	r3, [pc, #160]	; (8009e64 <log_Cal+0x6f4>)
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	4a28      	ldr	r2, [pc, #160]	; (8009e68 <log_Cal+0x6f8>)
 8009dc6:	6013      	str	r3, [r2, #0]
	while(1){
		Lo=*(float*)loadlog_adress;
 8009dc8:	4b27      	ldr	r3, [pc, #156]	; (8009e68 <log_Cal+0x6f8>)
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	60bb      	str	r3, [r7, #8]
		if(isnan(Lo) != 0)break;
 8009dd0:	ed97 7a02 	vldr	s14, [r7, #8]
 8009dd4:	edd7 7a02 	vldr	s15, [r7, #8]
 8009dd8:	eeb4 7a67 	vcmp.f32	s14, s15
 8009ddc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009de0:	d611      	bvs.n	8009e06 <log_Cal+0x696>
		second_load[i] = Lo;
 8009de2:	4a22      	ldr	r2, [pc, #136]	; (8009e6c <log_Cal+0x6fc>)
 8009de4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009de6:	009b      	lsls	r3, r3, #2
 8009de8:	4413      	add	r3, r2
 8009dea:	68ba      	ldr	r2, [r7, #8]
 8009dec:	601a      	str	r2, [r3, #0]
		loadlog_adress+= 0x04;
 8009dee:	4b1e      	ldr	r3, [pc, #120]	; (8009e68 <log_Cal+0x6f8>)
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	3304      	adds	r3, #4
 8009df4:	4a1c      	ldr	r2, [pc, #112]	; (8009e68 <log_Cal+0x6f8>)
 8009df6:	6013      	str	r3, [r2, #0]
		//printf("%lf\r\n",Lo);
		LED(2);
 8009df8:	2002      	movs	r0, #2
 8009dfa:	f002 f807 	bl	800be0c <LED>
		i++;
 8009dfe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009e00:	3301      	adds	r3, #1
 8009e02:	657b      	str	r3, [r7, #84]	; 0x54
		Lo=*(float*)loadlog_adress;
 8009e04:	e7e0      	b.n	8009dc8 <log_Cal+0x658>
		if(isnan(Lo) != 0)break;
 8009e06:	bf00      	nop
		//HAL_Delay(500);

	}

	side_adress = start_adress_sector10;
 8009e08:	4b19      	ldr	r3, [pc, #100]	; (8009e70 <log_Cal+0x700>)
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	4a19      	ldr	r2, [pc, #100]	; (8009e74 <log_Cal+0x704>)
 8009e0e:	6013      	str	r3, [r2, #0]
	while(1){

		cao = *(uint32_t*)side_adress;
 8009e10:	4b18      	ldr	r3, [pc, #96]	; (8009e74 <log_Cal+0x704>)
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	613b      	str	r3, [r7, #16]
		fu =  *(float*)side_adress;
 8009e18:	4b16      	ldr	r3, [pc, #88]	; (8009e74 <log_Cal+0x704>)
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	60fb      	str	r3, [r7, #12]
		if(isnan(fu) != 0)break;
 8009e20:	ed97 7a03 	vldr	s14, [r7, #12]
 8009e24:	edd7 7a03 	vldr	s15, [r7, #12]
 8009e28:	eeb4 7a67 	vcmp.f32	s14, s15
 8009e2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e30:	d60e      	bvs.n	8009e50 <log_Cal+0x6e0>
		correction[d] = cao;
 8009e32:	693b      	ldr	r3, [r7, #16]
 8009e34:	b299      	uxth	r1, r3
 8009e36:	4a10      	ldr	r2, [pc, #64]	; (8009e78 <log_Cal+0x708>)
 8009e38:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009e3a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		d++;
 8009e3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009e40:	3301      	adds	r3, #1
 8009e42:	653b      	str	r3, [r7, #80]	; 0x50
		side_adress+= 0x04;
 8009e44:	4b0b      	ldr	r3, [pc, #44]	; (8009e74 <log_Cal+0x704>)
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	3304      	adds	r3, #4
 8009e4a:	4a0a      	ldr	r2, [pc, #40]	; (8009e74 <log_Cal+0x704>)
 8009e4c:	6013      	str	r3, [r2, #0]
		cao = *(uint32_t*)side_adress;
 8009e4e:	e7df      	b.n	8009e10 <log_Cal+0x6a0>
		if(isnan(fu) != 0)break;
 8009e50:	bf00      	nop
	}
}
 8009e52:	bf00      	nop
 8009e54:	3758      	adds	r7, #88	; 0x58
 8009e56:	46bd      	mov	sp, r7
 8009e58:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8009e5c:	20000210 	.word	0x20000210
 8009e60:	2000c0b8 	.word	0x2000c0b8
 8009e64:	08015c90 	.word	0x08015c90
 8009e68:	2000c2dc 	.word	0x2000c2dc
 8009e6c:	20006160 	.word	0x20006160
 8009e70:	08015c94 	.word	0x08015c94
 8009e74:	2000c2e4 	.word	0x2000c2e4
 8009e78:	2000c0c0 	.word	0x2000c0c0
 8009e7c:	00000000 	.word	0x00000000

08009e80 <second_driv>:
inline void second_driv(float log){
 8009e80:	b5b0      	push	{r4, r5, r7, lr}
 8009e82:	b088      	sub	sp, #32
 8009e84:	af00      	add	r7, sp, #0
 8009e86:	ed87 0a01 	vstr	s0, [r7, #4]
	static  int hu=0;
	static float logbuff2=0;
	static float cale_val=0;
	static uint16_t num=0;
	static uint16_t corr = 0;
	float cale=0;
 8009e8a:	f04f 0300 	mov.w	r3, #0
 8009e8e:	613b      	str	r3, [r7, #16]
	static int frp=0;
	static int frap = 0;
	static int cao=0;
	int cao_d=0;
 8009e90:	2300      	movs	r3, #0
 8009e92:	60fb      	str	r3, [r7, #12]
	int cao_v=10000;
 8009e94:	f242 7310 	movw	r3, #10000	; 0x2710
 8009e98:	61fb      	str	r3, [r7, #28]
	int carr_d=0;
 8009e9a:	2300      	movs	r3, #0
 8009e9c:	61bb      	str	r3, [r7, #24]
	int cou_buff=0;
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	617b      	str	r3, [r7, #20]
	static uint16_t coi=0;
	static int cros=39;

	//float fu=0;
	static uint d=0;
	if(i<=0)corr=correction[0];
 8009ea2:	4b8f      	ldr	r3, [pc, #572]	; (800a0e0 <second_driv+0x260>)
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	dc03      	bgt.n	8009eb2 <second_driv+0x32>
 8009eaa:	4b8e      	ldr	r3, [pc, #568]	; (800a0e4 <second_driv+0x264>)
 8009eac:	881a      	ldrh	r2, [r3, #0]
 8009eae:	4b8e      	ldr	r3, [pc, #568]	; (800a0e8 <second_driv+0x268>)
 8009eb0:	801a      	strh	r2, [r3, #0]
	num++;
 8009eb2:	4b8e      	ldr	r3, [pc, #568]	; (800a0ec <second_driv+0x26c>)
 8009eb4:	881b      	ldrh	r3, [r3, #0]
 8009eb6:	3301      	adds	r3, #1
 8009eb8:	b29a      	uxth	r2, r3
 8009eba:	4b8c      	ldr	r3, [pc, #560]	; (800a0ec <second_driv+0x26c>)
 8009ebc:	801a      	strh	r2, [r3, #0]
	cale_val += calc_angle()*T;
 8009ebe:	f000 fd43 	bl	800a948 <calc_angle>
 8009ec2:	ee10 3a10 	vmov	r3, s0
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	f7fe fa76 	bl	80083b8 <__aeabi_f2d>
 8009ecc:	a37e      	add	r3, pc, #504	; (adr r3, 800a0c8 <second_driv+0x248>)
 8009ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ed2:	f7fe fac9 	bl	8008468 <__aeabi_dmul>
 8009ed6:	4603      	mov	r3, r0
 8009ed8:	460c      	mov	r4, r1
 8009eda:	4625      	mov	r5, r4
 8009edc:	461c      	mov	r4, r3
 8009ede:	4b84      	ldr	r3, [pc, #528]	; (800a0f0 <second_driv+0x270>)
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	4618      	mov	r0, r3
 8009ee4:	f7fe fa68 	bl	80083b8 <__aeabi_f2d>
 8009ee8:	4602      	mov	r2, r0
 8009eea:	460b      	mov	r3, r1
 8009eec:	4620      	mov	r0, r4
 8009eee:	4629      	mov	r1, r5
 8009ef0:	f7fe f904 	bl	80080fc <__adddf3>
 8009ef4:	4603      	mov	r3, r0
 8009ef6:	460c      	mov	r4, r1
 8009ef8:	4618      	mov	r0, r3
 8009efa:	4621      	mov	r1, r4
 8009efc:	f7fe fd8c 	bl	8008a18 <__aeabi_d2f>
 8009f00:	4602      	mov	r2, r0
 8009f02:	4b7b      	ldr	r3, [pc, #492]	; (800a0f0 <second_driv+0x270>)
 8009f04:	601a      	str	r2, [r3, #0]

	logbuff = logbuff+ log;
 8009f06:	4b7b      	ldr	r3, [pc, #492]	; (800a0f4 <second_driv+0x274>)
 8009f08:	ed93 7a00 	vldr	s14, [r3]
 8009f0c:	edd7 7a01 	vldr	s15, [r7, #4]
 8009f10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009f14:	4b77      	ldr	r3, [pc, #476]	; (800a0f4 <second_driv+0x274>)
 8009f16:	edc3 7a00 	vstr	s15, [r3]
	logbuff2 = logbuff2 + log;
 8009f1a:	4b77      	ldr	r3, [pc, #476]	; (800a0f8 <second_driv+0x278>)
 8009f1c:	ed93 7a00 	vldr	s14, [r3]
 8009f20:	edd7 7a01 	vldr	s15, [r7, #4]
 8009f24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009f28:	4b73      	ldr	r3, [pc, #460]	; (800a0f8 <second_driv+0x278>)
 8009f2a:	edc3 7a00 	vstr	s15, [r3]
	if(logbuff2>=10.000){
 8009f2e:	4b72      	ldr	r3, [pc, #456]	; (800a0f8 <second_driv+0x278>)
 8009f30:	edd3 7a00 	vldr	s15, [r3]
 8009f34:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8009f38:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009f3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f40:	db3b      	blt.n	8009fba <second_driv+0x13a>
		log_flag = 1;
 8009f42:	4b6e      	ldr	r3, [pc, #440]	; (800a0fc <second_driv+0x27c>)
 8009f44:	2201      	movs	r2, #1
 8009f46:	701a      	strb	r2, [r3, #0]
		cale = cale_val;
 8009f48:	4b69      	ldr	r3, [pc, #420]	; (800a0f0 <second_driv+0x270>)
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	613b      	str	r3, [r7, #16]
		if((cale_buff-cale)<=0.05 && (cale_buff-cale)>=-0.05 )frp++;//0.005
 8009f4e:	4b6c      	ldr	r3, [pc, #432]	; (800a100 <second_driv+0x280>)
 8009f50:	ed93 7a00 	vldr	s14, [r3]
 8009f54:	edd7 7a04 	vldr	s15, [r7, #16]
 8009f58:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009f5c:	ee17 0a90 	vmov	r0, s15
 8009f60:	f7fe fa2a 	bl	80083b8 <__aeabi_f2d>
 8009f64:	a35a      	add	r3, pc, #360	; (adr r3, 800a0d0 <second_driv+0x250>)
 8009f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f6a:	f7fe fcf9 	bl	8008960 <__aeabi_dcmple>
 8009f6e:	4603      	mov	r3, r0
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d017      	beq.n	8009fa4 <second_driv+0x124>
 8009f74:	4b62      	ldr	r3, [pc, #392]	; (800a100 <second_driv+0x280>)
 8009f76:	ed93 7a00 	vldr	s14, [r3]
 8009f7a:	edd7 7a04 	vldr	s15, [r7, #16]
 8009f7e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009f82:	ee17 0a90 	vmov	r0, s15
 8009f86:	f7fe fa17 	bl	80083b8 <__aeabi_f2d>
 8009f8a:	a353      	add	r3, pc, #332	; (adr r3, 800a0d8 <second_driv+0x258>)
 8009f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f90:	f7fe fcf0 	bl	8008974 <__aeabi_dcmpge>
 8009f94:	4603      	mov	r3, r0
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d004      	beq.n	8009fa4 <second_driv+0x124>
 8009f9a:	4b5a      	ldr	r3, [pc, #360]	; (800a104 <second_driv+0x284>)
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	3301      	adds	r3, #1
 8009fa0:	4a58      	ldr	r2, [pc, #352]	; (800a104 <second_driv+0x284>)
 8009fa2:	6013      	str	r3, [r2, #0]
		cale_buff = cale;
 8009fa4:	4a56      	ldr	r2, [pc, #344]	; (800a100 <second_driv+0x280>)
 8009fa6:	693b      	ldr	r3, [r7, #16]
 8009fa8:	6013      	str	r3, [r2, #0]
		cale_val=0;
 8009faa:	4b51      	ldr	r3, [pc, #324]	; (800a0f0 <second_driv+0x270>)
 8009fac:	f04f 0200 	mov.w	r2, #0
 8009fb0:	601a      	str	r2, [r3, #0]
		logbuff2=0;
 8009fb2:	4b51      	ldr	r3, [pc, #324]	; (800a0f8 <second_driv+0x278>)
 8009fb4:	f04f 0200 	mov.w	r2, #0
 8009fb8:	601a      	str	r2, [r3, #0]
	}
	//test = logbuff;
	//driv_fan(speedget);
	if(straight_flag){
 8009fba:	4b53      	ldr	r3, [pc, #332]	; (800a108 <second_driv+0x288>)
 8009fbc:	781b      	ldrb	r3, [r3, #0]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d011      	beq.n	8009fe6 <second_driv+0x166>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009fc8:	4850      	ldr	r0, [pc, #320]	; (800a10c <second_driv+0x28c>)
 8009fca:	f005 fcfd 	bl	800f9c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8009fce:	2200      	movs	r2, #0
 8009fd0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009fd4:	484d      	ldr	r0, [pc, #308]	; (800a10c <second_driv+0x28c>)
 8009fd6:	f005 fcf7 	bl	800f9c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8009fda:	2200      	movs	r2, #0
 8009fdc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009fe0:	484a      	ldr	r0, [pc, #296]	; (800a10c <second_driv+0x28c>)
 8009fe2:	f005 fcf1 	bl	800f9c8 <HAL_GPIO_WritePin>
	}
	//else HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
	if(logbuff >= second_load[i]){
 8009fe6:	4b3e      	ldr	r3, [pc, #248]	; (800a0e0 <second_driv+0x260>)
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	4a49      	ldr	r2, [pc, #292]	; (800a110 <second_driv+0x290>)
 8009fec:	009b      	lsls	r3, r3, #2
 8009fee:	4413      	add	r3, r2
 8009ff0:	ed93 7a00 	vldr	s14, [r3]
 8009ff4:	4b3f      	ldr	r3, [pc, #252]	; (800a0f4 <second_driv+0x274>)
 8009ff6:	edd3 7a00 	vldr	s15, [r3]
 8009ffa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009ffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a002:	f200 80fb 	bhi.w	800a1fc <second_driv+0x37c>
		if(logbuff > second_load[i+1]) i++;
 800a006:	4b36      	ldr	r3, [pc, #216]	; (800a0e0 <second_driv+0x260>)
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	3301      	adds	r3, #1
 800a00c:	4a40      	ldr	r2, [pc, #256]	; (800a110 <second_driv+0x290>)
 800a00e:	009b      	lsls	r3, r3, #2
 800a010:	4413      	add	r3, r2
 800a012:	ed93 7a00 	vldr	s14, [r3]
 800a016:	4b37      	ldr	r3, [pc, #220]	; (800a0f4 <second_driv+0x274>)
 800a018:	edd3 7a00 	vldr	s15, [r3]
 800a01c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a020:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a024:	d504      	bpl.n	800a030 <second_driv+0x1b0>
 800a026:	4b2e      	ldr	r3, [pc, #184]	; (800a0e0 <second_driv+0x260>)
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	3301      	adds	r3, #1
 800a02c:	4a2c      	ldr	r2, [pc, #176]	; (800a0e0 <second_driv+0x260>)
 800a02e:	6013      	str	r3, [r2, #0]

		coi++;
 800a030:	4b38      	ldr	r3, [pc, #224]	; (800a114 <second_driv+0x294>)
 800a032:	881b      	ldrh	r3, [r3, #0]
 800a034:	3301      	adds	r3, #1
 800a036:	b29a      	uxth	r2, r3
 800a038:	4b36      	ldr	r3, [pc, #216]	; (800a114 <second_driv+0x294>)
 800a03a:	801a      	strh	r2, [r3, #0]
		if(secondsp[i]<1500 && count_num > i && maker_flag==1)secondsp[i]=1500;
 800a03c:	4b28      	ldr	r3, [pc, #160]	; (800a0e0 <second_driv+0x260>)
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	4a35      	ldr	r2, [pc, #212]	; (800a118 <second_driv+0x298>)
 800a042:	009b      	lsls	r3, r3, #2
 800a044:	4413      	add	r3, r2
 800a046:	edd3 7a00 	vldr	s15, [r3]
 800a04a:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800a11c <second_driv+0x29c>
 800a04e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a056:	d510      	bpl.n	800a07a <second_driv+0x1fa>
 800a058:	4b31      	ldr	r3, [pc, #196]	; (800a120 <second_driv+0x2a0>)
 800a05a:	681a      	ldr	r2, [r3, #0]
 800a05c:	4b20      	ldr	r3, [pc, #128]	; (800a0e0 <second_driv+0x260>)
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	429a      	cmp	r2, r3
 800a062:	dd0a      	ble.n	800a07a <second_driv+0x1fa>
 800a064:	4b2f      	ldr	r3, [pc, #188]	; (800a124 <second_driv+0x2a4>)
 800a066:	781b      	ldrb	r3, [r3, #0]
 800a068:	2b01      	cmp	r3, #1
 800a06a:	d106      	bne.n	800a07a <second_driv+0x1fa>
 800a06c:	4b1c      	ldr	r3, [pc, #112]	; (800a0e0 <second_driv+0x260>)
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	4a29      	ldr	r2, [pc, #164]	; (800a118 <second_driv+0x298>)
 800a072:	009b      	lsls	r3, r3, #2
 800a074:	4413      	add	r3, r2
 800a076:	4a2c      	ldr	r2, [pc, #176]	; (800a128 <second_driv+0x2a8>)
 800a078:	601a      	str	r2, [r3, #0]
		if(count_num-100 < i || i <= 100){
 800a07a:	4b29      	ldr	r3, [pc, #164]	; (800a120 <second_driv+0x2a0>)
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 800a082:	4b17      	ldr	r3, [pc, #92]	; (800a0e0 <second_driv+0x260>)
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	429a      	cmp	r2, r3
 800a088:	db03      	blt.n	800a092 <second_driv+0x212>
 800a08a:	4b15      	ldr	r3, [pc, #84]	; (800a0e0 <second_driv+0x260>)
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	2b64      	cmp	r3, #100	; 0x64
 800a090:	dc4e      	bgt.n	800a130 <second_driv+0x2b0>
			goal=1;
 800a092:	4b26      	ldr	r3, [pc, #152]	; (800a12c <second_driv+0x2ac>)
 800a094:	2201      	movs	r2, #1
 800a096:	701a      	strb	r2, [r3, #0]
			if(secondsp[i]<1500)secondsp[i]=1500;
 800a098:	4b11      	ldr	r3, [pc, #68]	; (800a0e0 <second_driv+0x260>)
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	4a1e      	ldr	r2, [pc, #120]	; (800a118 <second_driv+0x298>)
 800a09e:	009b      	lsls	r3, r3, #2
 800a0a0:	4413      	add	r3, r2
 800a0a2:	edd3 7a00 	vldr	s15, [r3]
 800a0a6:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800a11c <second_driv+0x29c>
 800a0aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a0ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0b2:	d540      	bpl.n	800a136 <second_driv+0x2b6>
 800a0b4:	4b0a      	ldr	r3, [pc, #40]	; (800a0e0 <second_driv+0x260>)
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	4a17      	ldr	r2, [pc, #92]	; (800a118 <second_driv+0x298>)
 800a0ba:	009b      	lsls	r3, r3, #2
 800a0bc:	4413      	add	r3, r2
 800a0be:	4a1a      	ldr	r2, [pc, #104]	; (800a128 <second_driv+0x2a8>)
 800a0c0:	601a      	str	r2, [r3, #0]
 800a0c2:	e038      	b.n	800a136 <second_driv+0x2b6>
 800a0c4:	f3af 8000 	nop.w
 800a0c8:	d2f1a9fc 	.word	0xd2f1a9fc
 800a0cc:	3f50624d 	.word	0x3f50624d
 800a0d0:	9999999a 	.word	0x9999999a
 800a0d4:	3fa99999 	.word	0x3fa99999
 800a0d8:	9999999a 	.word	0x9999999a
 800a0dc:	bfa99999 	.word	0xbfa99999
 800a0e0:	2000c270 	.word	0x2000c270
 800a0e4:	2000c0c0 	.word	0x2000c0c0
 800a0e8:	2000c274 	.word	0x2000c274
 800a0ec:	2000c276 	.word	0x2000c276
 800a0f0:	2000c278 	.word	0x2000c278
 800a0f4:	2000c27c 	.word	0x2000c27c
 800a0f8:	2000c280 	.word	0x2000c280
 800a0fc:	2000020a 	.word	0x2000020a
 800a100:	2000c284 	.word	0x2000c284
 800a104:	2000c288 	.word	0x2000c288
 800a108:	2000020c 	.word	0x2000020c
 800a10c:	40020000 	.word	0x40020000
 800a110:	20006160 	.word	0x20006160
 800a114:	2000c28c 	.word	0x2000c28c
 800a118:	20000210 	.word	0x20000210
 800a11c:	44bb8000 	.word	0x44bb8000
 800a120:	2000c0b8 	.word	0x2000c0b8
 800a124:	2000c2b0 	.word	0x2000c2b0
 800a128:	44bb8000 	.word	0x44bb8000
 800a12c:	20000008 	.word	0x20000008
		}
		else goal=0;
 800a130:	4b9f      	ldr	r3, [pc, #636]	; (800a3b0 <second_driv+0x530>)
 800a132:	2200      	movs	r2, #0
 800a134:	701a      	strb	r2, [r3, #0]

		Average_speed = secondsp[i];
 800a136:	4b9f      	ldr	r3, [pc, #636]	; (800a3b4 <second_driv+0x534>)
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	4a9f      	ldr	r2, [pc, #636]	; (800a3b8 <second_driv+0x538>)
 800a13c:	009b      	lsls	r3, r3, #2
 800a13e:	4413      	add	r3, r2
 800a140:	edd3 7a00 	vldr	s15, [r3]
 800a144:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a148:	ee17 3a90 	vmov	r3, s15
 800a14c:	b21a      	sxth	r2, r3
 800a14e:	4b9b      	ldr	r3, [pc, #620]	; (800a3bc <second_driv+0x53c>)
 800a150:	801a      	strh	r2, [r3, #0]
		co++;
 800a152:	4b9b      	ldr	r3, [pc, #620]	; (800a3c0 <second_driv+0x540>)
 800a154:	881b      	ldrh	r3, [r3, #0]
 800a156:	3301      	adds	r3, #1
 800a158:	b29a      	uxth	r2, r3
 800a15a:	4b99      	ldr	r3, [pc, #612]	; (800a3c0 <second_driv+0x540>)
 800a15c:	801a      	strh	r2, [r3, #0]
		i++;
 800a15e:	4b95      	ldr	r3, [pc, #596]	; (800a3b4 <second_driv+0x534>)
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	3301      	adds	r3, #1
 800a164:	4a93      	ldr	r2, [pc, #588]	; (800a3b4 <second_driv+0x534>)
 800a166:	6013      	str	r3, [r2, #0]
		cao++;
 800a168:	4b96      	ldr	r3, [pc, #600]	; (800a3c4 <second_driv+0x544>)
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	3301      	adds	r3, #1
 800a16e:	4a95      	ldr	r2, [pc, #596]	; (800a3c4 <second_driv+0x544>)
 800a170:	6013      	str	r3, [r2, #0]
		FLASH_Write_Word_F(actual__callog_adress,cale_val);
 800a172:	4b95      	ldr	r3, [pc, #596]	; (800a3c8 <second_driv+0x548>)
 800a174:	681a      	ldr	r2, [r3, #0]
 800a176:	4b95      	ldr	r3, [pc, #596]	; (800a3cc <second_driv+0x54c>)
 800a178:	edd3 7a00 	vldr	s15, [r3]
 800a17c:	eeb0 0a67 	vmov.f32	s0, s15
 800a180:	4610      	mov	r0, r2
 800a182:	f000 faa3 	bl	800a6cc <FLASH_Write_Word_F>
		FLASH_Write_Word_F(actual__velo_adress,Average_speed);
 800a186:	4b92      	ldr	r3, [pc, #584]	; (800a3d0 <second_driv+0x550>)
 800a188:	681a      	ldr	r2, [r3, #0]
 800a18a:	4b8c      	ldr	r3, [pc, #560]	; (800a3bc <second_driv+0x53c>)
 800a18c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a190:	ee07 3a90 	vmov	s15, r3
 800a194:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a198:	eeb0 0a67 	vmov.f32	s0, s15
 800a19c:	4610      	mov	r0, r2
 800a19e:	f000 fa95 	bl	800a6cc <FLASH_Write_Word_F>
		FLASH_Write_Word_F(plan_velo_adress,speedget);
 800a1a2:	4b8c      	ldr	r3, [pc, #560]	; (800a3d4 <second_driv+0x554>)
 800a1a4:	681a      	ldr	r2, [r3, #0]
 800a1a6:	4b8c      	ldr	r3, [pc, #560]	; (800a3d8 <second_driv+0x558>)
 800a1a8:	edd3 7a00 	vldr	s15, [r3]
 800a1ac:	eeb0 0a67 	vmov.f32	s0, s15
 800a1b0:	4610      	mov	r0, r2
 800a1b2:	f000 fa8b 	bl	800a6cc <FLASH_Write_Word_F>
		plan_velo_adress += 0x04;
 800a1b6:	4b87      	ldr	r3, [pc, #540]	; (800a3d4 <second_driv+0x554>)
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	3304      	adds	r3, #4
 800a1bc:	4a85      	ldr	r2, [pc, #532]	; (800a3d4 <second_driv+0x554>)
 800a1be:	6013      	str	r3, [r2, #0]
		actual__velo_adress += 0x04;
 800a1c0:	4b83      	ldr	r3, [pc, #524]	; (800a3d0 <second_driv+0x550>)
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	3304      	adds	r3, #4
 800a1c6:	4a82      	ldr	r2, [pc, #520]	; (800a3d0 <second_driv+0x550>)
 800a1c8:	6013      	str	r3, [r2, #0]
		actual__callog_adress+= 0x04;
 800a1ca:	4b7f      	ldr	r3, [pc, #508]	; (800a3c8 <second_driv+0x548>)
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	3304      	adds	r3, #4
 800a1d0:	4a7d      	ldr	r2, [pc, #500]	; (800a3c8 <second_driv+0x548>)
 800a1d2:	6013      	str	r3, [r2, #0]
//			//if(abs((corr-i) <= 20) && cao >= 30) straight_flag = true;
//			//if(corr <= i)corr=correction[d+1];
//		}

//		cale_buff = cale;
		if(frp >= 40 || cross_line){
 800a1d4:	4b81      	ldr	r3, [pc, #516]	; (800a3dc <second_driv+0x55c>)
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	2b27      	cmp	r3, #39	; 0x27
 800a1da:	dc03      	bgt.n	800a1e4 <second_driv+0x364>
 800a1dc:	4b80      	ldr	r3, [pc, #512]	; (800a3e0 <second_driv+0x560>)
 800a1de:	781b      	ldrb	r3, [r3, #0]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d008      	beq.n	800a1f6 <second_driv+0x376>
			straight_flag = true;
 800a1e4:	4b7f      	ldr	r3, [pc, #508]	; (800a3e4 <second_driv+0x564>)
 800a1e6:	2201      	movs	r2, #1
 800a1e8:	701a      	strb	r2, [r3, #0]
			frp=30;
 800a1ea:	4b7c      	ldr	r3, [pc, #496]	; (800a3dc <second_driv+0x55c>)
 800a1ec:	221e      	movs	r2, #30
 800a1ee:	601a      	str	r2, [r3, #0]
			frap = 0;
 800a1f0:	4b7d      	ldr	r3, [pc, #500]	; (800a3e8 <second_driv+0x568>)
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	601a      	str	r2, [r3, #0]
		}

		//cale_val=0;
		num=0;
 800a1f6:	4b7d      	ldr	r3, [pc, #500]	; (800a3ec <second_driv+0x56c>)
 800a1f8:	2200      	movs	r2, #0
 800a1fa:	801a      	strh	r2, [r3, #0]
	}
//	if(correc_maker==1 ){
	if(correc_maker==1  && straight_flag == 1){
 800a1fc:	4b7c      	ldr	r3, [pc, #496]	; (800a3f0 <second_driv+0x570>)
 800a1fe:	781b      	ldrb	r3, [r3, #0]
 800a200:	2b01      	cmp	r3, #1
 800a202:	f040 8092 	bne.w	800a32a <second_driv+0x4aa>
 800a206:	4b77      	ldr	r3, [pc, #476]	; (800a3e4 <second_driv+0x564>)
 800a208:	781b      	ldrb	r3, [r3, #0]
 800a20a:	2b01      	cmp	r3, #1
 800a20c:	f040 808d 	bne.w	800a32a <second_driv+0x4aa>

		hu=0;
 800a210:	4b78      	ldr	r3, [pc, #480]	; (800a3f4 <second_driv+0x574>)
 800a212:	2200      	movs	r2, #0
 800a214:	601a      	str	r2, [r3, #0]
		while(1){
			cao = correction[hu];
 800a216:	4b77      	ldr	r3, [pc, #476]	; (800a3f4 <second_driv+0x574>)
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	4a77      	ldr	r2, [pc, #476]	; (800a3f8 <second_driv+0x578>)
 800a21c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a220:	461a      	mov	r2, r3
 800a222:	4b68      	ldr	r3, [pc, #416]	; (800a3c4 <second_driv+0x544>)
 800a224:	601a      	str	r2, [r3, #0]
			if(correction[hu]==0 && hu > 0)break;
 800a226:	4b73      	ldr	r3, [pc, #460]	; (800a3f4 <second_driv+0x574>)
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	4a73      	ldr	r2, [pc, #460]	; (800a3f8 <second_driv+0x578>)
 800a22c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a230:	2b00      	cmp	r3, #0
 800a232:	d103      	bne.n	800a23c <second_driv+0x3bc>
 800a234:	4b6f      	ldr	r3, [pc, #444]	; (800a3f4 <second_driv+0x574>)
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	2b00      	cmp	r3, #0
 800a23a:	dc1a      	bgt.n	800a272 <second_driv+0x3f2>
			cao_d = abs(i-cao);
 800a23c:	4b5d      	ldr	r3, [pc, #372]	; (800a3b4 <second_driv+0x534>)
 800a23e:	681a      	ldr	r2, [r3, #0]
 800a240:	4b60      	ldr	r3, [pc, #384]	; (800a3c4 <second_driv+0x544>)
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	1ad3      	subs	r3, r2, r3
 800a246:	2b00      	cmp	r3, #0
 800a248:	bfb8      	it	lt
 800a24a:	425b      	neglt	r3, r3
 800a24c:	60fb      	str	r3, [r7, #12]

			//if(cao_d<30)break;
			if (cao_v > cao_d){
 800a24e:	69fa      	ldr	r2, [r7, #28]
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	429a      	cmp	r2, r3
 800a254:	dd07      	ble.n	800a266 <second_driv+0x3e6>
				cao_v = cao_d;
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	61fb      	str	r3, [r7, #28]
				cou_buff = cao;
 800a25a:	4b5a      	ldr	r3, [pc, #360]	; (800a3c4 <second_driv+0x544>)
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	617b      	str	r3, [r7, #20]
				carr_d=hu;
 800a260:	4b64      	ldr	r3, [pc, #400]	; (800a3f4 <second_driv+0x574>)
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	61bb      	str	r3, [r7, #24]
			}
			hu++;
 800a266:	4b63      	ldr	r3, [pc, #396]	; (800a3f4 <second_driv+0x574>)
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	3301      	adds	r3, #1
 800a26c:	4a61      	ldr	r2, [pc, #388]	; (800a3f4 <second_driv+0x574>)
 800a26e:	6013      	str	r3, [r2, #0]
			cao = correction[hu];
 800a270:	e7d1      	b.n	800a216 <second_driv+0x396>
			if(correction[hu]==0 && hu > 0)break;
 800a272:	bf00      	nop

		}
		if(abs(i-cou_buff)<=100 || (cao >= 500 && abs(i-cou_buff)<=500)){
 800a274:	4b4f      	ldr	r3, [pc, #316]	; (800a3b4 <second_driv+0x534>)
 800a276:	681a      	ldr	r2, [r3, #0]
 800a278:	697b      	ldr	r3, [r7, #20]
 800a27a:	1ad3      	subs	r3, r2, r3
 800a27c:	f113 0f64 	cmn.w	r3, #100	; 0x64
 800a280:	db05      	blt.n	800a28e <second_driv+0x40e>
 800a282:	4b4c      	ldr	r3, [pc, #304]	; (800a3b4 <second_driv+0x534>)
 800a284:	681a      	ldr	r2, [r3, #0]
 800a286:	697b      	ldr	r3, [r7, #20]
 800a288:	1ad3      	subs	r3, r2, r3
 800a28a:	2b64      	cmp	r3, #100	; 0x64
 800a28c:	dd12      	ble.n	800a2b4 <second_driv+0x434>
 800a28e:	4b4d      	ldr	r3, [pc, #308]	; (800a3c4 <second_driv+0x544>)
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800a296:	db3f      	blt.n	800a318 <second_driv+0x498>
 800a298:	4b46      	ldr	r3, [pc, #280]	; (800a3b4 <second_driv+0x534>)
 800a29a:	681a      	ldr	r2, [r3, #0]
 800a29c:	697b      	ldr	r3, [r7, #20]
 800a29e:	1ad3      	subs	r3, r2, r3
 800a2a0:	f513 7ffa 	cmn.w	r3, #500	; 0x1f4
 800a2a4:	db38      	blt.n	800a318 <second_driv+0x498>
 800a2a6:	4b43      	ldr	r3, [pc, #268]	; (800a3b4 <second_driv+0x534>)
 800a2a8:	681a      	ldr	r2, [r3, #0]
 800a2aa:	697b      	ldr	r3, [r7, #20]
 800a2ac:	1ad3      	subs	r3, r2, r3
 800a2ae:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800a2b2:	dc31      	bgt.n	800a318 <second_driv+0x498>

			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800a2b4:	2201      	movs	r2, #1
 800a2b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800a2ba:	4850      	ldr	r0, [pc, #320]	; (800a3fc <second_driv+0x57c>)
 800a2bc:	f005 fb84 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 800a2c0:	2201      	movs	r2, #1
 800a2c2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a2c6:	484d      	ldr	r0, [pc, #308]	; (800a3fc <second_driv+0x57c>)
 800a2c8:	f005 fb7e 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800a2cc:	2201      	movs	r2, #1
 800a2ce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800a2d2:	484a      	ldr	r0, [pc, #296]	; (800a3fc <second_driv+0x57c>)
 800a2d4:	f005 fb78 	bl	800f9c8 <HAL_GPIO_WritePin>
			i = cou_buff;
 800a2d8:	4a36      	ldr	r2, [pc, #216]	; (800a3b4 <second_driv+0x534>)
 800a2da:	697b      	ldr	r3, [r7, #20]
 800a2dc:	6013      	str	r3, [r2, #0]
			logbuff=second_load[i];
 800a2de:	4b35      	ldr	r3, [pc, #212]	; (800a3b4 <second_driv+0x534>)
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	4a47      	ldr	r2, [pc, #284]	; (800a400 <second_driv+0x580>)
 800a2e4:	009b      	lsls	r3, r3, #2
 800a2e6:	4413      	add	r3, r2
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	4a46      	ldr	r2, [pc, #280]	; (800a404 <second_driv+0x584>)
 800a2ec:	6013      	str	r3, [r2, #0]
			hu = carr_d;
 800a2ee:	4a41      	ldr	r2, [pc, #260]	; (800a3f4 <second_driv+0x574>)
 800a2f0:	69bb      	ldr	r3, [r7, #24]
 800a2f2:	6013      	str	r3, [r2, #0]
			d= carr_d+1;
 800a2f4:	69bb      	ldr	r3, [r7, #24]
 800a2f6:	3301      	adds	r3, #1
 800a2f8:	461a      	mov	r2, r3
 800a2fa:	4b43      	ldr	r3, [pc, #268]	; (800a408 <second_driv+0x588>)
 800a2fc:	601a      	str	r2, [r3, #0]
			corr=correction[d];
 800a2fe:	4b42      	ldr	r3, [pc, #264]	; (800a408 <second_driv+0x588>)
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	4a3d      	ldr	r2, [pc, #244]	; (800a3f8 <second_driv+0x578>)
 800a304:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800a308:	4b40      	ldr	r3, [pc, #256]	; (800a40c <second_driv+0x58c>)
 800a30a:	801a      	strh	r2, [r3, #0]
			cao=0;
 800a30c:	4b2d      	ldr	r3, [pc, #180]	; (800a3c4 <second_driv+0x544>)
 800a30e:	2200      	movs	r2, #0
 800a310:	601a      	str	r2, [r3, #0]
			coi=0;
 800a312:	4b3f      	ldr	r3, [pc, #252]	; (800a410 <second_driv+0x590>)
 800a314:	2200      	movs	r2, #0
 800a316:	801a      	strh	r2, [r3, #0]


		}
//		d++;
//		corr=correction[d];
		straight_flag=false;
 800a318:	4b32      	ldr	r3, [pc, #200]	; (800a3e4 <second_driv+0x564>)
 800a31a:	2200      	movs	r2, #0
 800a31c:	701a      	strb	r2, [r3, #0]
		correc_maker = false;
 800a31e:	4b34      	ldr	r3, [pc, #208]	; (800a3f0 <second_driv+0x570>)
 800a320:	2200      	movs	r2, #0
 800a322:	701a      	strb	r2, [r3, #0]
		frp=0;
 800a324:	4b2d      	ldr	r3, [pc, #180]	; (800a3dc <second_driv+0x55c>)
 800a326:	2200      	movs	r2, #0
 800a328:	601a      	str	r2, [r3, #0]
	}
	if(cross_maker){
 800a32a:	4b3a      	ldr	r3, [pc, #232]	; (800a414 <second_driv+0x594>)
 800a32c:	781b      	ldrb	r3, [r3, #0]
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d029      	beq.n	800a386 <second_driv+0x506>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800a332:	2201      	movs	r2, #1
 800a334:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800a338:	4830      	ldr	r0, [pc, #192]	; (800a3fc <second_driv+0x57c>)
 800a33a:	f005 fb45 	bl	800f9c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 800a33e:	2201      	movs	r2, #1
 800a340:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a344:	482d      	ldr	r0, [pc, #180]	; (800a3fc <second_driv+0x57c>)
 800a346:	f005 fb3f 	bl	800f9c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800a34a:	2201      	movs	r2, #1
 800a34c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800a350:	482a      	ldr	r0, [pc, #168]	; (800a3fc <second_driv+0x57c>)
 800a352:	f005 fb39 	bl	800f9c8 <HAL_GPIO_WritePin>
		i = work_ram[cros];
 800a356:	4b30      	ldr	r3, [pc, #192]	; (800a418 <second_driv+0x598>)
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	4a30      	ldr	r2, [pc, #192]	; (800a41c <second_driv+0x59c>)
 800a35c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a360:	461a      	mov	r2, r3
 800a362:	4b14      	ldr	r3, [pc, #80]	; (800a3b4 <second_driv+0x534>)
 800a364:	601a      	str	r2, [r3, #0]
		logbuff=second_load[i];
 800a366:	4b13      	ldr	r3, [pc, #76]	; (800a3b4 <second_driv+0x534>)
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	4a25      	ldr	r2, [pc, #148]	; (800a400 <second_driv+0x580>)
 800a36c:	009b      	lsls	r3, r3, #2
 800a36e:	4413      	add	r3, r2
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	4a24      	ldr	r2, [pc, #144]	; (800a404 <second_driv+0x584>)
 800a374:	6013      	str	r3, [r2, #0]
		cross_maker = false;
 800a376:	4b27      	ldr	r3, [pc, #156]	; (800a414 <second_driv+0x594>)
 800a378:	2200      	movs	r2, #0
 800a37a:	701a      	strb	r2, [r3, #0]
		cros++;
 800a37c:	4b26      	ldr	r3, [pc, #152]	; (800a418 <second_driv+0x598>)
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	3301      	adds	r3, #1
 800a382:	4a25      	ldr	r2, [pc, #148]	; (800a418 <second_driv+0x598>)
 800a384:	6013      	str	r3, [r2, #0]
	}
	if(correc_maker==1){
 800a386:	4b1a      	ldr	r3, [pc, #104]	; (800a3f0 <second_driv+0x570>)
 800a388:	781b      	ldrb	r3, [r3, #0]
 800a38a:	2b01      	cmp	r3, #1
 800a38c:	d10b      	bne.n	800a3a6 <second_driv+0x526>
		frp=0;
 800a38e:	4b13      	ldr	r3, [pc, #76]	; (800a3dc <second_driv+0x55c>)
 800a390:	2200      	movs	r2, #0
 800a392:	601a      	str	r2, [r3, #0]
		coi=0;
 800a394:	4b1e      	ldr	r3, [pc, #120]	; (800a410 <second_driv+0x590>)
 800a396:	2200      	movs	r2, #0
 800a398:	801a      	strh	r2, [r3, #0]
		straight_flag = false;
 800a39a:	4b12      	ldr	r3, [pc, #72]	; (800a3e4 <second_driv+0x564>)
 800a39c:	2200      	movs	r2, #0
 800a39e:	701a      	strb	r2, [r3, #0]
		correc_maker = false;
 800a3a0:	4b13      	ldr	r3, [pc, #76]	; (800a3f0 <second_driv+0x570>)
 800a3a2:	2200      	movs	r2, #0
 800a3a4:	701a      	strb	r2, [r3, #0]

	}

}
 800a3a6:	bf00      	nop
 800a3a8:	3720      	adds	r7, #32
 800a3aa:	46bd      	mov	sp, r7
 800a3ac:	bdb0      	pop	{r4, r5, r7, pc}
 800a3ae:	bf00      	nop
 800a3b0:	20000008 	.word	0x20000008
 800a3b4:	2000c270 	.word	0x2000c270
 800a3b8:	20000210 	.word	0x20000210
 800a3bc:	2001431a 	.word	0x2001431a
 800a3c0:	20000208 	.word	0x20000208
 800a3c4:	2000c290 	.word	0x2000c290
 800a3c8:	2000c2d0 	.word	0x2000c2d0
 800a3cc:	2000c278 	.word	0x2000c278
 800a3d0:	2000c2e0 	.word	0x2000c2e0
 800a3d4:	2000c2d8 	.word	0x2000c2d8
 800a3d8:	200145f8 	.word	0x200145f8
 800a3dc:	2000c288 	.word	0x2000c288
 800a3e0:	2000c2c0 	.word	0x2000c2c0
 800a3e4:	2000020c 	.word	0x2000020c
 800a3e8:	2000c294 	.word	0x2000c294
 800a3ec:	2000c276 	.word	0x2000c276
 800a3f0:	2000c0b0 	.word	0x2000c0b0
 800a3f4:	2000c298 	.word	0x2000c298
 800a3f8:	2000c0c0 	.word	0x2000c0c0
 800a3fc:	40020000 	.word	0x40020000
 800a400:	20006160 	.word	0x20006160
 800a404:	2000c27c 	.word	0x2000c27c
 800a408:	2000c29c 	.word	0x2000c29c
 800a40c:	2000c274 	.word	0x2000c274
 800a410:	2000c28c 	.word	0x2000c28c
 800a414:	2000c250 	.word	0x2000c250
 800a418:	20000004 	.word	0x20000004
 800a41c:	2000c300 	.word	0x2000c300

0800a420 <log_play>:

void log_play(void){
 800a420:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a424:	b096      	sub	sp, #88	; 0x58
 800a426:	af0a      	add	r7, sp, #40	; 0x28
	float Ca,Lo,SP,PLsp,PLca;
	float Lo_buff=0;
 800a428:	f04f 0300 	mov.w	r3, #0
 800a42c:	62fb      	str	r3, [r7, #44]	; 0x2c
	int count=0;
 800a42e:	2300      	movs	r3, #0
 800a430:	62bb      	str	r3, [r7, #40]	; 0x28
	second_soeed=2;
 800a432:	4b4e      	ldr	r3, [pc, #312]	; (800a56c <log_play+0x14c>)
 800a434:	2202      	movs	r2, #2
 800a436:	701a      	strb	r2, [r3, #0]
	log_Cal();
 800a438:	f7ff f99a 	bl	8009770 <log_Cal>
	log_init ();
 800a43c:	f7fe fd8a 	bl	8008f54 <log_init>
	while(1){
		PLca =*(float*)actual__callog_adress;
 800a440:	4b4b      	ldr	r3, [pc, #300]	; (800a570 <log_play+0x150>)
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	627b      	str	r3, [r7, #36]	; 0x24
		PLsp =*(float*)actual__velo_adress;
 800a448:	4b4a      	ldr	r3, [pc, #296]	; (800a574 <log_play+0x154>)
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	623b      	str	r3, [r7, #32]
		SP =*(float*)plan_velo_adress;
 800a450:	4b49      	ldr	r3, [pc, #292]	; (800a578 <log_play+0x158>)
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	61fb      	str	r3, [r7, #28]
		Lo=*(float*)loadlog_adress-Lo_buff;
 800a458:	4b48      	ldr	r3, [pc, #288]	; (800a57c <log_play+0x15c>)
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	ed93 7a00 	vldr	s14, [r3]
 800a460:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800a464:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a468:	edc7 7a06 	vstr	s15, [r7, #24]
		Ca=*(float*)callog_adress;
 800a46c:	4b44      	ldr	r3, [pc, #272]	; (800a580 <log_play+0x160>)
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	617b      	str	r3, [r7, #20]
		if(isnan(Ca) != 0)break;
 800a474:	ed97 7a05 	vldr	s14, [r7, #20]
 800a478:	edd7 7a05 	vldr	s15, [r7, #20]
 800a47c:	eeb4 7a67 	vcmp.f32	s14, s15
 800a480:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a484:	d66b      	bvs.n	800a55e <log_play+0x13e>
		Lo_buff += Lo;
 800a486:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800a48a:	edd7 7a06 	vldr	s15, [r7, #24]
 800a48e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a492:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
		if(secondsp[count]<=1800)secondsp[count]=2000;
 800a496:	4a3b      	ldr	r2, [pc, #236]	; (800a584 <log_play+0x164>)
 800a498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a49a:	009b      	lsls	r3, r3, #2
 800a49c:	4413      	add	r3, r2
 800a49e:	edd3 7a00 	vldr	s15, [r3]
 800a4a2:	ed9f 7a39 	vldr	s14, [pc, #228]	; 800a588 <log_play+0x168>
 800a4a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a4aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4ae:	d805      	bhi.n	800a4bc <log_play+0x9c>
 800a4b0:	4a34      	ldr	r2, [pc, #208]	; (800a584 <log_play+0x164>)
 800a4b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4b4:	009b      	lsls	r3, r3, #2
 800a4b6:	4413      	add	r3, r2
 800a4b8:	4a34      	ldr	r2, [pc, #208]	; (800a58c <log_play+0x16c>)
 800a4ba:	601a      	str	r2, [r3, #0]
		printf("%lf,%lf,%lf,%lf,%lf,%lf\n\r",Lo,Ca,secondsp[count],SP,PLsp,PLca);
 800a4bc:	69b8      	ldr	r0, [r7, #24]
 800a4be:	f7fd ff7b 	bl	80083b8 <__aeabi_f2d>
 800a4c2:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800a4c6:	6978      	ldr	r0, [r7, #20]
 800a4c8:	f7fd ff76 	bl	80083b8 <__aeabi_f2d>
 800a4cc:	4604      	mov	r4, r0
 800a4ce:	460d      	mov	r5, r1
 800a4d0:	4a2c      	ldr	r2, [pc, #176]	; (800a584 <log_play+0x164>)
 800a4d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4d4:	009b      	lsls	r3, r3, #2
 800a4d6:	4413      	add	r3, r2
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	4618      	mov	r0, r3
 800a4dc:	f7fd ff6c 	bl	80083b8 <__aeabi_f2d>
 800a4e0:	4680      	mov	r8, r0
 800a4e2:	4689      	mov	r9, r1
 800a4e4:	69f8      	ldr	r0, [r7, #28]
 800a4e6:	f7fd ff67 	bl	80083b8 <__aeabi_f2d>
 800a4ea:	4682      	mov	sl, r0
 800a4ec:	468b      	mov	fp, r1
 800a4ee:	6a38      	ldr	r0, [r7, #32]
 800a4f0:	f7fd ff62 	bl	80083b8 <__aeabi_f2d>
 800a4f4:	e9c7 0100 	strd	r0, r1, [r7]
 800a4f8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a4fa:	f7fd ff5d 	bl	80083b8 <__aeabi_f2d>
 800a4fe:	4602      	mov	r2, r0
 800a500:	460b      	mov	r3, r1
 800a502:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a506:	ed97 7b00 	vldr	d7, [r7]
 800a50a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a50e:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800a512:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800a516:	e9cd 4500 	strd	r4, r5, [sp]
 800a51a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a51e:	481c      	ldr	r0, [pc, #112]	; (800a590 <log_play+0x170>)
 800a520:	f009 fabe 	bl	8013aa0 <iprintf>
		count++;
 800a524:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a526:	3301      	adds	r3, #1
 800a528:	62bb      	str	r3, [r7, #40]	; 0x28
		//HAL_Delay(1);
		callog_adress+= 0x04;
 800a52a:	4b15      	ldr	r3, [pc, #84]	; (800a580 <log_play+0x160>)
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	3304      	adds	r3, #4
 800a530:	4a13      	ldr	r2, [pc, #76]	; (800a580 <log_play+0x160>)
 800a532:	6013      	str	r3, [r2, #0]
		loadlog_adress+= 0x04;
 800a534:	4b11      	ldr	r3, [pc, #68]	; (800a57c <log_play+0x15c>)
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	3304      	adds	r3, #4
 800a53a:	4a10      	ldr	r2, [pc, #64]	; (800a57c <log_play+0x15c>)
 800a53c:	6013      	str	r3, [r2, #0]
		plan_velo_adress+= 0x04;
 800a53e:	4b0e      	ldr	r3, [pc, #56]	; (800a578 <log_play+0x158>)
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	3304      	adds	r3, #4
 800a544:	4a0c      	ldr	r2, [pc, #48]	; (800a578 <log_play+0x158>)
 800a546:	6013      	str	r3, [r2, #0]
		actual__velo_adress+= 0x04;
 800a548:	4b0a      	ldr	r3, [pc, #40]	; (800a574 <log_play+0x154>)
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	3304      	adds	r3, #4
 800a54e:	4a09      	ldr	r2, [pc, #36]	; (800a574 <log_play+0x154>)
 800a550:	6013      	str	r3, [r2, #0]
		actual__callog_adress+= 0x04;
 800a552:	4b07      	ldr	r3, [pc, #28]	; (800a570 <log_play+0x150>)
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	3304      	adds	r3, #4
 800a558:	4a05      	ldr	r2, [pc, #20]	; (800a570 <log_play+0x150>)
 800a55a:	6013      	str	r3, [r2, #0]
		PLca =*(float*)actual__callog_adress;
 800a55c:	e770      	b.n	800a440 <log_play+0x20>
		if(isnan(Ca) != 0)break;
 800a55e:	bf00      	nop
		//plan_velo_adress+= 0x04;
	}

}
 800a560:	bf00      	nop
 800a562:	3730      	adds	r7, #48	; 0x30
 800a564:	46bd      	mov	sp, r7
 800a566:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a56a:	bf00      	nop
 800a56c:	2000c0bc 	.word	0x2000c0bc
 800a570:	2000c2d0 	.word	0x2000c2d0
 800a574:	2000c2e0 	.word	0x2000c2e0
 800a578:	2000c2d8 	.word	0x2000c2d8
 800a57c:	2000c2dc 	.word	0x2000c2dc
 800a580:	2000c2d4 	.word	0x2000c2d4
 800a584:	20000210 	.word	0x20000210
 800a588:	44e10000 	.word	0x44e10000
 800a58c:	44fa0000 	.word	0x44fa0000
 800a590:	08015bf8 	.word	0x08015bf8

0800a594 <FLASH_Unlock>:
const uint32_t end_adress_sector10 	 = 	0x80DFFFF;
const uint32_t start_adress_sector11 =  0x80E0000; //sentor11 start address
const uint32_t end_adress_sector11 	 = 	0x80FFFFF;

inline static void FLASH_Unlock(void)
{
 800a594:	b480      	push	{r7}
 800a596:	af00      	add	r7, sp, #0
	FLASH->KEYR =  0x45670123;
 800a598:	4b05      	ldr	r3, [pc, #20]	; (800a5b0 <FLASH_Unlock+0x1c>)
 800a59a:	4a06      	ldr	r2, [pc, #24]	; (800a5b4 <FLASH_Unlock+0x20>)
 800a59c:	605a      	str	r2, [r3, #4]
	FLASH->KEYR =  0xCDEF89AB;
 800a59e:	4b04      	ldr	r3, [pc, #16]	; (800a5b0 <FLASH_Unlock+0x1c>)
 800a5a0:	4a05      	ldr	r2, [pc, #20]	; (800a5b8 <FLASH_Unlock+0x24>)
 800a5a2:	605a      	str	r2, [r3, #4]
}
 800a5a4:	bf00      	nop
 800a5a6:	46bd      	mov	sp, r7
 800a5a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ac:	4770      	bx	lr
 800a5ae:	bf00      	nop
 800a5b0:	40023c00 	.word	0x40023c00
 800a5b4:	45670123 	.word	0x45670123
 800a5b8:	cdef89ab 	.word	0xcdef89ab

0800a5bc <FLASH_Lock>:

inline static void FLASH_Lock(void)
{
 800a5bc:	b480      	push	{r7}
 800a5be:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 800a5c0:	4b05      	ldr	r3, [pc, #20]	; (800a5d8 <FLASH_Lock+0x1c>)
 800a5c2:	691b      	ldr	r3, [r3, #16]
 800a5c4:	4a04      	ldr	r2, [pc, #16]	; (800a5d8 <FLASH_Lock+0x1c>)
 800a5c6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a5ca:	6113      	str	r3, [r2, #16]

}
 800a5cc:	bf00      	nop
 800a5ce:	46bd      	mov	sp, r7
 800a5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d4:	4770      	bx	lr
 800a5d6:	bf00      	nop
 800a5d8:	40023c00 	.word	0x40023c00

0800a5dc <FLASH_WaitBusy>:

void FLASH_WaitBusy(void)
{
 800a5dc:	b480      	push	{r7}
 800a5de:	af00      	add	r7, sp, #0
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800a5e0:	bf00      	nop
 800a5e2:	4b05      	ldr	r3, [pc, #20]	; (800a5f8 <FLASH_WaitBusy+0x1c>)
 800a5e4:	68db      	ldr	r3, [r3, #12]
 800a5e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d1f9      	bne.n	800a5e2 <FLASH_WaitBusy+0x6>
}
 800a5ee:	bf00      	nop
 800a5f0:	46bd      	mov	sp, r7
 800a5f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f6:	4770      	bx	lr
 800a5f8:	40023c00 	.word	0x40023c00

0800a5fc <FLASH_Erease8>:

	FLASH_Lock();
}

void FLASH_Erease8(void)
{
 800a5fc:	b580      	push	{r7, lr}
 800a5fe:	af00      	add	r7, sp, #0
	FLASH_Unlock();
 800a600:	f7ff ffc8 	bl	800a594 <FLASH_Unlock>

	FLASH_WaitBusy();
 800a604:	f7ff ffea 	bl	800a5dc <FLASH_WaitBusy>

	FLASH->CR |= FLASH_CR_SER;//SER Bitset
 800a608:	4b0b      	ldr	r3, [pc, #44]	; (800a638 <FLASH_Erease8+0x3c>)
 800a60a:	691b      	ldr	r3, [r3, #16]
 800a60c:	4a0a      	ldr	r2, [pc, #40]	; (800a638 <FLASH_Erease8+0x3c>)
 800a60e:	f043 0302 	orr.w	r3, r3, #2
 800a612:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_SECTOR8 & FLASH_CR_SNB_Msk;//
 800a614:	4b08      	ldr	r3, [pc, #32]	; (800a638 <FLASH_Erease8+0x3c>)
 800a616:	691b      	ldr	r3, [r3, #16]
 800a618:	4a07      	ldr	r2, [pc, #28]	; (800a638 <FLASH_Erease8+0x3c>)
 800a61a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a61e:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_STRT;//STRT Bitset
 800a620:	4b05      	ldr	r3, [pc, #20]	; (800a638 <FLASH_Erease8+0x3c>)
 800a622:	691b      	ldr	r3, [r3, #16]
 800a624:	4a04      	ldr	r2, [pc, #16]	; (800a638 <FLASH_Erease8+0x3c>)
 800a626:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a62a:	6113      	str	r3, [r2, #16]

	FLASH_WaitBusy();
 800a62c:	f7ff ffd6 	bl	800a5dc <FLASH_WaitBusy>

	FLASH_Lock();
 800a630:	f7ff ffc4 	bl	800a5bc <FLASH_Lock>
}
 800a634:	bf00      	nop
 800a636:	bd80      	pop	{r7, pc}
 800a638:	40023c00 	.word	0x40023c00

0800a63c <FLASH_EreaseSector>:
	FLASH_WaitBusy();

	FLASH_Lock();
}

void FLASH_EreaseSector( uint16_t sector ){	//FLASH_SECTOR11
 800a63c:	b580      	push	{r7, lr}
 800a63e:	b088      	sub	sp, #32
 800a640:	af00      	add	r7, sp, #0
 800a642:	4603      	mov	r3, r0
 800a644:	80fb      	strh	r3, [r7, #6]
	HAL_FLASH_Unlock();
 800a646:	f004 fd8b 	bl	800f160 <HAL_FLASH_Unlock>

	FLASH_EraseInitTypeDef EraseInit;
	EraseInit.TypeErase = FLASH_TYPEERASE_SECTORS;
 800a64a:	2300      	movs	r3, #0
 800a64c:	60fb      	str	r3, [r7, #12]
	EraseInit.Sector = sector;
 800a64e:	88fb      	ldrh	r3, [r7, #6]
 800a650:	617b      	str	r3, [r7, #20]
	EraseInit.NbSectors = 1;
 800a652:	2301      	movs	r3, #1
 800a654:	61bb      	str	r3, [r7, #24]
	EraseInit.VoltageRange = FLASH_VOLTAGE_RANGE_3;	//!< Device operating range: 2.7V to 3.6V
 800a656:	2302      	movs	r3, #2
 800a658:	61fb      	str	r3, [r7, #28]

	uint32_t PageError = 0;
 800a65a:	2300      	movs	r3, #0
 800a65c:	60bb      	str	r3, [r7, #8]
	HAL_FLASHEx_Erase(&EraseInit, &PageError);
 800a65e:	f107 0208 	add.w	r2, r7, #8
 800a662:	f107 030c 	add.w	r3, r7, #12
 800a666:	4611      	mov	r1, r2
 800a668:	4618      	mov	r0, r3
 800a66a:	f004 fed9 	bl	800f420 <HAL_FLASHEx_Erase>
	HAL_FLASH_Lock();
 800a66e:	f004 fd99 	bl	800f1a4 <HAL_FLASH_Lock>
}
 800a672:	bf00      	nop
 800a674:	3720      	adds	r7, #32
 800a676:	46bd      	mov	sp, r7
 800a678:	bd80      	pop	{r7, pc}
	...

0800a67c <FLASH_Write_Word_S>:

	FLASH_Lock();
}

void FLASH_Write_Word_S(uint32_t address, int32_t data)
{
 800a67c:	b580      	push	{r7, lr}
 800a67e:	b082      	sub	sp, #8
 800a680:	af00      	add	r7, sp, #0
 800a682:	6078      	str	r0, [r7, #4]
 800a684:	6039      	str	r1, [r7, #0]
	FLASH_Unlock();
 800a686:	f7ff ff85 	bl	800a594 <FLASH_Unlock>

	FLASH_WaitBusy();
 800a68a:	f7ff ffa7 	bl	800a5dc <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800a68e:	4b0e      	ldr	r3, [pc, #56]	; (800a6c8 <FLASH_Write_Word_S+0x4c>)
 800a690:	691b      	ldr	r3, [r3, #16]
 800a692:	4a0d      	ldr	r2, [pc, #52]	; (800a6c8 <FLASH_Write_Word_S+0x4c>)
 800a694:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a698:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800a69a:	4b0b      	ldr	r3, [pc, #44]	; (800a6c8 <FLASH_Write_Word_S+0x4c>)
 800a69c:	691b      	ldr	r3, [r3, #16]
 800a69e:	4a0a      	ldr	r2, [pc, #40]	; (800a6c8 <FLASH_Write_Word_S+0x4c>)
 800a6a0:	f043 0301 	orr.w	r3, r3, #1
 800a6a4:	6113      	str	r3, [r2, #16]

	*(__IO int32_t*)address = data;
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	683a      	ldr	r2, [r7, #0]
 800a6aa:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800a6ac:	f7ff ff96 	bl	800a5dc <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800a6b0:	4b05      	ldr	r3, [pc, #20]	; (800a6c8 <FLASH_Write_Word_S+0x4c>)
 800a6b2:	691b      	ldr	r3, [r3, #16]
 800a6b4:	4a04      	ldr	r2, [pc, #16]	; (800a6c8 <FLASH_Write_Word_S+0x4c>)
 800a6b6:	f023 0301 	bic.w	r3, r3, #1
 800a6ba:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800a6bc:	f7ff ff7e 	bl	800a5bc <FLASH_Lock>
}
 800a6c0:	bf00      	nop
 800a6c2:	3708      	adds	r7, #8
 800a6c4:	46bd      	mov	sp, r7
 800a6c6:	bd80      	pop	{r7, pc}
 800a6c8:	40023c00 	.word	0x40023c00

0800a6cc <FLASH_Write_Word_F>:

inline void FLASH_Write_Word_F(uint32_t address, float data)
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b082      	sub	sp, #8
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	6078      	str	r0, [r7, #4]
 800a6d4:	ed87 0a00 	vstr	s0, [r7]
	FLASH_Unlock();
 800a6d8:	f7ff ff5c 	bl	800a594 <FLASH_Unlock>

	FLASH_WaitBusy();
 800a6dc:	f7ff ff7e 	bl	800a5dc <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800a6e0:	4b0e      	ldr	r3, [pc, #56]	; (800a71c <FLASH_Write_Word_F+0x50>)
 800a6e2:	691b      	ldr	r3, [r3, #16]
 800a6e4:	4a0d      	ldr	r2, [pc, #52]	; (800a71c <FLASH_Write_Word_F+0x50>)
 800a6e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a6ea:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800a6ec:	4b0b      	ldr	r3, [pc, #44]	; (800a71c <FLASH_Write_Word_F+0x50>)
 800a6ee:	691b      	ldr	r3, [r3, #16]
 800a6f0:	4a0a      	ldr	r2, [pc, #40]	; (800a71c <FLASH_Write_Word_F+0x50>)
 800a6f2:	f043 0301 	orr.w	r3, r3, #1
 800a6f6:	6113      	str	r3, [r2, #16]

	*(__IO float*)address = data;
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	683a      	ldr	r2, [r7, #0]
 800a6fc:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800a6fe:	f7ff ff6d 	bl	800a5dc <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800a702:	4b06      	ldr	r3, [pc, #24]	; (800a71c <FLASH_Write_Word_F+0x50>)
 800a704:	691b      	ldr	r3, [r3, #16]
 800a706:	4a05      	ldr	r2, [pc, #20]	; (800a71c <FLASH_Write_Word_F+0x50>)
 800a708:	f023 0301 	bic.w	r3, r3, #1
 800a70c:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800a70e:	f7ff ff55 	bl	800a5bc <FLASH_Lock>
}
 800a712:	bf00      	nop
 800a714:	3708      	adds	r7, #8
 800a716:	46bd      	mov	sp, r7
 800a718:	bd80      	pop	{r7, pc}
 800a71a:	bf00      	nop
 800a71c:	40023c00 	.word	0x40023c00

0800a720 <read_byte>:
#include "ICM_20648.h"

volatile int16_t	xa, ya, za; // (16bit)
volatile int16_t xg, yg, zg;	// (16bit)

uint8_t read_byte( uint8_t reg ) {
 800a720:	b580      	push	{r7, lr}
 800a722:	b084      	sub	sp, #16
 800a724:	af00      	add	r7, sp, #0
 800a726:	4603      	mov	r3, r0
 800a728:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

	ret = reg | 0x80;
 800a72a:	79fb      	ldrb	r3, [r7, #7]
 800a72c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a730:	b2db      	uxtb	r3, r3
 800a732:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800a734:	2200      	movs	r2, #0
 800a736:	2104      	movs	r1, #4
 800a738:	480d      	ldr	r0, [pc, #52]	; (800a770 <read_byte+0x50>)
 800a73a:	f005 f945 	bl	800f9c8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 800a73e:	f107 010f 	add.w	r1, r7, #15
 800a742:	2364      	movs	r3, #100	; 0x64
 800a744:	2201      	movs	r2, #1
 800a746:	480b      	ldr	r0, [pc, #44]	; (800a774 <read_byte+0x54>)
 800a748:	f006 fa38 	bl	8010bbc <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val,1,100);
 800a74c:	f107 010e 	add.w	r1, r7, #14
 800a750:	2364      	movs	r3, #100	; 0x64
 800a752:	2201      	movs	r2, #1
 800a754:	4807      	ldr	r0, [pc, #28]	; (800a774 <read_byte+0x54>)
 800a756:	f006 fb65 	bl	8010e24 <HAL_SPI_Receive>
	CS_SET;
 800a75a:	2201      	movs	r2, #1
 800a75c:	2104      	movs	r1, #4
 800a75e:	4804      	ldr	r0, [pc, #16]	; (800a770 <read_byte+0x50>)
 800a760:	f005 f932 	bl	800f9c8 <HAL_GPIO_WritePin>

	return val;
 800a764:	7bbb      	ldrb	r3, [r7, #14]
}
 800a766:	4618      	mov	r0, r3
 800a768:	3710      	adds	r7, #16
 800a76a:	46bd      	mov	sp, r7
 800a76c:	bd80      	pop	{r7, pc}
 800a76e:	bf00      	nop
 800a770:	40020c00 	.word	0x40020c00
 800a774:	200145a0 	.word	0x200145a0

0800a778 <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 800a778:	b580      	push	{r7, lr}
 800a77a:	b084      	sub	sp, #16
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	4603      	mov	r3, r0
 800a780:	460a      	mov	r2, r1
 800a782:	71fb      	strb	r3, [r7, #7]
 800a784:	4613      	mov	r3, r2
 800a786:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 800a788:	79fb      	ldrb	r3, [r7, #7]
 800a78a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a78e:	b2db      	uxtb	r3, r3
 800a790:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800a792:	2200      	movs	r2, #0
 800a794:	2104      	movs	r1, #4
 800a796:	480c      	ldr	r0, [pc, #48]	; (800a7c8 <write_byte+0x50>)
 800a798:	f005 f916 	bl	800f9c8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 800a79c:	f107 010f 	add.w	r1, r7, #15
 800a7a0:	2364      	movs	r3, #100	; 0x64
 800a7a2:	2201      	movs	r2, #1
 800a7a4:	4809      	ldr	r0, [pc, #36]	; (800a7cc <write_byte+0x54>)
 800a7a6:	f006 fa09 	bl	8010bbc <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3,&val,1,100);
 800a7aa:	1db9      	adds	r1, r7, #6
 800a7ac:	2364      	movs	r3, #100	; 0x64
 800a7ae:	2201      	movs	r2, #1
 800a7b0:	4806      	ldr	r0, [pc, #24]	; (800a7cc <write_byte+0x54>)
 800a7b2:	f006 fa03 	bl	8010bbc <HAL_SPI_Transmit>
	CS_SET;
 800a7b6:	2201      	movs	r2, #1
 800a7b8:	2104      	movs	r1, #4
 800a7ba:	4803      	ldr	r0, [pc, #12]	; (800a7c8 <write_byte+0x50>)
 800a7bc:	f005 f904 	bl	800f9c8 <HAL_GPIO_WritePin>
}
 800a7c0:	bf00      	nop
 800a7c2:	3710      	adds	r7, #16
 800a7c4:	46bd      	mov	sp, r7
 800a7c6:	bd80      	pop	{r7, pc}
 800a7c8:	40020c00 	.word	0x40020c00
 800a7cc:	200145a0 	.word	0x200145a0

0800a7d0 <IMU_init>:

uint8_t IMU_init() {
 800a7d0:	b580      	push	{r7, lr}
 800a7d2:	b082      	sub	sp, #8
 800a7d4:	af00      	add	r7, sp, #0
	uint8_t who_am_i,ret;

	who_am_i = read_byte(0x00);	//IMU0xE0
 800a7d6:	2000      	movs	r0, #0
 800a7d8:	f7ff ffa2 	bl	800a720 <read_byte>
 800a7dc:	4603      	mov	r3, r0
 800a7de:	71bb      	strb	r3, [r7, #6]
	if ( who_am_i == 0xE0 ) {
 800a7e0:	79bb      	ldrb	r3, [r7, #6]
 800a7e2:	2be0      	cmp	r3, #224	; 0xe0
 800a7e4:	d119      	bne.n	800a81a <IMU_init+0x4a>
		ret = 1;
 800a7e6:	2301      	movs	r3, #1
 800a7e8:	71fb      	strb	r3, [r7, #7]
		write_byte(0x06,0x01);	//PWR_MGMT_1	
 800a7ea:	2101      	movs	r1, #1
 800a7ec:	2006      	movs	r0, #6
 800a7ee:	f7ff ffc3 	bl	800a778 <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	SPIonly
 800a7f2:	2110      	movs	r1, #16
 800a7f4:	2003      	movs	r0, #3
 800a7f6:	f7ff ffbf 	bl	800a778 <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 800a7fa:	2120      	movs	r1, #32
 800a7fc:	207f      	movs	r0, #127	; 0x7f
 800a7fe:	f7ff ffbb 	bl	800a778 <write_byte>

		//write_byte(0x01,0x06);	//	2000dps DLPF disable
		//write_byte(0x01,0x07);	//range2000dps DLPF enable DLPFCFG = 0
		//write_byte(0x01,0x0F);	//range2000dps DLPF enable DLPFCFG = 1
		write_byte(0x01,0x17);	//range2000dps DLPF enable DLPFCFG = 2
 800a802:	2117      	movs	r1, #23
 800a804:	2001      	movs	r0, #1
 800a806:	f7ff ffb7 	bl	800a778 <write_byte>

		//2:1 GYRO_FS_SEL[1:0] 00:250	01:500 10:1000 11:2000
		write_byte(0x14,0x06);	//	16g
 800a80a:	2106      	movs	r1, #6
 800a80c:	2014      	movs	r0, #20
 800a80e:	f7ff ffb3 	bl	800a778 <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:2	01:4 10:8 11:16
		write_byte(0x7F,0x00);	//USER_BANK0
 800a812:	2100      	movs	r1, #0
 800a814:	207f      	movs	r0, #127	; 0x7f
 800a816:	f7ff ffaf 	bl	800a778 <write_byte>
	}
	return ret;
 800a81a:	79fb      	ldrb	r3, [r7, #7]
}
 800a81c:	4618      	mov	r0, r3
 800a81e:	3708      	adds	r7, #8
 800a820:	46bd      	mov	sp, r7
 800a822:	bd80      	pop	{r7, pc}

0800a824 <read_gyro_data>:

void read_zg_data() {
	zg = ((int16_t)read_byte(0x37) << 8) | ((int16_t)read_byte(0x38));
}

void read_gyro_data() {
 800a824:	b598      	push	{r3, r4, r7, lr}
 800a826:	af00      	add	r7, sp, #0
	xg = ((uint16_t)read_byte(0x33) << 8) | ((uint16_t)read_byte(0x34));
 800a828:	2033      	movs	r0, #51	; 0x33
 800a82a:	f7ff ff79 	bl	800a720 <read_byte>
 800a82e:	4603      	mov	r3, r0
 800a830:	021b      	lsls	r3, r3, #8
 800a832:	b21c      	sxth	r4, r3
 800a834:	2034      	movs	r0, #52	; 0x34
 800a836:	f7ff ff73 	bl	800a720 <read_byte>
 800a83a:	4603      	mov	r3, r0
 800a83c:	b21b      	sxth	r3, r3
 800a83e:	4323      	orrs	r3, r4
 800a840:	b21a      	sxth	r2, r3
 800a842:	4b11      	ldr	r3, [pc, #68]	; (800a888 <read_gyro_data+0x64>)
 800a844:	801a      	strh	r2, [r3, #0]
	yg = ((uint16_t)read_byte(0x35) << 8) | ((uint16_t)read_byte(0x36));
 800a846:	2035      	movs	r0, #53	; 0x35
 800a848:	f7ff ff6a 	bl	800a720 <read_byte>
 800a84c:	4603      	mov	r3, r0
 800a84e:	021b      	lsls	r3, r3, #8
 800a850:	b21c      	sxth	r4, r3
 800a852:	2036      	movs	r0, #54	; 0x36
 800a854:	f7ff ff64 	bl	800a720 <read_byte>
 800a858:	4603      	mov	r3, r0
 800a85a:	b21b      	sxth	r3, r3
 800a85c:	4323      	orrs	r3, r4
 800a85e:	b21a      	sxth	r2, r3
 800a860:	4b0a      	ldr	r3, [pc, #40]	; (800a88c <read_gyro_data+0x68>)
 800a862:	801a      	strh	r2, [r3, #0]
	zg = ((uint16_t)read_byte(0x37) << 8) | ((uint16_t)read_byte(0x38));
 800a864:	2037      	movs	r0, #55	; 0x37
 800a866:	f7ff ff5b 	bl	800a720 <read_byte>
 800a86a:	4603      	mov	r3, r0
 800a86c:	021b      	lsls	r3, r3, #8
 800a86e:	b21c      	sxth	r4, r3
 800a870:	2038      	movs	r0, #56	; 0x38
 800a872:	f7ff ff55 	bl	800a720 <read_byte>
 800a876:	4603      	mov	r3, r0
 800a878:	b21b      	sxth	r3, r3
 800a87a:	4323      	orrs	r3, r4
 800a87c:	b21a      	sxth	r2, r3
 800a87e:	4b04      	ldr	r3, [pc, #16]	; (800a890 <read_gyro_data+0x6c>)
 800a880:	801a      	strh	r2, [r3, #0]
}
 800a882:	bf00      	nop
 800a884:	bd98      	pop	{r3, r4, r7, pc}
 800a886:	bf00      	nop
 800a888:	2000c2f0 	.word	0x2000c2f0
 800a88c:	2000c2ee 	.word	0x2000c2ee
 800a890:	2000c2e8 	.word	0x2000c2e8

0800a894 <off_angle>:
extern  uint16_t work_ram[BACKUP_FLASH_SECTOR_SIZE] __attribute__ ((aligned(4)));
 char _backup_flash_start;
float ang_average=0;

 float ang;
void off_angle(){
 800a894:	b580      	push	{r7, lr}
 800a896:	b082      	sub	sp, #8
 800a898:	af00      	add	r7, sp, #0
	float average;
	int i;
	Flash_load();
 800a89a:	f001 f97b 	bl	800bb94 <Flash_load>
	IMU_init();
 800a89e:	f7ff ff97 	bl	800a7d0 <IMU_init>
	//HAL_Delay(1500);

	for(i=0;i<=1000;i++){
 800a8a2:	2300      	movs	r3, #0
 800a8a4:	603b      	str	r3, [r7, #0]
 800a8a6:	e014      	b.n	800a8d2 <off_angle+0x3e>
		read_gyro_data();
 800a8a8:	f7ff ffbc 	bl	800a824 <read_gyro_data>
		average = average+zg;
 800a8ac:	4b21      	ldr	r3, [pc, #132]	; (800a934 <off_angle+0xa0>)
 800a8ae:	881b      	ldrh	r3, [r3, #0]
 800a8b0:	b21b      	sxth	r3, r3
 800a8b2:	ee07 3a90 	vmov	s15, r3
 800a8b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a8ba:	ed97 7a01 	vldr	s14, [r7, #4]
 800a8be:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a8c2:	edc7 7a01 	vstr	s15, [r7, #4]
		HAL_Delay(1);
 800a8c6:	2001      	movs	r0, #1
 800a8c8:	f003 fb48 	bl	800df5c <HAL_Delay>
	for(i=0;i<=1000;i++){
 800a8cc:	683b      	ldr	r3, [r7, #0]
 800a8ce:	3301      	adds	r3, #1
 800a8d0:	603b      	str	r3, [r7, #0]
 800a8d2:	683b      	ldr	r3, [r7, #0]
 800a8d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a8d8:	dde6      	ble.n	800a8a8 <off_angle+0x14>
	}
	LED(4);
 800a8da:	2004      	movs	r0, #4
 800a8dc:	f001 fa96 	bl	800be0c <LED>
	ang_average = average/1000;
 800a8e0:	ed97 7a01 	vldr	s14, [r7, #4]
 800a8e4:	eddf 6a14 	vldr	s13, [pc, #80]	; 800a938 <off_angle+0xa4>
 800a8e8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800a8ec:	4b13      	ldr	r3, [pc, #76]	; (800a93c <off_angle+0xa8>)
 800a8ee:	edc3 7a00 	vstr	s15, [r3]
	if(average<=0) average = -average*100;
 800a8f2:	edd7 7a01 	vldr	s15, [r7, #4]
 800a8f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800a8fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8fe:	d809      	bhi.n	800a914 <off_angle+0x80>
 800a900:	edd7 7a01 	vldr	s15, [r7, #4]
 800a904:	eef1 7a67 	vneg.f32	s15, s15
 800a908:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 800a940 <off_angle+0xac>
 800a90c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a910:	edc7 7a01 	vstr	s15, [r7, #4]
	work_ram[30]= average;
 800a914:	edd7 7a01 	vldr	s15, [r7, #4]
 800a918:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a91c:	ee17 3a90 	vmov	r3, s15
 800a920:	b29a      	uxth	r2, r3
 800a922:	4b08      	ldr	r3, [pc, #32]	; (800a944 <off_angle+0xb0>)
 800a924:	879a      	strh	r2, [r3, #60]	; 0x3c
	//if(average>=50) average=-average/10;


//	printf("%f\r\n",ang_average);
//	printf("%d\r\n",work_ram[30]);
	Flash_store();
 800a926:	f001 f945 	bl	800bbb4 <Flash_store>
}
 800a92a:	bf00      	nop
 800a92c:	3708      	adds	r7, #8
 800a92e:	46bd      	mov	sp, r7
 800a930:	bd80      	pop	{r7, pc}
 800a932:	bf00      	nop
 800a934:	2000c2e8 	.word	0x2000c2e8
 800a938:	447a0000 	.word	0x447a0000
 800a93c:	2000c2a0 	.word	0x2000c2a0
 800a940:	42c80000 	.word	0x42c80000
 800a944:	2000c300 	.word	0x2000c300

0800a948 <calc_angle>:
inline float calc_angle(){
 800a948:	b5b0      	push	{r4, r5, r7, lr}
 800a94a:	b082      	sub	sp, #8
 800a94c:	af00      	add	r7, sp, #0
	float omega_z=0;
 800a94e:	f04f 0300 	mov.w	r3, #0
 800a952:	607b      	str	r3, [r7, #4]
	static float pre_zg;
	float R_IMU2 = 0.1;
 800a954:	4b32      	ldr	r3, [pc, #200]	; (800aa20 <calc_angle+0xd8>)
 800a956:	603b      	str	r3, [r7, #0]
	//float angle;
	read_gyro_data();
 800a958:	f7ff ff64 	bl	800a824 <read_gyro_data>
	omega_z = (((float)zg-ang_average) / 16.4) * PI / 180;
 800a95c:	4b31      	ldr	r3, [pc, #196]	; (800aa24 <calc_angle+0xdc>)
 800a95e:	881b      	ldrh	r3, [r3, #0]
 800a960:	b21b      	sxth	r3, r3
 800a962:	ee07 3a90 	vmov	s15, r3
 800a966:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a96a:	4b2f      	ldr	r3, [pc, #188]	; (800aa28 <calc_angle+0xe0>)
 800a96c:	edd3 7a00 	vldr	s15, [r3]
 800a970:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a974:	ee17 0a90 	vmov	r0, s15
 800a978:	f7fd fd1e 	bl	80083b8 <__aeabi_f2d>
 800a97c:	a324      	add	r3, pc, #144	; (adr r3, 800aa10 <calc_angle+0xc8>)
 800a97e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a982:	f7fd fe9b 	bl	80086bc <__aeabi_ddiv>
 800a986:	4603      	mov	r3, r0
 800a988:	460c      	mov	r4, r1
 800a98a:	4618      	mov	r0, r3
 800a98c:	4621      	mov	r1, r4
 800a98e:	a322      	add	r3, pc, #136	; (adr r3, 800aa18 <calc_angle+0xd0>)
 800a990:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a994:	f7fd fd68 	bl	8008468 <__aeabi_dmul>
 800a998:	4603      	mov	r3, r0
 800a99a:	460c      	mov	r4, r1
 800a99c:	4618      	mov	r0, r3
 800a99e:	4621      	mov	r1, r4
 800a9a0:	f04f 0200 	mov.w	r2, #0
 800a9a4:	4b21      	ldr	r3, [pc, #132]	; (800aa2c <calc_angle+0xe4>)
 800a9a6:	f7fd fe89 	bl	80086bc <__aeabi_ddiv>
 800a9aa:	4603      	mov	r3, r0
 800a9ac:	460c      	mov	r4, r1
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	4621      	mov	r1, r4
 800a9b2:	f7fe f831 	bl	8008a18 <__aeabi_d2f>
 800a9b6:	4603      	mov	r3, r0
 800a9b8:	607b      	str	r3, [r7, #4]
	//angle = angle+ (omega_z * 0.01);
	//if(driv_flag==2)omega_z= ((R_IMU2)*(omega_z) + (1.0 - (R_IMU2))* (pre_zg));
	omega_z= ((R_IMU)*(omega_z) + (1.0 - (R_IMU))* (pre_zg)); // lowpath filter
 800a9ba:	6878      	ldr	r0, [r7, #4]
 800a9bc:	f7fd fcfc 	bl	80083b8 <__aeabi_f2d>
 800a9c0:	4604      	mov	r4, r0
 800a9c2:	460d      	mov	r5, r1
 800a9c4:	4b1a      	ldr	r3, [pc, #104]	; (800aa30 <calc_angle+0xe8>)
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	4618      	mov	r0, r3
 800a9ca:	f7fd fcf5 	bl	80083b8 <__aeabi_f2d>
 800a9ce:	f04f 0200 	mov.w	r2, #0
 800a9d2:	f04f 0300 	mov.w	r3, #0
 800a9d6:	f7fd fd47 	bl	8008468 <__aeabi_dmul>
 800a9da:	4602      	mov	r2, r0
 800a9dc:	460b      	mov	r3, r1
 800a9de:	4620      	mov	r0, r4
 800a9e0:	4629      	mov	r1, r5
 800a9e2:	f7fd fb8b 	bl	80080fc <__adddf3>
 800a9e6:	4603      	mov	r3, r0
 800a9e8:	460c      	mov	r4, r1
 800a9ea:	4618      	mov	r0, r3
 800a9ec:	4621      	mov	r1, r4
 800a9ee:	f7fe f813 	bl	8008a18 <__aeabi_d2f>
 800a9f2:	4603      	mov	r3, r0
 800a9f4:	607b      	str	r3, [r7, #4]
	pre_zg =  omega_z;
 800a9f6:	4a0e      	ldr	r2, [pc, #56]	; (800aa30 <calc_angle+0xe8>)
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	6013      	str	r3, [r2, #0]

	return omega_z;
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	ee07 3a90 	vmov	s15, r3
}
 800aa02:	eeb0 0a67 	vmov.f32	s0, s15
 800aa06:	3708      	adds	r7, #8
 800aa08:	46bd      	mov	sp, r7
 800aa0a:	bdb0      	pop	{r4, r5, r7, pc}
 800aa0c:	f3af 8000 	nop.w
 800aa10:	66666666 	.word	0x66666666
 800aa14:	40306666 	.word	0x40306666
 800aa18:	fc8b007a 	.word	0xfc8b007a
 800aa1c:	400921fa 	.word	0x400921fa
 800aa20:	3dcccccd 	.word	0x3dcccccd
 800aa24:	2000c2e8 	.word	0x2000c2e8
 800aa28:	2000c2a0 	.word	0x2000c2a0
 800aa2c:	40668000 	.word	0x40668000
 800aa30:	2000c2a4 	.word	0x2000c2a4
 800aa34:	00000000 	.word	0x00000000

0800aa38 <speed_get>:

	return ((sensval* (float)Kp*0.001)+(sensval_I*(float)Ki*0.0001)-(sensval_D*(float)Kd*0.0001));


}
inline float speed_get(){
 800aa38:	b590      	push	{r4, r7, lr}
 800aa3a:	b089      	sub	sp, #36	; 0x24
 800aa3c:	af00      	add	r7, sp, #0
	//static float speedbuffg=0;
	float speedget_L=0;
 800aa3e:	f04f 0300 	mov.w	r3, #0
 800aa42:	61fb      	str	r3, [r7, #28]
	float speedget_R=0;
 800aa44:	f04f 0300 	mov.w	r3, #0
 800aa48:	61bb      	str	r3, [r7, #24]
	float load_L,load_R=0;
 800aa4a:	f04f 0300 	mov.w	r3, #0
 800aa4e:	617b      	str	r3, [r7, #20]
	static float val=0;
	float load=0;
 800aa50:	f04f 0300 	mov.w	r3, #0
 800aa54:	613b      	str	r3, [r7, #16]
	int L=0;
 800aa56:	2300      	movs	r3, #0
 800aa58:	60fb      	str	r3, [r7, #12]
	int R=0;
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	60bb      	str	r3, [r7, #8]
//	static int i =0;
	L = TIM3 -> CNT -32768;
 800aa5e:	4b52      	ldr	r3, [pc, #328]	; (800aba8 <speed_get+0x170>)
 800aa60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa62:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 800aa66:	60fb      	str	r3, [r7, #12]
	TIM3 -> CNT = 32768;
 800aa68:	4b4f      	ldr	r3, [pc, #316]	; (800aba8 <speed_get+0x170>)
 800aa6a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800aa6e:	625a      	str	r2, [r3, #36]	; 0x24

	R = TIM4 -> CNT -32768;;
 800aa70:	4b4e      	ldr	r3, [pc, #312]	; (800abac <speed_get+0x174>)
 800aa72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa74:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 800aa78:	60bb      	str	r3, [r7, #8]
	TIM4 -> CNT = 32768;
 800aa7a:	4b4c      	ldr	r3, [pc, #304]	; (800abac <speed_get+0x174>)
 800aa7c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800aa80:	625a      	str	r2, [r3, #36]	; 0x24
//	speedget_R = (((24.1/4096)*(float)R)/T);
//	speedget_L = (((24.1/4096)*(float)L)/T);
//	speedget_R = (((24.1/4096)*(float)R)/T);
//	speedget_L = (((23/4096)*(float)L)/T);
//	speedget_R = (((23/4096)*(float)R)/T);
	load_L = (25.3/2048)*(float)L;
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	ee07 3a90 	vmov	s15, r3
 800aa88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800aa8c:	ee17 0a90 	vmov	r0, s15
 800aa90:	f7fd fc92 	bl	80083b8 <__aeabi_f2d>
 800aa94:	a340      	add	r3, pc, #256	; (adr r3, 800ab98 <speed_get+0x160>)
 800aa96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa9a:	f7fd fce5 	bl	8008468 <__aeabi_dmul>
 800aa9e:	4603      	mov	r3, r0
 800aaa0:	460c      	mov	r4, r1
 800aaa2:	4618      	mov	r0, r3
 800aaa4:	4621      	mov	r1, r4
 800aaa6:	f7fd ffb7 	bl	8008a18 <__aeabi_d2f>
 800aaaa:	4603      	mov	r3, r0
 800aaac:	607b      	str	r3, [r7, #4]
	load_R = (25.3/2048)*(float)R;
 800aaae:	68bb      	ldr	r3, [r7, #8]
 800aab0:	ee07 3a90 	vmov	s15, r3
 800aab4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800aab8:	ee17 0a90 	vmov	r0, s15
 800aabc:	f7fd fc7c 	bl	80083b8 <__aeabi_f2d>
 800aac0:	a335      	add	r3, pc, #212	; (adr r3, 800ab98 <speed_get+0x160>)
 800aac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aac6:	f7fd fccf 	bl	8008468 <__aeabi_dmul>
 800aaca:	4603      	mov	r3, r0
 800aacc:	460c      	mov	r4, r1
 800aace:	4618      	mov	r0, r3
 800aad0:	4621      	mov	r1, r4
 800aad2:	f7fd ffa1 	bl	8008a18 <__aeabi_d2f>
 800aad6:	4603      	mov	r3, r0
 800aad8:	617b      	str	r3, [r7, #20]
	speedget_L = load_L/T;
 800aada:	6878      	ldr	r0, [r7, #4]
 800aadc:	f7fd fc6c 	bl	80083b8 <__aeabi_f2d>
 800aae0:	a32f      	add	r3, pc, #188	; (adr r3, 800aba0 <speed_get+0x168>)
 800aae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aae6:	f7fd fde9 	bl	80086bc <__aeabi_ddiv>
 800aaea:	4603      	mov	r3, r0
 800aaec:	460c      	mov	r4, r1
 800aaee:	4618      	mov	r0, r3
 800aaf0:	4621      	mov	r1, r4
 800aaf2:	f7fd ff91 	bl	8008a18 <__aeabi_d2f>
 800aaf6:	4603      	mov	r3, r0
 800aaf8:	61fb      	str	r3, [r7, #28]
	speedget_R = load_R/T;
 800aafa:	6978      	ldr	r0, [r7, #20]
 800aafc:	f7fd fc5c 	bl	80083b8 <__aeabi_f2d>
 800ab00:	a327      	add	r3, pc, #156	; (adr r3, 800aba0 <speed_get+0x168>)
 800ab02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab06:	f7fd fdd9 	bl	80086bc <__aeabi_ddiv>
 800ab0a:	4603      	mov	r3, r0
 800ab0c:	460c      	mov	r4, r1
 800ab0e:	4618      	mov	r0, r3
 800ab10:	4621      	mov	r1, r4
 800ab12:	f7fd ff81 	bl	8008a18 <__aeabi_d2f>
 800ab16:	4603      	mov	r3, r0
 800ab18:	61bb      	str	r3, [r7, #24]
//	if(load_L <= 0) load_L=0;
//	if(load_R <= 0) load_R=0;
	load = (load_R+load_L)/2.0f;
 800ab1a:	ed97 7a05 	vldr	s14, [r7, #20]
 800ab1e:	edd7 7a01 	vldr	s15, [r7, #4]
 800ab22:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ab26:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800ab2a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ab2e:	edc7 7a04 	vstr	s15, [r7, #16]
	//load = (((24.1/4096)*(float)L)+((24.1/4096)*(float)R))/2;
	speedget = (speedget_R+speedget_L)/2;
 800ab32:	ed97 7a06 	vldr	s14, [r7, #24]
 800ab36:	edd7 7a07 	vldr	s15, [r7, #28]
 800ab3a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ab3e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800ab42:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ab46:	4b1a      	ldr	r3, [pc, #104]	; (800abb0 <speed_get+0x178>)
 800ab48:	edc3 7a00 	vstr	s15, [r3]
	//speedbuffg += speedget*T;
	if(driv_flag==1&& maker_flag==1){
 800ab4c:	4b19      	ldr	r3, [pc, #100]	; (800abb4 <speed_get+0x17c>)
 800ab4e:	881b      	ldrh	r3, [r3, #0]
 800ab50:	2b01      	cmp	r3, #1
 800ab52:	d109      	bne.n	800ab68 <speed_get+0x130>
 800ab54:	4b18      	ldr	r3, [pc, #96]	; (800abb8 <speed_get+0x180>)
 800ab56:	781b      	ldrb	r3, [r3, #0]
 800ab58:	2b01      	cmp	r3, #1
 800ab5a:	d105      	bne.n	800ab68 <speed_get+0x130>

		first_driv(load);
 800ab5c:	ed97 0a04 	vldr	s0, [r7, #16]
 800ab60:	f7fe fbb8 	bl	80092d4 <first_driv>
		first_cale();
 800ab64:	f7fe fa7c 	bl	8009060 <first_cale>
	}
	if(driv_flag==2 && maker_flag==1)second_driv(load);
 800ab68:	4b12      	ldr	r3, [pc, #72]	; (800abb4 <speed_get+0x17c>)
 800ab6a:	881b      	ldrh	r3, [r3, #0]
 800ab6c:	2b02      	cmp	r3, #2
 800ab6e:	d107      	bne.n	800ab80 <speed_get+0x148>
 800ab70:	4b11      	ldr	r3, [pc, #68]	; (800abb8 <speed_get+0x180>)
 800ab72:	781b      	ldrb	r3, [r3, #0]
 800ab74:	2b01      	cmp	r3, #1
 800ab76:	d103      	bne.n	800ab80 <speed_get+0x148>
 800ab78:	ed97 0a04 	vldr	s0, [r7, #16]
 800ab7c:	f7ff f980 	bl	8009e80 <second_driv>

	return speedget;
 800ab80:	4b0b      	ldr	r3, [pc, #44]	; (800abb0 <speed_get+0x178>)
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	ee07 3a90 	vmov	s15, r3
}
 800ab88:	eeb0 0a67 	vmov.f32	s0, s15
 800ab8c:	3724      	adds	r7, #36	; 0x24
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	bd90      	pop	{r4, r7, pc}
 800ab92:	bf00      	nop
 800ab94:	f3af 8000 	nop.w
 800ab98:	cccccccd 	.word	0xcccccccd
 800ab9c:	3f894ccc 	.word	0x3f894ccc
 800aba0:	d2f1a9fc 	.word	0xd2f1a9fc
 800aba4:	3f50624d 	.word	0x3f50624d
 800aba8:	40000400 	.word	0x40000400
 800abac:	40000800 	.word	0x40000800
 800abb0:	200145f8 	.word	0x200145f8
 800abb4:	2000c2b2 	.word	0x2000c2b2
 800abb8:	2000c2b0 	.word	0x2000c2b0
 800abbc:	00000000 	.word	0x00000000

0800abc0 <Speed_Motor>:
inline void Speed_Motor(){
 800abc0:	b5b0      	push	{r4, r5, r7, lr}
 800abc2:	b088      	sub	sp, #32
 800abc4:	af00      	add	r7, sp, #0
	int16_t MotorL=0,MotorR=0;
 800abc6:	2300      	movs	r3, #0
 800abc8:	83fb      	strh	r3, [r7, #30]
 800abca:	2300      	movs	r3, #0
 800abcc:	83bb      	strh	r3, [r7, #28]

	float speedval;
	float val_v = 0;
 800abce:	f04f 0300 	mov.w	r3, #0
 800abd2:	61bb      	str	r3, [r7, #24]
	float val_k=0;
 800abd4:	f04f 0300 	mov.w	r3, #0
 800abd8:	617b      	str	r3, [r7, #20]
	float se=0;
 800abda:	f04f 0300 	mov.w	r3, #0
 800abde:	613b      	str	r3, [r7, #16]
	static int speedval_I=0 ;
	static float speed_buff=0;
	float val= 0;
 800abe0:	f04f 0300 	mov.w	r3, #0
 800abe4:	60fb      	str	r3, [r7, #12]
	float sKp = 2.5;//1.8
 800abe6:	4bc0      	ldr	r3, [pc, #768]	; (800aee8 <Speed_Motor+0x328>)
 800abe8:	60bb      	str	r3, [r7, #8]
	float sKi= 28;//20
 800abea:	4bc0      	ldr	r3, [pc, #768]	; (800aeec <Speed_Motor+0x32c>)
 800abec:	607b      	str	r3, [r7, #4]
	//float lKi= 20;

//	speedval = (float)Average_speed - speed_get();
	speedval = 0- speed_get();
 800abee:	f7ff ff23 	bl	800aa38 <speed_get>
 800abf2:	eeb0 7a40 	vmov.f32	s14, s0
 800abf6:	eddf 7abe 	vldr	s15, [pc, #760]	; 800aef0 <Speed_Motor+0x330>
 800abfa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800abfe:	edc7 7a00 	vstr	s15, [r7]

	if(speed_buff != Average_speed && speed_buff > Average_speed && speedval_I > 0)speedval_I=0;
 800ac02:	4bbc      	ldr	r3, [pc, #752]	; (800aef4 <Speed_Motor+0x334>)
 800ac04:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ac08:	ee07 3a90 	vmov	s15, r3
 800ac0c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ac10:	4bb9      	ldr	r3, [pc, #740]	; (800aef8 <Speed_Motor+0x338>)
 800ac12:	edd3 7a00 	vldr	s15, [r3]
 800ac16:	eeb4 7a67 	vcmp.f32	s14, s15
 800ac1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac1e:	d015      	beq.n	800ac4c <Speed_Motor+0x8c>
 800ac20:	4bb4      	ldr	r3, [pc, #720]	; (800aef4 <Speed_Motor+0x334>)
 800ac22:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ac26:	ee07 3a90 	vmov	s15, r3
 800ac2a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ac2e:	4bb2      	ldr	r3, [pc, #712]	; (800aef8 <Speed_Motor+0x338>)
 800ac30:	edd3 7a00 	vldr	s15, [r3]
 800ac34:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ac38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac3c:	d506      	bpl.n	800ac4c <Speed_Motor+0x8c>
 800ac3e:	4baf      	ldr	r3, [pc, #700]	; (800aefc <Speed_Motor+0x33c>)
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	dd02      	ble.n	800ac4c <Speed_Motor+0x8c>
 800ac46:	4bad      	ldr	r3, [pc, #692]	; (800aefc <Speed_Motor+0x33c>)
 800ac48:	2200      	movs	r2, #0
 800ac4a:	601a      	str	r2, [r3, #0]
	if(speed_buff != Average_speed && speed_buff < Average_speed && speedval_I < 0)speedval_I=0;
 800ac4c:	4ba9      	ldr	r3, [pc, #676]	; (800aef4 <Speed_Motor+0x334>)
 800ac4e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ac52:	ee07 3a90 	vmov	s15, r3
 800ac56:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ac5a:	4ba7      	ldr	r3, [pc, #668]	; (800aef8 <Speed_Motor+0x338>)
 800ac5c:	edd3 7a00 	vldr	s15, [r3]
 800ac60:	eeb4 7a67 	vcmp.f32	s14, s15
 800ac64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac68:	d015      	beq.n	800ac96 <Speed_Motor+0xd6>
 800ac6a:	4ba2      	ldr	r3, [pc, #648]	; (800aef4 <Speed_Motor+0x334>)
 800ac6c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ac70:	ee07 3a90 	vmov	s15, r3
 800ac74:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ac78:	4b9f      	ldr	r3, [pc, #636]	; (800aef8 <Speed_Motor+0x338>)
 800ac7a:	edd3 7a00 	vldr	s15, [r3]
 800ac7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ac82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac86:	dd06      	ble.n	800ac96 <Speed_Motor+0xd6>
 800ac88:	4b9c      	ldr	r3, [pc, #624]	; (800aefc <Speed_Motor+0x33c>)
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	da02      	bge.n	800ac96 <Speed_Motor+0xd6>
 800ac90:	4b9a      	ldr	r3, [pc, #616]	; (800aefc <Speed_Motor+0x33c>)
 800ac92:	2200      	movs	r2, #0
 800ac94:	601a      	str	r2, [r3, #0]
	speed_buff = Average_speed;
 800ac96:	4b97      	ldr	r3, [pc, #604]	; (800aef4 <Speed_Motor+0x334>)
 800ac98:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ac9c:	ee07 3a90 	vmov	s15, r3
 800aca0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800aca4:	4b94      	ldr	r3, [pc, #592]	; (800aef8 <Speed_Motor+0x338>)
 800aca6:	edc3 7a00 	vstr	s15, [r3]
	//if(speedval <= 10.0 && speedval >= (-10.0))speedval_I=0;
	speedval_I = speedval_I + ((float)speedval*T);
 800acaa:	4b94      	ldr	r3, [pc, #592]	; (800aefc <Speed_Motor+0x33c>)
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	4618      	mov	r0, r3
 800acb0:	f7fd fb70 	bl	8008394 <__aeabi_i2d>
 800acb4:	4604      	mov	r4, r0
 800acb6:	460d      	mov	r5, r1
 800acb8:	6838      	ldr	r0, [r7, #0]
 800acba:	f7fd fb7d 	bl	80083b8 <__aeabi_f2d>
 800acbe:	a388      	add	r3, pc, #544	; (adr r3, 800aee0 <Speed_Motor+0x320>)
 800acc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acc4:	f7fd fbd0 	bl	8008468 <__aeabi_dmul>
 800acc8:	4602      	mov	r2, r0
 800acca:	460b      	mov	r3, r1
 800accc:	4620      	mov	r0, r4
 800acce:	4629      	mov	r1, r5
 800acd0:	f7fd fa14 	bl	80080fc <__adddf3>
 800acd4:	4603      	mov	r3, r0
 800acd6:	460c      	mov	r4, r1
 800acd8:	4618      	mov	r0, r3
 800acda:	4621      	mov	r1, r4
 800acdc:	f7fd fe74 	bl	80089c8 <__aeabi_d2iz>
 800ace0:	4602      	mov	r2, r0
 800ace2:	4b86      	ldr	r3, [pc, #536]	; (800aefc <Speed_Motor+0x33c>)
 800ace4:	601a      	str	r2, [r3, #0]

	//if(speedval <= 10.0 && speedval >= (-10.0))speedval_I=0;

	if(speedval_I >= 100000) speedval_I = 100000;
 800ace6:	4b85      	ldr	r3, [pc, #532]	; (800aefc <Speed_Motor+0x33c>)
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	4a85      	ldr	r2, [pc, #532]	; (800af00 <Speed_Motor+0x340>)
 800acec:	4293      	cmp	r3, r2
 800acee:	dd02      	ble.n	800acf6 <Speed_Motor+0x136>
 800acf0:	4b82      	ldr	r3, [pc, #520]	; (800aefc <Speed_Motor+0x33c>)
 800acf2:	4a84      	ldr	r2, [pc, #528]	; (800af04 <Speed_Motor+0x344>)
 800acf4:	601a      	str	r2, [r3, #0]
	if(speedval_I <= (-100000)) speedval_I = (-100000);
 800acf6:	4b81      	ldr	r3, [pc, #516]	; (800aefc <Speed_Motor+0x33c>)
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	4a83      	ldr	r2, [pc, #524]	; (800af08 <Speed_Motor+0x348>)
 800acfc:	4293      	cmp	r3, r2
 800acfe:	da02      	bge.n	800ad06 <Speed_Motor+0x146>
 800ad00:	4b7e      	ldr	r3, [pc, #504]	; (800aefc <Speed_Motor+0x33c>)
 800ad02:	4a82      	ldr	r2, [pc, #520]	; (800af0c <Speed_Motor+0x34c>)
 800ad04:	601a      	str	r2, [r3, #0]

	val_v = (speedval* sKp)+((float)speedval_I*sKi);
 800ad06:	ed97 7a00 	vldr	s14, [r7]
 800ad0a:	edd7 7a02 	vldr	s15, [r7, #8]
 800ad0e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ad12:	4b7a      	ldr	r3, [pc, #488]	; (800aefc <Speed_Motor+0x33c>)
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	ee07 3a90 	vmov	s15, r3
 800ad1a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800ad1e:	edd7 7a01 	vldr	s15, [r7, #4]
 800ad22:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ad26:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ad2a:	edc7 7a06 	vstr	s15, [r7, #24]
//	val_k  = Line_Motor();
//	if(val_v >= 1400 && val_k >= 2000) val_v =1400;
//	if(val_v <= -1400 && val_k <= -2000) val_v = -1400;
	if(val_v >= 2000) val_v =2000;
 800ad2e:	edd7 7a06 	vldr	s15, [r7, #24]
 800ad32:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 800af1c <Speed_Motor+0x35c>
 800ad36:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ad3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad3e:	db01      	blt.n	800ad44 <Speed_Motor+0x184>
 800ad40:	4b73      	ldr	r3, [pc, #460]	; (800af10 <Speed_Motor+0x350>)
 800ad42:	61bb      	str	r3, [r7, #24]
	if(val_v <= -2000) val_v = -2000;
 800ad44:	edd7 7a06 	vldr	s15, [r7, #24]
 800ad48:	ed9f 7a72 	vldr	s14, [pc, #456]	; 800af14 <Speed_Motor+0x354>
 800ad4c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ad50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad54:	d801      	bhi.n	800ad5a <Speed_Motor+0x19a>
 800ad56:	4b70      	ldr	r3, [pc, #448]	; (800af18 <Speed_Motor+0x358>)
 800ad58:	61bb      	str	r3, [r7, #24]
	if(val_k >= 2000){
 800ad5a:	edd7 7a05 	vldr	s15, [r7, #20]
 800ad5e:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 800af1c <Speed_Motor+0x35c>
 800ad62:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ad66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad6a:	db01      	blt.n	800ad70 <Speed_Motor+0x1b0>
		val_k =2000;
 800ad6c:	4b68      	ldr	r3, [pc, #416]	; (800af10 <Speed_Motor+0x350>)
 800ad6e:	617b      	str	r3, [r7, #20]
		//val_v = 0;
	}
	if(val_k <= -2000){
 800ad70:	edd7 7a05 	vldr	s15, [r7, #20]
 800ad74:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800af14 <Speed_Motor+0x354>
 800ad78:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ad7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad80:	d801      	bhi.n	800ad86 <Speed_Motor+0x1c6>
		val_k = -2000;
 800ad82:	4b65      	ldr	r3, [pc, #404]	; (800af18 <Speed_Motor+0x358>)
 800ad84:	617b      	str	r3, [r7, #20]
		//val_v = 0;
	}
//	if(val_k >= 2000) val_v = 0;
//	if(val_k <= -2000) val_v = 0;
	MotorL = roundf(val_v + val_k);
 800ad86:	ed97 7a06 	vldr	s14, [r7, #24]
 800ad8a:	edd7 7a05 	vldr	s15, [r7, #20]
 800ad8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ad92:	eeb0 0a67 	vmov.f32	s0, s15
 800ad96:	f00a fefd 	bl	8015b94 <roundf>
 800ad9a:	eef0 7a40 	vmov.f32	s15, s0
 800ad9e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ada2:	ee17 3a90 	vmov	r3, s15
 800ada6:	83fb      	strh	r3, [r7, #30]
	MotorR =roundf( val_v - val_k);
 800ada8:	ed97 7a06 	vldr	s14, [r7, #24]
 800adac:	edd7 7a05 	vldr	s15, [r7, #20]
 800adb0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800adb4:	eeb0 0a67 	vmov.f32	s0, s15
 800adb8:	f00a feec 	bl	8015b94 <roundf>
 800adbc:	eef0 7a40 	vmov.f32	s15, s0
 800adc0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800adc4:	ee17 3a90 	vmov	r3, s15
 800adc8:	83bb      	strh	r3, [r7, #28]
	if(MotorL>=2000  ){
 800adca:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800adce:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800add2:	db28      	blt.n	800ae26 <Speed_Motor+0x266>
		se = MotorL-2000;
 800add4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800add8:	f5a3 63fa 	sub.w	r3, r3, #2000	; 0x7d0
 800addc:	ee07 3a90 	vmov	s15, r3
 800ade0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ade4:	edc7 7a04 	vstr	s15, [r7, #16]
		MotorL = (val_v-se)+val_k;
 800ade8:	ed97 7a06 	vldr	s14, [r7, #24]
 800adec:	edd7 7a04 	vldr	s15, [r7, #16]
 800adf0:	ee37 7a67 	vsub.f32	s14, s14, s15
 800adf4:	edd7 7a05 	vldr	s15, [r7, #20]
 800adf8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800adfc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ae00:	ee17 3a90 	vmov	r3, s15
 800ae04:	83fb      	strh	r3, [r7, #30]
		MotorR = (val_v-se)-val_k;
 800ae06:	ed97 7a06 	vldr	s14, [r7, #24]
 800ae0a:	edd7 7a04 	vldr	s15, [r7, #16]
 800ae0e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ae12:	edd7 7a05 	vldr	s15, [r7, #20]
 800ae16:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ae1a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ae1e:	ee17 3a90 	vmov	r3, s15
 800ae22:	83bb      	strh	r3, [r7, #28]
 800ae24:	e0a9      	b.n	800af7a <Speed_Motor+0x3ba>
	}
	else if(MotorR>=2000){
 800ae26:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800ae2a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800ae2e:	db28      	blt.n	800ae82 <Speed_Motor+0x2c2>
		se = MotorR-2000;
 800ae30:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800ae34:	f5a3 63fa 	sub.w	r3, r3, #2000	; 0x7d0
 800ae38:	ee07 3a90 	vmov	s15, r3
 800ae3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ae40:	edc7 7a04 	vstr	s15, [r7, #16]
		MotorL = (val_v-se)+val_k;
 800ae44:	ed97 7a06 	vldr	s14, [r7, #24]
 800ae48:	edd7 7a04 	vldr	s15, [r7, #16]
 800ae4c:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ae50:	edd7 7a05 	vldr	s15, [r7, #20]
 800ae54:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ae58:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ae5c:	ee17 3a90 	vmov	r3, s15
 800ae60:	83fb      	strh	r3, [r7, #30]
		MotorR = (val_v-se)-val_k;
 800ae62:	ed97 7a06 	vldr	s14, [r7, #24]
 800ae66:	edd7 7a04 	vldr	s15, [r7, #16]
 800ae6a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ae6e:	edd7 7a05 	vldr	s15, [r7, #20]
 800ae72:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ae76:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ae7a:	ee17 3a90 	vmov	r3, s15
 800ae7e:	83bb      	strh	r3, [r7, #28]
 800ae80:	e07b      	b.n	800af7a <Speed_Motor+0x3ba>
	}
	else if(MotorL<=-2000 ){
 800ae82:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800ae86:	f513 6ffa 	cmn.w	r3, #2000	; 0x7d0
 800ae8a:	dc49      	bgt.n	800af20 <Speed_Motor+0x360>
		se = MotorL+2000;
 800ae8c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800ae90:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800ae94:	ee07 3a90 	vmov	s15, r3
 800ae98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ae9c:	edc7 7a04 	vstr	s15, [r7, #16]
		MotorL = (val_v-se)+val_k;
 800aea0:	ed97 7a06 	vldr	s14, [r7, #24]
 800aea4:	edd7 7a04 	vldr	s15, [r7, #16]
 800aea8:	ee37 7a67 	vsub.f32	s14, s14, s15
 800aeac:	edd7 7a05 	vldr	s15, [r7, #20]
 800aeb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aeb4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800aeb8:	ee17 3a90 	vmov	r3, s15
 800aebc:	83fb      	strh	r3, [r7, #30]
		MotorR = (val_v-se)-val_k;
 800aebe:	ed97 7a06 	vldr	s14, [r7, #24]
 800aec2:	edd7 7a04 	vldr	s15, [r7, #16]
 800aec6:	ee37 7a67 	vsub.f32	s14, s14, s15
 800aeca:	edd7 7a05 	vldr	s15, [r7, #20]
 800aece:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aed2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800aed6:	ee17 3a90 	vmov	r3, s15
 800aeda:	83bb      	strh	r3, [r7, #28]
 800aedc:	e04d      	b.n	800af7a <Speed_Motor+0x3ba>
 800aede:	bf00      	nop
 800aee0:	d2f1a9fc 	.word	0xd2f1a9fc
 800aee4:	3f50624d 	.word	0x3f50624d
 800aee8:	40200000 	.word	0x40200000
 800aeec:	41e00000 	.word	0x41e00000
 800aef0:	00000000 	.word	0x00000000
 800aef4:	2001431a 	.word	0x2001431a
 800aef8:	2000c2a8 	.word	0x2000c2a8
 800aefc:	2000c2ac 	.word	0x2000c2ac
 800af00:	0001869f 	.word	0x0001869f
 800af04:	000186a0 	.word	0x000186a0
 800af08:	fffe7961 	.word	0xfffe7961
 800af0c:	fffe7960 	.word	0xfffe7960
 800af10:	44fa0000 	.word	0x44fa0000
 800af14:	c4fa0000 	.word	0xc4fa0000
 800af18:	c4fa0000 	.word	0xc4fa0000
 800af1c:	44fa0000 	.word	0x44fa0000
	}
	else if(MotorR<=-2000 ){
 800af20:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800af24:	f513 6ffa 	cmn.w	r3, #2000	; 0x7d0
 800af28:	dc27      	bgt.n	800af7a <Speed_Motor+0x3ba>
		se = MotorR+2000;
 800af2a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800af2e:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800af32:	ee07 3a90 	vmov	s15, r3
 800af36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800af3a:	edc7 7a04 	vstr	s15, [r7, #16]
		MotorL = (val_v-se)+val_k;
 800af3e:	ed97 7a06 	vldr	s14, [r7, #24]
 800af42:	edd7 7a04 	vldr	s15, [r7, #16]
 800af46:	ee37 7a67 	vsub.f32	s14, s14, s15
 800af4a:	edd7 7a05 	vldr	s15, [r7, #20]
 800af4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800af52:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800af56:	ee17 3a90 	vmov	r3, s15
 800af5a:	83fb      	strh	r3, [r7, #30]
		MotorR = (val_v-se)-val_k;
 800af5c:	ed97 7a06 	vldr	s14, [r7, #24]
 800af60:	edd7 7a04 	vldr	s15, [r7, #16]
 800af64:	ee37 7a67 	vsub.f32	s14, s14, s15
 800af68:	edd7 7a05 	vldr	s15, [r7, #20]
 800af6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800af70:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800af74:	ee17 3a90 	vmov	r3, s15
 800af78:	83bb      	strh	r3, [r7, #28]
	}
	if(speedval>=2000){
 800af7a:	edd7 7a00 	vldr	s15, [r7]
 800af7e:	ed1f 7a19 	vldr	s14, [pc, #-100]	; 800af1c <Speed_Motor+0x35c>
 800af82:	eef4 7ac7 	vcmpe.f32	s15, s14
 800af86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af8a:	db07      	blt.n	800af9c <Speed_Motor+0x3dc>
		MotorL=MotorL+200;
 800af8c:	8bfb      	ldrh	r3, [r7, #30]
 800af8e:	33c8      	adds	r3, #200	; 0xc8
 800af90:	b29b      	uxth	r3, r3
 800af92:	83fb      	strh	r3, [r7, #30]
		MotorR=MotorR+200;
 800af94:	8bbb      	ldrh	r3, [r7, #28]
 800af96:	33c8      	adds	r3, #200	; 0xc8
 800af98:	b29b      	uxth	r3, r3
 800af9a:	83bb      	strh	r3, [r7, #28]
	}
//	if(MotorL-MotorR <= 2000) fan_pressure(14.5,15.0);
//	else fan_pressure(14.5,14.5);
//	if(MotorR-MotorL <= 2000) fan_pressure(15.0,14.5);
//	else fan_pressure(14.5,14.5);
	Motor(MotorL,MotorR);
 800af9c:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 800afa0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800afa4:	4611      	mov	r1, r2
 800afa6:	4618      	mov	r0, r3
 800afa8:	f001 f8d4 	bl	800c154 <Motor>


}
 800afac:	bf00      	nop
 800afae:	3720      	adds	r7, #32
 800afb0:	46bd      	mov	sp, r7
 800afb2:	bdb0      	pop	{r4, r5, r7, pc}

0800afb4 <adjust_spped>:
#include "initial.h"

uint16_t Accm;
uint16_t Decm;

void adjust_spped(){
 800afb4:	b580      	push	{r7, lr}
 800afb6:	af00      	add	r7, sp, #0
	lcd_init();
 800afb8:	f7fd ff2e 	bl	8008e18 <lcd_init>
	lcd_clear();
 800afbc:	f7fd ff70 	bl	8008ea0 <lcd_clear>
	lcd_locate(0,0);
 800afc0:	2100      	movs	r1, #0
 800afc2:	2000      	movs	r0, #0
 800afc4:	f7fd ff7c 	bl	8008ec0 <lcd_locate>
	lcd_printf("Ave_speed");
 800afc8:	4833      	ldr	r0, [pc, #204]	; (800b098 <adjust_spped+0xe4>)
 800afca:	f7fd ffa3 	bl	8008f14 <lcd_printf>
	lcd_locate(0,1);
 800afce:	2101      	movs	r1, #1
 800afd0:	2000      	movs	r0, #0
 800afd2:	f7fd ff75 	bl	8008ec0 <lcd_locate>
	lcd_printf("%d",Average_speed);
 800afd6:	4b31      	ldr	r3, [pc, #196]	; (800b09c <adjust_spped+0xe8>)
 800afd8:	f9b3 3000 	ldrsh.w	r3, [r3]
 800afdc:	4619      	mov	r1, r3
 800afde:	4830      	ldr	r0, [pc, #192]	; (800b0a0 <adjust_spped+0xec>)
 800afe0:	f7fd ff98 	bl	8008f14 <lcd_printf>
	TIM4 -> CNT=32768;
 800afe4:	4b2f      	ldr	r3, [pc, #188]	; (800b0a4 <adjust_spped+0xf0>)
 800afe6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800afea:	625a      	str	r2, [r3, #36]	; 0x24
	while(switch_cheack()){
 800afec:	e041      	b.n	800b072 <adjust_spped+0xbe>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800afee:	2201      	movs	r2, #1
 800aff0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800aff4:	482c      	ldr	r0, [pc, #176]	; (800b0a8 <adjust_spped+0xf4>)
 800aff6:	f004 fce7 	bl	800f9c8 <HAL_GPIO_WritePin>
		if(TIM4 -> CNT>32768+2000){
 800affa:	4b2a      	ldr	r3, [pc, #168]	; (800b0a4 <adjust_spped+0xf0>)
 800affc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800affe:	f248 72d0 	movw	r2, #34768	; 0x87d0
 800b002:	4293      	cmp	r3, r2
 800b004:	d917      	bls.n	800b036 <adjust_spped+0x82>
			Average_speed += 100;
 800b006:	4b25      	ldr	r3, [pc, #148]	; (800b09c <adjust_spped+0xe8>)
 800b008:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b00c:	b29b      	uxth	r3, r3
 800b00e:	3364      	adds	r3, #100	; 0x64
 800b010:	b29b      	uxth	r3, r3
 800b012:	b21a      	sxth	r2, r3
 800b014:	4b21      	ldr	r3, [pc, #132]	; (800b09c <adjust_spped+0xe8>)
 800b016:	801a      	strh	r2, [r3, #0]
			lcd_locate(0,1);
 800b018:	2101      	movs	r1, #1
 800b01a:	2000      	movs	r0, #0
 800b01c:	f7fd ff50 	bl	8008ec0 <lcd_locate>
			lcd_printf("%d",Average_speed);
 800b020:	4b1e      	ldr	r3, [pc, #120]	; (800b09c <adjust_spped+0xe8>)
 800b022:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b026:	4619      	mov	r1, r3
 800b028:	481d      	ldr	r0, [pc, #116]	; (800b0a0 <adjust_spped+0xec>)
 800b02a:	f7fd ff73 	bl	8008f14 <lcd_printf>
			TIM4 -> CNT=32768;
 800b02e:	4b1d      	ldr	r3, [pc, #116]	; (800b0a4 <adjust_spped+0xf0>)
 800b030:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800b034:	625a      	str	r2, [r3, #36]	; 0x24
		}
		if(TIM4 -> CNT<32768-2000){
 800b036:	4b1b      	ldr	r3, [pc, #108]	; (800b0a4 <adjust_spped+0xf0>)
 800b038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b03a:	f647 022f 	movw	r2, #30767	; 0x782f
 800b03e:	4293      	cmp	r3, r2
 800b040:	d817      	bhi.n	800b072 <adjust_spped+0xbe>
			Average_speed -= 100;
 800b042:	4b16      	ldr	r3, [pc, #88]	; (800b09c <adjust_spped+0xe8>)
 800b044:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b048:	b29b      	uxth	r3, r3
 800b04a:	3b64      	subs	r3, #100	; 0x64
 800b04c:	b29b      	uxth	r3, r3
 800b04e:	b21a      	sxth	r2, r3
 800b050:	4b12      	ldr	r3, [pc, #72]	; (800b09c <adjust_spped+0xe8>)
 800b052:	801a      	strh	r2, [r3, #0]
			lcd_locate(0,1);
 800b054:	2101      	movs	r1, #1
 800b056:	2000      	movs	r0, #0
 800b058:	f7fd ff32 	bl	8008ec0 <lcd_locate>
			lcd_printf("%d",Average_speed);
 800b05c:	4b0f      	ldr	r3, [pc, #60]	; (800b09c <adjust_spped+0xe8>)
 800b05e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b062:	4619      	mov	r1, r3
 800b064:	480e      	ldr	r0, [pc, #56]	; (800b0a0 <adjust_spped+0xec>)
 800b066:	f7fd ff55 	bl	8008f14 <lcd_printf>
			TIM4 -> CNT=32768;
 800b06a:	4b0e      	ldr	r3, [pc, #56]	; (800b0a4 <adjust_spped+0xf0>)
 800b06c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800b070:	625a      	str	r2, [r3, #36]	; 0x24
	while(switch_cheack()){
 800b072:	f001 f997 	bl	800c3a4 <switch_cheack>
 800b076:	4603      	mov	r3, r0
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d1b8      	bne.n	800afee <adjust_spped+0x3a>
		}
	}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800b07c:	2201      	movs	r2, #1
 800b07e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800b082:	4809      	ldr	r0, [pc, #36]	; (800b0a8 <adjust_spped+0xf4>)
 800b084:	f004 fca0 	bl	800f9c8 <HAL_GPIO_WritePin>
	work_ram[26]=Average_speed;
 800b088:	4b04      	ldr	r3, [pc, #16]	; (800b09c <adjust_spped+0xe8>)
 800b08a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b08e:	b29a      	uxth	r2, r3
 800b090:	4b06      	ldr	r3, [pc, #24]	; (800b0ac <adjust_spped+0xf8>)
 800b092:	869a      	strh	r2, [r3, #52]	; 0x34

}
 800b094:	bf00      	nop
 800b096:	bd80      	pop	{r7, pc}
 800b098:	08015c14 	.word	0x08015c14
 800b09c:	2001431a 	.word	0x2001431a
 800b0a0:	08015c20 	.word	0x08015c20
 800b0a4:	40000800 	.word	0x40000800
 800b0a8:	40020000 	.word	0x40020000
 800b0ac:	2000c300 	.word	0x2000c300

0800b0b0 <adjust_Kp>:
void adjust_Kp(){
 800b0b0:	b580      	push	{r7, lr}
 800b0b2:	af00      	add	r7, sp, #0
	lcd_init();
 800b0b4:	f7fd feb0 	bl	8008e18 <lcd_init>
	lcd_clear();
 800b0b8:	f7fd fef2 	bl	8008ea0 <lcd_clear>
	lcd_locate(0,0);
 800b0bc:	2100      	movs	r1, #0
 800b0be:	2000      	movs	r0, #0
 800b0c0:	f7fd fefe 	bl	8008ec0 <lcd_locate>
	lcd_printf("Kp");
 800b0c4:	482e      	ldr	r0, [pc, #184]	; (800b180 <adjust_Kp+0xd0>)
 800b0c6:	f7fd ff25 	bl	8008f14 <lcd_printf>
	lcd_locate(0,1);
 800b0ca:	2101      	movs	r1, #1
 800b0cc:	2000      	movs	r0, #0
 800b0ce:	f7fd fef7 	bl	8008ec0 <lcd_locate>
	lcd_printf("%d",Kp);
 800b0d2:	4b2c      	ldr	r3, [pc, #176]	; (800b184 <adjust_Kp+0xd4>)
 800b0d4:	881b      	ldrh	r3, [r3, #0]
 800b0d6:	4619      	mov	r1, r3
 800b0d8:	482b      	ldr	r0, [pc, #172]	; (800b188 <adjust_Kp+0xd8>)
 800b0da:	f7fd ff1b 	bl	8008f14 <lcd_printf>
	TIM4 -> CNT=32768;
 800b0de:	4b2b      	ldr	r3, [pc, #172]	; (800b18c <adjust_Kp+0xdc>)
 800b0e0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800b0e4:	625a      	str	r2, [r3, #36]	; 0x24
	while(switch_cheack()){
 800b0e6:	e039      	b.n	800b15c <adjust_Kp+0xac>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 800b0e8:	2200      	movs	r2, #0
 800b0ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800b0ee:	4828      	ldr	r0, [pc, #160]	; (800b190 <adjust_Kp+0xe0>)
 800b0f0:	f004 fc6a 	bl	800f9c8 <HAL_GPIO_WritePin>
		if(TIM4 -> CNT>32768+2000){
 800b0f4:	4b25      	ldr	r3, [pc, #148]	; (800b18c <adjust_Kp+0xdc>)
 800b0f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0f8:	f248 72d0 	movw	r2, #34768	; 0x87d0
 800b0fc:	4293      	cmp	r3, r2
 800b0fe:	d913      	bls.n	800b128 <adjust_Kp+0x78>
			Kp ++;
 800b100:	4b20      	ldr	r3, [pc, #128]	; (800b184 <adjust_Kp+0xd4>)
 800b102:	881b      	ldrh	r3, [r3, #0]
 800b104:	3301      	adds	r3, #1
 800b106:	b29a      	uxth	r2, r3
 800b108:	4b1e      	ldr	r3, [pc, #120]	; (800b184 <adjust_Kp+0xd4>)
 800b10a:	801a      	strh	r2, [r3, #0]
			lcd_locate(0,1);
 800b10c:	2101      	movs	r1, #1
 800b10e:	2000      	movs	r0, #0
 800b110:	f7fd fed6 	bl	8008ec0 <lcd_locate>
			lcd_printf("%d",Kp);
 800b114:	4b1b      	ldr	r3, [pc, #108]	; (800b184 <adjust_Kp+0xd4>)
 800b116:	881b      	ldrh	r3, [r3, #0]
 800b118:	4619      	mov	r1, r3
 800b11a:	481b      	ldr	r0, [pc, #108]	; (800b188 <adjust_Kp+0xd8>)
 800b11c:	f7fd fefa 	bl	8008f14 <lcd_printf>
			TIM4 -> CNT=32768;
 800b120:	4b1a      	ldr	r3, [pc, #104]	; (800b18c <adjust_Kp+0xdc>)
 800b122:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800b126:	625a      	str	r2, [r3, #36]	; 0x24
		}

		if(TIM4 -> CNT<32768-2000) {
 800b128:	4b18      	ldr	r3, [pc, #96]	; (800b18c <adjust_Kp+0xdc>)
 800b12a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b12c:	f647 022f 	movw	r2, #30767	; 0x782f
 800b130:	4293      	cmp	r3, r2
 800b132:	d813      	bhi.n	800b15c <adjust_Kp+0xac>
			Kp --;
 800b134:	4b13      	ldr	r3, [pc, #76]	; (800b184 <adjust_Kp+0xd4>)
 800b136:	881b      	ldrh	r3, [r3, #0]
 800b138:	3b01      	subs	r3, #1
 800b13a:	b29a      	uxth	r2, r3
 800b13c:	4b11      	ldr	r3, [pc, #68]	; (800b184 <adjust_Kp+0xd4>)
 800b13e:	801a      	strh	r2, [r3, #0]
			lcd_locate(0,1);
 800b140:	2101      	movs	r1, #1
 800b142:	2000      	movs	r0, #0
 800b144:	f7fd febc 	bl	8008ec0 <lcd_locate>
			lcd_printf("%d",Kp);
 800b148:	4b0e      	ldr	r3, [pc, #56]	; (800b184 <adjust_Kp+0xd4>)
 800b14a:	881b      	ldrh	r3, [r3, #0]
 800b14c:	4619      	mov	r1, r3
 800b14e:	480e      	ldr	r0, [pc, #56]	; (800b188 <adjust_Kp+0xd8>)
 800b150:	f7fd fee0 	bl	8008f14 <lcd_printf>
			TIM4 -> CNT=32768;
 800b154:	4b0d      	ldr	r3, [pc, #52]	; (800b18c <adjust_Kp+0xdc>)
 800b156:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800b15a:	625a      	str	r2, [r3, #36]	; 0x24
	while(switch_cheack()){
 800b15c:	f001 f922 	bl	800c3a4 <switch_cheack>
 800b160:	4603      	mov	r3, r0
 800b162:	2b00      	cmp	r3, #0
 800b164:	d1c0      	bne.n	800b0e8 <adjust_Kp+0x38>
		}
		}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800b166:	2201      	movs	r2, #1
 800b168:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800b16c:	4808      	ldr	r0, [pc, #32]	; (800b190 <adjust_Kp+0xe0>)
 800b16e:	f004 fc2b 	bl	800f9c8 <HAL_GPIO_WritePin>
	work_ram[27]=Kp;
 800b172:	4b04      	ldr	r3, [pc, #16]	; (800b184 <adjust_Kp+0xd4>)
 800b174:	881a      	ldrh	r2, [r3, #0]
 800b176:	4b07      	ldr	r3, [pc, #28]	; (800b194 <adjust_Kp+0xe4>)
 800b178:	86da      	strh	r2, [r3, #54]	; 0x36

}
 800b17a:	bf00      	nop
 800b17c:	bd80      	pop	{r7, pc}
 800b17e:	bf00      	nop
 800b180:	08015c24 	.word	0x08015c24
 800b184:	2000c2f8 	.word	0x2000c2f8
 800b188:	08015c20 	.word	0x08015c20
 800b18c:	40000800 	.word	0x40000800
 800b190:	40020000 	.word	0x40020000
 800b194:	2000c300 	.word	0x2000c300

0800b198 <adjust_Ki>:
void adjust_Ki(){
 800b198:	b580      	push	{r7, lr}
 800b19a:	af00      	add	r7, sp, #0
	lcd_init();
 800b19c:	f7fd fe3c 	bl	8008e18 <lcd_init>
	lcd_clear();
 800b1a0:	f7fd fe7e 	bl	8008ea0 <lcd_clear>
	lcd_locate(0,0);
 800b1a4:	2100      	movs	r1, #0
 800b1a6:	2000      	movs	r0, #0
 800b1a8:	f7fd fe8a 	bl	8008ec0 <lcd_locate>
	lcd_printf("Ki");
 800b1ac:	482e      	ldr	r0, [pc, #184]	; (800b268 <adjust_Ki+0xd0>)
 800b1ae:	f7fd feb1 	bl	8008f14 <lcd_printf>
	lcd_locate(0,1);
 800b1b2:	2101      	movs	r1, #1
 800b1b4:	2000      	movs	r0, #0
 800b1b6:	f7fd fe83 	bl	8008ec0 <lcd_locate>
	lcd_printf("%d",Ki);
 800b1ba:	4b2c      	ldr	r3, [pc, #176]	; (800b26c <adjust_Ki+0xd4>)
 800b1bc:	881b      	ldrh	r3, [r3, #0]
 800b1be:	4619      	mov	r1, r3
 800b1c0:	482b      	ldr	r0, [pc, #172]	; (800b270 <adjust_Ki+0xd8>)
 800b1c2:	f7fd fea7 	bl	8008f14 <lcd_printf>
	TIM4 -> CNT=32768;
 800b1c6:	4b2b      	ldr	r3, [pc, #172]	; (800b274 <adjust_Ki+0xdc>)
 800b1c8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800b1cc:	625a      	str	r2, [r3, #36]	; 0x24
	while(switch_cheack()){
 800b1ce:	e039      	b.n	800b244 <adjust_Ki+0xac>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 800b1d0:	2200      	movs	r2, #0
 800b1d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800b1d6:	4828      	ldr	r0, [pc, #160]	; (800b278 <adjust_Ki+0xe0>)
 800b1d8:	f004 fbf6 	bl	800f9c8 <HAL_GPIO_WritePin>
		if(TIM4 -> CNT>32768+2000){
 800b1dc:	4b25      	ldr	r3, [pc, #148]	; (800b274 <adjust_Ki+0xdc>)
 800b1de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1e0:	f248 72d0 	movw	r2, #34768	; 0x87d0
 800b1e4:	4293      	cmp	r3, r2
 800b1e6:	d913      	bls.n	800b210 <adjust_Ki+0x78>
			Ki++;
 800b1e8:	4b20      	ldr	r3, [pc, #128]	; (800b26c <adjust_Ki+0xd4>)
 800b1ea:	881b      	ldrh	r3, [r3, #0]
 800b1ec:	3301      	adds	r3, #1
 800b1ee:	b29a      	uxth	r2, r3
 800b1f0:	4b1e      	ldr	r3, [pc, #120]	; (800b26c <adjust_Ki+0xd4>)
 800b1f2:	801a      	strh	r2, [r3, #0]
			lcd_locate(0,1);
 800b1f4:	2101      	movs	r1, #1
 800b1f6:	2000      	movs	r0, #0
 800b1f8:	f7fd fe62 	bl	8008ec0 <lcd_locate>
			lcd_printf("%d",Ki);
 800b1fc:	4b1b      	ldr	r3, [pc, #108]	; (800b26c <adjust_Ki+0xd4>)
 800b1fe:	881b      	ldrh	r3, [r3, #0]
 800b200:	4619      	mov	r1, r3
 800b202:	481b      	ldr	r0, [pc, #108]	; (800b270 <adjust_Ki+0xd8>)
 800b204:	f7fd fe86 	bl	8008f14 <lcd_printf>
			TIM4 -> CNT=32768;
 800b208:	4b1a      	ldr	r3, [pc, #104]	; (800b274 <adjust_Ki+0xdc>)
 800b20a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800b20e:	625a      	str	r2, [r3, #36]	; 0x24
		}
		if(TIM4 -> CNT<32768-2000) {
 800b210:	4b18      	ldr	r3, [pc, #96]	; (800b274 <adjust_Ki+0xdc>)
 800b212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b214:	f647 022f 	movw	r2, #30767	; 0x782f
 800b218:	4293      	cmp	r3, r2
 800b21a:	d813      	bhi.n	800b244 <adjust_Ki+0xac>
			Ki --;
 800b21c:	4b13      	ldr	r3, [pc, #76]	; (800b26c <adjust_Ki+0xd4>)
 800b21e:	881b      	ldrh	r3, [r3, #0]
 800b220:	3b01      	subs	r3, #1
 800b222:	b29a      	uxth	r2, r3
 800b224:	4b11      	ldr	r3, [pc, #68]	; (800b26c <adjust_Ki+0xd4>)
 800b226:	801a      	strh	r2, [r3, #0]
			lcd_locate(0,1);
 800b228:	2101      	movs	r1, #1
 800b22a:	2000      	movs	r0, #0
 800b22c:	f7fd fe48 	bl	8008ec0 <lcd_locate>
			lcd_printf("%d",Ki);
 800b230:	4b0e      	ldr	r3, [pc, #56]	; (800b26c <adjust_Ki+0xd4>)
 800b232:	881b      	ldrh	r3, [r3, #0]
 800b234:	4619      	mov	r1, r3
 800b236:	480e      	ldr	r0, [pc, #56]	; (800b270 <adjust_Ki+0xd8>)
 800b238:	f7fd fe6c 	bl	8008f14 <lcd_printf>
			TIM4 -> CNT=32768;
 800b23c:	4b0d      	ldr	r3, [pc, #52]	; (800b274 <adjust_Ki+0xdc>)
 800b23e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800b242:	625a      	str	r2, [r3, #36]	; 0x24
	while(switch_cheack()){
 800b244:	f001 f8ae 	bl	800c3a4 <switch_cheack>
 800b248:	4603      	mov	r3, r0
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d1c0      	bne.n	800b1d0 <adjust_Ki+0x38>
		}
		}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800b24e:	2201      	movs	r2, #1
 800b250:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800b254:	4808      	ldr	r0, [pc, #32]	; (800b278 <adjust_Ki+0xe0>)
 800b256:	f004 fbb7 	bl	800f9c8 <HAL_GPIO_WritePin>
	work_ram[28]=Ki;
 800b25a:	4b04      	ldr	r3, [pc, #16]	; (800b26c <adjust_Ki+0xd4>)
 800b25c:	881a      	ldrh	r2, [r3, #0]
 800b25e:	4b07      	ldr	r3, [pc, #28]	; (800b27c <adjust_Ki+0xe4>)
 800b260:	871a      	strh	r2, [r3, #56]	; 0x38
}
 800b262:	bf00      	nop
 800b264:	bd80      	pop	{r7, pc}
 800b266:	bf00      	nop
 800b268:	08015c28 	.word	0x08015c28
 800b26c:	2000c2f4 	.word	0x2000c2f4
 800b270:	08015c20 	.word	0x08015c20
 800b274:	40000800 	.word	0x40000800
 800b278:	40020000 	.word	0x40020000
 800b27c:	2000c300 	.word	0x2000c300

0800b280 <adjust_Kd>:
void adjust_Kd(){
 800b280:	b580      	push	{r7, lr}
 800b282:	af00      	add	r7, sp, #0
	lcd_init();
 800b284:	f7fd fdc8 	bl	8008e18 <lcd_init>
	lcd_clear();
 800b288:	f7fd fe0a 	bl	8008ea0 <lcd_clear>
	lcd_locate(0,0);
 800b28c:	2100      	movs	r1, #0
 800b28e:	2000      	movs	r0, #0
 800b290:	f7fd fe16 	bl	8008ec0 <lcd_locate>
	lcd_printf("Kd");
 800b294:	482e      	ldr	r0, [pc, #184]	; (800b350 <adjust_Kd+0xd0>)
 800b296:	f7fd fe3d 	bl	8008f14 <lcd_printf>
	lcd_locate(0,1);
 800b29a:	2101      	movs	r1, #1
 800b29c:	2000      	movs	r0, #0
 800b29e:	f7fd fe0f 	bl	8008ec0 <lcd_locate>
	lcd_printf("%d",Kd);
 800b2a2:	4b2c      	ldr	r3, [pc, #176]	; (800b354 <adjust_Kd+0xd4>)
 800b2a4:	881b      	ldrh	r3, [r3, #0]
 800b2a6:	4619      	mov	r1, r3
 800b2a8:	482b      	ldr	r0, [pc, #172]	; (800b358 <adjust_Kd+0xd8>)
 800b2aa:	f7fd fe33 	bl	8008f14 <lcd_printf>
	TIM4 -> CNT=32768;
 800b2ae:	4b2b      	ldr	r3, [pc, #172]	; (800b35c <adjust_Kd+0xdc>)
 800b2b0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800b2b4:	625a      	str	r2, [r3, #36]	; 0x24
	while(switch_cheack()){
 800b2b6:	e039      	b.n	800b32c <adjust_Kd+0xac>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 800b2b8:	2200      	movs	r2, #0
 800b2ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800b2be:	4828      	ldr	r0, [pc, #160]	; (800b360 <adjust_Kd+0xe0>)
 800b2c0:	f004 fb82 	bl	800f9c8 <HAL_GPIO_WritePin>
		if(TIM4 -> CNT>32768+2000){
 800b2c4:	4b25      	ldr	r3, [pc, #148]	; (800b35c <adjust_Kd+0xdc>)
 800b2c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2c8:	f248 72d0 	movw	r2, #34768	; 0x87d0
 800b2cc:	4293      	cmp	r3, r2
 800b2ce:	d913      	bls.n	800b2f8 <adjust_Kd+0x78>
			Kd++;
 800b2d0:	4b20      	ldr	r3, [pc, #128]	; (800b354 <adjust_Kd+0xd4>)
 800b2d2:	881b      	ldrh	r3, [r3, #0]
 800b2d4:	3301      	adds	r3, #1
 800b2d6:	b29a      	uxth	r2, r3
 800b2d8:	4b1e      	ldr	r3, [pc, #120]	; (800b354 <adjust_Kd+0xd4>)
 800b2da:	801a      	strh	r2, [r3, #0]
			lcd_locate(0,1);
 800b2dc:	2101      	movs	r1, #1
 800b2de:	2000      	movs	r0, #0
 800b2e0:	f7fd fdee 	bl	8008ec0 <lcd_locate>
			lcd_printf("%d",Kd);
 800b2e4:	4b1b      	ldr	r3, [pc, #108]	; (800b354 <adjust_Kd+0xd4>)
 800b2e6:	881b      	ldrh	r3, [r3, #0]
 800b2e8:	4619      	mov	r1, r3
 800b2ea:	481b      	ldr	r0, [pc, #108]	; (800b358 <adjust_Kd+0xd8>)
 800b2ec:	f7fd fe12 	bl	8008f14 <lcd_printf>
			TIM4 -> CNT=32768;
 800b2f0:	4b1a      	ldr	r3, [pc, #104]	; (800b35c <adjust_Kd+0xdc>)
 800b2f2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800b2f6:	625a      	str	r2, [r3, #36]	; 0x24
		}
		if(TIM4 -> CNT<32768-2000) {
 800b2f8:	4b18      	ldr	r3, [pc, #96]	; (800b35c <adjust_Kd+0xdc>)
 800b2fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2fc:	f647 022f 	movw	r2, #30767	; 0x782f
 800b300:	4293      	cmp	r3, r2
 800b302:	d813      	bhi.n	800b32c <adjust_Kd+0xac>
			Kd --;
 800b304:	4b13      	ldr	r3, [pc, #76]	; (800b354 <adjust_Kd+0xd4>)
 800b306:	881b      	ldrh	r3, [r3, #0]
 800b308:	3b01      	subs	r3, #1
 800b30a:	b29a      	uxth	r2, r3
 800b30c:	4b11      	ldr	r3, [pc, #68]	; (800b354 <adjust_Kd+0xd4>)
 800b30e:	801a      	strh	r2, [r3, #0]
			lcd_locate(0,1);
 800b310:	2101      	movs	r1, #1
 800b312:	2000      	movs	r0, #0
 800b314:	f7fd fdd4 	bl	8008ec0 <lcd_locate>
			lcd_printf("%d",Kd);
 800b318:	4b0e      	ldr	r3, [pc, #56]	; (800b354 <adjust_Kd+0xd4>)
 800b31a:	881b      	ldrh	r3, [r3, #0]
 800b31c:	4619      	mov	r1, r3
 800b31e:	480e      	ldr	r0, [pc, #56]	; (800b358 <adjust_Kd+0xd8>)
 800b320:	f7fd fdf8 	bl	8008f14 <lcd_printf>
			TIM4 -> CNT=32768;
 800b324:	4b0d      	ldr	r3, [pc, #52]	; (800b35c <adjust_Kd+0xdc>)
 800b326:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800b32a:	625a      	str	r2, [r3, #36]	; 0x24
	while(switch_cheack()){
 800b32c:	f001 f83a 	bl	800c3a4 <switch_cheack>
 800b330:	4603      	mov	r3, r0
 800b332:	2b00      	cmp	r3, #0
 800b334:	d1c0      	bne.n	800b2b8 <adjust_Kd+0x38>
		}
		}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800b336:	2201      	movs	r2, #1
 800b338:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800b33c:	4808      	ldr	r0, [pc, #32]	; (800b360 <adjust_Kd+0xe0>)
 800b33e:	f004 fb43 	bl	800f9c8 <HAL_GPIO_WritePin>
	work_ram[29]=Kd;
 800b342:	4b04      	ldr	r3, [pc, #16]	; (800b354 <adjust_Kd+0xd4>)
 800b344:	881a      	ldrh	r2, [r3, #0]
 800b346:	4b07      	ldr	r3, [pc, #28]	; (800b364 <adjust_Kd+0xe4>)
 800b348:	875a      	strh	r2, [r3, #58]	; 0x3a

}
 800b34a:	bf00      	nop
 800b34c:	bd80      	pop	{r7, pc}
 800b34e:	bf00      	nop
 800b350:	08015c2c 	.word	0x08015c2c
 800b354:	2000c2f6 	.word	0x2000c2f6
 800b358:	08015c20 	.word	0x08015c20
 800b35c:	40000800 	.word	0x40000800
 800b360:	40020000 	.word	0x40020000
 800b364:	2000c300 	.word	0x2000c300

0800b368 <tuning>:
void tuning(){
 800b368:	b580      	push	{r7, lr}
 800b36a:	af00      	add	r7, sp, #0
		adjust_spped();
 800b36c:	f7ff fe22 	bl	800afb4 <adjust_spped>
		HAL_Delay(100);
 800b370:	2064      	movs	r0, #100	; 0x64
 800b372:	f002 fdf3 	bl	800df5c <HAL_Delay>
		adjust_Kp();
 800b376:	f7ff fe9b 	bl	800b0b0 <adjust_Kp>
		HAL_Delay(100);
 800b37a:	2064      	movs	r0, #100	; 0x64
 800b37c:	f002 fdee 	bl	800df5c <HAL_Delay>
		adjust_Ki();
 800b380:	f7ff ff0a 	bl	800b198 <adjust_Ki>
		HAL_Delay(100);
 800b384:	2064      	movs	r0, #100	; 0x64
 800b386:	f002 fde9 	bl	800df5c <HAL_Delay>
		adjust_Kd();
 800b38a:	f7ff ff79 	bl	800b280 <adjust_Kd>
		HAL_Delay(100);
 800b38e:	2064      	movs	r0, #100	; 0x64
 800b390:	f002 fde4 	bl	800df5c <HAL_Delay>

	Flash_store();
 800b394:	f000 fc0e 	bl	800bbb4 <Flash_store>
	lcd_clear();
 800b398:	f7fd fd82 	bl	8008ea0 <lcd_clear>
}
 800b39c:	bf00      	nop
 800b39e:	bd80      	pop	{r7, pc}

0800b3a0 <adjust_Accm>:
void adjust_Accm(){
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	af00      	add	r7, sp, #0

	lcd_init();
 800b3a4:	f7fd fd38 	bl	8008e18 <lcd_init>
	lcd_clear();
 800b3a8:	f7fd fd7a 	bl	8008ea0 <lcd_clear>
	lcd_locate(0,0);
 800b3ac:	2100      	movs	r1, #0
 800b3ae:	2000      	movs	r0, #0
 800b3b0:	f7fd fd86 	bl	8008ec0 <lcd_locate>
	lcd_printf("Accm");
 800b3b4:	482e      	ldr	r0, [pc, #184]	; (800b470 <adjust_Accm+0xd0>)
 800b3b6:	f7fd fdad 	bl	8008f14 <lcd_printf>
	lcd_locate(0,1);
 800b3ba:	2101      	movs	r1, #1
 800b3bc:	2000      	movs	r0, #0
 800b3be:	f7fd fd7f 	bl	8008ec0 <lcd_locate>
	lcd_printf("%d",Accm);
 800b3c2:	4b2c      	ldr	r3, [pc, #176]	; (800b474 <adjust_Accm+0xd4>)
 800b3c4:	881b      	ldrh	r3, [r3, #0]
 800b3c6:	4619      	mov	r1, r3
 800b3c8:	482b      	ldr	r0, [pc, #172]	; (800b478 <adjust_Accm+0xd8>)
 800b3ca:	f7fd fda3 	bl	8008f14 <lcd_printf>
	TIM4 -> CNT=32768;
 800b3ce:	4b2b      	ldr	r3, [pc, #172]	; (800b47c <adjust_Accm+0xdc>)
 800b3d0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800b3d4:	625a      	str	r2, [r3, #36]	; 0x24
	while(switch_cheack()){
 800b3d6:	e039      	b.n	800b44c <adjust_Accm+0xac>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 800b3d8:	2200      	movs	r2, #0
 800b3da:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800b3de:	4828      	ldr	r0, [pc, #160]	; (800b480 <adjust_Accm+0xe0>)
 800b3e0:	f004 faf2 	bl	800f9c8 <HAL_GPIO_WritePin>
		if(TIM4 -> CNT>32768+2000){
 800b3e4:	4b25      	ldr	r3, [pc, #148]	; (800b47c <adjust_Accm+0xdc>)
 800b3e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3e8:	f248 72d0 	movw	r2, #34768	; 0x87d0
 800b3ec:	4293      	cmp	r3, r2
 800b3ee:	d913      	bls.n	800b418 <adjust_Accm+0x78>
			Accm ++;
 800b3f0:	4b20      	ldr	r3, [pc, #128]	; (800b474 <adjust_Accm+0xd4>)
 800b3f2:	881b      	ldrh	r3, [r3, #0]
 800b3f4:	3301      	adds	r3, #1
 800b3f6:	b29a      	uxth	r2, r3
 800b3f8:	4b1e      	ldr	r3, [pc, #120]	; (800b474 <adjust_Accm+0xd4>)
 800b3fa:	801a      	strh	r2, [r3, #0]
			lcd_locate(0,1);
 800b3fc:	2101      	movs	r1, #1
 800b3fe:	2000      	movs	r0, #0
 800b400:	f7fd fd5e 	bl	8008ec0 <lcd_locate>
			lcd_printf("%d",Accm);
 800b404:	4b1b      	ldr	r3, [pc, #108]	; (800b474 <adjust_Accm+0xd4>)
 800b406:	881b      	ldrh	r3, [r3, #0]
 800b408:	4619      	mov	r1, r3
 800b40a:	481b      	ldr	r0, [pc, #108]	; (800b478 <adjust_Accm+0xd8>)
 800b40c:	f7fd fd82 	bl	8008f14 <lcd_printf>
			TIM4 -> CNT=32768;
 800b410:	4b1a      	ldr	r3, [pc, #104]	; (800b47c <adjust_Accm+0xdc>)
 800b412:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800b416:	625a      	str	r2, [r3, #36]	; 0x24
		}

		if(TIM4 -> CNT<32768-2000) {
 800b418:	4b18      	ldr	r3, [pc, #96]	; (800b47c <adjust_Accm+0xdc>)
 800b41a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b41c:	f647 022f 	movw	r2, #30767	; 0x782f
 800b420:	4293      	cmp	r3, r2
 800b422:	d813      	bhi.n	800b44c <adjust_Accm+0xac>
			Accm --;
 800b424:	4b13      	ldr	r3, [pc, #76]	; (800b474 <adjust_Accm+0xd4>)
 800b426:	881b      	ldrh	r3, [r3, #0]
 800b428:	3b01      	subs	r3, #1
 800b42a:	b29a      	uxth	r2, r3
 800b42c:	4b11      	ldr	r3, [pc, #68]	; (800b474 <adjust_Accm+0xd4>)
 800b42e:	801a      	strh	r2, [r3, #0]
			lcd_locate(0,1);
 800b430:	2101      	movs	r1, #1
 800b432:	2000      	movs	r0, #0
 800b434:	f7fd fd44 	bl	8008ec0 <lcd_locate>
			lcd_printf("%d",Accm);
 800b438:	4b0e      	ldr	r3, [pc, #56]	; (800b474 <adjust_Accm+0xd4>)
 800b43a:	881b      	ldrh	r3, [r3, #0]
 800b43c:	4619      	mov	r1, r3
 800b43e:	480e      	ldr	r0, [pc, #56]	; (800b478 <adjust_Accm+0xd8>)
 800b440:	f7fd fd68 	bl	8008f14 <lcd_printf>
			TIM4 -> CNT=32768;
 800b444:	4b0d      	ldr	r3, [pc, #52]	; (800b47c <adjust_Accm+0xdc>)
 800b446:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800b44a:	625a      	str	r2, [r3, #36]	; 0x24
	while(switch_cheack()){
 800b44c:	f000 ffaa 	bl	800c3a4 <switch_cheack>
 800b450:	4603      	mov	r3, r0
 800b452:	2b00      	cmp	r3, #0
 800b454:	d1c0      	bne.n	800b3d8 <adjust_Accm+0x38>
		}
		//HAL_Delay(100);
		}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800b456:	2201      	movs	r2, #1
 800b458:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800b45c:	4808      	ldr	r0, [pc, #32]	; (800b480 <adjust_Accm+0xe0>)
 800b45e:	f004 fab3 	bl	800f9c8 <HAL_GPIO_WritePin>
	work_ram[31]=Accm;
 800b462:	4b04      	ldr	r3, [pc, #16]	; (800b474 <adjust_Accm+0xd4>)
 800b464:	881a      	ldrh	r2, [r3, #0]
 800b466:	4b07      	ldr	r3, [pc, #28]	; (800b484 <adjust_Accm+0xe4>)
 800b468:	87da      	strh	r2, [r3, #62]	; 0x3e

}
 800b46a:	bf00      	nop
 800b46c:	bd80      	pop	{r7, pc}
 800b46e:	bf00      	nop
 800b470:	08015c30 	.word	0x08015c30
 800b474:	2000c2fc 	.word	0x2000c2fc
 800b478:	08015c20 	.word	0x08015c20
 800b47c:	40000800 	.word	0x40000800
 800b480:	40020000 	.word	0x40020000
 800b484:	2000c300 	.word	0x2000c300

0800b488 <adjust_Decm>:
void adjust_Decm(){
 800b488:	b580      	push	{r7, lr}
 800b48a:	af00      	add	r7, sp, #0

	lcd_init();
 800b48c:	f7fd fcc4 	bl	8008e18 <lcd_init>
	lcd_clear();
 800b490:	f7fd fd06 	bl	8008ea0 <lcd_clear>
	lcd_locate(0,0);
 800b494:	2100      	movs	r1, #0
 800b496:	2000      	movs	r0, #0
 800b498:	f7fd fd12 	bl	8008ec0 <lcd_locate>
	lcd_printf("Decm");
 800b49c:	482e      	ldr	r0, [pc, #184]	; (800b558 <adjust_Decm+0xd0>)
 800b49e:	f7fd fd39 	bl	8008f14 <lcd_printf>
	lcd_locate(0,1);
 800b4a2:	2101      	movs	r1, #1
 800b4a4:	2000      	movs	r0, #0
 800b4a6:	f7fd fd0b 	bl	8008ec0 <lcd_locate>
	lcd_printf("%d",Decm);
 800b4aa:	4b2c      	ldr	r3, [pc, #176]	; (800b55c <adjust_Decm+0xd4>)
 800b4ac:	881b      	ldrh	r3, [r3, #0]
 800b4ae:	4619      	mov	r1, r3
 800b4b0:	482b      	ldr	r0, [pc, #172]	; (800b560 <adjust_Decm+0xd8>)
 800b4b2:	f7fd fd2f 	bl	8008f14 <lcd_printf>
	TIM4 -> CNT=32768;
 800b4b6:	4b2b      	ldr	r3, [pc, #172]	; (800b564 <adjust_Decm+0xdc>)
 800b4b8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800b4bc:	625a      	str	r2, [r3, #36]	; 0x24
	while(switch_cheack()){
 800b4be:	e039      	b.n	800b534 <adjust_Decm+0xac>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 800b4c0:	2200      	movs	r2, #0
 800b4c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800b4c6:	4828      	ldr	r0, [pc, #160]	; (800b568 <adjust_Decm+0xe0>)
 800b4c8:	f004 fa7e 	bl	800f9c8 <HAL_GPIO_WritePin>
		if(TIM4 -> CNT>32768+2000){
 800b4cc:	4b25      	ldr	r3, [pc, #148]	; (800b564 <adjust_Decm+0xdc>)
 800b4ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4d0:	f248 72d0 	movw	r2, #34768	; 0x87d0
 800b4d4:	4293      	cmp	r3, r2
 800b4d6:	d913      	bls.n	800b500 <adjust_Decm+0x78>
			Decm ++;
 800b4d8:	4b20      	ldr	r3, [pc, #128]	; (800b55c <adjust_Decm+0xd4>)
 800b4da:	881b      	ldrh	r3, [r3, #0]
 800b4dc:	3301      	adds	r3, #1
 800b4de:	b29a      	uxth	r2, r3
 800b4e0:	4b1e      	ldr	r3, [pc, #120]	; (800b55c <adjust_Decm+0xd4>)
 800b4e2:	801a      	strh	r2, [r3, #0]
			lcd_locate(0,1);
 800b4e4:	2101      	movs	r1, #1
 800b4e6:	2000      	movs	r0, #0
 800b4e8:	f7fd fcea 	bl	8008ec0 <lcd_locate>
			lcd_printf("%d",Decm);
 800b4ec:	4b1b      	ldr	r3, [pc, #108]	; (800b55c <adjust_Decm+0xd4>)
 800b4ee:	881b      	ldrh	r3, [r3, #0]
 800b4f0:	4619      	mov	r1, r3
 800b4f2:	481b      	ldr	r0, [pc, #108]	; (800b560 <adjust_Decm+0xd8>)
 800b4f4:	f7fd fd0e 	bl	8008f14 <lcd_printf>
			TIM4 -> CNT=32768;
 800b4f8:	4b1a      	ldr	r3, [pc, #104]	; (800b564 <adjust_Decm+0xdc>)
 800b4fa:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800b4fe:	625a      	str	r2, [r3, #36]	; 0x24
		}

		if(TIM4 -> CNT<32768-2000) {
 800b500:	4b18      	ldr	r3, [pc, #96]	; (800b564 <adjust_Decm+0xdc>)
 800b502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b504:	f647 022f 	movw	r2, #30767	; 0x782f
 800b508:	4293      	cmp	r3, r2
 800b50a:	d813      	bhi.n	800b534 <adjust_Decm+0xac>
			Decm --;
 800b50c:	4b13      	ldr	r3, [pc, #76]	; (800b55c <adjust_Decm+0xd4>)
 800b50e:	881b      	ldrh	r3, [r3, #0]
 800b510:	3b01      	subs	r3, #1
 800b512:	b29a      	uxth	r2, r3
 800b514:	4b11      	ldr	r3, [pc, #68]	; (800b55c <adjust_Decm+0xd4>)
 800b516:	801a      	strh	r2, [r3, #0]
			lcd_locate(0,1);
 800b518:	2101      	movs	r1, #1
 800b51a:	2000      	movs	r0, #0
 800b51c:	f7fd fcd0 	bl	8008ec0 <lcd_locate>
			lcd_printf("%d",Decm);
 800b520:	4b0e      	ldr	r3, [pc, #56]	; (800b55c <adjust_Decm+0xd4>)
 800b522:	881b      	ldrh	r3, [r3, #0]
 800b524:	4619      	mov	r1, r3
 800b526:	480e      	ldr	r0, [pc, #56]	; (800b560 <adjust_Decm+0xd8>)
 800b528:	f7fd fcf4 	bl	8008f14 <lcd_printf>
			TIM4 -> CNT=32768;
 800b52c:	4b0d      	ldr	r3, [pc, #52]	; (800b564 <adjust_Decm+0xdc>)
 800b52e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800b532:	625a      	str	r2, [r3, #36]	; 0x24
	while(switch_cheack()){
 800b534:	f000 ff36 	bl	800c3a4 <switch_cheack>
 800b538:	4603      	mov	r3, r0
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d1c0      	bne.n	800b4c0 <adjust_Decm+0x38>
		}
		//HAL_Delay(100);
		}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800b53e:	2201      	movs	r2, #1
 800b540:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800b544:	4808      	ldr	r0, [pc, #32]	; (800b568 <adjust_Decm+0xe0>)
 800b546:	f004 fa3f 	bl	800f9c8 <HAL_GPIO_WritePin>
	work_ram[32]=Decm;
 800b54a:	4b04      	ldr	r3, [pc, #16]	; (800b55c <adjust_Decm+0xd4>)
 800b54c:	881a      	ldrh	r2, [r3, #0]
 800b54e:	4b07      	ldr	r3, [pc, #28]	; (800b56c <adjust_Decm+0xe4>)
 800b550:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

}
 800b554:	bf00      	nop
 800b556:	bd80      	pop	{r7, pc}
 800b558:	08015c38 	.word	0x08015c38
 800b55c:	2000c2fa 	.word	0x2000c2fa
 800b560:	08015c20 	.word	0x08015c20
 800b564:	40000800 	.word	0x40000800
 800b568:	40020000 	.word	0x40020000
 800b56c:	2000c300 	.word	0x2000c300

0800b570 <accel_tuning>:
void accel_tuning(){
 800b570:	b580      	push	{r7, lr}
 800b572:	af00      	add	r7, sp, #0
	adjust_Accm();
 800b574:	f7ff ff14 	bl	800b3a0 <adjust_Accm>
	HAL_Delay(100);
 800b578:	2064      	movs	r0, #100	; 0x64
 800b57a:	f002 fcef 	bl	800df5c <HAL_Delay>
	adjust_Decm();
 800b57e:	f7ff ff83 	bl	800b488 <adjust_Decm>
	HAL_Delay(100);
 800b582:	2064      	movs	r0, #100	; 0x64
 800b584:	f002 fcea 	bl	800df5c <HAL_Delay>

	Flash_store();
 800b588:	f000 fb14 	bl	800bbb4 <Flash_store>
	lcd_clear();
 800b58c:	f7fd fc88 	bl	8008ea0 <lcd_clear>
}
 800b590:	bf00      	nop
 800b592:	bd80      	pop	{r7, pc}

0800b594 <adjust_spped_100>:
void adjust_spped_100(){
 800b594:	b580      	push	{r7, lr}
 800b596:	b082      	sub	sp, #8
 800b598:	af00      	add	r7, sp, #0
	lcd_init();
 800b59a:	f7fd fc3d 	bl	8008e18 <lcd_init>
	lcd_clear();
 800b59e:	f7fd fc7f 	bl	8008ea0 <lcd_clear>
	lcd_locate(0,0);
 800b5a2:	2100      	movs	r1, #0
 800b5a4:	2000      	movs	r0, #0
 800b5a6:	f7fd fc8b 	bl	8008ec0 <lcd_locate>
	lcd_printf("100");
 800b5aa:	482c      	ldr	r0, [pc, #176]	; (800b65c <adjust_spped_100+0xc8>)
 800b5ac:	f7fd fcb2 	bl	8008f14 <lcd_printf>
	lcd_locate(0,1);
 800b5b0:	2101      	movs	r1, #1
 800b5b2:	2000      	movs	r0, #0
 800b5b4:	f7fd fc84 	bl	8008ec0 <lcd_locate>
	uint speed_100 =work_ram[33];
 800b5b8:	4b29      	ldr	r3, [pc, #164]	; (800b660 <adjust_spped_100+0xcc>)
 800b5ba:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 800b5be:	607b      	str	r3, [r7, #4]
	lcd_printf("%d",speed_100);
 800b5c0:	6879      	ldr	r1, [r7, #4]
 800b5c2:	4828      	ldr	r0, [pc, #160]	; (800b664 <adjust_spped_100+0xd0>)
 800b5c4:	f7fd fca6 	bl	8008f14 <lcd_printf>
	while(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_14)==1){
 800b5c8:	e030      	b.n	800b62c <adjust_spped_100+0x98>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800b5ca:	2200      	movs	r2, #0
 800b5cc:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b5d0:	4825      	ldr	r0, [pc, #148]	; (800b668 <adjust_spped_100+0xd4>)
 800b5d2:	f004 f9f9 	bl	800f9c8 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_2)==0){
 800b5d6:	2104      	movs	r1, #4
 800b5d8:	4823      	ldr	r0, [pc, #140]	; (800b668 <adjust_spped_100+0xd4>)
 800b5da:	f004 f9dd 	bl	800f998 <HAL_GPIO_ReadPin>
 800b5de:	4603      	mov	r3, r0
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d10a      	bne.n	800b5fa <adjust_spped_100+0x66>
			speed_100 += 100;
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	3364      	adds	r3, #100	; 0x64
 800b5e8:	607b      	str	r3, [r7, #4]
			lcd_locate(0,1);
 800b5ea:	2101      	movs	r1, #1
 800b5ec:	2000      	movs	r0, #0
 800b5ee:	f7fd fc67 	bl	8008ec0 <lcd_locate>
			lcd_printf("%d",speed_100);
 800b5f2:	6879      	ldr	r1, [r7, #4]
 800b5f4:	481b      	ldr	r0, [pc, #108]	; (800b664 <adjust_spped_100+0xd0>)
 800b5f6:	f7fd fc8d 	bl	8008f14 <lcd_printf>
		}
		HAL_Delay(100);
 800b5fa:	2064      	movs	r0, #100	; 0x64
 800b5fc:	f002 fcae 	bl	800df5c <HAL_Delay>
		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_15)==0) {
 800b600:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b604:	4818      	ldr	r0, [pc, #96]	; (800b668 <adjust_spped_100+0xd4>)
 800b606:	f004 f9c7 	bl	800f998 <HAL_GPIO_ReadPin>
 800b60a:	4603      	mov	r3, r0
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d10a      	bne.n	800b626 <adjust_spped_100+0x92>
			speed_100 -= 100;
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	3b64      	subs	r3, #100	; 0x64
 800b614:	607b      	str	r3, [r7, #4]
			lcd_locate(0,1);
 800b616:	2101      	movs	r1, #1
 800b618:	2000      	movs	r0, #0
 800b61a:	f7fd fc51 	bl	8008ec0 <lcd_locate>
			lcd_printf("%d",speed_100);
 800b61e:	6879      	ldr	r1, [r7, #4]
 800b620:	4810      	ldr	r0, [pc, #64]	; (800b664 <adjust_spped_100+0xd0>)
 800b622:	f7fd fc77 	bl	8008f14 <lcd_printf>
		}
		HAL_Delay(100);
 800b626:	2064      	movs	r0, #100	; 0x64
 800b628:	f002 fc98 	bl	800df5c <HAL_Delay>
	while(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_14)==1){
 800b62c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800b630:	480d      	ldr	r0, [pc, #52]	; (800b668 <adjust_spped_100+0xd4>)
 800b632:	f004 f9b1 	bl	800f998 <HAL_GPIO_ReadPin>
 800b636:	4603      	mov	r3, r0
 800b638:	2b01      	cmp	r3, #1
 800b63a:	d0c6      	beq.n	800b5ca <adjust_spped_100+0x36>
		}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800b63c:	2201      	movs	r2, #1
 800b63e:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b642:	4809      	ldr	r0, [pc, #36]	; (800b668 <adjust_spped_100+0xd4>)
 800b644:	f004 f9c0 	bl	800f9c8 <HAL_GPIO_WritePin>
	work_ram[33]=speed_100;
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	b29a      	uxth	r2, r3
 800b64c:	4b04      	ldr	r3, [pc, #16]	; (800b660 <adjust_spped_100+0xcc>)
 800b64e:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
}
 800b652:	bf00      	nop
 800b654:	3708      	adds	r7, #8
 800b656:	46bd      	mov	sp, r7
 800b658:	bd80      	pop	{r7, pc}
 800b65a:	bf00      	nop
 800b65c:	08015c40 	.word	0x08015c40
 800b660:	2000c300 	.word	0x2000c300
 800b664:	08015c20 	.word	0x08015c20
 800b668:	40020800 	.word	0x40020800

0800b66c <adjust_spped_300>:
void adjust_spped_300(){
 800b66c:	b580      	push	{r7, lr}
 800b66e:	b082      	sub	sp, #8
 800b670:	af00      	add	r7, sp, #0
	lcd_init();
 800b672:	f7fd fbd1 	bl	8008e18 <lcd_init>
	lcd_clear();
 800b676:	f7fd fc13 	bl	8008ea0 <lcd_clear>
	lcd_locate(0,0);
 800b67a:	2100      	movs	r1, #0
 800b67c:	2000      	movs	r0, #0
 800b67e:	f7fd fc1f 	bl	8008ec0 <lcd_locate>
	lcd_printf("300");
 800b682:	482c      	ldr	r0, [pc, #176]	; (800b734 <adjust_spped_300+0xc8>)
 800b684:	f7fd fc46 	bl	8008f14 <lcd_printf>
	lcd_locate(0,1);
 800b688:	2101      	movs	r1, #1
 800b68a:	2000      	movs	r0, #0
 800b68c:	f7fd fc18 	bl	8008ec0 <lcd_locate>
	uint speed = work_ram[34];
 800b690:	4b29      	ldr	r3, [pc, #164]	; (800b738 <adjust_spped_300+0xcc>)
 800b692:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800b696:	607b      	str	r3, [r7, #4]
	lcd_printf("%d",speed);
 800b698:	6879      	ldr	r1, [r7, #4]
 800b69a:	4828      	ldr	r0, [pc, #160]	; (800b73c <adjust_spped_300+0xd0>)
 800b69c:	f7fd fc3a 	bl	8008f14 <lcd_printf>
	while(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_14)==1){
 800b6a0:	e030      	b.n	800b704 <adjust_spped_300+0x98>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800b6a2:	2200      	movs	r2, #0
 800b6a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b6a8:	4825      	ldr	r0, [pc, #148]	; (800b740 <adjust_spped_300+0xd4>)
 800b6aa:	f004 f98d 	bl	800f9c8 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_2)==0){
 800b6ae:	2104      	movs	r1, #4
 800b6b0:	4823      	ldr	r0, [pc, #140]	; (800b740 <adjust_spped_300+0xd4>)
 800b6b2:	f004 f971 	bl	800f998 <HAL_GPIO_ReadPin>
 800b6b6:	4603      	mov	r3, r0
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d10a      	bne.n	800b6d2 <adjust_spped_300+0x66>
			speed += 100;
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	3364      	adds	r3, #100	; 0x64
 800b6c0:	607b      	str	r3, [r7, #4]
			lcd_locate(0,1);
 800b6c2:	2101      	movs	r1, #1
 800b6c4:	2000      	movs	r0, #0
 800b6c6:	f7fd fbfb 	bl	8008ec0 <lcd_locate>
			lcd_printf("%d",speed);
 800b6ca:	6879      	ldr	r1, [r7, #4]
 800b6cc:	481b      	ldr	r0, [pc, #108]	; (800b73c <adjust_spped_300+0xd0>)
 800b6ce:	f7fd fc21 	bl	8008f14 <lcd_printf>
		}
		HAL_Delay(100);
 800b6d2:	2064      	movs	r0, #100	; 0x64
 800b6d4:	f002 fc42 	bl	800df5c <HAL_Delay>
		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_15)==0) {
 800b6d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b6dc:	4818      	ldr	r0, [pc, #96]	; (800b740 <adjust_spped_300+0xd4>)
 800b6de:	f004 f95b 	bl	800f998 <HAL_GPIO_ReadPin>
 800b6e2:	4603      	mov	r3, r0
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d10a      	bne.n	800b6fe <adjust_spped_300+0x92>
			speed -= 100;
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	3b64      	subs	r3, #100	; 0x64
 800b6ec:	607b      	str	r3, [r7, #4]
			lcd_locate(0,1);
 800b6ee:	2101      	movs	r1, #1
 800b6f0:	2000      	movs	r0, #0
 800b6f2:	f7fd fbe5 	bl	8008ec0 <lcd_locate>
			lcd_printf("%d",speed);
 800b6f6:	6879      	ldr	r1, [r7, #4]
 800b6f8:	4810      	ldr	r0, [pc, #64]	; (800b73c <adjust_spped_300+0xd0>)
 800b6fa:	f7fd fc0b 	bl	8008f14 <lcd_printf>
		}
		HAL_Delay(100);
 800b6fe:	2064      	movs	r0, #100	; 0x64
 800b700:	f002 fc2c 	bl	800df5c <HAL_Delay>
	while(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_14)==1){
 800b704:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800b708:	480d      	ldr	r0, [pc, #52]	; (800b740 <adjust_spped_300+0xd4>)
 800b70a:	f004 f945 	bl	800f998 <HAL_GPIO_ReadPin>
 800b70e:	4603      	mov	r3, r0
 800b710:	2b01      	cmp	r3, #1
 800b712:	d0c6      	beq.n	800b6a2 <adjust_spped_300+0x36>
		}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800b714:	2201      	movs	r2, #1
 800b716:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b71a:	4809      	ldr	r0, [pc, #36]	; (800b740 <adjust_spped_300+0xd4>)
 800b71c:	f004 f954 	bl	800f9c8 <HAL_GPIO_WritePin>
	work_ram[34]=speed;
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	b29a      	uxth	r2, r3
 800b724:	4b04      	ldr	r3, [pc, #16]	; (800b738 <adjust_spped_300+0xcc>)
 800b726:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
}
 800b72a:	bf00      	nop
 800b72c:	3708      	adds	r7, #8
 800b72e:	46bd      	mov	sp, r7
 800b730:	bd80      	pop	{r7, pc}
 800b732:	bf00      	nop
 800b734:	08015c44 	.word	0x08015c44
 800b738:	2000c300 	.word	0x2000c300
 800b73c:	08015c20 	.word	0x08015c20
 800b740:	40020800 	.word	0x40020800

0800b744 <adjust_spped_500>:
void adjust_spped_500(){
 800b744:	b580      	push	{r7, lr}
 800b746:	b082      	sub	sp, #8
 800b748:	af00      	add	r7, sp, #0
	lcd_init();
 800b74a:	f7fd fb65 	bl	8008e18 <lcd_init>
	lcd_clear();
 800b74e:	f7fd fba7 	bl	8008ea0 <lcd_clear>
	lcd_locate(0,0);
 800b752:	2100      	movs	r1, #0
 800b754:	2000      	movs	r0, #0
 800b756:	f7fd fbb3 	bl	8008ec0 <lcd_locate>
	lcd_printf("500");
 800b75a:	482c      	ldr	r0, [pc, #176]	; (800b80c <adjust_spped_500+0xc8>)
 800b75c:	f7fd fbda 	bl	8008f14 <lcd_printf>
	lcd_locate(0,1);
 800b760:	2101      	movs	r1, #1
 800b762:	2000      	movs	r0, #0
 800b764:	f7fd fbac 	bl	8008ec0 <lcd_locate>
	uint speed = work_ram[35];
 800b768:	4b29      	ldr	r3, [pc, #164]	; (800b810 <adjust_spped_500+0xcc>)
 800b76a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b76e:	607b      	str	r3, [r7, #4]
	lcd_printf("%d",speed);
 800b770:	6879      	ldr	r1, [r7, #4]
 800b772:	4828      	ldr	r0, [pc, #160]	; (800b814 <adjust_spped_500+0xd0>)
 800b774:	f7fd fbce 	bl	8008f14 <lcd_printf>
	while(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_14)==1){
 800b778:	e030      	b.n	800b7dc <adjust_spped_500+0x98>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800b77a:	2200      	movs	r2, #0
 800b77c:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b780:	4825      	ldr	r0, [pc, #148]	; (800b818 <adjust_spped_500+0xd4>)
 800b782:	f004 f921 	bl	800f9c8 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_2)==0){
 800b786:	2104      	movs	r1, #4
 800b788:	4823      	ldr	r0, [pc, #140]	; (800b818 <adjust_spped_500+0xd4>)
 800b78a:	f004 f905 	bl	800f998 <HAL_GPIO_ReadPin>
 800b78e:	4603      	mov	r3, r0
 800b790:	2b00      	cmp	r3, #0
 800b792:	d10a      	bne.n	800b7aa <adjust_spped_500+0x66>
			speed += 100;
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	3364      	adds	r3, #100	; 0x64
 800b798:	607b      	str	r3, [r7, #4]
			lcd_locate(0,1);
 800b79a:	2101      	movs	r1, #1
 800b79c:	2000      	movs	r0, #0
 800b79e:	f7fd fb8f 	bl	8008ec0 <lcd_locate>
			lcd_printf("%d",speed);
 800b7a2:	6879      	ldr	r1, [r7, #4]
 800b7a4:	481b      	ldr	r0, [pc, #108]	; (800b814 <adjust_spped_500+0xd0>)
 800b7a6:	f7fd fbb5 	bl	8008f14 <lcd_printf>
		}
		HAL_Delay(100);
 800b7aa:	2064      	movs	r0, #100	; 0x64
 800b7ac:	f002 fbd6 	bl	800df5c <HAL_Delay>
		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_15)==0) {
 800b7b0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b7b4:	4818      	ldr	r0, [pc, #96]	; (800b818 <adjust_spped_500+0xd4>)
 800b7b6:	f004 f8ef 	bl	800f998 <HAL_GPIO_ReadPin>
 800b7ba:	4603      	mov	r3, r0
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d10a      	bne.n	800b7d6 <adjust_spped_500+0x92>
			speed -= 100;
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	3b64      	subs	r3, #100	; 0x64
 800b7c4:	607b      	str	r3, [r7, #4]
			lcd_locate(0,1);
 800b7c6:	2101      	movs	r1, #1
 800b7c8:	2000      	movs	r0, #0
 800b7ca:	f7fd fb79 	bl	8008ec0 <lcd_locate>
			lcd_printf("%d",speed);
 800b7ce:	6879      	ldr	r1, [r7, #4]
 800b7d0:	4810      	ldr	r0, [pc, #64]	; (800b814 <adjust_spped_500+0xd0>)
 800b7d2:	f7fd fb9f 	bl	8008f14 <lcd_printf>
		}
		HAL_Delay(100);
 800b7d6:	2064      	movs	r0, #100	; 0x64
 800b7d8:	f002 fbc0 	bl	800df5c <HAL_Delay>
	while(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_14)==1){
 800b7dc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800b7e0:	480d      	ldr	r0, [pc, #52]	; (800b818 <adjust_spped_500+0xd4>)
 800b7e2:	f004 f8d9 	bl	800f998 <HAL_GPIO_ReadPin>
 800b7e6:	4603      	mov	r3, r0
 800b7e8:	2b01      	cmp	r3, #1
 800b7ea:	d0c6      	beq.n	800b77a <adjust_spped_500+0x36>
		}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800b7ec:	2201      	movs	r2, #1
 800b7ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b7f2:	4809      	ldr	r0, [pc, #36]	; (800b818 <adjust_spped_500+0xd4>)
 800b7f4:	f004 f8e8 	bl	800f9c8 <HAL_GPIO_WritePin>
	work_ram[35]=speed;
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	b29a      	uxth	r2, r3
 800b7fc:	4b04      	ldr	r3, [pc, #16]	; (800b810 <adjust_spped_500+0xcc>)
 800b7fe:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
}
 800b802:	bf00      	nop
 800b804:	3708      	adds	r7, #8
 800b806:	46bd      	mov	sp, r7
 800b808:	bd80      	pop	{r7, pc}
 800b80a:	bf00      	nop
 800b80c:	08015c48 	.word	0x08015c48
 800b810:	2000c300 	.word	0x2000c300
 800b814:	08015c20 	.word	0x08015c20
 800b818:	40020800 	.word	0x40020800

0800b81c <adjust_spped_800>:
void adjust_spped_800(){
 800b81c:	b580      	push	{r7, lr}
 800b81e:	b082      	sub	sp, #8
 800b820:	af00      	add	r7, sp, #0
	lcd_init();
 800b822:	f7fd faf9 	bl	8008e18 <lcd_init>
	lcd_clear();
 800b826:	f7fd fb3b 	bl	8008ea0 <lcd_clear>
	lcd_locate(0,0);
 800b82a:	2100      	movs	r1, #0
 800b82c:	2000      	movs	r0, #0
 800b82e:	f7fd fb47 	bl	8008ec0 <lcd_locate>
	lcd_printf("800");
 800b832:	482c      	ldr	r0, [pc, #176]	; (800b8e4 <adjust_spped_800+0xc8>)
 800b834:	f7fd fb6e 	bl	8008f14 <lcd_printf>
	lcd_locate(0,1);
 800b838:	2101      	movs	r1, #1
 800b83a:	2000      	movs	r0, #0
 800b83c:	f7fd fb40 	bl	8008ec0 <lcd_locate>
	uint speed= work_ram[36];
 800b840:	4b29      	ldr	r3, [pc, #164]	; (800b8e8 <adjust_spped_800+0xcc>)
 800b842:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800b846:	607b      	str	r3, [r7, #4]
	lcd_printf("%d",speed);
 800b848:	6879      	ldr	r1, [r7, #4]
 800b84a:	4828      	ldr	r0, [pc, #160]	; (800b8ec <adjust_spped_800+0xd0>)
 800b84c:	f7fd fb62 	bl	8008f14 <lcd_printf>
	while(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_14)==1){
 800b850:	e030      	b.n	800b8b4 <adjust_spped_800+0x98>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800b852:	2200      	movs	r2, #0
 800b854:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b858:	4825      	ldr	r0, [pc, #148]	; (800b8f0 <adjust_spped_800+0xd4>)
 800b85a:	f004 f8b5 	bl	800f9c8 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_2)==0){
 800b85e:	2104      	movs	r1, #4
 800b860:	4823      	ldr	r0, [pc, #140]	; (800b8f0 <adjust_spped_800+0xd4>)
 800b862:	f004 f899 	bl	800f998 <HAL_GPIO_ReadPin>
 800b866:	4603      	mov	r3, r0
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d10a      	bne.n	800b882 <adjust_spped_800+0x66>
			speed += 100;
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	3364      	adds	r3, #100	; 0x64
 800b870:	607b      	str	r3, [r7, #4]
			lcd_locate(0,1);
 800b872:	2101      	movs	r1, #1
 800b874:	2000      	movs	r0, #0
 800b876:	f7fd fb23 	bl	8008ec0 <lcd_locate>
			lcd_printf("%d",speed);
 800b87a:	6879      	ldr	r1, [r7, #4]
 800b87c:	481b      	ldr	r0, [pc, #108]	; (800b8ec <adjust_spped_800+0xd0>)
 800b87e:	f7fd fb49 	bl	8008f14 <lcd_printf>
		}
		HAL_Delay(100);
 800b882:	2064      	movs	r0, #100	; 0x64
 800b884:	f002 fb6a 	bl	800df5c <HAL_Delay>
		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_15)==0) {
 800b888:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b88c:	4818      	ldr	r0, [pc, #96]	; (800b8f0 <adjust_spped_800+0xd4>)
 800b88e:	f004 f883 	bl	800f998 <HAL_GPIO_ReadPin>
 800b892:	4603      	mov	r3, r0
 800b894:	2b00      	cmp	r3, #0
 800b896:	d10a      	bne.n	800b8ae <adjust_spped_800+0x92>
			speed -= 100;
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	3b64      	subs	r3, #100	; 0x64
 800b89c:	607b      	str	r3, [r7, #4]
			lcd_locate(0,1);
 800b89e:	2101      	movs	r1, #1
 800b8a0:	2000      	movs	r0, #0
 800b8a2:	f7fd fb0d 	bl	8008ec0 <lcd_locate>
			lcd_printf("%d",speed);
 800b8a6:	6879      	ldr	r1, [r7, #4]
 800b8a8:	4810      	ldr	r0, [pc, #64]	; (800b8ec <adjust_spped_800+0xd0>)
 800b8aa:	f7fd fb33 	bl	8008f14 <lcd_printf>
		}
		HAL_Delay(100);
 800b8ae:	2064      	movs	r0, #100	; 0x64
 800b8b0:	f002 fb54 	bl	800df5c <HAL_Delay>
	while(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_14)==1){
 800b8b4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800b8b8:	480d      	ldr	r0, [pc, #52]	; (800b8f0 <adjust_spped_800+0xd4>)
 800b8ba:	f004 f86d 	bl	800f998 <HAL_GPIO_ReadPin>
 800b8be:	4603      	mov	r3, r0
 800b8c0:	2b01      	cmp	r3, #1
 800b8c2:	d0c6      	beq.n	800b852 <adjust_spped_800+0x36>
		}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800b8c4:	2201      	movs	r2, #1
 800b8c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b8ca:	4809      	ldr	r0, [pc, #36]	; (800b8f0 <adjust_spped_800+0xd4>)
 800b8cc:	f004 f87c 	bl	800f9c8 <HAL_GPIO_WritePin>
	work_ram[36]=speed;
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	b29a      	uxth	r2, r3
 800b8d4:	4b04      	ldr	r3, [pc, #16]	; (800b8e8 <adjust_spped_800+0xcc>)
 800b8d6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
}
 800b8da:	bf00      	nop
 800b8dc:	3708      	adds	r7, #8
 800b8de:	46bd      	mov	sp, r7
 800b8e0:	bd80      	pop	{r7, pc}
 800b8e2:	bf00      	nop
 800b8e4:	08015c4c 	.word	0x08015c4c
 800b8e8:	2000c300 	.word	0x2000c300
 800b8ec:	08015c20 	.word	0x08015c20
 800b8f0:	40020800 	.word	0x40020800

0800b8f4 <adjust_spped_1000>:
void adjust_spped_1000(){
 800b8f4:	b580      	push	{r7, lr}
 800b8f6:	b082      	sub	sp, #8
 800b8f8:	af00      	add	r7, sp, #0
	lcd_init();
 800b8fa:	f7fd fa8d 	bl	8008e18 <lcd_init>
	lcd_clear();
 800b8fe:	f7fd facf 	bl	8008ea0 <lcd_clear>
	lcd_locate(0,0);
 800b902:	2100      	movs	r1, #0
 800b904:	2000      	movs	r0, #0
 800b906:	f7fd fadb 	bl	8008ec0 <lcd_locate>
	lcd_printf("1000");
 800b90a:	482c      	ldr	r0, [pc, #176]	; (800b9bc <adjust_spped_1000+0xc8>)
 800b90c:	f7fd fb02 	bl	8008f14 <lcd_printf>
	lcd_locate(0,1);
 800b910:	2101      	movs	r1, #1
 800b912:	2000      	movs	r0, #0
 800b914:	f7fd fad4 	bl	8008ec0 <lcd_locate>
	uint speed= work_ram[37];
 800b918:	4b29      	ldr	r3, [pc, #164]	; (800b9c0 <adjust_spped_1000+0xcc>)
 800b91a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 800b91e:	607b      	str	r3, [r7, #4]
	lcd_printf("%d",speed);
 800b920:	6879      	ldr	r1, [r7, #4]
 800b922:	4828      	ldr	r0, [pc, #160]	; (800b9c4 <adjust_spped_1000+0xd0>)
 800b924:	f7fd faf6 	bl	8008f14 <lcd_printf>
	while(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_14)==1){
 800b928:	e030      	b.n	800b98c <adjust_spped_1000+0x98>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800b92a:	2200      	movs	r2, #0
 800b92c:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b930:	4825      	ldr	r0, [pc, #148]	; (800b9c8 <adjust_spped_1000+0xd4>)
 800b932:	f004 f849 	bl	800f9c8 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_2)==0){
 800b936:	2104      	movs	r1, #4
 800b938:	4823      	ldr	r0, [pc, #140]	; (800b9c8 <adjust_spped_1000+0xd4>)
 800b93a:	f004 f82d 	bl	800f998 <HAL_GPIO_ReadPin>
 800b93e:	4603      	mov	r3, r0
 800b940:	2b00      	cmp	r3, #0
 800b942:	d10a      	bne.n	800b95a <adjust_spped_1000+0x66>
			speed += 100;
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	3364      	adds	r3, #100	; 0x64
 800b948:	607b      	str	r3, [r7, #4]
			lcd_locate(0,1);
 800b94a:	2101      	movs	r1, #1
 800b94c:	2000      	movs	r0, #0
 800b94e:	f7fd fab7 	bl	8008ec0 <lcd_locate>
			lcd_printf("%d",speed);
 800b952:	6879      	ldr	r1, [r7, #4]
 800b954:	481b      	ldr	r0, [pc, #108]	; (800b9c4 <adjust_spped_1000+0xd0>)
 800b956:	f7fd fadd 	bl	8008f14 <lcd_printf>
		}
		HAL_Delay(100);
 800b95a:	2064      	movs	r0, #100	; 0x64
 800b95c:	f002 fafe 	bl	800df5c <HAL_Delay>
		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_15)==0) {
 800b960:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b964:	4818      	ldr	r0, [pc, #96]	; (800b9c8 <adjust_spped_1000+0xd4>)
 800b966:	f004 f817 	bl	800f998 <HAL_GPIO_ReadPin>
 800b96a:	4603      	mov	r3, r0
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d10a      	bne.n	800b986 <adjust_spped_1000+0x92>
			speed -= 100;
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	3b64      	subs	r3, #100	; 0x64
 800b974:	607b      	str	r3, [r7, #4]
			lcd_locate(0,1);
 800b976:	2101      	movs	r1, #1
 800b978:	2000      	movs	r0, #0
 800b97a:	f7fd faa1 	bl	8008ec0 <lcd_locate>
			lcd_printf("%d",speed);
 800b97e:	6879      	ldr	r1, [r7, #4]
 800b980:	4810      	ldr	r0, [pc, #64]	; (800b9c4 <adjust_spped_1000+0xd0>)
 800b982:	f7fd fac7 	bl	8008f14 <lcd_printf>
		}
		HAL_Delay(100);
 800b986:	2064      	movs	r0, #100	; 0x64
 800b988:	f002 fae8 	bl	800df5c <HAL_Delay>
	while(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_14)==1){
 800b98c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800b990:	480d      	ldr	r0, [pc, #52]	; (800b9c8 <adjust_spped_1000+0xd4>)
 800b992:	f004 f801 	bl	800f998 <HAL_GPIO_ReadPin>
 800b996:	4603      	mov	r3, r0
 800b998:	2b01      	cmp	r3, #1
 800b99a:	d0c6      	beq.n	800b92a <adjust_spped_1000+0x36>
		}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800b99c:	2201      	movs	r2, #1
 800b99e:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b9a2:	4809      	ldr	r0, [pc, #36]	; (800b9c8 <adjust_spped_1000+0xd4>)
 800b9a4:	f004 f810 	bl	800f9c8 <HAL_GPIO_WritePin>
	work_ram[37]=speed;
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	b29a      	uxth	r2, r3
 800b9ac:	4b04      	ldr	r3, [pc, #16]	; (800b9c0 <adjust_spped_1000+0xcc>)
 800b9ae:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
}
 800b9b2:	bf00      	nop
 800b9b4:	3708      	adds	r7, #8
 800b9b6:	46bd      	mov	sp, r7
 800b9b8:	bd80      	pop	{r7, pc}
 800b9ba:	bf00      	nop
 800b9bc:	08015c50 	.word	0x08015c50
 800b9c0:	2000c300 	.word	0x2000c300
 800b9c4:	08015c20 	.word	0x08015c20
 800b9c8:	40020800 	.word	0x40020800

0800b9cc <adjust_spped_MAX>:
void adjust_spped_MAX(){
 800b9cc:	b580      	push	{r7, lr}
 800b9ce:	b082      	sub	sp, #8
 800b9d0:	af00      	add	r7, sp, #0
	lcd_init();
 800b9d2:	f7fd fa21 	bl	8008e18 <lcd_init>
	lcd_clear();
 800b9d6:	f7fd fa63 	bl	8008ea0 <lcd_clear>
	lcd_locate(0,0);
 800b9da:	2100      	movs	r1, #0
 800b9dc:	2000      	movs	r0, #0
 800b9de:	f7fd fa6f 	bl	8008ec0 <lcd_locate>
	lcd_printf("MAX");
 800b9e2:	482c      	ldr	r0, [pc, #176]	; (800ba94 <adjust_spped_MAX+0xc8>)
 800b9e4:	f7fd fa96 	bl	8008f14 <lcd_printf>
	lcd_locate(0,1);
 800b9e8:	2101      	movs	r1, #1
 800b9ea:	2000      	movs	r0, #0
 800b9ec:	f7fd fa68 	bl	8008ec0 <lcd_locate>
	uint speed= work_ram[38];
 800b9f0:	4b29      	ldr	r3, [pc, #164]	; (800ba98 <adjust_spped_MAX+0xcc>)
 800b9f2:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
 800b9f6:	607b      	str	r3, [r7, #4]
	lcd_printf("%d",speed);
 800b9f8:	6879      	ldr	r1, [r7, #4]
 800b9fa:	4828      	ldr	r0, [pc, #160]	; (800ba9c <adjust_spped_MAX+0xd0>)
 800b9fc:	f7fd fa8a 	bl	8008f14 <lcd_printf>
	while(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_14)==1){
 800ba00:	e030      	b.n	800ba64 <adjust_spped_MAX+0x98>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800ba02:	2200      	movs	r2, #0
 800ba04:	f44f 7180 	mov.w	r1, #256	; 0x100
 800ba08:	4825      	ldr	r0, [pc, #148]	; (800baa0 <adjust_spped_MAX+0xd4>)
 800ba0a:	f003 ffdd 	bl	800f9c8 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_2)==0){
 800ba0e:	2104      	movs	r1, #4
 800ba10:	4823      	ldr	r0, [pc, #140]	; (800baa0 <adjust_spped_MAX+0xd4>)
 800ba12:	f003 ffc1 	bl	800f998 <HAL_GPIO_ReadPin>
 800ba16:	4603      	mov	r3, r0
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d10a      	bne.n	800ba32 <adjust_spped_MAX+0x66>
			speed += 100;
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	3364      	adds	r3, #100	; 0x64
 800ba20:	607b      	str	r3, [r7, #4]
			lcd_locate(0,1);
 800ba22:	2101      	movs	r1, #1
 800ba24:	2000      	movs	r0, #0
 800ba26:	f7fd fa4b 	bl	8008ec0 <lcd_locate>
			lcd_printf("%d",speed);
 800ba2a:	6879      	ldr	r1, [r7, #4]
 800ba2c:	481b      	ldr	r0, [pc, #108]	; (800ba9c <adjust_spped_MAX+0xd0>)
 800ba2e:	f7fd fa71 	bl	8008f14 <lcd_printf>
		}
		HAL_Delay(100);
 800ba32:	2064      	movs	r0, #100	; 0x64
 800ba34:	f002 fa92 	bl	800df5c <HAL_Delay>
		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_15)==0) {
 800ba38:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800ba3c:	4818      	ldr	r0, [pc, #96]	; (800baa0 <adjust_spped_MAX+0xd4>)
 800ba3e:	f003 ffab 	bl	800f998 <HAL_GPIO_ReadPin>
 800ba42:	4603      	mov	r3, r0
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d10a      	bne.n	800ba5e <adjust_spped_MAX+0x92>
			speed -= 100;
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	3b64      	subs	r3, #100	; 0x64
 800ba4c:	607b      	str	r3, [r7, #4]
			lcd_locate(0,1);
 800ba4e:	2101      	movs	r1, #1
 800ba50:	2000      	movs	r0, #0
 800ba52:	f7fd fa35 	bl	8008ec0 <lcd_locate>
			lcd_printf("%d",speed);
 800ba56:	6879      	ldr	r1, [r7, #4]
 800ba58:	4810      	ldr	r0, [pc, #64]	; (800ba9c <adjust_spped_MAX+0xd0>)
 800ba5a:	f7fd fa5b 	bl	8008f14 <lcd_printf>
		}
		HAL_Delay(100);
 800ba5e:	2064      	movs	r0, #100	; 0x64
 800ba60:	f002 fa7c 	bl	800df5c <HAL_Delay>
	while(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_14)==1){
 800ba64:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800ba68:	480d      	ldr	r0, [pc, #52]	; (800baa0 <adjust_spped_MAX+0xd4>)
 800ba6a:	f003 ff95 	bl	800f998 <HAL_GPIO_ReadPin>
 800ba6e:	4603      	mov	r3, r0
 800ba70:	2b01      	cmp	r3, #1
 800ba72:	d0c6      	beq.n	800ba02 <adjust_spped_MAX+0x36>
		}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800ba74:	2201      	movs	r2, #1
 800ba76:	f44f 7180 	mov.w	r1, #256	; 0x100
 800ba7a:	4809      	ldr	r0, [pc, #36]	; (800baa0 <adjust_spped_MAX+0xd4>)
 800ba7c:	f003 ffa4 	bl	800f9c8 <HAL_GPIO_WritePin>
	work_ram[38]=speed;
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	b29a      	uxth	r2, r3
 800ba84:	4b04      	ldr	r3, [pc, #16]	; (800ba98 <adjust_spped_MAX+0xcc>)
 800ba86:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
}
 800ba8a:	bf00      	nop
 800ba8c:	3708      	adds	r7, #8
 800ba8e:	46bd      	mov	sp, r7
 800ba90:	bd80      	pop	{r7, pc}
 800ba92:	bf00      	nop
 800ba94:	08015c58 	.word	0x08015c58
 800ba98:	2000c300 	.word	0x2000c300
 800ba9c:	08015c20 	.word	0x08015c20
 800baa0:	40020800 	.word	0x40020800

0800baa4 <speed_tuning>:
void speed_tuning(){
 800baa4:	b580      	push	{r7, lr}
 800baa6:	af00      	add	r7, sp, #0
	adjust_spped_100();
 800baa8:	f7ff fd74 	bl	800b594 <adjust_spped_100>
	HAL_Delay(100);
 800baac:	2064      	movs	r0, #100	; 0x64
 800baae:	f002 fa55 	bl	800df5c <HAL_Delay>
	adjust_spped_300();
 800bab2:	f7ff fddb 	bl	800b66c <adjust_spped_300>
	HAL_Delay(100);
 800bab6:	2064      	movs	r0, #100	; 0x64
 800bab8:	f002 fa50 	bl	800df5c <HAL_Delay>
	adjust_spped_500();
 800babc:	f7ff fe42 	bl	800b744 <adjust_spped_500>
	HAL_Delay(100);
 800bac0:	2064      	movs	r0, #100	; 0x64
 800bac2:	f002 fa4b 	bl	800df5c <HAL_Delay>
	adjust_spped_800();
 800bac6:	f7ff fea9 	bl	800b81c <adjust_spped_800>
	HAL_Delay(100);
 800baca:	2064      	movs	r0, #100	; 0x64
 800bacc:	f002 fa46 	bl	800df5c <HAL_Delay>
	adjust_spped_1000();
 800bad0:	f7ff ff10 	bl	800b8f4 <adjust_spped_1000>
	HAL_Delay(100);
 800bad4:	2064      	movs	r0, #100	; 0x64
 800bad6:	f002 fa41 	bl	800df5c <HAL_Delay>
	adjust_spped_MAX();
 800bada:	f7ff ff77 	bl	800b9cc <adjust_spped_MAX>
	HAL_Delay(100);
 800bade:	2064      	movs	r0, #100	; 0x64
 800bae0:	f002 fa3c 	bl	800df5c <HAL_Delay>

	Flash_store();
 800bae4:	f000 f866 	bl	800bbb4 <Flash_store>
	lcd_clear();
 800bae8:	f7fd f9da 	bl	8008ea0 <lcd_clear>
}
 800baec:	bf00      	nop
 800baee:	bd80      	pop	{r7, pc}

0800baf0 <Flash_clear>:




bool Flash_clear()
{
 800baf0:	b580      	push	{r7, lr}
 800baf2:	b088      	sub	sp, #32
 800baf4:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 800baf6:	f003 fb33 	bl	800f160 <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef EraseInitStruct;
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800bafa:	2300      	movs	r3, #0
 800bafc:	60bb      	str	r3, [r7, #8]
    EraseInitStruct.Sector = BACKUP_FLASH_SECTOR_NUM;
 800bafe:	2301      	movs	r3, #1
 800bb00:	613b      	str	r3, [r7, #16]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800bb02:	2302      	movs	r3, #2
 800bb04:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbSectors = 1;
 800bb06:	2301      	movs	r3, #1
 800bb08:	617b      	str	r3, [r7, #20]

    // Erasesectorerror_sector
    // Erase0xFFFFFFFF
    uint32_t error_sector;
    HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
 800bb0a:	1d3a      	adds	r2, r7, #4
 800bb0c:	f107 0308 	add.w	r3, r7, #8
 800bb10:	4611      	mov	r1, r2
 800bb12:	4618      	mov	r0, r3
 800bb14:	f003 fc84 	bl	800f420 <HAL_FLASHEx_Erase>
 800bb18:	4603      	mov	r3, r0
 800bb1a:	77fb      	strb	r3, [r7, #31]

    HAL_FLASH_Lock();
 800bb1c:	f003 fb42 	bl	800f1a4 <HAL_FLASH_Lock>

    return result == HAL_OK && error_sector == 0xFFFFFFFF;
 800bb20:	7ffb      	ldrb	r3, [r7, #31]
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d105      	bne.n	800bb32 <Flash_clear+0x42>
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb2c:	d101      	bne.n	800bb32 <Flash_clear+0x42>
 800bb2e:	2301      	movs	r3, #1
 800bb30:	e000      	b.n	800bb34 <Flash_clear+0x44>
 800bb32:	2300      	movs	r3, #0
 800bb34:	f003 0301 	and.w	r3, r3, #1
 800bb38:	b2db      	uxtb	r3, r3
}
 800bb3a:	4618      	mov	r0, r3
 800bb3c:	3720      	adds	r7, #32
 800bb3e:	46bd      	mov	sp, r7
 800bb40:	bd80      	pop	{r7, pc}

0800bb42 <Flash_clear2>:
bool Flash_clear2()
{
 800bb42:	b580      	push	{r7, lr}
 800bb44:	b088      	sub	sp, #32
 800bb46:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 800bb48:	f003 fb0a 	bl	800f160 <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef EraseInitStruct;
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800bb4c:	2300      	movs	r3, #0
 800bb4e:	60bb      	str	r3, [r7, #8]
    EraseInitStruct.Sector = BACKUP_FLASH_SECTOR_NUM2;
 800bb50:	2306      	movs	r3, #6
 800bb52:	613b      	str	r3, [r7, #16]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800bb54:	2302      	movs	r3, #2
 800bb56:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbSectors = 6;
 800bb58:	2306      	movs	r3, #6
 800bb5a:	617b      	str	r3, [r7, #20]


    // Erasesectorerror_sector
    // Erase0xFFFFFFFF
    uint32_t error_sector;
    HAL_StatusTypeDef result2 = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
 800bb5c:	1d3a      	adds	r2, r7, #4
 800bb5e:	f107 0308 	add.w	r3, r7, #8
 800bb62:	4611      	mov	r1, r2
 800bb64:	4618      	mov	r0, r3
 800bb66:	f003 fc5b 	bl	800f420 <HAL_FLASHEx_Erase>
 800bb6a:	4603      	mov	r3, r0
 800bb6c:	77fb      	strb	r3, [r7, #31]

    HAL_FLASH_Lock();
 800bb6e:	f003 fb19 	bl	800f1a4 <HAL_FLASH_Lock>

    return result2 == HAL_OK && error_sector == 0xFFFFFFFF;
 800bb72:	7ffb      	ldrb	r3, [r7, #31]
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d105      	bne.n	800bb84 <Flash_clear2+0x42>
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb7e:	d101      	bne.n	800bb84 <Flash_clear2+0x42>
 800bb80:	2301      	movs	r3, #1
 800bb82:	e000      	b.n	800bb86 <Flash_clear2+0x44>
 800bb84:	2300      	movs	r3, #0
 800bb86:	f003 0301 	and.w	r3, r3, #1
 800bb8a:	b2db      	uxtb	r3, r3
}
 800bb8c:	4618      	mov	r0, r3
 800bb8e:	3720      	adds	r7, #32
 800bb90:	46bd      	mov	sp, r7
 800bb92:	bd80      	pop	{r7, pc}

0800bb94 <Flash_load>:

uint16_t* Flash_load()
{
 800bb94:	b580      	push	{r7, lr}
 800bb96:	af00      	add	r7, sp, #0
    memcpy(work_ram, &_backup_flash_start, BACKUP_FLASH_SECTOR_SIZE);
 800bb98:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800bb9c:	4903      	ldr	r1, [pc, #12]	; (800bbac <Flash_load+0x18>)
 800bb9e:	4804      	ldr	r0, [pc, #16]	; (800bbb0 <Flash_load+0x1c>)
 800bba0:	f007 fb0e 	bl	80131c0 <memcpy>
    return work_ram;
 800bba4:	4b02      	ldr	r3, [pc, #8]	; (800bbb0 <Flash_load+0x1c>)
}
 800bba6:	4618      	mov	r0, r3
 800bba8:	bd80      	pop	{r7, pc}
 800bbaa:	bf00      	nop
 800bbac:	08004000 	.word	0x08004000
 800bbb0:	2000c300 	.word	0x2000c300

0800bbb4 <Flash_store>:

bool Flash_store()
{
 800bbb4:	b590      	push	{r4, r7, lr}
 800bbb6:	b085      	sub	sp, #20
 800bbb8:	af00      	add	r7, sp, #0
    // Flashclear
    if (!Flash_clear()) return false;
 800bbba:	f7ff ff99 	bl	800baf0 <Flash_clear>
 800bbbe:	4603      	mov	r3, r0
 800bbc0:	f083 0301 	eor.w	r3, r3, #1
 800bbc4:	b2db      	uxtb	r3, r3
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d001      	beq.n	800bbce <Flash_store+0x1a>
 800bbca:	2300      	movs	r3, #0
 800bbcc:	e02f      	b.n	800bc2e <Flash_store+0x7a>

    uint32_t *p_work_ram = (uint32_t*)work_ram;
 800bbce:	4b1a      	ldr	r3, [pc, #104]	; (800bc38 <Flash_store+0x84>)
 800bbd0:	607b      	str	r3, [r7, #4]

    HAL_FLASH_Unlock();
 800bbd2:	f003 fac5 	bl	800f160 <HAL_FLASH_Unlock>

    // work_ram4
    HAL_StatusTypeDef result;
    const size_t write_cnt = BACKUP_FLASH_SECTOR_SIZE / sizeof(uint32_t);
 800bbd6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bbda:	603b      	str	r3, [r7, #0]

    for (size_t i=0; i<write_cnt; i++)
 800bbdc:	2300      	movs	r3, #0
 800bbde:	60bb      	str	r3, [r7, #8]
 800bbe0:	e017      	b.n	800bc12 <Flash_store+0x5e>
    {
        result = HAL_FLASH_Program(
                    FLASH_TYPEPROGRAM_WORD,
                    (uint32_t)(&_backup_flash_start) + sizeof(uint32_t) * i,
 800bbe2:	68bb      	ldr	r3, [r7, #8]
 800bbe4:	009b      	lsls	r3, r3, #2
 800bbe6:	4a15      	ldr	r2, [pc, #84]	; (800bc3c <Flash_store+0x88>)
        result = HAL_FLASH_Program(
 800bbe8:	1899      	adds	r1, r3, r2
                    p_work_ram[i]
 800bbea:	68bb      	ldr	r3, [r7, #8]
 800bbec:	009b      	lsls	r3, r3, #2
 800bbee:	687a      	ldr	r2, [r7, #4]
 800bbf0:	4413      	add	r3, r2
 800bbf2:	681b      	ldr	r3, [r3, #0]
        result = HAL_FLASH_Program(
 800bbf4:	f04f 0400 	mov.w	r4, #0
 800bbf8:	461a      	mov	r2, r3
 800bbfa:	4623      	mov	r3, r4
 800bbfc:	2002      	movs	r0, #2
 800bbfe:	f003 fa5b 	bl	800f0b8 <HAL_FLASH_Program>
 800bc02:	4603      	mov	r3, r0
 800bc04:	73fb      	strb	r3, [r7, #15]
                );
        if (result != HAL_OK) break;
 800bc06:	7bfb      	ldrb	r3, [r7, #15]
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d107      	bne.n	800bc1c <Flash_store+0x68>
    for (size_t i=0; i<write_cnt; i++)
 800bc0c:	68bb      	ldr	r3, [r7, #8]
 800bc0e:	3301      	adds	r3, #1
 800bc10:	60bb      	str	r3, [r7, #8]
 800bc12:	68ba      	ldr	r2, [r7, #8]
 800bc14:	683b      	ldr	r3, [r7, #0]
 800bc16:	429a      	cmp	r2, r3
 800bc18:	d3e3      	bcc.n	800bbe2 <Flash_store+0x2e>
 800bc1a:	e000      	b.n	800bc1e <Flash_store+0x6a>
        if (result != HAL_OK) break;
 800bc1c:	bf00      	nop
    }

    HAL_FLASH_Lock();
 800bc1e:	f003 fac1 	bl	800f1a4 <HAL_FLASH_Lock>

    return result == HAL_OK;
 800bc22:	7bfb      	ldrb	r3, [r7, #15]
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	bf0c      	ite	eq
 800bc28:	2301      	moveq	r3, #1
 800bc2a:	2300      	movne	r3, #0
 800bc2c:	b2db      	uxtb	r3, r3
}
 800bc2e:	4618      	mov	r0, r3
 800bc30:	3714      	adds	r7, #20
 800bc32:	46bd      	mov	sp, r7
 800bc34:	bd90      	pop	{r4, r7, pc}
 800bc36:	bf00      	nop
 800bc38:	2000c300 	.word	0x2000c300
 800bc3c:	08004000 	.word	0x08004000

0800bc40 <init>:
uint8_t maker_right;
uint8_t maker_left;
uint8_t maker_flag=0;
uint8_t cross_flag=0;
void MX_TIM6_Init(void);
void init(){
 800bc40:	b580      	push	{r7, lr}
 800bc42:	b082      	sub	sp, #8
 800bc44:	af00      	add	r7, sp, #0
	if(HAL_ADC_Start_DMA(&hadc1, (uint32_t *) analog, SENSOR_NUMBER) != HAL_OK){
 800bc46:	220d      	movs	r2, #13
 800bc48:	4959      	ldr	r1, [pc, #356]	; (800bdb0 <init+0x170>)
 800bc4a:	485a      	ldr	r0, [pc, #360]	; (800bdb4 <init+0x174>)
 800bc4c:	f002 f9ec 	bl	800e028 <HAL_ADC_Start_DMA>
 800bc50:	4603      	mov	r3, r0
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d001      	beq.n	800bc5a <init+0x1a>
	  Error_Handler();
 800bc56:	f001 fbf3 	bl	800d440 <Error_Handler>
	}

	if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2) != HAL_OK){
 800bc5a:	2104      	movs	r1, #4
 800bc5c:	4856      	ldr	r0, [pc, #344]	; (800bdb8 <init+0x178>)
 800bc5e:	f005 fd43 	bl	80116e8 <HAL_TIM_PWM_Start>
 800bc62:	4603      	mov	r3, r0
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d001      	beq.n	800bc6c <init+0x2c>
		  Error_Handler();
 800bc68:	f001 fbea 	bl	800d440 <Error_Handler>
	}
	if (HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3) != HAL_OK){
 800bc6c:	2108      	movs	r1, #8
 800bc6e:	4853      	ldr	r0, [pc, #332]	; (800bdbc <init+0x17c>)
 800bc70:	f005 fd3a 	bl	80116e8 <HAL_TIM_PWM_Start>
 800bc74:	4603      	mov	r3, r0
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d001      	beq.n	800bc7e <init+0x3e>
	      Error_Handler();
 800bc7a:	f001 fbe1 	bl	800d440 <Error_Handler>
	}

	if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3) != HAL_OK){
 800bc7e:	2108      	movs	r1, #8
 800bc80:	484f      	ldr	r0, [pc, #316]	; (800bdc0 <init+0x180>)
 800bc82:	f005 fd31 	bl	80116e8 <HAL_TIM_PWM_Start>
 800bc86:	4603      	mov	r3, r0
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d001      	beq.n	800bc90 <init+0x50>
		  Error_Handler();
 800bc8c:	f001 fbd8 	bl	800d440 <Error_Handler>
	}
	if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4) != HAL_OK){
 800bc90:	210c      	movs	r1, #12
 800bc92:	484b      	ldr	r0, [pc, #300]	; (800bdc0 <init+0x180>)
 800bc94:	f005 fd28 	bl	80116e8 <HAL_TIM_PWM_Start>
 800bc98:	4603      	mov	r3, r0
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d001      	beq.n	800bca2 <init+0x62>
		  Error_Handler();
 800bc9e:	f001 fbcf 	bl	800d440 <Error_Handler>
	}
	lcd_init();
 800bca2:	f7fd f8b9 	bl	8008e18 <lcd_init>
	lcd_clear();
 800bca6:	f7fd f8fb 	bl	8008ea0 <lcd_clear>
	lcd_locate(0,0);
 800bcaa:	2100      	movs	r1, #0
 800bcac:	2000      	movs	r0, #0
 800bcae:	f7fd f907 	bl	8008ec0 <lcd_locate>
	lcd_printf("OK");
 800bcb2:	4844      	ldr	r0, [pc, #272]	; (800bdc4 <init+0x184>)
 800bcb4:	f7fd f92e 	bl	8008f14 <lcd_printf>

	HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 800bcb8:	213c      	movs	r1, #60	; 0x3c
 800bcba:	4843      	ldr	r0, [pc, #268]	; (800bdc8 <init+0x188>)
 800bcbc:	f005 fde4 	bl	8011888 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 800bcc0:	213c      	movs	r1, #60	; 0x3c
 800bcc2:	4842      	ldr	r0, [pc, #264]	; (800bdcc <init+0x18c>)
 800bcc4:	f005 fde0 	bl	8011888 <HAL_TIM_Encoder_Start>
	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_ALL);
 800bcc8:	213c      	movs	r1, #60	; 0x3c
 800bcca:	483b      	ldr	r0, [pc, #236]	; (800bdb8 <init+0x178>)
 800bccc:	f005 fd0c 	bl	80116e8 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim8,TIM_CHANNEL_ALL);
 800bcd0:	213c      	movs	r1, #60	; 0x3c
 800bcd2:	483a      	ldr	r0, [pc, #232]	; (800bdbc <init+0x17c>)
 800bcd4:	f005 fd08 	bl	80116e8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_ALL);
 800bcd8:	213c      	movs	r1, #60	; 0x3c
 800bcda:	4839      	ldr	r0, [pc, #228]	; (800bdc0 <init+0x180>)
 800bcdc:	f005 fd04 	bl	80116e8 <HAL_TIM_PWM_Start>

	Flash_load();
 800bce0:	f7ff ff58 	bl	800bb94 <Flash_load>
	for(int z=0;z<SENSOR_NUMBER;z++){
 800bce4:	2300      	movs	r3, #0
 800bce6:	607b      	str	r3, [r7, #4]
 800bce8:	e013      	b.n	800bd12 <init+0xd2>
		ADC_dif[z] = work_ram[z];
 800bcea:	4a39      	ldr	r2, [pc, #228]	; (800bdd0 <init+0x190>)
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800bcf2:	4a38      	ldr	r2, [pc, #224]	; (800bdd4 <init+0x194>)
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		ADC_Small[z]=work_ram[z+SENSOR_NUMBER];
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	330d      	adds	r3, #13
 800bcfe:	4a34      	ldr	r2, [pc, #208]	; (800bdd0 <init+0x190>)
 800bd00:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800bd04:	4a34      	ldr	r2, [pc, #208]	; (800bdd8 <init+0x198>)
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int z=0;z<SENSOR_NUMBER;z++){
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	3301      	adds	r3, #1
 800bd10:	607b      	str	r3, [r7, #4]
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	2b0c      	cmp	r3, #12
 800bd16:	dde8      	ble.n	800bcea <init+0xaa>
	}
	flashcheck();
 800bd18:	f000 fb06 	bl	800c328 <flashcheck>
	Average_speed=work_ram[26];
 800bd1c:	4b2c      	ldr	r3, [pc, #176]	; (800bdd0 <init+0x190>)
 800bd1e:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 800bd20:	b21a      	sxth	r2, r3
 800bd22:	4b2e      	ldr	r3, [pc, #184]	; (800bddc <init+0x19c>)
 800bd24:	801a      	strh	r2, [r3, #0]
	Kp = work_ram[27];
 800bd26:	4b2a      	ldr	r3, [pc, #168]	; (800bdd0 <init+0x190>)
 800bd28:	8eda      	ldrh	r2, [r3, #54]	; 0x36
 800bd2a:	4b2d      	ldr	r3, [pc, #180]	; (800bde0 <init+0x1a0>)
 800bd2c:	801a      	strh	r2, [r3, #0]
	Ki = work_ram[28];
 800bd2e:	4b28      	ldr	r3, [pc, #160]	; (800bdd0 <init+0x190>)
 800bd30:	8f1a      	ldrh	r2, [r3, #56]	; 0x38
 800bd32:	4b2c      	ldr	r3, [pc, #176]	; (800bde4 <init+0x1a4>)
 800bd34:	801a      	strh	r2, [r3, #0]
	Kd = work_ram[29];
 800bd36:	4b26      	ldr	r3, [pc, #152]	; (800bdd0 <init+0x190>)
 800bd38:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 800bd3a:	4b2b      	ldr	r3, [pc, #172]	; (800bde8 <init+0x1a8>)
 800bd3c:	801a      	strh	r2, [r3, #0]

	ang_average = work_ram[30]/1000;
 800bd3e:	4b24      	ldr	r3, [pc, #144]	; (800bdd0 <init+0x190>)
 800bd40:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800bd42:	4a2a      	ldr	r2, [pc, #168]	; (800bdec <init+0x1ac>)
 800bd44:	fba2 2303 	umull	r2, r3, r2, r3
 800bd48:	099b      	lsrs	r3, r3, #6
 800bd4a:	b29b      	uxth	r3, r3
 800bd4c:	ee07 3a90 	vmov	s15, r3
 800bd50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bd54:	4b26      	ldr	r3, [pc, #152]	; (800bdf0 <init+0x1b0>)
 800bd56:	edc3 7a00 	vstr	s15, [r3]
	if(ang_average>=50) ang_average = (ang_average*-1)/100;
 800bd5a:	4b25      	ldr	r3, [pc, #148]	; (800bdf0 <init+0x1b0>)
 800bd5c:	edd3 7a00 	vldr	s15, [r3]
 800bd60:	ed9f 7a24 	vldr	s14, [pc, #144]	; 800bdf4 <init+0x1b4>
 800bd64:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bd68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd6c:	db0b      	blt.n	800bd86 <init+0x146>
 800bd6e:	4b20      	ldr	r3, [pc, #128]	; (800bdf0 <init+0x1b0>)
 800bd70:	edd3 7a00 	vldr	s15, [r3]
 800bd74:	eeb1 7a67 	vneg.f32	s14, s15
 800bd78:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800bdf8 <init+0x1b8>
 800bd7c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800bd80:	4b1b      	ldr	r3, [pc, #108]	; (800bdf0 <init+0x1b0>)
 800bd82:	edc3 7a00 	vstr	s15, [r3]
	Accm = work_ram[31];
 800bd86:	4b12      	ldr	r3, [pc, #72]	; (800bdd0 <init+0x190>)
 800bd88:	8fda      	ldrh	r2, [r3, #62]	; 0x3e
 800bd8a:	4b1c      	ldr	r3, [pc, #112]	; (800bdfc <init+0x1bc>)
 800bd8c:	801a      	strh	r2, [r3, #0]
	Decm = work_ram[32];
 800bd8e:	4b10      	ldr	r3, [pc, #64]	; (800bdd0 <init+0x190>)
 800bd90:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 800bd94:	4b1a      	ldr	r3, [pc, #104]	; (800be00 <init+0x1c0>)
 800bd96:	801a      	strh	r2, [r3, #0]

	TIM4 -> CNT = 32768;
 800bd98:	4b1a      	ldr	r3, [pc, #104]	; (800be04 <init+0x1c4>)
 800bd9a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800bd9e:	625a      	str	r2, [r3, #36]	; 0x24
	TIM3 -> CNT = 32768;
 800bda0:	4b19      	ldr	r3, [pc, #100]	; (800be08 <init+0x1c8>)
 800bda2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800bda6:	625a      	str	r2, [r3, #36]	; 0x24

}
 800bda8:	bf00      	nop
 800bdaa:	3708      	adds	r7, #8
 800bdac:	46bd      	mov	sp, r7
 800bdae:	bd80      	pop	{r7, pc}
 800bdb0:	20014300 	.word	0x20014300
 800bdb4:	200143e0 	.word	0x200143e0
 800bdb8:	200144cc 	.word	0x200144cc
 800bdbc:	2001431c 	.word	0x2001431c
 800bdc0:	2001450c 	.word	0x2001450c
 800bdc4:	08015c5c 	.word	0x08015c5c
 800bdc8:	2001435c 	.word	0x2001435c
 800bdcc:	200143a0 	.word	0x200143a0
 800bdd0:	2000c300 	.word	0x2000c300
 800bdd4:	20014640 	.word	0x20014640
 800bdd8:	2001465c 	.word	0x2001465c
 800bddc:	2001431a 	.word	0x2001431a
 800bde0:	2000c2f8 	.word	0x2000c2f8
 800bde4:	2000c2f4 	.word	0x2000c2f4
 800bde8:	2000c2f6 	.word	0x2000c2f6
 800bdec:	10624dd3 	.word	0x10624dd3
 800bdf0:	2000c2a0 	.word	0x2000c2a0
 800bdf4:	42480000 	.word	0x42480000
 800bdf8:	42c80000 	.word	0x42c80000
 800bdfc:	2000c2fc 	.word	0x2000c2fc
 800be00:	2000c2fa 	.word	0x2000c2fa
 800be04:	40000800 	.word	0x40000800
 800be08:	40000400 	.word	0x40000400

0800be0c <LED>:
void LED(uint8_t x){
 800be0c:	b580      	push	{r7, lr}
 800be0e:	b082      	sub	sp, #8
 800be10:	af00      	add	r7, sp, #0
 800be12:	4603      	mov	r3, r0
 800be14:	71fb      	strb	r3, [r7, #7]
	switch(x){
 800be16:	79fb      	ldrb	r3, [r7, #7]
 800be18:	3b01      	subs	r3, #1
 800be1a:	2b07      	cmp	r3, #7
 800be1c:	f200 80ac 	bhi.w	800bf78 <LED+0x16c>
 800be20:	a201      	add	r2, pc, #4	; (adr r2, 800be28 <LED+0x1c>)
 800be22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be26:	bf00      	nop
 800be28:	0800be49 	.word	0x0800be49
 800be2c:	0800be6f 	.word	0x0800be6f
 800be30:	0800be95 	.word	0x0800be95
 800be34:	0800bebb 	.word	0x0800bebb
 800be38:	0800bee1 	.word	0x0800bee1
 800be3c:	0800bf07 	.word	0x0800bf07
 800be40:	0800bf2d 	.word	0x0800bf2d
 800be44:	0800bf53 	.word	0x0800bf53
		case 1:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 800be48:	2200      	movs	r2, #0
 800be4a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800be4e:	484c      	ldr	r0, [pc, #304]	; (800bf80 <LED+0x174>)
 800be50:	f003 fdba 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 800be54:	2201      	movs	r2, #1
 800be56:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800be5a:	4849      	ldr	r0, [pc, #292]	; (800bf80 <LED+0x174>)
 800be5c:	f003 fdb4 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 800be60:	2201      	movs	r2, #1
 800be62:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800be66:	4846      	ldr	r0, [pc, #280]	; (800bf80 <LED+0x174>)
 800be68:	f003 fdae 	bl	800f9c8 <HAL_GPIO_WritePin>
			break;
 800be6c:	e084      	b.n	800bf78 <LED+0x16c>
		case 2:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 800be6e:	2201      	movs	r2, #1
 800be70:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800be74:	4842      	ldr	r0, [pc, #264]	; (800bf80 <LED+0x174>)
 800be76:	f003 fda7 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 800be7a:	2200      	movs	r2, #0
 800be7c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800be80:	483f      	ldr	r0, [pc, #252]	; (800bf80 <LED+0x174>)
 800be82:	f003 fda1 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 800be86:	2201      	movs	r2, #1
 800be88:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800be8c:	483c      	ldr	r0, [pc, #240]	; (800bf80 <LED+0x174>)
 800be8e:	f003 fd9b 	bl	800f9c8 <HAL_GPIO_WritePin>
			break;
 800be92:	e071      	b.n	800bf78 <LED+0x16c>
		case 3:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 800be94:	2200      	movs	r2, #0
 800be96:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800be9a:	4839      	ldr	r0, [pc, #228]	; (800bf80 <LED+0x174>)
 800be9c:	f003 fd94 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 800bea0:	2200      	movs	r2, #0
 800bea2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800bea6:	4836      	ldr	r0, [pc, #216]	; (800bf80 <LED+0x174>)
 800bea8:	f003 fd8e 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 800beac:	2201      	movs	r2, #1
 800beae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800beb2:	4833      	ldr	r0, [pc, #204]	; (800bf80 <LED+0x174>)
 800beb4:	f003 fd88 	bl	800f9c8 <HAL_GPIO_WritePin>
			break;
 800beb8:	e05e      	b.n	800bf78 <LED+0x16c>
		case 4:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 800beba:	2201      	movs	r2, #1
 800bebc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800bec0:	482f      	ldr	r0, [pc, #188]	; (800bf80 <LED+0x174>)
 800bec2:	f003 fd81 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 800bec6:	2201      	movs	r2, #1
 800bec8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800becc:	482c      	ldr	r0, [pc, #176]	; (800bf80 <LED+0x174>)
 800bece:	f003 fd7b 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 800bed2:	2200      	movs	r2, #0
 800bed4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800bed8:	4829      	ldr	r0, [pc, #164]	; (800bf80 <LED+0x174>)
 800beda:	f003 fd75 	bl	800f9c8 <HAL_GPIO_WritePin>
			break;
 800bede:	e04b      	b.n	800bf78 <LED+0x16c>
		case 5:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 800bee0:	2200      	movs	r2, #0
 800bee2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800bee6:	4826      	ldr	r0, [pc, #152]	; (800bf80 <LED+0x174>)
 800bee8:	f003 fd6e 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 800beec:	2201      	movs	r2, #1
 800beee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800bef2:	4823      	ldr	r0, [pc, #140]	; (800bf80 <LED+0x174>)
 800bef4:	f003 fd68 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 800bef8:	2200      	movs	r2, #0
 800befa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800befe:	4820      	ldr	r0, [pc, #128]	; (800bf80 <LED+0x174>)
 800bf00:	f003 fd62 	bl	800f9c8 <HAL_GPIO_WritePin>
			break;
 800bf04:	e038      	b.n	800bf78 <LED+0x16c>
		case 6:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 800bf06:	2201      	movs	r2, #1
 800bf08:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800bf0c:	481c      	ldr	r0, [pc, #112]	; (800bf80 <LED+0x174>)
 800bf0e:	f003 fd5b 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 800bf12:	2200      	movs	r2, #0
 800bf14:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800bf18:	4819      	ldr	r0, [pc, #100]	; (800bf80 <LED+0x174>)
 800bf1a:	f003 fd55 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 800bf1e:	2200      	movs	r2, #0
 800bf20:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800bf24:	4816      	ldr	r0, [pc, #88]	; (800bf80 <LED+0x174>)
 800bf26:	f003 fd4f 	bl	800f9c8 <HAL_GPIO_WritePin>
			break;
 800bf2a:	e025      	b.n	800bf78 <LED+0x16c>
		case 7:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 800bf2c:	2200      	movs	r2, #0
 800bf2e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800bf32:	4813      	ldr	r0, [pc, #76]	; (800bf80 <LED+0x174>)
 800bf34:	f003 fd48 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 800bf38:	2200      	movs	r2, #0
 800bf3a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800bf3e:	4810      	ldr	r0, [pc, #64]	; (800bf80 <LED+0x174>)
 800bf40:	f003 fd42 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 800bf44:	2200      	movs	r2, #0
 800bf46:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800bf4a:	480d      	ldr	r0, [pc, #52]	; (800bf80 <LED+0x174>)
 800bf4c:	f003 fd3c 	bl	800f9c8 <HAL_GPIO_WritePin>
			break;
 800bf50:	e012      	b.n	800bf78 <LED+0x16c>
		case 8:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 800bf52:	2201      	movs	r2, #1
 800bf54:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800bf58:	4809      	ldr	r0, [pc, #36]	; (800bf80 <LED+0x174>)
 800bf5a:	f003 fd35 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 800bf5e:	2201      	movs	r2, #1
 800bf60:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800bf64:	4806      	ldr	r0, [pc, #24]	; (800bf80 <LED+0x174>)
 800bf66:	f003 fd2f 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 800bf6a:	2201      	movs	r2, #1
 800bf6c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800bf70:	4803      	ldr	r0, [pc, #12]	; (800bf80 <LED+0x174>)
 800bf72:	f003 fd29 	bl	800f9c8 <HAL_GPIO_WritePin>
			break;
 800bf76:	bf00      	nop

	}

}
 800bf78:	bf00      	nop
 800bf7a:	3708      	adds	r7, #8
 800bf7c:	46bd      	mov	sp, r7
 800bf7e:	bd80      	pop	{r7, pc}
 800bf80:	40020400 	.word	0x40020400

0800bf84 <LED2>:
void LED2(uint8_t x){
 800bf84:	b580      	push	{r7, lr}
 800bf86:	b082      	sub	sp, #8
 800bf88:	af00      	add	r7, sp, #0
 800bf8a:	4603      	mov	r3, r0
 800bf8c:	71fb      	strb	r3, [r7, #7]
	switch(x){
 800bf8e:	79fb      	ldrb	r3, [r7, #7]
 800bf90:	3b01      	subs	r3, #1
 800bf92:	2b07      	cmp	r3, #7
 800bf94:	f200 809c 	bhi.w	800c0d0 <LED2+0x14c>
 800bf98:	a201      	add	r2, pc, #4	; (adr r2, 800bfa0 <LED2+0x1c>)
 800bf9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf9e:	bf00      	nop
 800bfa0:	0800bfc1 	.word	0x0800bfc1
 800bfa4:	0800bfe3 	.word	0x0800bfe3
 800bfa8:	0800c005 	.word	0x0800c005
 800bfac:	0800c027 	.word	0x0800c027
 800bfb0:	0800c049 	.word	0x0800c049
 800bfb4:	0800c06b 	.word	0x0800c06b
 800bfb8:	0800c08d 	.word	0x0800c08d
 800bfbc:	0800c0af 	.word	0x0800c0af
		case 1:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 800bfc0:	2200      	movs	r2, #0
 800bfc2:	2120      	movs	r1, #32
 800bfc4:	4844      	ldr	r0, [pc, #272]	; (800c0d8 <LED2+0x154>)
 800bfc6:	f003 fcff 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 800bfca:	2201      	movs	r2, #1
 800bfcc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800bfd0:	4842      	ldr	r0, [pc, #264]	; (800c0dc <LED2+0x158>)
 800bfd2:	f003 fcf9 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 800bfd6:	2201      	movs	r2, #1
 800bfd8:	2110      	movs	r1, #16
 800bfda:	483f      	ldr	r0, [pc, #252]	; (800c0d8 <LED2+0x154>)
 800bfdc:	f003 fcf4 	bl	800f9c8 <HAL_GPIO_WritePin>
			break;
 800bfe0:	e076      	b.n	800c0d0 <LED2+0x14c>
		case 2:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 800bfe2:	2201      	movs	r2, #1
 800bfe4:	2120      	movs	r1, #32
 800bfe6:	483c      	ldr	r0, [pc, #240]	; (800c0d8 <LED2+0x154>)
 800bfe8:	f003 fcee 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 800bfec:	2200      	movs	r2, #0
 800bfee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800bff2:	483a      	ldr	r0, [pc, #232]	; (800c0dc <LED2+0x158>)
 800bff4:	f003 fce8 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 800bff8:	2201      	movs	r2, #1
 800bffa:	2110      	movs	r1, #16
 800bffc:	4836      	ldr	r0, [pc, #216]	; (800c0d8 <LED2+0x154>)
 800bffe:	f003 fce3 	bl	800f9c8 <HAL_GPIO_WritePin>
			break;
 800c002:	e065      	b.n	800c0d0 <LED2+0x14c>
		case 3:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 800c004:	2200      	movs	r2, #0
 800c006:	2120      	movs	r1, #32
 800c008:	4833      	ldr	r0, [pc, #204]	; (800c0d8 <LED2+0x154>)
 800c00a:	f003 fcdd 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 800c00e:	2200      	movs	r2, #0
 800c010:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800c014:	4831      	ldr	r0, [pc, #196]	; (800c0dc <LED2+0x158>)
 800c016:	f003 fcd7 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 800c01a:	2201      	movs	r2, #1
 800c01c:	2110      	movs	r1, #16
 800c01e:	482e      	ldr	r0, [pc, #184]	; (800c0d8 <LED2+0x154>)
 800c020:	f003 fcd2 	bl	800f9c8 <HAL_GPIO_WritePin>
			break;
 800c024:	e054      	b.n	800c0d0 <LED2+0x14c>
		case 4:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 800c026:	2201      	movs	r2, #1
 800c028:	2120      	movs	r1, #32
 800c02a:	482b      	ldr	r0, [pc, #172]	; (800c0d8 <LED2+0x154>)
 800c02c:	f003 fccc 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 800c030:	2201      	movs	r2, #1
 800c032:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800c036:	4829      	ldr	r0, [pc, #164]	; (800c0dc <LED2+0x158>)
 800c038:	f003 fcc6 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 800c03c:	2200      	movs	r2, #0
 800c03e:	2110      	movs	r1, #16
 800c040:	4825      	ldr	r0, [pc, #148]	; (800c0d8 <LED2+0x154>)
 800c042:	f003 fcc1 	bl	800f9c8 <HAL_GPIO_WritePin>
			break;
 800c046:	e043      	b.n	800c0d0 <LED2+0x14c>
		case 5:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 800c048:	2200      	movs	r2, #0
 800c04a:	2120      	movs	r1, #32
 800c04c:	4822      	ldr	r0, [pc, #136]	; (800c0d8 <LED2+0x154>)
 800c04e:	f003 fcbb 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 800c052:	2201      	movs	r2, #1
 800c054:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800c058:	4820      	ldr	r0, [pc, #128]	; (800c0dc <LED2+0x158>)
 800c05a:	f003 fcb5 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 800c05e:	2200      	movs	r2, #0
 800c060:	2110      	movs	r1, #16
 800c062:	481d      	ldr	r0, [pc, #116]	; (800c0d8 <LED2+0x154>)
 800c064:	f003 fcb0 	bl	800f9c8 <HAL_GPIO_WritePin>
			break;
 800c068:	e032      	b.n	800c0d0 <LED2+0x14c>
		case 6:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 800c06a:	2201      	movs	r2, #1
 800c06c:	2120      	movs	r1, #32
 800c06e:	481a      	ldr	r0, [pc, #104]	; (800c0d8 <LED2+0x154>)
 800c070:	f003 fcaa 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 800c074:	2200      	movs	r2, #0
 800c076:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800c07a:	4818      	ldr	r0, [pc, #96]	; (800c0dc <LED2+0x158>)
 800c07c:	f003 fca4 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 800c080:	2200      	movs	r2, #0
 800c082:	2110      	movs	r1, #16
 800c084:	4814      	ldr	r0, [pc, #80]	; (800c0d8 <LED2+0x154>)
 800c086:	f003 fc9f 	bl	800f9c8 <HAL_GPIO_WritePin>
			break;
 800c08a:	e021      	b.n	800c0d0 <LED2+0x14c>
		case 7:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 800c08c:	2200      	movs	r2, #0
 800c08e:	2120      	movs	r1, #32
 800c090:	4811      	ldr	r0, [pc, #68]	; (800c0d8 <LED2+0x154>)
 800c092:	f003 fc99 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 800c096:	2200      	movs	r2, #0
 800c098:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800c09c:	480f      	ldr	r0, [pc, #60]	; (800c0dc <LED2+0x158>)
 800c09e:	f003 fc93 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 800c0a2:	2200      	movs	r2, #0
 800c0a4:	2110      	movs	r1, #16
 800c0a6:	480c      	ldr	r0, [pc, #48]	; (800c0d8 <LED2+0x154>)
 800c0a8:	f003 fc8e 	bl	800f9c8 <HAL_GPIO_WritePin>
			break;
 800c0ac:	e010      	b.n	800c0d0 <LED2+0x14c>
		case 8:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 800c0ae:	2201      	movs	r2, #1
 800c0b0:	2120      	movs	r1, #32
 800c0b2:	4809      	ldr	r0, [pc, #36]	; (800c0d8 <LED2+0x154>)
 800c0b4:	f003 fc88 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 800c0b8:	2201      	movs	r2, #1
 800c0ba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800c0be:	4807      	ldr	r0, [pc, #28]	; (800c0dc <LED2+0x158>)
 800c0c0:	f003 fc82 	bl	800f9c8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 800c0c4:	2201      	movs	r2, #1
 800c0c6:	2110      	movs	r1, #16
 800c0c8:	4803      	ldr	r0, [pc, #12]	; (800c0d8 <LED2+0x154>)
 800c0ca:	f003 fc7d 	bl	800f9c8 <HAL_GPIO_WritePin>
			break;
 800c0ce:	bf00      	nop

	}

}
 800c0d0:	bf00      	nop
 800c0d2:	3708      	adds	r7, #8
 800c0d4:	46bd      	mov	sp, r7
 800c0d6:	bd80      	pop	{r7, pc}
 800c0d8:	40020400 	.word	0x40020400
 800c0dc:	40020000 	.word	0x40020000

0800c0e0 <stop>:
	while(1){
		Motor(0,0);
		LED(1);
	}
}
void stop(){
 800c0e0:	b580      	push	{r7, lr}
 800c0e2:	af00      	add	r7, sp, #0
	Average_speed = 1000;
 800c0e4:	4b18      	ldr	r3, [pc, #96]	; (800c148 <stop+0x68>)
 800c0e6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c0ea:	801a      	strh	r2, [r3, #0]
	while(1){
		Average_speed = Average_speed-200;
 800c0ec:	4b16      	ldr	r3, [pc, #88]	; (800c148 <stop+0x68>)
 800c0ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c0f2:	b29b      	uxth	r3, r3
 800c0f4:	3bc8      	subs	r3, #200	; 0xc8
 800c0f6:	b29b      	uxth	r3, r3
 800c0f8:	b21a      	sxth	r2, r3
 800c0fa:	4b13      	ldr	r3, [pc, #76]	; (800c148 <stop+0x68>)
 800c0fc:	801a      	strh	r2, [r3, #0]
		//if(driv_flag=1)Average_speed = Average_speed-100;
		HAL_Delay(50);
 800c0fe:	2032      	movs	r0, #50	; 0x32
 800c100:	f001 ff2c 	bl	800df5c <HAL_Delay>
		if(Average_speed<10)break;
 800c104:	4b10      	ldr	r3, [pc, #64]	; (800c148 <stop+0x68>)
 800c106:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c10a:	2b09      	cmp	r3, #9
 800c10c:	dd00      	ble.n	800c110 <stop+0x30>
		Average_speed = Average_speed-200;
 800c10e:	e7ed      	b.n	800c0ec <stop+0xc>
		if(Average_speed<10)break;
 800c110:	bf00      	nop
	}
	//HAL_Delay(10);
	Average_speed = 0;
 800c112:	4b0d      	ldr	r3, [pc, #52]	; (800c148 <stop+0x68>)
 800c114:	2200      	movs	r2, #0
 800c116:	801a      	strh	r2, [r3, #0]
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 800c118:	4b0c      	ldr	r3, [pc, #48]	; (800c14c <stop+0x6c>)
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	2200      	movs	r2, #0
 800c11e:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 800c120:	4b0a      	ldr	r3, [pc, #40]	; (800c14c <stop+0x6c>)
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	2200      	movs	r2, #0
 800c126:	641a      	str	r2, [r3, #64]	; 0x40
//	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, ESC_MIN);
//	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, ESC_MIN);

	HAL_Delay(700);
 800c128:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 800c12c:	f001 ff16 	bl	800df5c <HAL_Delay>
	HAL_TIM_Base_Stop_IT(&htim6);
 800c130:	4807      	ldr	r0, [pc, #28]	; (800c150 <stop+0x70>)
 800c132:	f005 fa82 	bl	801163a <HAL_TIM_Base_Stop_IT>
	Motor(0,0);
 800c136:	2100      	movs	r1, #0
 800c138:	2000      	movs	r0, #0
 800c13a:	f000 f80b 	bl	800c154 <Motor>
	LED(6);
 800c13e:	2006      	movs	r0, #6
 800c140:	f7ff fe64 	bl	800be0c <LED>


}
 800c144:	bf00      	nop
 800c146:	bd80      	pop	{r7, pc}
 800c148:	2001431a 	.word	0x2001431a
 800c14c:	2001450c 	.word	0x2001450c
 800c150:	2001448c 	.word	0x2001448c

0800c154 <Motor>:
void Motor(int16_t MotorL,int16_t MotorR)
{
 800c154:	b580      	push	{r7, lr}
 800c156:	b082      	sub	sp, #8
 800c158:	af00      	add	r7, sp, #0
 800c15a:	4603      	mov	r3, r0
 800c15c:	460a      	mov	r2, r1
 800c15e:	80fb      	strh	r3, [r7, #6]
 800c160:	4613      	mov	r3, r2
 800c162:	80bb      	strh	r3, [r7, #4]
//		if (MotorR >= 2000) MotorR = 2000;
//		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, MotorR);
//		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
//
//	}
	if(MotorL > 0 ){
 800c164:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c168:	2b00      	cmp	r3, #0
 800c16a:	dd06      	ble.n	800c17a <Motor+0x26>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800c16c:	2201      	movs	r2, #1
 800c16e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c172:	4824      	ldr	r0, [pc, #144]	; (800c204 <Motor+0xb0>)
 800c174:	f003 fc28 	bl	800f9c8 <HAL_GPIO_WritePin>
 800c178:	e00d      	b.n	800c196 <Motor+0x42>


	}else if(MotorL < 0){
 800c17a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c17e:	2b00      	cmp	r3, #0
 800c180:	da09      	bge.n	800c196 <Motor+0x42>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800c182:	2200      	movs	r2, #0
 800c184:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c188:	481e      	ldr	r0, [pc, #120]	; (800c204 <Motor+0xb0>)
 800c18a:	f003 fc1d 	bl	800f9c8 <HAL_GPIO_WritePin>
		MotorL = -MotorL;
 800c18e:	88fb      	ldrh	r3, [r7, #6]
 800c190:	425b      	negs	r3, r3
 800c192:	b29b      	uxth	r3, r3
 800c194:	80fb      	strh	r3, [r7, #6]
	}
	if(MotorR > 0 ){
 800c196:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	dd06      	ble.n	800c1ac <Motor+0x58>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800c19e:	2200      	movs	r2, #0
 800c1a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 800c1a4:	4818      	ldr	r0, [pc, #96]	; (800c208 <Motor+0xb4>)
 800c1a6:	f003 fc0f 	bl	800f9c8 <HAL_GPIO_WritePin>
 800c1aa:	e00d      	b.n	800c1c8 <Motor+0x74>

	}else if(MotorR < 0){
 800c1ac:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	da09      	bge.n	800c1c8 <Motor+0x74>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800c1b4:	2201      	movs	r2, #1
 800c1b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 800c1ba:	4813      	ldr	r0, [pc, #76]	; (800c208 <Motor+0xb4>)
 800c1bc:	f003 fc04 	bl	800f9c8 <HAL_GPIO_WritePin>
		MotorR = -MotorR;
 800c1c0:	88bb      	ldrh	r3, [r7, #4]
 800c1c2:	425b      	negs	r3, r3
 800c1c4:	b29b      	uxth	r3, r3
 800c1c6:	80bb      	strh	r3, [r7, #4]

	}
	if (MotorR > 2000) MotorR = 2000;
 800c1c8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800c1cc:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800c1d0:	dd02      	ble.n	800c1d8 <Motor+0x84>
 800c1d2:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800c1d6:	80bb      	strh	r3, [r7, #4]
	if (MotorL > 2000) MotorL = 2000;
 800c1d8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c1dc:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800c1e0:	dd02      	ble.n	800c1e8 <Motor+0x94>
 800c1e2:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800c1e6:	80fb      	strh	r3, [r7, #6]

	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, MotorL);
 800c1e8:	4b08      	ldr	r3, [pc, #32]	; (800c20c <Motor+0xb8>)
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800c1f0:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, MotorR);
 800c1f2:	4b07      	ldr	r3, [pc, #28]	; (800c210 <Motor+0xbc>)
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800c1fa:	639a      	str	r2, [r3, #56]	; 0x38


}
 800c1fc:	bf00      	nop
 800c1fe:	3708      	adds	r7, #8
 800c200:	46bd      	mov	sp, r7
 800c202:	bd80      	pop	{r7, pc}
 800c204:	40020800 	.word	0x40020800
 800c208:	40020000 	.word	0x40020000
 800c20c:	2001431c 	.word	0x2001431c
 800c210:	200144cc 	.word	0x200144cc

0800c214 <sidemaker>:
void sidemaker(){
 800c214:	b580      	push	{r7, lr}
 800c216:	af00      	add	r7, sp, #0
if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_15) ==0) maker_right = true;
 800c218:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800c21c:	481b      	ldr	r0, [pc, #108]	; (800c28c <sidemaker+0x78>)
 800c21e:	f003 fbbb 	bl	800f998 <HAL_GPIO_ReadPin>
 800c222:	4603      	mov	r3, r0
 800c224:	2b00      	cmp	r3, #0
 800c226:	d103      	bne.n	800c230 <sidemaker+0x1c>
 800c228:	4b19      	ldr	r3, [pc, #100]	; (800c290 <sidemaker+0x7c>)
 800c22a:	2201      	movs	r2, #1
 800c22c:	701a      	strb	r2, [r3, #0]
 800c22e:	e002      	b.n	800c236 <sidemaker+0x22>
	else maker_right = false;
 800c230:	4b17      	ldr	r3, [pc, #92]	; (800c290 <sidemaker+0x7c>)
 800c232:	2200      	movs	r2, #0
 800c234:	701a      	strb	r2, [r3, #0]

	if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_2) ==0 ) maker_left = true;
 800c236:	2104      	movs	r1, #4
 800c238:	4816      	ldr	r0, [pc, #88]	; (800c294 <sidemaker+0x80>)
 800c23a:	f003 fbad 	bl	800f998 <HAL_GPIO_ReadPin>
 800c23e:	4603      	mov	r3, r0
 800c240:	2b00      	cmp	r3, #0
 800c242:	d103      	bne.n	800c24c <sidemaker+0x38>
 800c244:	4b14      	ldr	r3, [pc, #80]	; (800c298 <sidemaker+0x84>)
 800c246:	2201      	movs	r2, #1
 800c248:	701a      	strb	r2, [r3, #0]
 800c24a:	e002      	b.n	800c252 <sidemaker+0x3e>
	else maker_left = false;
 800c24c:	4b12      	ldr	r3, [pc, #72]	; (800c298 <sidemaker+0x84>)
 800c24e:	2200      	movs	r2, #0
 800c250:	701a      	strb	r2, [r3, #0]

	if(log_flag){
 800c252:	4b12      	ldr	r3, [pc, #72]	; (800c29c <sidemaker+0x88>)
 800c254:	781b      	ldrb	r3, [r3, #0]
 800c256:	2b00      	cmp	r3, #0
 800c258:	d016      	beq.n	800c288 <sidemaker+0x74>
	  if(cross_line) cross_flag++;
 800c25a:	4b11      	ldr	r3, [pc, #68]	; (800c2a0 <sidemaker+0x8c>)
 800c25c:	781b      	ldrb	r3, [r3, #0]
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d005      	beq.n	800c26e <sidemaker+0x5a>
 800c262:	4b10      	ldr	r3, [pc, #64]	; (800c2a4 <sidemaker+0x90>)
 800c264:	781b      	ldrb	r3, [r3, #0]
 800c266:	3301      	adds	r3, #1
 800c268:	b2da      	uxtb	r2, r3
 800c26a:	4b0e      	ldr	r3, [pc, #56]	; (800c2a4 <sidemaker+0x90>)
 800c26c:	701a      	strb	r2, [r3, #0]
	  if(cross_flag>=11) {
 800c26e:	4b0d      	ldr	r3, [pc, #52]	; (800c2a4 <sidemaker+0x90>)
 800c270:	781b      	ldrb	r3, [r3, #0]
 800c272:	2b0a      	cmp	r3, #10
 800c274:	d905      	bls.n	800c282 <sidemaker+0x6e>
		  cross_line=0;
 800c276:	4b0a      	ldr	r3, [pc, #40]	; (800c2a0 <sidemaker+0x8c>)
 800c278:	2200      	movs	r2, #0
 800c27a:	701a      	strb	r2, [r3, #0]
		  cross_flag=0;
 800c27c:	4b09      	ldr	r3, [pc, #36]	; (800c2a4 <sidemaker+0x90>)
 800c27e:	2200      	movs	r2, #0
 800c280:	701a      	strb	r2, [r3, #0]
	  }
		  log_flag= false;
 800c282:	4b06      	ldr	r3, [pc, #24]	; (800c29c <sidemaker+0x88>)
 800c284:	2200      	movs	r2, #0
 800c286:	701a      	strb	r2, [r3, #0]
	  }
}
 800c288:	bf00      	nop
 800c28a:	bd80      	pop	{r7, pc}
 800c28c:	40020800 	.word	0x40020800
 800c290:	2001439c 	.word	0x2001439c
 800c294:	40020400 	.word	0x40020400
 800c298:	20014488 	.word	0x20014488
 800c29c:	2000020a 	.word	0x2000020a
 800c2a0:	2000c2c0 	.word	0x2000c2c0
 800c2a4:	2000c2b1 	.word	0x2000c2b1

0800c2a8 <fan_pressure>:
void fan_pressure(float L,float R){
 800c2a8:	b480      	push	{r7}
 800c2aa:	b085      	sub	sp, #20
 800c2ac:	af00      	add	r7, sp, #0
 800c2ae:	ed87 0a01 	vstr	s0, [r7, #4]
 800c2b2:	edc7 0a00 	vstr	s1, [r7]
	int fanL=0;
 800c2b6:	2300      	movs	r3, #0
 800c2b8:	60fb      	str	r3, [r7, #12]
	int fanR=0;
 800c2ba:	2300      	movs	r3, #0
 800c2bc:	60bb      	str	r3, [r7, #8]
	if(L>120)L=150;
 800c2be:	edd7 7a01 	vldr	s15, [r7, #4]
 800c2c2:	ed9f 7a16 	vldr	s14, [pc, #88]	; 800c31c <fan_pressure+0x74>
 800c2c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c2ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2ce:	dd01      	ble.n	800c2d4 <fan_pressure+0x2c>
 800c2d0:	4b13      	ldr	r3, [pc, #76]	; (800c320 <fan_pressure+0x78>)
 800c2d2:	607b      	str	r3, [r7, #4]
	if(R>120)R=150;
 800c2d4:	edd7 7a00 	vldr	s15, [r7]
 800c2d8:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800c31c <fan_pressure+0x74>
 800c2dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c2e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2e4:	dd01      	ble.n	800c2ea <fan_pressure+0x42>
 800c2e6:	4b0e      	ldr	r3, [pc, #56]	; (800c320 <fan_pressure+0x78>)
 800c2e8:	603b      	str	r3, [r7, #0]

	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, L);
 800c2ea:	4b0e      	ldr	r3, [pc, #56]	; (800c324 <fan_pressure+0x7c>)
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	edd7 7a01 	vldr	s15, [r7, #4]
 800c2f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c2f6:	ee17 2a90 	vmov	r2, s15
 800c2fa:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, R);
 800c2fc:	4b09      	ldr	r3, [pc, #36]	; (800c324 <fan_pressure+0x7c>)
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	edd7 7a00 	vldr	s15, [r7]
 800c304:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c308:	ee17 2a90 	vmov	r2, s15
 800c30c:	641a      	str	r2, [r3, #64]	; 0x40
}
 800c30e:	bf00      	nop
 800c310:	3714      	adds	r7, #20
 800c312:	46bd      	mov	sp, r7
 800c314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c318:	4770      	bx	lr
 800c31a:	bf00      	nop
 800c31c:	42f00000 	.word	0x42f00000
 800c320:	43160000 	.word	0x43160000
 800c324:	2001450c 	.word	0x2001450c

0800c328 <flashcheck>:

	fan_Lim = (19*(100-fan))/100;

	fan_pressure(round(fan_Lim),round(fan_Lim));
}
void flashcheck(){
 800c328:	b580      	push	{r7, lr}
 800c32a:	af00      	add	r7, sp, #0
	if(work_ram[28] != 0){
 800c32c:	4b1c      	ldr	r3, [pc, #112]	; (800c3a0 <flashcheck+0x78>)
 800c32e:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800c330:	2b00      	cmp	r3, #0
 800c332:	d033      	beq.n	800c39c <flashcheck+0x74>
		  work_ram[26]=1800;
 800c334:	4b1a      	ldr	r3, [pc, #104]	; (800c3a0 <flashcheck+0x78>)
 800c336:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 800c33a:	869a      	strh	r2, [r3, #52]	; 0x34
		  work_ram[27]=200;
 800c33c:	4b18      	ldr	r3, [pc, #96]	; (800c3a0 <flashcheck+0x78>)
 800c33e:	22c8      	movs	r2, #200	; 0xc8
 800c340:	86da      	strh	r2, [r3, #54]	; 0x36
		  work_ram[28]=0;
 800c342:	4b17      	ldr	r3, [pc, #92]	; (800c3a0 <flashcheck+0x78>)
 800c344:	2200      	movs	r2, #0
 800c346:	871a      	strh	r2, [r3, #56]	; 0x38
		  work_ram[29]=42;
 800c348:	4b15      	ldr	r3, [pc, #84]	; (800c3a0 <flashcheck+0x78>)
 800c34a:	222a      	movs	r2, #42	; 0x2a
 800c34c:	875a      	strh	r2, [r3, #58]	; 0x3a
		  work_ram[31]=17;
 800c34e:	4b14      	ldr	r3, [pc, #80]	; (800c3a0 <flashcheck+0x78>)
 800c350:	2211      	movs	r2, #17
 800c352:	87da      	strh	r2, [r3, #62]	; 0x3e
		  work_ram[32]=4;
 800c354:	4b12      	ldr	r3, [pc, #72]	; (800c3a0 <flashcheck+0x78>)
 800c356:	2204      	movs	r2, #4
 800c358:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
		  work_ram[33] = 2000;
 800c35c:	4b10      	ldr	r3, [pc, #64]	; (800c3a0 <flashcheck+0x78>)
 800c35e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800c362:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
		  work_ram[34] = 3000;
 800c366:	4b0e      	ldr	r3, [pc, #56]	; (800c3a0 <flashcheck+0x78>)
 800c368:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800c36c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
		  work_ram[35] = 3500;
 800c370:	4b0b      	ldr	r3, [pc, #44]	; (800c3a0 <flashcheck+0x78>)
 800c372:	f640 52ac 	movw	r2, #3500	; 0xdac
 800c376:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
		  work_ram[36] = 4500;
 800c37a:	4b09      	ldr	r3, [pc, #36]	; (800c3a0 <flashcheck+0x78>)
 800c37c:	f241 1294 	movw	r2, #4500	; 0x1194
 800c380:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
		  work_ram[37] = 4500;
 800c384:	4b06      	ldr	r3, [pc, #24]	; (800c3a0 <flashcheck+0x78>)
 800c386:	f241 1294 	movw	r2, #4500	; 0x1194
 800c38a:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
		  work_ram[38] = 7000;
 800c38e:	4b04      	ldr	r3, [pc, #16]	; (800c3a0 <flashcheck+0x78>)
 800c390:	f641 3258 	movw	r2, #7000	; 0x1b58
 800c394:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
		  Flash_store();
 800c398:	f7ff fc0c 	bl	800bbb4 <Flash_store>
	}
}
 800c39c:	bf00      	nop
 800c39e:	bd80      	pop	{r7, pc}
 800c3a0:	2000c300 	.word	0x2000c300

0800c3a4 <switch_cheack>:
uint8_t switch_cheack(){
 800c3a4:	b580      	push	{r7, lr}
 800c3a6:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13);
 800c3a8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800c3ac:	4802      	ldr	r0, [pc, #8]	; (800c3b8 <switch_cheack+0x14>)
 800c3ae:	f003 faf3 	bl	800f998 <HAL_GPIO_ReadPin>
 800c3b2:	4603      	mov	r3, r0

}
 800c3b4:	4618      	mov	r0, r3
 800c3b6:	bd80      	pop	{r7, pc}
 800c3b8:	40020800 	.word	0x40020800

0800c3bc <switch_cheack2>:
uint8_t switch_cheack2(){
 800c3bc:	b580      	push	{r7, lr}
 800c3be:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_15);
 800c3c0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800c3c4:	4802      	ldr	r0, [pc, #8]	; (800c3d0 <switch_cheack2+0x14>)
 800c3c6:	f003 fae7 	bl	800f998 <HAL_GPIO_ReadPin>
 800c3ca:	4603      	mov	r3, r0

}
 800c3cc:	4618      	mov	r0, r3
 800c3ce:	bd80      	pop	{r7, pc}
 800c3d0:	40020400 	.word	0x40020400

0800c3d4 <mode_Selection>:
int mode_Selection(uint8_t cheak){
 800c3d4:	b580      	push	{r7, lr}
 800c3d6:	b084      	sub	sp, #16
 800c3d8:	af00      	add	r7, sp, #0
 800c3da:	4603      	mov	r3, r0
 800c3dc:	71fb      	strb	r3, [r7, #7]
	int8_t i=1;
 800c3de:	2301      	movs	r3, #1
 800c3e0:	73fb      	strb	r3, [r7, #15]
	TIM1 -> CNT = 32768;
 800c3e2:	4b35      	ldr	r3, [pc, #212]	; (800c4b8 <mode_Selection+0xe4>)
 800c3e4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800c3e8:	625a      	str	r2, [r3, #36]	; 0x24
	LED(1);
 800c3ea:	2001      	movs	r0, #1
 800c3ec:	f7ff fd0e 	bl	800be0c <LED>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 800c3f0:	2200      	movs	r2, #0
 800c3f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800c3f6:	4831      	ldr	r0, [pc, #196]	; (800c4bc <mode_Selection+0xe8>)
 800c3f8:	f003 fae6 	bl	800f9c8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800c3fc:	2200      	movs	r2, #0
 800c3fe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800c402:	482e      	ldr	r0, [pc, #184]	; (800c4bc <mode_Selection+0xe8>)
 800c404:	f003 fae0 	bl	800f9c8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800c408:	2200      	movs	r2, #0
 800c40a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800c40e:	482b      	ldr	r0, [pc, #172]	; (800c4bc <mode_Selection+0xe8>)
 800c410:	f003 fada 	bl	800f9c8 <HAL_GPIO_WritePin>
	while (switch_cheack()){
 800c414:	e033      	b.n	800c47e <mode_Selection+0xaa>

		if(TIM4 -> CNT>32768+2000){
 800c416:	4b2a      	ldr	r3, [pc, #168]	; (800c4c0 <mode_Selection+0xec>)
 800c418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c41a:	f248 72d0 	movw	r2, #34768	; 0x87d0
 800c41e:	4293      	cmp	r3, r2
 800c420:	d913      	bls.n	800c44a <mode_Selection+0x76>
			i++;
 800c422:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c426:	b2db      	uxtb	r3, r3
 800c428:	3301      	adds	r3, #1
 800c42a:	b2db      	uxtb	r3, r3
 800c42c:	73fb      	strb	r3, [r7, #15]
			if(i>=8)i=1;
 800c42e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c432:	2b07      	cmp	r3, #7
 800c434:	dd01      	ble.n	800c43a <mode_Selection+0x66>
 800c436:	2301      	movs	r3, #1
 800c438:	73fb      	strb	r3, [r7, #15]
			LED(i);
 800c43a:	7bfb      	ldrb	r3, [r7, #15]
 800c43c:	4618      	mov	r0, r3
 800c43e:	f7ff fce5 	bl	800be0c <LED>
			TIM4 -> CNT=32768;
 800c442:	4b1f      	ldr	r3, [pc, #124]	; (800c4c0 <mode_Selection+0xec>)
 800c444:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800c448:	625a      	str	r2, [r3, #36]	; 0x24
		}
		if(TIM4 -> CNT<32768-2000){
 800c44a:	4b1d      	ldr	r3, [pc, #116]	; (800c4c0 <mode_Selection+0xec>)
 800c44c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c44e:	f647 022f 	movw	r2, #30767	; 0x782f
 800c452:	4293      	cmp	r3, r2
 800c454:	d813      	bhi.n	800c47e <mode_Selection+0xaa>
			i--;
 800c456:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c45a:	b2db      	uxtb	r3, r3
 800c45c:	3b01      	subs	r3, #1
 800c45e:	b2db      	uxtb	r3, r3
 800c460:	73fb      	strb	r3, [r7, #15]
			if(i<=0)i=7;
 800c462:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c466:	2b00      	cmp	r3, #0
 800c468:	dc01      	bgt.n	800c46e <mode_Selection+0x9a>
 800c46a:	2307      	movs	r3, #7
 800c46c:	73fb      	strb	r3, [r7, #15]
			LED(i);
 800c46e:	7bfb      	ldrb	r3, [r7, #15]
 800c470:	4618      	mov	r0, r3
 800c472:	f7ff fccb 	bl	800be0c <LED>
			TIM4 -> CNT=32768;
 800c476:	4b12      	ldr	r3, [pc, #72]	; (800c4c0 <mode_Selection+0xec>)
 800c478:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800c47c:	625a      	str	r2, [r3, #36]	; 0x24
	while (switch_cheack()){
 800c47e:	f7ff ff91 	bl	800c3a4 <switch_cheack>
 800c482:	4603      	mov	r3, r0
 800c484:	2b00      	cmp	r3, #0
 800c486:	d1c6      	bne.n	800c416 <mode_Selection+0x42>
		}
	}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800c488:	2201      	movs	r2, #1
 800c48a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800c48e:	480b      	ldr	r0, [pc, #44]	; (800c4bc <mode_Selection+0xe8>)
 800c490:	f003 fa9a 	bl	800f9c8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 800c494:	2201      	movs	r2, #1
 800c496:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800c49a:	4808      	ldr	r0, [pc, #32]	; (800c4bc <mode_Selection+0xe8>)
 800c49c:	f003 fa94 	bl	800f9c8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800c4a0:	2201      	movs	r2, #1
 800c4a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800c4a6:	4805      	ldr	r0, [pc, #20]	; (800c4bc <mode_Selection+0xe8>)
 800c4a8:	f003 fa8e 	bl	800f9c8 <HAL_GPIO_WritePin>
	return i;
 800c4ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c4b0:	4618      	mov	r0, r3
 800c4b2:	3710      	adds	r7, #16
 800c4b4:	46bd      	mov	sp, r7
 800c4b6:	bd80      	pop	{r7, pc}
 800c4b8:	40010000 	.word	0x40010000
 800c4bc:	40020000 	.word	0x40020000
 800c4c0:	40000800 	.word	0x40000800

0800c4c4 <__io_putchar>:
#ifdef __GNUC__
	#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
	#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /*__GNUC__*/
PUTCHAR_PROTOTYPE {
 800c4c4:	b580      	push	{r7, lr}
 800c4c6:	b082      	sub	sp, #8
 800c4c8:	af00      	add	r7, sp, #0
 800c4ca:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart6, (uint8_t*)&ch, 1, 0xFFFF);
 800c4cc:	1d39      	adds	r1, r7, #4
 800c4ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c4d2:	2201      	movs	r2, #1
 800c4d4:	4803      	ldr	r0, [pc, #12]	; (800c4e4 <__io_putchar+0x20>)
 800c4d6:	f005 ffaa 	bl	801242e <HAL_UART_Transmit>
	return ch;
 800c4da:	687b      	ldr	r3, [r7, #4]
}
 800c4dc:	4618      	mov	r0, r3
 800c4de:	3708      	adds	r7, #8
 800c4e0:	46bd      	mov	sp, r7
 800c4e2:	bd80      	pop	{r7, pc}
 800c4e4:	200145fc 	.word	0x200145fc

0800c4e8 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* AdcHandle) {
 800c4e8:	b480      	push	{r7}
 800c4ea:	b083      	sub	sp, #12
 800c4ec:	af00      	add	r7, sp, #0
 800c4ee:	6078      	str	r0, [r7, #4]
}
 800c4f0:	bf00      	nop
 800c4f2:	370c      	adds	r7, #12
 800c4f4:	46bd      	mov	sp, r7
 800c4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4fa:	4770      	bx	lr

0800c4fc <HAL_TIM_PeriodElapsedCallback>:
//  {
//    ITM_SendChar(*ptr++);
//  }
//  return len;
//}
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800c4fc:	b580      	push	{r7, lr}
 800c4fe:	b082      	sub	sp, #8
 800c500:	af00      	add	r7, sp, #0
 800c502:	6078      	str	r0, [r7, #4]
	ghq++;
 800c504:	4b17      	ldr	r3, [pc, #92]	; (800c564 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	3301      	adds	r3, #1
 800c50a:	4a16      	ldr	r2, [pc, #88]	; (800c564 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800c50c:	6013      	str	r3, [r2, #0]
	Speed_Motor();
 800c50e:	f7fe fb57 	bl	800abc0 <Speed_Motor>
	sidemaker();
 800c512:	f7ff fe7f 	bl	800c214 <sidemaker>
//	  }
	//if(driv_flag==1&& maker_flag==1)first_cale();
//	if(straight_flag) HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
//	else if(driv_flag ==1) HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);

  if(maker_flag==0 && Average_speed<=work_ram[26])Average_speed+=5;
 800c516:	4b14      	ldr	r3, [pc, #80]	; (800c568 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800c518:	781b      	ldrb	r3, [r3, #0]
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d111      	bne.n	800c542 <HAL_TIM_PeriodElapsedCallback+0x46>
 800c51e:	4b13      	ldr	r3, [pc, #76]	; (800c56c <HAL_TIM_PeriodElapsedCallback+0x70>)
 800c520:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c524:	461a      	mov	r2, r3
 800c526:	4b12      	ldr	r3, [pc, #72]	; (800c570 <HAL_TIM_PeriodElapsedCallback+0x74>)
 800c528:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 800c52a:	429a      	cmp	r2, r3
 800c52c:	dc09      	bgt.n	800c542 <HAL_TIM_PeriodElapsedCallback+0x46>
 800c52e:	4b0f      	ldr	r3, [pc, #60]	; (800c56c <HAL_TIM_PeriodElapsedCallback+0x70>)
 800c530:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c534:	b29b      	uxth	r3, r3
 800c536:	3305      	adds	r3, #5
 800c538:	b29b      	uxth	r3, r3
 800c53a:	b21a      	sxth	r2, r3
 800c53c:	4b0b      	ldr	r3, [pc, #44]	; (800c56c <HAL_TIM_PeriodElapsedCallback+0x70>)
 800c53e:	801a      	strh	r2, [r3, #0]
  else if(driv_flag ==1 && maker_flag==1) Average_speed=work_ram[26];


}
 800c540:	e00c      	b.n	800c55c <HAL_TIM_PeriodElapsedCallback+0x60>
  else if(driv_flag ==1 && maker_flag==1) Average_speed=work_ram[26];
 800c542:	4b0c      	ldr	r3, [pc, #48]	; (800c574 <HAL_TIM_PeriodElapsedCallback+0x78>)
 800c544:	881b      	ldrh	r3, [r3, #0]
 800c546:	2b01      	cmp	r3, #1
 800c548:	d108      	bne.n	800c55c <HAL_TIM_PeriodElapsedCallback+0x60>
 800c54a:	4b07      	ldr	r3, [pc, #28]	; (800c568 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800c54c:	781b      	ldrb	r3, [r3, #0]
 800c54e:	2b01      	cmp	r3, #1
 800c550:	d104      	bne.n	800c55c <HAL_TIM_PeriodElapsedCallback+0x60>
 800c552:	4b07      	ldr	r3, [pc, #28]	; (800c570 <HAL_TIM_PeriodElapsedCallback+0x74>)
 800c554:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 800c556:	b21a      	sxth	r2, r3
 800c558:	4b04      	ldr	r3, [pc, #16]	; (800c56c <HAL_TIM_PeriodElapsedCallback+0x70>)
 800c55a:	801a      	strh	r2, [r3, #0]
}
 800c55c:	bf00      	nop
 800c55e:	3708      	adds	r7, #8
 800c560:	46bd      	mov	sp, r7
 800c562:	bd80      	pop	{r7, pc}
 800c564:	2000c2b4 	.word	0x2000c2b4
 800c568:	2000c2b0 	.word	0x2000c2b0
 800c56c:	2001431a 	.word	0x2001431a
 800c570:	2000c300 	.word	0x2000c300
 800c574:	2000c2b2 	.word	0x2000c2b2

0800c578 <mode>:
void mode(){
 800c578:	b590      	push	{r4, r7, lr}
 800c57a:	b085      	sub	sp, #20
 800c57c:	af00      	add	r7, sp, #0
	uint8_t i=1;
 800c57e:	2301      	movs	r3, #1
 800c580:	73fb      	strb	r3, [r7, #15]
	uint16_t jl=39;
 800c582:	2327      	movs	r3, #39	; 0x27
 800c584:	81bb      	strh	r3, [r7, #12]
	int a=0;
 800c586:	2300      	movs	r3, #0
 800c588:	60bb      	str	r3, [r7, #8]
	float cal=0;
 800c58a:	f04f 0300 	mov.w	r3, #0
 800c58e:	607b      	str	r3, [r7, #4]
	float spp=0;
 800c590:	f04f 0300 	mov.w	r3, #0
 800c594:	603b      	str	r3, [r7, #0]
	while(1){
		i=mode_Selection(switch_cheack());
 800c596:	f7ff ff05 	bl	800c3a4 <switch_cheack>
 800c59a:	4603      	mov	r3, r0
 800c59c:	4618      	mov	r0, r3
 800c59e:	f7ff ff19 	bl	800c3d4 <mode_Selection>
 800c5a2:	4603      	mov	r3, r0
 800c5a4:	73fb      	strb	r3, [r7, #15]

		switch(i){
 800c5a6:	7bfb      	ldrb	r3, [r7, #15]
 800c5a8:	3b01      	subs	r3, #1
 800c5aa:	2b06      	cmp	r3, #6
 800c5ac:	d8f3      	bhi.n	800c596 <mode+0x1e>
 800c5ae:	a201      	add	r2, pc, #4	; (adr r2, 800c5b4 <mode+0x3c>)
 800c5b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5b4:	0800c5d1 	.word	0x0800c5d1
 800c5b8:	0800c5ef 	.word	0x0800c5ef
 800c5bc:	0800c60d 	.word	0x0800c60d
 800c5c0:	0800c747 	.word	0x0800c747
 800c5c4:	0800c74d 	.word	0x0800c74d
 800c5c8:	0800c8a5 	.word	0x0800c8a5
 800c5cc:	0800c8ab 	.word	0x0800c8ab
//			//HAL_Delay(500);
//			IMU_init();
//			off_angle();
//			break;
		case 1://green
			LED(1);
 800c5d0:	2001      	movs	r0, #1
 800c5d2:	f7ff fc1b 	bl	800be0c <LED>
			lcd_clear();
 800c5d6:	f7fc fc63 	bl	8008ea0 <lcd_clear>
			lcd_locate(0,0);
 800c5da:	2100      	movs	r1, #0
 800c5dc:	2000      	movs	r0, #0
 800c5de:	f7fc fc6f 	bl	8008ec0 <lcd_locate>
			lcd_printf("ADCinit");
 800c5e2:	48b4      	ldr	r0, [pc, #720]	; (800c8b4 <mode+0x33c>)
 800c5e4:	f7fc fc96 	bl	8008f14 <lcd_printf>
			ADCinit();
 800c5e8:	f000 ff2e 	bl	800d448 <ADCinit>
			break;
 800c5ec:	e160      	b.n	800c8b0 <mode+0x338>
		case 2:
			LED(2);//light blue
 800c5ee:	2002      	movs	r0, #2
 800c5f0:	f7ff fc0c 	bl	800be0c <LED>
			lcd_clear();
 800c5f4:	f7fc fc54 	bl	8008ea0 <lcd_clear>
			lcd_locate(0,0);
 800c5f8:	2100      	movs	r1, #0
 800c5fa:	2000      	movs	r0, #0
 800c5fc:	f7fc fc60 	bl	8008ec0 <lcd_locate>
			lcd_printf("nomusan");
 800c600:	48ad      	ldr	r0, [pc, #692]	; (800c8b8 <mode+0x340>)
 800c602:	f7fc fc87 	bl	8008f14 <lcd_printf>
			tuning();
 800c606:	f7fe feaf 	bl	800b368 <tuning>
			break;
 800c60a:	e151      	b.n	800c8b0 <mode+0x338>

		case 3:

			second_soeed=0;
 800c60c:	4bab      	ldr	r3, [pc, #684]	; (800c8bc <mode+0x344>)
 800c60e:	2200      	movs	r2, #0
 800c610:	701a      	strb	r2, [r3, #0]
			Flash_clear2();
 800c612:	f7ff fa96 	bl	800bb42 <Flash_clear2>
			LED(8);
 800c616:	2008      	movs	r0, #8
 800c618:	f7ff fbf8 	bl	800be0c <LED>
			LED2(1);
 800c61c:	2001      	movs	r0, #1
 800c61e:	f7ff fcb1 	bl	800bf84 <LED2>
			while(switch_cheack2());
 800c622:	bf00      	nop
 800c624:	f7ff feca 	bl	800c3bc <switch_cheack2>
 800c628:	4603      	mov	r3, r0
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d1fa      	bne.n	800c624 <mode+0xac>
			LED2(2);
 800c62e:	2002      	movs	r0, #2
 800c630:	f7ff fca8 	bl	800bf84 <LED2>
			HAL_Delay(300);
 800c634:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800c638:	f001 fc90 	bl	800df5c <HAL_Delay>
			off_angle();
 800c63c:	f7fe f92a 	bl	800a894 <off_angle>
			HAL_Delay(100);
 800c640:	2064      	movs	r0, #100	; 0x64
 800c642:	f001 fc8b 	bl	800df5c <HAL_Delay>
			fan_pressure(100,100);
 800c646:	eddf 0a9e 	vldr	s1, [pc, #632]	; 800c8c0 <mode+0x348>
 800c64a:	ed9f 0a9d 	vldr	s0, [pc, #628]	; 800c8c0 <mode+0x348>
 800c64e:	f7ff fe2b 	bl	800c2a8 <fan_pressure>
			HAL_Delay(1000);
 800c652:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800c656:	f001 fc81 	bl	800df5c <HAL_Delay>
			log_init ();
 800c65a:	f7fc fc7b 	bl	8008f54 <log_init>
			lcd_clear();
 800c65e:	f7fc fc1f 	bl	8008ea0 <lcd_clear>
			//Kd = 40;
			TIM4 -> CNT = 32768;
 800c662:	4b98      	ldr	r3, [pc, #608]	; (800c8c4 <mode+0x34c>)
 800c664:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800c668:	625a      	str	r2, [r3, #36]	; 0x24
			TIM3 -> CNT = 32768;
 800c66a:	4b97      	ldr	r3, [pc, #604]	; (800c8c8 <mode+0x350>)
 800c66c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800c670:	625a      	str	r2, [r3, #36]	; 0x24
//			fan_pressure(9,9);
//			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 1940);
//			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 2000);
			HAL_TIM_Base_Start_IT(&htim6);
 800c672:	4896      	ldr	r0, [pc, #600]	; (800c8cc <mode+0x354>)
 800c674:	f004 ffbd 	bl	80115f2 <HAL_TIM_Base_Start_IT>
			LED(2);
 800c678:	2002      	movs	r0, #2
 800c67a:	f7ff fbc7 	bl	800be0c <LED>
			maker_flag=0;
 800c67e:	4b94      	ldr	r3, [pc, #592]	; (800c8d0 <mode+0x358>)
 800c680:	2200      	movs	r2, #0
 800c682:	701a      	strb	r2, [r3, #0]
			driv_flag=1;
 800c684:	4b93      	ldr	r3, [pc, #588]	; (800c8d4 <mode+0x35c>)
 800c686:	2201      	movs	r2, #1
 800c688:	801a      	strh	r2, [r3, #0]
			Average_speed=0;
 800c68a:	4b93      	ldr	r3, [pc, #588]	; (800c8d8 <mode+0x360>)
 800c68c:	2200      	movs	r2, #0
 800c68e:	801a      	strh	r2, [r3, #0]
			while (1){

			  if(maker_right && cross_line==0 && maker_left == 0 ){
 800c690:	4b92      	ldr	r3, [pc, #584]	; (800c8dc <mode+0x364>)
 800c692:	781b      	ldrb	r3, [r3, #0]
 800c694:	2b00      	cmp	r3, #0
 800c696:	d016      	beq.n	800c6c6 <mode+0x14e>
 800c698:	4b91      	ldr	r3, [pc, #580]	; (800c8e0 <mode+0x368>)
 800c69a:	781b      	ldrb	r3, [r3, #0]
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d112      	bne.n	800c6c6 <mode+0x14e>
 800c6a0:	4b90      	ldr	r3, [pc, #576]	; (800c8e4 <mode+0x36c>)
 800c6a2:	781b      	ldrb	r3, [r3, #0]
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d10e      	bne.n	800c6c6 <mode+0x14e>
				  while(maker_right);
 800c6a8:	bf00      	nop
 800c6aa:	4b8c      	ldr	r3, [pc, #560]	; (800c8dc <mode+0x364>)
 800c6ac:	781b      	ldrb	r3, [r3, #0]
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d1fb      	bne.n	800c6aa <mode+0x132>
				  maker_flag++;
 800c6b2:	4b87      	ldr	r3, [pc, #540]	; (800c8d0 <mode+0x358>)
 800c6b4:	781b      	ldrb	r3, [r3, #0]
 800c6b6:	3301      	adds	r3, #1
 800c6b8:	b2da      	uxtb	r2, r3
 800c6ba:	4b85      	ldr	r3, [pc, #532]	; (800c8d0 <mode+0x358>)
 800c6bc:	701a      	strb	r2, [r3, #0]
				  if(maker_flag>=2){
 800c6be:	4b84      	ldr	r3, [pc, #528]	; (800c8d0 <mode+0x358>)
 800c6c0:	781b      	ldrb	r3, [r3, #0]
 800c6c2:	2b01      	cmp	r3, #1
 800c6c4:	d82f      	bhi.n	800c726 <mode+0x1ae>
					  break;
				  }
			  }
			  if(maker_left && cross_line==0 && maker_right == 0){
 800c6c6:	4b87      	ldr	r3, [pc, #540]	; (800c8e4 <mode+0x36c>)
 800c6c8:	781b      	ldrb	r3, [r3, #0]
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d012      	beq.n	800c6f4 <mode+0x17c>
 800c6ce:	4b84      	ldr	r3, [pc, #528]	; (800c8e0 <mode+0x368>)
 800c6d0:	781b      	ldrb	r3, [r3, #0]
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d10e      	bne.n	800c6f4 <mode+0x17c>
 800c6d6:	4b81      	ldr	r3, [pc, #516]	; (800c8dc <mode+0x364>)
 800c6d8:	781b      	ldrb	r3, [r3, #0]
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d10a      	bne.n	800c6f4 <mode+0x17c>
				  correc_maker = true;
 800c6de:	4b82      	ldr	r3, [pc, #520]	; (800c8e8 <mode+0x370>)
 800c6e0:	2201      	movs	r2, #1
 800c6e2:	701a      	strb	r2, [r3, #0]
				  while(maker_left);
 800c6e4:	bf00      	nop
 800c6e6:	4b7f      	ldr	r3, [pc, #508]	; (800c8e4 <mode+0x36c>)
 800c6e8:	781b      	ldrb	r3, [r3, #0]
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d1fb      	bne.n	800c6e6 <mode+0x16e>
				  correc_maker = false;
 800c6ee:	4b7e      	ldr	r3, [pc, #504]	; (800c8e8 <mode+0x370>)
 800c6f0:	2200      	movs	r2, #0
 800c6f2:	701a      	strb	r2, [r3, #0]
			  }
			  if((maker_left || maker_right )&& cross_line==1 ){
 800c6f4:	4b7b      	ldr	r3, [pc, #492]	; (800c8e4 <mode+0x36c>)
 800c6f6:	781b      	ldrb	r3, [r3, #0]
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d103      	bne.n	800c704 <mode+0x18c>
 800c6fc:	4b77      	ldr	r3, [pc, #476]	; (800c8dc <mode+0x364>)
 800c6fe:	781b      	ldrb	r3, [r3, #0]
 800c700:	2b00      	cmp	r3, #0
 800c702:	d0c5      	beq.n	800c690 <mode+0x118>
 800c704:	4b76      	ldr	r3, [pc, #472]	; (800c8e0 <mode+0x368>)
 800c706:	781b      	ldrb	r3, [r3, #0]
 800c708:	2b01      	cmp	r3, #1
 800c70a:	d1c1      	bne.n	800c690 <mode+0x118>
				  while(maker_left || maker_right);
 800c70c:	bf00      	nop
 800c70e:	4b75      	ldr	r3, [pc, #468]	; (800c8e4 <mode+0x36c>)
 800c710:	781b      	ldrb	r3, [r3, #0]
 800c712:	2b00      	cmp	r3, #0
 800c714:	d1fb      	bne.n	800c70e <mode+0x196>
 800c716:	4b71      	ldr	r3, [pc, #452]	; (800c8dc <mode+0x364>)
 800c718:	781b      	ldrb	r3, [r3, #0]
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d1f7      	bne.n	800c70e <mode+0x196>
				  cross_maker = true;
 800c71e:	4b73      	ldr	r3, [pc, #460]	; (800c8ec <mode+0x374>)
 800c720:	2201      	movs	r2, #1
 800c722:	701a      	strb	r2, [r3, #0]
			  if(maker_right && cross_line==0 && maker_left == 0 ){
 800c724:	e7b4      	b.n	800c690 <mode+0x118>
					  break;
 800c726:	bf00      	nop
			  }

			}

			stop();
 800c728:	f7ff fcda 	bl	800c0e0 <stop>
			fan_pressure(0,0);
 800c72c:	eddf 0a70 	vldr	s1, [pc, #448]	; 800c8f0 <mode+0x378>
 800c730:	ed9f 0a6f 	vldr	s0, [pc, #444]	; 800c8f0 <mode+0x378>
 800c734:	f7ff fdb8 	bl	800c2a8 <fan_pressure>
			Flash_store();
 800c738:	f7ff fa3c 	bl	800bbb4 <Flash_store>
			Kd = work_ram[29];
 800c73c:	4b6d      	ldr	r3, [pc, #436]	; (800c8f4 <mode+0x37c>)
 800c73e:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 800c740:	4b6d      	ldr	r3, [pc, #436]	; (800c8f8 <mode+0x380>)
 800c742:	801a      	strh	r2, [r3, #0]
			break;
 800c744:	e0b4      	b.n	800c8b0 <mode+0x338>
		case 4:
			accel_tuning();
 800c746:	f7fe ff13 	bl	800b570 <accel_tuning>
			break;
 800c74a:	e0b1      	b.n	800c8b0 <mode+0x338>
//			}
////			printf("%lf\r\n",fao);
////			printf("%d\r\n",c);
//			break;
		case 5:
			i=1;
 800c74c:	2301      	movs	r3, #1
 800c74e:	73fb      	strb	r3, [r7, #15]
			HAL_Delay(500);
 800c750:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800c754:	f001 fc02 	bl	800df5c <HAL_Delay>
			second_soeed=mode_Selection(switch_cheack2());
 800c758:	f7ff fe30 	bl	800c3bc <switch_cheack2>
 800c75c:	4603      	mov	r3, r0
 800c75e:	4618      	mov	r0, r3
 800c760:	f7ff fe38 	bl	800c3d4 <mode_Selection>
 800c764:	4603      	mov	r3, r0
 800c766:	b2da      	uxtb	r2, r3
 800c768:	4b54      	ldr	r3, [pc, #336]	; (800c8bc <mode+0x344>)
 800c76a:	701a      	strb	r2, [r3, #0]
			LED2(3);
 800c76c:	2003      	movs	r0, #3
 800c76e:	f7ff fc09 	bl	800bf84 <LED2>
			FLASH_EreaseSector(11);
 800c772:	200b      	movs	r0, #11
 800c774:	f7fd ff62 	bl	800a63c <FLASH_EreaseSector>
			FLASH_Erease8();
 800c778:	f7fd ff40 	bl	800a5fc <FLASH_Erease8>
			log_init ();
 800c77c:	f7fc fbea 	bl	8008f54 <log_init>
			log_Cal();
 800c780:	f7fc fff6 	bl	8009770 <log_Cal>
			log_init ();
 800c784:	f7fc fbe6 	bl	8008f54 <log_init>
			HAL_Delay(10);
 800c788:	200a      	movs	r0, #10
 800c78a:	f001 fbe7 	bl	800df5c <HAL_Delay>
			off_angle();
 800c78e:	f7fe f881 	bl	800a894 <off_angle>
			HAL_Delay(100);
 800c792:	2064      	movs	r0, #100	; 0x64
 800c794:	f001 fbe2 	bl	800df5c <HAL_Delay>
			maker_flag=0;
 800c798:	4b4d      	ldr	r3, [pc, #308]	; (800c8d0 <mode+0x358>)
 800c79a:	2200      	movs	r2, #0
 800c79c:	701a      	strb	r2, [r3, #0]
			driv_flag=2;
 800c79e:	4b4d      	ldr	r3, [pc, #308]	; (800c8d4 <mode+0x35c>)
 800c7a0:	2202      	movs	r2, #2
 800c7a2:	801a      	strh	r2, [r3, #0]
//			if(second_soeed == 1){
//				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 2000);
//				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 2060);
//				fan_pressure(13.4,13.4);
//			}else {
				fan_pressure(120,120);
 800c7a4:	eddf 0a55 	vldr	s1, [pc, #340]	; 800c8fc <mode+0x384>
 800c7a8:	ed9f 0a54 	vldr	s0, [pc, #336]	; 800c8fc <mode+0x384>
 800c7ac:	f7ff fd7c 	bl	800c2a8 <fan_pressure>
//				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 2020);
//				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 2080);
//			}
			HAL_Delay(500);
 800c7b0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800c7b4:	f001 fbd2 	bl	800df5c <HAL_Delay>
			Average_speed=0;
 800c7b8:	4b47      	ldr	r3, [pc, #284]	; (800c8d8 <mode+0x360>)
 800c7ba:	2200      	movs	r2, #0
 800c7bc:	801a      	strh	r2, [r3, #0]
			spp=700;
 800c7be:	4b50      	ldr	r3, [pc, #320]	; (800c900 <mode+0x388>)
 800c7c0:	603b      	str	r3, [r7, #0]
			LED(2);
 800c7c2:	2002      	movs	r0, #2
 800c7c4:	f7ff fb22 	bl	800be0c <LED>
			TIM4 -> CNT = 32768;
 800c7c8:	4b3e      	ldr	r3, [pc, #248]	; (800c8c4 <mode+0x34c>)
 800c7ca:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800c7ce:	625a      	str	r2, [r3, #36]	; 0x24
			TIM3 -> CNT = 32768;
 800c7d0:	4b3d      	ldr	r3, [pc, #244]	; (800c8c8 <mode+0x350>)
 800c7d2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800c7d6:	625a      	str	r2, [r3, #36]	; 0x24
			HAL_TIM_Base_Start_IT(&htim6);
 800c7d8:	483c      	ldr	r0, [pc, #240]	; (800c8cc <mode+0x354>)
 800c7da:	f004 ff0a 	bl	80115f2 <HAL_TIM_Base_Start_IT>
			while (1){

			  if(maker_right && cross_line==0 && maker_left == 0 ){
 800c7de:	4b3f      	ldr	r3, [pc, #252]	; (800c8dc <mode+0x364>)
 800c7e0:	781b      	ldrb	r3, [r3, #0]
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	d016      	beq.n	800c814 <mode+0x29c>
 800c7e6:	4b3e      	ldr	r3, [pc, #248]	; (800c8e0 <mode+0x368>)
 800c7e8:	781b      	ldrb	r3, [r3, #0]
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d112      	bne.n	800c814 <mode+0x29c>
 800c7ee:	4b3d      	ldr	r3, [pc, #244]	; (800c8e4 <mode+0x36c>)
 800c7f0:	781b      	ldrb	r3, [r3, #0]
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d10e      	bne.n	800c814 <mode+0x29c>
				  while(maker_right);
 800c7f6:	bf00      	nop
 800c7f8:	4b38      	ldr	r3, [pc, #224]	; (800c8dc <mode+0x364>)
 800c7fa:	781b      	ldrb	r3, [r3, #0]
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d1fb      	bne.n	800c7f8 <mode+0x280>
				  maker_flag++;
 800c800:	4b33      	ldr	r3, [pc, #204]	; (800c8d0 <mode+0x358>)
 800c802:	781b      	ldrb	r3, [r3, #0]
 800c804:	3301      	adds	r3, #1
 800c806:	b2da      	uxtb	r2, r3
 800c808:	4b31      	ldr	r3, [pc, #196]	; (800c8d0 <mode+0x358>)
 800c80a:	701a      	strb	r2, [r3, #0]
				  if(maker_flag>=2){
 800c80c:	4b30      	ldr	r3, [pc, #192]	; (800c8d0 <mode+0x358>)
 800c80e:	781b      	ldrb	r3, [r3, #0]
 800c810:	2b01      	cmp	r3, #1
 800c812:	d82f      	bhi.n	800c874 <mode+0x2fc>
					  break;
				  }
			  }
			  if(maker_left && cross_line==0 && maker_right==0){
 800c814:	4b33      	ldr	r3, [pc, #204]	; (800c8e4 <mode+0x36c>)
 800c816:	781b      	ldrb	r3, [r3, #0]
 800c818:	2b00      	cmp	r3, #0
 800c81a:	d012      	beq.n	800c842 <mode+0x2ca>
 800c81c:	4b30      	ldr	r3, [pc, #192]	; (800c8e0 <mode+0x368>)
 800c81e:	781b      	ldrb	r3, [r3, #0]
 800c820:	2b00      	cmp	r3, #0
 800c822:	d10e      	bne.n	800c842 <mode+0x2ca>
 800c824:	4b2d      	ldr	r3, [pc, #180]	; (800c8dc <mode+0x364>)
 800c826:	781b      	ldrb	r3, [r3, #0]
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d10a      	bne.n	800c842 <mode+0x2ca>
					  correc_maker = true;
 800c82c:	4b2e      	ldr	r3, [pc, #184]	; (800c8e8 <mode+0x370>)
 800c82e:	2201      	movs	r2, #1
 800c830:	701a      	strb	r2, [r3, #0]
					  while(maker_left);
 800c832:	bf00      	nop
 800c834:	4b2b      	ldr	r3, [pc, #172]	; (800c8e4 <mode+0x36c>)
 800c836:	781b      	ldrb	r3, [r3, #0]
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d1fb      	bne.n	800c834 <mode+0x2bc>
					  correc_maker = false;
 800c83c:	4b2a      	ldr	r3, [pc, #168]	; (800c8e8 <mode+0x370>)
 800c83e:	2200      	movs	r2, #0
 800c840:	701a      	strb	r2, [r3, #0]

				  }
			  if((maker_left || maker_right )&& cross_line==1 ){
 800c842:	4b28      	ldr	r3, [pc, #160]	; (800c8e4 <mode+0x36c>)
 800c844:	781b      	ldrb	r3, [r3, #0]
 800c846:	2b00      	cmp	r3, #0
 800c848:	d103      	bne.n	800c852 <mode+0x2da>
 800c84a:	4b24      	ldr	r3, [pc, #144]	; (800c8dc <mode+0x364>)
 800c84c:	781b      	ldrb	r3, [r3, #0]
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d0c5      	beq.n	800c7de <mode+0x266>
 800c852:	4b23      	ldr	r3, [pc, #140]	; (800c8e0 <mode+0x368>)
 800c854:	781b      	ldrb	r3, [r3, #0]
 800c856:	2b01      	cmp	r3, #1
 800c858:	d1c1      	bne.n	800c7de <mode+0x266>
				  while(maker_left || maker_right);
 800c85a:	bf00      	nop
 800c85c:	4b21      	ldr	r3, [pc, #132]	; (800c8e4 <mode+0x36c>)
 800c85e:	781b      	ldrb	r3, [r3, #0]
 800c860:	2b00      	cmp	r3, #0
 800c862:	d1fb      	bne.n	800c85c <mode+0x2e4>
 800c864:	4b1d      	ldr	r3, [pc, #116]	; (800c8dc <mode+0x364>)
 800c866:	781b      	ldrb	r3, [r3, #0]
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d1f7      	bne.n	800c85c <mode+0x2e4>
				  cross_maker = true;
 800c86c:	4b1f      	ldr	r3, [pc, #124]	; (800c8ec <mode+0x374>)
 800c86e:	2201      	movs	r2, #1
 800c870:	701a      	strb	r2, [r3, #0]
			  if(maker_right && cross_line==0 && maker_left == 0 ){
 800c872:	e7b4      	b.n	800c7de <mode+0x266>
					  break;
 800c874:	bf00      	nop
			  }

			 // if(Average_speed<work_ram[26])Average_speed=work_ram[26];
			}

			stop();
 800c876:	f7ff fc33 	bl	800c0e0 <stop>
			fan_pressure(0,0);
 800c87a:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800c8f0 <mode+0x378>
 800c87e:	ed9f 0a1c 	vldr	s0, [pc, #112]	; 800c8f0 <mode+0x378>
 800c882:	f7ff fd11 	bl	800c2a8 <fan_pressure>
			lcd_clear();
 800c886:	f7fc fb0b 	bl	8008ea0 <lcd_clear>
			lcd_printf("%lf",test);
 800c88a:	4b1e      	ldr	r3, [pc, #120]	; (800c904 <mode+0x38c>)
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	4618      	mov	r0, r3
 800c890:	f7fb fd92 	bl	80083b8 <__aeabi_f2d>
 800c894:	4603      	mov	r3, r0
 800c896:	460c      	mov	r4, r1
 800c898:	461a      	mov	r2, r3
 800c89a:	4623      	mov	r3, r4
 800c89c:	481a      	ldr	r0, [pc, #104]	; (800c908 <mode+0x390>)
 800c89e:	f7fc fb39 	bl	8008f14 <lcd_printf>
			break;
 800c8a2:	e005      	b.n	800c8b0 <mode+0x338>
		case 6:
			log_play();
 800c8a4:	f7fd fdbc 	bl	800a420 <log_play>
			break;
 800c8a8:	e002      	b.n	800c8b0 <mode+0x338>
		case 7:
			speed_tuning();
 800c8aa:	f7ff f8fb 	bl	800baa4 <speed_tuning>
			break;
 800c8ae:	bf00      	nop
		i=mode_Selection(switch_cheack());
 800c8b0:	e671      	b.n	800c596 <mode+0x1e>
 800c8b2:	bf00      	nop
 800c8b4:	08015c60 	.word	0x08015c60
 800c8b8:	08015c68 	.word	0x08015c68
 800c8bc:	2000c0bc 	.word	0x2000c0bc
 800c8c0:	42c80000 	.word	0x42c80000
 800c8c4:	40000800 	.word	0x40000800
 800c8c8:	40000400 	.word	0x40000400
 800c8cc:	2001448c 	.word	0x2001448c
 800c8d0:	2000c2b0 	.word	0x2000c2b0
 800c8d4:	2000c2b2 	.word	0x2000c2b2
 800c8d8:	2001431a 	.word	0x2001431a
 800c8dc:	2001439c 	.word	0x2001439c
 800c8e0:	2000c2c0 	.word	0x2000c2c0
 800c8e4:	20014488 	.word	0x20014488
 800c8e8:	2000c0b0 	.word	0x2000c0b0
 800c8ec:	2000c250 	.word	0x2000c250
 800c8f0:	00000000 	.word	0x00000000
 800c8f4:	2000c300 	.word	0x2000c300
 800c8f8:	2000c2f6 	.word	0x2000c2f6
 800c8fc:	42f00000 	.word	0x42f00000
 800c900:	442f0000 	.word	0x442f0000
 800c904:	2000c2bc 	.word	0x2000c2bc
 800c908:	08015c70 	.word	0x08015c70

0800c90c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800c90c:	b580      	push	{r7, lr}
 800c90e:	b082      	sub	sp, #8
 800c910:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
//	int i=0;
//	int z=0;
//	int g=0;
	int cal=0;
 800c912:	2300      	movs	r3, #0
 800c914:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800c916:	f001 faaf 	bl	800de78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800c91a:	f000 f869 	bl	800c9f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800c91e:	f000 fcc3 	bl	800d2a8 <MX_GPIO_Init>
  MX_DMA_Init();
 800c922:	f000 fca1 	bl	800d268 <MX_DMA_Init>
  MX_ADC1_Init();
 800c926:	f000 f8cd 	bl	800cac4 <MX_ADC1_Init>
  MX_I2C1_Init();
 800c92a:	f000 f9c5 	bl	800ccb8 <MX_I2C1_Init>
  MX_SPI3_Init();
 800c92e:	f000 f9f1 	bl	800cd14 <MX_SPI3_Init>
  MX_TIM1_Init();
 800c932:	f000 fa25 	bl	800cd80 <MX_TIM1_Init>
  MX_TIM3_Init();
 800c936:	f000 fb0b 	bl	800cf50 <MX_TIM3_Init>
  MX_TIM4_Init();
 800c93a:	f000 fb5d 	bl	800cff8 <MX_TIM4_Init>
  MX_TIM8_Init();
 800c93e:	f000 fbe5 	bl	800d10c <MX_TIM8_Init>
  MX_USART6_UART_Init();
 800c942:	f000 fc67 	bl	800d214 <MX_USART6_UART_Init>
  MX_TIM6_Init();
 800c946:	f000 fbab 	bl	800d0a0 <MX_TIM6_Init>
  MX_TIM2_Init();
 800c94a:	f000 fa9d 	bl	800ce88 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
//  HAL_Delay(100);

  init();
 800c94e:	f7ff f977 	bl	800bc40 <init>
 // ADCinit();

//  brushi_init();
  IMU_init();
 800c952:	f7fd ff3d 	bl	800a7d0 <IMU_init>
  IMU_init();
 800c956:	f7fd ff3b 	bl	800a7d0 <IMU_init>
//	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 50)
//	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 50);
//  fan_pressure(10,0);f
 // __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 400);
 // Kd = 10;
if(switch_cheack2()==0){
 800c95a:	f7ff fd2f 	bl	800c3bc <switch_cheack2>
 800c95e:	4603      	mov	r3, r0
 800c960:	2b00      	cmp	r3, #0
 800c962:	d112      	bne.n	800c98a <main+0x7e>
	LED(4);
 800c964:	2004      	movs	r0, #4
 800c966:	f7ff fa51 	bl	800be0c <LED>
	LED2(4);
 800c96a:	2004      	movs	r0, #4
 800c96c:	f7ff fb0a 	bl	800bf84 <LED2>
	HAL_Delay(500);
 800c970:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800c974:	f001 faf2 	bl	800df5c <HAL_Delay>
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 100);
 800c978:	4b17      	ldr	r3, [pc, #92]	; (800c9d8 <main+0xcc>)
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	2264      	movs	r2, #100	; 0x64
 800c97e:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 100);
 800c980:	4b15      	ldr	r3, [pc, #84]	; (800c9d8 <main+0xcc>)
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	2264      	movs	r2, #100	; 0x64
 800c986:	641a      	str	r2, [r3, #64]	; 0x40
	while(1);
 800c988:	e7fe      	b.n	800c988 <main+0x7c>
}
//  HAL_TIM_Base_Start_IT(&htim6);
 // tuning();
//  second_soeed = 2;
//  log_Cal();
 	 mode();
 800c98a:	f7ff fdf5 	bl	800c578 <mode>
//HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 // __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, 400);
// Motor(500,500);

//  mode_Selection(1);
LED(5);
 800c98e:	2005      	movs	r0, #5
 800c990:	f7ff fa3c 	bl	800be0c <LED>
LED2(5);
 800c994:	2005      	movs	r0, #5
 800c996:	f7ff faf5 	bl	800bf84 <LED2>
//  Flash_store();
 // driv_fan(3800);
//  maker_flag=1;
//  driv_flag=2;
//  HAL_TIM_Base_Start_IT(&htim6);
  TIM3-> CNT = 0;
 800c99a:	4b10      	ldr	r3, [pc, #64]	; (800c9dc <main+0xd0>)
 800c99c:	2200      	movs	r2, #0
 800c99e:	625a      	str	r2, [r3, #36]	; 0x24
//  fan_pressure(15,15);
//mode_Selection(1);
//  TIM3 -> CNT = 32768;
  while (1)
  {
	  read_gyro_data();
 800c9a0:	f7fd ff40 	bl	800a824 <read_gyro_data>
//	plan_velo_adress+= 0x04;
//
//	HAL_Delay(1000);

//	 a= analog[0];
	  test =  (a-32768 );
 800c9a4:	4b0e      	ldr	r3, [pc, #56]	; (800c9e0 <main+0xd4>)
 800c9a6:	881b      	ldrh	r3, [r3, #0]
 800c9a8:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 800c9ac:	ee07 3a90 	vmov	s15, r3
 800c9b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c9b4:	4b0b      	ldr	r3, [pc, #44]	; (800c9e4 <main+0xd8>)
 800c9b6:	edc3 7a00 	vstr	s15, [r3]
//	  printf("%d,",analog[10]);
//	  printf("%d,",analog[11]);
//	  printf("%d,\r\n",analog[12]);
//	  printf("%d\r\n",a);
//	  read_gyro_data();
	  a=TIM4 -> CNT;
 800c9ba:	4b0b      	ldr	r3, [pc, #44]	; (800c9e8 <main+0xdc>)
 800c9bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c9be:	b29a      	uxth	r2, r3
 800c9c0:	4b07      	ldr	r3, [pc, #28]	; (800c9e0 <main+0xd4>)
 800c9c2:	801a      	strh	r2, [r3, #0]
	  b=TIM3 -> CNT;
 800c9c4:	4b05      	ldr	r3, [pc, #20]	; (800c9dc <main+0xd0>)
 800c9c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c9c8:	b29a      	uxth	r2, r3
 800c9ca:	4b08      	ldr	r3, [pc, #32]	; (800c9ec <main+0xe0>)
 800c9cc:	801a      	strh	r2, [r3, #0]
//			  g=0;
//		  }
//		  log_flag= false;
	//  }
	  //printf("%lf\r\n",speedget());
	  HAL_Delay(100);
 800c9ce:	2064      	movs	r0, #100	; 0x64
 800c9d0:	f001 fac4 	bl	800df5c <HAL_Delay>
	  read_gyro_data();
 800c9d4:	e7e4      	b.n	800c9a0 <main+0x94>
 800c9d6:	bf00      	nop
 800c9d8:	2001450c 	.word	0x2001450c
 800c9dc:	40000400 	.word	0x40000400
 800c9e0:	2000c2b8 	.word	0x2000c2b8
 800c9e4:	2000c2bc 	.word	0x2000c2bc
 800c9e8:	40000800 	.word	0x40000800
 800c9ec:	2000c2ba 	.word	0x2000c2ba

0800c9f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800c9f0:	b580      	push	{r7, lr}
 800c9f2:	b094      	sub	sp, #80	; 0x50
 800c9f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800c9f6:	f107 0320 	add.w	r3, r7, #32
 800c9fa:	2230      	movs	r2, #48	; 0x30
 800c9fc:	2100      	movs	r1, #0
 800c9fe:	4618      	mov	r0, r3
 800ca00:	f006 fbe9 	bl	80131d6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800ca04:	f107 030c 	add.w	r3, r7, #12
 800ca08:	2200      	movs	r2, #0
 800ca0a:	601a      	str	r2, [r3, #0]
 800ca0c:	605a      	str	r2, [r3, #4]
 800ca0e:	609a      	str	r2, [r3, #8]
 800ca10:	60da      	str	r2, [r3, #12]
 800ca12:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800ca14:	2300      	movs	r3, #0
 800ca16:	60bb      	str	r3, [r7, #8]
 800ca18:	4b28      	ldr	r3, [pc, #160]	; (800cabc <SystemClock_Config+0xcc>)
 800ca1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ca1c:	4a27      	ldr	r2, [pc, #156]	; (800cabc <SystemClock_Config+0xcc>)
 800ca1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ca22:	6413      	str	r3, [r2, #64]	; 0x40
 800ca24:	4b25      	ldr	r3, [pc, #148]	; (800cabc <SystemClock_Config+0xcc>)
 800ca26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ca28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ca2c:	60bb      	str	r3, [r7, #8]
 800ca2e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800ca30:	2300      	movs	r3, #0
 800ca32:	607b      	str	r3, [r7, #4]
 800ca34:	4b22      	ldr	r3, [pc, #136]	; (800cac0 <SystemClock_Config+0xd0>)
 800ca36:	681b      	ldr	r3, [r3, #0]
 800ca38:	4a21      	ldr	r2, [pc, #132]	; (800cac0 <SystemClock_Config+0xd0>)
 800ca3a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ca3e:	6013      	str	r3, [r2, #0]
 800ca40:	4b1f      	ldr	r3, [pc, #124]	; (800cac0 <SystemClock_Config+0xd0>)
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ca48:	607b      	str	r3, [r7, #4]
 800ca4a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800ca4c:	2301      	movs	r3, #1
 800ca4e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800ca50:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800ca54:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800ca56:	2302      	movs	r3, #2
 800ca58:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800ca5a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800ca5e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 800ca60:	2306      	movs	r3, #6
 800ca62:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800ca64:	23a8      	movs	r3, #168	; 0xa8
 800ca66:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800ca68:	2302      	movs	r3, #2
 800ca6a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800ca6c:	2304      	movs	r3, #4
 800ca6e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800ca70:	f107 0320 	add.w	r3, r7, #32
 800ca74:	4618      	mov	r0, r3
 800ca76:	f003 fc01 	bl	801027c <HAL_RCC_OscConfig>
 800ca7a:	4603      	mov	r3, r0
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d001      	beq.n	800ca84 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800ca80:	f000 fcde 	bl	800d440 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800ca84:	230f      	movs	r3, #15
 800ca86:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800ca88:	2302      	movs	r3, #2
 800ca8a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800ca8c:	2300      	movs	r3, #0
 800ca8e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800ca90:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800ca94:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800ca96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ca9a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800ca9c:	f107 030c 	add.w	r3, r7, #12
 800caa0:	2105      	movs	r1, #5
 800caa2:	4618      	mov	r0, r3
 800caa4:	f003 fe5a 	bl	801075c <HAL_RCC_ClockConfig>
 800caa8:	4603      	mov	r3, r0
 800caaa:	2b00      	cmp	r3, #0
 800caac:	d001      	beq.n	800cab2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800caae:	f000 fcc7 	bl	800d440 <Error_Handler>
  }
}
 800cab2:	bf00      	nop
 800cab4:	3750      	adds	r7, #80	; 0x50
 800cab6:	46bd      	mov	sp, r7
 800cab8:	bd80      	pop	{r7, pc}
 800caba:	bf00      	nop
 800cabc:	40023800 	.word	0x40023800
 800cac0:	40007000 	.word	0x40007000

0800cac4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800cac4:	b580      	push	{r7, lr}
 800cac6:	b084      	sub	sp, #16
 800cac8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800caca:	463b      	mov	r3, r7
 800cacc:	2200      	movs	r2, #0
 800cace:	601a      	str	r2, [r3, #0]
 800cad0:	605a      	str	r2, [r3, #4]
 800cad2:	609a      	str	r2, [r3, #8]
 800cad4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800cad6:	4b75      	ldr	r3, [pc, #468]	; (800ccac <MX_ADC1_Init+0x1e8>)
 800cad8:	4a75      	ldr	r2, [pc, #468]	; (800ccb0 <MX_ADC1_Init+0x1ec>)
 800cada:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800cadc:	4b73      	ldr	r3, [pc, #460]	; (800ccac <MX_ADC1_Init+0x1e8>)
 800cade:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800cae2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800cae4:	4b71      	ldr	r3, [pc, #452]	; (800ccac <MX_ADC1_Init+0x1e8>)
 800cae6:	2200      	movs	r2, #0
 800cae8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800caea:	4b70      	ldr	r3, [pc, #448]	; (800ccac <MX_ADC1_Init+0x1e8>)
 800caec:	2201      	movs	r2, #1
 800caee:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800caf0:	4b6e      	ldr	r3, [pc, #440]	; (800ccac <MX_ADC1_Init+0x1e8>)
 800caf2:	2201      	movs	r2, #1
 800caf4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800caf6:	4b6d      	ldr	r3, [pc, #436]	; (800ccac <MX_ADC1_Init+0x1e8>)
 800caf8:	2200      	movs	r2, #0
 800cafa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800cafe:	4b6b      	ldr	r3, [pc, #428]	; (800ccac <MX_ADC1_Init+0x1e8>)
 800cb00:	2200      	movs	r2, #0
 800cb02:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800cb04:	4b69      	ldr	r3, [pc, #420]	; (800ccac <MX_ADC1_Init+0x1e8>)
 800cb06:	4a6b      	ldr	r2, [pc, #428]	; (800ccb4 <MX_ADC1_Init+0x1f0>)
 800cb08:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800cb0a:	4b68      	ldr	r3, [pc, #416]	; (800ccac <MX_ADC1_Init+0x1e8>)
 800cb0c:	2200      	movs	r2, #0
 800cb0e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 13;
 800cb10:	4b66      	ldr	r3, [pc, #408]	; (800ccac <MX_ADC1_Init+0x1e8>)
 800cb12:	220d      	movs	r2, #13
 800cb14:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800cb16:	4b65      	ldr	r3, [pc, #404]	; (800ccac <MX_ADC1_Init+0x1e8>)
 800cb18:	2201      	movs	r2, #1
 800cb1a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800cb1e:	4b63      	ldr	r3, [pc, #396]	; (800ccac <MX_ADC1_Init+0x1e8>)
 800cb20:	2201      	movs	r2, #1
 800cb22:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800cb24:	4861      	ldr	r0, [pc, #388]	; (800ccac <MX_ADC1_Init+0x1e8>)
 800cb26:	f001 fa3b 	bl	800dfa0 <HAL_ADC_Init>
 800cb2a:	4603      	mov	r3, r0
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	d001      	beq.n	800cb34 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800cb30:	f000 fc86 	bl	800d440 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800cb34:	2309      	movs	r3, #9
 800cb36:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800cb38:	2301      	movs	r3, #1
 800cb3a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800cb3c:	2307      	movs	r3, #7
 800cb3e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800cb40:	463b      	mov	r3, r7
 800cb42:	4619      	mov	r1, r3
 800cb44:	4859      	ldr	r0, [pc, #356]	; (800ccac <MX_ADC1_Init+0x1e8>)
 800cb46:	f001 fb75 	bl	800e234 <HAL_ADC_ConfigChannel>
 800cb4a:	4603      	mov	r3, r0
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d001      	beq.n	800cb54 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800cb50:	f000 fc76 	bl	800d440 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800cb54:	2308      	movs	r3, #8
 800cb56:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800cb58:	2302      	movs	r3, #2
 800cb5a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800cb5c:	463b      	mov	r3, r7
 800cb5e:	4619      	mov	r1, r3
 800cb60:	4852      	ldr	r0, [pc, #328]	; (800ccac <MX_ADC1_Init+0x1e8>)
 800cb62:	f001 fb67 	bl	800e234 <HAL_ADC_ConfigChannel>
 800cb66:	4603      	mov	r3, r0
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d001      	beq.n	800cb70 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800cb6c:	f000 fc68 	bl	800d440 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800cb70:	230f      	movs	r3, #15
 800cb72:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800cb74:	2303      	movs	r3, #3
 800cb76:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800cb78:	463b      	mov	r3, r7
 800cb7a:	4619      	mov	r1, r3
 800cb7c:	484b      	ldr	r0, [pc, #300]	; (800ccac <MX_ADC1_Init+0x1e8>)
 800cb7e:	f001 fb59 	bl	800e234 <HAL_ADC_ConfigChannel>
 800cb82:	4603      	mov	r3, r0
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d001      	beq.n	800cb8c <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 800cb88:	f000 fc5a 	bl	800d440 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800cb8c:	230e      	movs	r3, #14
 800cb8e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 800cb90:	2304      	movs	r3, #4
 800cb92:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800cb94:	463b      	mov	r3, r7
 800cb96:	4619      	mov	r1, r3
 800cb98:	4844      	ldr	r0, [pc, #272]	; (800ccac <MX_ADC1_Init+0x1e8>)
 800cb9a:	f001 fb4b 	bl	800e234 <HAL_ADC_ConfigChannel>
 800cb9e:	4603      	mov	r3, r0
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	d001      	beq.n	800cba8 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 800cba4:	f000 fc4c 	bl	800d440 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800cba8:	2305      	movs	r3, #5
 800cbaa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 800cbac:	2305      	movs	r3, #5
 800cbae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800cbb0:	463b      	mov	r3, r7
 800cbb2:	4619      	mov	r1, r3
 800cbb4:	483d      	ldr	r0, [pc, #244]	; (800ccac <MX_ADC1_Init+0x1e8>)
 800cbb6:	f001 fb3d 	bl	800e234 <HAL_ADC_ConfigChannel>
 800cbba:	4603      	mov	r3, r0
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	d001      	beq.n	800cbc4 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 800cbc0:	f000 fc3e 	bl	800d440 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800cbc4:	2304      	movs	r3, #4
 800cbc6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 800cbc8:	2306      	movs	r3, #6
 800cbca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800cbcc:	463b      	mov	r3, r7
 800cbce:	4619      	mov	r1, r3
 800cbd0:	4836      	ldr	r0, [pc, #216]	; (800ccac <MX_ADC1_Init+0x1e8>)
 800cbd2:	f001 fb2f 	bl	800e234 <HAL_ADC_ConfigChannel>
 800cbd6:	4603      	mov	r3, r0
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	d001      	beq.n	800cbe0 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 800cbdc:	f000 fc30 	bl	800d440 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800cbe0:	2303      	movs	r3, #3
 800cbe2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 800cbe4:	2307      	movs	r3, #7
 800cbe6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800cbe8:	463b      	mov	r3, r7
 800cbea:	4619      	mov	r1, r3
 800cbec:	482f      	ldr	r0, [pc, #188]	; (800ccac <MX_ADC1_Init+0x1e8>)
 800cbee:	f001 fb21 	bl	800e234 <HAL_ADC_ConfigChannel>
 800cbf2:	4603      	mov	r3, r0
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d001      	beq.n	800cbfc <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 800cbf8:	f000 fc22 	bl	800d440 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800cbfc:	2302      	movs	r3, #2
 800cbfe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 800cc00:	2308      	movs	r3, #8
 800cc02:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800cc04:	463b      	mov	r3, r7
 800cc06:	4619      	mov	r1, r3
 800cc08:	4828      	ldr	r0, [pc, #160]	; (800ccac <MX_ADC1_Init+0x1e8>)
 800cc0a:	f001 fb13 	bl	800e234 <HAL_ADC_ConfigChannel>
 800cc0e:	4603      	mov	r3, r0
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	d001      	beq.n	800cc18 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 800cc14:	f000 fc14 	bl	800d440 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800cc18:	2301      	movs	r3, #1
 800cc1a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 800cc1c:	2309      	movs	r3, #9
 800cc1e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800cc20:	463b      	mov	r3, r7
 800cc22:	4619      	mov	r1, r3
 800cc24:	4821      	ldr	r0, [pc, #132]	; (800ccac <MX_ADC1_Init+0x1e8>)
 800cc26:	f001 fb05 	bl	800e234 <HAL_ADC_ConfigChannel>
 800cc2a:	4603      	mov	r3, r0
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d001      	beq.n	800cc34 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 800cc30:	f000 fc06 	bl	800d440 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800cc34:	2300      	movs	r3, #0
 800cc36:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 800cc38:	230a      	movs	r3, #10
 800cc3a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800cc3c:	463b      	mov	r3, r7
 800cc3e:	4619      	mov	r1, r3
 800cc40:	481a      	ldr	r0, [pc, #104]	; (800ccac <MX_ADC1_Init+0x1e8>)
 800cc42:	f001 faf7 	bl	800e234 <HAL_ADC_ConfigChannel>
 800cc46:	4603      	mov	r3, r0
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d001      	beq.n	800cc50 <MX_ADC1_Init+0x18c>
  {
    Error_Handler();
 800cc4c:	f000 fbf8 	bl	800d440 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 800cc50:	230d      	movs	r3, #13
 800cc52:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 800cc54:	230b      	movs	r3, #11
 800cc56:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800cc58:	463b      	mov	r3, r7
 800cc5a:	4619      	mov	r1, r3
 800cc5c:	4813      	ldr	r0, [pc, #76]	; (800ccac <MX_ADC1_Init+0x1e8>)
 800cc5e:	f001 fae9 	bl	800e234 <HAL_ADC_ConfigChannel>
 800cc62:	4603      	mov	r3, r0
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d001      	beq.n	800cc6c <MX_ADC1_Init+0x1a8>
  {
    Error_Handler();
 800cc68:	f000 fbea 	bl	800d440 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800cc6c:	230c      	movs	r3, #12
 800cc6e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 800cc70:	230c      	movs	r3, #12
 800cc72:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800cc74:	463b      	mov	r3, r7
 800cc76:	4619      	mov	r1, r3
 800cc78:	480c      	ldr	r0, [pc, #48]	; (800ccac <MX_ADC1_Init+0x1e8>)
 800cc7a:	f001 fadb 	bl	800e234 <HAL_ADC_ConfigChannel>
 800cc7e:	4603      	mov	r3, r0
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d001      	beq.n	800cc88 <MX_ADC1_Init+0x1c4>
  {
    Error_Handler();
 800cc84:	f000 fbdc 	bl	800d440 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800cc88:	230b      	movs	r3, #11
 800cc8a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 800cc8c:	230d      	movs	r3, #13
 800cc8e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800cc90:	463b      	mov	r3, r7
 800cc92:	4619      	mov	r1, r3
 800cc94:	4805      	ldr	r0, [pc, #20]	; (800ccac <MX_ADC1_Init+0x1e8>)
 800cc96:	f001 facd 	bl	800e234 <HAL_ADC_ConfigChannel>
 800cc9a:	4603      	mov	r3, r0
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d001      	beq.n	800cca4 <MX_ADC1_Init+0x1e0>
  {
    Error_Handler();
 800cca0:	f000 fbce 	bl	800d440 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800cca4:	bf00      	nop
 800cca6:	3710      	adds	r7, #16
 800cca8:	46bd      	mov	sp, r7
 800ccaa:	bd80      	pop	{r7, pc}
 800ccac:	200143e0 	.word	0x200143e0
 800ccb0:	40012000 	.word	0x40012000
 800ccb4:	0f000001 	.word	0x0f000001

0800ccb8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800ccb8:	b580      	push	{r7, lr}
 800ccba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800ccbc:	4b12      	ldr	r3, [pc, #72]	; (800cd08 <MX_I2C1_Init+0x50>)
 800ccbe:	4a13      	ldr	r2, [pc, #76]	; (800cd0c <MX_I2C1_Init+0x54>)
 800ccc0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800ccc2:	4b11      	ldr	r3, [pc, #68]	; (800cd08 <MX_I2C1_Init+0x50>)
 800ccc4:	4a12      	ldr	r2, [pc, #72]	; (800cd10 <MX_I2C1_Init+0x58>)
 800ccc6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800ccc8:	4b0f      	ldr	r3, [pc, #60]	; (800cd08 <MX_I2C1_Init+0x50>)
 800ccca:	2200      	movs	r2, #0
 800cccc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800ccce:	4b0e      	ldr	r3, [pc, #56]	; (800cd08 <MX_I2C1_Init+0x50>)
 800ccd0:	2200      	movs	r2, #0
 800ccd2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800ccd4:	4b0c      	ldr	r3, [pc, #48]	; (800cd08 <MX_I2C1_Init+0x50>)
 800ccd6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800ccda:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800ccdc:	4b0a      	ldr	r3, [pc, #40]	; (800cd08 <MX_I2C1_Init+0x50>)
 800ccde:	2200      	movs	r2, #0
 800cce0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800cce2:	4b09      	ldr	r3, [pc, #36]	; (800cd08 <MX_I2C1_Init+0x50>)
 800cce4:	2200      	movs	r2, #0
 800cce6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800cce8:	4b07      	ldr	r3, [pc, #28]	; (800cd08 <MX_I2C1_Init+0x50>)
 800ccea:	2200      	movs	r2, #0
 800ccec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800ccee:	4b06      	ldr	r3, [pc, #24]	; (800cd08 <MX_I2C1_Init+0x50>)
 800ccf0:	2200      	movs	r2, #0
 800ccf2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800ccf4:	4804      	ldr	r0, [pc, #16]	; (800cd08 <MX_I2C1_Init+0x50>)
 800ccf6:	f002 fe81 	bl	800f9fc <HAL_I2C_Init>
 800ccfa:	4603      	mov	r3, r0
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	d001      	beq.n	800cd04 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800cd00:	f000 fb9e 	bl	800d440 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800cd04:	bf00      	nop
 800cd06:	bd80      	pop	{r7, pc}
 800cd08:	2001454c 	.word	0x2001454c
 800cd0c:	40005400 	.word	0x40005400
 800cd10:	000186a0 	.word	0x000186a0

0800cd14 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800cd14:	b580      	push	{r7, lr}
 800cd16:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800cd18:	4b17      	ldr	r3, [pc, #92]	; (800cd78 <MX_SPI3_Init+0x64>)
 800cd1a:	4a18      	ldr	r2, [pc, #96]	; (800cd7c <MX_SPI3_Init+0x68>)
 800cd1c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800cd1e:	4b16      	ldr	r3, [pc, #88]	; (800cd78 <MX_SPI3_Init+0x64>)
 800cd20:	f44f 7282 	mov.w	r2, #260	; 0x104
 800cd24:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800cd26:	4b14      	ldr	r3, [pc, #80]	; (800cd78 <MX_SPI3_Init+0x64>)
 800cd28:	2200      	movs	r2, #0
 800cd2a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800cd2c:	4b12      	ldr	r3, [pc, #72]	; (800cd78 <MX_SPI3_Init+0x64>)
 800cd2e:	2200      	movs	r2, #0
 800cd30:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800cd32:	4b11      	ldr	r3, [pc, #68]	; (800cd78 <MX_SPI3_Init+0x64>)
 800cd34:	2202      	movs	r2, #2
 800cd36:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800cd38:	4b0f      	ldr	r3, [pc, #60]	; (800cd78 <MX_SPI3_Init+0x64>)
 800cd3a:	2201      	movs	r2, #1
 800cd3c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800cd3e:	4b0e      	ldr	r3, [pc, #56]	; (800cd78 <MX_SPI3_Init+0x64>)
 800cd40:	f44f 7200 	mov.w	r2, #512	; 0x200
 800cd44:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800cd46:	4b0c      	ldr	r3, [pc, #48]	; (800cd78 <MX_SPI3_Init+0x64>)
 800cd48:	2200      	movs	r2, #0
 800cd4a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800cd4c:	4b0a      	ldr	r3, [pc, #40]	; (800cd78 <MX_SPI3_Init+0x64>)
 800cd4e:	2200      	movs	r2, #0
 800cd50:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800cd52:	4b09      	ldr	r3, [pc, #36]	; (800cd78 <MX_SPI3_Init+0x64>)
 800cd54:	2200      	movs	r2, #0
 800cd56:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800cd58:	4b07      	ldr	r3, [pc, #28]	; (800cd78 <MX_SPI3_Init+0x64>)
 800cd5a:	2200      	movs	r2, #0
 800cd5c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800cd5e:	4b06      	ldr	r3, [pc, #24]	; (800cd78 <MX_SPI3_Init+0x64>)
 800cd60:	220a      	movs	r2, #10
 800cd62:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800cd64:	4804      	ldr	r0, [pc, #16]	; (800cd78 <MX_SPI3_Init+0x64>)
 800cd66:	f003 fec5 	bl	8010af4 <HAL_SPI_Init>
 800cd6a:	4603      	mov	r3, r0
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	d001      	beq.n	800cd74 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800cd70:	f000 fb66 	bl	800d440 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800cd74:	bf00      	nop
 800cd76:	bd80      	pop	{r7, pc}
 800cd78:	200145a0 	.word	0x200145a0
 800cd7c:	40003c00 	.word	0x40003c00

0800cd80 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800cd80:	b580      	push	{r7, lr}
 800cd82:	b092      	sub	sp, #72	; 0x48
 800cd84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800cd86:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800cd8a:	2200      	movs	r2, #0
 800cd8c:	601a      	str	r2, [r3, #0]
 800cd8e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800cd90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cd94:	2200      	movs	r2, #0
 800cd96:	601a      	str	r2, [r3, #0]
 800cd98:	605a      	str	r2, [r3, #4]
 800cd9a:	609a      	str	r2, [r3, #8]
 800cd9c:	60da      	str	r2, [r3, #12]
 800cd9e:	611a      	str	r2, [r3, #16]
 800cda0:	615a      	str	r2, [r3, #20]
 800cda2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800cda4:	1d3b      	adds	r3, r7, #4
 800cda6:	2220      	movs	r2, #32
 800cda8:	2100      	movs	r1, #0
 800cdaa:	4618      	mov	r0, r3
 800cdac:	f006 fa13 	bl	80131d6 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800cdb0:	4b33      	ldr	r3, [pc, #204]	; (800ce80 <MX_TIM1_Init+0x100>)
 800cdb2:	4a34      	ldr	r2, [pc, #208]	; (800ce84 <MX_TIM1_Init+0x104>)
 800cdb4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800cdb6:	4b32      	ldr	r3, [pc, #200]	; (800ce80 <MX_TIM1_Init+0x100>)
 800cdb8:	2200      	movs	r2, #0
 800cdba:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800cdbc:	4b30      	ldr	r3, [pc, #192]	; (800ce80 <MX_TIM1_Init+0x100>)
 800cdbe:	2200      	movs	r2, #0
 800cdc0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2000;
 800cdc2:	4b2f      	ldr	r3, [pc, #188]	; (800ce80 <MX_TIM1_Init+0x100>)
 800cdc4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800cdc8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800cdca:	4b2d      	ldr	r3, [pc, #180]	; (800ce80 <MX_TIM1_Init+0x100>)
 800cdcc:	2200      	movs	r2, #0
 800cdce:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800cdd0:	4b2b      	ldr	r3, [pc, #172]	; (800ce80 <MX_TIM1_Init+0x100>)
 800cdd2:	2200      	movs	r2, #0
 800cdd4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800cdd6:	4b2a      	ldr	r3, [pc, #168]	; (800ce80 <MX_TIM1_Init+0x100>)
 800cdd8:	2200      	movs	r2, #0
 800cdda:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800cddc:	4828      	ldr	r0, [pc, #160]	; (800ce80 <MX_TIM1_Init+0x100>)
 800cdde:	f004 fc57 	bl	8011690 <HAL_TIM_PWM_Init>
 800cde2:	4603      	mov	r3, r0
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	d001      	beq.n	800cdec <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 800cde8:	f000 fb2a 	bl	800d440 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800cdec:	2300      	movs	r3, #0
 800cdee:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800cdf0:	2300      	movs	r3, #0
 800cdf2:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800cdf4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800cdf8:	4619      	mov	r1, r3
 800cdfa:	4821      	ldr	r0, [pc, #132]	; (800ce80 <MX_TIM1_Init+0x100>)
 800cdfc:	f005 f9e8 	bl	80121d0 <HAL_TIMEx_MasterConfigSynchronization>
 800ce00:	4603      	mov	r3, r0
 800ce02:	2b00      	cmp	r3, #0
 800ce04:	d001      	beq.n	800ce0a <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800ce06:	f000 fb1b 	bl	800d440 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800ce0a:	2360      	movs	r3, #96	; 0x60
 800ce0c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800ce0e:	2300      	movs	r3, #0
 800ce10:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800ce12:	2300      	movs	r3, #0
 800ce14:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800ce16:	2300      	movs	r3, #0
 800ce18:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800ce1a:	2300      	movs	r3, #0
 800ce1c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800ce1e:	2300      	movs	r3, #0
 800ce20:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800ce22:	2300      	movs	r3, #0
 800ce24:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800ce26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ce2a:	2204      	movs	r2, #4
 800ce2c:	4619      	mov	r1, r3
 800ce2e:	4814      	ldr	r0, [pc, #80]	; (800ce80 <MX_TIM1_Init+0x100>)
 800ce30:	f004 fe6a 	bl	8011b08 <HAL_TIM_PWM_ConfigChannel>
 800ce34:	4603      	mov	r3, r0
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d001      	beq.n	800ce3e <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 800ce3a:	f000 fb01 	bl	800d440 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800ce3e:	2300      	movs	r3, #0
 800ce40:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800ce42:	2300      	movs	r3, #0
 800ce44:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800ce46:	2300      	movs	r3, #0
 800ce48:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800ce4a:	2300      	movs	r3, #0
 800ce4c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800ce4e:	2300      	movs	r3, #0
 800ce50:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800ce52:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ce56:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800ce58:	2300      	movs	r3, #0
 800ce5a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800ce5c:	1d3b      	adds	r3, r7, #4
 800ce5e:	4619      	mov	r1, r3
 800ce60:	4807      	ldr	r0, [pc, #28]	; (800ce80 <MX_TIM1_Init+0x100>)
 800ce62:	f005 fa31 	bl	80122c8 <HAL_TIMEx_ConfigBreakDeadTime>
 800ce66:	4603      	mov	r3, r0
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d001      	beq.n	800ce70 <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 800ce6c:	f000 fae8 	bl	800d440 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800ce70:	4803      	ldr	r0, [pc, #12]	; (800ce80 <MX_TIM1_Init+0x100>)
 800ce72:	f000 fdfb 	bl	800da6c <HAL_TIM_MspPostInit>

}
 800ce76:	bf00      	nop
 800ce78:	3748      	adds	r7, #72	; 0x48
 800ce7a:	46bd      	mov	sp, r7
 800ce7c:	bd80      	pop	{r7, pc}
 800ce7e:	bf00      	nop
 800ce80:	200144cc 	.word	0x200144cc
 800ce84:	40010000 	.word	0x40010000

0800ce88 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800ce88:	b580      	push	{r7, lr}
 800ce8a:	b08a      	sub	sp, #40	; 0x28
 800ce8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800ce8e:	f107 0320 	add.w	r3, r7, #32
 800ce92:	2200      	movs	r2, #0
 800ce94:	601a      	str	r2, [r3, #0]
 800ce96:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800ce98:	1d3b      	adds	r3, r7, #4
 800ce9a:	2200      	movs	r2, #0
 800ce9c:	601a      	str	r2, [r3, #0]
 800ce9e:	605a      	str	r2, [r3, #4]
 800cea0:	609a      	str	r2, [r3, #8]
 800cea2:	60da      	str	r2, [r3, #12]
 800cea4:	611a      	str	r2, [r3, #16]
 800cea6:	615a      	str	r2, [r3, #20]
 800cea8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800ceaa:	4b28      	ldr	r3, [pc, #160]	; (800cf4c <MX_TIM2_Init+0xc4>)
 800ceac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800ceb0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800ceb2:	4b26      	ldr	r3, [pc, #152]	; (800cf4c <MX_TIM2_Init+0xc4>)
 800ceb4:	2200      	movs	r2, #0
 800ceb6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800ceb8:	4b24      	ldr	r3, [pc, #144]	; (800cf4c <MX_TIM2_Init+0xc4>)
 800ceba:	2200      	movs	r2, #0
 800cebc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 839;
 800cebe:	4b23      	ldr	r3, [pc, #140]	; (800cf4c <MX_TIM2_Init+0xc4>)
 800cec0:	f240 3247 	movw	r2, #839	; 0x347
 800cec4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800cec6:	4b21      	ldr	r3, [pc, #132]	; (800cf4c <MX_TIM2_Init+0xc4>)
 800cec8:	2200      	movs	r2, #0
 800ceca:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800cecc:	4b1f      	ldr	r3, [pc, #124]	; (800cf4c <MX_TIM2_Init+0xc4>)
 800cece:	2200      	movs	r2, #0
 800ced0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800ced2:	481e      	ldr	r0, [pc, #120]	; (800cf4c <MX_TIM2_Init+0xc4>)
 800ced4:	f004 fbdc 	bl	8011690 <HAL_TIM_PWM_Init>
 800ced8:	4603      	mov	r3, r0
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d001      	beq.n	800cee2 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800cede:	f000 faaf 	bl	800d440 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800cee2:	2300      	movs	r3, #0
 800cee4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800cee6:	2300      	movs	r3, #0
 800cee8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800ceea:	f107 0320 	add.w	r3, r7, #32
 800ceee:	4619      	mov	r1, r3
 800cef0:	4816      	ldr	r0, [pc, #88]	; (800cf4c <MX_TIM2_Init+0xc4>)
 800cef2:	f005 f96d 	bl	80121d0 <HAL_TIMEx_MasterConfigSynchronization>
 800cef6:	4603      	mov	r3, r0
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	d001      	beq.n	800cf00 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 800cefc:	f000 faa0 	bl	800d440 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800cf00:	2360      	movs	r3, #96	; 0x60
 800cf02:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800cf04:	2300      	movs	r3, #0
 800cf06:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800cf08:	2300      	movs	r3, #0
 800cf0a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800cf0c:	2300      	movs	r3, #0
 800cf0e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800cf10:	1d3b      	adds	r3, r7, #4
 800cf12:	2208      	movs	r2, #8
 800cf14:	4619      	mov	r1, r3
 800cf16:	480d      	ldr	r0, [pc, #52]	; (800cf4c <MX_TIM2_Init+0xc4>)
 800cf18:	f004 fdf6 	bl	8011b08 <HAL_TIM_PWM_ConfigChannel>
 800cf1c:	4603      	mov	r3, r0
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	d001      	beq.n	800cf26 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800cf22:	f000 fa8d 	bl	800d440 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800cf26:	1d3b      	adds	r3, r7, #4
 800cf28:	220c      	movs	r2, #12
 800cf2a:	4619      	mov	r1, r3
 800cf2c:	4807      	ldr	r0, [pc, #28]	; (800cf4c <MX_TIM2_Init+0xc4>)
 800cf2e:	f004 fdeb 	bl	8011b08 <HAL_TIM_PWM_ConfigChannel>
 800cf32:	4603      	mov	r3, r0
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	d001      	beq.n	800cf3c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 800cf38:	f000 fa82 	bl	800d440 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800cf3c:	4803      	ldr	r0, [pc, #12]	; (800cf4c <MX_TIM2_Init+0xc4>)
 800cf3e:	f000 fd95 	bl	800da6c <HAL_TIM_MspPostInit>

}
 800cf42:	bf00      	nop
 800cf44:	3728      	adds	r7, #40	; 0x28
 800cf46:	46bd      	mov	sp, r7
 800cf48:	bd80      	pop	{r7, pc}
 800cf4a:	bf00      	nop
 800cf4c:	2001450c 	.word	0x2001450c

0800cf50 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800cf50:	b580      	push	{r7, lr}
 800cf52:	b08c      	sub	sp, #48	; 0x30
 800cf54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800cf56:	f107 030c 	add.w	r3, r7, #12
 800cf5a:	2224      	movs	r2, #36	; 0x24
 800cf5c:	2100      	movs	r1, #0
 800cf5e:	4618      	mov	r0, r3
 800cf60:	f006 f939 	bl	80131d6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800cf64:	1d3b      	adds	r3, r7, #4
 800cf66:	2200      	movs	r2, #0
 800cf68:	601a      	str	r2, [r3, #0]
 800cf6a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800cf6c:	4b20      	ldr	r3, [pc, #128]	; (800cff0 <MX_TIM3_Init+0xa0>)
 800cf6e:	4a21      	ldr	r2, [pc, #132]	; (800cff4 <MX_TIM3_Init+0xa4>)
 800cf70:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800cf72:	4b1f      	ldr	r3, [pc, #124]	; (800cff0 <MX_TIM3_Init+0xa0>)
 800cf74:	2200      	movs	r2, #0
 800cf76:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800cf78:	4b1d      	ldr	r3, [pc, #116]	; (800cff0 <MX_TIM3_Init+0xa0>)
 800cf7a:	2200      	movs	r2, #0
 800cf7c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800cf7e:	4b1c      	ldr	r3, [pc, #112]	; (800cff0 <MX_TIM3_Init+0xa0>)
 800cf80:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cf84:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800cf86:	4b1a      	ldr	r3, [pc, #104]	; (800cff0 <MX_TIM3_Init+0xa0>)
 800cf88:	2200      	movs	r2, #0
 800cf8a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800cf8c:	4b18      	ldr	r3, [pc, #96]	; (800cff0 <MX_TIM3_Init+0xa0>)
 800cf8e:	2200      	movs	r2, #0
 800cf90:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800cf92:	2301      	movs	r3, #1
 800cf94:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800cf96:	2300      	movs	r3, #0
 800cf98:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800cf9a:	2301      	movs	r3, #1
 800cf9c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800cf9e:	2300      	movs	r3, #0
 800cfa0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800cfa2:	2300      	movs	r3, #0
 800cfa4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800cfa6:	2300      	movs	r3, #0
 800cfa8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800cfaa:	2301      	movs	r3, #1
 800cfac:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800cfae:	2300      	movs	r3, #0
 800cfb0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800cfb2:	2300      	movs	r3, #0
 800cfb4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800cfb6:	f107 030c 	add.w	r3, r7, #12
 800cfba:	4619      	mov	r1, r3
 800cfbc:	480c      	ldr	r0, [pc, #48]	; (800cff0 <MX_TIM3_Init+0xa0>)
 800cfbe:	f004 fbd1 	bl	8011764 <HAL_TIM_Encoder_Init>
 800cfc2:	4603      	mov	r3, r0
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	d001      	beq.n	800cfcc <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800cfc8:	f000 fa3a 	bl	800d440 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800cfcc:	2300      	movs	r3, #0
 800cfce:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800cfd0:	2300      	movs	r3, #0
 800cfd2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800cfd4:	1d3b      	adds	r3, r7, #4
 800cfd6:	4619      	mov	r1, r3
 800cfd8:	4805      	ldr	r0, [pc, #20]	; (800cff0 <MX_TIM3_Init+0xa0>)
 800cfda:	f005 f8f9 	bl	80121d0 <HAL_TIMEx_MasterConfigSynchronization>
 800cfde:	4603      	mov	r3, r0
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	d001      	beq.n	800cfe8 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800cfe4:	f000 fa2c 	bl	800d440 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800cfe8:	bf00      	nop
 800cfea:	3730      	adds	r7, #48	; 0x30
 800cfec:	46bd      	mov	sp, r7
 800cfee:	bd80      	pop	{r7, pc}
 800cff0:	200143a0 	.word	0x200143a0
 800cff4:	40000400 	.word	0x40000400

0800cff8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800cff8:	b580      	push	{r7, lr}
 800cffa:	b08c      	sub	sp, #48	; 0x30
 800cffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800cffe:	f107 030c 	add.w	r3, r7, #12
 800d002:	2224      	movs	r2, #36	; 0x24
 800d004:	2100      	movs	r1, #0
 800d006:	4618      	mov	r0, r3
 800d008:	f006 f8e5 	bl	80131d6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800d00c:	1d3b      	adds	r3, r7, #4
 800d00e:	2200      	movs	r2, #0
 800d010:	601a      	str	r2, [r3, #0]
 800d012:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800d014:	4b20      	ldr	r3, [pc, #128]	; (800d098 <MX_TIM4_Init+0xa0>)
 800d016:	4a21      	ldr	r2, [pc, #132]	; (800d09c <MX_TIM4_Init+0xa4>)
 800d018:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800d01a:	4b1f      	ldr	r3, [pc, #124]	; (800d098 <MX_TIM4_Init+0xa0>)
 800d01c:	2200      	movs	r2, #0
 800d01e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d020:	4b1d      	ldr	r3, [pc, #116]	; (800d098 <MX_TIM4_Init+0xa0>)
 800d022:	2200      	movs	r2, #0
 800d024:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800d026:	4b1c      	ldr	r3, [pc, #112]	; (800d098 <MX_TIM4_Init+0xa0>)
 800d028:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d02c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800d02e:	4b1a      	ldr	r3, [pc, #104]	; (800d098 <MX_TIM4_Init+0xa0>)
 800d030:	2200      	movs	r2, #0
 800d032:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800d034:	4b18      	ldr	r3, [pc, #96]	; (800d098 <MX_TIM4_Init+0xa0>)
 800d036:	2200      	movs	r2, #0
 800d038:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800d03a:	2301      	movs	r3, #1
 800d03c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800d03e:	2300      	movs	r3, #0
 800d040:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800d042:	2301      	movs	r3, #1
 800d044:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800d046:	2300      	movs	r3, #0
 800d048:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800d04a:	2300      	movs	r3, #0
 800d04c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800d04e:	2300      	movs	r3, #0
 800d050:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800d052:	2301      	movs	r3, #1
 800d054:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800d056:	2300      	movs	r3, #0
 800d058:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800d05a:	2300      	movs	r3, #0
 800d05c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800d05e:	f107 030c 	add.w	r3, r7, #12
 800d062:	4619      	mov	r1, r3
 800d064:	480c      	ldr	r0, [pc, #48]	; (800d098 <MX_TIM4_Init+0xa0>)
 800d066:	f004 fb7d 	bl	8011764 <HAL_TIM_Encoder_Init>
 800d06a:	4603      	mov	r3, r0
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	d001      	beq.n	800d074 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800d070:	f000 f9e6 	bl	800d440 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800d074:	2300      	movs	r3, #0
 800d076:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d078:	2300      	movs	r3, #0
 800d07a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800d07c:	1d3b      	adds	r3, r7, #4
 800d07e:	4619      	mov	r1, r3
 800d080:	4805      	ldr	r0, [pc, #20]	; (800d098 <MX_TIM4_Init+0xa0>)
 800d082:	f005 f8a5 	bl	80121d0 <HAL_TIMEx_MasterConfigSynchronization>
 800d086:	4603      	mov	r3, r0
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d001      	beq.n	800d090 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 800d08c:	f000 f9d8 	bl	800d440 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800d090:	bf00      	nop
 800d092:	3730      	adds	r7, #48	; 0x30
 800d094:	46bd      	mov	sp, r7
 800d096:	bd80      	pop	{r7, pc}
 800d098:	2001435c 	.word	0x2001435c
 800d09c:	40000800 	.word	0x40000800

0800d0a0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800d0a0:	b580      	push	{r7, lr}
 800d0a2:	b082      	sub	sp, #8
 800d0a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800d0a6:	463b      	mov	r3, r7
 800d0a8:	2200      	movs	r2, #0
 800d0aa:	601a      	str	r2, [r3, #0]
 800d0ac:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800d0ae:	4b15      	ldr	r3, [pc, #84]	; (800d104 <MX_TIM6_Init+0x64>)
 800d0b0:	4a15      	ldr	r2, [pc, #84]	; (800d108 <MX_TIM6_Init+0x68>)
 800d0b2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 83;
 800d0b4:	4b13      	ldr	r3, [pc, #76]	; (800d104 <MX_TIM6_Init+0x64>)
 800d0b6:	2253      	movs	r2, #83	; 0x53
 800d0b8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d0ba:	4b12      	ldr	r3, [pc, #72]	; (800d104 <MX_TIM6_Init+0x64>)
 800d0bc:	2200      	movs	r2, #0
 800d0be:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 800d0c0:	4b10      	ldr	r3, [pc, #64]	; (800d104 <MX_TIM6_Init+0x64>)
 800d0c2:	f240 32e7 	movw	r2, #999	; 0x3e7
 800d0c6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800d0c8:	4b0e      	ldr	r3, [pc, #56]	; (800d104 <MX_TIM6_Init+0x64>)
 800d0ca:	2200      	movs	r2, #0
 800d0cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800d0ce:	480d      	ldr	r0, [pc, #52]	; (800d104 <MX_TIM6_Init+0x64>)
 800d0d0:	f004 fa64 	bl	801159c <HAL_TIM_Base_Init>
 800d0d4:	4603      	mov	r3, r0
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d001      	beq.n	800d0de <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800d0da:	f000 f9b1 	bl	800d440 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800d0de:	2300      	movs	r3, #0
 800d0e0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d0e2:	2300      	movs	r3, #0
 800d0e4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800d0e6:	463b      	mov	r3, r7
 800d0e8:	4619      	mov	r1, r3
 800d0ea:	4806      	ldr	r0, [pc, #24]	; (800d104 <MX_TIM6_Init+0x64>)
 800d0ec:	f005 f870 	bl	80121d0 <HAL_TIMEx_MasterConfigSynchronization>
 800d0f0:	4603      	mov	r3, r0
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d001      	beq.n	800d0fa <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800d0f6:	f000 f9a3 	bl	800d440 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800d0fa:	bf00      	nop
 800d0fc:	3708      	adds	r7, #8
 800d0fe:	46bd      	mov	sp, r7
 800d100:	bd80      	pop	{r7, pc}
 800d102:	bf00      	nop
 800d104:	2001448c 	.word	0x2001448c
 800d108:	40001000 	.word	0x40001000

0800d10c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800d10c:	b580      	push	{r7, lr}
 800d10e:	b092      	sub	sp, #72	; 0x48
 800d110:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800d112:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800d116:	2200      	movs	r2, #0
 800d118:	601a      	str	r2, [r3, #0]
 800d11a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800d11c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d120:	2200      	movs	r2, #0
 800d122:	601a      	str	r2, [r3, #0]
 800d124:	605a      	str	r2, [r3, #4]
 800d126:	609a      	str	r2, [r3, #8]
 800d128:	60da      	str	r2, [r3, #12]
 800d12a:	611a      	str	r2, [r3, #16]
 800d12c:	615a      	str	r2, [r3, #20]
 800d12e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800d130:	1d3b      	adds	r3, r7, #4
 800d132:	2220      	movs	r2, #32
 800d134:	2100      	movs	r1, #0
 800d136:	4618      	mov	r0, r3
 800d138:	f006 f84d 	bl	80131d6 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800d13c:	4b33      	ldr	r3, [pc, #204]	; (800d20c <MX_TIM8_Init+0x100>)
 800d13e:	4a34      	ldr	r2, [pc, #208]	; (800d210 <MX_TIM8_Init+0x104>)
 800d140:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800d142:	4b32      	ldr	r3, [pc, #200]	; (800d20c <MX_TIM8_Init+0x100>)
 800d144:	2200      	movs	r2, #0
 800d146:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d148:	4b30      	ldr	r3, [pc, #192]	; (800d20c <MX_TIM8_Init+0x100>)
 800d14a:	2200      	movs	r2, #0
 800d14c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 2000;
 800d14e:	4b2f      	ldr	r3, [pc, #188]	; (800d20c <MX_TIM8_Init+0x100>)
 800d150:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800d154:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800d156:	4b2d      	ldr	r3, [pc, #180]	; (800d20c <MX_TIM8_Init+0x100>)
 800d158:	2200      	movs	r2, #0
 800d15a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800d15c:	4b2b      	ldr	r3, [pc, #172]	; (800d20c <MX_TIM8_Init+0x100>)
 800d15e:	2200      	movs	r2, #0
 800d160:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800d162:	4b2a      	ldr	r3, [pc, #168]	; (800d20c <MX_TIM8_Init+0x100>)
 800d164:	2200      	movs	r2, #0
 800d166:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800d168:	4828      	ldr	r0, [pc, #160]	; (800d20c <MX_TIM8_Init+0x100>)
 800d16a:	f004 fa91 	bl	8011690 <HAL_TIM_PWM_Init>
 800d16e:	4603      	mov	r3, r0
 800d170:	2b00      	cmp	r3, #0
 800d172:	d001      	beq.n	800d178 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 800d174:	f000 f964 	bl	800d440 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800d178:	2300      	movs	r3, #0
 800d17a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d17c:	2300      	movs	r3, #0
 800d17e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800d180:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800d184:	4619      	mov	r1, r3
 800d186:	4821      	ldr	r0, [pc, #132]	; (800d20c <MX_TIM8_Init+0x100>)
 800d188:	f005 f822 	bl	80121d0 <HAL_TIMEx_MasterConfigSynchronization>
 800d18c:	4603      	mov	r3, r0
 800d18e:	2b00      	cmp	r3, #0
 800d190:	d001      	beq.n	800d196 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 800d192:	f000 f955 	bl	800d440 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800d196:	2360      	movs	r3, #96	; 0x60
 800d198:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800d19a:	2300      	movs	r3, #0
 800d19c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800d19e:	2300      	movs	r3, #0
 800d1a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800d1a2:	2300      	movs	r3, #0
 800d1a4:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800d1a6:	2300      	movs	r3, #0
 800d1a8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800d1ae:	2300      	movs	r3, #0
 800d1b0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800d1b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d1b6:	2208      	movs	r2, #8
 800d1b8:	4619      	mov	r1, r3
 800d1ba:	4814      	ldr	r0, [pc, #80]	; (800d20c <MX_TIM8_Init+0x100>)
 800d1bc:	f004 fca4 	bl	8011b08 <HAL_TIM_PWM_ConfigChannel>
 800d1c0:	4603      	mov	r3, r0
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d001      	beq.n	800d1ca <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 800d1c6:	f000 f93b 	bl	800d440 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800d1ca:	2300      	movs	r3, #0
 800d1cc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800d1ce:	2300      	movs	r3, #0
 800d1d0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800d1d2:	2300      	movs	r3, #0
 800d1d4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800d1d6:	2300      	movs	r3, #0
 800d1d8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800d1da:	2300      	movs	r3, #0
 800d1dc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800d1de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800d1e2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800d1e4:	2300      	movs	r3, #0
 800d1e6:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800d1e8:	1d3b      	adds	r3, r7, #4
 800d1ea:	4619      	mov	r1, r3
 800d1ec:	4807      	ldr	r0, [pc, #28]	; (800d20c <MX_TIM8_Init+0x100>)
 800d1ee:	f005 f86b 	bl	80122c8 <HAL_TIMEx_ConfigBreakDeadTime>
 800d1f2:	4603      	mov	r3, r0
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	d001      	beq.n	800d1fc <MX_TIM8_Init+0xf0>
  {
    Error_Handler();
 800d1f8:	f000 f922 	bl	800d440 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800d1fc:	4803      	ldr	r0, [pc, #12]	; (800d20c <MX_TIM8_Init+0x100>)
 800d1fe:	f000 fc35 	bl	800da6c <HAL_TIM_MspPostInit>

}
 800d202:	bf00      	nop
 800d204:	3748      	adds	r7, #72	; 0x48
 800d206:	46bd      	mov	sp, r7
 800d208:	bd80      	pop	{r7, pc}
 800d20a:	bf00      	nop
 800d20c:	2001431c 	.word	0x2001431c
 800d210:	40010400 	.word	0x40010400

0800d214 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800d214:	b580      	push	{r7, lr}
 800d216:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800d218:	4b11      	ldr	r3, [pc, #68]	; (800d260 <MX_USART6_UART_Init+0x4c>)
 800d21a:	4a12      	ldr	r2, [pc, #72]	; (800d264 <MX_USART6_UART_Init+0x50>)
 800d21c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 14400;
 800d21e:	4b10      	ldr	r3, [pc, #64]	; (800d260 <MX_USART6_UART_Init+0x4c>)
 800d220:	f44f 5261 	mov.w	r2, #14400	; 0x3840
 800d224:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800d226:	4b0e      	ldr	r3, [pc, #56]	; (800d260 <MX_USART6_UART_Init+0x4c>)
 800d228:	2200      	movs	r2, #0
 800d22a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800d22c:	4b0c      	ldr	r3, [pc, #48]	; (800d260 <MX_USART6_UART_Init+0x4c>)
 800d22e:	2200      	movs	r2, #0
 800d230:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800d232:	4b0b      	ldr	r3, [pc, #44]	; (800d260 <MX_USART6_UART_Init+0x4c>)
 800d234:	2200      	movs	r2, #0
 800d236:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800d238:	4b09      	ldr	r3, [pc, #36]	; (800d260 <MX_USART6_UART_Init+0x4c>)
 800d23a:	220c      	movs	r2, #12
 800d23c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800d23e:	4b08      	ldr	r3, [pc, #32]	; (800d260 <MX_USART6_UART_Init+0x4c>)
 800d240:	2200      	movs	r2, #0
 800d242:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800d244:	4b06      	ldr	r3, [pc, #24]	; (800d260 <MX_USART6_UART_Init+0x4c>)
 800d246:	2200      	movs	r2, #0
 800d248:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800d24a:	4805      	ldr	r0, [pc, #20]	; (800d260 <MX_USART6_UART_Init+0x4c>)
 800d24c:	f005 f8a2 	bl	8012394 <HAL_UART_Init>
 800d250:	4603      	mov	r3, r0
 800d252:	2b00      	cmp	r3, #0
 800d254:	d001      	beq.n	800d25a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800d256:	f000 f8f3 	bl	800d440 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800d25a:	bf00      	nop
 800d25c:	bd80      	pop	{r7, pc}
 800d25e:	bf00      	nop
 800d260:	200145fc 	.word	0x200145fc
 800d264:	40011400 	.word	0x40011400

0800d268 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800d268:	b580      	push	{r7, lr}
 800d26a:	b082      	sub	sp, #8
 800d26c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800d26e:	2300      	movs	r3, #0
 800d270:	607b      	str	r3, [r7, #4]
 800d272:	4b0c      	ldr	r3, [pc, #48]	; (800d2a4 <MX_DMA_Init+0x3c>)
 800d274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d276:	4a0b      	ldr	r2, [pc, #44]	; (800d2a4 <MX_DMA_Init+0x3c>)
 800d278:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800d27c:	6313      	str	r3, [r2, #48]	; 0x30
 800d27e:	4b09      	ldr	r3, [pc, #36]	; (800d2a4 <MX_DMA_Init+0x3c>)
 800d280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d282:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d286:	607b      	str	r3, [r7, #4]
 800d288:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800d28a:	2200      	movs	r2, #0
 800d28c:	2100      	movs	r1, #0
 800d28e:	2038      	movs	r0, #56	; 0x38
 800d290:	f001 fb4b 	bl	800e92a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800d294:	2038      	movs	r0, #56	; 0x38
 800d296:	f001 fb64 	bl	800e962 <HAL_NVIC_EnableIRQ>

}
 800d29a:	bf00      	nop
 800d29c:	3708      	adds	r7, #8
 800d29e:	46bd      	mov	sp, r7
 800d2a0:	bd80      	pop	{r7, pc}
 800d2a2:	bf00      	nop
 800d2a4:	40023800 	.word	0x40023800

0800d2a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800d2a8:	b580      	push	{r7, lr}
 800d2aa:	b08a      	sub	sp, #40	; 0x28
 800d2ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d2ae:	f107 0314 	add.w	r3, r7, #20
 800d2b2:	2200      	movs	r2, #0
 800d2b4:	601a      	str	r2, [r3, #0]
 800d2b6:	605a      	str	r2, [r3, #4]
 800d2b8:	609a      	str	r2, [r3, #8]
 800d2ba:	60da      	str	r2, [r3, #12]
 800d2bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800d2be:	2300      	movs	r3, #0
 800d2c0:	613b      	str	r3, [r7, #16]
 800d2c2:	4b5a      	ldr	r3, [pc, #360]	; (800d42c <MX_GPIO_Init+0x184>)
 800d2c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d2c6:	4a59      	ldr	r2, [pc, #356]	; (800d42c <MX_GPIO_Init+0x184>)
 800d2c8:	f043 0304 	orr.w	r3, r3, #4
 800d2cc:	6313      	str	r3, [r2, #48]	; 0x30
 800d2ce:	4b57      	ldr	r3, [pc, #348]	; (800d42c <MX_GPIO_Init+0x184>)
 800d2d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d2d2:	f003 0304 	and.w	r3, r3, #4
 800d2d6:	613b      	str	r3, [r7, #16]
 800d2d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800d2da:	2300      	movs	r3, #0
 800d2dc:	60fb      	str	r3, [r7, #12]
 800d2de:	4b53      	ldr	r3, [pc, #332]	; (800d42c <MX_GPIO_Init+0x184>)
 800d2e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d2e2:	4a52      	ldr	r2, [pc, #328]	; (800d42c <MX_GPIO_Init+0x184>)
 800d2e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d2e8:	6313      	str	r3, [r2, #48]	; 0x30
 800d2ea:	4b50      	ldr	r3, [pc, #320]	; (800d42c <MX_GPIO_Init+0x184>)
 800d2ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d2ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d2f2:	60fb      	str	r3, [r7, #12]
 800d2f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800d2f6:	2300      	movs	r3, #0
 800d2f8:	60bb      	str	r3, [r7, #8]
 800d2fa:	4b4c      	ldr	r3, [pc, #304]	; (800d42c <MX_GPIO_Init+0x184>)
 800d2fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d2fe:	4a4b      	ldr	r2, [pc, #300]	; (800d42c <MX_GPIO_Init+0x184>)
 800d300:	f043 0301 	orr.w	r3, r3, #1
 800d304:	6313      	str	r3, [r2, #48]	; 0x30
 800d306:	4b49      	ldr	r3, [pc, #292]	; (800d42c <MX_GPIO_Init+0x184>)
 800d308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d30a:	f003 0301 	and.w	r3, r3, #1
 800d30e:	60bb      	str	r3, [r7, #8]
 800d310:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800d312:	2300      	movs	r3, #0
 800d314:	607b      	str	r3, [r7, #4]
 800d316:	4b45      	ldr	r3, [pc, #276]	; (800d42c <MX_GPIO_Init+0x184>)
 800d318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d31a:	4a44      	ldr	r2, [pc, #272]	; (800d42c <MX_GPIO_Init+0x184>)
 800d31c:	f043 0302 	orr.w	r3, r3, #2
 800d320:	6313      	str	r3, [r2, #48]	; 0x30
 800d322:	4b42      	ldr	r3, [pc, #264]	; (800d42c <MX_GPIO_Init+0x184>)
 800d324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d326:	f003 0302 	and.w	r3, r3, #2
 800d32a:	607b      	str	r3, [r7, #4]
 800d32c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800d32e:	2300      	movs	r3, #0
 800d330:	603b      	str	r3, [r7, #0]
 800d332:	4b3e      	ldr	r3, [pc, #248]	; (800d42c <MX_GPIO_Init+0x184>)
 800d334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d336:	4a3d      	ldr	r2, [pc, #244]	; (800d42c <MX_GPIO_Init+0x184>)
 800d338:	f043 0308 	orr.w	r3, r3, #8
 800d33c:	6313      	str	r3, [r2, #48]	; 0x30
 800d33e:	4b3b      	ldr	r3, [pc, #236]	; (800d42c <MX_GPIO_Init+0x184>)
 800d340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d342:	f003 0308 	and.w	r3, r3, #8
 800d346:	603b      	str	r3, [r7, #0]
 800d348:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_4
 800d34a:	2200      	movs	r2, #0
 800d34c:	f247 0130 	movw	r1, #28720	; 0x7030
 800d350:	4837      	ldr	r0, [pc, #220]	; (800d430 <MX_GPIO_Init+0x188>)
 800d352:	f002 fb39 	bl	800f9c8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800d356:	2200      	movs	r2, #0
 800d358:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d35c:	4835      	ldr	r0, [pc, #212]	; (800d434 <MX_GPIO_Init+0x18c>)
 800d35e:	f002 fb33 	bl	800f9c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
 800d362:	2200      	movs	r2, #0
 800d364:	f44f 411d 	mov.w	r1, #40192	; 0x9d00
 800d368:	4833      	ldr	r0, [pc, #204]	; (800d438 <MX_GPIO_Init+0x190>)
 800d36a:	f002 fb2d 	bl	800f9c8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800d36e:	2200      	movs	r2, #0
 800d370:	2104      	movs	r1, #4
 800d372:	4832      	ldr	r0, [pc, #200]	; (800d43c <MX_GPIO_Init+0x194>)
 800d374:	f002 fb28 	bl	800f9c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 800d378:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 800d37c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d37e:	2300      	movs	r3, #0
 800d380:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800d382:	2301      	movs	r3, #1
 800d384:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d386:	f107 0314 	add.w	r3, r7, #20
 800d38a:	4619      	mov	r1, r3
 800d38c:	4829      	ldr	r0, [pc, #164]	; (800d434 <MX_GPIO_Init+0x18c>)
 800d38e:	f002 f969 	bl	800f664 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 800d392:	f248 0304 	movw	r3, #32772	; 0x8004
 800d396:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d398:	2300      	movs	r3, #0
 800d39a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d39c:	2300      	movs	r3, #0
 800d39e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d3a0:	f107 0314 	add.w	r3, r7, #20
 800d3a4:	4619      	mov	r1, r3
 800d3a6:	4822      	ldr	r0, [pc, #136]	; (800d430 <MX_GPIO_Init+0x188>)
 800d3a8:	f002 f95c 	bl	800f664 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB4
                           PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_4
 800d3ac:	f247 0330 	movw	r3, #28720	; 0x7030
 800d3b0:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d3b2:	2301      	movs	r3, #1
 800d3b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d3b6:	2300      	movs	r3, #0
 800d3b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d3ba:	2300      	movs	r3, #0
 800d3bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d3be:	f107 0314 	add.w	r3, r7, #20
 800d3c2:	4619      	mov	r1, r3
 800d3c4:	481a      	ldr	r0, [pc, #104]	; (800d430 <MX_GPIO_Init+0x188>)
 800d3c6:	f002 f94d 	bl	800f664 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800d3ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d3ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d3d0:	2301      	movs	r3, #1
 800d3d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d3d8:	2300      	movs	r3, #0
 800d3da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d3dc:	f107 0314 	add.w	r3, r7, #20
 800d3e0:	4619      	mov	r1, r3
 800d3e2:	4814      	ldr	r0, [pc, #80]	; (800d434 <MX_GPIO_Init+0x18c>)
 800d3e4:	f002 f93e 	bl	800f664 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 PA11 PA12
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
 800d3e8:	f44f 431d 	mov.w	r3, #40192	; 0x9d00
 800d3ec:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d3ee:	2301      	movs	r3, #1
 800d3f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d3f2:	2300      	movs	r3, #0
 800d3f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d3f6:	2300      	movs	r3, #0
 800d3f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d3fa:	f107 0314 	add.w	r3, r7, #20
 800d3fe:	4619      	mov	r1, r3
 800d400:	480d      	ldr	r0, [pc, #52]	; (800d438 <MX_GPIO_Init+0x190>)
 800d402:	f002 f92f 	bl	800f664 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800d406:	2304      	movs	r3, #4
 800d408:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d40a:	2301      	movs	r3, #1
 800d40c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d40e:	2300      	movs	r3, #0
 800d410:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d412:	2300      	movs	r3, #0
 800d414:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800d416:	f107 0314 	add.w	r3, r7, #20
 800d41a:	4619      	mov	r1, r3
 800d41c:	4807      	ldr	r0, [pc, #28]	; (800d43c <MX_GPIO_Init+0x194>)
 800d41e:	f002 f921 	bl	800f664 <HAL_GPIO_Init>

}
 800d422:	bf00      	nop
 800d424:	3728      	adds	r7, #40	; 0x28
 800d426:	46bd      	mov	sp, r7
 800d428:	bd80      	pop	{r7, pc}
 800d42a:	bf00      	nop
 800d42c:	40023800 	.word	0x40023800
 800d430:	40020400 	.word	0x40020400
 800d434:	40020800 	.word	0x40020800
 800d438:	40020000 	.word	0x40020000
 800d43c:	40020c00 	.word	0x40020c00

0800d440 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800d440:	b480      	push	{r7}
 800d442:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800d444:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800d446:	e7fe      	b.n	800d446 <Error_Handler+0x6>

0800d448 <ADCinit>:
uint16_t ADC_Small[SENSOR_NUMBER];
uint16_t ADC_dif[SENSOR_NUMBER];
uint8_t cross_line=0;

extern uint16_t work_ram[BACKUP_FLASH_SECTOR_SIZE] __attribute__ ((aligned(4)));
void ADCinit(){
 800d448:	b580      	push	{r7, lr}
 800d44a:	b08c      	sub	sp, #48	; 0x30
 800d44c:	af00      	add	r7, sp, #0
	Flash_load();
 800d44e:	f7fe fba1 	bl	800bb94 <Flash_load>
	lcd_printf("ADCinit");
 800d452:	4853      	ldr	r0, [pc, #332]	; (800d5a0 <ADCinit+0x158>)
 800d454:	f7fb fd5e 	bl	8008f14 <lcd_printf>
	HAL_Delay(100);
 800d458:	2064      	movs	r0, #100	; 0x64
 800d45a:	f000 fd7f 	bl	800df5c <HAL_Delay>
	uint16_t ADC_Max[SENSOR_NUMBER]={0};
 800d45e:	1d3b      	adds	r3, r7, #4
 800d460:	2200      	movs	r2, #0
 800d462:	601a      	str	r2, [r3, #0]
 800d464:	605a      	str	r2, [r3, #4]
 800d466:	609a      	str	r2, [r3, #8]
 800d468:	60da      	str	r2, [r3, #12]
 800d46a:	611a      	str	r2, [r3, #16]
 800d46c:	615a      	str	r2, [r3, #20]
 800d46e:	831a      	strh	r2, [r3, #24]
	uint16_t i;

	for(int z=0;z<SENSOR_NUMBER;z++){
 800d470:	2300      	movs	r3, #0
 800d472:	62bb      	str	r3, [r7, #40]	; 0x28
 800d474:	e008      	b.n	800d488 <ADCinit+0x40>
		ADC_Small[z]=10000;
 800d476:	4a4b      	ldr	r2, [pc, #300]	; (800d5a4 <ADCinit+0x15c>)
 800d478:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d47a:	f242 7110 	movw	r1, #10000	; 0x2710
 800d47e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int z=0;z<SENSOR_NUMBER;z++){
 800d482:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d484:	3301      	adds	r3, #1
 800d486:	62bb      	str	r3, [r7, #40]	; 0x28
 800d488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d48a:	2b0c      	cmp	r3, #12
 800d48c:	ddf3      	ble.n	800d476 <ADCinit+0x2e>
	}
	LED2(1);
 800d48e:	2001      	movs	r0, #1
 800d490:	f7fe fd78 	bl	800bf84 <LED2>

	i = 0;
 800d494:	2300      	movs	r3, #0
 800d496:	85fb      	strh	r3, [r7, #46]	; 0x2e
	while (switch_cheack2())
 800d498:	e037      	b.n	800d50a <ADCinit+0xc2>
	{
		if(analog[i] > ADC_Max[i]){
 800d49a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d49c:	4a42      	ldr	r2, [pc, #264]	; (800d5a8 <ADCinit+0x160>)
 800d49e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800d4a2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d4a4:	005b      	lsls	r3, r3, #1
 800d4a6:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800d4aa:	440b      	add	r3, r1
 800d4ac:	f833 3c2c 	ldrh.w	r3, [r3, #-44]
 800d4b0:	429a      	cmp	r2, r3
 800d4b2:	d90a      	bls.n	800d4ca <ADCinit+0x82>
			ADC_Max[i] = analog[i];
 800d4b4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800d4b6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d4b8:	493b      	ldr	r1, [pc, #236]	; (800d5a8 <ADCinit+0x160>)
 800d4ba:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 800d4be:	005b      	lsls	r3, r3, #1
 800d4c0:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800d4c4:	440b      	add	r3, r1
 800d4c6:	f823 2c2c 	strh.w	r2, [r3, #-44]
		}
		if(analog[i] < ADC_Small[i]){
 800d4ca:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d4cc:	4a36      	ldr	r2, [pc, #216]	; (800d5a8 <ADCinit+0x160>)
 800d4ce:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800d4d2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d4d4:	4933      	ldr	r1, [pc, #204]	; (800d5a4 <ADCinit+0x15c>)
 800d4d6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d4da:	429a      	cmp	r2, r3
 800d4dc:	d207      	bcs.n	800d4ee <ADCinit+0xa6>
			ADC_Small[i] = analog[i];
 800d4de:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800d4e0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d4e2:	4931      	ldr	r1, [pc, #196]	; (800d5a8 <ADCinit+0x160>)
 800d4e4:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 800d4e8:	4a2e      	ldr	r2, [pc, #184]	; (800d5a4 <ADCinit+0x15c>)
 800d4ea:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		}
		i++;
 800d4ee:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d4f0:	3301      	adds	r3, #1
 800d4f2:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if(i == SENSOR_NUMBER){
 800d4f4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d4f6:	2b0d      	cmp	r3, #13
 800d4f8:	d101      	bne.n	800d4fe <ADCinit+0xb6>
			i=0;
 800d4fa:	2300      	movs	r3, #0
 800d4fc:	85fb      	strh	r3, [r7, #46]	; 0x2e
		}
		LED(2);
 800d4fe:	2002      	movs	r0, #2
 800d500:	f7fe fc84 	bl	800be0c <LED>
		LED2(2);
 800d504:	2002      	movs	r0, #2
 800d506:	f7fe fd3d 	bl	800bf84 <LED2>
	while (switch_cheack2())
 800d50a:	f7fe ff57 	bl	800c3bc <switch_cheack2>
 800d50e:	4603      	mov	r3, r0
 800d510:	2b00      	cmp	r3, #0
 800d512:	d1c2      	bne.n	800d49a <ADCinit+0x52>

	}
	for(int z=0;z<SENSOR_NUMBER;z++){
 800d514:	2300      	movs	r3, #0
 800d516:	627b      	str	r3, [r7, #36]	; 0x24
 800d518:	e024      	b.n	800d564 <ADCinit+0x11c>
		ADC_dif[z] = ADC_Max[z]-ADC_Small[z];
 800d51a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d51c:	005b      	lsls	r3, r3, #1
 800d51e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800d522:	4413      	add	r3, r2
 800d524:	f833 2c2c 	ldrh.w	r2, [r3, #-44]
 800d528:	491e      	ldr	r1, [pc, #120]	; (800d5a4 <ADCinit+0x15c>)
 800d52a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d52c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d530:	1ad3      	subs	r3, r2, r3
 800d532:	b299      	uxth	r1, r3
 800d534:	4a1d      	ldr	r2, [pc, #116]	; (800d5ac <ADCinit+0x164>)
 800d536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d538:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		work_ram[z] = ADC_dif[z];
 800d53c:	4a1b      	ldr	r2, [pc, #108]	; (800d5ac <ADCinit+0x164>)
 800d53e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d540:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800d544:	4a1a      	ldr	r2, [pc, #104]	; (800d5b0 <ADCinit+0x168>)
 800d546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d548:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		work_ram[z+SENSOR_NUMBER] = ADC_Small[z];
 800d54c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d54e:	330d      	adds	r3, #13
 800d550:	4914      	ldr	r1, [pc, #80]	; (800d5a4 <ADCinit+0x15c>)
 800d552:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d554:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 800d558:	4a15      	ldr	r2, [pc, #84]	; (800d5b0 <ADCinit+0x168>)
 800d55a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int z=0;z<SENSOR_NUMBER;z++){
 800d55e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d560:	3301      	adds	r3, #1
 800d562:	627b      	str	r3, [r7, #36]	; 0x24
 800d564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d566:	2b0c      	cmp	r3, #12
 800d568:	ddd7      	ble.n	800d51a <ADCinit+0xd2>
	}
	Flash_store();
 800d56a:	f7fe fb23 	bl	800bbb4 <Flash_store>
	for(int z=0;z<SENSOR_NUMBER;z++){
 800d56e:	2300      	movs	r3, #0
 800d570:	623b      	str	r3, [r7, #32]
 800d572:	e00b      	b.n	800d58c <ADCinit+0x144>
		printf("%d,%d\r\n",z,ADC_Small[z]);
 800d574:	4a0b      	ldr	r2, [pc, #44]	; (800d5a4 <ADCinit+0x15c>)
 800d576:	6a3b      	ldr	r3, [r7, #32]
 800d578:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d57c:	461a      	mov	r2, r3
 800d57e:	6a39      	ldr	r1, [r7, #32]
 800d580:	480c      	ldr	r0, [pc, #48]	; (800d5b4 <ADCinit+0x16c>)
 800d582:	f006 fa8d 	bl	8013aa0 <iprintf>
	for(int z=0;z<SENSOR_NUMBER;z++){
 800d586:	6a3b      	ldr	r3, [r7, #32]
 800d588:	3301      	adds	r3, #1
 800d58a:	623b      	str	r3, [r7, #32]
 800d58c:	6a3b      	ldr	r3, [r7, #32]
 800d58e:	2b0c      	cmp	r3, #12
 800d590:	ddf0      	ble.n	800d574 <ADCinit+0x12c>
	}
//	for(int z=0;z<SENSOR_NUMBER;z++){
//		printf("%d,%d\r\n",z,ADC_Max[z]);
//	}
	LED2(3);
 800d592:	2003      	movs	r0, #3
 800d594:	f7fe fcf6 	bl	800bf84 <LED2>

}
 800d598:	bf00      	nop
 800d59a:	3730      	adds	r7, #48	; 0x30
 800d59c:	46bd      	mov	sp, r7
 800d59e:	bd80      	pop	{r7, pc}
 800d5a0:	08015c74 	.word	0x08015c74
 800d5a4:	2001465c 	.word	0x2001465c
 800d5a8:	20014300 	.word	0x20014300
 800d5ac:	20014640 	.word	0x20014640
 800d5b0:	2000c300 	.word	0x2000c300
 800d5b4:	08015c7c 	.word	0x08015c7c

0800d5b8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800d5b8:	b480      	push	{r7}
 800d5ba:	b083      	sub	sp, #12
 800d5bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800d5be:	2300      	movs	r3, #0
 800d5c0:	607b      	str	r3, [r7, #4]
 800d5c2:	4b10      	ldr	r3, [pc, #64]	; (800d604 <HAL_MspInit+0x4c>)
 800d5c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d5c6:	4a0f      	ldr	r2, [pc, #60]	; (800d604 <HAL_MspInit+0x4c>)
 800d5c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d5cc:	6453      	str	r3, [r2, #68]	; 0x44
 800d5ce:	4b0d      	ldr	r3, [pc, #52]	; (800d604 <HAL_MspInit+0x4c>)
 800d5d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d5d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d5d6:	607b      	str	r3, [r7, #4]
 800d5d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800d5da:	2300      	movs	r3, #0
 800d5dc:	603b      	str	r3, [r7, #0]
 800d5de:	4b09      	ldr	r3, [pc, #36]	; (800d604 <HAL_MspInit+0x4c>)
 800d5e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d5e2:	4a08      	ldr	r2, [pc, #32]	; (800d604 <HAL_MspInit+0x4c>)
 800d5e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d5e8:	6413      	str	r3, [r2, #64]	; 0x40
 800d5ea:	4b06      	ldr	r3, [pc, #24]	; (800d604 <HAL_MspInit+0x4c>)
 800d5ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d5ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d5f2:	603b      	str	r3, [r7, #0]
 800d5f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800d5f6:	bf00      	nop
 800d5f8:	370c      	adds	r7, #12
 800d5fa:	46bd      	mov	sp, r7
 800d5fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d600:	4770      	bx	lr
 800d602:	bf00      	nop
 800d604:	40023800 	.word	0x40023800

0800d608 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800d608:	b580      	push	{r7, lr}
 800d60a:	b08c      	sub	sp, #48	; 0x30
 800d60c:	af00      	add	r7, sp, #0
 800d60e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d610:	f107 031c 	add.w	r3, r7, #28
 800d614:	2200      	movs	r2, #0
 800d616:	601a      	str	r2, [r3, #0]
 800d618:	605a      	str	r2, [r3, #4]
 800d61a:	609a      	str	r2, [r3, #8]
 800d61c:	60da      	str	r2, [r3, #12]
 800d61e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	681b      	ldr	r3, [r3, #0]
 800d624:	4a49      	ldr	r2, [pc, #292]	; (800d74c <HAL_ADC_MspInit+0x144>)
 800d626:	4293      	cmp	r3, r2
 800d628:	f040 808c 	bne.w	800d744 <HAL_ADC_MspInit+0x13c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800d62c:	2300      	movs	r3, #0
 800d62e:	61bb      	str	r3, [r7, #24]
 800d630:	4b47      	ldr	r3, [pc, #284]	; (800d750 <HAL_ADC_MspInit+0x148>)
 800d632:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d634:	4a46      	ldr	r2, [pc, #280]	; (800d750 <HAL_ADC_MspInit+0x148>)
 800d636:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d63a:	6453      	str	r3, [r2, #68]	; 0x44
 800d63c:	4b44      	ldr	r3, [pc, #272]	; (800d750 <HAL_ADC_MspInit+0x148>)
 800d63e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d640:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d644:	61bb      	str	r3, [r7, #24]
 800d646:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800d648:	2300      	movs	r3, #0
 800d64a:	617b      	str	r3, [r7, #20]
 800d64c:	4b40      	ldr	r3, [pc, #256]	; (800d750 <HAL_ADC_MspInit+0x148>)
 800d64e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d650:	4a3f      	ldr	r2, [pc, #252]	; (800d750 <HAL_ADC_MspInit+0x148>)
 800d652:	f043 0304 	orr.w	r3, r3, #4
 800d656:	6313      	str	r3, [r2, #48]	; 0x30
 800d658:	4b3d      	ldr	r3, [pc, #244]	; (800d750 <HAL_ADC_MspInit+0x148>)
 800d65a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d65c:	f003 0304 	and.w	r3, r3, #4
 800d660:	617b      	str	r3, [r7, #20]
 800d662:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d664:	2300      	movs	r3, #0
 800d666:	613b      	str	r3, [r7, #16]
 800d668:	4b39      	ldr	r3, [pc, #228]	; (800d750 <HAL_ADC_MspInit+0x148>)
 800d66a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d66c:	4a38      	ldr	r2, [pc, #224]	; (800d750 <HAL_ADC_MspInit+0x148>)
 800d66e:	f043 0301 	orr.w	r3, r3, #1
 800d672:	6313      	str	r3, [r2, #48]	; 0x30
 800d674:	4b36      	ldr	r3, [pc, #216]	; (800d750 <HAL_ADC_MspInit+0x148>)
 800d676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d678:	f003 0301 	and.w	r3, r3, #1
 800d67c:	613b      	str	r3, [r7, #16]
 800d67e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800d680:	2300      	movs	r3, #0
 800d682:	60fb      	str	r3, [r7, #12]
 800d684:	4b32      	ldr	r3, [pc, #200]	; (800d750 <HAL_ADC_MspInit+0x148>)
 800d686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d688:	4a31      	ldr	r2, [pc, #196]	; (800d750 <HAL_ADC_MspInit+0x148>)
 800d68a:	f043 0302 	orr.w	r3, r3, #2
 800d68e:	6313      	str	r3, [r2, #48]	; 0x30
 800d690:	4b2f      	ldr	r3, [pc, #188]	; (800d750 <HAL_ADC_MspInit+0x148>)
 800d692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d694:	f003 0302 	and.w	r3, r3, #2
 800d698:	60fb      	str	r3, [r7, #12]
 800d69a:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 800d69c:	233e      	movs	r3, #62	; 0x3e
 800d69e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800d6a0:	2303      	movs	r3, #3
 800d6a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d6a4:	2300      	movs	r3, #0
 800d6a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d6a8:	f107 031c 	add.w	r3, r7, #28
 800d6ac:	4619      	mov	r1, r3
 800d6ae:	4829      	ldr	r0, [pc, #164]	; (800d754 <HAL_ADC_MspInit+0x14c>)
 800d6b0:	f001 ffd8 	bl	800f664 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800d6b4:	233f      	movs	r3, #63	; 0x3f
 800d6b6:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800d6b8:	2303      	movs	r3, #3
 800d6ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d6bc:	2300      	movs	r3, #0
 800d6be:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d6c0:	f107 031c 	add.w	r3, r7, #28
 800d6c4:	4619      	mov	r1, r3
 800d6c6:	4824      	ldr	r0, [pc, #144]	; (800d758 <HAL_ADC_MspInit+0x150>)
 800d6c8:	f001 ffcc 	bl	800f664 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800d6cc:	2303      	movs	r3, #3
 800d6ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800d6d0:	2303      	movs	r3, #3
 800d6d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d6d4:	2300      	movs	r3, #0
 800d6d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d6d8:	f107 031c 	add.w	r3, r7, #28
 800d6dc:	4619      	mov	r1, r3
 800d6de:	481f      	ldr	r0, [pc, #124]	; (800d75c <HAL_ADC_MspInit+0x154>)
 800d6e0:	f001 ffc0 	bl	800f664 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800d6e4:	4b1e      	ldr	r3, [pc, #120]	; (800d760 <HAL_ADC_MspInit+0x158>)
 800d6e6:	4a1f      	ldr	r2, [pc, #124]	; (800d764 <HAL_ADC_MspInit+0x15c>)
 800d6e8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800d6ea:	4b1d      	ldr	r3, [pc, #116]	; (800d760 <HAL_ADC_MspInit+0x158>)
 800d6ec:	2200      	movs	r2, #0
 800d6ee:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800d6f0:	4b1b      	ldr	r3, [pc, #108]	; (800d760 <HAL_ADC_MspInit+0x158>)
 800d6f2:	2200      	movs	r2, #0
 800d6f4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800d6f6:	4b1a      	ldr	r3, [pc, #104]	; (800d760 <HAL_ADC_MspInit+0x158>)
 800d6f8:	2200      	movs	r2, #0
 800d6fa:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800d6fc:	4b18      	ldr	r3, [pc, #96]	; (800d760 <HAL_ADC_MspInit+0x158>)
 800d6fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800d702:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800d704:	4b16      	ldr	r3, [pc, #88]	; (800d760 <HAL_ADC_MspInit+0x158>)
 800d706:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d70a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800d70c:	4b14      	ldr	r3, [pc, #80]	; (800d760 <HAL_ADC_MspInit+0x158>)
 800d70e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800d712:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800d714:	4b12      	ldr	r3, [pc, #72]	; (800d760 <HAL_ADC_MspInit+0x158>)
 800d716:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d71a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800d71c:	4b10      	ldr	r3, [pc, #64]	; (800d760 <HAL_ADC_MspInit+0x158>)
 800d71e:	2200      	movs	r2, #0
 800d720:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800d722:	4b0f      	ldr	r3, [pc, #60]	; (800d760 <HAL_ADC_MspInit+0x158>)
 800d724:	2200      	movs	r2, #0
 800d726:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800d728:	480d      	ldr	r0, [pc, #52]	; (800d760 <HAL_ADC_MspInit+0x158>)
 800d72a:	f001 f935 	bl	800e998 <HAL_DMA_Init>
 800d72e:	4603      	mov	r3, r0
 800d730:	2b00      	cmp	r3, #0
 800d732:	d001      	beq.n	800d738 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 800d734:	f7ff fe84 	bl	800d440 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	4a09      	ldr	r2, [pc, #36]	; (800d760 <HAL_ADC_MspInit+0x158>)
 800d73c:	639a      	str	r2, [r3, #56]	; 0x38
 800d73e:	4a08      	ldr	r2, [pc, #32]	; (800d760 <HAL_ADC_MspInit+0x158>)
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800d744:	bf00      	nop
 800d746:	3730      	adds	r7, #48	; 0x30
 800d748:	46bd      	mov	sp, r7
 800d74a:	bd80      	pop	{r7, pc}
 800d74c:	40012000 	.word	0x40012000
 800d750:	40023800 	.word	0x40023800
 800d754:	40020800 	.word	0x40020800
 800d758:	40020000 	.word	0x40020000
 800d75c:	40020400 	.word	0x40020400
 800d760:	20014428 	.word	0x20014428
 800d764:	40026410 	.word	0x40026410

0800d768 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800d768:	b580      	push	{r7, lr}
 800d76a:	b08a      	sub	sp, #40	; 0x28
 800d76c:	af00      	add	r7, sp, #0
 800d76e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d770:	f107 0314 	add.w	r3, r7, #20
 800d774:	2200      	movs	r2, #0
 800d776:	601a      	str	r2, [r3, #0]
 800d778:	605a      	str	r2, [r3, #4]
 800d77a:	609a      	str	r2, [r3, #8]
 800d77c:	60da      	str	r2, [r3, #12]
 800d77e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	681b      	ldr	r3, [r3, #0]
 800d784:	4a19      	ldr	r2, [pc, #100]	; (800d7ec <HAL_I2C_MspInit+0x84>)
 800d786:	4293      	cmp	r3, r2
 800d788:	d12c      	bne.n	800d7e4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800d78a:	2300      	movs	r3, #0
 800d78c:	613b      	str	r3, [r7, #16]
 800d78e:	4b18      	ldr	r3, [pc, #96]	; (800d7f0 <HAL_I2C_MspInit+0x88>)
 800d790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d792:	4a17      	ldr	r2, [pc, #92]	; (800d7f0 <HAL_I2C_MspInit+0x88>)
 800d794:	f043 0302 	orr.w	r3, r3, #2
 800d798:	6313      	str	r3, [r2, #48]	; 0x30
 800d79a:	4b15      	ldr	r3, [pc, #84]	; (800d7f0 <HAL_I2C_MspInit+0x88>)
 800d79c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d79e:	f003 0302 	and.w	r3, r3, #2
 800d7a2:	613b      	str	r3, [r7, #16]
 800d7a4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800d7a6:	f44f 7340 	mov.w	r3, #768	; 0x300
 800d7aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800d7ac:	2312      	movs	r3, #18
 800d7ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800d7b0:	2301      	movs	r3, #1
 800d7b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d7b4:	2303      	movs	r3, #3
 800d7b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800d7b8:	2304      	movs	r3, #4
 800d7ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d7bc:	f107 0314 	add.w	r3, r7, #20
 800d7c0:	4619      	mov	r1, r3
 800d7c2:	480c      	ldr	r0, [pc, #48]	; (800d7f4 <HAL_I2C_MspInit+0x8c>)
 800d7c4:	f001 ff4e 	bl	800f664 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800d7c8:	2300      	movs	r3, #0
 800d7ca:	60fb      	str	r3, [r7, #12]
 800d7cc:	4b08      	ldr	r3, [pc, #32]	; (800d7f0 <HAL_I2C_MspInit+0x88>)
 800d7ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d7d0:	4a07      	ldr	r2, [pc, #28]	; (800d7f0 <HAL_I2C_MspInit+0x88>)
 800d7d2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d7d6:	6413      	str	r3, [r2, #64]	; 0x40
 800d7d8:	4b05      	ldr	r3, [pc, #20]	; (800d7f0 <HAL_I2C_MspInit+0x88>)
 800d7da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d7dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800d7e0:	60fb      	str	r3, [r7, #12]
 800d7e2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800d7e4:	bf00      	nop
 800d7e6:	3728      	adds	r7, #40	; 0x28
 800d7e8:	46bd      	mov	sp, r7
 800d7ea:	bd80      	pop	{r7, pc}
 800d7ec:	40005400 	.word	0x40005400
 800d7f0:	40023800 	.word	0x40023800
 800d7f4:	40020400 	.word	0x40020400

0800d7f8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800d7f8:	b580      	push	{r7, lr}
 800d7fa:	b08a      	sub	sp, #40	; 0x28
 800d7fc:	af00      	add	r7, sp, #0
 800d7fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d800:	f107 0314 	add.w	r3, r7, #20
 800d804:	2200      	movs	r2, #0
 800d806:	601a      	str	r2, [r3, #0]
 800d808:	605a      	str	r2, [r3, #4]
 800d80a:	609a      	str	r2, [r3, #8]
 800d80c:	60da      	str	r2, [r3, #12]
 800d80e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	681b      	ldr	r3, [r3, #0]
 800d814:	4a19      	ldr	r2, [pc, #100]	; (800d87c <HAL_SPI_MspInit+0x84>)
 800d816:	4293      	cmp	r3, r2
 800d818:	d12c      	bne.n	800d874 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800d81a:	2300      	movs	r3, #0
 800d81c:	613b      	str	r3, [r7, #16]
 800d81e:	4b18      	ldr	r3, [pc, #96]	; (800d880 <HAL_SPI_MspInit+0x88>)
 800d820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d822:	4a17      	ldr	r2, [pc, #92]	; (800d880 <HAL_SPI_MspInit+0x88>)
 800d824:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d828:	6413      	str	r3, [r2, #64]	; 0x40
 800d82a:	4b15      	ldr	r3, [pc, #84]	; (800d880 <HAL_SPI_MspInit+0x88>)
 800d82c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d82e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d832:	613b      	str	r3, [r7, #16]
 800d834:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800d836:	2300      	movs	r3, #0
 800d838:	60fb      	str	r3, [r7, #12]
 800d83a:	4b11      	ldr	r3, [pc, #68]	; (800d880 <HAL_SPI_MspInit+0x88>)
 800d83c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d83e:	4a10      	ldr	r2, [pc, #64]	; (800d880 <HAL_SPI_MspInit+0x88>)
 800d840:	f043 0304 	orr.w	r3, r3, #4
 800d844:	6313      	str	r3, [r2, #48]	; 0x30
 800d846:	4b0e      	ldr	r3, [pc, #56]	; (800d880 <HAL_SPI_MspInit+0x88>)
 800d848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d84a:	f003 0304 	and.w	r3, r3, #4
 800d84e:	60fb      	str	r3, [r7, #12]
 800d850:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800d852:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800d856:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d858:	2302      	movs	r3, #2
 800d85a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d85c:	2300      	movs	r3, #0
 800d85e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d860:	2303      	movs	r3, #3
 800d862:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800d864:	2306      	movs	r3, #6
 800d866:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d868:	f107 0314 	add.w	r3, r7, #20
 800d86c:	4619      	mov	r1, r3
 800d86e:	4805      	ldr	r0, [pc, #20]	; (800d884 <HAL_SPI_MspInit+0x8c>)
 800d870:	f001 fef8 	bl	800f664 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800d874:	bf00      	nop
 800d876:	3728      	adds	r7, #40	; 0x28
 800d878:	46bd      	mov	sp, r7
 800d87a:	bd80      	pop	{r7, pc}
 800d87c:	40003c00 	.word	0x40003c00
 800d880:	40023800 	.word	0x40023800
 800d884:	40020800 	.word	0x40020800

0800d888 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800d888:	b480      	push	{r7}
 800d88a:	b087      	sub	sp, #28
 800d88c:	af00      	add	r7, sp, #0
 800d88e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	681b      	ldr	r3, [r3, #0]
 800d894:	4a1f      	ldr	r2, [pc, #124]	; (800d914 <HAL_TIM_PWM_MspInit+0x8c>)
 800d896:	4293      	cmp	r3, r2
 800d898:	d10e      	bne.n	800d8b8 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800d89a:	2300      	movs	r3, #0
 800d89c:	617b      	str	r3, [r7, #20]
 800d89e:	4b1e      	ldr	r3, [pc, #120]	; (800d918 <HAL_TIM_PWM_MspInit+0x90>)
 800d8a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d8a2:	4a1d      	ldr	r2, [pc, #116]	; (800d918 <HAL_TIM_PWM_MspInit+0x90>)
 800d8a4:	f043 0301 	orr.w	r3, r3, #1
 800d8a8:	6453      	str	r3, [r2, #68]	; 0x44
 800d8aa:	4b1b      	ldr	r3, [pc, #108]	; (800d918 <HAL_TIM_PWM_MspInit+0x90>)
 800d8ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d8ae:	f003 0301 	and.w	r3, r3, #1
 800d8b2:	617b      	str	r3, [r7, #20]
 800d8b4:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800d8b6:	e026      	b.n	800d906 <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM2)
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	681b      	ldr	r3, [r3, #0]
 800d8bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d8c0:	d10e      	bne.n	800d8e0 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800d8c2:	2300      	movs	r3, #0
 800d8c4:	613b      	str	r3, [r7, #16]
 800d8c6:	4b14      	ldr	r3, [pc, #80]	; (800d918 <HAL_TIM_PWM_MspInit+0x90>)
 800d8c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d8ca:	4a13      	ldr	r2, [pc, #76]	; (800d918 <HAL_TIM_PWM_MspInit+0x90>)
 800d8cc:	f043 0301 	orr.w	r3, r3, #1
 800d8d0:	6413      	str	r3, [r2, #64]	; 0x40
 800d8d2:	4b11      	ldr	r3, [pc, #68]	; (800d918 <HAL_TIM_PWM_MspInit+0x90>)
 800d8d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d8d6:	f003 0301 	and.w	r3, r3, #1
 800d8da:	613b      	str	r3, [r7, #16]
 800d8dc:	693b      	ldr	r3, [r7, #16]
}
 800d8de:	e012      	b.n	800d906 <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM8)
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	4a0d      	ldr	r2, [pc, #52]	; (800d91c <HAL_TIM_PWM_MspInit+0x94>)
 800d8e6:	4293      	cmp	r3, r2
 800d8e8:	d10d      	bne.n	800d906 <HAL_TIM_PWM_MspInit+0x7e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800d8ea:	2300      	movs	r3, #0
 800d8ec:	60fb      	str	r3, [r7, #12]
 800d8ee:	4b0a      	ldr	r3, [pc, #40]	; (800d918 <HAL_TIM_PWM_MspInit+0x90>)
 800d8f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d8f2:	4a09      	ldr	r2, [pc, #36]	; (800d918 <HAL_TIM_PWM_MspInit+0x90>)
 800d8f4:	f043 0302 	orr.w	r3, r3, #2
 800d8f8:	6453      	str	r3, [r2, #68]	; 0x44
 800d8fa:	4b07      	ldr	r3, [pc, #28]	; (800d918 <HAL_TIM_PWM_MspInit+0x90>)
 800d8fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d8fe:	f003 0302 	and.w	r3, r3, #2
 800d902:	60fb      	str	r3, [r7, #12]
 800d904:	68fb      	ldr	r3, [r7, #12]
}
 800d906:	bf00      	nop
 800d908:	371c      	adds	r7, #28
 800d90a:	46bd      	mov	sp, r7
 800d90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d910:	4770      	bx	lr
 800d912:	bf00      	nop
 800d914:	40010000 	.word	0x40010000
 800d918:	40023800 	.word	0x40023800
 800d91c:	40010400 	.word	0x40010400

0800d920 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800d920:	b580      	push	{r7, lr}
 800d922:	b08c      	sub	sp, #48	; 0x30
 800d924:	af00      	add	r7, sp, #0
 800d926:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d928:	f107 031c 	add.w	r3, r7, #28
 800d92c:	2200      	movs	r2, #0
 800d92e:	601a      	str	r2, [r3, #0]
 800d930:	605a      	str	r2, [r3, #4]
 800d932:	609a      	str	r2, [r3, #8]
 800d934:	60da      	str	r2, [r3, #12]
 800d936:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	4a32      	ldr	r2, [pc, #200]	; (800da08 <HAL_TIM_Encoder_MspInit+0xe8>)
 800d93e:	4293      	cmp	r3, r2
 800d940:	d12c      	bne.n	800d99c <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800d942:	2300      	movs	r3, #0
 800d944:	61bb      	str	r3, [r7, #24]
 800d946:	4b31      	ldr	r3, [pc, #196]	; (800da0c <HAL_TIM_Encoder_MspInit+0xec>)
 800d948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d94a:	4a30      	ldr	r2, [pc, #192]	; (800da0c <HAL_TIM_Encoder_MspInit+0xec>)
 800d94c:	f043 0302 	orr.w	r3, r3, #2
 800d950:	6413      	str	r3, [r2, #64]	; 0x40
 800d952:	4b2e      	ldr	r3, [pc, #184]	; (800da0c <HAL_TIM_Encoder_MspInit+0xec>)
 800d954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d956:	f003 0302 	and.w	r3, r3, #2
 800d95a:	61bb      	str	r3, [r7, #24]
 800d95c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d95e:	2300      	movs	r3, #0
 800d960:	617b      	str	r3, [r7, #20]
 800d962:	4b2a      	ldr	r3, [pc, #168]	; (800da0c <HAL_TIM_Encoder_MspInit+0xec>)
 800d964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d966:	4a29      	ldr	r2, [pc, #164]	; (800da0c <HAL_TIM_Encoder_MspInit+0xec>)
 800d968:	f043 0301 	orr.w	r3, r3, #1
 800d96c:	6313      	str	r3, [r2, #48]	; 0x30
 800d96e:	4b27      	ldr	r3, [pc, #156]	; (800da0c <HAL_TIM_Encoder_MspInit+0xec>)
 800d970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d972:	f003 0301 	and.w	r3, r3, #1
 800d976:	617b      	str	r3, [r7, #20]
 800d978:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800d97a:	23c0      	movs	r3, #192	; 0xc0
 800d97c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d97e:	2302      	movs	r3, #2
 800d980:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d982:	2300      	movs	r3, #0
 800d984:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d986:	2300      	movs	r3, #0
 800d988:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800d98a:	2302      	movs	r3, #2
 800d98c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d98e:	f107 031c 	add.w	r3, r7, #28
 800d992:	4619      	mov	r1, r3
 800d994:	481e      	ldr	r0, [pc, #120]	; (800da10 <HAL_TIM_Encoder_MspInit+0xf0>)
 800d996:	f001 fe65 	bl	800f664 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800d99a:	e030      	b.n	800d9fe <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM4)
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	4a1c      	ldr	r2, [pc, #112]	; (800da14 <HAL_TIM_Encoder_MspInit+0xf4>)
 800d9a2:	4293      	cmp	r3, r2
 800d9a4:	d12b      	bne.n	800d9fe <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800d9a6:	2300      	movs	r3, #0
 800d9a8:	613b      	str	r3, [r7, #16]
 800d9aa:	4b18      	ldr	r3, [pc, #96]	; (800da0c <HAL_TIM_Encoder_MspInit+0xec>)
 800d9ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d9ae:	4a17      	ldr	r2, [pc, #92]	; (800da0c <HAL_TIM_Encoder_MspInit+0xec>)
 800d9b0:	f043 0304 	orr.w	r3, r3, #4
 800d9b4:	6413      	str	r3, [r2, #64]	; 0x40
 800d9b6:	4b15      	ldr	r3, [pc, #84]	; (800da0c <HAL_TIM_Encoder_MspInit+0xec>)
 800d9b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d9ba:	f003 0304 	and.w	r3, r3, #4
 800d9be:	613b      	str	r3, [r7, #16]
 800d9c0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800d9c2:	2300      	movs	r3, #0
 800d9c4:	60fb      	str	r3, [r7, #12]
 800d9c6:	4b11      	ldr	r3, [pc, #68]	; (800da0c <HAL_TIM_Encoder_MspInit+0xec>)
 800d9c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d9ca:	4a10      	ldr	r2, [pc, #64]	; (800da0c <HAL_TIM_Encoder_MspInit+0xec>)
 800d9cc:	f043 0302 	orr.w	r3, r3, #2
 800d9d0:	6313      	str	r3, [r2, #48]	; 0x30
 800d9d2:	4b0e      	ldr	r3, [pc, #56]	; (800da0c <HAL_TIM_Encoder_MspInit+0xec>)
 800d9d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d9d6:	f003 0302 	and.w	r3, r3, #2
 800d9da:	60fb      	str	r3, [r7, #12]
 800d9dc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800d9de:	23c0      	movs	r3, #192	; 0xc0
 800d9e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d9e2:	2302      	movs	r3, #2
 800d9e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d9e6:	2300      	movs	r3, #0
 800d9e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d9ea:	2300      	movs	r3, #0
 800d9ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800d9ee:	2302      	movs	r3, #2
 800d9f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d9f2:	f107 031c 	add.w	r3, r7, #28
 800d9f6:	4619      	mov	r1, r3
 800d9f8:	4807      	ldr	r0, [pc, #28]	; (800da18 <HAL_TIM_Encoder_MspInit+0xf8>)
 800d9fa:	f001 fe33 	bl	800f664 <HAL_GPIO_Init>
}
 800d9fe:	bf00      	nop
 800da00:	3730      	adds	r7, #48	; 0x30
 800da02:	46bd      	mov	sp, r7
 800da04:	bd80      	pop	{r7, pc}
 800da06:	bf00      	nop
 800da08:	40000400 	.word	0x40000400
 800da0c:	40023800 	.word	0x40023800
 800da10:	40020000 	.word	0x40020000
 800da14:	40000800 	.word	0x40000800
 800da18:	40020400 	.word	0x40020400

0800da1c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800da1c:	b580      	push	{r7, lr}
 800da1e:	b084      	sub	sp, #16
 800da20:	af00      	add	r7, sp, #0
 800da22:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	681b      	ldr	r3, [r3, #0]
 800da28:	4a0e      	ldr	r2, [pc, #56]	; (800da64 <HAL_TIM_Base_MspInit+0x48>)
 800da2a:	4293      	cmp	r3, r2
 800da2c:	d115      	bne.n	800da5a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800da2e:	2300      	movs	r3, #0
 800da30:	60fb      	str	r3, [r7, #12]
 800da32:	4b0d      	ldr	r3, [pc, #52]	; (800da68 <HAL_TIM_Base_MspInit+0x4c>)
 800da34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da36:	4a0c      	ldr	r2, [pc, #48]	; (800da68 <HAL_TIM_Base_MspInit+0x4c>)
 800da38:	f043 0310 	orr.w	r3, r3, #16
 800da3c:	6413      	str	r3, [r2, #64]	; 0x40
 800da3e:	4b0a      	ldr	r3, [pc, #40]	; (800da68 <HAL_TIM_Base_MspInit+0x4c>)
 800da40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da42:	f003 0310 	and.w	r3, r3, #16
 800da46:	60fb      	str	r3, [r7, #12]
 800da48:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800da4a:	2200      	movs	r2, #0
 800da4c:	2100      	movs	r1, #0
 800da4e:	2036      	movs	r0, #54	; 0x36
 800da50:	f000 ff6b 	bl	800e92a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800da54:	2036      	movs	r0, #54	; 0x36
 800da56:	f000 ff84 	bl	800e962 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800da5a:	bf00      	nop
 800da5c:	3710      	adds	r7, #16
 800da5e:	46bd      	mov	sp, r7
 800da60:	bd80      	pop	{r7, pc}
 800da62:	bf00      	nop
 800da64:	40001000 	.word	0x40001000
 800da68:	40023800 	.word	0x40023800

0800da6c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800da6c:	b580      	push	{r7, lr}
 800da6e:	b08a      	sub	sp, #40	; 0x28
 800da70:	af00      	add	r7, sp, #0
 800da72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800da74:	f107 0314 	add.w	r3, r7, #20
 800da78:	2200      	movs	r2, #0
 800da7a:	601a      	str	r2, [r3, #0]
 800da7c:	605a      	str	r2, [r3, #4]
 800da7e:	609a      	str	r2, [r3, #8]
 800da80:	60da      	str	r2, [r3, #12]
 800da82:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	681b      	ldr	r3, [r3, #0]
 800da88:	4a37      	ldr	r2, [pc, #220]	; (800db68 <HAL_TIM_MspPostInit+0xfc>)
 800da8a:	4293      	cmp	r3, r2
 800da8c:	d11f      	bne.n	800dace <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800da8e:	2300      	movs	r3, #0
 800da90:	613b      	str	r3, [r7, #16]
 800da92:	4b36      	ldr	r3, [pc, #216]	; (800db6c <HAL_TIM_MspPostInit+0x100>)
 800da94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800da96:	4a35      	ldr	r2, [pc, #212]	; (800db6c <HAL_TIM_MspPostInit+0x100>)
 800da98:	f043 0301 	orr.w	r3, r3, #1
 800da9c:	6313      	str	r3, [r2, #48]	; 0x30
 800da9e:	4b33      	ldr	r3, [pc, #204]	; (800db6c <HAL_TIM_MspPostInit+0x100>)
 800daa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800daa2:	f003 0301 	and.w	r3, r3, #1
 800daa6:	613b      	str	r3, [r7, #16]
 800daa8:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800daaa:	f44f 7300 	mov.w	r3, #512	; 0x200
 800daae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dab0:	2302      	movs	r3, #2
 800dab2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dab4:	2300      	movs	r3, #0
 800dab6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800dab8:	2300      	movs	r3, #0
 800daba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800dabc:	2301      	movs	r3, #1
 800dabe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800dac0:	f107 0314 	add.w	r3, r7, #20
 800dac4:	4619      	mov	r1, r3
 800dac6:	482a      	ldr	r0, [pc, #168]	; (800db70 <HAL_TIM_MspPostInit+0x104>)
 800dac8:	f001 fdcc 	bl	800f664 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800dacc:	e048      	b.n	800db60 <HAL_TIM_MspPostInit+0xf4>
  else if(htim->Instance==TIM2)
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	681b      	ldr	r3, [r3, #0]
 800dad2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dad6:	d11f      	bne.n	800db18 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800dad8:	2300      	movs	r3, #0
 800dada:	60fb      	str	r3, [r7, #12]
 800dadc:	4b23      	ldr	r3, [pc, #140]	; (800db6c <HAL_TIM_MspPostInit+0x100>)
 800dade:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dae0:	4a22      	ldr	r2, [pc, #136]	; (800db6c <HAL_TIM_MspPostInit+0x100>)
 800dae2:	f043 0302 	orr.w	r3, r3, #2
 800dae6:	6313      	str	r3, [r2, #48]	; 0x30
 800dae8:	4b20      	ldr	r3, [pc, #128]	; (800db6c <HAL_TIM_MspPostInit+0x100>)
 800daea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800daec:	f003 0302 	and.w	r3, r3, #2
 800daf0:	60fb      	str	r3, [r7, #12]
 800daf2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800daf4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800daf8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dafa:	2302      	movs	r3, #2
 800dafc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dafe:	2300      	movs	r3, #0
 800db00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800db02:	2300      	movs	r3, #0
 800db04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800db06:	2301      	movs	r3, #1
 800db08:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800db0a:	f107 0314 	add.w	r3, r7, #20
 800db0e:	4619      	mov	r1, r3
 800db10:	4818      	ldr	r0, [pc, #96]	; (800db74 <HAL_TIM_MspPostInit+0x108>)
 800db12:	f001 fda7 	bl	800f664 <HAL_GPIO_Init>
}
 800db16:	e023      	b.n	800db60 <HAL_TIM_MspPostInit+0xf4>
  else if(htim->Instance==TIM8)
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	681b      	ldr	r3, [r3, #0]
 800db1c:	4a16      	ldr	r2, [pc, #88]	; (800db78 <HAL_TIM_MspPostInit+0x10c>)
 800db1e:	4293      	cmp	r3, r2
 800db20:	d11e      	bne.n	800db60 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800db22:	2300      	movs	r3, #0
 800db24:	60bb      	str	r3, [r7, #8]
 800db26:	4b11      	ldr	r3, [pc, #68]	; (800db6c <HAL_TIM_MspPostInit+0x100>)
 800db28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800db2a:	4a10      	ldr	r2, [pc, #64]	; (800db6c <HAL_TIM_MspPostInit+0x100>)
 800db2c:	f043 0304 	orr.w	r3, r3, #4
 800db30:	6313      	str	r3, [r2, #48]	; 0x30
 800db32:	4b0e      	ldr	r3, [pc, #56]	; (800db6c <HAL_TIM_MspPostInit+0x100>)
 800db34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800db36:	f003 0304 	and.w	r3, r3, #4
 800db3a:	60bb      	str	r3, [r7, #8]
 800db3c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800db3e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800db42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800db44:	2302      	movs	r3, #2
 800db46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800db48:	2300      	movs	r3, #0
 800db4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800db4c:	2300      	movs	r3, #0
 800db4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800db50:	2303      	movs	r3, #3
 800db52:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800db54:	f107 0314 	add.w	r3, r7, #20
 800db58:	4619      	mov	r1, r3
 800db5a:	4808      	ldr	r0, [pc, #32]	; (800db7c <HAL_TIM_MspPostInit+0x110>)
 800db5c:	f001 fd82 	bl	800f664 <HAL_GPIO_Init>
}
 800db60:	bf00      	nop
 800db62:	3728      	adds	r7, #40	; 0x28
 800db64:	46bd      	mov	sp, r7
 800db66:	bd80      	pop	{r7, pc}
 800db68:	40010000 	.word	0x40010000
 800db6c:	40023800 	.word	0x40023800
 800db70:	40020000 	.word	0x40020000
 800db74:	40020400 	.word	0x40020400
 800db78:	40010400 	.word	0x40010400
 800db7c:	40020800 	.word	0x40020800

0800db80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800db80:	b580      	push	{r7, lr}
 800db82:	b08a      	sub	sp, #40	; 0x28
 800db84:	af00      	add	r7, sp, #0
 800db86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800db88:	f107 0314 	add.w	r3, r7, #20
 800db8c:	2200      	movs	r2, #0
 800db8e:	601a      	str	r2, [r3, #0]
 800db90:	605a      	str	r2, [r3, #4]
 800db92:	609a      	str	r2, [r3, #8]
 800db94:	60da      	str	r2, [r3, #12]
 800db96:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	681b      	ldr	r3, [r3, #0]
 800db9c:	4a1d      	ldr	r2, [pc, #116]	; (800dc14 <HAL_UART_MspInit+0x94>)
 800db9e:	4293      	cmp	r3, r2
 800dba0:	d133      	bne.n	800dc0a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 800dba2:	2300      	movs	r3, #0
 800dba4:	613b      	str	r3, [r7, #16]
 800dba6:	4b1c      	ldr	r3, [pc, #112]	; (800dc18 <HAL_UART_MspInit+0x98>)
 800dba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dbaa:	4a1b      	ldr	r2, [pc, #108]	; (800dc18 <HAL_UART_MspInit+0x98>)
 800dbac:	f043 0320 	orr.w	r3, r3, #32
 800dbb0:	6453      	str	r3, [r2, #68]	; 0x44
 800dbb2:	4b19      	ldr	r3, [pc, #100]	; (800dc18 <HAL_UART_MspInit+0x98>)
 800dbb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dbb6:	f003 0320 	and.w	r3, r3, #32
 800dbba:	613b      	str	r3, [r7, #16]
 800dbbc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800dbbe:	2300      	movs	r3, #0
 800dbc0:	60fb      	str	r3, [r7, #12]
 800dbc2:	4b15      	ldr	r3, [pc, #84]	; (800dc18 <HAL_UART_MspInit+0x98>)
 800dbc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dbc6:	4a14      	ldr	r2, [pc, #80]	; (800dc18 <HAL_UART_MspInit+0x98>)
 800dbc8:	f043 0304 	orr.w	r3, r3, #4
 800dbcc:	6313      	str	r3, [r2, #48]	; 0x30
 800dbce:	4b12      	ldr	r3, [pc, #72]	; (800dc18 <HAL_UART_MspInit+0x98>)
 800dbd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dbd2:	f003 0304 	and.w	r3, r3, #4
 800dbd6:	60fb      	str	r3, [r7, #12]
 800dbd8:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800dbda:	23c0      	movs	r3, #192	; 0xc0
 800dbdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dbde:	2302      	movs	r3, #2
 800dbe0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dbe2:	2300      	movs	r3, #0
 800dbe4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800dbe6:	2303      	movs	r3, #3
 800dbe8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800dbea:	2308      	movs	r3, #8
 800dbec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800dbee:	f107 0314 	add.w	r3, r7, #20
 800dbf2:	4619      	mov	r1, r3
 800dbf4:	4809      	ldr	r0, [pc, #36]	; (800dc1c <HAL_UART_MspInit+0x9c>)
 800dbf6:	f001 fd35 	bl	800f664 <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800dbfa:	2200      	movs	r2, #0
 800dbfc:	2100      	movs	r1, #0
 800dbfe:	2047      	movs	r0, #71	; 0x47
 800dc00:	f000 fe93 	bl	800e92a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800dc04:	2047      	movs	r0, #71	; 0x47
 800dc06:	f000 feac 	bl	800e962 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800dc0a:	bf00      	nop
 800dc0c:	3728      	adds	r7, #40	; 0x28
 800dc0e:	46bd      	mov	sp, r7
 800dc10:	bd80      	pop	{r7, pc}
 800dc12:	bf00      	nop
 800dc14:	40011400 	.word	0x40011400
 800dc18:	40023800 	.word	0x40023800
 800dc1c:	40020800 	.word	0x40020800

0800dc20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800dc20:	b480      	push	{r7}
 800dc22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800dc24:	e7fe      	b.n	800dc24 <NMI_Handler+0x4>

0800dc26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800dc26:	b480      	push	{r7}
 800dc28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800dc2a:	e7fe      	b.n	800dc2a <HardFault_Handler+0x4>

0800dc2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800dc2c:	b480      	push	{r7}
 800dc2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800dc30:	e7fe      	b.n	800dc30 <MemManage_Handler+0x4>

0800dc32 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800dc32:	b480      	push	{r7}
 800dc34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800dc36:	e7fe      	b.n	800dc36 <BusFault_Handler+0x4>

0800dc38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800dc38:	b480      	push	{r7}
 800dc3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800dc3c:	e7fe      	b.n	800dc3c <UsageFault_Handler+0x4>

0800dc3e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800dc3e:	b480      	push	{r7}
 800dc40:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800dc42:	bf00      	nop
 800dc44:	46bd      	mov	sp, r7
 800dc46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc4a:	4770      	bx	lr

0800dc4c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800dc4c:	b480      	push	{r7}
 800dc4e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800dc50:	bf00      	nop
 800dc52:	46bd      	mov	sp, r7
 800dc54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc58:	4770      	bx	lr

0800dc5a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800dc5a:	b480      	push	{r7}
 800dc5c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800dc5e:	bf00      	nop
 800dc60:	46bd      	mov	sp, r7
 800dc62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc66:	4770      	bx	lr

0800dc68 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800dc68:	b580      	push	{r7, lr}
 800dc6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800dc6c:	f000 f956 	bl	800df1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800dc70:	bf00      	nop
 800dc72:	bd80      	pop	{r7, pc}

0800dc74 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800dc74:	b580      	push	{r7, lr}
 800dc76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800dc78:	4802      	ldr	r0, [pc, #8]	; (800dc84 <TIM6_DAC_IRQHandler+0x10>)
 800dc7a:	f003 fe3c 	bl	80118f6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800dc7e:	bf00      	nop
 800dc80:	bd80      	pop	{r7, pc}
 800dc82:	bf00      	nop
 800dc84:	2001448c 	.word	0x2001448c

0800dc88 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800dc88:	b580      	push	{r7, lr}
 800dc8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800dc8c:	4802      	ldr	r0, [pc, #8]	; (800dc98 <DMA2_Stream0_IRQHandler+0x10>)
 800dc8e:	f000 ffab 	bl	800ebe8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800dc92:	bf00      	nop
 800dc94:	bd80      	pop	{r7, pc}
 800dc96:	bf00      	nop
 800dc98:	20014428 	.word	0x20014428

0800dc9c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 800dc9c:	b580      	push	{r7, lr}
 800dc9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800dca0:	4802      	ldr	r0, [pc, #8]	; (800dcac <USART6_IRQHandler+0x10>)
 800dca2:	f004 fc5d 	bl	8012560 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800dca6:	bf00      	nop
 800dca8:	bd80      	pop	{r7, pc}
 800dcaa:	bf00      	nop
 800dcac:	200145fc 	.word	0x200145fc

0800dcb0 <_read>:
 800dcb0:	b580      	push	{r7, lr}
 800dcb2:	b086      	sub	sp, #24
 800dcb4:	af00      	add	r7, sp, #0
 800dcb6:	60f8      	str	r0, [r7, #12]
 800dcb8:	60b9      	str	r1, [r7, #8]
 800dcba:	607a      	str	r2, [r7, #4]
 800dcbc:	2300      	movs	r3, #0
 800dcbe:	617b      	str	r3, [r7, #20]
 800dcc0:	e00a      	b.n	800dcd8 <_read+0x28>
 800dcc2:	f3af 8000 	nop.w
 800dcc6:	4601      	mov	r1, r0
 800dcc8:	68bb      	ldr	r3, [r7, #8]
 800dcca:	1c5a      	adds	r2, r3, #1
 800dccc:	60ba      	str	r2, [r7, #8]
 800dcce:	b2ca      	uxtb	r2, r1
 800dcd0:	701a      	strb	r2, [r3, #0]
 800dcd2:	697b      	ldr	r3, [r7, #20]
 800dcd4:	3301      	adds	r3, #1
 800dcd6:	617b      	str	r3, [r7, #20]
 800dcd8:	697a      	ldr	r2, [r7, #20]
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	429a      	cmp	r2, r3
 800dcde:	dbf0      	blt.n	800dcc2 <_read+0x12>
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	4618      	mov	r0, r3
 800dce4:	3718      	adds	r7, #24
 800dce6:	46bd      	mov	sp, r7
 800dce8:	bd80      	pop	{r7, pc}

0800dcea <_write>:
 800dcea:	b580      	push	{r7, lr}
 800dcec:	b086      	sub	sp, #24
 800dcee:	af00      	add	r7, sp, #0
 800dcf0:	60f8      	str	r0, [r7, #12]
 800dcf2:	60b9      	str	r1, [r7, #8]
 800dcf4:	607a      	str	r2, [r7, #4]
 800dcf6:	2300      	movs	r3, #0
 800dcf8:	617b      	str	r3, [r7, #20]
 800dcfa:	e009      	b.n	800dd10 <_write+0x26>
 800dcfc:	68bb      	ldr	r3, [r7, #8]
 800dcfe:	1c5a      	adds	r2, r3, #1
 800dd00:	60ba      	str	r2, [r7, #8]
 800dd02:	781b      	ldrb	r3, [r3, #0]
 800dd04:	4618      	mov	r0, r3
 800dd06:	f7fe fbdd 	bl	800c4c4 <__io_putchar>
 800dd0a:	697b      	ldr	r3, [r7, #20]
 800dd0c:	3301      	adds	r3, #1
 800dd0e:	617b      	str	r3, [r7, #20]
 800dd10:	697a      	ldr	r2, [r7, #20]
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	429a      	cmp	r2, r3
 800dd16:	dbf1      	blt.n	800dcfc <_write+0x12>
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	4618      	mov	r0, r3
 800dd1c:	3718      	adds	r7, #24
 800dd1e:	46bd      	mov	sp, r7
 800dd20:	bd80      	pop	{r7, pc}

0800dd22 <_close>:
 800dd22:	b480      	push	{r7}
 800dd24:	b083      	sub	sp, #12
 800dd26:	af00      	add	r7, sp, #0
 800dd28:	6078      	str	r0, [r7, #4]
 800dd2a:	f04f 33ff 	mov.w	r3, #4294967295
 800dd2e:	4618      	mov	r0, r3
 800dd30:	370c      	adds	r7, #12
 800dd32:	46bd      	mov	sp, r7
 800dd34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd38:	4770      	bx	lr

0800dd3a <_fstat>:
 800dd3a:	b480      	push	{r7}
 800dd3c:	b083      	sub	sp, #12
 800dd3e:	af00      	add	r7, sp, #0
 800dd40:	6078      	str	r0, [r7, #4]
 800dd42:	6039      	str	r1, [r7, #0]
 800dd44:	683b      	ldr	r3, [r7, #0]
 800dd46:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800dd4a:	605a      	str	r2, [r3, #4]
 800dd4c:	2300      	movs	r3, #0
 800dd4e:	4618      	mov	r0, r3
 800dd50:	370c      	adds	r7, #12
 800dd52:	46bd      	mov	sp, r7
 800dd54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd58:	4770      	bx	lr

0800dd5a <_isatty>:
 800dd5a:	b480      	push	{r7}
 800dd5c:	b083      	sub	sp, #12
 800dd5e:	af00      	add	r7, sp, #0
 800dd60:	6078      	str	r0, [r7, #4]
 800dd62:	2301      	movs	r3, #1
 800dd64:	4618      	mov	r0, r3
 800dd66:	370c      	adds	r7, #12
 800dd68:	46bd      	mov	sp, r7
 800dd6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd6e:	4770      	bx	lr

0800dd70 <_lseek>:
 800dd70:	b480      	push	{r7}
 800dd72:	b085      	sub	sp, #20
 800dd74:	af00      	add	r7, sp, #0
 800dd76:	60f8      	str	r0, [r7, #12]
 800dd78:	60b9      	str	r1, [r7, #8]
 800dd7a:	607a      	str	r2, [r7, #4]
 800dd7c:	2300      	movs	r3, #0
 800dd7e:	4618      	mov	r0, r3
 800dd80:	3714      	adds	r7, #20
 800dd82:	46bd      	mov	sp, r7
 800dd84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd88:	4770      	bx	lr
	...

0800dd8c <_sbrk>:
 800dd8c:	b580      	push	{r7, lr}
 800dd8e:	b086      	sub	sp, #24
 800dd90:	af00      	add	r7, sp, #0
 800dd92:	6078      	str	r0, [r7, #4]
 800dd94:	4a14      	ldr	r2, [pc, #80]	; (800dde8 <_sbrk+0x5c>)
 800dd96:	4b15      	ldr	r3, [pc, #84]	; (800ddec <_sbrk+0x60>)
 800dd98:	1ad3      	subs	r3, r2, r3
 800dd9a:	617b      	str	r3, [r7, #20]
 800dd9c:	697b      	ldr	r3, [r7, #20]
 800dd9e:	613b      	str	r3, [r7, #16]
 800dda0:	4b13      	ldr	r3, [pc, #76]	; (800ddf0 <_sbrk+0x64>)
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	d102      	bne.n	800ddae <_sbrk+0x22>
 800dda8:	4b11      	ldr	r3, [pc, #68]	; (800ddf0 <_sbrk+0x64>)
 800ddaa:	4a12      	ldr	r2, [pc, #72]	; (800ddf4 <_sbrk+0x68>)
 800ddac:	601a      	str	r2, [r3, #0]
 800ddae:	4b10      	ldr	r3, [pc, #64]	; (800ddf0 <_sbrk+0x64>)
 800ddb0:	681a      	ldr	r2, [r3, #0]
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	4413      	add	r3, r2
 800ddb6:	693a      	ldr	r2, [r7, #16]
 800ddb8:	429a      	cmp	r2, r3
 800ddba:	d207      	bcs.n	800ddcc <_sbrk+0x40>
 800ddbc:	f005 f9d6 	bl	801316c <__errno>
 800ddc0:	4602      	mov	r2, r0
 800ddc2:	230c      	movs	r3, #12
 800ddc4:	6013      	str	r3, [r2, #0]
 800ddc6:	f04f 33ff 	mov.w	r3, #4294967295
 800ddca:	e009      	b.n	800dde0 <_sbrk+0x54>
 800ddcc:	4b08      	ldr	r3, [pc, #32]	; (800ddf0 <_sbrk+0x64>)
 800ddce:	681b      	ldr	r3, [r3, #0]
 800ddd0:	60fb      	str	r3, [r7, #12]
 800ddd2:	4b07      	ldr	r3, [pc, #28]	; (800ddf0 <_sbrk+0x64>)
 800ddd4:	681a      	ldr	r2, [r3, #0]
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	4413      	add	r3, r2
 800ddda:	4a05      	ldr	r2, [pc, #20]	; (800ddf0 <_sbrk+0x64>)
 800dddc:	6013      	str	r3, [r2, #0]
 800ddde:	68fb      	ldr	r3, [r7, #12]
 800dde0:	4618      	mov	r0, r3
 800dde2:	3718      	adds	r7, #24
 800dde4:	46bd      	mov	sp, r7
 800dde6:	bd80      	pop	{r7, pc}
 800dde8:	20020000 	.word	0x20020000
 800ddec:	00000400 	.word	0x00000400
 800ddf0:	2000c2c4 	.word	0x2000c2c4
 800ddf4:	200146a0 	.word	0x200146a0

0800ddf8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800ddf8:	b480      	push	{r7}
 800ddfa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800ddfc:	4b08      	ldr	r3, [pc, #32]	; (800de20 <SystemInit+0x28>)
 800ddfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800de02:	4a07      	ldr	r2, [pc, #28]	; (800de20 <SystemInit+0x28>)
 800de04:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800de08:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800de0c:	4b04      	ldr	r3, [pc, #16]	; (800de20 <SystemInit+0x28>)
 800de0e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800de12:	609a      	str	r2, [r3, #8]
#endif
}
 800de14:	bf00      	nop
 800de16:	46bd      	mov	sp, r7
 800de18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de1c:	4770      	bx	lr
 800de1e:	bf00      	nop
 800de20:	e000ed00 	.word	0xe000ed00

0800de24 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800de24:	f8df d034 	ldr.w	sp, [pc, #52]	; 800de5c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800de28:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800de2a:	e003      	b.n	800de34 <LoopCopyDataInit>

0800de2c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800de2c:	4b0c      	ldr	r3, [pc, #48]	; (800de60 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800de2e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800de30:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800de32:	3104      	adds	r1, #4

0800de34 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800de34:	480b      	ldr	r0, [pc, #44]	; (800de64 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800de36:	4b0c      	ldr	r3, [pc, #48]	; (800de68 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800de38:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800de3a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800de3c:	d3f6      	bcc.n	800de2c <CopyDataInit>
  ldr  r2, =_sbss
 800de3e:	4a0b      	ldr	r2, [pc, #44]	; (800de6c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800de40:	e002      	b.n	800de48 <LoopFillZerobss>

0800de42 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800de42:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800de44:	f842 3b04 	str.w	r3, [r2], #4

0800de48 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800de48:	4b09      	ldr	r3, [pc, #36]	; (800de70 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800de4a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800de4c:	d3f9      	bcc.n	800de42 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800de4e:	f7ff ffd3 	bl	800ddf8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800de52:	f005 f991 	bl	8013178 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800de56:	f7fe fd59 	bl	800c90c <main>
  bx  lr    
 800de5a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800de5c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800de60:	08015f90 	.word	0x08015f90
  ldr  r0, =_sdata
 800de64:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800de68:	200001e8 	.word	0x200001e8
  ldr  r2, =_sbss
 800de6c:	200001e8 	.word	0x200001e8
  ldr  r3, = _ebss
 800de70:	200146a0 	.word	0x200146a0

0800de74 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800de74:	e7fe      	b.n	800de74 <ADC_IRQHandler>
	...

0800de78 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800de78:	b580      	push	{r7, lr}
 800de7a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800de7c:	4b0e      	ldr	r3, [pc, #56]	; (800deb8 <HAL_Init+0x40>)
 800de7e:	681b      	ldr	r3, [r3, #0]
 800de80:	4a0d      	ldr	r2, [pc, #52]	; (800deb8 <HAL_Init+0x40>)
 800de82:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800de86:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800de88:	4b0b      	ldr	r3, [pc, #44]	; (800deb8 <HAL_Init+0x40>)
 800de8a:	681b      	ldr	r3, [r3, #0]
 800de8c:	4a0a      	ldr	r2, [pc, #40]	; (800deb8 <HAL_Init+0x40>)
 800de8e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800de92:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800de94:	4b08      	ldr	r3, [pc, #32]	; (800deb8 <HAL_Init+0x40>)
 800de96:	681b      	ldr	r3, [r3, #0]
 800de98:	4a07      	ldr	r2, [pc, #28]	; (800deb8 <HAL_Init+0x40>)
 800de9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800de9e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800dea0:	2003      	movs	r0, #3
 800dea2:	f000 fd37 	bl	800e914 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800dea6:	2000      	movs	r0, #0
 800dea8:	f000 f808 	bl	800debc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800deac:	f7ff fb84 	bl	800d5b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800deb0:	2300      	movs	r3, #0
}
 800deb2:	4618      	mov	r0, r3
 800deb4:	bd80      	pop	{r7, pc}
 800deb6:	bf00      	nop
 800deb8:	40023c00 	.word	0x40023c00

0800debc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800debc:	b580      	push	{r7, lr}
 800debe:	b082      	sub	sp, #8
 800dec0:	af00      	add	r7, sp, #0
 800dec2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800dec4:	4b12      	ldr	r3, [pc, #72]	; (800df10 <HAL_InitTick+0x54>)
 800dec6:	681a      	ldr	r2, [r3, #0]
 800dec8:	4b12      	ldr	r3, [pc, #72]	; (800df14 <HAL_InitTick+0x58>)
 800deca:	781b      	ldrb	r3, [r3, #0]
 800decc:	4619      	mov	r1, r3
 800dece:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ded2:	fbb3 f3f1 	udiv	r3, r3, r1
 800ded6:	fbb2 f3f3 	udiv	r3, r2, r3
 800deda:	4618      	mov	r0, r3
 800dedc:	f000 fd4f 	bl	800e97e <HAL_SYSTICK_Config>
 800dee0:	4603      	mov	r3, r0
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d001      	beq.n	800deea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800dee6:	2301      	movs	r3, #1
 800dee8:	e00e      	b.n	800df08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	2b0f      	cmp	r3, #15
 800deee:	d80a      	bhi.n	800df06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800def0:	2200      	movs	r2, #0
 800def2:	6879      	ldr	r1, [r7, #4]
 800def4:	f04f 30ff 	mov.w	r0, #4294967295
 800def8:	f000 fd17 	bl	800e92a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800defc:	4a06      	ldr	r2, [pc, #24]	; (800df18 <HAL_InitTick+0x5c>)
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800df02:	2300      	movs	r3, #0
 800df04:	e000      	b.n	800df08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800df06:	2301      	movs	r3, #1
}
 800df08:	4618      	mov	r0, r3
 800df0a:	3708      	adds	r7, #8
 800df0c:	46bd      	mov	sp, r7
 800df0e:	bd80      	pop	{r7, pc}
 800df10:	2000000c 	.word	0x2000000c
 800df14:	20000014 	.word	0x20000014
 800df18:	20000010 	.word	0x20000010

0800df1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800df1c:	b480      	push	{r7}
 800df1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800df20:	4b06      	ldr	r3, [pc, #24]	; (800df3c <HAL_IncTick+0x20>)
 800df22:	781b      	ldrb	r3, [r3, #0]
 800df24:	461a      	mov	r2, r3
 800df26:	4b06      	ldr	r3, [pc, #24]	; (800df40 <HAL_IncTick+0x24>)
 800df28:	681b      	ldr	r3, [r3, #0]
 800df2a:	4413      	add	r3, r2
 800df2c:	4a04      	ldr	r2, [pc, #16]	; (800df40 <HAL_IncTick+0x24>)
 800df2e:	6013      	str	r3, [r2, #0]
}
 800df30:	bf00      	nop
 800df32:	46bd      	mov	sp, r7
 800df34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df38:	4770      	bx	lr
 800df3a:	bf00      	nop
 800df3c:	20000014 	.word	0x20000014
 800df40:	20014678 	.word	0x20014678

0800df44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800df44:	b480      	push	{r7}
 800df46:	af00      	add	r7, sp, #0
  return uwTick;
 800df48:	4b03      	ldr	r3, [pc, #12]	; (800df58 <HAL_GetTick+0x14>)
 800df4a:	681b      	ldr	r3, [r3, #0]
}
 800df4c:	4618      	mov	r0, r3
 800df4e:	46bd      	mov	sp, r7
 800df50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df54:	4770      	bx	lr
 800df56:	bf00      	nop
 800df58:	20014678 	.word	0x20014678

0800df5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800df5c:	b580      	push	{r7, lr}
 800df5e:	b084      	sub	sp, #16
 800df60:	af00      	add	r7, sp, #0
 800df62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800df64:	f7ff ffee 	bl	800df44 <HAL_GetTick>
 800df68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800df6e:	68fb      	ldr	r3, [r7, #12]
 800df70:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df74:	d005      	beq.n	800df82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800df76:	4b09      	ldr	r3, [pc, #36]	; (800df9c <HAL_Delay+0x40>)
 800df78:	781b      	ldrb	r3, [r3, #0]
 800df7a:	461a      	mov	r2, r3
 800df7c:	68fb      	ldr	r3, [r7, #12]
 800df7e:	4413      	add	r3, r2
 800df80:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800df82:	bf00      	nop
 800df84:	f7ff ffde 	bl	800df44 <HAL_GetTick>
 800df88:	4602      	mov	r2, r0
 800df8a:	68bb      	ldr	r3, [r7, #8]
 800df8c:	1ad3      	subs	r3, r2, r3
 800df8e:	68fa      	ldr	r2, [r7, #12]
 800df90:	429a      	cmp	r2, r3
 800df92:	d8f7      	bhi.n	800df84 <HAL_Delay+0x28>
  {
  }
}
 800df94:	bf00      	nop
 800df96:	3710      	adds	r7, #16
 800df98:	46bd      	mov	sp, r7
 800df9a:	bd80      	pop	{r7, pc}
 800df9c:	20000014 	.word	0x20000014

0800dfa0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800dfa0:	b580      	push	{r7, lr}
 800dfa2:	b084      	sub	sp, #16
 800dfa4:	af00      	add	r7, sp, #0
 800dfa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800dfa8:	2300      	movs	r3, #0
 800dfaa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d101      	bne.n	800dfb6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800dfb2:	2301      	movs	r3, #1
 800dfb4:	e033      	b.n	800e01e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	d109      	bne.n	800dfd2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800dfbe:	6878      	ldr	r0, [r7, #4]
 800dfc0:	f7ff fb22 	bl	800d608 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	2200      	movs	r2, #0
 800dfc8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	2200      	movs	r2, #0
 800dfce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dfd6:	f003 0310 	and.w	r3, r3, #16
 800dfda:	2b00      	cmp	r3, #0
 800dfdc:	d118      	bne.n	800e010 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dfe2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800dfe6:	f023 0302 	bic.w	r3, r3, #2
 800dfea:	f043 0202 	orr.w	r2, r3, #2
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800dff2:	6878      	ldr	r0, [r7, #4]
 800dff4:	f000 fa40 	bl	800e478 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	2200      	movs	r2, #0
 800dffc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e002:	f023 0303 	bic.w	r3, r3, #3
 800e006:	f043 0201 	orr.w	r2, r3, #1
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	641a      	str	r2, [r3, #64]	; 0x40
 800e00e:	e001      	b.n	800e014 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800e010:	2301      	movs	r3, #1
 800e012:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	2200      	movs	r2, #0
 800e018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800e01c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e01e:	4618      	mov	r0, r3
 800e020:	3710      	adds	r7, #16
 800e022:	46bd      	mov	sp, r7
 800e024:	bd80      	pop	{r7, pc}
	...

0800e028 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800e028:	b580      	push	{r7, lr}
 800e02a:	b086      	sub	sp, #24
 800e02c:	af00      	add	r7, sp, #0
 800e02e:	60f8      	str	r0, [r7, #12]
 800e030:	60b9      	str	r1, [r7, #8]
 800e032:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800e034:	2300      	movs	r3, #0
 800e036:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800e038:	68fb      	ldr	r3, [r7, #12]
 800e03a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e03e:	2b01      	cmp	r3, #1
 800e040:	d101      	bne.n	800e046 <HAL_ADC_Start_DMA+0x1e>
 800e042:	2302      	movs	r3, #2
 800e044:	e0cc      	b.n	800e1e0 <HAL_ADC_Start_DMA+0x1b8>
 800e046:	68fb      	ldr	r3, [r7, #12]
 800e048:	2201      	movs	r2, #1
 800e04a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800e04e:	68fb      	ldr	r3, [r7, #12]
 800e050:	681b      	ldr	r3, [r3, #0]
 800e052:	689b      	ldr	r3, [r3, #8]
 800e054:	f003 0301 	and.w	r3, r3, #1
 800e058:	2b01      	cmp	r3, #1
 800e05a:	d018      	beq.n	800e08e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800e05c:	68fb      	ldr	r3, [r7, #12]
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	689a      	ldr	r2, [r3, #8]
 800e062:	68fb      	ldr	r3, [r7, #12]
 800e064:	681b      	ldr	r3, [r3, #0]
 800e066:	f042 0201 	orr.w	r2, r2, #1
 800e06a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800e06c:	4b5e      	ldr	r3, [pc, #376]	; (800e1e8 <HAL_ADC_Start_DMA+0x1c0>)
 800e06e:	681b      	ldr	r3, [r3, #0]
 800e070:	4a5e      	ldr	r2, [pc, #376]	; (800e1ec <HAL_ADC_Start_DMA+0x1c4>)
 800e072:	fba2 2303 	umull	r2, r3, r2, r3
 800e076:	0c9a      	lsrs	r2, r3, #18
 800e078:	4613      	mov	r3, r2
 800e07a:	005b      	lsls	r3, r3, #1
 800e07c:	4413      	add	r3, r2
 800e07e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800e080:	e002      	b.n	800e088 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800e082:	693b      	ldr	r3, [r7, #16]
 800e084:	3b01      	subs	r3, #1
 800e086:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800e088:	693b      	ldr	r3, [r7, #16]
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	d1f9      	bne.n	800e082 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	681b      	ldr	r3, [r3, #0]
 800e092:	689b      	ldr	r3, [r3, #8]
 800e094:	f003 0301 	and.w	r3, r3, #1
 800e098:	2b01      	cmp	r3, #1
 800e09a:	f040 80a0 	bne.w	800e1de <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e0a2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800e0a6:	f023 0301 	bic.w	r3, r3, #1
 800e0aa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800e0ae:	68fb      	ldr	r3, [r7, #12]
 800e0b0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800e0b2:	68fb      	ldr	r3, [r7, #12]
 800e0b4:	681b      	ldr	r3, [r3, #0]
 800e0b6:	685b      	ldr	r3, [r3, #4]
 800e0b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e0bc:	2b00      	cmp	r3, #0
 800e0be:	d007      	beq.n	800e0d0 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800e0c0:	68fb      	ldr	r3, [r7, #12]
 800e0c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e0c4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800e0c8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800e0cc:	68fb      	ldr	r3, [r7, #12]
 800e0ce:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e0d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800e0d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e0dc:	d106      	bne.n	800e0ec <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e0e2:	f023 0206 	bic.w	r2, r3, #6
 800e0e6:	68fb      	ldr	r3, [r7, #12]
 800e0e8:	645a      	str	r2, [r3, #68]	; 0x44
 800e0ea:	e002      	b.n	800e0f2 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800e0ec:	68fb      	ldr	r3, [r7, #12]
 800e0ee:	2200      	movs	r2, #0
 800e0f0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800e0f2:	68fb      	ldr	r3, [r7, #12]
 800e0f4:	2200      	movs	r2, #0
 800e0f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800e0fa:	4b3d      	ldr	r3, [pc, #244]	; (800e1f0 <HAL_ADC_Start_DMA+0x1c8>)
 800e0fc:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800e0fe:	68fb      	ldr	r3, [r7, #12]
 800e100:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e102:	4a3c      	ldr	r2, [pc, #240]	; (800e1f4 <HAL_ADC_Start_DMA+0x1cc>)
 800e104:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800e106:	68fb      	ldr	r3, [r7, #12]
 800e108:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e10a:	4a3b      	ldr	r2, [pc, #236]	; (800e1f8 <HAL_ADC_Start_DMA+0x1d0>)
 800e10c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800e10e:	68fb      	ldr	r3, [r7, #12]
 800e110:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e112:	4a3a      	ldr	r2, [pc, #232]	; (800e1fc <HAL_ADC_Start_DMA+0x1d4>)
 800e114:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800e116:	68fb      	ldr	r3, [r7, #12]
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800e11e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	685a      	ldr	r2, [r3, #4]
 800e126:	68fb      	ldr	r3, [r7, #12]
 800e128:	681b      	ldr	r3, [r3, #0]
 800e12a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800e12e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800e130:	68fb      	ldr	r3, [r7, #12]
 800e132:	681b      	ldr	r3, [r3, #0]
 800e134:	689a      	ldr	r2, [r3, #8]
 800e136:	68fb      	ldr	r3, [r7, #12]
 800e138:	681b      	ldr	r3, [r3, #0]
 800e13a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e13e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800e140:	68fb      	ldr	r3, [r7, #12]
 800e142:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800e144:	68fb      	ldr	r3, [r7, #12]
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	334c      	adds	r3, #76	; 0x4c
 800e14a:	4619      	mov	r1, r3
 800e14c:	68ba      	ldr	r2, [r7, #8]
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	f000 fcd0 	bl	800eaf4 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800e154:	697b      	ldr	r3, [r7, #20]
 800e156:	685b      	ldr	r3, [r3, #4]
 800e158:	f003 031f 	and.w	r3, r3, #31
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	d12a      	bne.n	800e1b6 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	681b      	ldr	r3, [r3, #0]
 800e164:	4a26      	ldr	r2, [pc, #152]	; (800e200 <HAL_ADC_Start_DMA+0x1d8>)
 800e166:	4293      	cmp	r3, r2
 800e168:	d015      	beq.n	800e196 <HAL_ADC_Start_DMA+0x16e>
 800e16a:	68fb      	ldr	r3, [r7, #12]
 800e16c:	681b      	ldr	r3, [r3, #0]
 800e16e:	4a25      	ldr	r2, [pc, #148]	; (800e204 <HAL_ADC_Start_DMA+0x1dc>)
 800e170:	4293      	cmp	r3, r2
 800e172:	d105      	bne.n	800e180 <HAL_ADC_Start_DMA+0x158>
 800e174:	4b1e      	ldr	r3, [pc, #120]	; (800e1f0 <HAL_ADC_Start_DMA+0x1c8>)
 800e176:	685b      	ldr	r3, [r3, #4]
 800e178:	f003 031f 	and.w	r3, r3, #31
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	d00a      	beq.n	800e196 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	681b      	ldr	r3, [r3, #0]
 800e184:	4a20      	ldr	r2, [pc, #128]	; (800e208 <HAL_ADC_Start_DMA+0x1e0>)
 800e186:	4293      	cmp	r3, r2
 800e188:	d129      	bne.n	800e1de <HAL_ADC_Start_DMA+0x1b6>
 800e18a:	4b19      	ldr	r3, [pc, #100]	; (800e1f0 <HAL_ADC_Start_DMA+0x1c8>)
 800e18c:	685b      	ldr	r3, [r3, #4]
 800e18e:	f003 031f 	and.w	r3, r3, #31
 800e192:	2b0f      	cmp	r3, #15
 800e194:	d823      	bhi.n	800e1de <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	681b      	ldr	r3, [r3, #0]
 800e19a:	689b      	ldr	r3, [r3, #8]
 800e19c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	d11c      	bne.n	800e1de <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	681b      	ldr	r3, [r3, #0]
 800e1a8:	689a      	ldr	r2, [r3, #8]
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	681b      	ldr	r3, [r3, #0]
 800e1ae:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800e1b2:	609a      	str	r2, [r3, #8]
 800e1b4:	e013      	b.n	800e1de <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800e1b6:	68fb      	ldr	r3, [r7, #12]
 800e1b8:	681b      	ldr	r3, [r3, #0]
 800e1ba:	4a11      	ldr	r2, [pc, #68]	; (800e200 <HAL_ADC_Start_DMA+0x1d8>)
 800e1bc:	4293      	cmp	r3, r2
 800e1be:	d10e      	bne.n	800e1de <HAL_ADC_Start_DMA+0x1b6>
 800e1c0:	68fb      	ldr	r3, [r7, #12]
 800e1c2:	681b      	ldr	r3, [r3, #0]
 800e1c4:	689b      	ldr	r3, [r3, #8]
 800e1c6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	d107      	bne.n	800e1de <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	681b      	ldr	r3, [r3, #0]
 800e1d2:	689a      	ldr	r2, [r3, #8]
 800e1d4:	68fb      	ldr	r3, [r7, #12]
 800e1d6:	681b      	ldr	r3, [r3, #0]
 800e1d8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800e1dc:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800e1de:	2300      	movs	r3, #0
}
 800e1e0:	4618      	mov	r0, r3
 800e1e2:	3718      	adds	r7, #24
 800e1e4:	46bd      	mov	sp, r7
 800e1e6:	bd80      	pop	{r7, pc}
 800e1e8:	2000000c 	.word	0x2000000c
 800e1ec:	431bde83 	.word	0x431bde83
 800e1f0:	40012300 	.word	0x40012300
 800e1f4:	0800e671 	.word	0x0800e671
 800e1f8:	0800e72b 	.word	0x0800e72b
 800e1fc:	0800e747 	.word	0x0800e747
 800e200:	40012000 	.word	0x40012000
 800e204:	40012100 	.word	0x40012100
 800e208:	40012200 	.word	0x40012200

0800e20c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800e20c:	b480      	push	{r7}
 800e20e:	b083      	sub	sp, #12
 800e210:	af00      	add	r7, sp, #0
 800e212:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800e214:	bf00      	nop
 800e216:	370c      	adds	r7, #12
 800e218:	46bd      	mov	sp, r7
 800e21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e21e:	4770      	bx	lr

0800e220 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800e220:	b480      	push	{r7}
 800e222:	b083      	sub	sp, #12
 800e224:	af00      	add	r7, sp, #0
 800e226:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800e228:	bf00      	nop
 800e22a:	370c      	adds	r7, #12
 800e22c:	46bd      	mov	sp, r7
 800e22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e232:	4770      	bx	lr

0800e234 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800e234:	b480      	push	{r7}
 800e236:	b085      	sub	sp, #20
 800e238:	af00      	add	r7, sp, #0
 800e23a:	6078      	str	r0, [r7, #4]
 800e23c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800e23e:	2300      	movs	r3, #0
 800e240:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e248:	2b01      	cmp	r3, #1
 800e24a:	d101      	bne.n	800e250 <HAL_ADC_ConfigChannel+0x1c>
 800e24c:	2302      	movs	r3, #2
 800e24e:	e105      	b.n	800e45c <HAL_ADC_ConfigChannel+0x228>
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	2201      	movs	r2, #1
 800e254:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800e258:	683b      	ldr	r3, [r7, #0]
 800e25a:	681b      	ldr	r3, [r3, #0]
 800e25c:	2b09      	cmp	r3, #9
 800e25e:	d925      	bls.n	800e2ac <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	681b      	ldr	r3, [r3, #0]
 800e264:	68d9      	ldr	r1, [r3, #12]
 800e266:	683b      	ldr	r3, [r7, #0]
 800e268:	681b      	ldr	r3, [r3, #0]
 800e26a:	b29b      	uxth	r3, r3
 800e26c:	461a      	mov	r2, r3
 800e26e:	4613      	mov	r3, r2
 800e270:	005b      	lsls	r3, r3, #1
 800e272:	4413      	add	r3, r2
 800e274:	3b1e      	subs	r3, #30
 800e276:	2207      	movs	r2, #7
 800e278:	fa02 f303 	lsl.w	r3, r2, r3
 800e27c:	43da      	mvns	r2, r3
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	400a      	ands	r2, r1
 800e284:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	681b      	ldr	r3, [r3, #0]
 800e28a:	68d9      	ldr	r1, [r3, #12]
 800e28c:	683b      	ldr	r3, [r7, #0]
 800e28e:	689a      	ldr	r2, [r3, #8]
 800e290:	683b      	ldr	r3, [r7, #0]
 800e292:	681b      	ldr	r3, [r3, #0]
 800e294:	b29b      	uxth	r3, r3
 800e296:	4618      	mov	r0, r3
 800e298:	4603      	mov	r3, r0
 800e29a:	005b      	lsls	r3, r3, #1
 800e29c:	4403      	add	r3, r0
 800e29e:	3b1e      	subs	r3, #30
 800e2a0:	409a      	lsls	r2, r3
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	681b      	ldr	r3, [r3, #0]
 800e2a6:	430a      	orrs	r2, r1
 800e2a8:	60da      	str	r2, [r3, #12]
 800e2aa:	e022      	b.n	800e2f2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	6919      	ldr	r1, [r3, #16]
 800e2b2:	683b      	ldr	r3, [r7, #0]
 800e2b4:	681b      	ldr	r3, [r3, #0]
 800e2b6:	b29b      	uxth	r3, r3
 800e2b8:	461a      	mov	r2, r3
 800e2ba:	4613      	mov	r3, r2
 800e2bc:	005b      	lsls	r3, r3, #1
 800e2be:	4413      	add	r3, r2
 800e2c0:	2207      	movs	r2, #7
 800e2c2:	fa02 f303 	lsl.w	r3, r2, r3
 800e2c6:	43da      	mvns	r2, r3
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	400a      	ands	r2, r1
 800e2ce:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	6919      	ldr	r1, [r3, #16]
 800e2d6:	683b      	ldr	r3, [r7, #0]
 800e2d8:	689a      	ldr	r2, [r3, #8]
 800e2da:	683b      	ldr	r3, [r7, #0]
 800e2dc:	681b      	ldr	r3, [r3, #0]
 800e2de:	b29b      	uxth	r3, r3
 800e2e0:	4618      	mov	r0, r3
 800e2e2:	4603      	mov	r3, r0
 800e2e4:	005b      	lsls	r3, r3, #1
 800e2e6:	4403      	add	r3, r0
 800e2e8:	409a      	lsls	r2, r3
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	681b      	ldr	r3, [r3, #0]
 800e2ee:	430a      	orrs	r2, r1
 800e2f0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800e2f2:	683b      	ldr	r3, [r7, #0]
 800e2f4:	685b      	ldr	r3, [r3, #4]
 800e2f6:	2b06      	cmp	r3, #6
 800e2f8:	d824      	bhi.n	800e344 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	681b      	ldr	r3, [r3, #0]
 800e2fe:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800e300:	683b      	ldr	r3, [r7, #0]
 800e302:	685a      	ldr	r2, [r3, #4]
 800e304:	4613      	mov	r3, r2
 800e306:	009b      	lsls	r3, r3, #2
 800e308:	4413      	add	r3, r2
 800e30a:	3b05      	subs	r3, #5
 800e30c:	221f      	movs	r2, #31
 800e30e:	fa02 f303 	lsl.w	r3, r2, r3
 800e312:	43da      	mvns	r2, r3
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	681b      	ldr	r3, [r3, #0]
 800e318:	400a      	ands	r2, r1
 800e31a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	681b      	ldr	r3, [r3, #0]
 800e320:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800e322:	683b      	ldr	r3, [r7, #0]
 800e324:	681b      	ldr	r3, [r3, #0]
 800e326:	b29b      	uxth	r3, r3
 800e328:	4618      	mov	r0, r3
 800e32a:	683b      	ldr	r3, [r7, #0]
 800e32c:	685a      	ldr	r2, [r3, #4]
 800e32e:	4613      	mov	r3, r2
 800e330:	009b      	lsls	r3, r3, #2
 800e332:	4413      	add	r3, r2
 800e334:	3b05      	subs	r3, #5
 800e336:	fa00 f203 	lsl.w	r2, r0, r3
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	681b      	ldr	r3, [r3, #0]
 800e33e:	430a      	orrs	r2, r1
 800e340:	635a      	str	r2, [r3, #52]	; 0x34
 800e342:	e04c      	b.n	800e3de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800e344:	683b      	ldr	r3, [r7, #0]
 800e346:	685b      	ldr	r3, [r3, #4]
 800e348:	2b0c      	cmp	r3, #12
 800e34a:	d824      	bhi.n	800e396 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	681b      	ldr	r3, [r3, #0]
 800e350:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800e352:	683b      	ldr	r3, [r7, #0]
 800e354:	685a      	ldr	r2, [r3, #4]
 800e356:	4613      	mov	r3, r2
 800e358:	009b      	lsls	r3, r3, #2
 800e35a:	4413      	add	r3, r2
 800e35c:	3b23      	subs	r3, #35	; 0x23
 800e35e:	221f      	movs	r2, #31
 800e360:	fa02 f303 	lsl.w	r3, r2, r3
 800e364:	43da      	mvns	r2, r3
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	681b      	ldr	r3, [r3, #0]
 800e36a:	400a      	ands	r2, r1
 800e36c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	681b      	ldr	r3, [r3, #0]
 800e372:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800e374:	683b      	ldr	r3, [r7, #0]
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	b29b      	uxth	r3, r3
 800e37a:	4618      	mov	r0, r3
 800e37c:	683b      	ldr	r3, [r7, #0]
 800e37e:	685a      	ldr	r2, [r3, #4]
 800e380:	4613      	mov	r3, r2
 800e382:	009b      	lsls	r3, r3, #2
 800e384:	4413      	add	r3, r2
 800e386:	3b23      	subs	r3, #35	; 0x23
 800e388:	fa00 f203 	lsl.w	r2, r0, r3
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	430a      	orrs	r2, r1
 800e392:	631a      	str	r2, [r3, #48]	; 0x30
 800e394:	e023      	b.n	800e3de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	681b      	ldr	r3, [r3, #0]
 800e39a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800e39c:	683b      	ldr	r3, [r7, #0]
 800e39e:	685a      	ldr	r2, [r3, #4]
 800e3a0:	4613      	mov	r3, r2
 800e3a2:	009b      	lsls	r3, r3, #2
 800e3a4:	4413      	add	r3, r2
 800e3a6:	3b41      	subs	r3, #65	; 0x41
 800e3a8:	221f      	movs	r2, #31
 800e3aa:	fa02 f303 	lsl.w	r3, r2, r3
 800e3ae:	43da      	mvns	r2, r3
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	400a      	ands	r2, r1
 800e3b6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	681b      	ldr	r3, [r3, #0]
 800e3bc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800e3be:	683b      	ldr	r3, [r7, #0]
 800e3c0:	681b      	ldr	r3, [r3, #0]
 800e3c2:	b29b      	uxth	r3, r3
 800e3c4:	4618      	mov	r0, r3
 800e3c6:	683b      	ldr	r3, [r7, #0]
 800e3c8:	685a      	ldr	r2, [r3, #4]
 800e3ca:	4613      	mov	r3, r2
 800e3cc:	009b      	lsls	r3, r3, #2
 800e3ce:	4413      	add	r3, r2
 800e3d0:	3b41      	subs	r3, #65	; 0x41
 800e3d2:	fa00 f203 	lsl.w	r2, r0, r3
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	681b      	ldr	r3, [r3, #0]
 800e3da:	430a      	orrs	r2, r1
 800e3dc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800e3de:	4b22      	ldr	r3, [pc, #136]	; (800e468 <HAL_ADC_ConfigChannel+0x234>)
 800e3e0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	681b      	ldr	r3, [r3, #0]
 800e3e6:	4a21      	ldr	r2, [pc, #132]	; (800e46c <HAL_ADC_ConfigChannel+0x238>)
 800e3e8:	4293      	cmp	r3, r2
 800e3ea:	d109      	bne.n	800e400 <HAL_ADC_ConfigChannel+0x1cc>
 800e3ec:	683b      	ldr	r3, [r7, #0]
 800e3ee:	681b      	ldr	r3, [r3, #0]
 800e3f0:	2b12      	cmp	r3, #18
 800e3f2:	d105      	bne.n	800e400 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800e3f4:	68fb      	ldr	r3, [r7, #12]
 800e3f6:	685b      	ldr	r3, [r3, #4]
 800e3f8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800e3fc:	68fb      	ldr	r3, [r7, #12]
 800e3fe:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	681b      	ldr	r3, [r3, #0]
 800e404:	4a19      	ldr	r2, [pc, #100]	; (800e46c <HAL_ADC_ConfigChannel+0x238>)
 800e406:	4293      	cmp	r3, r2
 800e408:	d123      	bne.n	800e452 <HAL_ADC_ConfigChannel+0x21e>
 800e40a:	683b      	ldr	r3, [r7, #0]
 800e40c:	681b      	ldr	r3, [r3, #0]
 800e40e:	2b10      	cmp	r3, #16
 800e410:	d003      	beq.n	800e41a <HAL_ADC_ConfigChannel+0x1e6>
 800e412:	683b      	ldr	r3, [r7, #0]
 800e414:	681b      	ldr	r3, [r3, #0]
 800e416:	2b11      	cmp	r3, #17
 800e418:	d11b      	bne.n	800e452 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800e41a:	68fb      	ldr	r3, [r7, #12]
 800e41c:	685b      	ldr	r3, [r3, #4]
 800e41e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800e422:	68fb      	ldr	r3, [r7, #12]
 800e424:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800e426:	683b      	ldr	r3, [r7, #0]
 800e428:	681b      	ldr	r3, [r3, #0]
 800e42a:	2b10      	cmp	r3, #16
 800e42c:	d111      	bne.n	800e452 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800e42e:	4b10      	ldr	r3, [pc, #64]	; (800e470 <HAL_ADC_ConfigChannel+0x23c>)
 800e430:	681b      	ldr	r3, [r3, #0]
 800e432:	4a10      	ldr	r2, [pc, #64]	; (800e474 <HAL_ADC_ConfigChannel+0x240>)
 800e434:	fba2 2303 	umull	r2, r3, r2, r3
 800e438:	0c9a      	lsrs	r2, r3, #18
 800e43a:	4613      	mov	r3, r2
 800e43c:	009b      	lsls	r3, r3, #2
 800e43e:	4413      	add	r3, r2
 800e440:	005b      	lsls	r3, r3, #1
 800e442:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800e444:	e002      	b.n	800e44c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800e446:	68bb      	ldr	r3, [r7, #8]
 800e448:	3b01      	subs	r3, #1
 800e44a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800e44c:	68bb      	ldr	r3, [r7, #8]
 800e44e:	2b00      	cmp	r3, #0
 800e450:	d1f9      	bne.n	800e446 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	2200      	movs	r2, #0
 800e456:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800e45a:	2300      	movs	r3, #0
}
 800e45c:	4618      	mov	r0, r3
 800e45e:	3714      	adds	r7, #20
 800e460:	46bd      	mov	sp, r7
 800e462:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e466:	4770      	bx	lr
 800e468:	40012300 	.word	0x40012300
 800e46c:	40012000 	.word	0x40012000
 800e470:	2000000c 	.word	0x2000000c
 800e474:	431bde83 	.word	0x431bde83

0800e478 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800e478:	b480      	push	{r7}
 800e47a:	b085      	sub	sp, #20
 800e47c:	af00      	add	r7, sp, #0
 800e47e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800e480:	4b79      	ldr	r3, [pc, #484]	; (800e668 <ADC_Init+0x1f0>)
 800e482:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800e484:	68fb      	ldr	r3, [r7, #12]
 800e486:	685b      	ldr	r3, [r3, #4]
 800e488:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800e48c:	68fb      	ldr	r3, [r7, #12]
 800e48e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800e490:	68fb      	ldr	r3, [r7, #12]
 800e492:	685a      	ldr	r2, [r3, #4]
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	685b      	ldr	r3, [r3, #4]
 800e498:	431a      	orrs	r2, r3
 800e49a:	68fb      	ldr	r3, [r7, #12]
 800e49c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	681b      	ldr	r3, [r3, #0]
 800e4a2:	685a      	ldr	r2, [r3, #4]
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	681b      	ldr	r3, [r3, #0]
 800e4a8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800e4ac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	681b      	ldr	r3, [r3, #0]
 800e4b2:	6859      	ldr	r1, [r3, #4]
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	691b      	ldr	r3, [r3, #16]
 800e4b8:	021a      	lsls	r2, r3, #8
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	681b      	ldr	r3, [r3, #0]
 800e4be:	430a      	orrs	r2, r1
 800e4c0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	681b      	ldr	r3, [r3, #0]
 800e4c6:	685a      	ldr	r2, [r3, #4]
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	681b      	ldr	r3, [r3, #0]
 800e4cc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800e4d0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	681b      	ldr	r3, [r3, #0]
 800e4d6:	6859      	ldr	r1, [r3, #4]
 800e4d8:	687b      	ldr	r3, [r7, #4]
 800e4da:	689a      	ldr	r2, [r3, #8]
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	681b      	ldr	r3, [r3, #0]
 800e4e0:	430a      	orrs	r2, r1
 800e4e2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	681b      	ldr	r3, [r3, #0]
 800e4e8:	689a      	ldr	r2, [r3, #8]
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	681b      	ldr	r3, [r3, #0]
 800e4ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e4f2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	681b      	ldr	r3, [r3, #0]
 800e4f8:	6899      	ldr	r1, [r3, #8]
 800e4fa:	687b      	ldr	r3, [r7, #4]
 800e4fc:	68da      	ldr	r2, [r3, #12]
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	681b      	ldr	r3, [r3, #0]
 800e502:	430a      	orrs	r2, r1
 800e504:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e50a:	4a58      	ldr	r2, [pc, #352]	; (800e66c <ADC_Init+0x1f4>)
 800e50c:	4293      	cmp	r3, r2
 800e50e:	d022      	beq.n	800e556 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	681b      	ldr	r3, [r3, #0]
 800e514:	689a      	ldr	r2, [r3, #8]
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	681b      	ldr	r3, [r3, #0]
 800e51a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800e51e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	681b      	ldr	r3, [r3, #0]
 800e524:	6899      	ldr	r1, [r3, #8]
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	681b      	ldr	r3, [r3, #0]
 800e52e:	430a      	orrs	r2, r1
 800e530:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	681b      	ldr	r3, [r3, #0]
 800e536:	689a      	ldr	r2, [r3, #8]
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	681b      	ldr	r3, [r3, #0]
 800e53c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800e540:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	681b      	ldr	r3, [r3, #0]
 800e546:	6899      	ldr	r1, [r3, #8]
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	681b      	ldr	r3, [r3, #0]
 800e550:	430a      	orrs	r2, r1
 800e552:	609a      	str	r2, [r3, #8]
 800e554:	e00f      	b.n	800e576 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	681b      	ldr	r3, [r3, #0]
 800e55a:	689a      	ldr	r2, [r3, #8]
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	681b      	ldr	r3, [r3, #0]
 800e560:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800e564:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	681b      	ldr	r3, [r3, #0]
 800e56a:	689a      	ldr	r2, [r3, #8]
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	681b      	ldr	r3, [r3, #0]
 800e570:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800e574:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	681b      	ldr	r3, [r3, #0]
 800e57a:	689a      	ldr	r2, [r3, #8]
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	681b      	ldr	r3, [r3, #0]
 800e580:	f022 0202 	bic.w	r2, r2, #2
 800e584:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	681b      	ldr	r3, [r3, #0]
 800e58a:	6899      	ldr	r1, [r3, #8]
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	7e1b      	ldrb	r3, [r3, #24]
 800e590:	005a      	lsls	r2, r3, #1
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	681b      	ldr	r3, [r3, #0]
 800e596:	430a      	orrs	r2, r1
 800e598:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800e59a:	687b      	ldr	r3, [r7, #4]
 800e59c:	f893 3020 	ldrb.w	r3, [r3, #32]
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d01b      	beq.n	800e5dc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	681b      	ldr	r3, [r3, #0]
 800e5a8:	685a      	ldr	r2, [r3, #4]
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	681b      	ldr	r3, [r3, #0]
 800e5ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e5b2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	681b      	ldr	r3, [r3, #0]
 800e5b8:	685a      	ldr	r2, [r3, #4]
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	681b      	ldr	r3, [r3, #0]
 800e5be:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800e5c2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	681b      	ldr	r3, [r3, #0]
 800e5c8:	6859      	ldr	r1, [r3, #4]
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e5ce:	3b01      	subs	r3, #1
 800e5d0:	035a      	lsls	r2, r3, #13
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	681b      	ldr	r3, [r3, #0]
 800e5d6:	430a      	orrs	r2, r1
 800e5d8:	605a      	str	r2, [r3, #4]
 800e5da:	e007      	b.n	800e5ec <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	681b      	ldr	r3, [r3, #0]
 800e5e0:	685a      	ldr	r2, [r3, #4]
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	681b      	ldr	r3, [r3, #0]
 800e5e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e5ea:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	681b      	ldr	r3, [r3, #0]
 800e5f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	681b      	ldr	r3, [r3, #0]
 800e5f6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800e5fa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	681b      	ldr	r3, [r3, #0]
 800e600:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	69db      	ldr	r3, [r3, #28]
 800e606:	3b01      	subs	r3, #1
 800e608:	051a      	lsls	r2, r3, #20
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	681b      	ldr	r3, [r3, #0]
 800e60e:	430a      	orrs	r2, r1
 800e610:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	681b      	ldr	r3, [r3, #0]
 800e616:	689a      	ldr	r2, [r3, #8]
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	681b      	ldr	r3, [r3, #0]
 800e61c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800e620:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	681b      	ldr	r3, [r3, #0]
 800e626:	6899      	ldr	r1, [r3, #8]
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800e62e:	025a      	lsls	r2, r3, #9
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	681b      	ldr	r3, [r3, #0]
 800e634:	430a      	orrs	r2, r1
 800e636:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	681b      	ldr	r3, [r3, #0]
 800e63c:	689a      	ldr	r2, [r3, #8]
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	681b      	ldr	r3, [r3, #0]
 800e642:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e646:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	681b      	ldr	r3, [r3, #0]
 800e64c:	6899      	ldr	r1, [r3, #8]
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	695b      	ldr	r3, [r3, #20]
 800e652:	029a      	lsls	r2, r3, #10
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	681b      	ldr	r3, [r3, #0]
 800e658:	430a      	orrs	r2, r1
 800e65a:	609a      	str	r2, [r3, #8]
}
 800e65c:	bf00      	nop
 800e65e:	3714      	adds	r7, #20
 800e660:	46bd      	mov	sp, r7
 800e662:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e666:	4770      	bx	lr
 800e668:	40012300 	.word	0x40012300
 800e66c:	0f000001 	.word	0x0f000001

0800e670 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800e670:	b580      	push	{r7, lr}
 800e672:	b084      	sub	sp, #16
 800e674:	af00      	add	r7, sp, #0
 800e676:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e67c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800e67e:	68fb      	ldr	r3, [r7, #12]
 800e680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e682:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800e686:	2b00      	cmp	r3, #0
 800e688:	d13c      	bne.n	800e704 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800e68a:	68fb      	ldr	r3, [r7, #12]
 800e68c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e68e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800e692:	68fb      	ldr	r3, [r7, #12]
 800e694:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800e696:	68fb      	ldr	r3, [r7, #12]
 800e698:	681b      	ldr	r3, [r3, #0]
 800e69a:	689b      	ldr	r3, [r3, #8]
 800e69c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800e6a0:	2b00      	cmp	r3, #0
 800e6a2:	d12b      	bne.n	800e6fc <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800e6a4:	68fb      	ldr	r3, [r7, #12]
 800e6a6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	d127      	bne.n	800e6fc <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800e6ac:	68fb      	ldr	r3, [r7, #12]
 800e6ae:	681b      	ldr	r3, [r3, #0]
 800e6b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e6b2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800e6b6:	2b00      	cmp	r3, #0
 800e6b8:	d006      	beq.n	800e6c8 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800e6ba:	68fb      	ldr	r3, [r7, #12]
 800e6bc:	681b      	ldr	r3, [r3, #0]
 800e6be:	689b      	ldr	r3, [r3, #8]
 800e6c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	d119      	bne.n	800e6fc <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800e6c8:	68fb      	ldr	r3, [r7, #12]
 800e6ca:	681b      	ldr	r3, [r3, #0]
 800e6cc:	685a      	ldr	r2, [r3, #4]
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	681b      	ldr	r3, [r3, #0]
 800e6d2:	f022 0220 	bic.w	r2, r2, #32
 800e6d6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800e6d8:	68fb      	ldr	r3, [r7, #12]
 800e6da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e6dc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800e6e0:	68fb      	ldr	r3, [r7, #12]
 800e6e2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e6e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800e6ec:	2b00      	cmp	r3, #0
 800e6ee:	d105      	bne.n	800e6fc <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800e6f0:	68fb      	ldr	r3, [r7, #12]
 800e6f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e6f4:	f043 0201 	orr.w	r2, r3, #1
 800e6f8:	68fb      	ldr	r3, [r7, #12]
 800e6fa:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800e6fc:	68f8      	ldr	r0, [r7, #12]
 800e6fe:	f7fd fef3 	bl	800c4e8 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800e702:	e00e      	b.n	800e722 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800e704:	68fb      	ldr	r3, [r7, #12]
 800e706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e708:	f003 0310 	and.w	r3, r3, #16
 800e70c:	2b00      	cmp	r3, #0
 800e70e:	d003      	beq.n	800e718 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800e710:	68f8      	ldr	r0, [r7, #12]
 800e712:	f7ff fd85 	bl	800e220 <HAL_ADC_ErrorCallback>
}
 800e716:	e004      	b.n	800e722 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800e718:	68fb      	ldr	r3, [r7, #12]
 800e71a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e71c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e71e:	6878      	ldr	r0, [r7, #4]
 800e720:	4798      	blx	r3
}
 800e722:	bf00      	nop
 800e724:	3710      	adds	r7, #16
 800e726:	46bd      	mov	sp, r7
 800e728:	bd80      	pop	{r7, pc}

0800e72a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800e72a:	b580      	push	{r7, lr}
 800e72c:	b084      	sub	sp, #16
 800e72e:	af00      	add	r7, sp, #0
 800e730:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e736:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800e738:	68f8      	ldr	r0, [r7, #12]
 800e73a:	f7ff fd67 	bl	800e20c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800e73e:	bf00      	nop
 800e740:	3710      	adds	r7, #16
 800e742:	46bd      	mov	sp, r7
 800e744:	bd80      	pop	{r7, pc}

0800e746 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800e746:	b580      	push	{r7, lr}
 800e748:	b084      	sub	sp, #16
 800e74a:	af00      	add	r7, sp, #0
 800e74c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800e74e:	687b      	ldr	r3, [r7, #4]
 800e750:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e752:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800e754:	68fb      	ldr	r3, [r7, #12]
 800e756:	2240      	movs	r2, #64	; 0x40
 800e758:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800e75a:	68fb      	ldr	r3, [r7, #12]
 800e75c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e75e:	f043 0204 	orr.w	r2, r3, #4
 800e762:	68fb      	ldr	r3, [r7, #12]
 800e764:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800e766:	68f8      	ldr	r0, [r7, #12]
 800e768:	f7ff fd5a 	bl	800e220 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800e76c:	bf00      	nop
 800e76e:	3710      	adds	r7, #16
 800e770:	46bd      	mov	sp, r7
 800e772:	bd80      	pop	{r7, pc}

0800e774 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800e774:	b480      	push	{r7}
 800e776:	b085      	sub	sp, #20
 800e778:	af00      	add	r7, sp, #0
 800e77a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	f003 0307 	and.w	r3, r3, #7
 800e782:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800e784:	4b0c      	ldr	r3, [pc, #48]	; (800e7b8 <__NVIC_SetPriorityGrouping+0x44>)
 800e786:	68db      	ldr	r3, [r3, #12]
 800e788:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800e78a:	68ba      	ldr	r2, [r7, #8]
 800e78c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800e790:	4013      	ands	r3, r2
 800e792:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800e794:	68fb      	ldr	r3, [r7, #12]
 800e796:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800e798:	68bb      	ldr	r3, [r7, #8]
 800e79a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800e79c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800e7a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800e7a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800e7a6:	4a04      	ldr	r2, [pc, #16]	; (800e7b8 <__NVIC_SetPriorityGrouping+0x44>)
 800e7a8:	68bb      	ldr	r3, [r7, #8]
 800e7aa:	60d3      	str	r3, [r2, #12]
}
 800e7ac:	bf00      	nop
 800e7ae:	3714      	adds	r7, #20
 800e7b0:	46bd      	mov	sp, r7
 800e7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7b6:	4770      	bx	lr
 800e7b8:	e000ed00 	.word	0xe000ed00

0800e7bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800e7bc:	b480      	push	{r7}
 800e7be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800e7c0:	4b04      	ldr	r3, [pc, #16]	; (800e7d4 <__NVIC_GetPriorityGrouping+0x18>)
 800e7c2:	68db      	ldr	r3, [r3, #12]
 800e7c4:	0a1b      	lsrs	r3, r3, #8
 800e7c6:	f003 0307 	and.w	r3, r3, #7
}
 800e7ca:	4618      	mov	r0, r3
 800e7cc:	46bd      	mov	sp, r7
 800e7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7d2:	4770      	bx	lr
 800e7d4:	e000ed00 	.word	0xe000ed00

0800e7d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800e7d8:	b480      	push	{r7}
 800e7da:	b083      	sub	sp, #12
 800e7dc:	af00      	add	r7, sp, #0
 800e7de:	4603      	mov	r3, r0
 800e7e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800e7e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e7e6:	2b00      	cmp	r3, #0
 800e7e8:	db0b      	blt.n	800e802 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800e7ea:	79fb      	ldrb	r3, [r7, #7]
 800e7ec:	f003 021f 	and.w	r2, r3, #31
 800e7f0:	4907      	ldr	r1, [pc, #28]	; (800e810 <__NVIC_EnableIRQ+0x38>)
 800e7f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e7f6:	095b      	lsrs	r3, r3, #5
 800e7f8:	2001      	movs	r0, #1
 800e7fa:	fa00 f202 	lsl.w	r2, r0, r2
 800e7fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800e802:	bf00      	nop
 800e804:	370c      	adds	r7, #12
 800e806:	46bd      	mov	sp, r7
 800e808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e80c:	4770      	bx	lr
 800e80e:	bf00      	nop
 800e810:	e000e100 	.word	0xe000e100

0800e814 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800e814:	b480      	push	{r7}
 800e816:	b083      	sub	sp, #12
 800e818:	af00      	add	r7, sp, #0
 800e81a:	4603      	mov	r3, r0
 800e81c:	6039      	str	r1, [r7, #0]
 800e81e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800e820:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e824:	2b00      	cmp	r3, #0
 800e826:	db0a      	blt.n	800e83e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e828:	683b      	ldr	r3, [r7, #0]
 800e82a:	b2da      	uxtb	r2, r3
 800e82c:	490c      	ldr	r1, [pc, #48]	; (800e860 <__NVIC_SetPriority+0x4c>)
 800e82e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e832:	0112      	lsls	r2, r2, #4
 800e834:	b2d2      	uxtb	r2, r2
 800e836:	440b      	add	r3, r1
 800e838:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800e83c:	e00a      	b.n	800e854 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e83e:	683b      	ldr	r3, [r7, #0]
 800e840:	b2da      	uxtb	r2, r3
 800e842:	4908      	ldr	r1, [pc, #32]	; (800e864 <__NVIC_SetPriority+0x50>)
 800e844:	79fb      	ldrb	r3, [r7, #7]
 800e846:	f003 030f 	and.w	r3, r3, #15
 800e84a:	3b04      	subs	r3, #4
 800e84c:	0112      	lsls	r2, r2, #4
 800e84e:	b2d2      	uxtb	r2, r2
 800e850:	440b      	add	r3, r1
 800e852:	761a      	strb	r2, [r3, #24]
}
 800e854:	bf00      	nop
 800e856:	370c      	adds	r7, #12
 800e858:	46bd      	mov	sp, r7
 800e85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e85e:	4770      	bx	lr
 800e860:	e000e100 	.word	0xe000e100
 800e864:	e000ed00 	.word	0xe000ed00

0800e868 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800e868:	b480      	push	{r7}
 800e86a:	b089      	sub	sp, #36	; 0x24
 800e86c:	af00      	add	r7, sp, #0
 800e86e:	60f8      	str	r0, [r7, #12]
 800e870:	60b9      	str	r1, [r7, #8]
 800e872:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	f003 0307 	and.w	r3, r3, #7
 800e87a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800e87c:	69fb      	ldr	r3, [r7, #28]
 800e87e:	f1c3 0307 	rsb	r3, r3, #7
 800e882:	2b04      	cmp	r3, #4
 800e884:	bf28      	it	cs
 800e886:	2304      	movcs	r3, #4
 800e888:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800e88a:	69fb      	ldr	r3, [r7, #28]
 800e88c:	3304      	adds	r3, #4
 800e88e:	2b06      	cmp	r3, #6
 800e890:	d902      	bls.n	800e898 <NVIC_EncodePriority+0x30>
 800e892:	69fb      	ldr	r3, [r7, #28]
 800e894:	3b03      	subs	r3, #3
 800e896:	e000      	b.n	800e89a <NVIC_EncodePriority+0x32>
 800e898:	2300      	movs	r3, #0
 800e89a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800e89c:	f04f 32ff 	mov.w	r2, #4294967295
 800e8a0:	69bb      	ldr	r3, [r7, #24]
 800e8a2:	fa02 f303 	lsl.w	r3, r2, r3
 800e8a6:	43da      	mvns	r2, r3
 800e8a8:	68bb      	ldr	r3, [r7, #8]
 800e8aa:	401a      	ands	r2, r3
 800e8ac:	697b      	ldr	r3, [r7, #20]
 800e8ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800e8b0:	f04f 31ff 	mov.w	r1, #4294967295
 800e8b4:	697b      	ldr	r3, [r7, #20]
 800e8b6:	fa01 f303 	lsl.w	r3, r1, r3
 800e8ba:	43d9      	mvns	r1, r3
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800e8c0:	4313      	orrs	r3, r2
         );
}
 800e8c2:	4618      	mov	r0, r3
 800e8c4:	3724      	adds	r7, #36	; 0x24
 800e8c6:	46bd      	mov	sp, r7
 800e8c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8cc:	4770      	bx	lr
	...

0800e8d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800e8d0:	b580      	push	{r7, lr}
 800e8d2:	b082      	sub	sp, #8
 800e8d4:	af00      	add	r7, sp, #0
 800e8d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	3b01      	subs	r3, #1
 800e8dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800e8e0:	d301      	bcc.n	800e8e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800e8e2:	2301      	movs	r3, #1
 800e8e4:	e00f      	b.n	800e906 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800e8e6:	4a0a      	ldr	r2, [pc, #40]	; (800e910 <SysTick_Config+0x40>)
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	3b01      	subs	r3, #1
 800e8ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800e8ee:	210f      	movs	r1, #15
 800e8f0:	f04f 30ff 	mov.w	r0, #4294967295
 800e8f4:	f7ff ff8e 	bl	800e814 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800e8f8:	4b05      	ldr	r3, [pc, #20]	; (800e910 <SysTick_Config+0x40>)
 800e8fa:	2200      	movs	r2, #0
 800e8fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800e8fe:	4b04      	ldr	r3, [pc, #16]	; (800e910 <SysTick_Config+0x40>)
 800e900:	2207      	movs	r2, #7
 800e902:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800e904:	2300      	movs	r3, #0
}
 800e906:	4618      	mov	r0, r3
 800e908:	3708      	adds	r7, #8
 800e90a:	46bd      	mov	sp, r7
 800e90c:	bd80      	pop	{r7, pc}
 800e90e:	bf00      	nop
 800e910:	e000e010 	.word	0xe000e010

0800e914 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800e914:	b580      	push	{r7, lr}
 800e916:	b082      	sub	sp, #8
 800e918:	af00      	add	r7, sp, #0
 800e91a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800e91c:	6878      	ldr	r0, [r7, #4]
 800e91e:	f7ff ff29 	bl	800e774 <__NVIC_SetPriorityGrouping>
}
 800e922:	bf00      	nop
 800e924:	3708      	adds	r7, #8
 800e926:	46bd      	mov	sp, r7
 800e928:	bd80      	pop	{r7, pc}

0800e92a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800e92a:	b580      	push	{r7, lr}
 800e92c:	b086      	sub	sp, #24
 800e92e:	af00      	add	r7, sp, #0
 800e930:	4603      	mov	r3, r0
 800e932:	60b9      	str	r1, [r7, #8]
 800e934:	607a      	str	r2, [r7, #4]
 800e936:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800e938:	2300      	movs	r3, #0
 800e93a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800e93c:	f7ff ff3e 	bl	800e7bc <__NVIC_GetPriorityGrouping>
 800e940:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800e942:	687a      	ldr	r2, [r7, #4]
 800e944:	68b9      	ldr	r1, [r7, #8]
 800e946:	6978      	ldr	r0, [r7, #20]
 800e948:	f7ff ff8e 	bl	800e868 <NVIC_EncodePriority>
 800e94c:	4602      	mov	r2, r0
 800e94e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e952:	4611      	mov	r1, r2
 800e954:	4618      	mov	r0, r3
 800e956:	f7ff ff5d 	bl	800e814 <__NVIC_SetPriority>
}
 800e95a:	bf00      	nop
 800e95c:	3718      	adds	r7, #24
 800e95e:	46bd      	mov	sp, r7
 800e960:	bd80      	pop	{r7, pc}

0800e962 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800e962:	b580      	push	{r7, lr}
 800e964:	b082      	sub	sp, #8
 800e966:	af00      	add	r7, sp, #0
 800e968:	4603      	mov	r3, r0
 800e96a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800e96c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e970:	4618      	mov	r0, r3
 800e972:	f7ff ff31 	bl	800e7d8 <__NVIC_EnableIRQ>
}
 800e976:	bf00      	nop
 800e978:	3708      	adds	r7, #8
 800e97a:	46bd      	mov	sp, r7
 800e97c:	bd80      	pop	{r7, pc}

0800e97e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800e97e:	b580      	push	{r7, lr}
 800e980:	b082      	sub	sp, #8
 800e982:	af00      	add	r7, sp, #0
 800e984:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800e986:	6878      	ldr	r0, [r7, #4]
 800e988:	f7ff ffa2 	bl	800e8d0 <SysTick_Config>
 800e98c:	4603      	mov	r3, r0
}
 800e98e:	4618      	mov	r0, r3
 800e990:	3708      	adds	r7, #8
 800e992:	46bd      	mov	sp, r7
 800e994:	bd80      	pop	{r7, pc}
	...

0800e998 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800e998:	b580      	push	{r7, lr}
 800e99a:	b086      	sub	sp, #24
 800e99c:	af00      	add	r7, sp, #0
 800e99e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800e9a0:	2300      	movs	r3, #0
 800e9a2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800e9a4:	f7ff face 	bl	800df44 <HAL_GetTick>
 800e9a8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d101      	bne.n	800e9b4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800e9b0:	2301      	movs	r3, #1
 800e9b2:	e099      	b.n	800eae8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	2200      	movs	r2, #0
 800e9b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	2202      	movs	r2, #2
 800e9c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	681b      	ldr	r3, [r3, #0]
 800e9c8:	681a      	ldr	r2, [r3, #0]
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	681b      	ldr	r3, [r3, #0]
 800e9ce:	f022 0201 	bic.w	r2, r2, #1
 800e9d2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800e9d4:	e00f      	b.n	800e9f6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800e9d6:	f7ff fab5 	bl	800df44 <HAL_GetTick>
 800e9da:	4602      	mov	r2, r0
 800e9dc:	693b      	ldr	r3, [r7, #16]
 800e9de:	1ad3      	subs	r3, r2, r3
 800e9e0:	2b05      	cmp	r3, #5
 800e9e2:	d908      	bls.n	800e9f6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	2220      	movs	r2, #32
 800e9e8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	2203      	movs	r2, #3
 800e9ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800e9f2:	2303      	movs	r3, #3
 800e9f4:	e078      	b.n	800eae8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	681b      	ldr	r3, [r3, #0]
 800e9fa:	681b      	ldr	r3, [r3, #0]
 800e9fc:	f003 0301 	and.w	r3, r3, #1
 800ea00:	2b00      	cmp	r3, #0
 800ea02:	d1e8      	bne.n	800e9d6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	681b      	ldr	r3, [r3, #0]
 800ea08:	681b      	ldr	r3, [r3, #0]
 800ea0a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800ea0c:	697a      	ldr	r2, [r7, #20]
 800ea0e:	4b38      	ldr	r3, [pc, #224]	; (800eaf0 <HAL_DMA_Init+0x158>)
 800ea10:	4013      	ands	r3, r2
 800ea12:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	685a      	ldr	r2, [r3, #4]
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	689b      	ldr	r3, [r3, #8]
 800ea1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800ea22:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	691b      	ldr	r3, [r3, #16]
 800ea28:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800ea2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	699b      	ldr	r3, [r3, #24]
 800ea34:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800ea3a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	6a1b      	ldr	r3, [r3, #32]
 800ea40:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800ea42:	697a      	ldr	r2, [r7, #20]
 800ea44:	4313      	orrs	r3, r2
 800ea46:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ea4c:	2b04      	cmp	r3, #4
 800ea4e:	d107      	bne.n	800ea60 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ea58:	4313      	orrs	r3, r2
 800ea5a:	697a      	ldr	r2, [r7, #20]
 800ea5c:	4313      	orrs	r3, r2
 800ea5e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	681b      	ldr	r3, [r3, #0]
 800ea64:	697a      	ldr	r2, [r7, #20]
 800ea66:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	681b      	ldr	r3, [r3, #0]
 800ea6c:	695b      	ldr	r3, [r3, #20]
 800ea6e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800ea70:	697b      	ldr	r3, [r7, #20]
 800ea72:	f023 0307 	bic.w	r3, r3, #7
 800ea76:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ea7c:	697a      	ldr	r2, [r7, #20]
 800ea7e:	4313      	orrs	r3, r2
 800ea80:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ea86:	2b04      	cmp	r3, #4
 800ea88:	d117      	bne.n	800eaba <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ea8e:	697a      	ldr	r2, [r7, #20]
 800ea90:	4313      	orrs	r3, r2
 800ea92:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea98:	2b00      	cmp	r3, #0
 800ea9a:	d00e      	beq.n	800eaba <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800ea9c:	6878      	ldr	r0, [r7, #4]
 800ea9e:	f000 fa91 	bl	800efc4 <DMA_CheckFifoParam>
 800eaa2:	4603      	mov	r3, r0
 800eaa4:	2b00      	cmp	r3, #0
 800eaa6:	d008      	beq.n	800eaba <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	2240      	movs	r2, #64	; 0x40
 800eaac:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	2201      	movs	r2, #1
 800eab2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800eab6:	2301      	movs	r3, #1
 800eab8:	e016      	b.n	800eae8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	681b      	ldr	r3, [r3, #0]
 800eabe:	697a      	ldr	r2, [r7, #20]
 800eac0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800eac2:	6878      	ldr	r0, [r7, #4]
 800eac4:	f000 fa48 	bl	800ef58 <DMA_CalcBaseAndBitshift>
 800eac8:	4603      	mov	r3, r0
 800eaca:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ead0:	223f      	movs	r2, #63	; 0x3f
 800ead2:	409a      	lsls	r2, r3
 800ead4:	68fb      	ldr	r3, [r7, #12]
 800ead6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	2200      	movs	r2, #0
 800eadc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	2201      	movs	r2, #1
 800eae2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800eae6:	2300      	movs	r3, #0
}
 800eae8:	4618      	mov	r0, r3
 800eaea:	3718      	adds	r7, #24
 800eaec:	46bd      	mov	sp, r7
 800eaee:	bd80      	pop	{r7, pc}
 800eaf0:	f010803f 	.word	0xf010803f

0800eaf4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800eaf4:	b580      	push	{r7, lr}
 800eaf6:	b086      	sub	sp, #24
 800eaf8:	af00      	add	r7, sp, #0
 800eafa:	60f8      	str	r0, [r7, #12]
 800eafc:	60b9      	str	r1, [r7, #8]
 800eafe:	607a      	str	r2, [r7, #4]
 800eb00:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800eb02:	2300      	movs	r3, #0
 800eb04:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800eb06:	68fb      	ldr	r3, [r7, #12]
 800eb08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800eb0a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800eb0c:	68fb      	ldr	r3, [r7, #12]
 800eb0e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800eb12:	2b01      	cmp	r3, #1
 800eb14:	d101      	bne.n	800eb1a <HAL_DMA_Start_IT+0x26>
 800eb16:	2302      	movs	r3, #2
 800eb18:	e040      	b.n	800eb9c <HAL_DMA_Start_IT+0xa8>
 800eb1a:	68fb      	ldr	r3, [r7, #12]
 800eb1c:	2201      	movs	r2, #1
 800eb1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800eb28:	b2db      	uxtb	r3, r3
 800eb2a:	2b01      	cmp	r3, #1
 800eb2c:	d12f      	bne.n	800eb8e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800eb2e:	68fb      	ldr	r3, [r7, #12]
 800eb30:	2202      	movs	r2, #2
 800eb32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800eb36:	68fb      	ldr	r3, [r7, #12]
 800eb38:	2200      	movs	r2, #0
 800eb3a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800eb3c:	683b      	ldr	r3, [r7, #0]
 800eb3e:	687a      	ldr	r2, [r7, #4]
 800eb40:	68b9      	ldr	r1, [r7, #8]
 800eb42:	68f8      	ldr	r0, [r7, #12]
 800eb44:	f000 f9da 	bl	800eefc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800eb48:	68fb      	ldr	r3, [r7, #12]
 800eb4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800eb4c:	223f      	movs	r2, #63	; 0x3f
 800eb4e:	409a      	lsls	r2, r3
 800eb50:	693b      	ldr	r3, [r7, #16]
 800eb52:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800eb54:	68fb      	ldr	r3, [r7, #12]
 800eb56:	681b      	ldr	r3, [r3, #0]
 800eb58:	681a      	ldr	r2, [r3, #0]
 800eb5a:	68fb      	ldr	r3, [r7, #12]
 800eb5c:	681b      	ldr	r3, [r3, #0]
 800eb5e:	f042 0216 	orr.w	r2, r2, #22
 800eb62:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800eb64:	68fb      	ldr	r3, [r7, #12]
 800eb66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	d007      	beq.n	800eb7c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800eb6c:	68fb      	ldr	r3, [r7, #12]
 800eb6e:	681b      	ldr	r3, [r3, #0]
 800eb70:	681a      	ldr	r2, [r3, #0]
 800eb72:	68fb      	ldr	r3, [r7, #12]
 800eb74:	681b      	ldr	r3, [r3, #0]
 800eb76:	f042 0208 	orr.w	r2, r2, #8
 800eb7a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800eb7c:	68fb      	ldr	r3, [r7, #12]
 800eb7e:	681b      	ldr	r3, [r3, #0]
 800eb80:	681a      	ldr	r2, [r3, #0]
 800eb82:	68fb      	ldr	r3, [r7, #12]
 800eb84:	681b      	ldr	r3, [r3, #0]
 800eb86:	f042 0201 	orr.w	r2, r2, #1
 800eb8a:	601a      	str	r2, [r3, #0]
 800eb8c:	e005      	b.n	800eb9a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800eb8e:	68fb      	ldr	r3, [r7, #12]
 800eb90:	2200      	movs	r2, #0
 800eb92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800eb96:	2302      	movs	r3, #2
 800eb98:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800eb9a:	7dfb      	ldrb	r3, [r7, #23]
}
 800eb9c:	4618      	mov	r0, r3
 800eb9e:	3718      	adds	r7, #24
 800eba0:	46bd      	mov	sp, r7
 800eba2:	bd80      	pop	{r7, pc}

0800eba4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800eba4:	b480      	push	{r7}
 800eba6:	b083      	sub	sp, #12
 800eba8:	af00      	add	r7, sp, #0
 800ebaa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800ebb2:	b2db      	uxtb	r3, r3
 800ebb4:	2b02      	cmp	r3, #2
 800ebb6:	d004      	beq.n	800ebc2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	2280      	movs	r2, #128	; 0x80
 800ebbc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800ebbe:	2301      	movs	r3, #1
 800ebc0:	e00c      	b.n	800ebdc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800ebc2:	687b      	ldr	r3, [r7, #4]
 800ebc4:	2205      	movs	r2, #5
 800ebc6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	681b      	ldr	r3, [r3, #0]
 800ebce:	681a      	ldr	r2, [r3, #0]
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	681b      	ldr	r3, [r3, #0]
 800ebd4:	f022 0201 	bic.w	r2, r2, #1
 800ebd8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800ebda:	2300      	movs	r3, #0
}
 800ebdc:	4618      	mov	r0, r3
 800ebde:	370c      	adds	r7, #12
 800ebe0:	46bd      	mov	sp, r7
 800ebe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebe6:	4770      	bx	lr

0800ebe8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800ebe8:	b580      	push	{r7, lr}
 800ebea:	b086      	sub	sp, #24
 800ebec:	af00      	add	r7, sp, #0
 800ebee:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800ebf0:	2300      	movs	r3, #0
 800ebf2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800ebf4:	4b92      	ldr	r3, [pc, #584]	; (800ee40 <HAL_DMA_IRQHandler+0x258>)
 800ebf6:	681b      	ldr	r3, [r3, #0]
 800ebf8:	4a92      	ldr	r2, [pc, #584]	; (800ee44 <HAL_DMA_IRQHandler+0x25c>)
 800ebfa:	fba2 2303 	umull	r2, r3, r2, r3
 800ebfe:	0a9b      	lsrs	r3, r3, #10
 800ec00:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ec06:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800ec08:	693b      	ldr	r3, [r7, #16]
 800ec0a:	681b      	ldr	r3, [r3, #0]
 800ec0c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ec12:	2208      	movs	r2, #8
 800ec14:	409a      	lsls	r2, r3
 800ec16:	68fb      	ldr	r3, [r7, #12]
 800ec18:	4013      	ands	r3, r2
 800ec1a:	2b00      	cmp	r3, #0
 800ec1c:	d01a      	beq.n	800ec54 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	681b      	ldr	r3, [r3, #0]
 800ec22:	681b      	ldr	r3, [r3, #0]
 800ec24:	f003 0304 	and.w	r3, r3, #4
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	d013      	beq.n	800ec54 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	681b      	ldr	r3, [r3, #0]
 800ec30:	681a      	ldr	r2, [r3, #0]
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	681b      	ldr	r3, [r3, #0]
 800ec36:	f022 0204 	bic.w	r2, r2, #4
 800ec3a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ec40:	2208      	movs	r2, #8
 800ec42:	409a      	lsls	r2, r3
 800ec44:	693b      	ldr	r3, [r7, #16]
 800ec46:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ec4c:	f043 0201 	orr.w	r2, r3, #1
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ec58:	2201      	movs	r2, #1
 800ec5a:	409a      	lsls	r2, r3
 800ec5c:	68fb      	ldr	r3, [r7, #12]
 800ec5e:	4013      	ands	r3, r2
 800ec60:	2b00      	cmp	r3, #0
 800ec62:	d012      	beq.n	800ec8a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	681b      	ldr	r3, [r3, #0]
 800ec68:	695b      	ldr	r3, [r3, #20]
 800ec6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ec6e:	2b00      	cmp	r3, #0
 800ec70:	d00b      	beq.n	800ec8a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ec76:	2201      	movs	r2, #1
 800ec78:	409a      	lsls	r2, r3
 800ec7a:	693b      	ldr	r3, [r7, #16]
 800ec7c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800ec7e:	687b      	ldr	r3, [r7, #4]
 800ec80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ec82:	f043 0202 	orr.w	r2, r3, #2
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800ec8a:	687b      	ldr	r3, [r7, #4]
 800ec8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ec8e:	2204      	movs	r2, #4
 800ec90:	409a      	lsls	r2, r3
 800ec92:	68fb      	ldr	r3, [r7, #12]
 800ec94:	4013      	ands	r3, r2
 800ec96:	2b00      	cmp	r3, #0
 800ec98:	d012      	beq.n	800ecc0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	681b      	ldr	r3, [r3, #0]
 800ec9e:	681b      	ldr	r3, [r3, #0]
 800eca0:	f003 0302 	and.w	r3, r3, #2
 800eca4:	2b00      	cmp	r3, #0
 800eca6:	d00b      	beq.n	800ecc0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ecac:	2204      	movs	r2, #4
 800ecae:	409a      	lsls	r2, r3
 800ecb0:	693b      	ldr	r3, [r7, #16]
 800ecb2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ecb8:	f043 0204 	orr.w	r2, r3, #4
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ecc4:	2210      	movs	r2, #16
 800ecc6:	409a      	lsls	r2, r3
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	4013      	ands	r3, r2
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	d043      	beq.n	800ed58 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	681b      	ldr	r3, [r3, #0]
 800ecd4:	681b      	ldr	r3, [r3, #0]
 800ecd6:	f003 0308 	and.w	r3, r3, #8
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	d03c      	beq.n	800ed58 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ece2:	2210      	movs	r2, #16
 800ece4:	409a      	lsls	r2, r3
 800ece6:	693b      	ldr	r3, [r7, #16]
 800ece8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	681b      	ldr	r3, [r3, #0]
 800ecee:	681b      	ldr	r3, [r3, #0]
 800ecf0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ecf4:	2b00      	cmp	r3, #0
 800ecf6:	d018      	beq.n	800ed2a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	681b      	ldr	r3, [r3, #0]
 800ecfc:	681b      	ldr	r3, [r3, #0]
 800ecfe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800ed02:	2b00      	cmp	r3, #0
 800ed04:	d108      	bne.n	800ed18 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800ed06:	687b      	ldr	r3, [r7, #4]
 800ed08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	d024      	beq.n	800ed58 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ed12:	6878      	ldr	r0, [r7, #4]
 800ed14:	4798      	blx	r3
 800ed16:	e01f      	b.n	800ed58 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ed1c:	2b00      	cmp	r3, #0
 800ed1e:	d01b      	beq.n	800ed58 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ed24:	6878      	ldr	r0, [r7, #4]
 800ed26:	4798      	blx	r3
 800ed28:	e016      	b.n	800ed58 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	681b      	ldr	r3, [r3, #0]
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	d107      	bne.n	800ed48 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	681b      	ldr	r3, [r3, #0]
 800ed3c:	681a      	ldr	r2, [r3, #0]
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	681b      	ldr	r3, [r3, #0]
 800ed42:	f022 0208 	bic.w	r2, r2, #8
 800ed46:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	d003      	beq.n	800ed58 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ed54:	6878      	ldr	r0, [r7, #4]
 800ed56:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ed5c:	2220      	movs	r2, #32
 800ed5e:	409a      	lsls	r2, r3
 800ed60:	68fb      	ldr	r3, [r7, #12]
 800ed62:	4013      	ands	r3, r2
 800ed64:	2b00      	cmp	r3, #0
 800ed66:	f000 808e 	beq.w	800ee86 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	681b      	ldr	r3, [r3, #0]
 800ed6e:	681b      	ldr	r3, [r3, #0]
 800ed70:	f003 0310 	and.w	r3, r3, #16
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	f000 8086 	beq.w	800ee86 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ed7e:	2220      	movs	r2, #32
 800ed80:	409a      	lsls	r2, r3
 800ed82:	693b      	ldr	r3, [r7, #16]
 800ed84:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800ed8c:	b2db      	uxtb	r3, r3
 800ed8e:	2b05      	cmp	r3, #5
 800ed90:	d136      	bne.n	800ee00 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	681b      	ldr	r3, [r3, #0]
 800ed96:	681a      	ldr	r2, [r3, #0]
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	681b      	ldr	r3, [r3, #0]
 800ed9c:	f022 0216 	bic.w	r2, r2, #22
 800eda0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800eda2:	687b      	ldr	r3, [r7, #4]
 800eda4:	681b      	ldr	r3, [r3, #0]
 800eda6:	695a      	ldr	r2, [r3, #20]
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	681b      	ldr	r3, [r3, #0]
 800edac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800edb0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	d103      	bne.n	800edc2 <HAL_DMA_IRQHandler+0x1da>
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800edbe:	2b00      	cmp	r3, #0
 800edc0:	d007      	beq.n	800edd2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	681b      	ldr	r3, [r3, #0]
 800edc6:	681a      	ldr	r2, [r3, #0]
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	681b      	ldr	r3, [r3, #0]
 800edcc:	f022 0208 	bic.w	r2, r2, #8
 800edd0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800edd6:	223f      	movs	r2, #63	; 0x3f
 800edd8:	409a      	lsls	r2, r3
 800edda:	693b      	ldr	r3, [r7, #16]
 800eddc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	2200      	movs	r2, #0
 800ede2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	2201      	movs	r2, #1
 800edea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800edf2:	2b00      	cmp	r3, #0
 800edf4:	d07d      	beq.n	800eef2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800edfa:	6878      	ldr	r0, [r7, #4]
 800edfc:	4798      	blx	r3
        }
        return;
 800edfe:	e078      	b.n	800eef2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	681b      	ldr	r3, [r3, #0]
 800ee04:	681b      	ldr	r3, [r3, #0]
 800ee06:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ee0a:	2b00      	cmp	r3, #0
 800ee0c:	d01c      	beq.n	800ee48 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	681b      	ldr	r3, [r3, #0]
 800ee12:	681b      	ldr	r3, [r3, #0]
 800ee14:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800ee18:	2b00      	cmp	r3, #0
 800ee1a:	d108      	bne.n	800ee2e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ee20:	2b00      	cmp	r3, #0
 800ee22:	d030      	beq.n	800ee86 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ee28:	6878      	ldr	r0, [r7, #4]
 800ee2a:	4798      	blx	r3
 800ee2c:	e02b      	b.n	800ee86 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	d027      	beq.n	800ee86 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ee3a:	6878      	ldr	r0, [r7, #4]
 800ee3c:	4798      	blx	r3
 800ee3e:	e022      	b.n	800ee86 <HAL_DMA_IRQHandler+0x29e>
 800ee40:	2000000c 	.word	0x2000000c
 800ee44:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	681b      	ldr	r3, [r3, #0]
 800ee4c:	681b      	ldr	r3, [r3, #0]
 800ee4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ee52:	2b00      	cmp	r3, #0
 800ee54:	d10f      	bne.n	800ee76 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	681b      	ldr	r3, [r3, #0]
 800ee5a:	681a      	ldr	r2, [r3, #0]
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	681b      	ldr	r3, [r3, #0]
 800ee60:	f022 0210 	bic.w	r2, r2, #16
 800ee64:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	2200      	movs	r2, #0
 800ee6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	2201      	movs	r2, #1
 800ee72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	d003      	beq.n	800ee86 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ee82:	6878      	ldr	r0, [r7, #4]
 800ee84:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ee8a:	2b00      	cmp	r3, #0
 800ee8c:	d032      	beq.n	800eef4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800ee8e:	687b      	ldr	r3, [r7, #4]
 800ee90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ee92:	f003 0301 	and.w	r3, r3, #1
 800ee96:	2b00      	cmp	r3, #0
 800ee98:	d022      	beq.n	800eee0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800ee9a:	687b      	ldr	r3, [r7, #4]
 800ee9c:	2205      	movs	r2, #5
 800ee9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	681a      	ldr	r2, [r3, #0]
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	681b      	ldr	r3, [r3, #0]
 800eeac:	f022 0201 	bic.w	r2, r2, #1
 800eeb0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800eeb2:	68bb      	ldr	r3, [r7, #8]
 800eeb4:	3301      	adds	r3, #1
 800eeb6:	60bb      	str	r3, [r7, #8]
 800eeb8:	697a      	ldr	r2, [r7, #20]
 800eeba:	429a      	cmp	r2, r3
 800eebc:	d307      	bcc.n	800eece <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	681b      	ldr	r3, [r3, #0]
 800eec2:	681b      	ldr	r3, [r3, #0]
 800eec4:	f003 0301 	and.w	r3, r3, #1
 800eec8:	2b00      	cmp	r3, #0
 800eeca:	d1f2      	bne.n	800eeb2 <HAL_DMA_IRQHandler+0x2ca>
 800eecc:	e000      	b.n	800eed0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800eece:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	2200      	movs	r2, #0
 800eed4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	2201      	movs	r2, #1
 800eedc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800eee4:	2b00      	cmp	r3, #0
 800eee6:	d005      	beq.n	800eef4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800eeec:	6878      	ldr	r0, [r7, #4]
 800eeee:	4798      	blx	r3
 800eef0:	e000      	b.n	800eef4 <HAL_DMA_IRQHandler+0x30c>
        return;
 800eef2:	bf00      	nop
    }
  }
}
 800eef4:	3718      	adds	r7, #24
 800eef6:	46bd      	mov	sp, r7
 800eef8:	bd80      	pop	{r7, pc}
 800eefa:	bf00      	nop

0800eefc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800eefc:	b480      	push	{r7}
 800eefe:	b085      	sub	sp, #20
 800ef00:	af00      	add	r7, sp, #0
 800ef02:	60f8      	str	r0, [r7, #12]
 800ef04:	60b9      	str	r1, [r7, #8]
 800ef06:	607a      	str	r2, [r7, #4]
 800ef08:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800ef0a:	68fb      	ldr	r3, [r7, #12]
 800ef0c:	681b      	ldr	r3, [r3, #0]
 800ef0e:	681a      	ldr	r2, [r3, #0]
 800ef10:	68fb      	ldr	r3, [r7, #12]
 800ef12:	681b      	ldr	r3, [r3, #0]
 800ef14:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800ef18:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800ef1a:	68fb      	ldr	r3, [r7, #12]
 800ef1c:	681b      	ldr	r3, [r3, #0]
 800ef1e:	683a      	ldr	r2, [r7, #0]
 800ef20:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800ef22:	68fb      	ldr	r3, [r7, #12]
 800ef24:	689b      	ldr	r3, [r3, #8]
 800ef26:	2b40      	cmp	r3, #64	; 0x40
 800ef28:	d108      	bne.n	800ef3c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800ef2a:	68fb      	ldr	r3, [r7, #12]
 800ef2c:	681b      	ldr	r3, [r3, #0]
 800ef2e:	687a      	ldr	r2, [r7, #4]
 800ef30:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800ef32:	68fb      	ldr	r3, [r7, #12]
 800ef34:	681b      	ldr	r3, [r3, #0]
 800ef36:	68ba      	ldr	r2, [r7, #8]
 800ef38:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800ef3a:	e007      	b.n	800ef4c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800ef3c:	68fb      	ldr	r3, [r7, #12]
 800ef3e:	681b      	ldr	r3, [r3, #0]
 800ef40:	68ba      	ldr	r2, [r7, #8]
 800ef42:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800ef44:	68fb      	ldr	r3, [r7, #12]
 800ef46:	681b      	ldr	r3, [r3, #0]
 800ef48:	687a      	ldr	r2, [r7, #4]
 800ef4a:	60da      	str	r2, [r3, #12]
}
 800ef4c:	bf00      	nop
 800ef4e:	3714      	adds	r7, #20
 800ef50:	46bd      	mov	sp, r7
 800ef52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef56:	4770      	bx	lr

0800ef58 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800ef58:	b480      	push	{r7}
 800ef5a:	b085      	sub	sp, #20
 800ef5c:	af00      	add	r7, sp, #0
 800ef5e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	681b      	ldr	r3, [r3, #0]
 800ef64:	b2db      	uxtb	r3, r3
 800ef66:	3b10      	subs	r3, #16
 800ef68:	4a14      	ldr	r2, [pc, #80]	; (800efbc <DMA_CalcBaseAndBitshift+0x64>)
 800ef6a:	fba2 2303 	umull	r2, r3, r2, r3
 800ef6e:	091b      	lsrs	r3, r3, #4
 800ef70:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800ef72:	4a13      	ldr	r2, [pc, #76]	; (800efc0 <DMA_CalcBaseAndBitshift+0x68>)
 800ef74:	68fb      	ldr	r3, [r7, #12]
 800ef76:	4413      	add	r3, r2
 800ef78:	781b      	ldrb	r3, [r3, #0]
 800ef7a:	461a      	mov	r2, r3
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800ef80:	68fb      	ldr	r3, [r7, #12]
 800ef82:	2b03      	cmp	r3, #3
 800ef84:	d909      	bls.n	800ef9a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	681b      	ldr	r3, [r3, #0]
 800ef8a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800ef8e:	f023 0303 	bic.w	r3, r3, #3
 800ef92:	1d1a      	adds	r2, r3, #4
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	659a      	str	r2, [r3, #88]	; 0x58
 800ef98:	e007      	b.n	800efaa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	681b      	ldr	r3, [r3, #0]
 800ef9e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800efa2:	f023 0303 	bic.w	r3, r3, #3
 800efa6:	687a      	ldr	r2, [r7, #4]
 800efa8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800efae:	4618      	mov	r0, r3
 800efb0:	3714      	adds	r7, #20
 800efb2:	46bd      	mov	sp, r7
 800efb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efb8:	4770      	bx	lr
 800efba:	bf00      	nop
 800efbc:	aaaaaaab 	.word	0xaaaaaaab
 800efc0:	08015cb4 	.word	0x08015cb4

0800efc4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800efc4:	b480      	push	{r7}
 800efc6:	b085      	sub	sp, #20
 800efc8:	af00      	add	r7, sp, #0
 800efca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800efcc:	2300      	movs	r3, #0
 800efce:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800efd4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	699b      	ldr	r3, [r3, #24]
 800efda:	2b00      	cmp	r3, #0
 800efdc:	d11f      	bne.n	800f01e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800efde:	68bb      	ldr	r3, [r7, #8]
 800efe0:	2b03      	cmp	r3, #3
 800efe2:	d855      	bhi.n	800f090 <DMA_CheckFifoParam+0xcc>
 800efe4:	a201      	add	r2, pc, #4	; (adr r2, 800efec <DMA_CheckFifoParam+0x28>)
 800efe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800efea:	bf00      	nop
 800efec:	0800effd 	.word	0x0800effd
 800eff0:	0800f00f 	.word	0x0800f00f
 800eff4:	0800effd 	.word	0x0800effd
 800eff8:	0800f091 	.word	0x0800f091
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f000:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800f004:	2b00      	cmp	r3, #0
 800f006:	d045      	beq.n	800f094 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800f008:	2301      	movs	r3, #1
 800f00a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800f00c:	e042      	b.n	800f094 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f012:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800f016:	d13f      	bne.n	800f098 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800f018:	2301      	movs	r3, #1
 800f01a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800f01c:	e03c      	b.n	800f098 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	699b      	ldr	r3, [r3, #24]
 800f022:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f026:	d121      	bne.n	800f06c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800f028:	68bb      	ldr	r3, [r7, #8]
 800f02a:	2b03      	cmp	r3, #3
 800f02c:	d836      	bhi.n	800f09c <DMA_CheckFifoParam+0xd8>
 800f02e:	a201      	add	r2, pc, #4	; (adr r2, 800f034 <DMA_CheckFifoParam+0x70>)
 800f030:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f034:	0800f045 	.word	0x0800f045
 800f038:	0800f04b 	.word	0x0800f04b
 800f03c:	0800f045 	.word	0x0800f045
 800f040:	0800f05d 	.word	0x0800f05d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800f044:	2301      	movs	r3, #1
 800f046:	73fb      	strb	r3, [r7, #15]
      break;
 800f048:	e02f      	b.n	800f0aa <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f04e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800f052:	2b00      	cmp	r3, #0
 800f054:	d024      	beq.n	800f0a0 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800f056:	2301      	movs	r3, #1
 800f058:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800f05a:	e021      	b.n	800f0a0 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f060:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800f064:	d11e      	bne.n	800f0a4 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800f066:	2301      	movs	r3, #1
 800f068:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800f06a:	e01b      	b.n	800f0a4 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800f06c:	68bb      	ldr	r3, [r7, #8]
 800f06e:	2b02      	cmp	r3, #2
 800f070:	d902      	bls.n	800f078 <DMA_CheckFifoParam+0xb4>
 800f072:	2b03      	cmp	r3, #3
 800f074:	d003      	beq.n	800f07e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800f076:	e018      	b.n	800f0aa <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800f078:	2301      	movs	r3, #1
 800f07a:	73fb      	strb	r3, [r7, #15]
      break;
 800f07c:	e015      	b.n	800f0aa <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f082:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800f086:	2b00      	cmp	r3, #0
 800f088:	d00e      	beq.n	800f0a8 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800f08a:	2301      	movs	r3, #1
 800f08c:	73fb      	strb	r3, [r7, #15]
      break;
 800f08e:	e00b      	b.n	800f0a8 <DMA_CheckFifoParam+0xe4>
      break;
 800f090:	bf00      	nop
 800f092:	e00a      	b.n	800f0aa <DMA_CheckFifoParam+0xe6>
      break;
 800f094:	bf00      	nop
 800f096:	e008      	b.n	800f0aa <DMA_CheckFifoParam+0xe6>
      break;
 800f098:	bf00      	nop
 800f09a:	e006      	b.n	800f0aa <DMA_CheckFifoParam+0xe6>
      break;
 800f09c:	bf00      	nop
 800f09e:	e004      	b.n	800f0aa <DMA_CheckFifoParam+0xe6>
      break;
 800f0a0:	bf00      	nop
 800f0a2:	e002      	b.n	800f0aa <DMA_CheckFifoParam+0xe6>
      break;   
 800f0a4:	bf00      	nop
 800f0a6:	e000      	b.n	800f0aa <DMA_CheckFifoParam+0xe6>
      break;
 800f0a8:	bf00      	nop
    }
  } 
  
  return status; 
 800f0aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800f0ac:	4618      	mov	r0, r3
 800f0ae:	3714      	adds	r7, #20
 800f0b0:	46bd      	mov	sp, r7
 800f0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0b6:	4770      	bx	lr

0800f0b8 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800f0b8:	b580      	push	{r7, lr}
 800f0ba:	b086      	sub	sp, #24
 800f0bc:	af00      	add	r7, sp, #0
 800f0be:	60f8      	str	r0, [r7, #12]
 800f0c0:	60b9      	str	r1, [r7, #8]
 800f0c2:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800f0c6:	2301      	movs	r3, #1
 800f0c8:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800f0ca:	4b23      	ldr	r3, [pc, #140]	; (800f158 <HAL_FLASH_Program+0xa0>)
 800f0cc:	7e1b      	ldrb	r3, [r3, #24]
 800f0ce:	2b01      	cmp	r3, #1
 800f0d0:	d101      	bne.n	800f0d6 <HAL_FLASH_Program+0x1e>
 800f0d2:	2302      	movs	r3, #2
 800f0d4:	e03b      	b.n	800f14e <HAL_FLASH_Program+0x96>
 800f0d6:	4b20      	ldr	r3, [pc, #128]	; (800f158 <HAL_FLASH_Program+0xa0>)
 800f0d8:	2201      	movs	r2, #1
 800f0da:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800f0dc:	f24c 3050 	movw	r0, #50000	; 0xc350
 800f0e0:	f000 f870 	bl	800f1c4 <FLASH_WaitForLastOperation>
 800f0e4:	4603      	mov	r3, r0
 800f0e6:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 800f0e8:	7dfb      	ldrb	r3, [r7, #23]
 800f0ea:	2b00      	cmp	r3, #0
 800f0ec:	d12b      	bne.n	800f146 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 800f0ee:	68fb      	ldr	r3, [r7, #12]
 800f0f0:	2b00      	cmp	r3, #0
 800f0f2:	d105      	bne.n	800f100 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 800f0f4:	783b      	ldrb	r3, [r7, #0]
 800f0f6:	4619      	mov	r1, r3
 800f0f8:	68b8      	ldr	r0, [r7, #8]
 800f0fa:	f000 f919 	bl	800f330 <FLASH_Program_Byte>
 800f0fe:	e016      	b.n	800f12e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800f100:	68fb      	ldr	r3, [r7, #12]
 800f102:	2b01      	cmp	r3, #1
 800f104:	d105      	bne.n	800f112 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800f106:	883b      	ldrh	r3, [r7, #0]
 800f108:	4619      	mov	r1, r3
 800f10a:	68b8      	ldr	r0, [r7, #8]
 800f10c:	f000 f8ec 	bl	800f2e8 <FLASH_Program_HalfWord>
 800f110:	e00d      	b.n	800f12e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800f112:	68fb      	ldr	r3, [r7, #12]
 800f114:	2b02      	cmp	r3, #2
 800f116:	d105      	bne.n	800f124 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 800f118:	683b      	ldr	r3, [r7, #0]
 800f11a:	4619      	mov	r1, r3
 800f11c:	68b8      	ldr	r0, [r7, #8]
 800f11e:	f000 f8c1 	bl	800f2a4 <FLASH_Program_Word>
 800f122:	e004      	b.n	800f12e <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 800f124:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f128:	68b8      	ldr	r0, [r7, #8]
 800f12a:	f000 f88b 	bl	800f244 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800f12e:	f24c 3050 	movw	r0, #50000	; 0xc350
 800f132:	f000 f847 	bl	800f1c4 <FLASH_WaitForLastOperation>
 800f136:	4603      	mov	r3, r0
 800f138:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 800f13a:	4b08      	ldr	r3, [pc, #32]	; (800f15c <HAL_FLASH_Program+0xa4>)
 800f13c:	691b      	ldr	r3, [r3, #16]
 800f13e:	4a07      	ldr	r2, [pc, #28]	; (800f15c <HAL_FLASH_Program+0xa4>)
 800f140:	f023 0301 	bic.w	r3, r3, #1
 800f144:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800f146:	4b04      	ldr	r3, [pc, #16]	; (800f158 <HAL_FLASH_Program+0xa0>)
 800f148:	2200      	movs	r2, #0
 800f14a:	761a      	strb	r2, [r3, #24]
  
  return status;
 800f14c:	7dfb      	ldrb	r3, [r7, #23]
}
 800f14e:	4618      	mov	r0, r3
 800f150:	3718      	adds	r7, #24
 800f152:	46bd      	mov	sp, r7
 800f154:	bd80      	pop	{r7, pc}
 800f156:	bf00      	nop
 800f158:	2001467c 	.word	0x2001467c
 800f15c:	40023c00 	.word	0x40023c00

0800f160 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800f160:	b480      	push	{r7}
 800f162:	b083      	sub	sp, #12
 800f164:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800f166:	2300      	movs	r3, #0
 800f168:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800f16a:	4b0b      	ldr	r3, [pc, #44]	; (800f198 <HAL_FLASH_Unlock+0x38>)
 800f16c:	691b      	ldr	r3, [r3, #16]
 800f16e:	2b00      	cmp	r3, #0
 800f170:	da0b      	bge.n	800f18a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800f172:	4b09      	ldr	r3, [pc, #36]	; (800f198 <HAL_FLASH_Unlock+0x38>)
 800f174:	4a09      	ldr	r2, [pc, #36]	; (800f19c <HAL_FLASH_Unlock+0x3c>)
 800f176:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800f178:	4b07      	ldr	r3, [pc, #28]	; (800f198 <HAL_FLASH_Unlock+0x38>)
 800f17a:	4a09      	ldr	r2, [pc, #36]	; (800f1a0 <HAL_FLASH_Unlock+0x40>)
 800f17c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800f17e:	4b06      	ldr	r3, [pc, #24]	; (800f198 <HAL_FLASH_Unlock+0x38>)
 800f180:	691b      	ldr	r3, [r3, #16]
 800f182:	2b00      	cmp	r3, #0
 800f184:	da01      	bge.n	800f18a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800f186:	2301      	movs	r3, #1
 800f188:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800f18a:	79fb      	ldrb	r3, [r7, #7]
}
 800f18c:	4618      	mov	r0, r3
 800f18e:	370c      	adds	r7, #12
 800f190:	46bd      	mov	sp, r7
 800f192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f196:	4770      	bx	lr
 800f198:	40023c00 	.word	0x40023c00
 800f19c:	45670123 	.word	0x45670123
 800f1a0:	cdef89ab 	.word	0xcdef89ab

0800f1a4 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800f1a4:	b480      	push	{r7}
 800f1a6:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 800f1a8:	4b05      	ldr	r3, [pc, #20]	; (800f1c0 <HAL_FLASH_Lock+0x1c>)
 800f1aa:	691b      	ldr	r3, [r3, #16]
 800f1ac:	4a04      	ldr	r2, [pc, #16]	; (800f1c0 <HAL_FLASH_Lock+0x1c>)
 800f1ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800f1b2:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 800f1b4:	2300      	movs	r3, #0
}
 800f1b6:	4618      	mov	r0, r3
 800f1b8:	46bd      	mov	sp, r7
 800f1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1be:	4770      	bx	lr
 800f1c0:	40023c00 	.word	0x40023c00

0800f1c4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 800f1c4:	b580      	push	{r7, lr}
 800f1c6:	b084      	sub	sp, #16
 800f1c8:	af00      	add	r7, sp, #0
 800f1ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800f1cc:	2300      	movs	r3, #0
 800f1ce:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800f1d0:	4b1a      	ldr	r3, [pc, #104]	; (800f23c <FLASH_WaitForLastOperation+0x78>)
 800f1d2:	2200      	movs	r2, #0
 800f1d4:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 800f1d6:	f7fe feb5 	bl	800df44 <HAL_GetTick>
 800f1da:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800f1dc:	e010      	b.n	800f200 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f1e4:	d00c      	beq.n	800f200 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	2b00      	cmp	r3, #0
 800f1ea:	d007      	beq.n	800f1fc <FLASH_WaitForLastOperation+0x38>
 800f1ec:	f7fe feaa 	bl	800df44 <HAL_GetTick>
 800f1f0:	4602      	mov	r2, r0
 800f1f2:	68fb      	ldr	r3, [r7, #12]
 800f1f4:	1ad3      	subs	r3, r2, r3
 800f1f6:	687a      	ldr	r2, [r7, #4]
 800f1f8:	429a      	cmp	r2, r3
 800f1fa:	d201      	bcs.n	800f200 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 800f1fc:	2303      	movs	r3, #3
 800f1fe:	e019      	b.n	800f234 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800f200:	4b0f      	ldr	r3, [pc, #60]	; (800f240 <FLASH_WaitForLastOperation+0x7c>)
 800f202:	68db      	ldr	r3, [r3, #12]
 800f204:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800f208:	2b00      	cmp	r3, #0
 800f20a:	d1e8      	bne.n	800f1de <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800f20c:	4b0c      	ldr	r3, [pc, #48]	; (800f240 <FLASH_WaitForLastOperation+0x7c>)
 800f20e:	68db      	ldr	r3, [r3, #12]
 800f210:	f003 0301 	and.w	r3, r3, #1
 800f214:	2b00      	cmp	r3, #0
 800f216:	d002      	beq.n	800f21e <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800f218:	4b09      	ldr	r3, [pc, #36]	; (800f240 <FLASH_WaitForLastOperation+0x7c>)
 800f21a:	2201      	movs	r2, #1
 800f21c:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800f21e:	4b08      	ldr	r3, [pc, #32]	; (800f240 <FLASH_WaitForLastOperation+0x7c>)
 800f220:	68db      	ldr	r3, [r3, #12]
 800f222:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 800f226:	2b00      	cmp	r3, #0
 800f228:	d003      	beq.n	800f232 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800f22a:	f000 f8a3 	bl	800f374 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800f22e:	2301      	movs	r3, #1
 800f230:	e000      	b.n	800f234 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800f232:	2300      	movs	r3, #0
  
}  
 800f234:	4618      	mov	r0, r3
 800f236:	3710      	adds	r7, #16
 800f238:	46bd      	mov	sp, r7
 800f23a:	bd80      	pop	{r7, pc}
 800f23c:	2001467c 	.word	0x2001467c
 800f240:	40023c00 	.word	0x40023c00

0800f244 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800f244:	b490      	push	{r4, r7}
 800f246:	b084      	sub	sp, #16
 800f248:	af00      	add	r7, sp, #0
 800f24a:	60f8      	str	r0, [r7, #12]
 800f24c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800f250:	4b13      	ldr	r3, [pc, #76]	; (800f2a0 <FLASH_Program_DoubleWord+0x5c>)
 800f252:	691b      	ldr	r3, [r3, #16]
 800f254:	4a12      	ldr	r2, [pc, #72]	; (800f2a0 <FLASH_Program_DoubleWord+0x5c>)
 800f256:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f25a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 800f25c:	4b10      	ldr	r3, [pc, #64]	; (800f2a0 <FLASH_Program_DoubleWord+0x5c>)
 800f25e:	691b      	ldr	r3, [r3, #16]
 800f260:	4a0f      	ldr	r2, [pc, #60]	; (800f2a0 <FLASH_Program_DoubleWord+0x5c>)
 800f262:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800f266:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800f268:	4b0d      	ldr	r3, [pc, #52]	; (800f2a0 <FLASH_Program_DoubleWord+0x5c>)
 800f26a:	691b      	ldr	r3, [r3, #16]
 800f26c:	4a0c      	ldr	r2, [pc, #48]	; (800f2a0 <FLASH_Program_DoubleWord+0x5c>)
 800f26e:	f043 0301 	orr.w	r3, r3, #1
 800f272:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 800f274:	68fb      	ldr	r3, [r7, #12]
 800f276:	683a      	ldr	r2, [r7, #0]
 800f278:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 800f27a:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 800f27e:	e9d7 1200 	ldrd	r1, r2, [r7]
 800f282:	f04f 0300 	mov.w	r3, #0
 800f286:	f04f 0400 	mov.w	r4, #0
 800f28a:	0013      	movs	r3, r2
 800f28c:	2400      	movs	r4, #0
 800f28e:	68fa      	ldr	r2, [r7, #12]
 800f290:	3204      	adds	r2, #4
 800f292:	6013      	str	r3, [r2, #0]
}
 800f294:	bf00      	nop
 800f296:	3710      	adds	r7, #16
 800f298:	46bd      	mov	sp, r7
 800f29a:	bc90      	pop	{r4, r7}
 800f29c:	4770      	bx	lr
 800f29e:	bf00      	nop
 800f2a0:	40023c00 	.word	0x40023c00

0800f2a4 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 800f2a4:	b480      	push	{r7}
 800f2a6:	b083      	sub	sp, #12
 800f2a8:	af00      	add	r7, sp, #0
 800f2aa:	6078      	str	r0, [r7, #4]
 800f2ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800f2ae:	4b0d      	ldr	r3, [pc, #52]	; (800f2e4 <FLASH_Program_Word+0x40>)
 800f2b0:	691b      	ldr	r3, [r3, #16]
 800f2b2:	4a0c      	ldr	r2, [pc, #48]	; (800f2e4 <FLASH_Program_Word+0x40>)
 800f2b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f2b8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800f2ba:	4b0a      	ldr	r3, [pc, #40]	; (800f2e4 <FLASH_Program_Word+0x40>)
 800f2bc:	691b      	ldr	r3, [r3, #16]
 800f2be:	4a09      	ldr	r2, [pc, #36]	; (800f2e4 <FLASH_Program_Word+0x40>)
 800f2c0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800f2c4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800f2c6:	4b07      	ldr	r3, [pc, #28]	; (800f2e4 <FLASH_Program_Word+0x40>)
 800f2c8:	691b      	ldr	r3, [r3, #16]
 800f2ca:	4a06      	ldr	r2, [pc, #24]	; (800f2e4 <FLASH_Program_Word+0x40>)
 800f2cc:	f043 0301 	orr.w	r3, r3, #1
 800f2d0:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	683a      	ldr	r2, [r7, #0]
 800f2d6:	601a      	str	r2, [r3, #0]
}
 800f2d8:	bf00      	nop
 800f2da:	370c      	adds	r7, #12
 800f2dc:	46bd      	mov	sp, r7
 800f2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2e2:	4770      	bx	lr
 800f2e4:	40023c00 	.word	0x40023c00

0800f2e8 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 800f2e8:	b480      	push	{r7}
 800f2ea:	b083      	sub	sp, #12
 800f2ec:	af00      	add	r7, sp, #0
 800f2ee:	6078      	str	r0, [r7, #4]
 800f2f0:	460b      	mov	r3, r1
 800f2f2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800f2f4:	4b0d      	ldr	r3, [pc, #52]	; (800f32c <FLASH_Program_HalfWord+0x44>)
 800f2f6:	691b      	ldr	r3, [r3, #16]
 800f2f8:	4a0c      	ldr	r2, [pc, #48]	; (800f32c <FLASH_Program_HalfWord+0x44>)
 800f2fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f2fe:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 800f300:	4b0a      	ldr	r3, [pc, #40]	; (800f32c <FLASH_Program_HalfWord+0x44>)
 800f302:	691b      	ldr	r3, [r3, #16]
 800f304:	4a09      	ldr	r2, [pc, #36]	; (800f32c <FLASH_Program_HalfWord+0x44>)
 800f306:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800f30a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800f30c:	4b07      	ldr	r3, [pc, #28]	; (800f32c <FLASH_Program_HalfWord+0x44>)
 800f30e:	691b      	ldr	r3, [r3, #16]
 800f310:	4a06      	ldr	r2, [pc, #24]	; (800f32c <FLASH_Program_HalfWord+0x44>)
 800f312:	f043 0301 	orr.w	r3, r3, #1
 800f316:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	887a      	ldrh	r2, [r7, #2]
 800f31c:	801a      	strh	r2, [r3, #0]
}
 800f31e:	bf00      	nop
 800f320:	370c      	adds	r7, #12
 800f322:	46bd      	mov	sp, r7
 800f324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f328:	4770      	bx	lr
 800f32a:	bf00      	nop
 800f32c:	40023c00 	.word	0x40023c00

0800f330 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 800f330:	b480      	push	{r7}
 800f332:	b083      	sub	sp, #12
 800f334:	af00      	add	r7, sp, #0
 800f336:	6078      	str	r0, [r7, #4]
 800f338:	460b      	mov	r3, r1
 800f33a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800f33c:	4b0c      	ldr	r3, [pc, #48]	; (800f370 <FLASH_Program_Byte+0x40>)
 800f33e:	691b      	ldr	r3, [r3, #16]
 800f340:	4a0b      	ldr	r2, [pc, #44]	; (800f370 <FLASH_Program_Byte+0x40>)
 800f342:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f346:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 800f348:	4b09      	ldr	r3, [pc, #36]	; (800f370 <FLASH_Program_Byte+0x40>)
 800f34a:	4a09      	ldr	r2, [pc, #36]	; (800f370 <FLASH_Program_Byte+0x40>)
 800f34c:	691b      	ldr	r3, [r3, #16]
 800f34e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800f350:	4b07      	ldr	r3, [pc, #28]	; (800f370 <FLASH_Program_Byte+0x40>)
 800f352:	691b      	ldr	r3, [r3, #16]
 800f354:	4a06      	ldr	r2, [pc, #24]	; (800f370 <FLASH_Program_Byte+0x40>)
 800f356:	f043 0301 	orr.w	r3, r3, #1
 800f35a:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	78fa      	ldrb	r2, [r7, #3]
 800f360:	701a      	strb	r2, [r3, #0]
}
 800f362:	bf00      	nop
 800f364:	370c      	adds	r7, #12
 800f366:	46bd      	mov	sp, r7
 800f368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f36c:	4770      	bx	lr
 800f36e:	bf00      	nop
 800f370:	40023c00 	.word	0x40023c00

0800f374 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 800f374:	b480      	push	{r7}
 800f376:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800f378:	4b27      	ldr	r3, [pc, #156]	; (800f418 <FLASH_SetErrorCode+0xa4>)
 800f37a:	68db      	ldr	r3, [r3, #12]
 800f37c:	f003 0310 	and.w	r3, r3, #16
 800f380:	2b00      	cmp	r3, #0
 800f382:	d008      	beq.n	800f396 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800f384:	4b25      	ldr	r3, [pc, #148]	; (800f41c <FLASH_SetErrorCode+0xa8>)
 800f386:	69db      	ldr	r3, [r3, #28]
 800f388:	f043 0310 	orr.w	r3, r3, #16
 800f38c:	4a23      	ldr	r2, [pc, #140]	; (800f41c <FLASH_SetErrorCode+0xa8>)
 800f38e:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800f390:	4b21      	ldr	r3, [pc, #132]	; (800f418 <FLASH_SetErrorCode+0xa4>)
 800f392:	2210      	movs	r2, #16
 800f394:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800f396:	4b20      	ldr	r3, [pc, #128]	; (800f418 <FLASH_SetErrorCode+0xa4>)
 800f398:	68db      	ldr	r3, [r3, #12]
 800f39a:	f003 0320 	and.w	r3, r3, #32
 800f39e:	2b00      	cmp	r3, #0
 800f3a0:	d008      	beq.n	800f3b4 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800f3a2:	4b1e      	ldr	r3, [pc, #120]	; (800f41c <FLASH_SetErrorCode+0xa8>)
 800f3a4:	69db      	ldr	r3, [r3, #28]
 800f3a6:	f043 0308 	orr.w	r3, r3, #8
 800f3aa:	4a1c      	ldr	r2, [pc, #112]	; (800f41c <FLASH_SetErrorCode+0xa8>)
 800f3ac:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800f3ae:	4b1a      	ldr	r3, [pc, #104]	; (800f418 <FLASH_SetErrorCode+0xa4>)
 800f3b0:	2220      	movs	r2, #32
 800f3b2:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800f3b4:	4b18      	ldr	r3, [pc, #96]	; (800f418 <FLASH_SetErrorCode+0xa4>)
 800f3b6:	68db      	ldr	r3, [r3, #12]
 800f3b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f3bc:	2b00      	cmp	r3, #0
 800f3be:	d008      	beq.n	800f3d2 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800f3c0:	4b16      	ldr	r3, [pc, #88]	; (800f41c <FLASH_SetErrorCode+0xa8>)
 800f3c2:	69db      	ldr	r3, [r3, #28]
 800f3c4:	f043 0304 	orr.w	r3, r3, #4
 800f3c8:	4a14      	ldr	r2, [pc, #80]	; (800f41c <FLASH_SetErrorCode+0xa8>)
 800f3ca:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800f3cc:	4b12      	ldr	r3, [pc, #72]	; (800f418 <FLASH_SetErrorCode+0xa4>)
 800f3ce:	2240      	movs	r2, #64	; 0x40
 800f3d0:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800f3d2:	4b11      	ldr	r3, [pc, #68]	; (800f418 <FLASH_SetErrorCode+0xa4>)
 800f3d4:	68db      	ldr	r3, [r3, #12]
 800f3d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f3da:	2b00      	cmp	r3, #0
 800f3dc:	d008      	beq.n	800f3f0 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800f3de:	4b0f      	ldr	r3, [pc, #60]	; (800f41c <FLASH_SetErrorCode+0xa8>)
 800f3e0:	69db      	ldr	r3, [r3, #28]
 800f3e2:	f043 0302 	orr.w	r3, r3, #2
 800f3e6:	4a0d      	ldr	r2, [pc, #52]	; (800f41c <FLASH_SetErrorCode+0xa8>)
 800f3e8:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800f3ea:	4b0b      	ldr	r3, [pc, #44]	; (800f418 <FLASH_SetErrorCode+0xa4>)
 800f3ec:	2280      	movs	r2, #128	; 0x80
 800f3ee:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800f3f0:	4b09      	ldr	r3, [pc, #36]	; (800f418 <FLASH_SetErrorCode+0xa4>)
 800f3f2:	68db      	ldr	r3, [r3, #12]
 800f3f4:	f003 0302 	and.w	r3, r3, #2
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	d008      	beq.n	800f40e <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800f3fc:	4b07      	ldr	r3, [pc, #28]	; (800f41c <FLASH_SetErrorCode+0xa8>)
 800f3fe:	69db      	ldr	r3, [r3, #28]
 800f400:	f043 0320 	orr.w	r3, r3, #32
 800f404:	4a05      	ldr	r2, [pc, #20]	; (800f41c <FLASH_SetErrorCode+0xa8>)
 800f406:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800f408:	4b03      	ldr	r3, [pc, #12]	; (800f418 <FLASH_SetErrorCode+0xa4>)
 800f40a:	2202      	movs	r2, #2
 800f40c:	60da      	str	r2, [r3, #12]
  }
}
 800f40e:	bf00      	nop
 800f410:	46bd      	mov	sp, r7
 800f412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f416:	4770      	bx	lr
 800f418:	40023c00 	.word	0x40023c00
 800f41c:	2001467c 	.word	0x2001467c

0800f420 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 800f420:	b580      	push	{r7, lr}
 800f422:	b084      	sub	sp, #16
 800f424:	af00      	add	r7, sp, #0
 800f426:	6078      	str	r0, [r7, #4]
 800f428:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800f42a:	2301      	movs	r3, #1
 800f42c:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800f42e:	2300      	movs	r3, #0
 800f430:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800f432:	4b31      	ldr	r3, [pc, #196]	; (800f4f8 <HAL_FLASHEx_Erase+0xd8>)
 800f434:	7e1b      	ldrb	r3, [r3, #24]
 800f436:	2b01      	cmp	r3, #1
 800f438:	d101      	bne.n	800f43e <HAL_FLASHEx_Erase+0x1e>
 800f43a:	2302      	movs	r3, #2
 800f43c:	e058      	b.n	800f4f0 <HAL_FLASHEx_Erase+0xd0>
 800f43e:	4b2e      	ldr	r3, [pc, #184]	; (800f4f8 <HAL_FLASHEx_Erase+0xd8>)
 800f440:	2201      	movs	r2, #1
 800f442:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800f444:	f24c 3050 	movw	r0, #50000	; 0xc350
 800f448:	f7ff febc 	bl	800f1c4 <FLASH_WaitForLastOperation>
 800f44c:	4603      	mov	r3, r0
 800f44e:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 800f450:	7bfb      	ldrb	r3, [r7, #15]
 800f452:	2b00      	cmp	r3, #0
 800f454:	d148      	bne.n	800f4e8 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800f456:	683b      	ldr	r3, [r7, #0]
 800f458:	f04f 32ff 	mov.w	r2, #4294967295
 800f45c:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	681b      	ldr	r3, [r3, #0]
 800f462:	2b01      	cmp	r3, #1
 800f464:	d115      	bne.n	800f492 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	691b      	ldr	r3, [r3, #16]
 800f46a:	b2da      	uxtb	r2, r3
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	685b      	ldr	r3, [r3, #4]
 800f470:	4619      	mov	r1, r3
 800f472:	4610      	mov	r0, r2
 800f474:	f000 f844 	bl	800f500 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800f478:	f24c 3050 	movw	r0, #50000	; 0xc350
 800f47c:	f7ff fea2 	bl	800f1c4 <FLASH_WaitForLastOperation>
 800f480:	4603      	mov	r3, r0
 800f482:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 800f484:	4b1d      	ldr	r3, [pc, #116]	; (800f4fc <HAL_FLASHEx_Erase+0xdc>)
 800f486:	691b      	ldr	r3, [r3, #16]
 800f488:	4a1c      	ldr	r2, [pc, #112]	; (800f4fc <HAL_FLASHEx_Erase+0xdc>)
 800f48a:	f023 0304 	bic.w	r3, r3, #4
 800f48e:	6113      	str	r3, [r2, #16]
 800f490:	e028      	b.n	800f4e4 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	689b      	ldr	r3, [r3, #8]
 800f496:	60bb      	str	r3, [r7, #8]
 800f498:	e01c      	b.n	800f4d4 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	691b      	ldr	r3, [r3, #16]
 800f49e:	b2db      	uxtb	r3, r3
 800f4a0:	4619      	mov	r1, r3
 800f4a2:	68b8      	ldr	r0, [r7, #8]
 800f4a4:	f000 f850 	bl	800f548 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800f4a8:	f24c 3050 	movw	r0, #50000	; 0xc350
 800f4ac:	f7ff fe8a 	bl	800f1c4 <FLASH_WaitForLastOperation>
 800f4b0:	4603      	mov	r3, r0
 800f4b2:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 800f4b4:	4b11      	ldr	r3, [pc, #68]	; (800f4fc <HAL_FLASHEx_Erase+0xdc>)
 800f4b6:	691b      	ldr	r3, [r3, #16]
 800f4b8:	4a10      	ldr	r2, [pc, #64]	; (800f4fc <HAL_FLASHEx_Erase+0xdc>)
 800f4ba:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 800f4be:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 800f4c0:	7bfb      	ldrb	r3, [r7, #15]
 800f4c2:	2b00      	cmp	r3, #0
 800f4c4:	d003      	beq.n	800f4ce <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 800f4c6:	683b      	ldr	r3, [r7, #0]
 800f4c8:	68ba      	ldr	r2, [r7, #8]
 800f4ca:	601a      	str	r2, [r3, #0]
          break;
 800f4cc:	e00a      	b.n	800f4e4 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800f4ce:	68bb      	ldr	r3, [r7, #8]
 800f4d0:	3301      	adds	r3, #1
 800f4d2:	60bb      	str	r3, [r7, #8]
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	68da      	ldr	r2, [r3, #12]
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	689b      	ldr	r3, [r3, #8]
 800f4dc:	4413      	add	r3, r2
 800f4de:	68ba      	ldr	r2, [r7, #8]
 800f4e0:	429a      	cmp	r2, r3
 800f4e2:	d3da      	bcc.n	800f49a <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 800f4e4:	f000 f878 	bl	800f5d8 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800f4e8:	4b03      	ldr	r3, [pc, #12]	; (800f4f8 <HAL_FLASHEx_Erase+0xd8>)
 800f4ea:	2200      	movs	r2, #0
 800f4ec:	761a      	strb	r2, [r3, #24]

  return status;
 800f4ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800f4f0:	4618      	mov	r0, r3
 800f4f2:	3710      	adds	r7, #16
 800f4f4:	46bd      	mov	sp, r7
 800f4f6:	bd80      	pop	{r7, pc}
 800f4f8:	2001467c 	.word	0x2001467c
 800f4fc:	40023c00 	.word	0x40023c00

0800f500 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 800f500:	b480      	push	{r7}
 800f502:	b083      	sub	sp, #12
 800f504:	af00      	add	r7, sp, #0
 800f506:	4603      	mov	r3, r0
 800f508:	6039      	str	r1, [r7, #0]
 800f50a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800f50c:	4b0d      	ldr	r3, [pc, #52]	; (800f544 <FLASH_MassErase+0x44>)
 800f50e:	691b      	ldr	r3, [r3, #16]
 800f510:	4a0c      	ldr	r2, [pc, #48]	; (800f544 <FLASH_MassErase+0x44>)
 800f512:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f516:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 800f518:	4b0a      	ldr	r3, [pc, #40]	; (800f544 <FLASH_MassErase+0x44>)
 800f51a:	691b      	ldr	r3, [r3, #16]
 800f51c:	4a09      	ldr	r2, [pc, #36]	; (800f544 <FLASH_MassErase+0x44>)
 800f51e:	f043 0304 	orr.w	r3, r3, #4
 800f522:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 800f524:	4b07      	ldr	r3, [pc, #28]	; (800f544 <FLASH_MassErase+0x44>)
 800f526:	691a      	ldr	r2, [r3, #16]
 800f528:	79fb      	ldrb	r3, [r7, #7]
 800f52a:	021b      	lsls	r3, r3, #8
 800f52c:	4313      	orrs	r3, r2
 800f52e:	4a05      	ldr	r2, [pc, #20]	; (800f544 <FLASH_MassErase+0x44>)
 800f530:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800f534:	6113      	str	r3, [r2, #16]
}
 800f536:	bf00      	nop
 800f538:	370c      	adds	r7, #12
 800f53a:	46bd      	mov	sp, r7
 800f53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f540:	4770      	bx	lr
 800f542:	bf00      	nop
 800f544:	40023c00 	.word	0x40023c00

0800f548 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 800f548:	b480      	push	{r7}
 800f54a:	b085      	sub	sp, #20
 800f54c:	af00      	add	r7, sp, #0
 800f54e:	6078      	str	r0, [r7, #4]
 800f550:	460b      	mov	r3, r1
 800f552:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 800f554:	2300      	movs	r3, #0
 800f556:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800f558:	78fb      	ldrb	r3, [r7, #3]
 800f55a:	2b00      	cmp	r3, #0
 800f55c:	d102      	bne.n	800f564 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 800f55e:	2300      	movs	r3, #0
 800f560:	60fb      	str	r3, [r7, #12]
 800f562:	e010      	b.n	800f586 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800f564:	78fb      	ldrb	r3, [r7, #3]
 800f566:	2b01      	cmp	r3, #1
 800f568:	d103      	bne.n	800f572 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800f56a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800f56e:	60fb      	str	r3, [r7, #12]
 800f570:	e009      	b.n	800f586 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800f572:	78fb      	ldrb	r3, [r7, #3]
 800f574:	2b02      	cmp	r3, #2
 800f576:	d103      	bne.n	800f580 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800f578:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f57c:	60fb      	str	r3, [r7, #12]
 800f57e:	e002      	b.n	800f586 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800f580:	f44f 7340 	mov.w	r3, #768	; 0x300
 800f584:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800f586:	4b13      	ldr	r3, [pc, #76]	; (800f5d4 <FLASH_Erase_Sector+0x8c>)
 800f588:	691b      	ldr	r3, [r3, #16]
 800f58a:	4a12      	ldr	r2, [pc, #72]	; (800f5d4 <FLASH_Erase_Sector+0x8c>)
 800f58c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f590:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800f592:	4b10      	ldr	r3, [pc, #64]	; (800f5d4 <FLASH_Erase_Sector+0x8c>)
 800f594:	691a      	ldr	r2, [r3, #16]
 800f596:	490f      	ldr	r1, [pc, #60]	; (800f5d4 <FLASH_Erase_Sector+0x8c>)
 800f598:	68fb      	ldr	r3, [r7, #12]
 800f59a:	4313      	orrs	r3, r2
 800f59c:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800f59e:	4b0d      	ldr	r3, [pc, #52]	; (800f5d4 <FLASH_Erase_Sector+0x8c>)
 800f5a0:	691b      	ldr	r3, [r3, #16]
 800f5a2:	4a0c      	ldr	r2, [pc, #48]	; (800f5d4 <FLASH_Erase_Sector+0x8c>)
 800f5a4:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800f5a8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800f5aa:	4b0a      	ldr	r3, [pc, #40]	; (800f5d4 <FLASH_Erase_Sector+0x8c>)
 800f5ac:	691a      	ldr	r2, [r3, #16]
 800f5ae:	687b      	ldr	r3, [r7, #4]
 800f5b0:	00db      	lsls	r3, r3, #3
 800f5b2:	4313      	orrs	r3, r2
 800f5b4:	4a07      	ldr	r2, [pc, #28]	; (800f5d4 <FLASH_Erase_Sector+0x8c>)
 800f5b6:	f043 0302 	orr.w	r3, r3, #2
 800f5ba:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800f5bc:	4b05      	ldr	r3, [pc, #20]	; (800f5d4 <FLASH_Erase_Sector+0x8c>)
 800f5be:	691b      	ldr	r3, [r3, #16]
 800f5c0:	4a04      	ldr	r2, [pc, #16]	; (800f5d4 <FLASH_Erase_Sector+0x8c>)
 800f5c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800f5c6:	6113      	str	r3, [r2, #16]
}
 800f5c8:	bf00      	nop
 800f5ca:	3714      	adds	r7, #20
 800f5cc:	46bd      	mov	sp, r7
 800f5ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5d2:	4770      	bx	lr
 800f5d4:	40023c00 	.word	0x40023c00

0800f5d8 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 800f5d8:	b480      	push	{r7}
 800f5da:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 800f5dc:	4b20      	ldr	r3, [pc, #128]	; (800f660 <FLASH_FlushCaches+0x88>)
 800f5de:	681b      	ldr	r3, [r3, #0]
 800f5e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800f5e4:	2b00      	cmp	r3, #0
 800f5e6:	d017      	beq.n	800f618 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800f5e8:	4b1d      	ldr	r3, [pc, #116]	; (800f660 <FLASH_FlushCaches+0x88>)
 800f5ea:	681b      	ldr	r3, [r3, #0]
 800f5ec:	4a1c      	ldr	r2, [pc, #112]	; (800f660 <FLASH_FlushCaches+0x88>)
 800f5ee:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f5f2:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800f5f4:	4b1a      	ldr	r3, [pc, #104]	; (800f660 <FLASH_FlushCaches+0x88>)
 800f5f6:	681b      	ldr	r3, [r3, #0]
 800f5f8:	4a19      	ldr	r2, [pc, #100]	; (800f660 <FLASH_FlushCaches+0x88>)
 800f5fa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800f5fe:	6013      	str	r3, [r2, #0]
 800f600:	4b17      	ldr	r3, [pc, #92]	; (800f660 <FLASH_FlushCaches+0x88>)
 800f602:	681b      	ldr	r3, [r3, #0]
 800f604:	4a16      	ldr	r2, [pc, #88]	; (800f660 <FLASH_FlushCaches+0x88>)
 800f606:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f60a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800f60c:	4b14      	ldr	r3, [pc, #80]	; (800f660 <FLASH_FlushCaches+0x88>)
 800f60e:	681b      	ldr	r3, [r3, #0]
 800f610:	4a13      	ldr	r2, [pc, #76]	; (800f660 <FLASH_FlushCaches+0x88>)
 800f612:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800f616:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 800f618:	4b11      	ldr	r3, [pc, #68]	; (800f660 <FLASH_FlushCaches+0x88>)
 800f61a:	681b      	ldr	r3, [r3, #0]
 800f61c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800f620:	2b00      	cmp	r3, #0
 800f622:	d017      	beq.n	800f654 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800f624:	4b0e      	ldr	r3, [pc, #56]	; (800f660 <FLASH_FlushCaches+0x88>)
 800f626:	681b      	ldr	r3, [r3, #0]
 800f628:	4a0d      	ldr	r2, [pc, #52]	; (800f660 <FLASH_FlushCaches+0x88>)
 800f62a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f62e:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800f630:	4b0b      	ldr	r3, [pc, #44]	; (800f660 <FLASH_FlushCaches+0x88>)
 800f632:	681b      	ldr	r3, [r3, #0]
 800f634:	4a0a      	ldr	r2, [pc, #40]	; (800f660 <FLASH_FlushCaches+0x88>)
 800f636:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800f63a:	6013      	str	r3, [r2, #0]
 800f63c:	4b08      	ldr	r3, [pc, #32]	; (800f660 <FLASH_FlushCaches+0x88>)
 800f63e:	681b      	ldr	r3, [r3, #0]
 800f640:	4a07      	ldr	r2, [pc, #28]	; (800f660 <FLASH_FlushCaches+0x88>)
 800f642:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f646:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800f648:	4b05      	ldr	r3, [pc, #20]	; (800f660 <FLASH_FlushCaches+0x88>)
 800f64a:	681b      	ldr	r3, [r3, #0]
 800f64c:	4a04      	ldr	r2, [pc, #16]	; (800f660 <FLASH_FlushCaches+0x88>)
 800f64e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800f652:	6013      	str	r3, [r2, #0]
  }
}
 800f654:	bf00      	nop
 800f656:	46bd      	mov	sp, r7
 800f658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f65c:	4770      	bx	lr
 800f65e:	bf00      	nop
 800f660:	40023c00 	.word	0x40023c00

0800f664 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800f664:	b480      	push	{r7}
 800f666:	b089      	sub	sp, #36	; 0x24
 800f668:	af00      	add	r7, sp, #0
 800f66a:	6078      	str	r0, [r7, #4]
 800f66c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800f66e:	2300      	movs	r3, #0
 800f670:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800f672:	2300      	movs	r3, #0
 800f674:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800f676:	2300      	movs	r3, #0
 800f678:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800f67a:	2300      	movs	r3, #0
 800f67c:	61fb      	str	r3, [r7, #28]
 800f67e:	e16b      	b.n	800f958 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800f680:	2201      	movs	r2, #1
 800f682:	69fb      	ldr	r3, [r7, #28]
 800f684:	fa02 f303 	lsl.w	r3, r2, r3
 800f688:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800f68a:	683b      	ldr	r3, [r7, #0]
 800f68c:	681b      	ldr	r3, [r3, #0]
 800f68e:	697a      	ldr	r2, [r7, #20]
 800f690:	4013      	ands	r3, r2
 800f692:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800f694:	693a      	ldr	r2, [r7, #16]
 800f696:	697b      	ldr	r3, [r7, #20]
 800f698:	429a      	cmp	r2, r3
 800f69a:	f040 815a 	bne.w	800f952 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800f69e:	683b      	ldr	r3, [r7, #0]
 800f6a0:	685b      	ldr	r3, [r3, #4]
 800f6a2:	2b01      	cmp	r3, #1
 800f6a4:	d00b      	beq.n	800f6be <HAL_GPIO_Init+0x5a>
 800f6a6:	683b      	ldr	r3, [r7, #0]
 800f6a8:	685b      	ldr	r3, [r3, #4]
 800f6aa:	2b02      	cmp	r3, #2
 800f6ac:	d007      	beq.n	800f6be <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800f6ae:	683b      	ldr	r3, [r7, #0]
 800f6b0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800f6b2:	2b11      	cmp	r3, #17
 800f6b4:	d003      	beq.n	800f6be <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800f6b6:	683b      	ldr	r3, [r7, #0]
 800f6b8:	685b      	ldr	r3, [r3, #4]
 800f6ba:	2b12      	cmp	r3, #18
 800f6bc:	d130      	bne.n	800f720 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800f6be:	687b      	ldr	r3, [r7, #4]
 800f6c0:	689b      	ldr	r3, [r3, #8]
 800f6c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800f6c4:	69fb      	ldr	r3, [r7, #28]
 800f6c6:	005b      	lsls	r3, r3, #1
 800f6c8:	2203      	movs	r2, #3
 800f6ca:	fa02 f303 	lsl.w	r3, r2, r3
 800f6ce:	43db      	mvns	r3, r3
 800f6d0:	69ba      	ldr	r2, [r7, #24]
 800f6d2:	4013      	ands	r3, r2
 800f6d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800f6d6:	683b      	ldr	r3, [r7, #0]
 800f6d8:	68da      	ldr	r2, [r3, #12]
 800f6da:	69fb      	ldr	r3, [r7, #28]
 800f6dc:	005b      	lsls	r3, r3, #1
 800f6de:	fa02 f303 	lsl.w	r3, r2, r3
 800f6e2:	69ba      	ldr	r2, [r7, #24]
 800f6e4:	4313      	orrs	r3, r2
 800f6e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	69ba      	ldr	r2, [r7, #24]
 800f6ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	685b      	ldr	r3, [r3, #4]
 800f6f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800f6f4:	2201      	movs	r2, #1
 800f6f6:	69fb      	ldr	r3, [r7, #28]
 800f6f8:	fa02 f303 	lsl.w	r3, r2, r3
 800f6fc:	43db      	mvns	r3, r3
 800f6fe:	69ba      	ldr	r2, [r7, #24]
 800f700:	4013      	ands	r3, r2
 800f702:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800f704:	683b      	ldr	r3, [r7, #0]
 800f706:	685b      	ldr	r3, [r3, #4]
 800f708:	091b      	lsrs	r3, r3, #4
 800f70a:	f003 0201 	and.w	r2, r3, #1
 800f70e:	69fb      	ldr	r3, [r7, #28]
 800f710:	fa02 f303 	lsl.w	r3, r2, r3
 800f714:	69ba      	ldr	r2, [r7, #24]
 800f716:	4313      	orrs	r3, r2
 800f718:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	69ba      	ldr	r2, [r7, #24]
 800f71e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	68db      	ldr	r3, [r3, #12]
 800f724:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800f726:	69fb      	ldr	r3, [r7, #28]
 800f728:	005b      	lsls	r3, r3, #1
 800f72a:	2203      	movs	r2, #3
 800f72c:	fa02 f303 	lsl.w	r3, r2, r3
 800f730:	43db      	mvns	r3, r3
 800f732:	69ba      	ldr	r2, [r7, #24]
 800f734:	4013      	ands	r3, r2
 800f736:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800f738:	683b      	ldr	r3, [r7, #0]
 800f73a:	689a      	ldr	r2, [r3, #8]
 800f73c:	69fb      	ldr	r3, [r7, #28]
 800f73e:	005b      	lsls	r3, r3, #1
 800f740:	fa02 f303 	lsl.w	r3, r2, r3
 800f744:	69ba      	ldr	r2, [r7, #24]
 800f746:	4313      	orrs	r3, r2
 800f748:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	69ba      	ldr	r2, [r7, #24]
 800f74e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800f750:	683b      	ldr	r3, [r7, #0]
 800f752:	685b      	ldr	r3, [r3, #4]
 800f754:	2b02      	cmp	r3, #2
 800f756:	d003      	beq.n	800f760 <HAL_GPIO_Init+0xfc>
 800f758:	683b      	ldr	r3, [r7, #0]
 800f75a:	685b      	ldr	r3, [r3, #4]
 800f75c:	2b12      	cmp	r3, #18
 800f75e:	d123      	bne.n	800f7a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800f760:	69fb      	ldr	r3, [r7, #28]
 800f762:	08da      	lsrs	r2, r3, #3
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	3208      	adds	r2, #8
 800f768:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f76c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800f76e:	69fb      	ldr	r3, [r7, #28]
 800f770:	f003 0307 	and.w	r3, r3, #7
 800f774:	009b      	lsls	r3, r3, #2
 800f776:	220f      	movs	r2, #15
 800f778:	fa02 f303 	lsl.w	r3, r2, r3
 800f77c:	43db      	mvns	r3, r3
 800f77e:	69ba      	ldr	r2, [r7, #24]
 800f780:	4013      	ands	r3, r2
 800f782:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800f784:	683b      	ldr	r3, [r7, #0]
 800f786:	691a      	ldr	r2, [r3, #16]
 800f788:	69fb      	ldr	r3, [r7, #28]
 800f78a:	f003 0307 	and.w	r3, r3, #7
 800f78e:	009b      	lsls	r3, r3, #2
 800f790:	fa02 f303 	lsl.w	r3, r2, r3
 800f794:	69ba      	ldr	r2, [r7, #24]
 800f796:	4313      	orrs	r3, r2
 800f798:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800f79a:	69fb      	ldr	r3, [r7, #28]
 800f79c:	08da      	lsrs	r2, r3, #3
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	3208      	adds	r2, #8
 800f7a2:	69b9      	ldr	r1, [r7, #24]
 800f7a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	681b      	ldr	r3, [r3, #0]
 800f7ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800f7ae:	69fb      	ldr	r3, [r7, #28]
 800f7b0:	005b      	lsls	r3, r3, #1
 800f7b2:	2203      	movs	r2, #3
 800f7b4:	fa02 f303 	lsl.w	r3, r2, r3
 800f7b8:	43db      	mvns	r3, r3
 800f7ba:	69ba      	ldr	r2, [r7, #24]
 800f7bc:	4013      	ands	r3, r2
 800f7be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800f7c0:	683b      	ldr	r3, [r7, #0]
 800f7c2:	685b      	ldr	r3, [r3, #4]
 800f7c4:	f003 0203 	and.w	r2, r3, #3
 800f7c8:	69fb      	ldr	r3, [r7, #28]
 800f7ca:	005b      	lsls	r3, r3, #1
 800f7cc:	fa02 f303 	lsl.w	r3, r2, r3
 800f7d0:	69ba      	ldr	r2, [r7, #24]
 800f7d2:	4313      	orrs	r3, r2
 800f7d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800f7d6:	687b      	ldr	r3, [r7, #4]
 800f7d8:	69ba      	ldr	r2, [r7, #24]
 800f7da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800f7dc:	683b      	ldr	r3, [r7, #0]
 800f7de:	685b      	ldr	r3, [r3, #4]
 800f7e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800f7e4:	2b00      	cmp	r3, #0
 800f7e6:	f000 80b4 	beq.w	800f952 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800f7ea:	2300      	movs	r3, #0
 800f7ec:	60fb      	str	r3, [r7, #12]
 800f7ee:	4b5f      	ldr	r3, [pc, #380]	; (800f96c <HAL_GPIO_Init+0x308>)
 800f7f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f7f2:	4a5e      	ldr	r2, [pc, #376]	; (800f96c <HAL_GPIO_Init+0x308>)
 800f7f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800f7f8:	6453      	str	r3, [r2, #68]	; 0x44
 800f7fa:	4b5c      	ldr	r3, [pc, #368]	; (800f96c <HAL_GPIO_Init+0x308>)
 800f7fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f7fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f802:	60fb      	str	r3, [r7, #12]
 800f804:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800f806:	4a5a      	ldr	r2, [pc, #360]	; (800f970 <HAL_GPIO_Init+0x30c>)
 800f808:	69fb      	ldr	r3, [r7, #28]
 800f80a:	089b      	lsrs	r3, r3, #2
 800f80c:	3302      	adds	r3, #2
 800f80e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f812:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800f814:	69fb      	ldr	r3, [r7, #28]
 800f816:	f003 0303 	and.w	r3, r3, #3
 800f81a:	009b      	lsls	r3, r3, #2
 800f81c:	220f      	movs	r2, #15
 800f81e:	fa02 f303 	lsl.w	r3, r2, r3
 800f822:	43db      	mvns	r3, r3
 800f824:	69ba      	ldr	r2, [r7, #24]
 800f826:	4013      	ands	r3, r2
 800f828:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	4a51      	ldr	r2, [pc, #324]	; (800f974 <HAL_GPIO_Init+0x310>)
 800f82e:	4293      	cmp	r3, r2
 800f830:	d02b      	beq.n	800f88a <HAL_GPIO_Init+0x226>
 800f832:	687b      	ldr	r3, [r7, #4]
 800f834:	4a50      	ldr	r2, [pc, #320]	; (800f978 <HAL_GPIO_Init+0x314>)
 800f836:	4293      	cmp	r3, r2
 800f838:	d025      	beq.n	800f886 <HAL_GPIO_Init+0x222>
 800f83a:	687b      	ldr	r3, [r7, #4]
 800f83c:	4a4f      	ldr	r2, [pc, #316]	; (800f97c <HAL_GPIO_Init+0x318>)
 800f83e:	4293      	cmp	r3, r2
 800f840:	d01f      	beq.n	800f882 <HAL_GPIO_Init+0x21e>
 800f842:	687b      	ldr	r3, [r7, #4]
 800f844:	4a4e      	ldr	r2, [pc, #312]	; (800f980 <HAL_GPIO_Init+0x31c>)
 800f846:	4293      	cmp	r3, r2
 800f848:	d019      	beq.n	800f87e <HAL_GPIO_Init+0x21a>
 800f84a:	687b      	ldr	r3, [r7, #4]
 800f84c:	4a4d      	ldr	r2, [pc, #308]	; (800f984 <HAL_GPIO_Init+0x320>)
 800f84e:	4293      	cmp	r3, r2
 800f850:	d013      	beq.n	800f87a <HAL_GPIO_Init+0x216>
 800f852:	687b      	ldr	r3, [r7, #4]
 800f854:	4a4c      	ldr	r2, [pc, #304]	; (800f988 <HAL_GPIO_Init+0x324>)
 800f856:	4293      	cmp	r3, r2
 800f858:	d00d      	beq.n	800f876 <HAL_GPIO_Init+0x212>
 800f85a:	687b      	ldr	r3, [r7, #4]
 800f85c:	4a4b      	ldr	r2, [pc, #300]	; (800f98c <HAL_GPIO_Init+0x328>)
 800f85e:	4293      	cmp	r3, r2
 800f860:	d007      	beq.n	800f872 <HAL_GPIO_Init+0x20e>
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	4a4a      	ldr	r2, [pc, #296]	; (800f990 <HAL_GPIO_Init+0x32c>)
 800f866:	4293      	cmp	r3, r2
 800f868:	d101      	bne.n	800f86e <HAL_GPIO_Init+0x20a>
 800f86a:	2307      	movs	r3, #7
 800f86c:	e00e      	b.n	800f88c <HAL_GPIO_Init+0x228>
 800f86e:	2308      	movs	r3, #8
 800f870:	e00c      	b.n	800f88c <HAL_GPIO_Init+0x228>
 800f872:	2306      	movs	r3, #6
 800f874:	e00a      	b.n	800f88c <HAL_GPIO_Init+0x228>
 800f876:	2305      	movs	r3, #5
 800f878:	e008      	b.n	800f88c <HAL_GPIO_Init+0x228>
 800f87a:	2304      	movs	r3, #4
 800f87c:	e006      	b.n	800f88c <HAL_GPIO_Init+0x228>
 800f87e:	2303      	movs	r3, #3
 800f880:	e004      	b.n	800f88c <HAL_GPIO_Init+0x228>
 800f882:	2302      	movs	r3, #2
 800f884:	e002      	b.n	800f88c <HAL_GPIO_Init+0x228>
 800f886:	2301      	movs	r3, #1
 800f888:	e000      	b.n	800f88c <HAL_GPIO_Init+0x228>
 800f88a:	2300      	movs	r3, #0
 800f88c:	69fa      	ldr	r2, [r7, #28]
 800f88e:	f002 0203 	and.w	r2, r2, #3
 800f892:	0092      	lsls	r2, r2, #2
 800f894:	4093      	lsls	r3, r2
 800f896:	69ba      	ldr	r2, [r7, #24]
 800f898:	4313      	orrs	r3, r2
 800f89a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800f89c:	4934      	ldr	r1, [pc, #208]	; (800f970 <HAL_GPIO_Init+0x30c>)
 800f89e:	69fb      	ldr	r3, [r7, #28]
 800f8a0:	089b      	lsrs	r3, r3, #2
 800f8a2:	3302      	adds	r3, #2
 800f8a4:	69ba      	ldr	r2, [r7, #24]
 800f8a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800f8aa:	4b3a      	ldr	r3, [pc, #232]	; (800f994 <HAL_GPIO_Init+0x330>)
 800f8ac:	681b      	ldr	r3, [r3, #0]
 800f8ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800f8b0:	693b      	ldr	r3, [r7, #16]
 800f8b2:	43db      	mvns	r3, r3
 800f8b4:	69ba      	ldr	r2, [r7, #24]
 800f8b6:	4013      	ands	r3, r2
 800f8b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800f8ba:	683b      	ldr	r3, [r7, #0]
 800f8bc:	685b      	ldr	r3, [r3, #4]
 800f8be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800f8c2:	2b00      	cmp	r3, #0
 800f8c4:	d003      	beq.n	800f8ce <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800f8c6:	69ba      	ldr	r2, [r7, #24]
 800f8c8:	693b      	ldr	r3, [r7, #16]
 800f8ca:	4313      	orrs	r3, r2
 800f8cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800f8ce:	4a31      	ldr	r2, [pc, #196]	; (800f994 <HAL_GPIO_Init+0x330>)
 800f8d0:	69bb      	ldr	r3, [r7, #24]
 800f8d2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800f8d4:	4b2f      	ldr	r3, [pc, #188]	; (800f994 <HAL_GPIO_Init+0x330>)
 800f8d6:	685b      	ldr	r3, [r3, #4]
 800f8d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800f8da:	693b      	ldr	r3, [r7, #16]
 800f8dc:	43db      	mvns	r3, r3
 800f8de:	69ba      	ldr	r2, [r7, #24]
 800f8e0:	4013      	ands	r3, r2
 800f8e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800f8e4:	683b      	ldr	r3, [r7, #0]
 800f8e6:	685b      	ldr	r3, [r3, #4]
 800f8e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f8ec:	2b00      	cmp	r3, #0
 800f8ee:	d003      	beq.n	800f8f8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800f8f0:	69ba      	ldr	r2, [r7, #24]
 800f8f2:	693b      	ldr	r3, [r7, #16]
 800f8f4:	4313      	orrs	r3, r2
 800f8f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800f8f8:	4a26      	ldr	r2, [pc, #152]	; (800f994 <HAL_GPIO_Init+0x330>)
 800f8fa:	69bb      	ldr	r3, [r7, #24]
 800f8fc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800f8fe:	4b25      	ldr	r3, [pc, #148]	; (800f994 <HAL_GPIO_Init+0x330>)
 800f900:	689b      	ldr	r3, [r3, #8]
 800f902:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800f904:	693b      	ldr	r3, [r7, #16]
 800f906:	43db      	mvns	r3, r3
 800f908:	69ba      	ldr	r2, [r7, #24]
 800f90a:	4013      	ands	r3, r2
 800f90c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800f90e:	683b      	ldr	r3, [r7, #0]
 800f910:	685b      	ldr	r3, [r3, #4]
 800f912:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800f916:	2b00      	cmp	r3, #0
 800f918:	d003      	beq.n	800f922 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800f91a:	69ba      	ldr	r2, [r7, #24]
 800f91c:	693b      	ldr	r3, [r7, #16]
 800f91e:	4313      	orrs	r3, r2
 800f920:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800f922:	4a1c      	ldr	r2, [pc, #112]	; (800f994 <HAL_GPIO_Init+0x330>)
 800f924:	69bb      	ldr	r3, [r7, #24]
 800f926:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800f928:	4b1a      	ldr	r3, [pc, #104]	; (800f994 <HAL_GPIO_Init+0x330>)
 800f92a:	68db      	ldr	r3, [r3, #12]
 800f92c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800f92e:	693b      	ldr	r3, [r7, #16]
 800f930:	43db      	mvns	r3, r3
 800f932:	69ba      	ldr	r2, [r7, #24]
 800f934:	4013      	ands	r3, r2
 800f936:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800f938:	683b      	ldr	r3, [r7, #0]
 800f93a:	685b      	ldr	r3, [r3, #4]
 800f93c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800f940:	2b00      	cmp	r3, #0
 800f942:	d003      	beq.n	800f94c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800f944:	69ba      	ldr	r2, [r7, #24]
 800f946:	693b      	ldr	r3, [r7, #16]
 800f948:	4313      	orrs	r3, r2
 800f94a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800f94c:	4a11      	ldr	r2, [pc, #68]	; (800f994 <HAL_GPIO_Init+0x330>)
 800f94e:	69bb      	ldr	r3, [r7, #24]
 800f950:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800f952:	69fb      	ldr	r3, [r7, #28]
 800f954:	3301      	adds	r3, #1
 800f956:	61fb      	str	r3, [r7, #28]
 800f958:	69fb      	ldr	r3, [r7, #28]
 800f95a:	2b0f      	cmp	r3, #15
 800f95c:	f67f ae90 	bls.w	800f680 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800f960:	bf00      	nop
 800f962:	3724      	adds	r7, #36	; 0x24
 800f964:	46bd      	mov	sp, r7
 800f966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f96a:	4770      	bx	lr
 800f96c:	40023800 	.word	0x40023800
 800f970:	40013800 	.word	0x40013800
 800f974:	40020000 	.word	0x40020000
 800f978:	40020400 	.word	0x40020400
 800f97c:	40020800 	.word	0x40020800
 800f980:	40020c00 	.word	0x40020c00
 800f984:	40021000 	.word	0x40021000
 800f988:	40021400 	.word	0x40021400
 800f98c:	40021800 	.word	0x40021800
 800f990:	40021c00 	.word	0x40021c00
 800f994:	40013c00 	.word	0x40013c00

0800f998 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800f998:	b480      	push	{r7}
 800f99a:	b085      	sub	sp, #20
 800f99c:	af00      	add	r7, sp, #0
 800f99e:	6078      	str	r0, [r7, #4]
 800f9a0:	460b      	mov	r3, r1
 800f9a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	691a      	ldr	r2, [r3, #16]
 800f9a8:	887b      	ldrh	r3, [r7, #2]
 800f9aa:	4013      	ands	r3, r2
 800f9ac:	2b00      	cmp	r3, #0
 800f9ae:	d002      	beq.n	800f9b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800f9b0:	2301      	movs	r3, #1
 800f9b2:	73fb      	strb	r3, [r7, #15]
 800f9b4:	e001      	b.n	800f9ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800f9b6:	2300      	movs	r3, #0
 800f9b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800f9ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800f9bc:	4618      	mov	r0, r3
 800f9be:	3714      	adds	r7, #20
 800f9c0:	46bd      	mov	sp, r7
 800f9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9c6:	4770      	bx	lr

0800f9c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800f9c8:	b480      	push	{r7}
 800f9ca:	b083      	sub	sp, #12
 800f9cc:	af00      	add	r7, sp, #0
 800f9ce:	6078      	str	r0, [r7, #4]
 800f9d0:	460b      	mov	r3, r1
 800f9d2:	807b      	strh	r3, [r7, #2]
 800f9d4:	4613      	mov	r3, r2
 800f9d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800f9d8:	787b      	ldrb	r3, [r7, #1]
 800f9da:	2b00      	cmp	r3, #0
 800f9dc:	d003      	beq.n	800f9e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800f9de:	887a      	ldrh	r2, [r7, #2]
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800f9e4:	e003      	b.n	800f9ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800f9e6:	887b      	ldrh	r3, [r7, #2]
 800f9e8:	041a      	lsls	r2, r3, #16
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	619a      	str	r2, [r3, #24]
}
 800f9ee:	bf00      	nop
 800f9f0:	370c      	adds	r7, #12
 800f9f2:	46bd      	mov	sp, r7
 800f9f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9f8:	4770      	bx	lr
	...

0800f9fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800f9fc:	b580      	push	{r7, lr}
 800f9fe:	b084      	sub	sp, #16
 800fa00:	af00      	add	r7, sp, #0
 800fa02:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	2b00      	cmp	r3, #0
 800fa08:	d101      	bne.n	800fa0e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800fa0a:	2301      	movs	r3, #1
 800fa0c:	e11f      	b.n	800fc4e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800fa14:	b2db      	uxtb	r3, r3
 800fa16:	2b00      	cmp	r3, #0
 800fa18:	d106      	bne.n	800fa28 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	2200      	movs	r2, #0
 800fa1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800fa22:	6878      	ldr	r0, [r7, #4]
 800fa24:	f7fd fea0 	bl	800d768 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	2224      	movs	r2, #36	; 0x24
 800fa2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	681b      	ldr	r3, [r3, #0]
 800fa34:	681a      	ldr	r2, [r3, #0]
 800fa36:	687b      	ldr	r3, [r7, #4]
 800fa38:	681b      	ldr	r3, [r3, #0]
 800fa3a:	f022 0201 	bic.w	r2, r2, #1
 800fa3e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	681b      	ldr	r3, [r3, #0]
 800fa44:	681a      	ldr	r2, [r3, #0]
 800fa46:	687b      	ldr	r3, [r7, #4]
 800fa48:	681b      	ldr	r3, [r3, #0]
 800fa4a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800fa4e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	681b      	ldr	r3, [r3, #0]
 800fa54:	681a      	ldr	r2, [r3, #0]
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	681b      	ldr	r3, [r3, #0]
 800fa5a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800fa5e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800fa60:	f001 f820 	bl	8010aa4 <HAL_RCC_GetPCLK1Freq>
 800fa64:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	685b      	ldr	r3, [r3, #4]
 800fa6a:	4a7b      	ldr	r2, [pc, #492]	; (800fc58 <HAL_I2C_Init+0x25c>)
 800fa6c:	4293      	cmp	r3, r2
 800fa6e:	d807      	bhi.n	800fa80 <HAL_I2C_Init+0x84>
 800fa70:	68fb      	ldr	r3, [r7, #12]
 800fa72:	4a7a      	ldr	r2, [pc, #488]	; (800fc5c <HAL_I2C_Init+0x260>)
 800fa74:	4293      	cmp	r3, r2
 800fa76:	bf94      	ite	ls
 800fa78:	2301      	movls	r3, #1
 800fa7a:	2300      	movhi	r3, #0
 800fa7c:	b2db      	uxtb	r3, r3
 800fa7e:	e006      	b.n	800fa8e <HAL_I2C_Init+0x92>
 800fa80:	68fb      	ldr	r3, [r7, #12]
 800fa82:	4a77      	ldr	r2, [pc, #476]	; (800fc60 <HAL_I2C_Init+0x264>)
 800fa84:	4293      	cmp	r3, r2
 800fa86:	bf94      	ite	ls
 800fa88:	2301      	movls	r3, #1
 800fa8a:	2300      	movhi	r3, #0
 800fa8c:	b2db      	uxtb	r3, r3
 800fa8e:	2b00      	cmp	r3, #0
 800fa90:	d001      	beq.n	800fa96 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800fa92:	2301      	movs	r3, #1
 800fa94:	e0db      	b.n	800fc4e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800fa96:	68fb      	ldr	r3, [r7, #12]
 800fa98:	4a72      	ldr	r2, [pc, #456]	; (800fc64 <HAL_I2C_Init+0x268>)
 800fa9a:	fba2 2303 	umull	r2, r3, r2, r3
 800fa9e:	0c9b      	lsrs	r3, r3, #18
 800faa0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	681b      	ldr	r3, [r3, #0]
 800faa6:	685b      	ldr	r3, [r3, #4]
 800faa8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	681b      	ldr	r3, [r3, #0]
 800fab0:	68ba      	ldr	r2, [r7, #8]
 800fab2:	430a      	orrs	r2, r1
 800fab4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	681b      	ldr	r3, [r3, #0]
 800faba:	6a1b      	ldr	r3, [r3, #32]
 800fabc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	685b      	ldr	r3, [r3, #4]
 800fac4:	4a64      	ldr	r2, [pc, #400]	; (800fc58 <HAL_I2C_Init+0x25c>)
 800fac6:	4293      	cmp	r3, r2
 800fac8:	d802      	bhi.n	800fad0 <HAL_I2C_Init+0xd4>
 800faca:	68bb      	ldr	r3, [r7, #8]
 800facc:	3301      	adds	r3, #1
 800face:	e009      	b.n	800fae4 <HAL_I2C_Init+0xe8>
 800fad0:	68bb      	ldr	r3, [r7, #8]
 800fad2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800fad6:	fb02 f303 	mul.w	r3, r2, r3
 800fada:	4a63      	ldr	r2, [pc, #396]	; (800fc68 <HAL_I2C_Init+0x26c>)
 800fadc:	fba2 2303 	umull	r2, r3, r2, r3
 800fae0:	099b      	lsrs	r3, r3, #6
 800fae2:	3301      	adds	r3, #1
 800fae4:	687a      	ldr	r2, [r7, #4]
 800fae6:	6812      	ldr	r2, [r2, #0]
 800fae8:	430b      	orrs	r3, r1
 800faea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800faec:	687b      	ldr	r3, [r7, #4]
 800faee:	681b      	ldr	r3, [r3, #0]
 800faf0:	69db      	ldr	r3, [r3, #28]
 800faf2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800faf6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800fafa:	687b      	ldr	r3, [r7, #4]
 800fafc:	685b      	ldr	r3, [r3, #4]
 800fafe:	4956      	ldr	r1, [pc, #344]	; (800fc58 <HAL_I2C_Init+0x25c>)
 800fb00:	428b      	cmp	r3, r1
 800fb02:	d80d      	bhi.n	800fb20 <HAL_I2C_Init+0x124>
 800fb04:	68fb      	ldr	r3, [r7, #12]
 800fb06:	1e59      	subs	r1, r3, #1
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	685b      	ldr	r3, [r3, #4]
 800fb0c:	005b      	lsls	r3, r3, #1
 800fb0e:	fbb1 f3f3 	udiv	r3, r1, r3
 800fb12:	3301      	adds	r3, #1
 800fb14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800fb18:	2b04      	cmp	r3, #4
 800fb1a:	bf38      	it	cc
 800fb1c:	2304      	movcc	r3, #4
 800fb1e:	e04f      	b.n	800fbc0 <HAL_I2C_Init+0x1c4>
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	689b      	ldr	r3, [r3, #8]
 800fb24:	2b00      	cmp	r3, #0
 800fb26:	d111      	bne.n	800fb4c <HAL_I2C_Init+0x150>
 800fb28:	68fb      	ldr	r3, [r7, #12]
 800fb2a:	1e58      	subs	r0, r3, #1
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	6859      	ldr	r1, [r3, #4]
 800fb30:	460b      	mov	r3, r1
 800fb32:	005b      	lsls	r3, r3, #1
 800fb34:	440b      	add	r3, r1
 800fb36:	fbb0 f3f3 	udiv	r3, r0, r3
 800fb3a:	3301      	adds	r3, #1
 800fb3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800fb40:	2b00      	cmp	r3, #0
 800fb42:	bf0c      	ite	eq
 800fb44:	2301      	moveq	r3, #1
 800fb46:	2300      	movne	r3, #0
 800fb48:	b2db      	uxtb	r3, r3
 800fb4a:	e012      	b.n	800fb72 <HAL_I2C_Init+0x176>
 800fb4c:	68fb      	ldr	r3, [r7, #12]
 800fb4e:	1e58      	subs	r0, r3, #1
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	6859      	ldr	r1, [r3, #4]
 800fb54:	460b      	mov	r3, r1
 800fb56:	009b      	lsls	r3, r3, #2
 800fb58:	440b      	add	r3, r1
 800fb5a:	0099      	lsls	r1, r3, #2
 800fb5c:	440b      	add	r3, r1
 800fb5e:	fbb0 f3f3 	udiv	r3, r0, r3
 800fb62:	3301      	adds	r3, #1
 800fb64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	bf0c      	ite	eq
 800fb6c:	2301      	moveq	r3, #1
 800fb6e:	2300      	movne	r3, #0
 800fb70:	b2db      	uxtb	r3, r3
 800fb72:	2b00      	cmp	r3, #0
 800fb74:	d001      	beq.n	800fb7a <HAL_I2C_Init+0x17e>
 800fb76:	2301      	movs	r3, #1
 800fb78:	e022      	b.n	800fbc0 <HAL_I2C_Init+0x1c4>
 800fb7a:	687b      	ldr	r3, [r7, #4]
 800fb7c:	689b      	ldr	r3, [r3, #8]
 800fb7e:	2b00      	cmp	r3, #0
 800fb80:	d10e      	bne.n	800fba0 <HAL_I2C_Init+0x1a4>
 800fb82:	68fb      	ldr	r3, [r7, #12]
 800fb84:	1e58      	subs	r0, r3, #1
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	6859      	ldr	r1, [r3, #4]
 800fb8a:	460b      	mov	r3, r1
 800fb8c:	005b      	lsls	r3, r3, #1
 800fb8e:	440b      	add	r3, r1
 800fb90:	fbb0 f3f3 	udiv	r3, r0, r3
 800fb94:	3301      	adds	r3, #1
 800fb96:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800fb9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800fb9e:	e00f      	b.n	800fbc0 <HAL_I2C_Init+0x1c4>
 800fba0:	68fb      	ldr	r3, [r7, #12]
 800fba2:	1e58      	subs	r0, r3, #1
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	6859      	ldr	r1, [r3, #4]
 800fba8:	460b      	mov	r3, r1
 800fbaa:	009b      	lsls	r3, r3, #2
 800fbac:	440b      	add	r3, r1
 800fbae:	0099      	lsls	r1, r3, #2
 800fbb0:	440b      	add	r3, r1
 800fbb2:	fbb0 f3f3 	udiv	r3, r0, r3
 800fbb6:	3301      	adds	r3, #1
 800fbb8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800fbbc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800fbc0:	6879      	ldr	r1, [r7, #4]
 800fbc2:	6809      	ldr	r1, [r1, #0]
 800fbc4:	4313      	orrs	r3, r2
 800fbc6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800fbc8:	687b      	ldr	r3, [r7, #4]
 800fbca:	681b      	ldr	r3, [r3, #0]
 800fbcc:	681b      	ldr	r3, [r3, #0]
 800fbce:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	69da      	ldr	r2, [r3, #28]
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	6a1b      	ldr	r3, [r3, #32]
 800fbda:	431a      	orrs	r2, r3
 800fbdc:	687b      	ldr	r3, [r7, #4]
 800fbde:	681b      	ldr	r3, [r3, #0]
 800fbe0:	430a      	orrs	r2, r1
 800fbe2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	681b      	ldr	r3, [r3, #0]
 800fbe8:	689b      	ldr	r3, [r3, #8]
 800fbea:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800fbee:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800fbf2:	687a      	ldr	r2, [r7, #4]
 800fbf4:	6911      	ldr	r1, [r2, #16]
 800fbf6:	687a      	ldr	r2, [r7, #4]
 800fbf8:	68d2      	ldr	r2, [r2, #12]
 800fbfa:	4311      	orrs	r1, r2
 800fbfc:	687a      	ldr	r2, [r7, #4]
 800fbfe:	6812      	ldr	r2, [r2, #0]
 800fc00:	430b      	orrs	r3, r1
 800fc02:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	681b      	ldr	r3, [r3, #0]
 800fc08:	68db      	ldr	r3, [r3, #12]
 800fc0a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	695a      	ldr	r2, [r3, #20]
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	699b      	ldr	r3, [r3, #24]
 800fc16:	431a      	orrs	r2, r3
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	681b      	ldr	r3, [r3, #0]
 800fc1c:	430a      	orrs	r2, r1
 800fc1e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800fc20:	687b      	ldr	r3, [r7, #4]
 800fc22:	681b      	ldr	r3, [r3, #0]
 800fc24:	681a      	ldr	r2, [r3, #0]
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	681b      	ldr	r3, [r3, #0]
 800fc2a:	f042 0201 	orr.w	r2, r2, #1
 800fc2e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	2200      	movs	r2, #0
 800fc34:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800fc36:	687b      	ldr	r3, [r7, #4]
 800fc38:	2220      	movs	r2, #32
 800fc3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	2200      	movs	r2, #0
 800fc42:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	2200      	movs	r2, #0
 800fc48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800fc4c:	2300      	movs	r3, #0
}
 800fc4e:	4618      	mov	r0, r3
 800fc50:	3710      	adds	r7, #16
 800fc52:	46bd      	mov	sp, r7
 800fc54:	bd80      	pop	{r7, pc}
 800fc56:	bf00      	nop
 800fc58:	000186a0 	.word	0x000186a0
 800fc5c:	001e847f 	.word	0x001e847f
 800fc60:	003d08ff 	.word	0x003d08ff
 800fc64:	431bde83 	.word	0x431bde83
 800fc68:	10624dd3 	.word	0x10624dd3

0800fc6c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fc6c:	b580      	push	{r7, lr}
 800fc6e:	b088      	sub	sp, #32
 800fc70:	af02      	add	r7, sp, #8
 800fc72:	60f8      	str	r0, [r7, #12]
 800fc74:	607a      	str	r2, [r7, #4]
 800fc76:	461a      	mov	r2, r3
 800fc78:	460b      	mov	r3, r1
 800fc7a:	817b      	strh	r3, [r7, #10]
 800fc7c:	4613      	mov	r3, r2
 800fc7e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800fc80:	f7fe f960 	bl	800df44 <HAL_GetTick>
 800fc84:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800fc86:	68fb      	ldr	r3, [r7, #12]
 800fc88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800fc8c:	b2db      	uxtb	r3, r3
 800fc8e:	2b20      	cmp	r3, #32
 800fc90:	f040 80e0 	bne.w	800fe54 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800fc94:	697b      	ldr	r3, [r7, #20]
 800fc96:	9300      	str	r3, [sp, #0]
 800fc98:	2319      	movs	r3, #25
 800fc9a:	2201      	movs	r2, #1
 800fc9c:	4970      	ldr	r1, [pc, #448]	; (800fe60 <HAL_I2C_Master_Transmit+0x1f4>)
 800fc9e:	68f8      	ldr	r0, [r7, #12]
 800fca0:	f000 f964 	bl	800ff6c <I2C_WaitOnFlagUntilTimeout>
 800fca4:	4603      	mov	r3, r0
 800fca6:	2b00      	cmp	r3, #0
 800fca8:	d001      	beq.n	800fcae <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800fcaa:	2302      	movs	r3, #2
 800fcac:	e0d3      	b.n	800fe56 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800fcae:	68fb      	ldr	r3, [r7, #12]
 800fcb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fcb4:	2b01      	cmp	r3, #1
 800fcb6:	d101      	bne.n	800fcbc <HAL_I2C_Master_Transmit+0x50>
 800fcb8:	2302      	movs	r3, #2
 800fcba:	e0cc      	b.n	800fe56 <HAL_I2C_Master_Transmit+0x1ea>
 800fcbc:	68fb      	ldr	r3, [r7, #12]
 800fcbe:	2201      	movs	r2, #1
 800fcc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800fcc4:	68fb      	ldr	r3, [r7, #12]
 800fcc6:	681b      	ldr	r3, [r3, #0]
 800fcc8:	681b      	ldr	r3, [r3, #0]
 800fcca:	f003 0301 	and.w	r3, r3, #1
 800fcce:	2b01      	cmp	r3, #1
 800fcd0:	d007      	beq.n	800fce2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800fcd2:	68fb      	ldr	r3, [r7, #12]
 800fcd4:	681b      	ldr	r3, [r3, #0]
 800fcd6:	681a      	ldr	r2, [r3, #0]
 800fcd8:	68fb      	ldr	r3, [r7, #12]
 800fcda:	681b      	ldr	r3, [r3, #0]
 800fcdc:	f042 0201 	orr.w	r2, r2, #1
 800fce0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800fce2:	68fb      	ldr	r3, [r7, #12]
 800fce4:	681b      	ldr	r3, [r3, #0]
 800fce6:	681a      	ldr	r2, [r3, #0]
 800fce8:	68fb      	ldr	r3, [r7, #12]
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800fcf0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800fcf2:	68fb      	ldr	r3, [r7, #12]
 800fcf4:	2221      	movs	r2, #33	; 0x21
 800fcf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800fcfa:	68fb      	ldr	r3, [r7, #12]
 800fcfc:	2210      	movs	r2, #16
 800fcfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800fd02:	68fb      	ldr	r3, [r7, #12]
 800fd04:	2200      	movs	r2, #0
 800fd06:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800fd08:	68fb      	ldr	r3, [r7, #12]
 800fd0a:	687a      	ldr	r2, [r7, #4]
 800fd0c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800fd0e:	68fb      	ldr	r3, [r7, #12]
 800fd10:	893a      	ldrh	r2, [r7, #8]
 800fd12:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800fd14:	68fb      	ldr	r3, [r7, #12]
 800fd16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fd18:	b29a      	uxth	r2, r3
 800fd1a:	68fb      	ldr	r3, [r7, #12]
 800fd1c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800fd1e:	68fb      	ldr	r3, [r7, #12]
 800fd20:	4a50      	ldr	r2, [pc, #320]	; (800fe64 <HAL_I2C_Master_Transmit+0x1f8>)
 800fd22:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800fd24:	8979      	ldrh	r1, [r7, #10]
 800fd26:	697b      	ldr	r3, [r7, #20]
 800fd28:	6a3a      	ldr	r2, [r7, #32]
 800fd2a:	68f8      	ldr	r0, [r7, #12]
 800fd2c:	f000 f89c 	bl	800fe68 <I2C_MasterRequestWrite>
 800fd30:	4603      	mov	r3, r0
 800fd32:	2b00      	cmp	r3, #0
 800fd34:	d001      	beq.n	800fd3a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800fd36:	2301      	movs	r3, #1
 800fd38:	e08d      	b.n	800fe56 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800fd3a:	2300      	movs	r3, #0
 800fd3c:	613b      	str	r3, [r7, #16]
 800fd3e:	68fb      	ldr	r3, [r7, #12]
 800fd40:	681b      	ldr	r3, [r3, #0]
 800fd42:	695b      	ldr	r3, [r3, #20]
 800fd44:	613b      	str	r3, [r7, #16]
 800fd46:	68fb      	ldr	r3, [r7, #12]
 800fd48:	681b      	ldr	r3, [r3, #0]
 800fd4a:	699b      	ldr	r3, [r3, #24]
 800fd4c:	613b      	str	r3, [r7, #16]
 800fd4e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800fd50:	e066      	b.n	800fe20 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800fd52:	697a      	ldr	r2, [r7, #20]
 800fd54:	6a39      	ldr	r1, [r7, #32]
 800fd56:	68f8      	ldr	r0, [r7, #12]
 800fd58:	f000 f9de 	bl	8010118 <I2C_WaitOnTXEFlagUntilTimeout>
 800fd5c:	4603      	mov	r3, r0
 800fd5e:	2b00      	cmp	r3, #0
 800fd60:	d00d      	beq.n	800fd7e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800fd62:	68fb      	ldr	r3, [r7, #12]
 800fd64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fd66:	2b04      	cmp	r3, #4
 800fd68:	d107      	bne.n	800fd7a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800fd6a:	68fb      	ldr	r3, [r7, #12]
 800fd6c:	681b      	ldr	r3, [r3, #0]
 800fd6e:	681a      	ldr	r2, [r3, #0]
 800fd70:	68fb      	ldr	r3, [r7, #12]
 800fd72:	681b      	ldr	r3, [r3, #0]
 800fd74:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800fd78:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800fd7a:	2301      	movs	r3, #1
 800fd7c:	e06b      	b.n	800fe56 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800fd7e:	68fb      	ldr	r3, [r7, #12]
 800fd80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fd82:	781a      	ldrb	r2, [r3, #0]
 800fd84:	68fb      	ldr	r3, [r7, #12]
 800fd86:	681b      	ldr	r3, [r3, #0]
 800fd88:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800fd8a:	68fb      	ldr	r3, [r7, #12]
 800fd8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fd8e:	1c5a      	adds	r2, r3, #1
 800fd90:	68fb      	ldr	r3, [r7, #12]
 800fd92:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800fd94:	68fb      	ldr	r3, [r7, #12]
 800fd96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fd98:	b29b      	uxth	r3, r3
 800fd9a:	3b01      	subs	r3, #1
 800fd9c:	b29a      	uxth	r2, r3
 800fd9e:	68fb      	ldr	r3, [r7, #12]
 800fda0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800fda2:	68fb      	ldr	r3, [r7, #12]
 800fda4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800fda6:	3b01      	subs	r3, #1
 800fda8:	b29a      	uxth	r2, r3
 800fdaa:	68fb      	ldr	r3, [r7, #12]
 800fdac:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800fdae:	68fb      	ldr	r3, [r7, #12]
 800fdb0:	681b      	ldr	r3, [r3, #0]
 800fdb2:	695b      	ldr	r3, [r3, #20]
 800fdb4:	f003 0304 	and.w	r3, r3, #4
 800fdb8:	2b04      	cmp	r3, #4
 800fdba:	d11b      	bne.n	800fdf4 <HAL_I2C_Master_Transmit+0x188>
 800fdbc:	68fb      	ldr	r3, [r7, #12]
 800fdbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800fdc0:	2b00      	cmp	r3, #0
 800fdc2:	d017      	beq.n	800fdf4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800fdc4:	68fb      	ldr	r3, [r7, #12]
 800fdc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fdc8:	781a      	ldrb	r2, [r3, #0]
 800fdca:	68fb      	ldr	r3, [r7, #12]
 800fdcc:	681b      	ldr	r3, [r3, #0]
 800fdce:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800fdd0:	68fb      	ldr	r3, [r7, #12]
 800fdd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fdd4:	1c5a      	adds	r2, r3, #1
 800fdd6:	68fb      	ldr	r3, [r7, #12]
 800fdd8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800fdda:	68fb      	ldr	r3, [r7, #12]
 800fddc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fdde:	b29b      	uxth	r3, r3
 800fde0:	3b01      	subs	r3, #1
 800fde2:	b29a      	uxth	r2, r3
 800fde4:	68fb      	ldr	r3, [r7, #12]
 800fde6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800fde8:	68fb      	ldr	r3, [r7, #12]
 800fdea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800fdec:	3b01      	subs	r3, #1
 800fdee:	b29a      	uxth	r2, r3
 800fdf0:	68fb      	ldr	r3, [r7, #12]
 800fdf2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800fdf4:	697a      	ldr	r2, [r7, #20]
 800fdf6:	6a39      	ldr	r1, [r7, #32]
 800fdf8:	68f8      	ldr	r0, [r7, #12]
 800fdfa:	f000 f9ce 	bl	801019a <I2C_WaitOnBTFFlagUntilTimeout>
 800fdfe:	4603      	mov	r3, r0
 800fe00:	2b00      	cmp	r3, #0
 800fe02:	d00d      	beq.n	800fe20 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800fe04:	68fb      	ldr	r3, [r7, #12]
 800fe06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fe08:	2b04      	cmp	r3, #4
 800fe0a:	d107      	bne.n	800fe1c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800fe0c:	68fb      	ldr	r3, [r7, #12]
 800fe0e:	681b      	ldr	r3, [r3, #0]
 800fe10:	681a      	ldr	r2, [r3, #0]
 800fe12:	68fb      	ldr	r3, [r7, #12]
 800fe14:	681b      	ldr	r3, [r3, #0]
 800fe16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800fe1a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800fe1c:	2301      	movs	r3, #1
 800fe1e:	e01a      	b.n	800fe56 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800fe20:	68fb      	ldr	r3, [r7, #12]
 800fe22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800fe24:	2b00      	cmp	r3, #0
 800fe26:	d194      	bne.n	800fd52 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800fe28:	68fb      	ldr	r3, [r7, #12]
 800fe2a:	681b      	ldr	r3, [r3, #0]
 800fe2c:	681a      	ldr	r2, [r3, #0]
 800fe2e:	68fb      	ldr	r3, [r7, #12]
 800fe30:	681b      	ldr	r3, [r3, #0]
 800fe32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800fe36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800fe38:	68fb      	ldr	r3, [r7, #12]
 800fe3a:	2220      	movs	r2, #32
 800fe3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800fe40:	68fb      	ldr	r3, [r7, #12]
 800fe42:	2200      	movs	r2, #0
 800fe44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800fe48:	68fb      	ldr	r3, [r7, #12]
 800fe4a:	2200      	movs	r2, #0
 800fe4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800fe50:	2300      	movs	r3, #0
 800fe52:	e000      	b.n	800fe56 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800fe54:	2302      	movs	r3, #2
  }
}
 800fe56:	4618      	mov	r0, r3
 800fe58:	3718      	adds	r7, #24
 800fe5a:	46bd      	mov	sp, r7
 800fe5c:	bd80      	pop	{r7, pc}
 800fe5e:	bf00      	nop
 800fe60:	00100002 	.word	0x00100002
 800fe64:	ffff0000 	.word	0xffff0000

0800fe68 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800fe68:	b580      	push	{r7, lr}
 800fe6a:	b088      	sub	sp, #32
 800fe6c:	af02      	add	r7, sp, #8
 800fe6e:	60f8      	str	r0, [r7, #12]
 800fe70:	607a      	str	r2, [r7, #4]
 800fe72:	603b      	str	r3, [r7, #0]
 800fe74:	460b      	mov	r3, r1
 800fe76:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800fe78:	68fb      	ldr	r3, [r7, #12]
 800fe7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fe7c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800fe7e:	697b      	ldr	r3, [r7, #20]
 800fe80:	2b08      	cmp	r3, #8
 800fe82:	d006      	beq.n	800fe92 <I2C_MasterRequestWrite+0x2a>
 800fe84:	697b      	ldr	r3, [r7, #20]
 800fe86:	2b01      	cmp	r3, #1
 800fe88:	d003      	beq.n	800fe92 <I2C_MasterRequestWrite+0x2a>
 800fe8a:	697b      	ldr	r3, [r7, #20]
 800fe8c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800fe90:	d108      	bne.n	800fea4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800fe92:	68fb      	ldr	r3, [r7, #12]
 800fe94:	681b      	ldr	r3, [r3, #0]
 800fe96:	681a      	ldr	r2, [r3, #0]
 800fe98:	68fb      	ldr	r3, [r7, #12]
 800fe9a:	681b      	ldr	r3, [r3, #0]
 800fe9c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800fea0:	601a      	str	r2, [r3, #0]
 800fea2:	e00b      	b.n	800febc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800fea4:	68fb      	ldr	r3, [r7, #12]
 800fea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fea8:	2b12      	cmp	r3, #18
 800feaa:	d107      	bne.n	800febc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800feac:	68fb      	ldr	r3, [r7, #12]
 800feae:	681b      	ldr	r3, [r3, #0]
 800feb0:	681a      	ldr	r2, [r3, #0]
 800feb2:	68fb      	ldr	r3, [r7, #12]
 800feb4:	681b      	ldr	r3, [r3, #0]
 800feb6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800feba:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800febc:	683b      	ldr	r3, [r7, #0]
 800febe:	9300      	str	r3, [sp, #0]
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	2200      	movs	r2, #0
 800fec4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800fec8:	68f8      	ldr	r0, [r7, #12]
 800feca:	f000 f84f 	bl	800ff6c <I2C_WaitOnFlagUntilTimeout>
 800fece:	4603      	mov	r3, r0
 800fed0:	2b00      	cmp	r3, #0
 800fed2:	d00d      	beq.n	800fef0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800fed4:	68fb      	ldr	r3, [r7, #12]
 800fed6:	681b      	ldr	r3, [r3, #0]
 800fed8:	681b      	ldr	r3, [r3, #0]
 800feda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fede:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fee2:	d103      	bne.n	800feec <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800fee4:	68fb      	ldr	r3, [r7, #12]
 800fee6:	f44f 7200 	mov.w	r2, #512	; 0x200
 800feea:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800feec:	2303      	movs	r3, #3
 800feee:	e035      	b.n	800ff5c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800fef0:	68fb      	ldr	r3, [r7, #12]
 800fef2:	691b      	ldr	r3, [r3, #16]
 800fef4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800fef8:	d108      	bne.n	800ff0c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800fefa:	897b      	ldrh	r3, [r7, #10]
 800fefc:	b2db      	uxtb	r3, r3
 800fefe:	461a      	mov	r2, r3
 800ff00:	68fb      	ldr	r3, [r7, #12]
 800ff02:	681b      	ldr	r3, [r3, #0]
 800ff04:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800ff08:	611a      	str	r2, [r3, #16]
 800ff0a:	e01b      	b.n	800ff44 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800ff0c:	897b      	ldrh	r3, [r7, #10]
 800ff0e:	11db      	asrs	r3, r3, #7
 800ff10:	b2db      	uxtb	r3, r3
 800ff12:	f003 0306 	and.w	r3, r3, #6
 800ff16:	b2db      	uxtb	r3, r3
 800ff18:	f063 030f 	orn	r3, r3, #15
 800ff1c:	b2da      	uxtb	r2, r3
 800ff1e:	68fb      	ldr	r3, [r7, #12]
 800ff20:	681b      	ldr	r3, [r3, #0]
 800ff22:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800ff24:	683b      	ldr	r3, [r7, #0]
 800ff26:	687a      	ldr	r2, [r7, #4]
 800ff28:	490e      	ldr	r1, [pc, #56]	; (800ff64 <I2C_MasterRequestWrite+0xfc>)
 800ff2a:	68f8      	ldr	r0, [r7, #12]
 800ff2c:	f000 f875 	bl	801001a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800ff30:	4603      	mov	r3, r0
 800ff32:	2b00      	cmp	r3, #0
 800ff34:	d001      	beq.n	800ff3a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800ff36:	2301      	movs	r3, #1
 800ff38:	e010      	b.n	800ff5c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800ff3a:	897b      	ldrh	r3, [r7, #10]
 800ff3c:	b2da      	uxtb	r2, r3
 800ff3e:	68fb      	ldr	r3, [r7, #12]
 800ff40:	681b      	ldr	r3, [r3, #0]
 800ff42:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800ff44:	683b      	ldr	r3, [r7, #0]
 800ff46:	687a      	ldr	r2, [r7, #4]
 800ff48:	4907      	ldr	r1, [pc, #28]	; (800ff68 <I2C_MasterRequestWrite+0x100>)
 800ff4a:	68f8      	ldr	r0, [r7, #12]
 800ff4c:	f000 f865 	bl	801001a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800ff50:	4603      	mov	r3, r0
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	d001      	beq.n	800ff5a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800ff56:	2301      	movs	r3, #1
 800ff58:	e000      	b.n	800ff5c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800ff5a:	2300      	movs	r3, #0
}
 800ff5c:	4618      	mov	r0, r3
 800ff5e:	3718      	adds	r7, #24
 800ff60:	46bd      	mov	sp, r7
 800ff62:	bd80      	pop	{r7, pc}
 800ff64:	00010008 	.word	0x00010008
 800ff68:	00010002 	.word	0x00010002

0800ff6c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800ff6c:	b580      	push	{r7, lr}
 800ff6e:	b084      	sub	sp, #16
 800ff70:	af00      	add	r7, sp, #0
 800ff72:	60f8      	str	r0, [r7, #12]
 800ff74:	60b9      	str	r1, [r7, #8]
 800ff76:	603b      	str	r3, [r7, #0]
 800ff78:	4613      	mov	r3, r2
 800ff7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800ff7c:	e025      	b.n	800ffca <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ff7e:	683b      	ldr	r3, [r7, #0]
 800ff80:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff84:	d021      	beq.n	800ffca <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ff86:	f7fd ffdd 	bl	800df44 <HAL_GetTick>
 800ff8a:	4602      	mov	r2, r0
 800ff8c:	69bb      	ldr	r3, [r7, #24]
 800ff8e:	1ad3      	subs	r3, r2, r3
 800ff90:	683a      	ldr	r2, [r7, #0]
 800ff92:	429a      	cmp	r2, r3
 800ff94:	d302      	bcc.n	800ff9c <I2C_WaitOnFlagUntilTimeout+0x30>
 800ff96:	683b      	ldr	r3, [r7, #0]
 800ff98:	2b00      	cmp	r3, #0
 800ff9a:	d116      	bne.n	800ffca <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800ff9c:	68fb      	ldr	r3, [r7, #12]
 800ff9e:	2200      	movs	r2, #0
 800ffa0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800ffa2:	68fb      	ldr	r3, [r7, #12]
 800ffa4:	2220      	movs	r2, #32
 800ffa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800ffaa:	68fb      	ldr	r3, [r7, #12]
 800ffac:	2200      	movs	r2, #0
 800ffae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800ffb2:	68fb      	ldr	r3, [r7, #12]
 800ffb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ffb6:	f043 0220 	orr.w	r2, r3, #32
 800ffba:	68fb      	ldr	r3, [r7, #12]
 800ffbc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ffbe:	68fb      	ldr	r3, [r7, #12]
 800ffc0:	2200      	movs	r2, #0
 800ffc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800ffc6:	2301      	movs	r3, #1
 800ffc8:	e023      	b.n	8010012 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800ffca:	68bb      	ldr	r3, [r7, #8]
 800ffcc:	0c1b      	lsrs	r3, r3, #16
 800ffce:	b2db      	uxtb	r3, r3
 800ffd0:	2b01      	cmp	r3, #1
 800ffd2:	d10d      	bne.n	800fff0 <I2C_WaitOnFlagUntilTimeout+0x84>
 800ffd4:	68fb      	ldr	r3, [r7, #12]
 800ffd6:	681b      	ldr	r3, [r3, #0]
 800ffd8:	695b      	ldr	r3, [r3, #20]
 800ffda:	43da      	mvns	r2, r3
 800ffdc:	68bb      	ldr	r3, [r7, #8]
 800ffde:	4013      	ands	r3, r2
 800ffe0:	b29b      	uxth	r3, r3
 800ffe2:	2b00      	cmp	r3, #0
 800ffe4:	bf0c      	ite	eq
 800ffe6:	2301      	moveq	r3, #1
 800ffe8:	2300      	movne	r3, #0
 800ffea:	b2db      	uxtb	r3, r3
 800ffec:	461a      	mov	r2, r3
 800ffee:	e00c      	b.n	801000a <I2C_WaitOnFlagUntilTimeout+0x9e>
 800fff0:	68fb      	ldr	r3, [r7, #12]
 800fff2:	681b      	ldr	r3, [r3, #0]
 800fff4:	699b      	ldr	r3, [r3, #24]
 800fff6:	43da      	mvns	r2, r3
 800fff8:	68bb      	ldr	r3, [r7, #8]
 800fffa:	4013      	ands	r3, r2
 800fffc:	b29b      	uxth	r3, r3
 800fffe:	2b00      	cmp	r3, #0
 8010000:	bf0c      	ite	eq
 8010002:	2301      	moveq	r3, #1
 8010004:	2300      	movne	r3, #0
 8010006:	b2db      	uxtb	r3, r3
 8010008:	461a      	mov	r2, r3
 801000a:	79fb      	ldrb	r3, [r7, #7]
 801000c:	429a      	cmp	r2, r3
 801000e:	d0b6      	beq.n	800ff7e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8010010:	2300      	movs	r3, #0
}
 8010012:	4618      	mov	r0, r3
 8010014:	3710      	adds	r7, #16
 8010016:	46bd      	mov	sp, r7
 8010018:	bd80      	pop	{r7, pc}

0801001a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 801001a:	b580      	push	{r7, lr}
 801001c:	b084      	sub	sp, #16
 801001e:	af00      	add	r7, sp, #0
 8010020:	60f8      	str	r0, [r7, #12]
 8010022:	60b9      	str	r1, [r7, #8]
 8010024:	607a      	str	r2, [r7, #4]
 8010026:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8010028:	e051      	b.n	80100ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 801002a:	68fb      	ldr	r3, [r7, #12]
 801002c:	681b      	ldr	r3, [r3, #0]
 801002e:	695b      	ldr	r3, [r3, #20]
 8010030:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8010034:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8010038:	d123      	bne.n	8010082 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 801003a:	68fb      	ldr	r3, [r7, #12]
 801003c:	681b      	ldr	r3, [r3, #0]
 801003e:	681a      	ldr	r2, [r3, #0]
 8010040:	68fb      	ldr	r3, [r7, #12]
 8010042:	681b      	ldr	r3, [r3, #0]
 8010044:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8010048:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 801004a:	68fb      	ldr	r3, [r7, #12]
 801004c:	681b      	ldr	r3, [r3, #0]
 801004e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8010052:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8010054:	68fb      	ldr	r3, [r7, #12]
 8010056:	2200      	movs	r2, #0
 8010058:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 801005a:	68fb      	ldr	r3, [r7, #12]
 801005c:	2220      	movs	r2, #32
 801005e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8010062:	68fb      	ldr	r3, [r7, #12]
 8010064:	2200      	movs	r2, #0
 8010066:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 801006a:	68fb      	ldr	r3, [r7, #12]
 801006c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801006e:	f043 0204 	orr.w	r2, r3, #4
 8010072:	68fb      	ldr	r3, [r7, #12]
 8010074:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8010076:	68fb      	ldr	r3, [r7, #12]
 8010078:	2200      	movs	r2, #0
 801007a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 801007e:	2301      	movs	r3, #1
 8010080:	e046      	b.n	8010110 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010082:	687b      	ldr	r3, [r7, #4]
 8010084:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010088:	d021      	beq.n	80100ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801008a:	f7fd ff5b 	bl	800df44 <HAL_GetTick>
 801008e:	4602      	mov	r2, r0
 8010090:	683b      	ldr	r3, [r7, #0]
 8010092:	1ad3      	subs	r3, r2, r3
 8010094:	687a      	ldr	r2, [r7, #4]
 8010096:	429a      	cmp	r2, r3
 8010098:	d302      	bcc.n	80100a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 801009a:	687b      	ldr	r3, [r7, #4]
 801009c:	2b00      	cmp	r3, #0
 801009e:	d116      	bne.n	80100ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80100a0:	68fb      	ldr	r3, [r7, #12]
 80100a2:	2200      	movs	r2, #0
 80100a4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80100a6:	68fb      	ldr	r3, [r7, #12]
 80100a8:	2220      	movs	r2, #32
 80100aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80100ae:	68fb      	ldr	r3, [r7, #12]
 80100b0:	2200      	movs	r2, #0
 80100b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80100b6:	68fb      	ldr	r3, [r7, #12]
 80100b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80100ba:	f043 0220 	orr.w	r2, r3, #32
 80100be:	68fb      	ldr	r3, [r7, #12]
 80100c0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80100c2:	68fb      	ldr	r3, [r7, #12]
 80100c4:	2200      	movs	r2, #0
 80100c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80100ca:	2301      	movs	r3, #1
 80100cc:	e020      	b.n	8010110 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80100ce:	68bb      	ldr	r3, [r7, #8]
 80100d0:	0c1b      	lsrs	r3, r3, #16
 80100d2:	b2db      	uxtb	r3, r3
 80100d4:	2b01      	cmp	r3, #1
 80100d6:	d10c      	bne.n	80100f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80100d8:	68fb      	ldr	r3, [r7, #12]
 80100da:	681b      	ldr	r3, [r3, #0]
 80100dc:	695b      	ldr	r3, [r3, #20]
 80100de:	43da      	mvns	r2, r3
 80100e0:	68bb      	ldr	r3, [r7, #8]
 80100e2:	4013      	ands	r3, r2
 80100e4:	b29b      	uxth	r3, r3
 80100e6:	2b00      	cmp	r3, #0
 80100e8:	bf14      	ite	ne
 80100ea:	2301      	movne	r3, #1
 80100ec:	2300      	moveq	r3, #0
 80100ee:	b2db      	uxtb	r3, r3
 80100f0:	e00b      	b.n	801010a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80100f2:	68fb      	ldr	r3, [r7, #12]
 80100f4:	681b      	ldr	r3, [r3, #0]
 80100f6:	699b      	ldr	r3, [r3, #24]
 80100f8:	43da      	mvns	r2, r3
 80100fa:	68bb      	ldr	r3, [r7, #8]
 80100fc:	4013      	ands	r3, r2
 80100fe:	b29b      	uxth	r3, r3
 8010100:	2b00      	cmp	r3, #0
 8010102:	bf14      	ite	ne
 8010104:	2301      	movne	r3, #1
 8010106:	2300      	moveq	r3, #0
 8010108:	b2db      	uxtb	r3, r3
 801010a:	2b00      	cmp	r3, #0
 801010c:	d18d      	bne.n	801002a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 801010e:	2300      	movs	r3, #0
}
 8010110:	4618      	mov	r0, r3
 8010112:	3710      	adds	r7, #16
 8010114:	46bd      	mov	sp, r7
 8010116:	bd80      	pop	{r7, pc}

08010118 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8010118:	b580      	push	{r7, lr}
 801011a:	b084      	sub	sp, #16
 801011c:	af00      	add	r7, sp, #0
 801011e:	60f8      	str	r0, [r7, #12]
 8010120:	60b9      	str	r1, [r7, #8]
 8010122:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8010124:	e02d      	b.n	8010182 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8010126:	68f8      	ldr	r0, [r7, #12]
 8010128:	f000 f878 	bl	801021c <I2C_IsAcknowledgeFailed>
 801012c:	4603      	mov	r3, r0
 801012e:	2b00      	cmp	r3, #0
 8010130:	d001      	beq.n	8010136 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8010132:	2301      	movs	r3, #1
 8010134:	e02d      	b.n	8010192 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010136:	68bb      	ldr	r3, [r7, #8]
 8010138:	f1b3 3fff 	cmp.w	r3, #4294967295
 801013c:	d021      	beq.n	8010182 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801013e:	f7fd ff01 	bl	800df44 <HAL_GetTick>
 8010142:	4602      	mov	r2, r0
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	1ad3      	subs	r3, r2, r3
 8010148:	68ba      	ldr	r2, [r7, #8]
 801014a:	429a      	cmp	r2, r3
 801014c:	d302      	bcc.n	8010154 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 801014e:	68bb      	ldr	r3, [r7, #8]
 8010150:	2b00      	cmp	r3, #0
 8010152:	d116      	bne.n	8010182 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8010154:	68fb      	ldr	r3, [r7, #12]
 8010156:	2200      	movs	r2, #0
 8010158:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 801015a:	68fb      	ldr	r3, [r7, #12]
 801015c:	2220      	movs	r2, #32
 801015e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8010162:	68fb      	ldr	r3, [r7, #12]
 8010164:	2200      	movs	r2, #0
 8010166:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 801016a:	68fb      	ldr	r3, [r7, #12]
 801016c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801016e:	f043 0220 	orr.w	r2, r3, #32
 8010172:	68fb      	ldr	r3, [r7, #12]
 8010174:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8010176:	68fb      	ldr	r3, [r7, #12]
 8010178:	2200      	movs	r2, #0
 801017a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 801017e:	2301      	movs	r3, #1
 8010180:	e007      	b.n	8010192 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8010182:	68fb      	ldr	r3, [r7, #12]
 8010184:	681b      	ldr	r3, [r3, #0]
 8010186:	695b      	ldr	r3, [r3, #20]
 8010188:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801018c:	2b80      	cmp	r3, #128	; 0x80
 801018e:	d1ca      	bne.n	8010126 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8010190:	2300      	movs	r3, #0
}
 8010192:	4618      	mov	r0, r3
 8010194:	3710      	adds	r7, #16
 8010196:	46bd      	mov	sp, r7
 8010198:	bd80      	pop	{r7, pc}

0801019a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 801019a:	b580      	push	{r7, lr}
 801019c:	b084      	sub	sp, #16
 801019e:	af00      	add	r7, sp, #0
 80101a0:	60f8      	str	r0, [r7, #12]
 80101a2:	60b9      	str	r1, [r7, #8]
 80101a4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80101a6:	e02d      	b.n	8010204 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80101a8:	68f8      	ldr	r0, [r7, #12]
 80101aa:	f000 f837 	bl	801021c <I2C_IsAcknowledgeFailed>
 80101ae:	4603      	mov	r3, r0
 80101b0:	2b00      	cmp	r3, #0
 80101b2:	d001      	beq.n	80101b8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80101b4:	2301      	movs	r3, #1
 80101b6:	e02d      	b.n	8010214 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80101b8:	68bb      	ldr	r3, [r7, #8]
 80101ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80101be:	d021      	beq.n	8010204 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80101c0:	f7fd fec0 	bl	800df44 <HAL_GetTick>
 80101c4:	4602      	mov	r2, r0
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	1ad3      	subs	r3, r2, r3
 80101ca:	68ba      	ldr	r2, [r7, #8]
 80101cc:	429a      	cmp	r2, r3
 80101ce:	d302      	bcc.n	80101d6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80101d0:	68bb      	ldr	r3, [r7, #8]
 80101d2:	2b00      	cmp	r3, #0
 80101d4:	d116      	bne.n	8010204 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80101d6:	68fb      	ldr	r3, [r7, #12]
 80101d8:	2200      	movs	r2, #0
 80101da:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80101dc:	68fb      	ldr	r3, [r7, #12]
 80101de:	2220      	movs	r2, #32
 80101e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80101e4:	68fb      	ldr	r3, [r7, #12]
 80101e6:	2200      	movs	r2, #0
 80101e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80101ec:	68fb      	ldr	r3, [r7, #12]
 80101ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80101f0:	f043 0220 	orr.w	r2, r3, #32
 80101f4:	68fb      	ldr	r3, [r7, #12]
 80101f6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80101f8:	68fb      	ldr	r3, [r7, #12]
 80101fa:	2200      	movs	r2, #0
 80101fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8010200:	2301      	movs	r3, #1
 8010202:	e007      	b.n	8010214 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8010204:	68fb      	ldr	r3, [r7, #12]
 8010206:	681b      	ldr	r3, [r3, #0]
 8010208:	695b      	ldr	r3, [r3, #20]
 801020a:	f003 0304 	and.w	r3, r3, #4
 801020e:	2b04      	cmp	r3, #4
 8010210:	d1ca      	bne.n	80101a8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8010212:	2300      	movs	r3, #0
}
 8010214:	4618      	mov	r0, r3
 8010216:	3710      	adds	r7, #16
 8010218:	46bd      	mov	sp, r7
 801021a:	bd80      	pop	{r7, pc}

0801021c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 801021c:	b480      	push	{r7}
 801021e:	b083      	sub	sp, #12
 8010220:	af00      	add	r7, sp, #0
 8010222:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	681b      	ldr	r3, [r3, #0]
 8010228:	695b      	ldr	r3, [r3, #20]
 801022a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 801022e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8010232:	d11b      	bne.n	801026c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	681b      	ldr	r3, [r3, #0]
 8010238:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 801023c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	2200      	movs	r2, #0
 8010242:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8010244:	687b      	ldr	r3, [r7, #4]
 8010246:	2220      	movs	r2, #32
 8010248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	2200      	movs	r2, #0
 8010250:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010258:	f043 0204 	orr.w	r2, r3, #4
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8010260:	687b      	ldr	r3, [r7, #4]
 8010262:	2200      	movs	r2, #0
 8010264:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8010268:	2301      	movs	r3, #1
 801026a:	e000      	b.n	801026e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 801026c:	2300      	movs	r3, #0
}
 801026e:	4618      	mov	r0, r3
 8010270:	370c      	adds	r7, #12
 8010272:	46bd      	mov	sp, r7
 8010274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010278:	4770      	bx	lr
	...

0801027c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 801027c:	b580      	push	{r7, lr}
 801027e:	b086      	sub	sp, #24
 8010280:	af00      	add	r7, sp, #0
 8010282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8010284:	687b      	ldr	r3, [r7, #4]
 8010286:	2b00      	cmp	r3, #0
 8010288:	d101      	bne.n	801028e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 801028a:	2301      	movs	r3, #1
 801028c:	e25b      	b.n	8010746 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 801028e:	687b      	ldr	r3, [r7, #4]
 8010290:	681b      	ldr	r3, [r3, #0]
 8010292:	f003 0301 	and.w	r3, r3, #1
 8010296:	2b00      	cmp	r3, #0
 8010298:	d075      	beq.n	8010386 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 801029a:	4ba3      	ldr	r3, [pc, #652]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 801029c:	689b      	ldr	r3, [r3, #8]
 801029e:	f003 030c 	and.w	r3, r3, #12
 80102a2:	2b04      	cmp	r3, #4
 80102a4:	d00c      	beq.n	80102c0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80102a6:	4ba0      	ldr	r3, [pc, #640]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 80102a8:	689b      	ldr	r3, [r3, #8]
 80102aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80102ae:	2b08      	cmp	r3, #8
 80102b0:	d112      	bne.n	80102d8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80102b2:	4b9d      	ldr	r3, [pc, #628]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 80102b4:	685b      	ldr	r3, [r3, #4]
 80102b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80102ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80102be:	d10b      	bne.n	80102d8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80102c0:	4b99      	ldr	r3, [pc, #612]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80102c8:	2b00      	cmp	r3, #0
 80102ca:	d05b      	beq.n	8010384 <HAL_RCC_OscConfig+0x108>
 80102cc:	687b      	ldr	r3, [r7, #4]
 80102ce:	685b      	ldr	r3, [r3, #4]
 80102d0:	2b00      	cmp	r3, #0
 80102d2:	d157      	bne.n	8010384 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80102d4:	2301      	movs	r3, #1
 80102d6:	e236      	b.n	8010746 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	685b      	ldr	r3, [r3, #4]
 80102dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80102e0:	d106      	bne.n	80102f0 <HAL_RCC_OscConfig+0x74>
 80102e2:	4b91      	ldr	r3, [pc, #580]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 80102e4:	681b      	ldr	r3, [r3, #0]
 80102e6:	4a90      	ldr	r2, [pc, #576]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 80102e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80102ec:	6013      	str	r3, [r2, #0]
 80102ee:	e01d      	b.n	801032c <HAL_RCC_OscConfig+0xb0>
 80102f0:	687b      	ldr	r3, [r7, #4]
 80102f2:	685b      	ldr	r3, [r3, #4]
 80102f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80102f8:	d10c      	bne.n	8010314 <HAL_RCC_OscConfig+0x98>
 80102fa:	4b8b      	ldr	r3, [pc, #556]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 80102fc:	681b      	ldr	r3, [r3, #0]
 80102fe:	4a8a      	ldr	r2, [pc, #552]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 8010300:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8010304:	6013      	str	r3, [r2, #0]
 8010306:	4b88      	ldr	r3, [pc, #544]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 8010308:	681b      	ldr	r3, [r3, #0]
 801030a:	4a87      	ldr	r2, [pc, #540]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 801030c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8010310:	6013      	str	r3, [r2, #0]
 8010312:	e00b      	b.n	801032c <HAL_RCC_OscConfig+0xb0>
 8010314:	4b84      	ldr	r3, [pc, #528]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 8010316:	681b      	ldr	r3, [r3, #0]
 8010318:	4a83      	ldr	r2, [pc, #524]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 801031a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 801031e:	6013      	str	r3, [r2, #0]
 8010320:	4b81      	ldr	r3, [pc, #516]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 8010322:	681b      	ldr	r3, [r3, #0]
 8010324:	4a80      	ldr	r2, [pc, #512]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 8010326:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 801032a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	685b      	ldr	r3, [r3, #4]
 8010330:	2b00      	cmp	r3, #0
 8010332:	d013      	beq.n	801035c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8010334:	f7fd fe06 	bl	800df44 <HAL_GetTick>
 8010338:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 801033a:	e008      	b.n	801034e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 801033c:	f7fd fe02 	bl	800df44 <HAL_GetTick>
 8010340:	4602      	mov	r2, r0
 8010342:	693b      	ldr	r3, [r7, #16]
 8010344:	1ad3      	subs	r3, r2, r3
 8010346:	2b64      	cmp	r3, #100	; 0x64
 8010348:	d901      	bls.n	801034e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 801034a:	2303      	movs	r3, #3
 801034c:	e1fb      	b.n	8010746 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 801034e:	4b76      	ldr	r3, [pc, #472]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 8010350:	681b      	ldr	r3, [r3, #0]
 8010352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010356:	2b00      	cmp	r3, #0
 8010358:	d0f0      	beq.n	801033c <HAL_RCC_OscConfig+0xc0>
 801035a:	e014      	b.n	8010386 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 801035c:	f7fd fdf2 	bl	800df44 <HAL_GetTick>
 8010360:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8010362:	e008      	b.n	8010376 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8010364:	f7fd fdee 	bl	800df44 <HAL_GetTick>
 8010368:	4602      	mov	r2, r0
 801036a:	693b      	ldr	r3, [r7, #16]
 801036c:	1ad3      	subs	r3, r2, r3
 801036e:	2b64      	cmp	r3, #100	; 0x64
 8010370:	d901      	bls.n	8010376 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8010372:	2303      	movs	r3, #3
 8010374:	e1e7      	b.n	8010746 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8010376:	4b6c      	ldr	r3, [pc, #432]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 8010378:	681b      	ldr	r3, [r3, #0]
 801037a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801037e:	2b00      	cmp	r3, #0
 8010380:	d1f0      	bne.n	8010364 <HAL_RCC_OscConfig+0xe8>
 8010382:	e000      	b.n	8010386 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8010384:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	681b      	ldr	r3, [r3, #0]
 801038a:	f003 0302 	and.w	r3, r3, #2
 801038e:	2b00      	cmp	r3, #0
 8010390:	d063      	beq.n	801045a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8010392:	4b65      	ldr	r3, [pc, #404]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 8010394:	689b      	ldr	r3, [r3, #8]
 8010396:	f003 030c 	and.w	r3, r3, #12
 801039a:	2b00      	cmp	r3, #0
 801039c:	d00b      	beq.n	80103b6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 801039e:	4b62      	ldr	r3, [pc, #392]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 80103a0:	689b      	ldr	r3, [r3, #8]
 80103a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80103a6:	2b08      	cmp	r3, #8
 80103a8:	d11c      	bne.n	80103e4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80103aa:	4b5f      	ldr	r3, [pc, #380]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 80103ac:	685b      	ldr	r3, [r3, #4]
 80103ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80103b2:	2b00      	cmp	r3, #0
 80103b4:	d116      	bne.n	80103e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80103b6:	4b5c      	ldr	r3, [pc, #368]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 80103b8:	681b      	ldr	r3, [r3, #0]
 80103ba:	f003 0302 	and.w	r3, r3, #2
 80103be:	2b00      	cmp	r3, #0
 80103c0:	d005      	beq.n	80103ce <HAL_RCC_OscConfig+0x152>
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	68db      	ldr	r3, [r3, #12]
 80103c6:	2b01      	cmp	r3, #1
 80103c8:	d001      	beq.n	80103ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80103ca:	2301      	movs	r3, #1
 80103cc:	e1bb      	b.n	8010746 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80103ce:	4b56      	ldr	r3, [pc, #344]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 80103d0:	681b      	ldr	r3, [r3, #0]
 80103d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80103d6:	687b      	ldr	r3, [r7, #4]
 80103d8:	691b      	ldr	r3, [r3, #16]
 80103da:	00db      	lsls	r3, r3, #3
 80103dc:	4952      	ldr	r1, [pc, #328]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 80103de:	4313      	orrs	r3, r2
 80103e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80103e2:	e03a      	b.n	801045a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	68db      	ldr	r3, [r3, #12]
 80103e8:	2b00      	cmp	r3, #0
 80103ea:	d020      	beq.n	801042e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80103ec:	4b4f      	ldr	r3, [pc, #316]	; (801052c <HAL_RCC_OscConfig+0x2b0>)
 80103ee:	2201      	movs	r2, #1
 80103f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80103f2:	f7fd fda7 	bl	800df44 <HAL_GetTick>
 80103f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80103f8:	e008      	b.n	801040c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80103fa:	f7fd fda3 	bl	800df44 <HAL_GetTick>
 80103fe:	4602      	mov	r2, r0
 8010400:	693b      	ldr	r3, [r7, #16]
 8010402:	1ad3      	subs	r3, r2, r3
 8010404:	2b02      	cmp	r3, #2
 8010406:	d901      	bls.n	801040c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8010408:	2303      	movs	r3, #3
 801040a:	e19c      	b.n	8010746 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 801040c:	4b46      	ldr	r3, [pc, #280]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 801040e:	681b      	ldr	r3, [r3, #0]
 8010410:	f003 0302 	and.w	r3, r3, #2
 8010414:	2b00      	cmp	r3, #0
 8010416:	d0f0      	beq.n	80103fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8010418:	4b43      	ldr	r3, [pc, #268]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 801041a:	681b      	ldr	r3, [r3, #0]
 801041c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	691b      	ldr	r3, [r3, #16]
 8010424:	00db      	lsls	r3, r3, #3
 8010426:	4940      	ldr	r1, [pc, #256]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 8010428:	4313      	orrs	r3, r2
 801042a:	600b      	str	r3, [r1, #0]
 801042c:	e015      	b.n	801045a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 801042e:	4b3f      	ldr	r3, [pc, #252]	; (801052c <HAL_RCC_OscConfig+0x2b0>)
 8010430:	2200      	movs	r2, #0
 8010432:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010434:	f7fd fd86 	bl	800df44 <HAL_GetTick>
 8010438:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 801043a:	e008      	b.n	801044e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 801043c:	f7fd fd82 	bl	800df44 <HAL_GetTick>
 8010440:	4602      	mov	r2, r0
 8010442:	693b      	ldr	r3, [r7, #16]
 8010444:	1ad3      	subs	r3, r2, r3
 8010446:	2b02      	cmp	r3, #2
 8010448:	d901      	bls.n	801044e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 801044a:	2303      	movs	r3, #3
 801044c:	e17b      	b.n	8010746 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 801044e:	4b36      	ldr	r3, [pc, #216]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 8010450:	681b      	ldr	r3, [r3, #0]
 8010452:	f003 0302 	and.w	r3, r3, #2
 8010456:	2b00      	cmp	r3, #0
 8010458:	d1f0      	bne.n	801043c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 801045a:	687b      	ldr	r3, [r7, #4]
 801045c:	681b      	ldr	r3, [r3, #0]
 801045e:	f003 0308 	and.w	r3, r3, #8
 8010462:	2b00      	cmp	r3, #0
 8010464:	d030      	beq.n	80104c8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	695b      	ldr	r3, [r3, #20]
 801046a:	2b00      	cmp	r3, #0
 801046c:	d016      	beq.n	801049c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 801046e:	4b30      	ldr	r3, [pc, #192]	; (8010530 <HAL_RCC_OscConfig+0x2b4>)
 8010470:	2201      	movs	r2, #1
 8010472:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8010474:	f7fd fd66 	bl	800df44 <HAL_GetTick>
 8010478:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 801047a:	e008      	b.n	801048e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 801047c:	f7fd fd62 	bl	800df44 <HAL_GetTick>
 8010480:	4602      	mov	r2, r0
 8010482:	693b      	ldr	r3, [r7, #16]
 8010484:	1ad3      	subs	r3, r2, r3
 8010486:	2b02      	cmp	r3, #2
 8010488:	d901      	bls.n	801048e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 801048a:	2303      	movs	r3, #3
 801048c:	e15b      	b.n	8010746 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 801048e:	4b26      	ldr	r3, [pc, #152]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 8010490:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010492:	f003 0302 	and.w	r3, r3, #2
 8010496:	2b00      	cmp	r3, #0
 8010498:	d0f0      	beq.n	801047c <HAL_RCC_OscConfig+0x200>
 801049a:	e015      	b.n	80104c8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 801049c:	4b24      	ldr	r3, [pc, #144]	; (8010530 <HAL_RCC_OscConfig+0x2b4>)
 801049e:	2200      	movs	r2, #0
 80104a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80104a2:	f7fd fd4f 	bl	800df44 <HAL_GetTick>
 80104a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80104a8:	e008      	b.n	80104bc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80104aa:	f7fd fd4b 	bl	800df44 <HAL_GetTick>
 80104ae:	4602      	mov	r2, r0
 80104b0:	693b      	ldr	r3, [r7, #16]
 80104b2:	1ad3      	subs	r3, r2, r3
 80104b4:	2b02      	cmp	r3, #2
 80104b6:	d901      	bls.n	80104bc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80104b8:	2303      	movs	r3, #3
 80104ba:	e144      	b.n	8010746 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80104bc:	4b1a      	ldr	r3, [pc, #104]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 80104be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80104c0:	f003 0302 	and.w	r3, r3, #2
 80104c4:	2b00      	cmp	r3, #0
 80104c6:	d1f0      	bne.n	80104aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80104c8:	687b      	ldr	r3, [r7, #4]
 80104ca:	681b      	ldr	r3, [r3, #0]
 80104cc:	f003 0304 	and.w	r3, r3, #4
 80104d0:	2b00      	cmp	r3, #0
 80104d2:	f000 80a0 	beq.w	8010616 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80104d6:	2300      	movs	r3, #0
 80104d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80104da:	4b13      	ldr	r3, [pc, #76]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 80104dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80104de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80104e2:	2b00      	cmp	r3, #0
 80104e4:	d10f      	bne.n	8010506 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80104e6:	2300      	movs	r3, #0
 80104e8:	60bb      	str	r3, [r7, #8]
 80104ea:	4b0f      	ldr	r3, [pc, #60]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 80104ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80104ee:	4a0e      	ldr	r2, [pc, #56]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 80104f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80104f4:	6413      	str	r3, [r2, #64]	; 0x40
 80104f6:	4b0c      	ldr	r3, [pc, #48]	; (8010528 <HAL_RCC_OscConfig+0x2ac>)
 80104f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80104fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80104fe:	60bb      	str	r3, [r7, #8]
 8010500:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8010502:	2301      	movs	r3, #1
 8010504:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8010506:	4b0b      	ldr	r3, [pc, #44]	; (8010534 <HAL_RCC_OscConfig+0x2b8>)
 8010508:	681b      	ldr	r3, [r3, #0]
 801050a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801050e:	2b00      	cmp	r3, #0
 8010510:	d121      	bne.n	8010556 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8010512:	4b08      	ldr	r3, [pc, #32]	; (8010534 <HAL_RCC_OscConfig+0x2b8>)
 8010514:	681b      	ldr	r3, [r3, #0]
 8010516:	4a07      	ldr	r2, [pc, #28]	; (8010534 <HAL_RCC_OscConfig+0x2b8>)
 8010518:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801051c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 801051e:	f7fd fd11 	bl	800df44 <HAL_GetTick>
 8010522:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8010524:	e011      	b.n	801054a <HAL_RCC_OscConfig+0x2ce>
 8010526:	bf00      	nop
 8010528:	40023800 	.word	0x40023800
 801052c:	42470000 	.word	0x42470000
 8010530:	42470e80 	.word	0x42470e80
 8010534:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8010538:	f7fd fd04 	bl	800df44 <HAL_GetTick>
 801053c:	4602      	mov	r2, r0
 801053e:	693b      	ldr	r3, [r7, #16]
 8010540:	1ad3      	subs	r3, r2, r3
 8010542:	2b02      	cmp	r3, #2
 8010544:	d901      	bls.n	801054a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8010546:	2303      	movs	r3, #3
 8010548:	e0fd      	b.n	8010746 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 801054a:	4b81      	ldr	r3, [pc, #516]	; (8010750 <HAL_RCC_OscConfig+0x4d4>)
 801054c:	681b      	ldr	r3, [r3, #0]
 801054e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010552:	2b00      	cmp	r3, #0
 8010554:	d0f0      	beq.n	8010538 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8010556:	687b      	ldr	r3, [r7, #4]
 8010558:	689b      	ldr	r3, [r3, #8]
 801055a:	2b01      	cmp	r3, #1
 801055c:	d106      	bne.n	801056c <HAL_RCC_OscConfig+0x2f0>
 801055e:	4b7d      	ldr	r3, [pc, #500]	; (8010754 <HAL_RCC_OscConfig+0x4d8>)
 8010560:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010562:	4a7c      	ldr	r2, [pc, #496]	; (8010754 <HAL_RCC_OscConfig+0x4d8>)
 8010564:	f043 0301 	orr.w	r3, r3, #1
 8010568:	6713      	str	r3, [r2, #112]	; 0x70
 801056a:	e01c      	b.n	80105a6 <HAL_RCC_OscConfig+0x32a>
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	689b      	ldr	r3, [r3, #8]
 8010570:	2b05      	cmp	r3, #5
 8010572:	d10c      	bne.n	801058e <HAL_RCC_OscConfig+0x312>
 8010574:	4b77      	ldr	r3, [pc, #476]	; (8010754 <HAL_RCC_OscConfig+0x4d8>)
 8010576:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010578:	4a76      	ldr	r2, [pc, #472]	; (8010754 <HAL_RCC_OscConfig+0x4d8>)
 801057a:	f043 0304 	orr.w	r3, r3, #4
 801057e:	6713      	str	r3, [r2, #112]	; 0x70
 8010580:	4b74      	ldr	r3, [pc, #464]	; (8010754 <HAL_RCC_OscConfig+0x4d8>)
 8010582:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010584:	4a73      	ldr	r2, [pc, #460]	; (8010754 <HAL_RCC_OscConfig+0x4d8>)
 8010586:	f043 0301 	orr.w	r3, r3, #1
 801058a:	6713      	str	r3, [r2, #112]	; 0x70
 801058c:	e00b      	b.n	80105a6 <HAL_RCC_OscConfig+0x32a>
 801058e:	4b71      	ldr	r3, [pc, #452]	; (8010754 <HAL_RCC_OscConfig+0x4d8>)
 8010590:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010592:	4a70      	ldr	r2, [pc, #448]	; (8010754 <HAL_RCC_OscConfig+0x4d8>)
 8010594:	f023 0301 	bic.w	r3, r3, #1
 8010598:	6713      	str	r3, [r2, #112]	; 0x70
 801059a:	4b6e      	ldr	r3, [pc, #440]	; (8010754 <HAL_RCC_OscConfig+0x4d8>)
 801059c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801059e:	4a6d      	ldr	r2, [pc, #436]	; (8010754 <HAL_RCC_OscConfig+0x4d8>)
 80105a0:	f023 0304 	bic.w	r3, r3, #4
 80105a4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80105a6:	687b      	ldr	r3, [r7, #4]
 80105a8:	689b      	ldr	r3, [r3, #8]
 80105aa:	2b00      	cmp	r3, #0
 80105ac:	d015      	beq.n	80105da <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80105ae:	f7fd fcc9 	bl	800df44 <HAL_GetTick>
 80105b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80105b4:	e00a      	b.n	80105cc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80105b6:	f7fd fcc5 	bl	800df44 <HAL_GetTick>
 80105ba:	4602      	mov	r2, r0
 80105bc:	693b      	ldr	r3, [r7, #16]
 80105be:	1ad3      	subs	r3, r2, r3
 80105c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80105c4:	4293      	cmp	r3, r2
 80105c6:	d901      	bls.n	80105cc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80105c8:	2303      	movs	r3, #3
 80105ca:	e0bc      	b.n	8010746 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80105cc:	4b61      	ldr	r3, [pc, #388]	; (8010754 <HAL_RCC_OscConfig+0x4d8>)
 80105ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80105d0:	f003 0302 	and.w	r3, r3, #2
 80105d4:	2b00      	cmp	r3, #0
 80105d6:	d0ee      	beq.n	80105b6 <HAL_RCC_OscConfig+0x33a>
 80105d8:	e014      	b.n	8010604 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80105da:	f7fd fcb3 	bl	800df44 <HAL_GetTick>
 80105de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80105e0:	e00a      	b.n	80105f8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80105e2:	f7fd fcaf 	bl	800df44 <HAL_GetTick>
 80105e6:	4602      	mov	r2, r0
 80105e8:	693b      	ldr	r3, [r7, #16]
 80105ea:	1ad3      	subs	r3, r2, r3
 80105ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80105f0:	4293      	cmp	r3, r2
 80105f2:	d901      	bls.n	80105f8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80105f4:	2303      	movs	r3, #3
 80105f6:	e0a6      	b.n	8010746 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80105f8:	4b56      	ldr	r3, [pc, #344]	; (8010754 <HAL_RCC_OscConfig+0x4d8>)
 80105fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80105fc:	f003 0302 	and.w	r3, r3, #2
 8010600:	2b00      	cmp	r3, #0
 8010602:	d1ee      	bne.n	80105e2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8010604:	7dfb      	ldrb	r3, [r7, #23]
 8010606:	2b01      	cmp	r3, #1
 8010608:	d105      	bne.n	8010616 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 801060a:	4b52      	ldr	r3, [pc, #328]	; (8010754 <HAL_RCC_OscConfig+0x4d8>)
 801060c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801060e:	4a51      	ldr	r2, [pc, #324]	; (8010754 <HAL_RCC_OscConfig+0x4d8>)
 8010610:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8010614:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	699b      	ldr	r3, [r3, #24]
 801061a:	2b00      	cmp	r3, #0
 801061c:	f000 8092 	beq.w	8010744 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8010620:	4b4c      	ldr	r3, [pc, #304]	; (8010754 <HAL_RCC_OscConfig+0x4d8>)
 8010622:	689b      	ldr	r3, [r3, #8]
 8010624:	f003 030c 	and.w	r3, r3, #12
 8010628:	2b08      	cmp	r3, #8
 801062a:	d05c      	beq.n	80106e6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	699b      	ldr	r3, [r3, #24]
 8010630:	2b02      	cmp	r3, #2
 8010632:	d141      	bne.n	80106b8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8010634:	4b48      	ldr	r3, [pc, #288]	; (8010758 <HAL_RCC_OscConfig+0x4dc>)
 8010636:	2200      	movs	r2, #0
 8010638:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 801063a:	f7fd fc83 	bl	800df44 <HAL_GetTick>
 801063e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8010640:	e008      	b.n	8010654 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8010642:	f7fd fc7f 	bl	800df44 <HAL_GetTick>
 8010646:	4602      	mov	r2, r0
 8010648:	693b      	ldr	r3, [r7, #16]
 801064a:	1ad3      	subs	r3, r2, r3
 801064c:	2b02      	cmp	r3, #2
 801064e:	d901      	bls.n	8010654 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8010650:	2303      	movs	r3, #3
 8010652:	e078      	b.n	8010746 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8010654:	4b3f      	ldr	r3, [pc, #252]	; (8010754 <HAL_RCC_OscConfig+0x4d8>)
 8010656:	681b      	ldr	r3, [r3, #0]
 8010658:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801065c:	2b00      	cmp	r3, #0
 801065e:	d1f0      	bne.n	8010642 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8010660:	687b      	ldr	r3, [r7, #4]
 8010662:	69da      	ldr	r2, [r3, #28]
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	6a1b      	ldr	r3, [r3, #32]
 8010668:	431a      	orrs	r2, r3
 801066a:	687b      	ldr	r3, [r7, #4]
 801066c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801066e:	019b      	lsls	r3, r3, #6
 8010670:	431a      	orrs	r2, r3
 8010672:	687b      	ldr	r3, [r7, #4]
 8010674:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010676:	085b      	lsrs	r3, r3, #1
 8010678:	3b01      	subs	r3, #1
 801067a:	041b      	lsls	r3, r3, #16
 801067c:	431a      	orrs	r2, r3
 801067e:	687b      	ldr	r3, [r7, #4]
 8010680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010682:	061b      	lsls	r3, r3, #24
 8010684:	4933      	ldr	r1, [pc, #204]	; (8010754 <HAL_RCC_OscConfig+0x4d8>)
 8010686:	4313      	orrs	r3, r2
 8010688:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 801068a:	4b33      	ldr	r3, [pc, #204]	; (8010758 <HAL_RCC_OscConfig+0x4dc>)
 801068c:	2201      	movs	r2, #1
 801068e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8010690:	f7fd fc58 	bl	800df44 <HAL_GetTick>
 8010694:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8010696:	e008      	b.n	80106aa <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8010698:	f7fd fc54 	bl	800df44 <HAL_GetTick>
 801069c:	4602      	mov	r2, r0
 801069e:	693b      	ldr	r3, [r7, #16]
 80106a0:	1ad3      	subs	r3, r2, r3
 80106a2:	2b02      	cmp	r3, #2
 80106a4:	d901      	bls.n	80106aa <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80106a6:	2303      	movs	r3, #3
 80106a8:	e04d      	b.n	8010746 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80106aa:	4b2a      	ldr	r3, [pc, #168]	; (8010754 <HAL_RCC_OscConfig+0x4d8>)
 80106ac:	681b      	ldr	r3, [r3, #0]
 80106ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80106b2:	2b00      	cmp	r3, #0
 80106b4:	d0f0      	beq.n	8010698 <HAL_RCC_OscConfig+0x41c>
 80106b6:	e045      	b.n	8010744 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80106b8:	4b27      	ldr	r3, [pc, #156]	; (8010758 <HAL_RCC_OscConfig+0x4dc>)
 80106ba:	2200      	movs	r2, #0
 80106bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80106be:	f7fd fc41 	bl	800df44 <HAL_GetTick>
 80106c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80106c4:	e008      	b.n	80106d8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80106c6:	f7fd fc3d 	bl	800df44 <HAL_GetTick>
 80106ca:	4602      	mov	r2, r0
 80106cc:	693b      	ldr	r3, [r7, #16]
 80106ce:	1ad3      	subs	r3, r2, r3
 80106d0:	2b02      	cmp	r3, #2
 80106d2:	d901      	bls.n	80106d8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80106d4:	2303      	movs	r3, #3
 80106d6:	e036      	b.n	8010746 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80106d8:	4b1e      	ldr	r3, [pc, #120]	; (8010754 <HAL_RCC_OscConfig+0x4d8>)
 80106da:	681b      	ldr	r3, [r3, #0]
 80106dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80106e0:	2b00      	cmp	r3, #0
 80106e2:	d1f0      	bne.n	80106c6 <HAL_RCC_OscConfig+0x44a>
 80106e4:	e02e      	b.n	8010744 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80106e6:	687b      	ldr	r3, [r7, #4]
 80106e8:	699b      	ldr	r3, [r3, #24]
 80106ea:	2b01      	cmp	r3, #1
 80106ec:	d101      	bne.n	80106f2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80106ee:	2301      	movs	r3, #1
 80106f0:	e029      	b.n	8010746 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80106f2:	4b18      	ldr	r3, [pc, #96]	; (8010754 <HAL_RCC_OscConfig+0x4d8>)
 80106f4:	685b      	ldr	r3, [r3, #4]
 80106f6:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80106f8:	68fb      	ldr	r3, [r7, #12]
 80106fa:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	69db      	ldr	r3, [r3, #28]
 8010702:	429a      	cmp	r2, r3
 8010704:	d11c      	bne.n	8010740 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8010706:	68fb      	ldr	r3, [r7, #12]
 8010708:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 801070c:	687b      	ldr	r3, [r7, #4]
 801070e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8010710:	429a      	cmp	r2, r3
 8010712:	d115      	bne.n	8010740 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8010714:	68fa      	ldr	r2, [r7, #12]
 8010716:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 801071a:	4013      	ands	r3, r2
 801071c:	687a      	ldr	r2, [r7, #4]
 801071e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8010720:	4293      	cmp	r3, r2
 8010722:	d10d      	bne.n	8010740 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8010724:	68fb      	ldr	r3, [r7, #12]
 8010726:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 801072e:	429a      	cmp	r2, r3
 8010730:	d106      	bne.n	8010740 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8010732:	68fb      	ldr	r3, [r7, #12]
 8010734:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8010738:	687b      	ldr	r3, [r7, #4]
 801073a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 801073c:	429a      	cmp	r2, r3
 801073e:	d001      	beq.n	8010744 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8010740:	2301      	movs	r3, #1
 8010742:	e000      	b.n	8010746 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8010744:	2300      	movs	r3, #0
}
 8010746:	4618      	mov	r0, r3
 8010748:	3718      	adds	r7, #24
 801074a:	46bd      	mov	sp, r7
 801074c:	bd80      	pop	{r7, pc}
 801074e:	bf00      	nop
 8010750:	40007000 	.word	0x40007000
 8010754:	40023800 	.word	0x40023800
 8010758:	42470060 	.word	0x42470060

0801075c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 801075c:	b580      	push	{r7, lr}
 801075e:	b084      	sub	sp, #16
 8010760:	af00      	add	r7, sp, #0
 8010762:	6078      	str	r0, [r7, #4]
 8010764:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	2b00      	cmp	r3, #0
 801076a:	d101      	bne.n	8010770 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 801076c:	2301      	movs	r3, #1
 801076e:	e0cc      	b.n	801090a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8010770:	4b68      	ldr	r3, [pc, #416]	; (8010914 <HAL_RCC_ClockConfig+0x1b8>)
 8010772:	681b      	ldr	r3, [r3, #0]
 8010774:	f003 030f 	and.w	r3, r3, #15
 8010778:	683a      	ldr	r2, [r7, #0]
 801077a:	429a      	cmp	r2, r3
 801077c:	d90c      	bls.n	8010798 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801077e:	4b65      	ldr	r3, [pc, #404]	; (8010914 <HAL_RCC_ClockConfig+0x1b8>)
 8010780:	683a      	ldr	r2, [r7, #0]
 8010782:	b2d2      	uxtb	r2, r2
 8010784:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8010786:	4b63      	ldr	r3, [pc, #396]	; (8010914 <HAL_RCC_ClockConfig+0x1b8>)
 8010788:	681b      	ldr	r3, [r3, #0]
 801078a:	f003 030f 	and.w	r3, r3, #15
 801078e:	683a      	ldr	r2, [r7, #0]
 8010790:	429a      	cmp	r2, r3
 8010792:	d001      	beq.n	8010798 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8010794:	2301      	movs	r3, #1
 8010796:	e0b8      	b.n	801090a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8010798:	687b      	ldr	r3, [r7, #4]
 801079a:	681b      	ldr	r3, [r3, #0]
 801079c:	f003 0302 	and.w	r3, r3, #2
 80107a0:	2b00      	cmp	r3, #0
 80107a2:	d020      	beq.n	80107e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	681b      	ldr	r3, [r3, #0]
 80107a8:	f003 0304 	and.w	r3, r3, #4
 80107ac:	2b00      	cmp	r3, #0
 80107ae:	d005      	beq.n	80107bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80107b0:	4b59      	ldr	r3, [pc, #356]	; (8010918 <HAL_RCC_ClockConfig+0x1bc>)
 80107b2:	689b      	ldr	r3, [r3, #8]
 80107b4:	4a58      	ldr	r2, [pc, #352]	; (8010918 <HAL_RCC_ClockConfig+0x1bc>)
 80107b6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80107ba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80107bc:	687b      	ldr	r3, [r7, #4]
 80107be:	681b      	ldr	r3, [r3, #0]
 80107c0:	f003 0308 	and.w	r3, r3, #8
 80107c4:	2b00      	cmp	r3, #0
 80107c6:	d005      	beq.n	80107d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80107c8:	4b53      	ldr	r3, [pc, #332]	; (8010918 <HAL_RCC_ClockConfig+0x1bc>)
 80107ca:	689b      	ldr	r3, [r3, #8]
 80107cc:	4a52      	ldr	r2, [pc, #328]	; (8010918 <HAL_RCC_ClockConfig+0x1bc>)
 80107ce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80107d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80107d4:	4b50      	ldr	r3, [pc, #320]	; (8010918 <HAL_RCC_ClockConfig+0x1bc>)
 80107d6:	689b      	ldr	r3, [r3, #8]
 80107d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80107dc:	687b      	ldr	r3, [r7, #4]
 80107de:	689b      	ldr	r3, [r3, #8]
 80107e0:	494d      	ldr	r1, [pc, #308]	; (8010918 <HAL_RCC_ClockConfig+0x1bc>)
 80107e2:	4313      	orrs	r3, r2
 80107e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	681b      	ldr	r3, [r3, #0]
 80107ea:	f003 0301 	and.w	r3, r3, #1
 80107ee:	2b00      	cmp	r3, #0
 80107f0:	d044      	beq.n	801087c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	685b      	ldr	r3, [r3, #4]
 80107f6:	2b01      	cmp	r3, #1
 80107f8:	d107      	bne.n	801080a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80107fa:	4b47      	ldr	r3, [pc, #284]	; (8010918 <HAL_RCC_ClockConfig+0x1bc>)
 80107fc:	681b      	ldr	r3, [r3, #0]
 80107fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010802:	2b00      	cmp	r3, #0
 8010804:	d119      	bne.n	801083a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8010806:	2301      	movs	r3, #1
 8010808:	e07f      	b.n	801090a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 801080a:	687b      	ldr	r3, [r7, #4]
 801080c:	685b      	ldr	r3, [r3, #4]
 801080e:	2b02      	cmp	r3, #2
 8010810:	d003      	beq.n	801081a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8010812:	687b      	ldr	r3, [r7, #4]
 8010814:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8010816:	2b03      	cmp	r3, #3
 8010818:	d107      	bne.n	801082a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 801081a:	4b3f      	ldr	r3, [pc, #252]	; (8010918 <HAL_RCC_ClockConfig+0x1bc>)
 801081c:	681b      	ldr	r3, [r3, #0]
 801081e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010822:	2b00      	cmp	r3, #0
 8010824:	d109      	bne.n	801083a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8010826:	2301      	movs	r3, #1
 8010828:	e06f      	b.n	801090a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 801082a:	4b3b      	ldr	r3, [pc, #236]	; (8010918 <HAL_RCC_ClockConfig+0x1bc>)
 801082c:	681b      	ldr	r3, [r3, #0]
 801082e:	f003 0302 	and.w	r3, r3, #2
 8010832:	2b00      	cmp	r3, #0
 8010834:	d101      	bne.n	801083a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8010836:	2301      	movs	r3, #1
 8010838:	e067      	b.n	801090a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 801083a:	4b37      	ldr	r3, [pc, #220]	; (8010918 <HAL_RCC_ClockConfig+0x1bc>)
 801083c:	689b      	ldr	r3, [r3, #8]
 801083e:	f023 0203 	bic.w	r2, r3, #3
 8010842:	687b      	ldr	r3, [r7, #4]
 8010844:	685b      	ldr	r3, [r3, #4]
 8010846:	4934      	ldr	r1, [pc, #208]	; (8010918 <HAL_RCC_ClockConfig+0x1bc>)
 8010848:	4313      	orrs	r3, r2
 801084a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 801084c:	f7fd fb7a 	bl	800df44 <HAL_GetTick>
 8010850:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8010852:	e00a      	b.n	801086a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8010854:	f7fd fb76 	bl	800df44 <HAL_GetTick>
 8010858:	4602      	mov	r2, r0
 801085a:	68fb      	ldr	r3, [r7, #12]
 801085c:	1ad3      	subs	r3, r2, r3
 801085e:	f241 3288 	movw	r2, #5000	; 0x1388
 8010862:	4293      	cmp	r3, r2
 8010864:	d901      	bls.n	801086a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8010866:	2303      	movs	r3, #3
 8010868:	e04f      	b.n	801090a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801086a:	4b2b      	ldr	r3, [pc, #172]	; (8010918 <HAL_RCC_ClockConfig+0x1bc>)
 801086c:	689b      	ldr	r3, [r3, #8]
 801086e:	f003 020c 	and.w	r2, r3, #12
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	685b      	ldr	r3, [r3, #4]
 8010876:	009b      	lsls	r3, r3, #2
 8010878:	429a      	cmp	r2, r3
 801087a:	d1eb      	bne.n	8010854 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 801087c:	4b25      	ldr	r3, [pc, #148]	; (8010914 <HAL_RCC_ClockConfig+0x1b8>)
 801087e:	681b      	ldr	r3, [r3, #0]
 8010880:	f003 030f 	and.w	r3, r3, #15
 8010884:	683a      	ldr	r2, [r7, #0]
 8010886:	429a      	cmp	r2, r3
 8010888:	d20c      	bcs.n	80108a4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801088a:	4b22      	ldr	r3, [pc, #136]	; (8010914 <HAL_RCC_ClockConfig+0x1b8>)
 801088c:	683a      	ldr	r2, [r7, #0]
 801088e:	b2d2      	uxtb	r2, r2
 8010890:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8010892:	4b20      	ldr	r3, [pc, #128]	; (8010914 <HAL_RCC_ClockConfig+0x1b8>)
 8010894:	681b      	ldr	r3, [r3, #0]
 8010896:	f003 030f 	and.w	r3, r3, #15
 801089a:	683a      	ldr	r2, [r7, #0]
 801089c:	429a      	cmp	r2, r3
 801089e:	d001      	beq.n	80108a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80108a0:	2301      	movs	r3, #1
 80108a2:	e032      	b.n	801090a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	681b      	ldr	r3, [r3, #0]
 80108a8:	f003 0304 	and.w	r3, r3, #4
 80108ac:	2b00      	cmp	r3, #0
 80108ae:	d008      	beq.n	80108c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80108b0:	4b19      	ldr	r3, [pc, #100]	; (8010918 <HAL_RCC_ClockConfig+0x1bc>)
 80108b2:	689b      	ldr	r3, [r3, #8]
 80108b4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80108b8:	687b      	ldr	r3, [r7, #4]
 80108ba:	68db      	ldr	r3, [r3, #12]
 80108bc:	4916      	ldr	r1, [pc, #88]	; (8010918 <HAL_RCC_ClockConfig+0x1bc>)
 80108be:	4313      	orrs	r3, r2
 80108c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	681b      	ldr	r3, [r3, #0]
 80108c6:	f003 0308 	and.w	r3, r3, #8
 80108ca:	2b00      	cmp	r3, #0
 80108cc:	d009      	beq.n	80108e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80108ce:	4b12      	ldr	r3, [pc, #72]	; (8010918 <HAL_RCC_ClockConfig+0x1bc>)
 80108d0:	689b      	ldr	r3, [r3, #8]
 80108d2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80108d6:	687b      	ldr	r3, [r7, #4]
 80108d8:	691b      	ldr	r3, [r3, #16]
 80108da:	00db      	lsls	r3, r3, #3
 80108dc:	490e      	ldr	r1, [pc, #56]	; (8010918 <HAL_RCC_ClockConfig+0x1bc>)
 80108de:	4313      	orrs	r3, r2
 80108e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80108e2:	f000 f821 	bl	8010928 <HAL_RCC_GetSysClockFreq>
 80108e6:	4601      	mov	r1, r0
 80108e8:	4b0b      	ldr	r3, [pc, #44]	; (8010918 <HAL_RCC_ClockConfig+0x1bc>)
 80108ea:	689b      	ldr	r3, [r3, #8]
 80108ec:	091b      	lsrs	r3, r3, #4
 80108ee:	f003 030f 	and.w	r3, r3, #15
 80108f2:	4a0a      	ldr	r2, [pc, #40]	; (801091c <HAL_RCC_ClockConfig+0x1c0>)
 80108f4:	5cd3      	ldrb	r3, [r2, r3]
 80108f6:	fa21 f303 	lsr.w	r3, r1, r3
 80108fa:	4a09      	ldr	r2, [pc, #36]	; (8010920 <HAL_RCC_ClockConfig+0x1c4>)
 80108fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80108fe:	4b09      	ldr	r3, [pc, #36]	; (8010924 <HAL_RCC_ClockConfig+0x1c8>)
 8010900:	681b      	ldr	r3, [r3, #0]
 8010902:	4618      	mov	r0, r3
 8010904:	f7fd fada 	bl	800debc <HAL_InitTick>

  return HAL_OK;
 8010908:	2300      	movs	r3, #0
}
 801090a:	4618      	mov	r0, r3
 801090c:	3710      	adds	r7, #16
 801090e:	46bd      	mov	sp, r7
 8010910:	bd80      	pop	{r7, pc}
 8010912:	bf00      	nop
 8010914:	40023c00 	.word	0x40023c00
 8010918:	40023800 	.word	0x40023800
 801091c:	08015c9c 	.word	0x08015c9c
 8010920:	2000000c 	.word	0x2000000c
 8010924:	20000010 	.word	0x20000010

08010928 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8010928:	b5f0      	push	{r4, r5, r6, r7, lr}
 801092a:	b085      	sub	sp, #20
 801092c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 801092e:	2300      	movs	r3, #0
 8010930:	607b      	str	r3, [r7, #4]
 8010932:	2300      	movs	r3, #0
 8010934:	60fb      	str	r3, [r7, #12]
 8010936:	2300      	movs	r3, #0
 8010938:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 801093a:	2300      	movs	r3, #0
 801093c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 801093e:	4b50      	ldr	r3, [pc, #320]	; (8010a80 <HAL_RCC_GetSysClockFreq+0x158>)
 8010940:	689b      	ldr	r3, [r3, #8]
 8010942:	f003 030c 	and.w	r3, r3, #12
 8010946:	2b04      	cmp	r3, #4
 8010948:	d007      	beq.n	801095a <HAL_RCC_GetSysClockFreq+0x32>
 801094a:	2b08      	cmp	r3, #8
 801094c:	d008      	beq.n	8010960 <HAL_RCC_GetSysClockFreq+0x38>
 801094e:	2b00      	cmp	r3, #0
 8010950:	f040 808d 	bne.w	8010a6e <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8010954:	4b4b      	ldr	r3, [pc, #300]	; (8010a84 <HAL_RCC_GetSysClockFreq+0x15c>)
 8010956:	60bb      	str	r3, [r7, #8]
       break;
 8010958:	e08c      	b.n	8010a74 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 801095a:	4b4b      	ldr	r3, [pc, #300]	; (8010a88 <HAL_RCC_GetSysClockFreq+0x160>)
 801095c:	60bb      	str	r3, [r7, #8]
      break;
 801095e:	e089      	b.n	8010a74 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8010960:	4b47      	ldr	r3, [pc, #284]	; (8010a80 <HAL_RCC_GetSysClockFreq+0x158>)
 8010962:	685b      	ldr	r3, [r3, #4]
 8010964:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010968:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 801096a:	4b45      	ldr	r3, [pc, #276]	; (8010a80 <HAL_RCC_GetSysClockFreq+0x158>)
 801096c:	685b      	ldr	r3, [r3, #4]
 801096e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010972:	2b00      	cmp	r3, #0
 8010974:	d023      	beq.n	80109be <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8010976:	4b42      	ldr	r3, [pc, #264]	; (8010a80 <HAL_RCC_GetSysClockFreq+0x158>)
 8010978:	685b      	ldr	r3, [r3, #4]
 801097a:	099b      	lsrs	r3, r3, #6
 801097c:	f04f 0400 	mov.w	r4, #0
 8010980:	f240 11ff 	movw	r1, #511	; 0x1ff
 8010984:	f04f 0200 	mov.w	r2, #0
 8010988:	ea03 0501 	and.w	r5, r3, r1
 801098c:	ea04 0602 	and.w	r6, r4, r2
 8010990:	4a3d      	ldr	r2, [pc, #244]	; (8010a88 <HAL_RCC_GetSysClockFreq+0x160>)
 8010992:	fb02 f106 	mul.w	r1, r2, r6
 8010996:	2200      	movs	r2, #0
 8010998:	fb02 f205 	mul.w	r2, r2, r5
 801099c:	440a      	add	r2, r1
 801099e:	493a      	ldr	r1, [pc, #232]	; (8010a88 <HAL_RCC_GetSysClockFreq+0x160>)
 80109a0:	fba5 0101 	umull	r0, r1, r5, r1
 80109a4:	1853      	adds	r3, r2, r1
 80109a6:	4619      	mov	r1, r3
 80109a8:	687b      	ldr	r3, [r7, #4]
 80109aa:	f04f 0400 	mov.w	r4, #0
 80109ae:	461a      	mov	r2, r3
 80109b0:	4623      	mov	r3, r4
 80109b2:	f7f8 f881 	bl	8008ab8 <__aeabi_uldivmod>
 80109b6:	4603      	mov	r3, r0
 80109b8:	460c      	mov	r4, r1
 80109ba:	60fb      	str	r3, [r7, #12]
 80109bc:	e049      	b.n	8010a52 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80109be:	4b30      	ldr	r3, [pc, #192]	; (8010a80 <HAL_RCC_GetSysClockFreq+0x158>)
 80109c0:	685b      	ldr	r3, [r3, #4]
 80109c2:	099b      	lsrs	r3, r3, #6
 80109c4:	f04f 0400 	mov.w	r4, #0
 80109c8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80109cc:	f04f 0200 	mov.w	r2, #0
 80109d0:	ea03 0501 	and.w	r5, r3, r1
 80109d4:	ea04 0602 	and.w	r6, r4, r2
 80109d8:	4629      	mov	r1, r5
 80109da:	4632      	mov	r2, r6
 80109dc:	f04f 0300 	mov.w	r3, #0
 80109e0:	f04f 0400 	mov.w	r4, #0
 80109e4:	0154      	lsls	r4, r2, #5
 80109e6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80109ea:	014b      	lsls	r3, r1, #5
 80109ec:	4619      	mov	r1, r3
 80109ee:	4622      	mov	r2, r4
 80109f0:	1b49      	subs	r1, r1, r5
 80109f2:	eb62 0206 	sbc.w	r2, r2, r6
 80109f6:	f04f 0300 	mov.w	r3, #0
 80109fa:	f04f 0400 	mov.w	r4, #0
 80109fe:	0194      	lsls	r4, r2, #6
 8010a00:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8010a04:	018b      	lsls	r3, r1, #6
 8010a06:	1a5b      	subs	r3, r3, r1
 8010a08:	eb64 0402 	sbc.w	r4, r4, r2
 8010a0c:	f04f 0100 	mov.w	r1, #0
 8010a10:	f04f 0200 	mov.w	r2, #0
 8010a14:	00e2      	lsls	r2, r4, #3
 8010a16:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8010a1a:	00d9      	lsls	r1, r3, #3
 8010a1c:	460b      	mov	r3, r1
 8010a1e:	4614      	mov	r4, r2
 8010a20:	195b      	adds	r3, r3, r5
 8010a22:	eb44 0406 	adc.w	r4, r4, r6
 8010a26:	f04f 0100 	mov.w	r1, #0
 8010a2a:	f04f 0200 	mov.w	r2, #0
 8010a2e:	02a2      	lsls	r2, r4, #10
 8010a30:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8010a34:	0299      	lsls	r1, r3, #10
 8010a36:	460b      	mov	r3, r1
 8010a38:	4614      	mov	r4, r2
 8010a3a:	4618      	mov	r0, r3
 8010a3c:	4621      	mov	r1, r4
 8010a3e:	687b      	ldr	r3, [r7, #4]
 8010a40:	f04f 0400 	mov.w	r4, #0
 8010a44:	461a      	mov	r2, r3
 8010a46:	4623      	mov	r3, r4
 8010a48:	f7f8 f836 	bl	8008ab8 <__aeabi_uldivmod>
 8010a4c:	4603      	mov	r3, r0
 8010a4e:	460c      	mov	r4, r1
 8010a50:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8010a52:	4b0b      	ldr	r3, [pc, #44]	; (8010a80 <HAL_RCC_GetSysClockFreq+0x158>)
 8010a54:	685b      	ldr	r3, [r3, #4]
 8010a56:	0c1b      	lsrs	r3, r3, #16
 8010a58:	f003 0303 	and.w	r3, r3, #3
 8010a5c:	3301      	adds	r3, #1
 8010a5e:	005b      	lsls	r3, r3, #1
 8010a60:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8010a62:	68fa      	ldr	r2, [r7, #12]
 8010a64:	683b      	ldr	r3, [r7, #0]
 8010a66:	fbb2 f3f3 	udiv	r3, r2, r3
 8010a6a:	60bb      	str	r3, [r7, #8]
      break;
 8010a6c:	e002      	b.n	8010a74 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8010a6e:	4b05      	ldr	r3, [pc, #20]	; (8010a84 <HAL_RCC_GetSysClockFreq+0x15c>)
 8010a70:	60bb      	str	r3, [r7, #8]
      break;
 8010a72:	bf00      	nop
    }
  }
  return sysclockfreq;
 8010a74:	68bb      	ldr	r3, [r7, #8]
}
 8010a76:	4618      	mov	r0, r3
 8010a78:	3714      	adds	r7, #20
 8010a7a:	46bd      	mov	sp, r7
 8010a7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010a7e:	bf00      	nop
 8010a80:	40023800 	.word	0x40023800
 8010a84:	00f42400 	.word	0x00f42400
 8010a88:	00b71b00 	.word	0x00b71b00

08010a8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8010a8c:	b480      	push	{r7}
 8010a8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8010a90:	4b03      	ldr	r3, [pc, #12]	; (8010aa0 <HAL_RCC_GetHCLKFreq+0x14>)
 8010a92:	681b      	ldr	r3, [r3, #0]
}
 8010a94:	4618      	mov	r0, r3
 8010a96:	46bd      	mov	sp, r7
 8010a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a9c:	4770      	bx	lr
 8010a9e:	bf00      	nop
 8010aa0:	2000000c 	.word	0x2000000c

08010aa4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8010aa4:	b580      	push	{r7, lr}
 8010aa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8010aa8:	f7ff fff0 	bl	8010a8c <HAL_RCC_GetHCLKFreq>
 8010aac:	4601      	mov	r1, r0
 8010aae:	4b05      	ldr	r3, [pc, #20]	; (8010ac4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8010ab0:	689b      	ldr	r3, [r3, #8]
 8010ab2:	0a9b      	lsrs	r3, r3, #10
 8010ab4:	f003 0307 	and.w	r3, r3, #7
 8010ab8:	4a03      	ldr	r2, [pc, #12]	; (8010ac8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8010aba:	5cd3      	ldrb	r3, [r2, r3]
 8010abc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8010ac0:	4618      	mov	r0, r3
 8010ac2:	bd80      	pop	{r7, pc}
 8010ac4:	40023800 	.word	0x40023800
 8010ac8:	08015cac 	.word	0x08015cac

08010acc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8010acc:	b580      	push	{r7, lr}
 8010ace:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8010ad0:	f7ff ffdc 	bl	8010a8c <HAL_RCC_GetHCLKFreq>
 8010ad4:	4601      	mov	r1, r0
 8010ad6:	4b05      	ldr	r3, [pc, #20]	; (8010aec <HAL_RCC_GetPCLK2Freq+0x20>)
 8010ad8:	689b      	ldr	r3, [r3, #8]
 8010ada:	0b5b      	lsrs	r3, r3, #13
 8010adc:	f003 0307 	and.w	r3, r3, #7
 8010ae0:	4a03      	ldr	r2, [pc, #12]	; (8010af0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8010ae2:	5cd3      	ldrb	r3, [r2, r3]
 8010ae4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8010ae8:	4618      	mov	r0, r3
 8010aea:	bd80      	pop	{r7, pc}
 8010aec:	40023800 	.word	0x40023800
 8010af0:	08015cac 	.word	0x08015cac

08010af4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8010af4:	b580      	push	{r7, lr}
 8010af6:	b082      	sub	sp, #8
 8010af8:	af00      	add	r7, sp, #0
 8010afa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	2b00      	cmp	r3, #0
 8010b00:	d101      	bne.n	8010b06 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8010b02:	2301      	movs	r3, #1
 8010b04:	e056      	b.n	8010bb4 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8010b06:	687b      	ldr	r3, [r7, #4]
 8010b08:	2200      	movs	r2, #0
 8010b0a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8010b0c:	687b      	ldr	r3, [r7, #4]
 8010b0e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8010b12:	b2db      	uxtb	r3, r3
 8010b14:	2b00      	cmp	r3, #0
 8010b16:	d106      	bne.n	8010b26 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8010b18:	687b      	ldr	r3, [r7, #4]
 8010b1a:	2200      	movs	r2, #0
 8010b1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8010b20:	6878      	ldr	r0, [r7, #4]
 8010b22:	f7fc fe69 	bl	800d7f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	2202      	movs	r2, #2
 8010b2a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8010b2e:	687b      	ldr	r3, [r7, #4]
 8010b30:	681b      	ldr	r3, [r3, #0]
 8010b32:	681a      	ldr	r2, [r3, #0]
 8010b34:	687b      	ldr	r3, [r7, #4]
 8010b36:	681b      	ldr	r3, [r3, #0]
 8010b38:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8010b3c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8010b3e:	687b      	ldr	r3, [r7, #4]
 8010b40:	685a      	ldr	r2, [r3, #4]
 8010b42:	687b      	ldr	r3, [r7, #4]
 8010b44:	689b      	ldr	r3, [r3, #8]
 8010b46:	431a      	orrs	r2, r3
 8010b48:	687b      	ldr	r3, [r7, #4]
 8010b4a:	68db      	ldr	r3, [r3, #12]
 8010b4c:	431a      	orrs	r2, r3
 8010b4e:	687b      	ldr	r3, [r7, #4]
 8010b50:	691b      	ldr	r3, [r3, #16]
 8010b52:	431a      	orrs	r2, r3
 8010b54:	687b      	ldr	r3, [r7, #4]
 8010b56:	695b      	ldr	r3, [r3, #20]
 8010b58:	431a      	orrs	r2, r3
 8010b5a:	687b      	ldr	r3, [r7, #4]
 8010b5c:	699b      	ldr	r3, [r3, #24]
 8010b5e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8010b62:	431a      	orrs	r2, r3
 8010b64:	687b      	ldr	r3, [r7, #4]
 8010b66:	69db      	ldr	r3, [r3, #28]
 8010b68:	431a      	orrs	r2, r3
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	6a1b      	ldr	r3, [r3, #32]
 8010b6e:	ea42 0103 	orr.w	r1, r2, r3
 8010b72:	687b      	ldr	r3, [r7, #4]
 8010b74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8010b76:	687b      	ldr	r3, [r7, #4]
 8010b78:	681b      	ldr	r3, [r3, #0]
 8010b7a:	430a      	orrs	r2, r1
 8010b7c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8010b7e:	687b      	ldr	r3, [r7, #4]
 8010b80:	699b      	ldr	r3, [r3, #24]
 8010b82:	0c1b      	lsrs	r3, r3, #16
 8010b84:	f003 0104 	and.w	r1, r3, #4
 8010b88:	687b      	ldr	r3, [r7, #4]
 8010b8a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010b8c:	687b      	ldr	r3, [r7, #4]
 8010b8e:	681b      	ldr	r3, [r3, #0]
 8010b90:	430a      	orrs	r2, r1
 8010b92:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8010b94:	687b      	ldr	r3, [r7, #4]
 8010b96:	681b      	ldr	r3, [r3, #0]
 8010b98:	69da      	ldr	r2, [r3, #28]
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	681b      	ldr	r3, [r3, #0]
 8010b9e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8010ba2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8010ba4:	687b      	ldr	r3, [r7, #4]
 8010ba6:	2200      	movs	r2, #0
 8010ba8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8010baa:	687b      	ldr	r3, [r7, #4]
 8010bac:	2201      	movs	r2, #1
 8010bae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8010bb2:	2300      	movs	r3, #0
}
 8010bb4:	4618      	mov	r0, r3
 8010bb6:	3708      	adds	r7, #8
 8010bb8:	46bd      	mov	sp, r7
 8010bba:	bd80      	pop	{r7, pc}

08010bbc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010bbc:	b580      	push	{r7, lr}
 8010bbe:	b088      	sub	sp, #32
 8010bc0:	af00      	add	r7, sp, #0
 8010bc2:	60f8      	str	r0, [r7, #12]
 8010bc4:	60b9      	str	r1, [r7, #8]
 8010bc6:	603b      	str	r3, [r7, #0]
 8010bc8:	4613      	mov	r3, r2
 8010bca:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8010bcc:	2300      	movs	r3, #0
 8010bce:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8010bd0:	68fb      	ldr	r3, [r7, #12]
 8010bd2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8010bd6:	2b01      	cmp	r3, #1
 8010bd8:	d101      	bne.n	8010bde <HAL_SPI_Transmit+0x22>
 8010bda:	2302      	movs	r3, #2
 8010bdc:	e11e      	b.n	8010e1c <HAL_SPI_Transmit+0x260>
 8010bde:	68fb      	ldr	r3, [r7, #12]
 8010be0:	2201      	movs	r2, #1
 8010be2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8010be6:	f7fd f9ad 	bl	800df44 <HAL_GetTick>
 8010bea:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8010bec:	88fb      	ldrh	r3, [r7, #6]
 8010bee:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8010bf0:	68fb      	ldr	r3, [r7, #12]
 8010bf2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8010bf6:	b2db      	uxtb	r3, r3
 8010bf8:	2b01      	cmp	r3, #1
 8010bfa:	d002      	beq.n	8010c02 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8010bfc:	2302      	movs	r3, #2
 8010bfe:	77fb      	strb	r3, [r7, #31]
    goto error;
 8010c00:	e103      	b.n	8010e0a <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8010c02:	68bb      	ldr	r3, [r7, #8]
 8010c04:	2b00      	cmp	r3, #0
 8010c06:	d002      	beq.n	8010c0e <HAL_SPI_Transmit+0x52>
 8010c08:	88fb      	ldrh	r3, [r7, #6]
 8010c0a:	2b00      	cmp	r3, #0
 8010c0c:	d102      	bne.n	8010c14 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8010c0e:	2301      	movs	r3, #1
 8010c10:	77fb      	strb	r3, [r7, #31]
    goto error;
 8010c12:	e0fa      	b.n	8010e0a <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8010c14:	68fb      	ldr	r3, [r7, #12]
 8010c16:	2203      	movs	r2, #3
 8010c18:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8010c1c:	68fb      	ldr	r3, [r7, #12]
 8010c1e:	2200      	movs	r2, #0
 8010c20:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8010c22:	68fb      	ldr	r3, [r7, #12]
 8010c24:	68ba      	ldr	r2, [r7, #8]
 8010c26:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8010c28:	68fb      	ldr	r3, [r7, #12]
 8010c2a:	88fa      	ldrh	r2, [r7, #6]
 8010c2c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8010c2e:	68fb      	ldr	r3, [r7, #12]
 8010c30:	88fa      	ldrh	r2, [r7, #6]
 8010c32:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8010c34:	68fb      	ldr	r3, [r7, #12]
 8010c36:	2200      	movs	r2, #0
 8010c38:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8010c3a:	68fb      	ldr	r3, [r7, #12]
 8010c3c:	2200      	movs	r2, #0
 8010c3e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8010c40:	68fb      	ldr	r3, [r7, #12]
 8010c42:	2200      	movs	r2, #0
 8010c44:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8010c46:	68fb      	ldr	r3, [r7, #12]
 8010c48:	2200      	movs	r2, #0
 8010c4a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8010c4c:	68fb      	ldr	r3, [r7, #12]
 8010c4e:	2200      	movs	r2, #0
 8010c50:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8010c52:	68fb      	ldr	r3, [r7, #12]
 8010c54:	689b      	ldr	r3, [r3, #8]
 8010c56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8010c5a:	d107      	bne.n	8010c6c <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8010c5c:	68fb      	ldr	r3, [r7, #12]
 8010c5e:	681b      	ldr	r3, [r3, #0]
 8010c60:	681a      	ldr	r2, [r3, #0]
 8010c62:	68fb      	ldr	r3, [r7, #12]
 8010c64:	681b      	ldr	r3, [r3, #0]
 8010c66:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8010c6a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8010c6c:	68fb      	ldr	r3, [r7, #12]
 8010c6e:	681b      	ldr	r3, [r3, #0]
 8010c70:	681b      	ldr	r3, [r3, #0]
 8010c72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010c76:	2b40      	cmp	r3, #64	; 0x40
 8010c78:	d007      	beq.n	8010c8a <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8010c7a:	68fb      	ldr	r3, [r7, #12]
 8010c7c:	681b      	ldr	r3, [r3, #0]
 8010c7e:	681a      	ldr	r2, [r3, #0]
 8010c80:	68fb      	ldr	r3, [r7, #12]
 8010c82:	681b      	ldr	r3, [r3, #0]
 8010c84:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8010c88:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8010c8a:	68fb      	ldr	r3, [r7, #12]
 8010c8c:	68db      	ldr	r3, [r3, #12]
 8010c8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8010c92:	d14b      	bne.n	8010d2c <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8010c94:	68fb      	ldr	r3, [r7, #12]
 8010c96:	685b      	ldr	r3, [r3, #4]
 8010c98:	2b00      	cmp	r3, #0
 8010c9a:	d002      	beq.n	8010ca2 <HAL_SPI_Transmit+0xe6>
 8010c9c:	8afb      	ldrh	r3, [r7, #22]
 8010c9e:	2b01      	cmp	r3, #1
 8010ca0:	d13e      	bne.n	8010d20 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8010ca2:	68fb      	ldr	r3, [r7, #12]
 8010ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010ca6:	881a      	ldrh	r2, [r3, #0]
 8010ca8:	68fb      	ldr	r3, [r7, #12]
 8010caa:	681b      	ldr	r3, [r3, #0]
 8010cac:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8010cae:	68fb      	ldr	r3, [r7, #12]
 8010cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010cb2:	1c9a      	adds	r2, r3, #2
 8010cb4:	68fb      	ldr	r3, [r7, #12]
 8010cb6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8010cb8:	68fb      	ldr	r3, [r7, #12]
 8010cba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8010cbc:	b29b      	uxth	r3, r3
 8010cbe:	3b01      	subs	r3, #1
 8010cc0:	b29a      	uxth	r2, r3
 8010cc2:	68fb      	ldr	r3, [r7, #12]
 8010cc4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8010cc6:	e02b      	b.n	8010d20 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8010cc8:	68fb      	ldr	r3, [r7, #12]
 8010cca:	681b      	ldr	r3, [r3, #0]
 8010ccc:	689b      	ldr	r3, [r3, #8]
 8010cce:	f003 0302 	and.w	r3, r3, #2
 8010cd2:	2b02      	cmp	r3, #2
 8010cd4:	d112      	bne.n	8010cfc <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8010cd6:	68fb      	ldr	r3, [r7, #12]
 8010cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010cda:	881a      	ldrh	r2, [r3, #0]
 8010cdc:	68fb      	ldr	r3, [r7, #12]
 8010cde:	681b      	ldr	r3, [r3, #0]
 8010ce0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8010ce2:	68fb      	ldr	r3, [r7, #12]
 8010ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010ce6:	1c9a      	adds	r2, r3, #2
 8010ce8:	68fb      	ldr	r3, [r7, #12]
 8010cea:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8010cec:	68fb      	ldr	r3, [r7, #12]
 8010cee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8010cf0:	b29b      	uxth	r3, r3
 8010cf2:	3b01      	subs	r3, #1
 8010cf4:	b29a      	uxth	r2, r3
 8010cf6:	68fb      	ldr	r3, [r7, #12]
 8010cf8:	86da      	strh	r2, [r3, #54]	; 0x36
 8010cfa:	e011      	b.n	8010d20 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010cfc:	f7fd f922 	bl	800df44 <HAL_GetTick>
 8010d00:	4602      	mov	r2, r0
 8010d02:	69bb      	ldr	r3, [r7, #24]
 8010d04:	1ad3      	subs	r3, r2, r3
 8010d06:	683a      	ldr	r2, [r7, #0]
 8010d08:	429a      	cmp	r2, r3
 8010d0a:	d803      	bhi.n	8010d14 <HAL_SPI_Transmit+0x158>
 8010d0c:	683b      	ldr	r3, [r7, #0]
 8010d0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d12:	d102      	bne.n	8010d1a <HAL_SPI_Transmit+0x15e>
 8010d14:	683b      	ldr	r3, [r7, #0]
 8010d16:	2b00      	cmp	r3, #0
 8010d18:	d102      	bne.n	8010d20 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8010d1a:	2303      	movs	r3, #3
 8010d1c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8010d1e:	e074      	b.n	8010e0a <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8010d20:	68fb      	ldr	r3, [r7, #12]
 8010d22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8010d24:	b29b      	uxth	r3, r3
 8010d26:	2b00      	cmp	r3, #0
 8010d28:	d1ce      	bne.n	8010cc8 <HAL_SPI_Transmit+0x10c>
 8010d2a:	e04c      	b.n	8010dc6 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8010d2c:	68fb      	ldr	r3, [r7, #12]
 8010d2e:	685b      	ldr	r3, [r3, #4]
 8010d30:	2b00      	cmp	r3, #0
 8010d32:	d002      	beq.n	8010d3a <HAL_SPI_Transmit+0x17e>
 8010d34:	8afb      	ldrh	r3, [r7, #22]
 8010d36:	2b01      	cmp	r3, #1
 8010d38:	d140      	bne.n	8010dbc <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8010d3a:	68fb      	ldr	r3, [r7, #12]
 8010d3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010d3e:	68fb      	ldr	r3, [r7, #12]
 8010d40:	681b      	ldr	r3, [r3, #0]
 8010d42:	330c      	adds	r3, #12
 8010d44:	7812      	ldrb	r2, [r2, #0]
 8010d46:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8010d48:	68fb      	ldr	r3, [r7, #12]
 8010d4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010d4c:	1c5a      	adds	r2, r3, #1
 8010d4e:	68fb      	ldr	r3, [r7, #12]
 8010d50:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8010d52:	68fb      	ldr	r3, [r7, #12]
 8010d54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8010d56:	b29b      	uxth	r3, r3
 8010d58:	3b01      	subs	r3, #1
 8010d5a:	b29a      	uxth	r2, r3
 8010d5c:	68fb      	ldr	r3, [r7, #12]
 8010d5e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8010d60:	e02c      	b.n	8010dbc <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8010d62:	68fb      	ldr	r3, [r7, #12]
 8010d64:	681b      	ldr	r3, [r3, #0]
 8010d66:	689b      	ldr	r3, [r3, #8]
 8010d68:	f003 0302 	and.w	r3, r3, #2
 8010d6c:	2b02      	cmp	r3, #2
 8010d6e:	d113      	bne.n	8010d98 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8010d70:	68fb      	ldr	r3, [r7, #12]
 8010d72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010d74:	68fb      	ldr	r3, [r7, #12]
 8010d76:	681b      	ldr	r3, [r3, #0]
 8010d78:	330c      	adds	r3, #12
 8010d7a:	7812      	ldrb	r2, [r2, #0]
 8010d7c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8010d7e:	68fb      	ldr	r3, [r7, #12]
 8010d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010d82:	1c5a      	adds	r2, r3, #1
 8010d84:	68fb      	ldr	r3, [r7, #12]
 8010d86:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8010d88:	68fb      	ldr	r3, [r7, #12]
 8010d8a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8010d8c:	b29b      	uxth	r3, r3
 8010d8e:	3b01      	subs	r3, #1
 8010d90:	b29a      	uxth	r2, r3
 8010d92:	68fb      	ldr	r3, [r7, #12]
 8010d94:	86da      	strh	r2, [r3, #54]	; 0x36
 8010d96:	e011      	b.n	8010dbc <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010d98:	f7fd f8d4 	bl	800df44 <HAL_GetTick>
 8010d9c:	4602      	mov	r2, r0
 8010d9e:	69bb      	ldr	r3, [r7, #24]
 8010da0:	1ad3      	subs	r3, r2, r3
 8010da2:	683a      	ldr	r2, [r7, #0]
 8010da4:	429a      	cmp	r2, r3
 8010da6:	d803      	bhi.n	8010db0 <HAL_SPI_Transmit+0x1f4>
 8010da8:	683b      	ldr	r3, [r7, #0]
 8010daa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010dae:	d102      	bne.n	8010db6 <HAL_SPI_Transmit+0x1fa>
 8010db0:	683b      	ldr	r3, [r7, #0]
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	d102      	bne.n	8010dbc <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8010db6:	2303      	movs	r3, #3
 8010db8:	77fb      	strb	r3, [r7, #31]
          goto error;
 8010dba:	e026      	b.n	8010e0a <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8010dbc:	68fb      	ldr	r3, [r7, #12]
 8010dbe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8010dc0:	b29b      	uxth	r3, r3
 8010dc2:	2b00      	cmp	r3, #0
 8010dc4:	d1cd      	bne.n	8010d62 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8010dc6:	69ba      	ldr	r2, [r7, #24]
 8010dc8:	6839      	ldr	r1, [r7, #0]
 8010dca:	68f8      	ldr	r0, [r7, #12]
 8010dcc:	f000 fba4 	bl	8011518 <SPI_EndRxTxTransaction>
 8010dd0:	4603      	mov	r3, r0
 8010dd2:	2b00      	cmp	r3, #0
 8010dd4:	d002      	beq.n	8010ddc <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8010dd6:	68fb      	ldr	r3, [r7, #12]
 8010dd8:	2220      	movs	r2, #32
 8010dda:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8010ddc:	68fb      	ldr	r3, [r7, #12]
 8010dde:	689b      	ldr	r3, [r3, #8]
 8010de0:	2b00      	cmp	r3, #0
 8010de2:	d10a      	bne.n	8010dfa <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8010de4:	2300      	movs	r3, #0
 8010de6:	613b      	str	r3, [r7, #16]
 8010de8:	68fb      	ldr	r3, [r7, #12]
 8010dea:	681b      	ldr	r3, [r3, #0]
 8010dec:	68db      	ldr	r3, [r3, #12]
 8010dee:	613b      	str	r3, [r7, #16]
 8010df0:	68fb      	ldr	r3, [r7, #12]
 8010df2:	681b      	ldr	r3, [r3, #0]
 8010df4:	689b      	ldr	r3, [r3, #8]
 8010df6:	613b      	str	r3, [r7, #16]
 8010df8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8010dfa:	68fb      	ldr	r3, [r7, #12]
 8010dfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010dfe:	2b00      	cmp	r3, #0
 8010e00:	d002      	beq.n	8010e08 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8010e02:	2301      	movs	r3, #1
 8010e04:	77fb      	strb	r3, [r7, #31]
 8010e06:	e000      	b.n	8010e0a <HAL_SPI_Transmit+0x24e>
  }

error:
 8010e08:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8010e0a:	68fb      	ldr	r3, [r7, #12]
 8010e0c:	2201      	movs	r2, #1
 8010e0e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8010e12:	68fb      	ldr	r3, [r7, #12]
 8010e14:	2200      	movs	r2, #0
 8010e16:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8010e1a:	7ffb      	ldrb	r3, [r7, #31]
}
 8010e1c:	4618      	mov	r0, r3
 8010e1e:	3720      	adds	r7, #32
 8010e20:	46bd      	mov	sp, r7
 8010e22:	bd80      	pop	{r7, pc}

08010e24 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010e24:	b580      	push	{r7, lr}
 8010e26:	b088      	sub	sp, #32
 8010e28:	af02      	add	r7, sp, #8
 8010e2a:	60f8      	str	r0, [r7, #12]
 8010e2c:	60b9      	str	r1, [r7, #8]
 8010e2e:	603b      	str	r3, [r7, #0]
 8010e30:	4613      	mov	r3, r2
 8010e32:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8010e34:	2300      	movs	r3, #0
 8010e36:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8010e38:	68fb      	ldr	r3, [r7, #12]
 8010e3a:	685b      	ldr	r3, [r3, #4]
 8010e3c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8010e40:	d112      	bne.n	8010e68 <HAL_SPI_Receive+0x44>
 8010e42:	68fb      	ldr	r3, [r7, #12]
 8010e44:	689b      	ldr	r3, [r3, #8]
 8010e46:	2b00      	cmp	r3, #0
 8010e48:	d10e      	bne.n	8010e68 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8010e4a:	68fb      	ldr	r3, [r7, #12]
 8010e4c:	2204      	movs	r2, #4
 8010e4e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8010e52:	88fa      	ldrh	r2, [r7, #6]
 8010e54:	683b      	ldr	r3, [r7, #0]
 8010e56:	9300      	str	r3, [sp, #0]
 8010e58:	4613      	mov	r3, r2
 8010e5a:	68ba      	ldr	r2, [r7, #8]
 8010e5c:	68b9      	ldr	r1, [r7, #8]
 8010e5e:	68f8      	ldr	r0, [r7, #12]
 8010e60:	f000 f8e9 	bl	8011036 <HAL_SPI_TransmitReceive>
 8010e64:	4603      	mov	r3, r0
 8010e66:	e0e2      	b.n	801102e <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8010e68:	68fb      	ldr	r3, [r7, #12]
 8010e6a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8010e6e:	2b01      	cmp	r3, #1
 8010e70:	d101      	bne.n	8010e76 <HAL_SPI_Receive+0x52>
 8010e72:	2302      	movs	r3, #2
 8010e74:	e0db      	b.n	801102e <HAL_SPI_Receive+0x20a>
 8010e76:	68fb      	ldr	r3, [r7, #12]
 8010e78:	2201      	movs	r2, #1
 8010e7a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8010e7e:	f7fd f861 	bl	800df44 <HAL_GetTick>
 8010e82:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8010e84:	68fb      	ldr	r3, [r7, #12]
 8010e86:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8010e8a:	b2db      	uxtb	r3, r3
 8010e8c:	2b01      	cmp	r3, #1
 8010e8e:	d002      	beq.n	8010e96 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8010e90:	2302      	movs	r3, #2
 8010e92:	75fb      	strb	r3, [r7, #23]
    goto error;
 8010e94:	e0c2      	b.n	801101c <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8010e96:	68bb      	ldr	r3, [r7, #8]
 8010e98:	2b00      	cmp	r3, #0
 8010e9a:	d002      	beq.n	8010ea2 <HAL_SPI_Receive+0x7e>
 8010e9c:	88fb      	ldrh	r3, [r7, #6]
 8010e9e:	2b00      	cmp	r3, #0
 8010ea0:	d102      	bne.n	8010ea8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8010ea2:	2301      	movs	r3, #1
 8010ea4:	75fb      	strb	r3, [r7, #23]
    goto error;
 8010ea6:	e0b9      	b.n	801101c <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8010ea8:	68fb      	ldr	r3, [r7, #12]
 8010eaa:	2204      	movs	r2, #4
 8010eac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8010eb0:	68fb      	ldr	r3, [r7, #12]
 8010eb2:	2200      	movs	r2, #0
 8010eb4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8010eb6:	68fb      	ldr	r3, [r7, #12]
 8010eb8:	68ba      	ldr	r2, [r7, #8]
 8010eba:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8010ebc:	68fb      	ldr	r3, [r7, #12]
 8010ebe:	88fa      	ldrh	r2, [r7, #6]
 8010ec0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8010ec2:	68fb      	ldr	r3, [r7, #12]
 8010ec4:	88fa      	ldrh	r2, [r7, #6]
 8010ec6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8010ec8:	68fb      	ldr	r3, [r7, #12]
 8010eca:	2200      	movs	r2, #0
 8010ecc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8010ece:	68fb      	ldr	r3, [r7, #12]
 8010ed0:	2200      	movs	r2, #0
 8010ed2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8010ed4:	68fb      	ldr	r3, [r7, #12]
 8010ed6:	2200      	movs	r2, #0
 8010ed8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8010eda:	68fb      	ldr	r3, [r7, #12]
 8010edc:	2200      	movs	r2, #0
 8010ede:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8010ee0:	68fb      	ldr	r3, [r7, #12]
 8010ee2:	2200      	movs	r2, #0
 8010ee4:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8010ee6:	68fb      	ldr	r3, [r7, #12]
 8010ee8:	689b      	ldr	r3, [r3, #8]
 8010eea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8010eee:	d107      	bne.n	8010f00 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8010ef0:	68fb      	ldr	r3, [r7, #12]
 8010ef2:	681b      	ldr	r3, [r3, #0]
 8010ef4:	681a      	ldr	r2, [r3, #0]
 8010ef6:	68fb      	ldr	r3, [r7, #12]
 8010ef8:	681b      	ldr	r3, [r3, #0]
 8010efa:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8010efe:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8010f00:	68fb      	ldr	r3, [r7, #12]
 8010f02:	681b      	ldr	r3, [r3, #0]
 8010f04:	681b      	ldr	r3, [r3, #0]
 8010f06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010f0a:	2b40      	cmp	r3, #64	; 0x40
 8010f0c:	d007      	beq.n	8010f1e <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8010f0e:	68fb      	ldr	r3, [r7, #12]
 8010f10:	681b      	ldr	r3, [r3, #0]
 8010f12:	681a      	ldr	r2, [r3, #0]
 8010f14:	68fb      	ldr	r3, [r7, #12]
 8010f16:	681b      	ldr	r3, [r3, #0]
 8010f18:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8010f1c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8010f1e:	68fb      	ldr	r3, [r7, #12]
 8010f20:	68db      	ldr	r3, [r3, #12]
 8010f22:	2b00      	cmp	r3, #0
 8010f24:	d162      	bne.n	8010fec <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8010f26:	e02e      	b.n	8010f86 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8010f28:	68fb      	ldr	r3, [r7, #12]
 8010f2a:	681b      	ldr	r3, [r3, #0]
 8010f2c:	689b      	ldr	r3, [r3, #8]
 8010f2e:	f003 0301 	and.w	r3, r3, #1
 8010f32:	2b01      	cmp	r3, #1
 8010f34:	d115      	bne.n	8010f62 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8010f36:	68fb      	ldr	r3, [r7, #12]
 8010f38:	681b      	ldr	r3, [r3, #0]
 8010f3a:	f103 020c 	add.w	r2, r3, #12
 8010f3e:	68fb      	ldr	r3, [r7, #12]
 8010f40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010f42:	7812      	ldrb	r2, [r2, #0]
 8010f44:	b2d2      	uxtb	r2, r2
 8010f46:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8010f48:	68fb      	ldr	r3, [r7, #12]
 8010f4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010f4c:	1c5a      	adds	r2, r3, #1
 8010f4e:	68fb      	ldr	r3, [r7, #12]
 8010f50:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8010f52:	68fb      	ldr	r3, [r7, #12]
 8010f54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8010f56:	b29b      	uxth	r3, r3
 8010f58:	3b01      	subs	r3, #1
 8010f5a:	b29a      	uxth	r2, r3
 8010f5c:	68fb      	ldr	r3, [r7, #12]
 8010f5e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8010f60:	e011      	b.n	8010f86 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010f62:	f7fc ffef 	bl	800df44 <HAL_GetTick>
 8010f66:	4602      	mov	r2, r0
 8010f68:	693b      	ldr	r3, [r7, #16]
 8010f6a:	1ad3      	subs	r3, r2, r3
 8010f6c:	683a      	ldr	r2, [r7, #0]
 8010f6e:	429a      	cmp	r2, r3
 8010f70:	d803      	bhi.n	8010f7a <HAL_SPI_Receive+0x156>
 8010f72:	683b      	ldr	r3, [r7, #0]
 8010f74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010f78:	d102      	bne.n	8010f80 <HAL_SPI_Receive+0x15c>
 8010f7a:	683b      	ldr	r3, [r7, #0]
 8010f7c:	2b00      	cmp	r3, #0
 8010f7e:	d102      	bne.n	8010f86 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8010f80:	2303      	movs	r3, #3
 8010f82:	75fb      	strb	r3, [r7, #23]
          goto error;
 8010f84:	e04a      	b.n	801101c <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8010f86:	68fb      	ldr	r3, [r7, #12]
 8010f88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8010f8a:	b29b      	uxth	r3, r3
 8010f8c:	2b00      	cmp	r3, #0
 8010f8e:	d1cb      	bne.n	8010f28 <HAL_SPI_Receive+0x104>
 8010f90:	e031      	b.n	8010ff6 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8010f92:	68fb      	ldr	r3, [r7, #12]
 8010f94:	681b      	ldr	r3, [r3, #0]
 8010f96:	689b      	ldr	r3, [r3, #8]
 8010f98:	f003 0301 	and.w	r3, r3, #1
 8010f9c:	2b01      	cmp	r3, #1
 8010f9e:	d113      	bne.n	8010fc8 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8010fa0:	68fb      	ldr	r3, [r7, #12]
 8010fa2:	681b      	ldr	r3, [r3, #0]
 8010fa4:	68da      	ldr	r2, [r3, #12]
 8010fa6:	68fb      	ldr	r3, [r7, #12]
 8010fa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010faa:	b292      	uxth	r2, r2
 8010fac:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8010fae:	68fb      	ldr	r3, [r7, #12]
 8010fb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010fb2:	1c9a      	adds	r2, r3, #2
 8010fb4:	68fb      	ldr	r3, [r7, #12]
 8010fb6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8010fb8:	68fb      	ldr	r3, [r7, #12]
 8010fba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8010fbc:	b29b      	uxth	r3, r3
 8010fbe:	3b01      	subs	r3, #1
 8010fc0:	b29a      	uxth	r2, r3
 8010fc2:	68fb      	ldr	r3, [r7, #12]
 8010fc4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8010fc6:	e011      	b.n	8010fec <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010fc8:	f7fc ffbc 	bl	800df44 <HAL_GetTick>
 8010fcc:	4602      	mov	r2, r0
 8010fce:	693b      	ldr	r3, [r7, #16]
 8010fd0:	1ad3      	subs	r3, r2, r3
 8010fd2:	683a      	ldr	r2, [r7, #0]
 8010fd4:	429a      	cmp	r2, r3
 8010fd6:	d803      	bhi.n	8010fe0 <HAL_SPI_Receive+0x1bc>
 8010fd8:	683b      	ldr	r3, [r7, #0]
 8010fda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010fde:	d102      	bne.n	8010fe6 <HAL_SPI_Receive+0x1c2>
 8010fe0:	683b      	ldr	r3, [r7, #0]
 8010fe2:	2b00      	cmp	r3, #0
 8010fe4:	d102      	bne.n	8010fec <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8010fe6:	2303      	movs	r3, #3
 8010fe8:	75fb      	strb	r3, [r7, #23]
          goto error;
 8010fea:	e017      	b.n	801101c <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8010fec:	68fb      	ldr	r3, [r7, #12]
 8010fee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8010ff0:	b29b      	uxth	r3, r3
 8010ff2:	2b00      	cmp	r3, #0
 8010ff4:	d1cd      	bne.n	8010f92 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8010ff6:	693a      	ldr	r2, [r7, #16]
 8010ff8:	6839      	ldr	r1, [r7, #0]
 8010ffa:	68f8      	ldr	r0, [r7, #12]
 8010ffc:	f000 fa27 	bl	801144e <SPI_EndRxTransaction>
 8011000:	4603      	mov	r3, r0
 8011002:	2b00      	cmp	r3, #0
 8011004:	d002      	beq.n	801100c <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8011006:	68fb      	ldr	r3, [r7, #12]
 8011008:	2220      	movs	r2, #32
 801100a:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801100c:	68fb      	ldr	r3, [r7, #12]
 801100e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011010:	2b00      	cmp	r3, #0
 8011012:	d002      	beq.n	801101a <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8011014:	2301      	movs	r3, #1
 8011016:	75fb      	strb	r3, [r7, #23]
 8011018:	e000      	b.n	801101c <HAL_SPI_Receive+0x1f8>
  }

error :
 801101a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 801101c:	68fb      	ldr	r3, [r7, #12]
 801101e:	2201      	movs	r2, #1
 8011020:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8011024:	68fb      	ldr	r3, [r7, #12]
 8011026:	2200      	movs	r2, #0
 8011028:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 801102c:	7dfb      	ldrb	r3, [r7, #23]
}
 801102e:	4618      	mov	r0, r3
 8011030:	3718      	adds	r7, #24
 8011032:	46bd      	mov	sp, r7
 8011034:	bd80      	pop	{r7, pc}

08011036 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8011036:	b580      	push	{r7, lr}
 8011038:	b08c      	sub	sp, #48	; 0x30
 801103a:	af00      	add	r7, sp, #0
 801103c:	60f8      	str	r0, [r7, #12]
 801103e:	60b9      	str	r1, [r7, #8]
 8011040:	607a      	str	r2, [r7, #4]
 8011042:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8011044:	2301      	movs	r3, #1
 8011046:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8011048:	2300      	movs	r3, #0
 801104a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 801104e:	68fb      	ldr	r3, [r7, #12]
 8011050:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8011054:	2b01      	cmp	r3, #1
 8011056:	d101      	bne.n	801105c <HAL_SPI_TransmitReceive+0x26>
 8011058:	2302      	movs	r3, #2
 801105a:	e18a      	b.n	8011372 <HAL_SPI_TransmitReceive+0x33c>
 801105c:	68fb      	ldr	r3, [r7, #12]
 801105e:	2201      	movs	r2, #1
 8011060:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8011064:	f7fc ff6e 	bl	800df44 <HAL_GetTick>
 8011068:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 801106a:	68fb      	ldr	r3, [r7, #12]
 801106c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8011070:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8011074:	68fb      	ldr	r3, [r7, #12]
 8011076:	685b      	ldr	r3, [r3, #4]
 8011078:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 801107a:	887b      	ldrh	r3, [r7, #2]
 801107c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 801107e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8011082:	2b01      	cmp	r3, #1
 8011084:	d00f      	beq.n	80110a6 <HAL_SPI_TransmitReceive+0x70>
 8011086:	69fb      	ldr	r3, [r7, #28]
 8011088:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 801108c:	d107      	bne.n	801109e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 801108e:	68fb      	ldr	r3, [r7, #12]
 8011090:	689b      	ldr	r3, [r3, #8]
 8011092:	2b00      	cmp	r3, #0
 8011094:	d103      	bne.n	801109e <HAL_SPI_TransmitReceive+0x68>
 8011096:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801109a:	2b04      	cmp	r3, #4
 801109c:	d003      	beq.n	80110a6 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 801109e:	2302      	movs	r3, #2
 80110a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80110a4:	e15b      	b.n	801135e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80110a6:	68bb      	ldr	r3, [r7, #8]
 80110a8:	2b00      	cmp	r3, #0
 80110aa:	d005      	beq.n	80110b8 <HAL_SPI_TransmitReceive+0x82>
 80110ac:	687b      	ldr	r3, [r7, #4]
 80110ae:	2b00      	cmp	r3, #0
 80110b0:	d002      	beq.n	80110b8 <HAL_SPI_TransmitReceive+0x82>
 80110b2:	887b      	ldrh	r3, [r7, #2]
 80110b4:	2b00      	cmp	r3, #0
 80110b6:	d103      	bne.n	80110c0 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80110b8:	2301      	movs	r3, #1
 80110ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80110be:	e14e      	b.n	801135e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80110c0:	68fb      	ldr	r3, [r7, #12]
 80110c2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80110c6:	b2db      	uxtb	r3, r3
 80110c8:	2b04      	cmp	r3, #4
 80110ca:	d003      	beq.n	80110d4 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80110cc:	68fb      	ldr	r3, [r7, #12]
 80110ce:	2205      	movs	r2, #5
 80110d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80110d4:	68fb      	ldr	r3, [r7, #12]
 80110d6:	2200      	movs	r2, #0
 80110d8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80110da:	68fb      	ldr	r3, [r7, #12]
 80110dc:	687a      	ldr	r2, [r7, #4]
 80110de:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80110e0:	68fb      	ldr	r3, [r7, #12]
 80110e2:	887a      	ldrh	r2, [r7, #2]
 80110e4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80110e6:	68fb      	ldr	r3, [r7, #12]
 80110e8:	887a      	ldrh	r2, [r7, #2]
 80110ea:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80110ec:	68fb      	ldr	r3, [r7, #12]
 80110ee:	68ba      	ldr	r2, [r7, #8]
 80110f0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80110f2:	68fb      	ldr	r3, [r7, #12]
 80110f4:	887a      	ldrh	r2, [r7, #2]
 80110f6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80110f8:	68fb      	ldr	r3, [r7, #12]
 80110fa:	887a      	ldrh	r2, [r7, #2]
 80110fc:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80110fe:	68fb      	ldr	r3, [r7, #12]
 8011100:	2200      	movs	r2, #0
 8011102:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8011104:	68fb      	ldr	r3, [r7, #12]
 8011106:	2200      	movs	r2, #0
 8011108:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 801110a:	68fb      	ldr	r3, [r7, #12]
 801110c:	681b      	ldr	r3, [r3, #0]
 801110e:	681b      	ldr	r3, [r3, #0]
 8011110:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011114:	2b40      	cmp	r3, #64	; 0x40
 8011116:	d007      	beq.n	8011128 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8011118:	68fb      	ldr	r3, [r7, #12]
 801111a:	681b      	ldr	r3, [r3, #0]
 801111c:	681a      	ldr	r2, [r3, #0]
 801111e:	68fb      	ldr	r3, [r7, #12]
 8011120:	681b      	ldr	r3, [r3, #0]
 8011122:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8011126:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8011128:	68fb      	ldr	r3, [r7, #12]
 801112a:	68db      	ldr	r3, [r3, #12]
 801112c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8011130:	d178      	bne.n	8011224 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8011132:	68fb      	ldr	r3, [r7, #12]
 8011134:	685b      	ldr	r3, [r3, #4]
 8011136:	2b00      	cmp	r3, #0
 8011138:	d002      	beq.n	8011140 <HAL_SPI_TransmitReceive+0x10a>
 801113a:	8b7b      	ldrh	r3, [r7, #26]
 801113c:	2b01      	cmp	r3, #1
 801113e:	d166      	bne.n	801120e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8011140:	68fb      	ldr	r3, [r7, #12]
 8011142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011144:	881a      	ldrh	r2, [r3, #0]
 8011146:	68fb      	ldr	r3, [r7, #12]
 8011148:	681b      	ldr	r3, [r3, #0]
 801114a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 801114c:	68fb      	ldr	r3, [r7, #12]
 801114e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011150:	1c9a      	adds	r2, r3, #2
 8011152:	68fb      	ldr	r3, [r7, #12]
 8011154:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8011156:	68fb      	ldr	r3, [r7, #12]
 8011158:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801115a:	b29b      	uxth	r3, r3
 801115c:	3b01      	subs	r3, #1
 801115e:	b29a      	uxth	r2, r3
 8011160:	68fb      	ldr	r3, [r7, #12]
 8011162:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8011164:	e053      	b.n	801120e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8011166:	68fb      	ldr	r3, [r7, #12]
 8011168:	681b      	ldr	r3, [r3, #0]
 801116a:	689b      	ldr	r3, [r3, #8]
 801116c:	f003 0302 	and.w	r3, r3, #2
 8011170:	2b02      	cmp	r3, #2
 8011172:	d11b      	bne.n	80111ac <HAL_SPI_TransmitReceive+0x176>
 8011174:	68fb      	ldr	r3, [r7, #12]
 8011176:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011178:	b29b      	uxth	r3, r3
 801117a:	2b00      	cmp	r3, #0
 801117c:	d016      	beq.n	80111ac <HAL_SPI_TransmitReceive+0x176>
 801117e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011180:	2b01      	cmp	r3, #1
 8011182:	d113      	bne.n	80111ac <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8011184:	68fb      	ldr	r3, [r7, #12]
 8011186:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011188:	881a      	ldrh	r2, [r3, #0]
 801118a:	68fb      	ldr	r3, [r7, #12]
 801118c:	681b      	ldr	r3, [r3, #0]
 801118e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8011190:	68fb      	ldr	r3, [r7, #12]
 8011192:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011194:	1c9a      	adds	r2, r3, #2
 8011196:	68fb      	ldr	r3, [r7, #12]
 8011198:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 801119a:	68fb      	ldr	r3, [r7, #12]
 801119c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801119e:	b29b      	uxth	r3, r3
 80111a0:	3b01      	subs	r3, #1
 80111a2:	b29a      	uxth	r2, r3
 80111a4:	68fb      	ldr	r3, [r7, #12]
 80111a6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80111a8:	2300      	movs	r3, #0
 80111aa:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80111ac:	68fb      	ldr	r3, [r7, #12]
 80111ae:	681b      	ldr	r3, [r3, #0]
 80111b0:	689b      	ldr	r3, [r3, #8]
 80111b2:	f003 0301 	and.w	r3, r3, #1
 80111b6:	2b01      	cmp	r3, #1
 80111b8:	d119      	bne.n	80111ee <HAL_SPI_TransmitReceive+0x1b8>
 80111ba:	68fb      	ldr	r3, [r7, #12]
 80111bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80111be:	b29b      	uxth	r3, r3
 80111c0:	2b00      	cmp	r3, #0
 80111c2:	d014      	beq.n	80111ee <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80111c4:	68fb      	ldr	r3, [r7, #12]
 80111c6:	681b      	ldr	r3, [r3, #0]
 80111c8:	68da      	ldr	r2, [r3, #12]
 80111ca:	68fb      	ldr	r3, [r7, #12]
 80111cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80111ce:	b292      	uxth	r2, r2
 80111d0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80111d2:	68fb      	ldr	r3, [r7, #12]
 80111d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80111d6:	1c9a      	adds	r2, r3, #2
 80111d8:	68fb      	ldr	r3, [r7, #12]
 80111da:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80111dc:	68fb      	ldr	r3, [r7, #12]
 80111de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80111e0:	b29b      	uxth	r3, r3
 80111e2:	3b01      	subs	r3, #1
 80111e4:	b29a      	uxth	r2, r3
 80111e6:	68fb      	ldr	r3, [r7, #12]
 80111e8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80111ea:	2301      	movs	r3, #1
 80111ec:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80111ee:	f7fc fea9 	bl	800df44 <HAL_GetTick>
 80111f2:	4602      	mov	r2, r0
 80111f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80111f6:	1ad3      	subs	r3, r2, r3
 80111f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80111fa:	429a      	cmp	r2, r3
 80111fc:	d807      	bhi.n	801120e <HAL_SPI_TransmitReceive+0x1d8>
 80111fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011200:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011204:	d003      	beq.n	801120e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8011206:	2303      	movs	r3, #3
 8011208:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 801120c:	e0a7      	b.n	801135e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801120e:	68fb      	ldr	r3, [r7, #12]
 8011210:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011212:	b29b      	uxth	r3, r3
 8011214:	2b00      	cmp	r3, #0
 8011216:	d1a6      	bne.n	8011166 <HAL_SPI_TransmitReceive+0x130>
 8011218:	68fb      	ldr	r3, [r7, #12]
 801121a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801121c:	b29b      	uxth	r3, r3
 801121e:	2b00      	cmp	r3, #0
 8011220:	d1a1      	bne.n	8011166 <HAL_SPI_TransmitReceive+0x130>
 8011222:	e07c      	b.n	801131e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8011224:	68fb      	ldr	r3, [r7, #12]
 8011226:	685b      	ldr	r3, [r3, #4]
 8011228:	2b00      	cmp	r3, #0
 801122a:	d002      	beq.n	8011232 <HAL_SPI_TransmitReceive+0x1fc>
 801122c:	8b7b      	ldrh	r3, [r7, #26]
 801122e:	2b01      	cmp	r3, #1
 8011230:	d16b      	bne.n	801130a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8011232:	68fb      	ldr	r3, [r7, #12]
 8011234:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011236:	68fb      	ldr	r3, [r7, #12]
 8011238:	681b      	ldr	r3, [r3, #0]
 801123a:	330c      	adds	r3, #12
 801123c:	7812      	ldrb	r2, [r2, #0]
 801123e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8011240:	68fb      	ldr	r3, [r7, #12]
 8011242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011244:	1c5a      	adds	r2, r3, #1
 8011246:	68fb      	ldr	r3, [r7, #12]
 8011248:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 801124a:	68fb      	ldr	r3, [r7, #12]
 801124c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801124e:	b29b      	uxth	r3, r3
 8011250:	3b01      	subs	r3, #1
 8011252:	b29a      	uxth	r2, r3
 8011254:	68fb      	ldr	r3, [r7, #12]
 8011256:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8011258:	e057      	b.n	801130a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 801125a:	68fb      	ldr	r3, [r7, #12]
 801125c:	681b      	ldr	r3, [r3, #0]
 801125e:	689b      	ldr	r3, [r3, #8]
 8011260:	f003 0302 	and.w	r3, r3, #2
 8011264:	2b02      	cmp	r3, #2
 8011266:	d11c      	bne.n	80112a2 <HAL_SPI_TransmitReceive+0x26c>
 8011268:	68fb      	ldr	r3, [r7, #12]
 801126a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801126c:	b29b      	uxth	r3, r3
 801126e:	2b00      	cmp	r3, #0
 8011270:	d017      	beq.n	80112a2 <HAL_SPI_TransmitReceive+0x26c>
 8011272:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011274:	2b01      	cmp	r3, #1
 8011276:	d114      	bne.n	80112a2 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8011278:	68fb      	ldr	r3, [r7, #12]
 801127a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801127c:	68fb      	ldr	r3, [r7, #12]
 801127e:	681b      	ldr	r3, [r3, #0]
 8011280:	330c      	adds	r3, #12
 8011282:	7812      	ldrb	r2, [r2, #0]
 8011284:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8011286:	68fb      	ldr	r3, [r7, #12]
 8011288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801128a:	1c5a      	adds	r2, r3, #1
 801128c:	68fb      	ldr	r3, [r7, #12]
 801128e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8011290:	68fb      	ldr	r3, [r7, #12]
 8011292:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011294:	b29b      	uxth	r3, r3
 8011296:	3b01      	subs	r3, #1
 8011298:	b29a      	uxth	r2, r3
 801129a:	68fb      	ldr	r3, [r7, #12]
 801129c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 801129e:	2300      	movs	r3, #0
 80112a0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80112a2:	68fb      	ldr	r3, [r7, #12]
 80112a4:	681b      	ldr	r3, [r3, #0]
 80112a6:	689b      	ldr	r3, [r3, #8]
 80112a8:	f003 0301 	and.w	r3, r3, #1
 80112ac:	2b01      	cmp	r3, #1
 80112ae:	d119      	bne.n	80112e4 <HAL_SPI_TransmitReceive+0x2ae>
 80112b0:	68fb      	ldr	r3, [r7, #12]
 80112b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80112b4:	b29b      	uxth	r3, r3
 80112b6:	2b00      	cmp	r3, #0
 80112b8:	d014      	beq.n	80112e4 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80112ba:	68fb      	ldr	r3, [r7, #12]
 80112bc:	681b      	ldr	r3, [r3, #0]
 80112be:	68da      	ldr	r2, [r3, #12]
 80112c0:	68fb      	ldr	r3, [r7, #12]
 80112c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80112c4:	b2d2      	uxtb	r2, r2
 80112c6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80112c8:	68fb      	ldr	r3, [r7, #12]
 80112ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80112cc:	1c5a      	adds	r2, r3, #1
 80112ce:	68fb      	ldr	r3, [r7, #12]
 80112d0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80112d2:	68fb      	ldr	r3, [r7, #12]
 80112d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80112d6:	b29b      	uxth	r3, r3
 80112d8:	3b01      	subs	r3, #1
 80112da:	b29a      	uxth	r2, r3
 80112dc:	68fb      	ldr	r3, [r7, #12]
 80112de:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80112e0:	2301      	movs	r3, #1
 80112e2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80112e4:	f7fc fe2e 	bl	800df44 <HAL_GetTick>
 80112e8:	4602      	mov	r2, r0
 80112ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80112ec:	1ad3      	subs	r3, r2, r3
 80112ee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80112f0:	429a      	cmp	r2, r3
 80112f2:	d803      	bhi.n	80112fc <HAL_SPI_TransmitReceive+0x2c6>
 80112f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80112fa:	d102      	bne.n	8011302 <HAL_SPI_TransmitReceive+0x2cc>
 80112fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112fe:	2b00      	cmp	r3, #0
 8011300:	d103      	bne.n	801130a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8011302:	2303      	movs	r3, #3
 8011304:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8011308:	e029      	b.n	801135e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801130a:	68fb      	ldr	r3, [r7, #12]
 801130c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801130e:	b29b      	uxth	r3, r3
 8011310:	2b00      	cmp	r3, #0
 8011312:	d1a2      	bne.n	801125a <HAL_SPI_TransmitReceive+0x224>
 8011314:	68fb      	ldr	r3, [r7, #12]
 8011316:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011318:	b29b      	uxth	r3, r3
 801131a:	2b00      	cmp	r3, #0
 801131c:	d19d      	bne.n	801125a <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 801131e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011320:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011322:	68f8      	ldr	r0, [r7, #12]
 8011324:	f000 f8f8 	bl	8011518 <SPI_EndRxTxTransaction>
 8011328:	4603      	mov	r3, r0
 801132a:	2b00      	cmp	r3, #0
 801132c:	d006      	beq.n	801133c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 801132e:	2301      	movs	r3, #1
 8011330:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8011334:	68fb      	ldr	r3, [r7, #12]
 8011336:	2220      	movs	r2, #32
 8011338:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 801133a:	e010      	b.n	801135e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 801133c:	68fb      	ldr	r3, [r7, #12]
 801133e:	689b      	ldr	r3, [r3, #8]
 8011340:	2b00      	cmp	r3, #0
 8011342:	d10b      	bne.n	801135c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8011344:	2300      	movs	r3, #0
 8011346:	617b      	str	r3, [r7, #20]
 8011348:	68fb      	ldr	r3, [r7, #12]
 801134a:	681b      	ldr	r3, [r3, #0]
 801134c:	68db      	ldr	r3, [r3, #12]
 801134e:	617b      	str	r3, [r7, #20]
 8011350:	68fb      	ldr	r3, [r7, #12]
 8011352:	681b      	ldr	r3, [r3, #0]
 8011354:	689b      	ldr	r3, [r3, #8]
 8011356:	617b      	str	r3, [r7, #20]
 8011358:	697b      	ldr	r3, [r7, #20]
 801135a:	e000      	b.n	801135e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 801135c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 801135e:	68fb      	ldr	r3, [r7, #12]
 8011360:	2201      	movs	r2, #1
 8011362:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8011366:	68fb      	ldr	r3, [r7, #12]
 8011368:	2200      	movs	r2, #0
 801136a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 801136e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8011372:	4618      	mov	r0, r3
 8011374:	3730      	adds	r7, #48	; 0x30
 8011376:	46bd      	mov	sp, r7
 8011378:	bd80      	pop	{r7, pc}

0801137a <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 801137a:	b580      	push	{r7, lr}
 801137c:	b084      	sub	sp, #16
 801137e:	af00      	add	r7, sp, #0
 8011380:	60f8      	str	r0, [r7, #12]
 8011382:	60b9      	str	r1, [r7, #8]
 8011384:	603b      	str	r3, [r7, #0]
 8011386:	4613      	mov	r3, r2
 8011388:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 801138a:	e04c      	b.n	8011426 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 801138c:	683b      	ldr	r3, [r7, #0]
 801138e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011392:	d048      	beq.n	8011426 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8011394:	f7fc fdd6 	bl	800df44 <HAL_GetTick>
 8011398:	4602      	mov	r2, r0
 801139a:	69bb      	ldr	r3, [r7, #24]
 801139c:	1ad3      	subs	r3, r2, r3
 801139e:	683a      	ldr	r2, [r7, #0]
 80113a0:	429a      	cmp	r2, r3
 80113a2:	d902      	bls.n	80113aa <SPI_WaitFlagStateUntilTimeout+0x30>
 80113a4:	683b      	ldr	r3, [r7, #0]
 80113a6:	2b00      	cmp	r3, #0
 80113a8:	d13d      	bne.n	8011426 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80113aa:	68fb      	ldr	r3, [r7, #12]
 80113ac:	681b      	ldr	r3, [r3, #0]
 80113ae:	685a      	ldr	r2, [r3, #4]
 80113b0:	68fb      	ldr	r3, [r7, #12]
 80113b2:	681b      	ldr	r3, [r3, #0]
 80113b4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80113b8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80113ba:	68fb      	ldr	r3, [r7, #12]
 80113bc:	685b      	ldr	r3, [r3, #4]
 80113be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80113c2:	d111      	bne.n	80113e8 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80113c4:	68fb      	ldr	r3, [r7, #12]
 80113c6:	689b      	ldr	r3, [r3, #8]
 80113c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80113cc:	d004      	beq.n	80113d8 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80113ce:	68fb      	ldr	r3, [r7, #12]
 80113d0:	689b      	ldr	r3, [r3, #8]
 80113d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80113d6:	d107      	bne.n	80113e8 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80113d8:	68fb      	ldr	r3, [r7, #12]
 80113da:	681b      	ldr	r3, [r3, #0]
 80113dc:	681a      	ldr	r2, [r3, #0]
 80113de:	68fb      	ldr	r3, [r7, #12]
 80113e0:	681b      	ldr	r3, [r3, #0]
 80113e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80113e6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80113e8:	68fb      	ldr	r3, [r7, #12]
 80113ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80113ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80113f0:	d10f      	bne.n	8011412 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80113f2:	68fb      	ldr	r3, [r7, #12]
 80113f4:	681b      	ldr	r3, [r3, #0]
 80113f6:	681a      	ldr	r2, [r3, #0]
 80113f8:	68fb      	ldr	r3, [r7, #12]
 80113fa:	681b      	ldr	r3, [r3, #0]
 80113fc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8011400:	601a      	str	r2, [r3, #0]
 8011402:	68fb      	ldr	r3, [r7, #12]
 8011404:	681b      	ldr	r3, [r3, #0]
 8011406:	681a      	ldr	r2, [r3, #0]
 8011408:	68fb      	ldr	r3, [r7, #12]
 801140a:	681b      	ldr	r3, [r3, #0]
 801140c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8011410:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8011412:	68fb      	ldr	r3, [r7, #12]
 8011414:	2201      	movs	r2, #1
 8011416:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 801141a:	68fb      	ldr	r3, [r7, #12]
 801141c:	2200      	movs	r2, #0
 801141e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8011422:	2303      	movs	r3, #3
 8011424:	e00f      	b.n	8011446 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8011426:	68fb      	ldr	r3, [r7, #12]
 8011428:	681b      	ldr	r3, [r3, #0]
 801142a:	689a      	ldr	r2, [r3, #8]
 801142c:	68bb      	ldr	r3, [r7, #8]
 801142e:	4013      	ands	r3, r2
 8011430:	68ba      	ldr	r2, [r7, #8]
 8011432:	429a      	cmp	r2, r3
 8011434:	bf0c      	ite	eq
 8011436:	2301      	moveq	r3, #1
 8011438:	2300      	movne	r3, #0
 801143a:	b2db      	uxtb	r3, r3
 801143c:	461a      	mov	r2, r3
 801143e:	79fb      	ldrb	r3, [r7, #7]
 8011440:	429a      	cmp	r2, r3
 8011442:	d1a3      	bne.n	801138c <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8011444:	2300      	movs	r3, #0
}
 8011446:	4618      	mov	r0, r3
 8011448:	3710      	adds	r7, #16
 801144a:	46bd      	mov	sp, r7
 801144c:	bd80      	pop	{r7, pc}

0801144e <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 801144e:	b580      	push	{r7, lr}
 8011450:	b086      	sub	sp, #24
 8011452:	af02      	add	r7, sp, #8
 8011454:	60f8      	str	r0, [r7, #12]
 8011456:	60b9      	str	r1, [r7, #8]
 8011458:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801145a:	68fb      	ldr	r3, [r7, #12]
 801145c:	685b      	ldr	r3, [r3, #4]
 801145e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8011462:	d111      	bne.n	8011488 <SPI_EndRxTransaction+0x3a>
 8011464:	68fb      	ldr	r3, [r7, #12]
 8011466:	689b      	ldr	r3, [r3, #8]
 8011468:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801146c:	d004      	beq.n	8011478 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 801146e:	68fb      	ldr	r3, [r7, #12]
 8011470:	689b      	ldr	r3, [r3, #8]
 8011472:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8011476:	d107      	bne.n	8011488 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8011478:	68fb      	ldr	r3, [r7, #12]
 801147a:	681b      	ldr	r3, [r3, #0]
 801147c:	681a      	ldr	r2, [r3, #0]
 801147e:	68fb      	ldr	r3, [r7, #12]
 8011480:	681b      	ldr	r3, [r3, #0]
 8011482:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8011486:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8011488:	68fb      	ldr	r3, [r7, #12]
 801148a:	685b      	ldr	r3, [r3, #4]
 801148c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8011490:	d12a      	bne.n	80114e8 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8011492:	68fb      	ldr	r3, [r7, #12]
 8011494:	689b      	ldr	r3, [r3, #8]
 8011496:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801149a:	d012      	beq.n	80114c2 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 801149c:	687b      	ldr	r3, [r7, #4]
 801149e:	9300      	str	r3, [sp, #0]
 80114a0:	68bb      	ldr	r3, [r7, #8]
 80114a2:	2200      	movs	r2, #0
 80114a4:	2180      	movs	r1, #128	; 0x80
 80114a6:	68f8      	ldr	r0, [r7, #12]
 80114a8:	f7ff ff67 	bl	801137a <SPI_WaitFlagStateUntilTimeout>
 80114ac:	4603      	mov	r3, r0
 80114ae:	2b00      	cmp	r3, #0
 80114b0:	d02d      	beq.n	801150e <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80114b2:	68fb      	ldr	r3, [r7, #12]
 80114b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80114b6:	f043 0220 	orr.w	r2, r3, #32
 80114ba:	68fb      	ldr	r3, [r7, #12]
 80114bc:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80114be:	2303      	movs	r3, #3
 80114c0:	e026      	b.n	8011510 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80114c2:	687b      	ldr	r3, [r7, #4]
 80114c4:	9300      	str	r3, [sp, #0]
 80114c6:	68bb      	ldr	r3, [r7, #8]
 80114c8:	2200      	movs	r2, #0
 80114ca:	2101      	movs	r1, #1
 80114cc:	68f8      	ldr	r0, [r7, #12]
 80114ce:	f7ff ff54 	bl	801137a <SPI_WaitFlagStateUntilTimeout>
 80114d2:	4603      	mov	r3, r0
 80114d4:	2b00      	cmp	r3, #0
 80114d6:	d01a      	beq.n	801150e <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80114d8:	68fb      	ldr	r3, [r7, #12]
 80114da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80114dc:	f043 0220 	orr.w	r2, r3, #32
 80114e0:	68fb      	ldr	r3, [r7, #12]
 80114e2:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80114e4:	2303      	movs	r3, #3
 80114e6:	e013      	b.n	8011510 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80114e8:	687b      	ldr	r3, [r7, #4]
 80114ea:	9300      	str	r3, [sp, #0]
 80114ec:	68bb      	ldr	r3, [r7, #8]
 80114ee:	2200      	movs	r2, #0
 80114f0:	2101      	movs	r1, #1
 80114f2:	68f8      	ldr	r0, [r7, #12]
 80114f4:	f7ff ff41 	bl	801137a <SPI_WaitFlagStateUntilTimeout>
 80114f8:	4603      	mov	r3, r0
 80114fa:	2b00      	cmp	r3, #0
 80114fc:	d007      	beq.n	801150e <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80114fe:	68fb      	ldr	r3, [r7, #12]
 8011500:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011502:	f043 0220 	orr.w	r2, r3, #32
 8011506:	68fb      	ldr	r3, [r7, #12]
 8011508:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 801150a:	2303      	movs	r3, #3
 801150c:	e000      	b.n	8011510 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 801150e:	2300      	movs	r3, #0
}
 8011510:	4618      	mov	r0, r3
 8011512:	3710      	adds	r7, #16
 8011514:	46bd      	mov	sp, r7
 8011516:	bd80      	pop	{r7, pc}

08011518 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8011518:	b580      	push	{r7, lr}
 801151a:	b088      	sub	sp, #32
 801151c:	af02      	add	r7, sp, #8
 801151e:	60f8      	str	r0, [r7, #12]
 8011520:	60b9      	str	r1, [r7, #8]
 8011522:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8011524:	4b1b      	ldr	r3, [pc, #108]	; (8011594 <SPI_EndRxTxTransaction+0x7c>)
 8011526:	681b      	ldr	r3, [r3, #0]
 8011528:	4a1b      	ldr	r2, [pc, #108]	; (8011598 <SPI_EndRxTxTransaction+0x80>)
 801152a:	fba2 2303 	umull	r2, r3, r2, r3
 801152e:	0d5b      	lsrs	r3, r3, #21
 8011530:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8011534:	fb02 f303 	mul.w	r3, r2, r3
 8011538:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 801153a:	68fb      	ldr	r3, [r7, #12]
 801153c:	685b      	ldr	r3, [r3, #4]
 801153e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8011542:	d112      	bne.n	801156a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8011544:	687b      	ldr	r3, [r7, #4]
 8011546:	9300      	str	r3, [sp, #0]
 8011548:	68bb      	ldr	r3, [r7, #8]
 801154a:	2200      	movs	r2, #0
 801154c:	2180      	movs	r1, #128	; 0x80
 801154e:	68f8      	ldr	r0, [r7, #12]
 8011550:	f7ff ff13 	bl	801137a <SPI_WaitFlagStateUntilTimeout>
 8011554:	4603      	mov	r3, r0
 8011556:	2b00      	cmp	r3, #0
 8011558:	d016      	beq.n	8011588 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801155a:	68fb      	ldr	r3, [r7, #12]
 801155c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801155e:	f043 0220 	orr.w	r2, r3, #32
 8011562:	68fb      	ldr	r3, [r7, #12]
 8011564:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8011566:	2303      	movs	r3, #3
 8011568:	e00f      	b.n	801158a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 801156a:	697b      	ldr	r3, [r7, #20]
 801156c:	2b00      	cmp	r3, #0
 801156e:	d00a      	beq.n	8011586 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8011570:	697b      	ldr	r3, [r7, #20]
 8011572:	3b01      	subs	r3, #1
 8011574:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8011576:	68fb      	ldr	r3, [r7, #12]
 8011578:	681b      	ldr	r3, [r3, #0]
 801157a:	689b      	ldr	r3, [r3, #8]
 801157c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011580:	2b80      	cmp	r3, #128	; 0x80
 8011582:	d0f2      	beq.n	801156a <SPI_EndRxTxTransaction+0x52>
 8011584:	e000      	b.n	8011588 <SPI_EndRxTxTransaction+0x70>
        break;
 8011586:	bf00      	nop
  }

  return HAL_OK;
 8011588:	2300      	movs	r3, #0
}
 801158a:	4618      	mov	r0, r3
 801158c:	3718      	adds	r7, #24
 801158e:	46bd      	mov	sp, r7
 8011590:	bd80      	pop	{r7, pc}
 8011592:	bf00      	nop
 8011594:	2000000c 	.word	0x2000000c
 8011598:	165e9f81 	.word	0x165e9f81

0801159c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 801159c:	b580      	push	{r7, lr}
 801159e:	b082      	sub	sp, #8
 80115a0:	af00      	add	r7, sp, #0
 80115a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80115a4:	687b      	ldr	r3, [r7, #4]
 80115a6:	2b00      	cmp	r3, #0
 80115a8:	d101      	bne.n	80115ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80115aa:	2301      	movs	r3, #1
 80115ac:	e01d      	b.n	80115ea <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80115ae:	687b      	ldr	r3, [r7, #4]
 80115b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80115b4:	b2db      	uxtb	r3, r3
 80115b6:	2b00      	cmp	r3, #0
 80115b8:	d106      	bne.n	80115c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80115ba:	687b      	ldr	r3, [r7, #4]
 80115bc:	2200      	movs	r2, #0
 80115be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80115c2:	6878      	ldr	r0, [r7, #4]
 80115c4:	f7fc fa2a 	bl	800da1c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80115c8:	687b      	ldr	r3, [r7, #4]
 80115ca:	2202      	movs	r2, #2
 80115cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80115d0:	687b      	ldr	r3, [r7, #4]
 80115d2:	681a      	ldr	r2, [r3, #0]
 80115d4:	687b      	ldr	r3, [r7, #4]
 80115d6:	3304      	adds	r3, #4
 80115d8:	4619      	mov	r1, r3
 80115da:	4610      	mov	r0, r2
 80115dc:	f000 fb82 	bl	8011ce4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80115e0:	687b      	ldr	r3, [r7, #4]
 80115e2:	2201      	movs	r2, #1
 80115e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80115e8:	2300      	movs	r3, #0
}
 80115ea:	4618      	mov	r0, r3
 80115ec:	3708      	adds	r7, #8
 80115ee:	46bd      	mov	sp, r7
 80115f0:	bd80      	pop	{r7, pc}

080115f2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80115f2:	b480      	push	{r7}
 80115f4:	b085      	sub	sp, #20
 80115f6:	af00      	add	r7, sp, #0
 80115f8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80115fa:	687b      	ldr	r3, [r7, #4]
 80115fc:	681b      	ldr	r3, [r3, #0]
 80115fe:	68da      	ldr	r2, [r3, #12]
 8011600:	687b      	ldr	r3, [r7, #4]
 8011602:	681b      	ldr	r3, [r3, #0]
 8011604:	f042 0201 	orr.w	r2, r2, #1
 8011608:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801160a:	687b      	ldr	r3, [r7, #4]
 801160c:	681b      	ldr	r3, [r3, #0]
 801160e:	689b      	ldr	r3, [r3, #8]
 8011610:	f003 0307 	and.w	r3, r3, #7
 8011614:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011616:	68fb      	ldr	r3, [r7, #12]
 8011618:	2b06      	cmp	r3, #6
 801161a:	d007      	beq.n	801162c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 801161c:	687b      	ldr	r3, [r7, #4]
 801161e:	681b      	ldr	r3, [r3, #0]
 8011620:	681a      	ldr	r2, [r3, #0]
 8011622:	687b      	ldr	r3, [r7, #4]
 8011624:	681b      	ldr	r3, [r3, #0]
 8011626:	f042 0201 	orr.w	r2, r2, #1
 801162a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 801162c:	2300      	movs	r3, #0
}
 801162e:	4618      	mov	r0, r3
 8011630:	3714      	adds	r7, #20
 8011632:	46bd      	mov	sp, r7
 8011634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011638:	4770      	bx	lr

0801163a <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 801163a:	b480      	push	{r7}
 801163c:	b083      	sub	sp, #12
 801163e:	af00      	add	r7, sp, #0
 8011640:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8011642:	687b      	ldr	r3, [r7, #4]
 8011644:	681b      	ldr	r3, [r3, #0]
 8011646:	68da      	ldr	r2, [r3, #12]
 8011648:	687b      	ldr	r3, [r7, #4]
 801164a:	681b      	ldr	r3, [r3, #0]
 801164c:	f022 0201 	bic.w	r2, r2, #1
 8011650:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8011652:	687b      	ldr	r3, [r7, #4]
 8011654:	681b      	ldr	r3, [r3, #0]
 8011656:	6a1a      	ldr	r2, [r3, #32]
 8011658:	f241 1311 	movw	r3, #4369	; 0x1111
 801165c:	4013      	ands	r3, r2
 801165e:	2b00      	cmp	r3, #0
 8011660:	d10f      	bne.n	8011682 <HAL_TIM_Base_Stop_IT+0x48>
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	681b      	ldr	r3, [r3, #0]
 8011666:	6a1a      	ldr	r2, [r3, #32]
 8011668:	f240 4344 	movw	r3, #1092	; 0x444
 801166c:	4013      	ands	r3, r2
 801166e:	2b00      	cmp	r3, #0
 8011670:	d107      	bne.n	8011682 <HAL_TIM_Base_Stop_IT+0x48>
 8011672:	687b      	ldr	r3, [r7, #4]
 8011674:	681b      	ldr	r3, [r3, #0]
 8011676:	681a      	ldr	r2, [r3, #0]
 8011678:	687b      	ldr	r3, [r7, #4]
 801167a:	681b      	ldr	r3, [r3, #0]
 801167c:	f022 0201 	bic.w	r2, r2, #1
 8011680:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8011682:	2300      	movs	r3, #0
}
 8011684:	4618      	mov	r0, r3
 8011686:	370c      	adds	r7, #12
 8011688:	46bd      	mov	sp, r7
 801168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801168e:	4770      	bx	lr

08011690 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8011690:	b580      	push	{r7, lr}
 8011692:	b082      	sub	sp, #8
 8011694:	af00      	add	r7, sp, #0
 8011696:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011698:	687b      	ldr	r3, [r7, #4]
 801169a:	2b00      	cmp	r3, #0
 801169c:	d101      	bne.n	80116a2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 801169e:	2301      	movs	r3, #1
 80116a0:	e01d      	b.n	80116de <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80116a2:	687b      	ldr	r3, [r7, #4]
 80116a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80116a8:	b2db      	uxtb	r3, r3
 80116aa:	2b00      	cmp	r3, #0
 80116ac:	d106      	bne.n	80116bc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80116ae:	687b      	ldr	r3, [r7, #4]
 80116b0:	2200      	movs	r2, #0
 80116b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80116b6:	6878      	ldr	r0, [r7, #4]
 80116b8:	f7fc f8e6 	bl	800d888 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80116bc:	687b      	ldr	r3, [r7, #4]
 80116be:	2202      	movs	r2, #2
 80116c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80116c4:	687b      	ldr	r3, [r7, #4]
 80116c6:	681a      	ldr	r2, [r3, #0]
 80116c8:	687b      	ldr	r3, [r7, #4]
 80116ca:	3304      	adds	r3, #4
 80116cc:	4619      	mov	r1, r3
 80116ce:	4610      	mov	r0, r2
 80116d0:	f000 fb08 	bl	8011ce4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80116d4:	687b      	ldr	r3, [r7, #4]
 80116d6:	2201      	movs	r2, #1
 80116d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80116dc:	2300      	movs	r3, #0
}
 80116de:	4618      	mov	r0, r3
 80116e0:	3708      	adds	r7, #8
 80116e2:	46bd      	mov	sp, r7
 80116e4:	bd80      	pop	{r7, pc}
	...

080116e8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80116e8:	b580      	push	{r7, lr}
 80116ea:	b084      	sub	sp, #16
 80116ec:	af00      	add	r7, sp, #0
 80116ee:	6078      	str	r0, [r7, #4]
 80116f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80116f2:	687b      	ldr	r3, [r7, #4]
 80116f4:	681b      	ldr	r3, [r3, #0]
 80116f6:	2201      	movs	r2, #1
 80116f8:	6839      	ldr	r1, [r7, #0]
 80116fa:	4618      	mov	r0, r3
 80116fc:	f000 fd42 	bl	8012184 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8011700:	687b      	ldr	r3, [r7, #4]
 8011702:	681b      	ldr	r3, [r3, #0]
 8011704:	4a15      	ldr	r2, [pc, #84]	; (801175c <HAL_TIM_PWM_Start+0x74>)
 8011706:	4293      	cmp	r3, r2
 8011708:	d004      	beq.n	8011714 <HAL_TIM_PWM_Start+0x2c>
 801170a:	687b      	ldr	r3, [r7, #4]
 801170c:	681b      	ldr	r3, [r3, #0]
 801170e:	4a14      	ldr	r2, [pc, #80]	; (8011760 <HAL_TIM_PWM_Start+0x78>)
 8011710:	4293      	cmp	r3, r2
 8011712:	d101      	bne.n	8011718 <HAL_TIM_PWM_Start+0x30>
 8011714:	2301      	movs	r3, #1
 8011716:	e000      	b.n	801171a <HAL_TIM_PWM_Start+0x32>
 8011718:	2300      	movs	r3, #0
 801171a:	2b00      	cmp	r3, #0
 801171c:	d007      	beq.n	801172e <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 801171e:	687b      	ldr	r3, [r7, #4]
 8011720:	681b      	ldr	r3, [r3, #0]
 8011722:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011724:	687b      	ldr	r3, [r7, #4]
 8011726:	681b      	ldr	r3, [r3, #0]
 8011728:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 801172c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801172e:	687b      	ldr	r3, [r7, #4]
 8011730:	681b      	ldr	r3, [r3, #0]
 8011732:	689b      	ldr	r3, [r3, #8]
 8011734:	f003 0307 	and.w	r3, r3, #7
 8011738:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801173a:	68fb      	ldr	r3, [r7, #12]
 801173c:	2b06      	cmp	r3, #6
 801173e:	d007      	beq.n	8011750 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8011740:	687b      	ldr	r3, [r7, #4]
 8011742:	681b      	ldr	r3, [r3, #0]
 8011744:	681a      	ldr	r2, [r3, #0]
 8011746:	687b      	ldr	r3, [r7, #4]
 8011748:	681b      	ldr	r3, [r3, #0]
 801174a:	f042 0201 	orr.w	r2, r2, #1
 801174e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8011750:	2300      	movs	r3, #0
}
 8011752:	4618      	mov	r0, r3
 8011754:	3710      	adds	r7, #16
 8011756:	46bd      	mov	sp, r7
 8011758:	bd80      	pop	{r7, pc}
 801175a:	bf00      	nop
 801175c:	40010000 	.word	0x40010000
 8011760:	40010400 	.word	0x40010400

08011764 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8011764:	b580      	push	{r7, lr}
 8011766:	b086      	sub	sp, #24
 8011768:	af00      	add	r7, sp, #0
 801176a:	6078      	str	r0, [r7, #4]
 801176c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 801176e:	687b      	ldr	r3, [r7, #4]
 8011770:	2b00      	cmp	r3, #0
 8011772:	d101      	bne.n	8011778 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8011774:	2301      	movs	r3, #1
 8011776:	e083      	b.n	8011880 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8011778:	687b      	ldr	r3, [r7, #4]
 801177a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801177e:	b2db      	uxtb	r3, r3
 8011780:	2b00      	cmp	r3, #0
 8011782:	d106      	bne.n	8011792 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	2200      	movs	r2, #0
 8011788:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 801178c:	6878      	ldr	r0, [r7, #4]
 801178e:	f7fc f8c7 	bl	800d920 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011792:	687b      	ldr	r3, [r7, #4]
 8011794:	2202      	movs	r2, #2
 8011796:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 801179a:	687b      	ldr	r3, [r7, #4]
 801179c:	681b      	ldr	r3, [r3, #0]
 801179e:	689b      	ldr	r3, [r3, #8]
 80117a0:	687a      	ldr	r2, [r7, #4]
 80117a2:	6812      	ldr	r2, [r2, #0]
 80117a4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80117a8:	f023 0307 	bic.w	r3, r3, #7
 80117ac:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80117ae:	687b      	ldr	r3, [r7, #4]
 80117b0:	681a      	ldr	r2, [r3, #0]
 80117b2:	687b      	ldr	r3, [r7, #4]
 80117b4:	3304      	adds	r3, #4
 80117b6:	4619      	mov	r1, r3
 80117b8:	4610      	mov	r0, r2
 80117ba:	f000 fa93 	bl	8011ce4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80117be:	687b      	ldr	r3, [r7, #4]
 80117c0:	681b      	ldr	r3, [r3, #0]
 80117c2:	689b      	ldr	r3, [r3, #8]
 80117c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80117c6:	687b      	ldr	r3, [r7, #4]
 80117c8:	681b      	ldr	r3, [r3, #0]
 80117ca:	699b      	ldr	r3, [r3, #24]
 80117cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80117ce:	687b      	ldr	r3, [r7, #4]
 80117d0:	681b      	ldr	r3, [r3, #0]
 80117d2:	6a1b      	ldr	r3, [r3, #32]
 80117d4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80117d6:	683b      	ldr	r3, [r7, #0]
 80117d8:	681b      	ldr	r3, [r3, #0]
 80117da:	697a      	ldr	r2, [r7, #20]
 80117dc:	4313      	orrs	r3, r2
 80117de:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80117e0:	693b      	ldr	r3, [r7, #16]
 80117e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80117e6:	f023 0303 	bic.w	r3, r3, #3
 80117ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80117ec:	683b      	ldr	r3, [r7, #0]
 80117ee:	689a      	ldr	r2, [r3, #8]
 80117f0:	683b      	ldr	r3, [r7, #0]
 80117f2:	699b      	ldr	r3, [r3, #24]
 80117f4:	021b      	lsls	r3, r3, #8
 80117f6:	4313      	orrs	r3, r2
 80117f8:	693a      	ldr	r2, [r7, #16]
 80117fa:	4313      	orrs	r3, r2
 80117fc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80117fe:	693b      	ldr	r3, [r7, #16]
 8011800:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8011804:	f023 030c 	bic.w	r3, r3, #12
 8011808:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 801180a:	693b      	ldr	r3, [r7, #16]
 801180c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8011810:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8011814:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8011816:	683b      	ldr	r3, [r7, #0]
 8011818:	68da      	ldr	r2, [r3, #12]
 801181a:	683b      	ldr	r3, [r7, #0]
 801181c:	69db      	ldr	r3, [r3, #28]
 801181e:	021b      	lsls	r3, r3, #8
 8011820:	4313      	orrs	r3, r2
 8011822:	693a      	ldr	r2, [r7, #16]
 8011824:	4313      	orrs	r3, r2
 8011826:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8011828:	683b      	ldr	r3, [r7, #0]
 801182a:	691b      	ldr	r3, [r3, #16]
 801182c:	011a      	lsls	r2, r3, #4
 801182e:	683b      	ldr	r3, [r7, #0]
 8011830:	6a1b      	ldr	r3, [r3, #32]
 8011832:	031b      	lsls	r3, r3, #12
 8011834:	4313      	orrs	r3, r2
 8011836:	693a      	ldr	r2, [r7, #16]
 8011838:	4313      	orrs	r3, r2
 801183a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 801183c:	68fb      	ldr	r3, [r7, #12]
 801183e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8011842:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8011844:	68fb      	ldr	r3, [r7, #12]
 8011846:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 801184a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 801184c:	683b      	ldr	r3, [r7, #0]
 801184e:	685a      	ldr	r2, [r3, #4]
 8011850:	683b      	ldr	r3, [r7, #0]
 8011852:	695b      	ldr	r3, [r3, #20]
 8011854:	011b      	lsls	r3, r3, #4
 8011856:	4313      	orrs	r3, r2
 8011858:	68fa      	ldr	r2, [r7, #12]
 801185a:	4313      	orrs	r3, r2
 801185c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 801185e:	687b      	ldr	r3, [r7, #4]
 8011860:	681b      	ldr	r3, [r3, #0]
 8011862:	697a      	ldr	r2, [r7, #20]
 8011864:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8011866:	687b      	ldr	r3, [r7, #4]
 8011868:	681b      	ldr	r3, [r3, #0]
 801186a:	693a      	ldr	r2, [r7, #16]
 801186c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 801186e:	687b      	ldr	r3, [r7, #4]
 8011870:	681b      	ldr	r3, [r3, #0]
 8011872:	68fa      	ldr	r2, [r7, #12]
 8011874:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011876:	687b      	ldr	r3, [r7, #4]
 8011878:	2201      	movs	r2, #1
 801187a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 801187e:	2300      	movs	r3, #0
}
 8011880:	4618      	mov	r0, r3
 8011882:	3718      	adds	r7, #24
 8011884:	46bd      	mov	sp, r7
 8011886:	bd80      	pop	{r7, pc}

08011888 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011888:	b580      	push	{r7, lr}
 801188a:	b082      	sub	sp, #8
 801188c:	af00      	add	r7, sp, #0
 801188e:	6078      	str	r0, [r7, #4]
 8011890:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8011892:	683b      	ldr	r3, [r7, #0]
 8011894:	2b00      	cmp	r3, #0
 8011896:	d002      	beq.n	801189e <HAL_TIM_Encoder_Start+0x16>
 8011898:	2b04      	cmp	r3, #4
 801189a:	d008      	beq.n	80118ae <HAL_TIM_Encoder_Start+0x26>
 801189c:	e00f      	b.n	80118be <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 801189e:	687b      	ldr	r3, [r7, #4]
 80118a0:	681b      	ldr	r3, [r3, #0]
 80118a2:	2201      	movs	r2, #1
 80118a4:	2100      	movs	r1, #0
 80118a6:	4618      	mov	r0, r3
 80118a8:	f000 fc6c 	bl	8012184 <TIM_CCxChannelCmd>
      break;
 80118ac:	e016      	b.n	80118dc <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	681b      	ldr	r3, [r3, #0]
 80118b2:	2201      	movs	r2, #1
 80118b4:	2104      	movs	r1, #4
 80118b6:	4618      	mov	r0, r3
 80118b8:	f000 fc64 	bl	8012184 <TIM_CCxChannelCmd>
      break;
 80118bc:	e00e      	b.n	80118dc <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80118be:	687b      	ldr	r3, [r7, #4]
 80118c0:	681b      	ldr	r3, [r3, #0]
 80118c2:	2201      	movs	r2, #1
 80118c4:	2100      	movs	r1, #0
 80118c6:	4618      	mov	r0, r3
 80118c8:	f000 fc5c 	bl	8012184 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80118cc:	687b      	ldr	r3, [r7, #4]
 80118ce:	681b      	ldr	r3, [r3, #0]
 80118d0:	2201      	movs	r2, #1
 80118d2:	2104      	movs	r1, #4
 80118d4:	4618      	mov	r0, r3
 80118d6:	f000 fc55 	bl	8012184 <TIM_CCxChannelCmd>
      break;
 80118da:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80118dc:	687b      	ldr	r3, [r7, #4]
 80118de:	681b      	ldr	r3, [r3, #0]
 80118e0:	681a      	ldr	r2, [r3, #0]
 80118e2:	687b      	ldr	r3, [r7, #4]
 80118e4:	681b      	ldr	r3, [r3, #0]
 80118e6:	f042 0201 	orr.w	r2, r2, #1
 80118ea:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80118ec:	2300      	movs	r3, #0
}
 80118ee:	4618      	mov	r0, r3
 80118f0:	3708      	adds	r7, #8
 80118f2:	46bd      	mov	sp, r7
 80118f4:	bd80      	pop	{r7, pc}

080118f6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80118f6:	b580      	push	{r7, lr}
 80118f8:	b082      	sub	sp, #8
 80118fa:	af00      	add	r7, sp, #0
 80118fc:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80118fe:	687b      	ldr	r3, [r7, #4]
 8011900:	681b      	ldr	r3, [r3, #0]
 8011902:	691b      	ldr	r3, [r3, #16]
 8011904:	f003 0302 	and.w	r3, r3, #2
 8011908:	2b02      	cmp	r3, #2
 801190a:	d122      	bne.n	8011952 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 801190c:	687b      	ldr	r3, [r7, #4]
 801190e:	681b      	ldr	r3, [r3, #0]
 8011910:	68db      	ldr	r3, [r3, #12]
 8011912:	f003 0302 	and.w	r3, r3, #2
 8011916:	2b02      	cmp	r3, #2
 8011918:	d11b      	bne.n	8011952 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 801191a:	687b      	ldr	r3, [r7, #4]
 801191c:	681b      	ldr	r3, [r3, #0]
 801191e:	f06f 0202 	mvn.w	r2, #2
 8011922:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	2201      	movs	r2, #1
 8011928:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	681b      	ldr	r3, [r3, #0]
 801192e:	699b      	ldr	r3, [r3, #24]
 8011930:	f003 0303 	and.w	r3, r3, #3
 8011934:	2b00      	cmp	r3, #0
 8011936:	d003      	beq.n	8011940 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8011938:	6878      	ldr	r0, [r7, #4]
 801193a:	f000 f9b5 	bl	8011ca8 <HAL_TIM_IC_CaptureCallback>
 801193e:	e005      	b.n	801194c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8011940:	6878      	ldr	r0, [r7, #4]
 8011942:	f000 f9a7 	bl	8011c94 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8011946:	6878      	ldr	r0, [r7, #4]
 8011948:	f000 f9b8 	bl	8011cbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	2200      	movs	r2, #0
 8011950:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8011952:	687b      	ldr	r3, [r7, #4]
 8011954:	681b      	ldr	r3, [r3, #0]
 8011956:	691b      	ldr	r3, [r3, #16]
 8011958:	f003 0304 	and.w	r3, r3, #4
 801195c:	2b04      	cmp	r3, #4
 801195e:	d122      	bne.n	80119a6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	681b      	ldr	r3, [r3, #0]
 8011964:	68db      	ldr	r3, [r3, #12]
 8011966:	f003 0304 	and.w	r3, r3, #4
 801196a:	2b04      	cmp	r3, #4
 801196c:	d11b      	bne.n	80119a6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 801196e:	687b      	ldr	r3, [r7, #4]
 8011970:	681b      	ldr	r3, [r3, #0]
 8011972:	f06f 0204 	mvn.w	r2, #4
 8011976:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8011978:	687b      	ldr	r3, [r7, #4]
 801197a:	2202      	movs	r2, #2
 801197c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 801197e:	687b      	ldr	r3, [r7, #4]
 8011980:	681b      	ldr	r3, [r3, #0]
 8011982:	699b      	ldr	r3, [r3, #24]
 8011984:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8011988:	2b00      	cmp	r3, #0
 801198a:	d003      	beq.n	8011994 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801198c:	6878      	ldr	r0, [r7, #4]
 801198e:	f000 f98b 	bl	8011ca8 <HAL_TIM_IC_CaptureCallback>
 8011992:	e005      	b.n	80119a0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8011994:	6878      	ldr	r0, [r7, #4]
 8011996:	f000 f97d 	bl	8011c94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801199a:	6878      	ldr	r0, [r7, #4]
 801199c:	f000 f98e 	bl	8011cbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80119a0:	687b      	ldr	r3, [r7, #4]
 80119a2:	2200      	movs	r2, #0
 80119a4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	681b      	ldr	r3, [r3, #0]
 80119aa:	691b      	ldr	r3, [r3, #16]
 80119ac:	f003 0308 	and.w	r3, r3, #8
 80119b0:	2b08      	cmp	r3, #8
 80119b2:	d122      	bne.n	80119fa <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80119b4:	687b      	ldr	r3, [r7, #4]
 80119b6:	681b      	ldr	r3, [r3, #0]
 80119b8:	68db      	ldr	r3, [r3, #12]
 80119ba:	f003 0308 	and.w	r3, r3, #8
 80119be:	2b08      	cmp	r3, #8
 80119c0:	d11b      	bne.n	80119fa <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80119c2:	687b      	ldr	r3, [r7, #4]
 80119c4:	681b      	ldr	r3, [r3, #0]
 80119c6:	f06f 0208 	mvn.w	r2, #8
 80119ca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80119cc:	687b      	ldr	r3, [r7, #4]
 80119ce:	2204      	movs	r2, #4
 80119d0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80119d2:	687b      	ldr	r3, [r7, #4]
 80119d4:	681b      	ldr	r3, [r3, #0]
 80119d6:	69db      	ldr	r3, [r3, #28]
 80119d8:	f003 0303 	and.w	r3, r3, #3
 80119dc:	2b00      	cmp	r3, #0
 80119de:	d003      	beq.n	80119e8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80119e0:	6878      	ldr	r0, [r7, #4]
 80119e2:	f000 f961 	bl	8011ca8 <HAL_TIM_IC_CaptureCallback>
 80119e6:	e005      	b.n	80119f4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80119e8:	6878      	ldr	r0, [r7, #4]
 80119ea:	f000 f953 	bl	8011c94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80119ee:	6878      	ldr	r0, [r7, #4]
 80119f0:	f000 f964 	bl	8011cbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80119f4:	687b      	ldr	r3, [r7, #4]
 80119f6:	2200      	movs	r2, #0
 80119f8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80119fa:	687b      	ldr	r3, [r7, #4]
 80119fc:	681b      	ldr	r3, [r3, #0]
 80119fe:	691b      	ldr	r3, [r3, #16]
 8011a00:	f003 0310 	and.w	r3, r3, #16
 8011a04:	2b10      	cmp	r3, #16
 8011a06:	d122      	bne.n	8011a4e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8011a08:	687b      	ldr	r3, [r7, #4]
 8011a0a:	681b      	ldr	r3, [r3, #0]
 8011a0c:	68db      	ldr	r3, [r3, #12]
 8011a0e:	f003 0310 	and.w	r3, r3, #16
 8011a12:	2b10      	cmp	r3, #16
 8011a14:	d11b      	bne.n	8011a4e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8011a16:	687b      	ldr	r3, [r7, #4]
 8011a18:	681b      	ldr	r3, [r3, #0]
 8011a1a:	f06f 0210 	mvn.w	r2, #16
 8011a1e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8011a20:	687b      	ldr	r3, [r7, #4]
 8011a22:	2208      	movs	r2, #8
 8011a24:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8011a26:	687b      	ldr	r3, [r7, #4]
 8011a28:	681b      	ldr	r3, [r3, #0]
 8011a2a:	69db      	ldr	r3, [r3, #28]
 8011a2c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8011a30:	2b00      	cmp	r3, #0
 8011a32:	d003      	beq.n	8011a3c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8011a34:	6878      	ldr	r0, [r7, #4]
 8011a36:	f000 f937 	bl	8011ca8 <HAL_TIM_IC_CaptureCallback>
 8011a3a:	e005      	b.n	8011a48 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8011a3c:	6878      	ldr	r0, [r7, #4]
 8011a3e:	f000 f929 	bl	8011c94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8011a42:	6878      	ldr	r0, [r7, #4]
 8011a44:	f000 f93a 	bl	8011cbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011a48:	687b      	ldr	r3, [r7, #4]
 8011a4a:	2200      	movs	r2, #0
 8011a4c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8011a4e:	687b      	ldr	r3, [r7, #4]
 8011a50:	681b      	ldr	r3, [r3, #0]
 8011a52:	691b      	ldr	r3, [r3, #16]
 8011a54:	f003 0301 	and.w	r3, r3, #1
 8011a58:	2b01      	cmp	r3, #1
 8011a5a:	d10e      	bne.n	8011a7a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8011a5c:	687b      	ldr	r3, [r7, #4]
 8011a5e:	681b      	ldr	r3, [r3, #0]
 8011a60:	68db      	ldr	r3, [r3, #12]
 8011a62:	f003 0301 	and.w	r3, r3, #1
 8011a66:	2b01      	cmp	r3, #1
 8011a68:	d107      	bne.n	8011a7a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8011a6a:	687b      	ldr	r3, [r7, #4]
 8011a6c:	681b      	ldr	r3, [r3, #0]
 8011a6e:	f06f 0201 	mvn.w	r2, #1
 8011a72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8011a74:	6878      	ldr	r0, [r7, #4]
 8011a76:	f7fa fd41 	bl	800c4fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8011a7a:	687b      	ldr	r3, [r7, #4]
 8011a7c:	681b      	ldr	r3, [r3, #0]
 8011a7e:	691b      	ldr	r3, [r3, #16]
 8011a80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011a84:	2b80      	cmp	r3, #128	; 0x80
 8011a86:	d10e      	bne.n	8011aa6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8011a88:	687b      	ldr	r3, [r7, #4]
 8011a8a:	681b      	ldr	r3, [r3, #0]
 8011a8c:	68db      	ldr	r3, [r3, #12]
 8011a8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011a92:	2b80      	cmp	r3, #128	; 0x80
 8011a94:	d107      	bne.n	8011aa6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8011a96:	687b      	ldr	r3, [r7, #4]
 8011a98:	681b      	ldr	r3, [r3, #0]
 8011a9a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8011a9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8011aa0:	6878      	ldr	r0, [r7, #4]
 8011aa2:	f000 fc6d 	bl	8012380 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8011aa6:	687b      	ldr	r3, [r7, #4]
 8011aa8:	681b      	ldr	r3, [r3, #0]
 8011aaa:	691b      	ldr	r3, [r3, #16]
 8011aac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011ab0:	2b40      	cmp	r3, #64	; 0x40
 8011ab2:	d10e      	bne.n	8011ad2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8011ab4:	687b      	ldr	r3, [r7, #4]
 8011ab6:	681b      	ldr	r3, [r3, #0]
 8011ab8:	68db      	ldr	r3, [r3, #12]
 8011aba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011abe:	2b40      	cmp	r3, #64	; 0x40
 8011ac0:	d107      	bne.n	8011ad2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8011ac2:	687b      	ldr	r3, [r7, #4]
 8011ac4:	681b      	ldr	r3, [r3, #0]
 8011ac6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8011aca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8011acc:	6878      	ldr	r0, [r7, #4]
 8011ace:	f000 f8ff 	bl	8011cd0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8011ad2:	687b      	ldr	r3, [r7, #4]
 8011ad4:	681b      	ldr	r3, [r3, #0]
 8011ad6:	691b      	ldr	r3, [r3, #16]
 8011ad8:	f003 0320 	and.w	r3, r3, #32
 8011adc:	2b20      	cmp	r3, #32
 8011ade:	d10e      	bne.n	8011afe <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8011ae0:	687b      	ldr	r3, [r7, #4]
 8011ae2:	681b      	ldr	r3, [r3, #0]
 8011ae4:	68db      	ldr	r3, [r3, #12]
 8011ae6:	f003 0320 	and.w	r3, r3, #32
 8011aea:	2b20      	cmp	r3, #32
 8011aec:	d107      	bne.n	8011afe <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8011aee:	687b      	ldr	r3, [r7, #4]
 8011af0:	681b      	ldr	r3, [r3, #0]
 8011af2:	f06f 0220 	mvn.w	r2, #32
 8011af6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8011af8:	6878      	ldr	r0, [r7, #4]
 8011afa:	f000 fc37 	bl	801236c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8011afe:	bf00      	nop
 8011b00:	3708      	adds	r7, #8
 8011b02:	46bd      	mov	sp, r7
 8011b04:	bd80      	pop	{r7, pc}
	...

08011b08 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8011b08:	b580      	push	{r7, lr}
 8011b0a:	b084      	sub	sp, #16
 8011b0c:	af00      	add	r7, sp, #0
 8011b0e:	60f8      	str	r0, [r7, #12]
 8011b10:	60b9      	str	r1, [r7, #8]
 8011b12:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8011b14:	68fb      	ldr	r3, [r7, #12]
 8011b16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8011b1a:	2b01      	cmp	r3, #1
 8011b1c:	d101      	bne.n	8011b22 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8011b1e:	2302      	movs	r3, #2
 8011b20:	e0b4      	b.n	8011c8c <HAL_TIM_PWM_ConfigChannel+0x184>
 8011b22:	68fb      	ldr	r3, [r7, #12]
 8011b24:	2201      	movs	r2, #1
 8011b26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8011b2a:	68fb      	ldr	r3, [r7, #12]
 8011b2c:	2202      	movs	r2, #2
 8011b2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8011b32:	687b      	ldr	r3, [r7, #4]
 8011b34:	2b0c      	cmp	r3, #12
 8011b36:	f200 809f 	bhi.w	8011c78 <HAL_TIM_PWM_ConfigChannel+0x170>
 8011b3a:	a201      	add	r2, pc, #4	; (adr r2, 8011b40 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8011b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011b40:	08011b75 	.word	0x08011b75
 8011b44:	08011c79 	.word	0x08011c79
 8011b48:	08011c79 	.word	0x08011c79
 8011b4c:	08011c79 	.word	0x08011c79
 8011b50:	08011bb5 	.word	0x08011bb5
 8011b54:	08011c79 	.word	0x08011c79
 8011b58:	08011c79 	.word	0x08011c79
 8011b5c:	08011c79 	.word	0x08011c79
 8011b60:	08011bf7 	.word	0x08011bf7
 8011b64:	08011c79 	.word	0x08011c79
 8011b68:	08011c79 	.word	0x08011c79
 8011b6c:	08011c79 	.word	0x08011c79
 8011b70:	08011c37 	.word	0x08011c37
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8011b74:	68fb      	ldr	r3, [r7, #12]
 8011b76:	681b      	ldr	r3, [r3, #0]
 8011b78:	68b9      	ldr	r1, [r7, #8]
 8011b7a:	4618      	mov	r0, r3
 8011b7c:	f000 f952 	bl	8011e24 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8011b80:	68fb      	ldr	r3, [r7, #12]
 8011b82:	681b      	ldr	r3, [r3, #0]
 8011b84:	699a      	ldr	r2, [r3, #24]
 8011b86:	68fb      	ldr	r3, [r7, #12]
 8011b88:	681b      	ldr	r3, [r3, #0]
 8011b8a:	f042 0208 	orr.w	r2, r2, #8
 8011b8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8011b90:	68fb      	ldr	r3, [r7, #12]
 8011b92:	681b      	ldr	r3, [r3, #0]
 8011b94:	699a      	ldr	r2, [r3, #24]
 8011b96:	68fb      	ldr	r3, [r7, #12]
 8011b98:	681b      	ldr	r3, [r3, #0]
 8011b9a:	f022 0204 	bic.w	r2, r2, #4
 8011b9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8011ba0:	68fb      	ldr	r3, [r7, #12]
 8011ba2:	681b      	ldr	r3, [r3, #0]
 8011ba4:	6999      	ldr	r1, [r3, #24]
 8011ba6:	68bb      	ldr	r3, [r7, #8]
 8011ba8:	691a      	ldr	r2, [r3, #16]
 8011baa:	68fb      	ldr	r3, [r7, #12]
 8011bac:	681b      	ldr	r3, [r3, #0]
 8011bae:	430a      	orrs	r2, r1
 8011bb0:	619a      	str	r2, [r3, #24]
      break;
 8011bb2:	e062      	b.n	8011c7a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8011bb4:	68fb      	ldr	r3, [r7, #12]
 8011bb6:	681b      	ldr	r3, [r3, #0]
 8011bb8:	68b9      	ldr	r1, [r7, #8]
 8011bba:	4618      	mov	r0, r3
 8011bbc:	f000 f9a2 	bl	8011f04 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8011bc0:	68fb      	ldr	r3, [r7, #12]
 8011bc2:	681b      	ldr	r3, [r3, #0]
 8011bc4:	699a      	ldr	r2, [r3, #24]
 8011bc6:	68fb      	ldr	r3, [r7, #12]
 8011bc8:	681b      	ldr	r3, [r3, #0]
 8011bca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8011bce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8011bd0:	68fb      	ldr	r3, [r7, #12]
 8011bd2:	681b      	ldr	r3, [r3, #0]
 8011bd4:	699a      	ldr	r2, [r3, #24]
 8011bd6:	68fb      	ldr	r3, [r7, #12]
 8011bd8:	681b      	ldr	r3, [r3, #0]
 8011bda:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8011bde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8011be0:	68fb      	ldr	r3, [r7, #12]
 8011be2:	681b      	ldr	r3, [r3, #0]
 8011be4:	6999      	ldr	r1, [r3, #24]
 8011be6:	68bb      	ldr	r3, [r7, #8]
 8011be8:	691b      	ldr	r3, [r3, #16]
 8011bea:	021a      	lsls	r2, r3, #8
 8011bec:	68fb      	ldr	r3, [r7, #12]
 8011bee:	681b      	ldr	r3, [r3, #0]
 8011bf0:	430a      	orrs	r2, r1
 8011bf2:	619a      	str	r2, [r3, #24]
      break;
 8011bf4:	e041      	b.n	8011c7a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8011bf6:	68fb      	ldr	r3, [r7, #12]
 8011bf8:	681b      	ldr	r3, [r3, #0]
 8011bfa:	68b9      	ldr	r1, [r7, #8]
 8011bfc:	4618      	mov	r0, r3
 8011bfe:	f000 f9f7 	bl	8011ff0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8011c02:	68fb      	ldr	r3, [r7, #12]
 8011c04:	681b      	ldr	r3, [r3, #0]
 8011c06:	69da      	ldr	r2, [r3, #28]
 8011c08:	68fb      	ldr	r3, [r7, #12]
 8011c0a:	681b      	ldr	r3, [r3, #0]
 8011c0c:	f042 0208 	orr.w	r2, r2, #8
 8011c10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8011c12:	68fb      	ldr	r3, [r7, #12]
 8011c14:	681b      	ldr	r3, [r3, #0]
 8011c16:	69da      	ldr	r2, [r3, #28]
 8011c18:	68fb      	ldr	r3, [r7, #12]
 8011c1a:	681b      	ldr	r3, [r3, #0]
 8011c1c:	f022 0204 	bic.w	r2, r2, #4
 8011c20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8011c22:	68fb      	ldr	r3, [r7, #12]
 8011c24:	681b      	ldr	r3, [r3, #0]
 8011c26:	69d9      	ldr	r1, [r3, #28]
 8011c28:	68bb      	ldr	r3, [r7, #8]
 8011c2a:	691a      	ldr	r2, [r3, #16]
 8011c2c:	68fb      	ldr	r3, [r7, #12]
 8011c2e:	681b      	ldr	r3, [r3, #0]
 8011c30:	430a      	orrs	r2, r1
 8011c32:	61da      	str	r2, [r3, #28]
      break;
 8011c34:	e021      	b.n	8011c7a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8011c36:	68fb      	ldr	r3, [r7, #12]
 8011c38:	681b      	ldr	r3, [r3, #0]
 8011c3a:	68b9      	ldr	r1, [r7, #8]
 8011c3c:	4618      	mov	r0, r3
 8011c3e:	f000 fa4b 	bl	80120d8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8011c42:	68fb      	ldr	r3, [r7, #12]
 8011c44:	681b      	ldr	r3, [r3, #0]
 8011c46:	69da      	ldr	r2, [r3, #28]
 8011c48:	68fb      	ldr	r3, [r7, #12]
 8011c4a:	681b      	ldr	r3, [r3, #0]
 8011c4c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8011c50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8011c52:	68fb      	ldr	r3, [r7, #12]
 8011c54:	681b      	ldr	r3, [r3, #0]
 8011c56:	69da      	ldr	r2, [r3, #28]
 8011c58:	68fb      	ldr	r3, [r7, #12]
 8011c5a:	681b      	ldr	r3, [r3, #0]
 8011c5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8011c60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8011c62:	68fb      	ldr	r3, [r7, #12]
 8011c64:	681b      	ldr	r3, [r3, #0]
 8011c66:	69d9      	ldr	r1, [r3, #28]
 8011c68:	68bb      	ldr	r3, [r7, #8]
 8011c6a:	691b      	ldr	r3, [r3, #16]
 8011c6c:	021a      	lsls	r2, r3, #8
 8011c6e:	68fb      	ldr	r3, [r7, #12]
 8011c70:	681b      	ldr	r3, [r3, #0]
 8011c72:	430a      	orrs	r2, r1
 8011c74:	61da      	str	r2, [r3, #28]
      break;
 8011c76:	e000      	b.n	8011c7a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8011c78:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8011c7a:	68fb      	ldr	r3, [r7, #12]
 8011c7c:	2201      	movs	r2, #1
 8011c7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8011c82:	68fb      	ldr	r3, [r7, #12]
 8011c84:	2200      	movs	r2, #0
 8011c86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8011c8a:	2300      	movs	r3, #0
}
 8011c8c:	4618      	mov	r0, r3
 8011c8e:	3710      	adds	r7, #16
 8011c90:	46bd      	mov	sp, r7
 8011c92:	bd80      	pop	{r7, pc}

08011c94 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8011c94:	b480      	push	{r7}
 8011c96:	b083      	sub	sp, #12
 8011c98:	af00      	add	r7, sp, #0
 8011c9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8011c9c:	bf00      	nop
 8011c9e:	370c      	adds	r7, #12
 8011ca0:	46bd      	mov	sp, r7
 8011ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ca6:	4770      	bx	lr

08011ca8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8011ca8:	b480      	push	{r7}
 8011caa:	b083      	sub	sp, #12
 8011cac:	af00      	add	r7, sp, #0
 8011cae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8011cb0:	bf00      	nop
 8011cb2:	370c      	adds	r7, #12
 8011cb4:	46bd      	mov	sp, r7
 8011cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cba:	4770      	bx	lr

08011cbc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8011cbc:	b480      	push	{r7}
 8011cbe:	b083      	sub	sp, #12
 8011cc0:	af00      	add	r7, sp, #0
 8011cc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8011cc4:	bf00      	nop
 8011cc6:	370c      	adds	r7, #12
 8011cc8:	46bd      	mov	sp, r7
 8011cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cce:	4770      	bx	lr

08011cd0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8011cd0:	b480      	push	{r7}
 8011cd2:	b083      	sub	sp, #12
 8011cd4:	af00      	add	r7, sp, #0
 8011cd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8011cd8:	bf00      	nop
 8011cda:	370c      	adds	r7, #12
 8011cdc:	46bd      	mov	sp, r7
 8011cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ce2:	4770      	bx	lr

08011ce4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8011ce4:	b480      	push	{r7}
 8011ce6:	b085      	sub	sp, #20
 8011ce8:	af00      	add	r7, sp, #0
 8011cea:	6078      	str	r0, [r7, #4]
 8011cec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8011cee:	687b      	ldr	r3, [r7, #4]
 8011cf0:	681b      	ldr	r3, [r3, #0]
 8011cf2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8011cf4:	687b      	ldr	r3, [r7, #4]
 8011cf6:	4a40      	ldr	r2, [pc, #256]	; (8011df8 <TIM_Base_SetConfig+0x114>)
 8011cf8:	4293      	cmp	r3, r2
 8011cfa:	d013      	beq.n	8011d24 <TIM_Base_SetConfig+0x40>
 8011cfc:	687b      	ldr	r3, [r7, #4]
 8011cfe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8011d02:	d00f      	beq.n	8011d24 <TIM_Base_SetConfig+0x40>
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	4a3d      	ldr	r2, [pc, #244]	; (8011dfc <TIM_Base_SetConfig+0x118>)
 8011d08:	4293      	cmp	r3, r2
 8011d0a:	d00b      	beq.n	8011d24 <TIM_Base_SetConfig+0x40>
 8011d0c:	687b      	ldr	r3, [r7, #4]
 8011d0e:	4a3c      	ldr	r2, [pc, #240]	; (8011e00 <TIM_Base_SetConfig+0x11c>)
 8011d10:	4293      	cmp	r3, r2
 8011d12:	d007      	beq.n	8011d24 <TIM_Base_SetConfig+0x40>
 8011d14:	687b      	ldr	r3, [r7, #4]
 8011d16:	4a3b      	ldr	r2, [pc, #236]	; (8011e04 <TIM_Base_SetConfig+0x120>)
 8011d18:	4293      	cmp	r3, r2
 8011d1a:	d003      	beq.n	8011d24 <TIM_Base_SetConfig+0x40>
 8011d1c:	687b      	ldr	r3, [r7, #4]
 8011d1e:	4a3a      	ldr	r2, [pc, #232]	; (8011e08 <TIM_Base_SetConfig+0x124>)
 8011d20:	4293      	cmp	r3, r2
 8011d22:	d108      	bne.n	8011d36 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8011d24:	68fb      	ldr	r3, [r7, #12]
 8011d26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011d2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8011d2c:	683b      	ldr	r3, [r7, #0]
 8011d2e:	685b      	ldr	r3, [r3, #4]
 8011d30:	68fa      	ldr	r2, [r7, #12]
 8011d32:	4313      	orrs	r3, r2
 8011d34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8011d36:	687b      	ldr	r3, [r7, #4]
 8011d38:	4a2f      	ldr	r2, [pc, #188]	; (8011df8 <TIM_Base_SetConfig+0x114>)
 8011d3a:	4293      	cmp	r3, r2
 8011d3c:	d02b      	beq.n	8011d96 <TIM_Base_SetConfig+0xb2>
 8011d3e:	687b      	ldr	r3, [r7, #4]
 8011d40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8011d44:	d027      	beq.n	8011d96 <TIM_Base_SetConfig+0xb2>
 8011d46:	687b      	ldr	r3, [r7, #4]
 8011d48:	4a2c      	ldr	r2, [pc, #176]	; (8011dfc <TIM_Base_SetConfig+0x118>)
 8011d4a:	4293      	cmp	r3, r2
 8011d4c:	d023      	beq.n	8011d96 <TIM_Base_SetConfig+0xb2>
 8011d4e:	687b      	ldr	r3, [r7, #4]
 8011d50:	4a2b      	ldr	r2, [pc, #172]	; (8011e00 <TIM_Base_SetConfig+0x11c>)
 8011d52:	4293      	cmp	r3, r2
 8011d54:	d01f      	beq.n	8011d96 <TIM_Base_SetConfig+0xb2>
 8011d56:	687b      	ldr	r3, [r7, #4]
 8011d58:	4a2a      	ldr	r2, [pc, #168]	; (8011e04 <TIM_Base_SetConfig+0x120>)
 8011d5a:	4293      	cmp	r3, r2
 8011d5c:	d01b      	beq.n	8011d96 <TIM_Base_SetConfig+0xb2>
 8011d5e:	687b      	ldr	r3, [r7, #4]
 8011d60:	4a29      	ldr	r2, [pc, #164]	; (8011e08 <TIM_Base_SetConfig+0x124>)
 8011d62:	4293      	cmp	r3, r2
 8011d64:	d017      	beq.n	8011d96 <TIM_Base_SetConfig+0xb2>
 8011d66:	687b      	ldr	r3, [r7, #4]
 8011d68:	4a28      	ldr	r2, [pc, #160]	; (8011e0c <TIM_Base_SetConfig+0x128>)
 8011d6a:	4293      	cmp	r3, r2
 8011d6c:	d013      	beq.n	8011d96 <TIM_Base_SetConfig+0xb2>
 8011d6e:	687b      	ldr	r3, [r7, #4]
 8011d70:	4a27      	ldr	r2, [pc, #156]	; (8011e10 <TIM_Base_SetConfig+0x12c>)
 8011d72:	4293      	cmp	r3, r2
 8011d74:	d00f      	beq.n	8011d96 <TIM_Base_SetConfig+0xb2>
 8011d76:	687b      	ldr	r3, [r7, #4]
 8011d78:	4a26      	ldr	r2, [pc, #152]	; (8011e14 <TIM_Base_SetConfig+0x130>)
 8011d7a:	4293      	cmp	r3, r2
 8011d7c:	d00b      	beq.n	8011d96 <TIM_Base_SetConfig+0xb2>
 8011d7e:	687b      	ldr	r3, [r7, #4]
 8011d80:	4a25      	ldr	r2, [pc, #148]	; (8011e18 <TIM_Base_SetConfig+0x134>)
 8011d82:	4293      	cmp	r3, r2
 8011d84:	d007      	beq.n	8011d96 <TIM_Base_SetConfig+0xb2>
 8011d86:	687b      	ldr	r3, [r7, #4]
 8011d88:	4a24      	ldr	r2, [pc, #144]	; (8011e1c <TIM_Base_SetConfig+0x138>)
 8011d8a:	4293      	cmp	r3, r2
 8011d8c:	d003      	beq.n	8011d96 <TIM_Base_SetConfig+0xb2>
 8011d8e:	687b      	ldr	r3, [r7, #4]
 8011d90:	4a23      	ldr	r2, [pc, #140]	; (8011e20 <TIM_Base_SetConfig+0x13c>)
 8011d92:	4293      	cmp	r3, r2
 8011d94:	d108      	bne.n	8011da8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8011d96:	68fb      	ldr	r3, [r7, #12]
 8011d98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8011d9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8011d9e:	683b      	ldr	r3, [r7, #0]
 8011da0:	68db      	ldr	r3, [r3, #12]
 8011da2:	68fa      	ldr	r2, [r7, #12]
 8011da4:	4313      	orrs	r3, r2
 8011da6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8011da8:	68fb      	ldr	r3, [r7, #12]
 8011daa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8011dae:	683b      	ldr	r3, [r7, #0]
 8011db0:	695b      	ldr	r3, [r3, #20]
 8011db2:	4313      	orrs	r3, r2
 8011db4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8011db6:	687b      	ldr	r3, [r7, #4]
 8011db8:	68fa      	ldr	r2, [r7, #12]
 8011dba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8011dbc:	683b      	ldr	r3, [r7, #0]
 8011dbe:	689a      	ldr	r2, [r3, #8]
 8011dc0:	687b      	ldr	r3, [r7, #4]
 8011dc2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8011dc4:	683b      	ldr	r3, [r7, #0]
 8011dc6:	681a      	ldr	r2, [r3, #0]
 8011dc8:	687b      	ldr	r3, [r7, #4]
 8011dca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8011dcc:	687b      	ldr	r3, [r7, #4]
 8011dce:	4a0a      	ldr	r2, [pc, #40]	; (8011df8 <TIM_Base_SetConfig+0x114>)
 8011dd0:	4293      	cmp	r3, r2
 8011dd2:	d003      	beq.n	8011ddc <TIM_Base_SetConfig+0xf8>
 8011dd4:	687b      	ldr	r3, [r7, #4]
 8011dd6:	4a0c      	ldr	r2, [pc, #48]	; (8011e08 <TIM_Base_SetConfig+0x124>)
 8011dd8:	4293      	cmp	r3, r2
 8011dda:	d103      	bne.n	8011de4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8011ddc:	683b      	ldr	r3, [r7, #0]
 8011dde:	691a      	ldr	r2, [r3, #16]
 8011de0:	687b      	ldr	r3, [r7, #4]
 8011de2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8011de4:	687b      	ldr	r3, [r7, #4]
 8011de6:	2201      	movs	r2, #1
 8011de8:	615a      	str	r2, [r3, #20]
}
 8011dea:	bf00      	nop
 8011dec:	3714      	adds	r7, #20
 8011dee:	46bd      	mov	sp, r7
 8011df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011df4:	4770      	bx	lr
 8011df6:	bf00      	nop
 8011df8:	40010000 	.word	0x40010000
 8011dfc:	40000400 	.word	0x40000400
 8011e00:	40000800 	.word	0x40000800
 8011e04:	40000c00 	.word	0x40000c00
 8011e08:	40010400 	.word	0x40010400
 8011e0c:	40014000 	.word	0x40014000
 8011e10:	40014400 	.word	0x40014400
 8011e14:	40014800 	.word	0x40014800
 8011e18:	40001800 	.word	0x40001800
 8011e1c:	40001c00 	.word	0x40001c00
 8011e20:	40002000 	.word	0x40002000

08011e24 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8011e24:	b480      	push	{r7}
 8011e26:	b087      	sub	sp, #28
 8011e28:	af00      	add	r7, sp, #0
 8011e2a:	6078      	str	r0, [r7, #4]
 8011e2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8011e2e:	687b      	ldr	r3, [r7, #4]
 8011e30:	6a1b      	ldr	r3, [r3, #32]
 8011e32:	f023 0201 	bic.w	r2, r3, #1
 8011e36:	687b      	ldr	r3, [r7, #4]
 8011e38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8011e3a:	687b      	ldr	r3, [r7, #4]
 8011e3c:	6a1b      	ldr	r3, [r3, #32]
 8011e3e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011e40:	687b      	ldr	r3, [r7, #4]
 8011e42:	685b      	ldr	r3, [r3, #4]
 8011e44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8011e46:	687b      	ldr	r3, [r7, #4]
 8011e48:	699b      	ldr	r3, [r3, #24]
 8011e4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8011e4c:	68fb      	ldr	r3, [r7, #12]
 8011e4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011e52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8011e54:	68fb      	ldr	r3, [r7, #12]
 8011e56:	f023 0303 	bic.w	r3, r3, #3
 8011e5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8011e5c:	683b      	ldr	r3, [r7, #0]
 8011e5e:	681b      	ldr	r3, [r3, #0]
 8011e60:	68fa      	ldr	r2, [r7, #12]
 8011e62:	4313      	orrs	r3, r2
 8011e64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8011e66:	697b      	ldr	r3, [r7, #20]
 8011e68:	f023 0302 	bic.w	r3, r3, #2
 8011e6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8011e6e:	683b      	ldr	r3, [r7, #0]
 8011e70:	689b      	ldr	r3, [r3, #8]
 8011e72:	697a      	ldr	r2, [r7, #20]
 8011e74:	4313      	orrs	r3, r2
 8011e76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8011e78:	687b      	ldr	r3, [r7, #4]
 8011e7a:	4a20      	ldr	r2, [pc, #128]	; (8011efc <TIM_OC1_SetConfig+0xd8>)
 8011e7c:	4293      	cmp	r3, r2
 8011e7e:	d003      	beq.n	8011e88 <TIM_OC1_SetConfig+0x64>
 8011e80:	687b      	ldr	r3, [r7, #4]
 8011e82:	4a1f      	ldr	r2, [pc, #124]	; (8011f00 <TIM_OC1_SetConfig+0xdc>)
 8011e84:	4293      	cmp	r3, r2
 8011e86:	d10c      	bne.n	8011ea2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8011e88:	697b      	ldr	r3, [r7, #20]
 8011e8a:	f023 0308 	bic.w	r3, r3, #8
 8011e8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8011e90:	683b      	ldr	r3, [r7, #0]
 8011e92:	68db      	ldr	r3, [r3, #12]
 8011e94:	697a      	ldr	r2, [r7, #20]
 8011e96:	4313      	orrs	r3, r2
 8011e98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8011e9a:	697b      	ldr	r3, [r7, #20]
 8011e9c:	f023 0304 	bic.w	r3, r3, #4
 8011ea0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011ea2:	687b      	ldr	r3, [r7, #4]
 8011ea4:	4a15      	ldr	r2, [pc, #84]	; (8011efc <TIM_OC1_SetConfig+0xd8>)
 8011ea6:	4293      	cmp	r3, r2
 8011ea8:	d003      	beq.n	8011eb2 <TIM_OC1_SetConfig+0x8e>
 8011eaa:	687b      	ldr	r3, [r7, #4]
 8011eac:	4a14      	ldr	r2, [pc, #80]	; (8011f00 <TIM_OC1_SetConfig+0xdc>)
 8011eae:	4293      	cmp	r3, r2
 8011eb0:	d111      	bne.n	8011ed6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8011eb2:	693b      	ldr	r3, [r7, #16]
 8011eb4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8011eb8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8011eba:	693b      	ldr	r3, [r7, #16]
 8011ebc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8011ec0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8011ec2:	683b      	ldr	r3, [r7, #0]
 8011ec4:	695b      	ldr	r3, [r3, #20]
 8011ec6:	693a      	ldr	r2, [r7, #16]
 8011ec8:	4313      	orrs	r3, r2
 8011eca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8011ecc:	683b      	ldr	r3, [r7, #0]
 8011ece:	699b      	ldr	r3, [r3, #24]
 8011ed0:	693a      	ldr	r2, [r7, #16]
 8011ed2:	4313      	orrs	r3, r2
 8011ed4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011ed6:	687b      	ldr	r3, [r7, #4]
 8011ed8:	693a      	ldr	r2, [r7, #16]
 8011eda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8011edc:	687b      	ldr	r3, [r7, #4]
 8011ede:	68fa      	ldr	r2, [r7, #12]
 8011ee0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8011ee2:	683b      	ldr	r3, [r7, #0]
 8011ee4:	685a      	ldr	r2, [r3, #4]
 8011ee6:	687b      	ldr	r3, [r7, #4]
 8011ee8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011eea:	687b      	ldr	r3, [r7, #4]
 8011eec:	697a      	ldr	r2, [r7, #20]
 8011eee:	621a      	str	r2, [r3, #32]
}
 8011ef0:	bf00      	nop
 8011ef2:	371c      	adds	r7, #28
 8011ef4:	46bd      	mov	sp, r7
 8011ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011efa:	4770      	bx	lr
 8011efc:	40010000 	.word	0x40010000
 8011f00:	40010400 	.word	0x40010400

08011f04 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8011f04:	b480      	push	{r7}
 8011f06:	b087      	sub	sp, #28
 8011f08:	af00      	add	r7, sp, #0
 8011f0a:	6078      	str	r0, [r7, #4]
 8011f0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8011f0e:	687b      	ldr	r3, [r7, #4]
 8011f10:	6a1b      	ldr	r3, [r3, #32]
 8011f12:	f023 0210 	bic.w	r2, r3, #16
 8011f16:	687b      	ldr	r3, [r7, #4]
 8011f18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8011f1a:	687b      	ldr	r3, [r7, #4]
 8011f1c:	6a1b      	ldr	r3, [r3, #32]
 8011f1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011f20:	687b      	ldr	r3, [r7, #4]
 8011f22:	685b      	ldr	r3, [r3, #4]
 8011f24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8011f26:	687b      	ldr	r3, [r7, #4]
 8011f28:	699b      	ldr	r3, [r3, #24]
 8011f2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8011f2c:	68fb      	ldr	r3, [r7, #12]
 8011f2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011f32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8011f34:	68fb      	ldr	r3, [r7, #12]
 8011f36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8011f3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8011f3c:	683b      	ldr	r3, [r7, #0]
 8011f3e:	681b      	ldr	r3, [r3, #0]
 8011f40:	021b      	lsls	r3, r3, #8
 8011f42:	68fa      	ldr	r2, [r7, #12]
 8011f44:	4313      	orrs	r3, r2
 8011f46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8011f48:	697b      	ldr	r3, [r7, #20]
 8011f4a:	f023 0320 	bic.w	r3, r3, #32
 8011f4e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8011f50:	683b      	ldr	r3, [r7, #0]
 8011f52:	689b      	ldr	r3, [r3, #8]
 8011f54:	011b      	lsls	r3, r3, #4
 8011f56:	697a      	ldr	r2, [r7, #20]
 8011f58:	4313      	orrs	r3, r2
 8011f5a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8011f5c:	687b      	ldr	r3, [r7, #4]
 8011f5e:	4a22      	ldr	r2, [pc, #136]	; (8011fe8 <TIM_OC2_SetConfig+0xe4>)
 8011f60:	4293      	cmp	r3, r2
 8011f62:	d003      	beq.n	8011f6c <TIM_OC2_SetConfig+0x68>
 8011f64:	687b      	ldr	r3, [r7, #4]
 8011f66:	4a21      	ldr	r2, [pc, #132]	; (8011fec <TIM_OC2_SetConfig+0xe8>)
 8011f68:	4293      	cmp	r3, r2
 8011f6a:	d10d      	bne.n	8011f88 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8011f6c:	697b      	ldr	r3, [r7, #20]
 8011f6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011f72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8011f74:	683b      	ldr	r3, [r7, #0]
 8011f76:	68db      	ldr	r3, [r3, #12]
 8011f78:	011b      	lsls	r3, r3, #4
 8011f7a:	697a      	ldr	r2, [r7, #20]
 8011f7c:	4313      	orrs	r3, r2
 8011f7e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8011f80:	697b      	ldr	r3, [r7, #20]
 8011f82:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011f86:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011f88:	687b      	ldr	r3, [r7, #4]
 8011f8a:	4a17      	ldr	r2, [pc, #92]	; (8011fe8 <TIM_OC2_SetConfig+0xe4>)
 8011f8c:	4293      	cmp	r3, r2
 8011f8e:	d003      	beq.n	8011f98 <TIM_OC2_SetConfig+0x94>
 8011f90:	687b      	ldr	r3, [r7, #4]
 8011f92:	4a16      	ldr	r2, [pc, #88]	; (8011fec <TIM_OC2_SetConfig+0xe8>)
 8011f94:	4293      	cmp	r3, r2
 8011f96:	d113      	bne.n	8011fc0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8011f98:	693b      	ldr	r3, [r7, #16]
 8011f9a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8011f9e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8011fa0:	693b      	ldr	r3, [r7, #16]
 8011fa2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8011fa6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8011fa8:	683b      	ldr	r3, [r7, #0]
 8011faa:	695b      	ldr	r3, [r3, #20]
 8011fac:	009b      	lsls	r3, r3, #2
 8011fae:	693a      	ldr	r2, [r7, #16]
 8011fb0:	4313      	orrs	r3, r2
 8011fb2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8011fb4:	683b      	ldr	r3, [r7, #0]
 8011fb6:	699b      	ldr	r3, [r3, #24]
 8011fb8:	009b      	lsls	r3, r3, #2
 8011fba:	693a      	ldr	r2, [r7, #16]
 8011fbc:	4313      	orrs	r3, r2
 8011fbe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011fc0:	687b      	ldr	r3, [r7, #4]
 8011fc2:	693a      	ldr	r2, [r7, #16]
 8011fc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8011fc6:	687b      	ldr	r3, [r7, #4]
 8011fc8:	68fa      	ldr	r2, [r7, #12]
 8011fca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8011fcc:	683b      	ldr	r3, [r7, #0]
 8011fce:	685a      	ldr	r2, [r3, #4]
 8011fd0:	687b      	ldr	r3, [r7, #4]
 8011fd2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011fd4:	687b      	ldr	r3, [r7, #4]
 8011fd6:	697a      	ldr	r2, [r7, #20]
 8011fd8:	621a      	str	r2, [r3, #32]
}
 8011fda:	bf00      	nop
 8011fdc:	371c      	adds	r7, #28
 8011fde:	46bd      	mov	sp, r7
 8011fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fe4:	4770      	bx	lr
 8011fe6:	bf00      	nop
 8011fe8:	40010000 	.word	0x40010000
 8011fec:	40010400 	.word	0x40010400

08011ff0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8011ff0:	b480      	push	{r7}
 8011ff2:	b087      	sub	sp, #28
 8011ff4:	af00      	add	r7, sp, #0
 8011ff6:	6078      	str	r0, [r7, #4]
 8011ff8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8011ffa:	687b      	ldr	r3, [r7, #4]
 8011ffc:	6a1b      	ldr	r3, [r3, #32]
 8011ffe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8012002:	687b      	ldr	r3, [r7, #4]
 8012004:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012006:	687b      	ldr	r3, [r7, #4]
 8012008:	6a1b      	ldr	r3, [r3, #32]
 801200a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801200c:	687b      	ldr	r3, [r7, #4]
 801200e:	685b      	ldr	r3, [r3, #4]
 8012010:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8012012:	687b      	ldr	r3, [r7, #4]
 8012014:	69db      	ldr	r3, [r3, #28]
 8012016:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8012018:	68fb      	ldr	r3, [r7, #12]
 801201a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801201e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8012020:	68fb      	ldr	r3, [r7, #12]
 8012022:	f023 0303 	bic.w	r3, r3, #3
 8012026:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012028:	683b      	ldr	r3, [r7, #0]
 801202a:	681b      	ldr	r3, [r3, #0]
 801202c:	68fa      	ldr	r2, [r7, #12]
 801202e:	4313      	orrs	r3, r2
 8012030:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8012032:	697b      	ldr	r3, [r7, #20]
 8012034:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8012038:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 801203a:	683b      	ldr	r3, [r7, #0]
 801203c:	689b      	ldr	r3, [r3, #8]
 801203e:	021b      	lsls	r3, r3, #8
 8012040:	697a      	ldr	r2, [r7, #20]
 8012042:	4313      	orrs	r3, r2
 8012044:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8012046:	687b      	ldr	r3, [r7, #4]
 8012048:	4a21      	ldr	r2, [pc, #132]	; (80120d0 <TIM_OC3_SetConfig+0xe0>)
 801204a:	4293      	cmp	r3, r2
 801204c:	d003      	beq.n	8012056 <TIM_OC3_SetConfig+0x66>
 801204e:	687b      	ldr	r3, [r7, #4]
 8012050:	4a20      	ldr	r2, [pc, #128]	; (80120d4 <TIM_OC3_SetConfig+0xe4>)
 8012052:	4293      	cmp	r3, r2
 8012054:	d10d      	bne.n	8012072 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8012056:	697b      	ldr	r3, [r7, #20]
 8012058:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801205c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 801205e:	683b      	ldr	r3, [r7, #0]
 8012060:	68db      	ldr	r3, [r3, #12]
 8012062:	021b      	lsls	r3, r3, #8
 8012064:	697a      	ldr	r2, [r7, #20]
 8012066:	4313      	orrs	r3, r2
 8012068:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 801206a:	697b      	ldr	r3, [r7, #20]
 801206c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8012070:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012072:	687b      	ldr	r3, [r7, #4]
 8012074:	4a16      	ldr	r2, [pc, #88]	; (80120d0 <TIM_OC3_SetConfig+0xe0>)
 8012076:	4293      	cmp	r3, r2
 8012078:	d003      	beq.n	8012082 <TIM_OC3_SetConfig+0x92>
 801207a:	687b      	ldr	r3, [r7, #4]
 801207c:	4a15      	ldr	r2, [pc, #84]	; (80120d4 <TIM_OC3_SetConfig+0xe4>)
 801207e:	4293      	cmp	r3, r2
 8012080:	d113      	bne.n	80120aa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8012082:	693b      	ldr	r3, [r7, #16]
 8012084:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012088:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 801208a:	693b      	ldr	r3, [r7, #16]
 801208c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8012090:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8012092:	683b      	ldr	r3, [r7, #0]
 8012094:	695b      	ldr	r3, [r3, #20]
 8012096:	011b      	lsls	r3, r3, #4
 8012098:	693a      	ldr	r2, [r7, #16]
 801209a:	4313      	orrs	r3, r2
 801209c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 801209e:	683b      	ldr	r3, [r7, #0]
 80120a0:	699b      	ldr	r3, [r3, #24]
 80120a2:	011b      	lsls	r3, r3, #4
 80120a4:	693a      	ldr	r2, [r7, #16]
 80120a6:	4313      	orrs	r3, r2
 80120a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80120aa:	687b      	ldr	r3, [r7, #4]
 80120ac:	693a      	ldr	r2, [r7, #16]
 80120ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80120b0:	687b      	ldr	r3, [r7, #4]
 80120b2:	68fa      	ldr	r2, [r7, #12]
 80120b4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80120b6:	683b      	ldr	r3, [r7, #0]
 80120b8:	685a      	ldr	r2, [r3, #4]
 80120ba:	687b      	ldr	r3, [r7, #4]
 80120bc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80120be:	687b      	ldr	r3, [r7, #4]
 80120c0:	697a      	ldr	r2, [r7, #20]
 80120c2:	621a      	str	r2, [r3, #32]
}
 80120c4:	bf00      	nop
 80120c6:	371c      	adds	r7, #28
 80120c8:	46bd      	mov	sp, r7
 80120ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120ce:	4770      	bx	lr
 80120d0:	40010000 	.word	0x40010000
 80120d4:	40010400 	.word	0x40010400

080120d8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80120d8:	b480      	push	{r7}
 80120da:	b087      	sub	sp, #28
 80120dc:	af00      	add	r7, sp, #0
 80120de:	6078      	str	r0, [r7, #4]
 80120e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80120e2:	687b      	ldr	r3, [r7, #4]
 80120e4:	6a1b      	ldr	r3, [r3, #32]
 80120e6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80120ea:	687b      	ldr	r3, [r7, #4]
 80120ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80120ee:	687b      	ldr	r3, [r7, #4]
 80120f0:	6a1b      	ldr	r3, [r3, #32]
 80120f2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80120f4:	687b      	ldr	r3, [r7, #4]
 80120f6:	685b      	ldr	r3, [r3, #4]
 80120f8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80120fa:	687b      	ldr	r3, [r7, #4]
 80120fc:	69db      	ldr	r3, [r3, #28]
 80120fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8012100:	68fb      	ldr	r3, [r7, #12]
 8012102:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8012106:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8012108:	68fb      	ldr	r3, [r7, #12]
 801210a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801210e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012110:	683b      	ldr	r3, [r7, #0]
 8012112:	681b      	ldr	r3, [r3, #0]
 8012114:	021b      	lsls	r3, r3, #8
 8012116:	68fa      	ldr	r2, [r7, #12]
 8012118:	4313      	orrs	r3, r2
 801211a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 801211c:	693b      	ldr	r3, [r7, #16]
 801211e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8012122:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8012124:	683b      	ldr	r3, [r7, #0]
 8012126:	689b      	ldr	r3, [r3, #8]
 8012128:	031b      	lsls	r3, r3, #12
 801212a:	693a      	ldr	r2, [r7, #16]
 801212c:	4313      	orrs	r3, r2
 801212e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012130:	687b      	ldr	r3, [r7, #4]
 8012132:	4a12      	ldr	r2, [pc, #72]	; (801217c <TIM_OC4_SetConfig+0xa4>)
 8012134:	4293      	cmp	r3, r2
 8012136:	d003      	beq.n	8012140 <TIM_OC4_SetConfig+0x68>
 8012138:	687b      	ldr	r3, [r7, #4]
 801213a:	4a11      	ldr	r2, [pc, #68]	; (8012180 <TIM_OC4_SetConfig+0xa8>)
 801213c:	4293      	cmp	r3, r2
 801213e:	d109      	bne.n	8012154 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8012140:	697b      	ldr	r3, [r7, #20]
 8012142:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8012146:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8012148:	683b      	ldr	r3, [r7, #0]
 801214a:	695b      	ldr	r3, [r3, #20]
 801214c:	019b      	lsls	r3, r3, #6
 801214e:	697a      	ldr	r2, [r7, #20]
 8012150:	4313      	orrs	r3, r2
 8012152:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012154:	687b      	ldr	r3, [r7, #4]
 8012156:	697a      	ldr	r2, [r7, #20]
 8012158:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801215a:	687b      	ldr	r3, [r7, #4]
 801215c:	68fa      	ldr	r2, [r7, #12]
 801215e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8012160:	683b      	ldr	r3, [r7, #0]
 8012162:	685a      	ldr	r2, [r3, #4]
 8012164:	687b      	ldr	r3, [r7, #4]
 8012166:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012168:	687b      	ldr	r3, [r7, #4]
 801216a:	693a      	ldr	r2, [r7, #16]
 801216c:	621a      	str	r2, [r3, #32]
}
 801216e:	bf00      	nop
 8012170:	371c      	adds	r7, #28
 8012172:	46bd      	mov	sp, r7
 8012174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012178:	4770      	bx	lr
 801217a:	bf00      	nop
 801217c:	40010000 	.word	0x40010000
 8012180:	40010400 	.word	0x40010400

08012184 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8012184:	b480      	push	{r7}
 8012186:	b087      	sub	sp, #28
 8012188:	af00      	add	r7, sp, #0
 801218a:	60f8      	str	r0, [r7, #12]
 801218c:	60b9      	str	r1, [r7, #8]
 801218e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8012190:	68bb      	ldr	r3, [r7, #8]
 8012192:	f003 031f 	and.w	r3, r3, #31
 8012196:	2201      	movs	r2, #1
 8012198:	fa02 f303 	lsl.w	r3, r2, r3
 801219c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 801219e:	68fb      	ldr	r3, [r7, #12]
 80121a0:	6a1a      	ldr	r2, [r3, #32]
 80121a2:	697b      	ldr	r3, [r7, #20]
 80121a4:	43db      	mvns	r3, r3
 80121a6:	401a      	ands	r2, r3
 80121a8:	68fb      	ldr	r3, [r7, #12]
 80121aa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80121ac:	68fb      	ldr	r3, [r7, #12]
 80121ae:	6a1a      	ldr	r2, [r3, #32]
 80121b0:	68bb      	ldr	r3, [r7, #8]
 80121b2:	f003 031f 	and.w	r3, r3, #31
 80121b6:	6879      	ldr	r1, [r7, #4]
 80121b8:	fa01 f303 	lsl.w	r3, r1, r3
 80121bc:	431a      	orrs	r2, r3
 80121be:	68fb      	ldr	r3, [r7, #12]
 80121c0:	621a      	str	r2, [r3, #32]
}
 80121c2:	bf00      	nop
 80121c4:	371c      	adds	r7, #28
 80121c6:	46bd      	mov	sp, r7
 80121c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121cc:	4770      	bx	lr
	...

080121d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80121d0:	b480      	push	{r7}
 80121d2:	b085      	sub	sp, #20
 80121d4:	af00      	add	r7, sp, #0
 80121d6:	6078      	str	r0, [r7, #4]
 80121d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80121da:	687b      	ldr	r3, [r7, #4]
 80121dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80121e0:	2b01      	cmp	r3, #1
 80121e2:	d101      	bne.n	80121e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80121e4:	2302      	movs	r3, #2
 80121e6:	e05a      	b.n	801229e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80121e8:	687b      	ldr	r3, [r7, #4]
 80121ea:	2201      	movs	r2, #1
 80121ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80121f0:	687b      	ldr	r3, [r7, #4]
 80121f2:	2202      	movs	r2, #2
 80121f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80121f8:	687b      	ldr	r3, [r7, #4]
 80121fa:	681b      	ldr	r3, [r3, #0]
 80121fc:	685b      	ldr	r3, [r3, #4]
 80121fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8012200:	687b      	ldr	r3, [r7, #4]
 8012202:	681b      	ldr	r3, [r3, #0]
 8012204:	689b      	ldr	r3, [r3, #8]
 8012206:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8012208:	68fb      	ldr	r3, [r7, #12]
 801220a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801220e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8012210:	683b      	ldr	r3, [r7, #0]
 8012212:	681b      	ldr	r3, [r3, #0]
 8012214:	68fa      	ldr	r2, [r7, #12]
 8012216:	4313      	orrs	r3, r2
 8012218:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 801221a:	687b      	ldr	r3, [r7, #4]
 801221c:	681b      	ldr	r3, [r3, #0]
 801221e:	68fa      	ldr	r2, [r7, #12]
 8012220:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012222:	687b      	ldr	r3, [r7, #4]
 8012224:	681b      	ldr	r3, [r3, #0]
 8012226:	4a21      	ldr	r2, [pc, #132]	; (80122ac <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8012228:	4293      	cmp	r3, r2
 801222a:	d022      	beq.n	8012272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	681b      	ldr	r3, [r3, #0]
 8012230:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8012234:	d01d      	beq.n	8012272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8012236:	687b      	ldr	r3, [r7, #4]
 8012238:	681b      	ldr	r3, [r3, #0]
 801223a:	4a1d      	ldr	r2, [pc, #116]	; (80122b0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 801223c:	4293      	cmp	r3, r2
 801223e:	d018      	beq.n	8012272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8012240:	687b      	ldr	r3, [r7, #4]
 8012242:	681b      	ldr	r3, [r3, #0]
 8012244:	4a1b      	ldr	r2, [pc, #108]	; (80122b4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8012246:	4293      	cmp	r3, r2
 8012248:	d013      	beq.n	8012272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 801224a:	687b      	ldr	r3, [r7, #4]
 801224c:	681b      	ldr	r3, [r3, #0]
 801224e:	4a1a      	ldr	r2, [pc, #104]	; (80122b8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8012250:	4293      	cmp	r3, r2
 8012252:	d00e      	beq.n	8012272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8012254:	687b      	ldr	r3, [r7, #4]
 8012256:	681b      	ldr	r3, [r3, #0]
 8012258:	4a18      	ldr	r2, [pc, #96]	; (80122bc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 801225a:	4293      	cmp	r3, r2
 801225c:	d009      	beq.n	8012272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 801225e:	687b      	ldr	r3, [r7, #4]
 8012260:	681b      	ldr	r3, [r3, #0]
 8012262:	4a17      	ldr	r2, [pc, #92]	; (80122c0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8012264:	4293      	cmp	r3, r2
 8012266:	d004      	beq.n	8012272 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8012268:	687b      	ldr	r3, [r7, #4]
 801226a:	681b      	ldr	r3, [r3, #0]
 801226c:	4a15      	ldr	r2, [pc, #84]	; (80122c4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 801226e:	4293      	cmp	r3, r2
 8012270:	d10c      	bne.n	801228c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8012272:	68bb      	ldr	r3, [r7, #8]
 8012274:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8012278:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 801227a:	683b      	ldr	r3, [r7, #0]
 801227c:	685b      	ldr	r3, [r3, #4]
 801227e:	68ba      	ldr	r2, [r7, #8]
 8012280:	4313      	orrs	r3, r2
 8012282:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8012284:	687b      	ldr	r3, [r7, #4]
 8012286:	681b      	ldr	r3, [r3, #0]
 8012288:	68ba      	ldr	r2, [r7, #8]
 801228a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 801228c:	687b      	ldr	r3, [r7, #4]
 801228e:	2201      	movs	r2, #1
 8012290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8012294:	687b      	ldr	r3, [r7, #4]
 8012296:	2200      	movs	r2, #0
 8012298:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 801229c:	2300      	movs	r3, #0
}
 801229e:	4618      	mov	r0, r3
 80122a0:	3714      	adds	r7, #20
 80122a2:	46bd      	mov	sp, r7
 80122a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122a8:	4770      	bx	lr
 80122aa:	bf00      	nop
 80122ac:	40010000 	.word	0x40010000
 80122b0:	40000400 	.word	0x40000400
 80122b4:	40000800 	.word	0x40000800
 80122b8:	40000c00 	.word	0x40000c00
 80122bc:	40010400 	.word	0x40010400
 80122c0:	40014000 	.word	0x40014000
 80122c4:	40001800 	.word	0x40001800

080122c8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80122c8:	b480      	push	{r7}
 80122ca:	b085      	sub	sp, #20
 80122cc:	af00      	add	r7, sp, #0
 80122ce:	6078      	str	r0, [r7, #4]
 80122d0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80122d2:	2300      	movs	r3, #0
 80122d4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80122d6:	687b      	ldr	r3, [r7, #4]
 80122d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80122dc:	2b01      	cmp	r3, #1
 80122de:	d101      	bne.n	80122e4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80122e0:	2302      	movs	r3, #2
 80122e2:	e03d      	b.n	8012360 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80122e4:	687b      	ldr	r3, [r7, #4]
 80122e6:	2201      	movs	r2, #1
 80122e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80122ec:	68fb      	ldr	r3, [r7, #12]
 80122ee:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80122f2:	683b      	ldr	r3, [r7, #0]
 80122f4:	68db      	ldr	r3, [r3, #12]
 80122f6:	4313      	orrs	r3, r2
 80122f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80122fa:	68fb      	ldr	r3, [r7, #12]
 80122fc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8012300:	683b      	ldr	r3, [r7, #0]
 8012302:	689b      	ldr	r3, [r3, #8]
 8012304:	4313      	orrs	r3, r2
 8012306:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8012308:	68fb      	ldr	r3, [r7, #12]
 801230a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 801230e:	683b      	ldr	r3, [r7, #0]
 8012310:	685b      	ldr	r3, [r3, #4]
 8012312:	4313      	orrs	r3, r2
 8012314:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8012316:	68fb      	ldr	r3, [r7, #12]
 8012318:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 801231c:	683b      	ldr	r3, [r7, #0]
 801231e:	681b      	ldr	r3, [r3, #0]
 8012320:	4313      	orrs	r3, r2
 8012322:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8012324:	68fb      	ldr	r3, [r7, #12]
 8012326:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 801232a:	683b      	ldr	r3, [r7, #0]
 801232c:	691b      	ldr	r3, [r3, #16]
 801232e:	4313      	orrs	r3, r2
 8012330:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8012332:	68fb      	ldr	r3, [r7, #12]
 8012334:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8012338:	683b      	ldr	r3, [r7, #0]
 801233a:	695b      	ldr	r3, [r3, #20]
 801233c:	4313      	orrs	r3, r2
 801233e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8012340:	68fb      	ldr	r3, [r7, #12]
 8012342:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8012346:	683b      	ldr	r3, [r7, #0]
 8012348:	69db      	ldr	r3, [r3, #28]
 801234a:	4313      	orrs	r3, r2
 801234c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 801234e:	687b      	ldr	r3, [r7, #4]
 8012350:	681b      	ldr	r3, [r3, #0]
 8012352:	68fa      	ldr	r2, [r7, #12]
 8012354:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8012356:	687b      	ldr	r3, [r7, #4]
 8012358:	2200      	movs	r2, #0
 801235a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 801235e:	2300      	movs	r3, #0
}
 8012360:	4618      	mov	r0, r3
 8012362:	3714      	adds	r7, #20
 8012364:	46bd      	mov	sp, r7
 8012366:	f85d 7b04 	ldr.w	r7, [sp], #4
 801236a:	4770      	bx	lr

0801236c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 801236c:	b480      	push	{r7}
 801236e:	b083      	sub	sp, #12
 8012370:	af00      	add	r7, sp, #0
 8012372:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8012374:	bf00      	nop
 8012376:	370c      	adds	r7, #12
 8012378:	46bd      	mov	sp, r7
 801237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801237e:	4770      	bx	lr

08012380 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8012380:	b480      	push	{r7}
 8012382:	b083      	sub	sp, #12
 8012384:	af00      	add	r7, sp, #0
 8012386:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8012388:	bf00      	nop
 801238a:	370c      	adds	r7, #12
 801238c:	46bd      	mov	sp, r7
 801238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012392:	4770      	bx	lr

08012394 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8012394:	b580      	push	{r7, lr}
 8012396:	b082      	sub	sp, #8
 8012398:	af00      	add	r7, sp, #0
 801239a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 801239c:	687b      	ldr	r3, [r7, #4]
 801239e:	2b00      	cmp	r3, #0
 80123a0:	d101      	bne.n	80123a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80123a2:	2301      	movs	r3, #1
 80123a4:	e03f      	b.n	8012426 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80123a6:	687b      	ldr	r3, [r7, #4]
 80123a8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80123ac:	b2db      	uxtb	r3, r3
 80123ae:	2b00      	cmp	r3, #0
 80123b0:	d106      	bne.n	80123c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80123b2:	687b      	ldr	r3, [r7, #4]
 80123b4:	2200      	movs	r2, #0
 80123b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80123ba:	6878      	ldr	r0, [r7, #4]
 80123bc:	f7fb fbe0 	bl	800db80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80123c0:	687b      	ldr	r3, [r7, #4]
 80123c2:	2224      	movs	r2, #36	; 0x24
 80123c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80123c8:	687b      	ldr	r3, [r7, #4]
 80123ca:	681b      	ldr	r3, [r3, #0]
 80123cc:	68da      	ldr	r2, [r3, #12]
 80123ce:	687b      	ldr	r3, [r7, #4]
 80123d0:	681b      	ldr	r3, [r3, #0]
 80123d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80123d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80123d8:	6878      	ldr	r0, [r7, #4]
 80123da:	f000 fb4b 	bl	8012a74 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80123de:	687b      	ldr	r3, [r7, #4]
 80123e0:	681b      	ldr	r3, [r3, #0]
 80123e2:	691a      	ldr	r2, [r3, #16]
 80123e4:	687b      	ldr	r3, [r7, #4]
 80123e6:	681b      	ldr	r3, [r3, #0]
 80123e8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80123ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80123ee:	687b      	ldr	r3, [r7, #4]
 80123f0:	681b      	ldr	r3, [r3, #0]
 80123f2:	695a      	ldr	r2, [r3, #20]
 80123f4:	687b      	ldr	r3, [r7, #4]
 80123f6:	681b      	ldr	r3, [r3, #0]
 80123f8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80123fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80123fe:	687b      	ldr	r3, [r7, #4]
 8012400:	681b      	ldr	r3, [r3, #0]
 8012402:	68da      	ldr	r2, [r3, #12]
 8012404:	687b      	ldr	r3, [r7, #4]
 8012406:	681b      	ldr	r3, [r3, #0]
 8012408:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 801240c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801240e:	687b      	ldr	r3, [r7, #4]
 8012410:	2200      	movs	r2, #0
 8012412:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8012414:	687b      	ldr	r3, [r7, #4]
 8012416:	2220      	movs	r2, #32
 8012418:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 801241c:	687b      	ldr	r3, [r7, #4]
 801241e:	2220      	movs	r2, #32
 8012420:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8012424:	2300      	movs	r3, #0
}
 8012426:	4618      	mov	r0, r3
 8012428:	3708      	adds	r7, #8
 801242a:	46bd      	mov	sp, r7
 801242c:	bd80      	pop	{r7, pc}

0801242e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801242e:	b580      	push	{r7, lr}
 8012430:	b088      	sub	sp, #32
 8012432:	af02      	add	r7, sp, #8
 8012434:	60f8      	str	r0, [r7, #12]
 8012436:	60b9      	str	r1, [r7, #8]
 8012438:	603b      	str	r3, [r7, #0]
 801243a:	4613      	mov	r3, r2
 801243c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 801243e:	2300      	movs	r3, #0
 8012440:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8012442:	68fb      	ldr	r3, [r7, #12]
 8012444:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8012448:	b2db      	uxtb	r3, r3
 801244a:	2b20      	cmp	r3, #32
 801244c:	f040 8083 	bne.w	8012556 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8012450:	68bb      	ldr	r3, [r7, #8]
 8012452:	2b00      	cmp	r3, #0
 8012454:	d002      	beq.n	801245c <HAL_UART_Transmit+0x2e>
 8012456:	88fb      	ldrh	r3, [r7, #6]
 8012458:	2b00      	cmp	r3, #0
 801245a:	d101      	bne.n	8012460 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 801245c:	2301      	movs	r3, #1
 801245e:	e07b      	b.n	8012558 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8012460:	68fb      	ldr	r3, [r7, #12]
 8012462:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8012466:	2b01      	cmp	r3, #1
 8012468:	d101      	bne.n	801246e <HAL_UART_Transmit+0x40>
 801246a:	2302      	movs	r3, #2
 801246c:	e074      	b.n	8012558 <HAL_UART_Transmit+0x12a>
 801246e:	68fb      	ldr	r3, [r7, #12]
 8012470:	2201      	movs	r2, #1
 8012472:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012476:	68fb      	ldr	r3, [r7, #12]
 8012478:	2200      	movs	r2, #0
 801247a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801247c:	68fb      	ldr	r3, [r7, #12]
 801247e:	2221      	movs	r2, #33	; 0x21
 8012480:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8012484:	f7fb fd5e 	bl	800df44 <HAL_GetTick>
 8012488:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 801248a:	68fb      	ldr	r3, [r7, #12]
 801248c:	88fa      	ldrh	r2, [r7, #6]
 801248e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8012490:	68fb      	ldr	r3, [r7, #12]
 8012492:	88fa      	ldrh	r2, [r7, #6]
 8012494:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8012496:	68fb      	ldr	r3, [r7, #12]
 8012498:	2200      	movs	r2, #0
 801249a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 801249e:	e042      	b.n	8012526 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80124a0:	68fb      	ldr	r3, [r7, #12]
 80124a2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80124a4:	b29b      	uxth	r3, r3
 80124a6:	3b01      	subs	r3, #1
 80124a8:	b29a      	uxth	r2, r3
 80124aa:	68fb      	ldr	r3, [r7, #12]
 80124ac:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80124ae:	68fb      	ldr	r3, [r7, #12]
 80124b0:	689b      	ldr	r3, [r3, #8]
 80124b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80124b6:	d122      	bne.n	80124fe <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80124b8:	683b      	ldr	r3, [r7, #0]
 80124ba:	9300      	str	r3, [sp, #0]
 80124bc:	697b      	ldr	r3, [r7, #20]
 80124be:	2200      	movs	r2, #0
 80124c0:	2180      	movs	r1, #128	; 0x80
 80124c2:	68f8      	ldr	r0, [r7, #12]
 80124c4:	f000 f96a 	bl	801279c <UART_WaitOnFlagUntilTimeout>
 80124c8:	4603      	mov	r3, r0
 80124ca:	2b00      	cmp	r3, #0
 80124cc:	d001      	beq.n	80124d2 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80124ce:	2303      	movs	r3, #3
 80124d0:	e042      	b.n	8012558 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80124d2:	68bb      	ldr	r3, [r7, #8]
 80124d4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80124d6:	693b      	ldr	r3, [r7, #16]
 80124d8:	881b      	ldrh	r3, [r3, #0]
 80124da:	461a      	mov	r2, r3
 80124dc:	68fb      	ldr	r3, [r7, #12]
 80124de:	681b      	ldr	r3, [r3, #0]
 80124e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80124e4:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80124e6:	68fb      	ldr	r3, [r7, #12]
 80124e8:	691b      	ldr	r3, [r3, #16]
 80124ea:	2b00      	cmp	r3, #0
 80124ec:	d103      	bne.n	80124f6 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80124ee:	68bb      	ldr	r3, [r7, #8]
 80124f0:	3302      	adds	r3, #2
 80124f2:	60bb      	str	r3, [r7, #8]
 80124f4:	e017      	b.n	8012526 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80124f6:	68bb      	ldr	r3, [r7, #8]
 80124f8:	3301      	adds	r3, #1
 80124fa:	60bb      	str	r3, [r7, #8]
 80124fc:	e013      	b.n	8012526 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80124fe:	683b      	ldr	r3, [r7, #0]
 8012500:	9300      	str	r3, [sp, #0]
 8012502:	697b      	ldr	r3, [r7, #20]
 8012504:	2200      	movs	r2, #0
 8012506:	2180      	movs	r1, #128	; 0x80
 8012508:	68f8      	ldr	r0, [r7, #12]
 801250a:	f000 f947 	bl	801279c <UART_WaitOnFlagUntilTimeout>
 801250e:	4603      	mov	r3, r0
 8012510:	2b00      	cmp	r3, #0
 8012512:	d001      	beq.n	8012518 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8012514:	2303      	movs	r3, #3
 8012516:	e01f      	b.n	8012558 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8012518:	68bb      	ldr	r3, [r7, #8]
 801251a:	1c5a      	adds	r2, r3, #1
 801251c:	60ba      	str	r2, [r7, #8]
 801251e:	781a      	ldrb	r2, [r3, #0]
 8012520:	68fb      	ldr	r3, [r7, #12]
 8012522:	681b      	ldr	r3, [r3, #0]
 8012524:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8012526:	68fb      	ldr	r3, [r7, #12]
 8012528:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 801252a:	b29b      	uxth	r3, r3
 801252c:	2b00      	cmp	r3, #0
 801252e:	d1b7      	bne.n	80124a0 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8012530:	683b      	ldr	r3, [r7, #0]
 8012532:	9300      	str	r3, [sp, #0]
 8012534:	697b      	ldr	r3, [r7, #20]
 8012536:	2200      	movs	r2, #0
 8012538:	2140      	movs	r1, #64	; 0x40
 801253a:	68f8      	ldr	r0, [r7, #12]
 801253c:	f000 f92e 	bl	801279c <UART_WaitOnFlagUntilTimeout>
 8012540:	4603      	mov	r3, r0
 8012542:	2b00      	cmp	r3, #0
 8012544:	d001      	beq.n	801254a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8012546:	2303      	movs	r3, #3
 8012548:	e006      	b.n	8012558 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 801254a:	68fb      	ldr	r3, [r7, #12]
 801254c:	2220      	movs	r2, #32
 801254e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8012552:	2300      	movs	r3, #0
 8012554:	e000      	b.n	8012558 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8012556:	2302      	movs	r3, #2
  }
}
 8012558:	4618      	mov	r0, r3
 801255a:	3718      	adds	r7, #24
 801255c:	46bd      	mov	sp, r7
 801255e:	bd80      	pop	{r7, pc}

08012560 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8012560:	b580      	push	{r7, lr}
 8012562:	b088      	sub	sp, #32
 8012564:	af00      	add	r7, sp, #0
 8012566:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8012568:	687b      	ldr	r3, [r7, #4]
 801256a:	681b      	ldr	r3, [r3, #0]
 801256c:	681b      	ldr	r3, [r3, #0]
 801256e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8012570:	687b      	ldr	r3, [r7, #4]
 8012572:	681b      	ldr	r3, [r3, #0]
 8012574:	68db      	ldr	r3, [r3, #12]
 8012576:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8012578:	687b      	ldr	r3, [r7, #4]
 801257a:	681b      	ldr	r3, [r3, #0]
 801257c:	695b      	ldr	r3, [r3, #20]
 801257e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8012580:	2300      	movs	r3, #0
 8012582:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8012584:	2300      	movs	r3, #0
 8012586:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8012588:	69fb      	ldr	r3, [r7, #28]
 801258a:	f003 030f 	and.w	r3, r3, #15
 801258e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8012590:	693b      	ldr	r3, [r7, #16]
 8012592:	2b00      	cmp	r3, #0
 8012594:	d10d      	bne.n	80125b2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8012596:	69fb      	ldr	r3, [r7, #28]
 8012598:	f003 0320 	and.w	r3, r3, #32
 801259c:	2b00      	cmp	r3, #0
 801259e:	d008      	beq.n	80125b2 <HAL_UART_IRQHandler+0x52>
 80125a0:	69bb      	ldr	r3, [r7, #24]
 80125a2:	f003 0320 	and.w	r3, r3, #32
 80125a6:	2b00      	cmp	r3, #0
 80125a8:	d003      	beq.n	80125b2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80125aa:	6878      	ldr	r0, [r7, #4]
 80125ac:	f000 f9e0 	bl	8012970 <UART_Receive_IT>
      return;
 80125b0:	e0d1      	b.n	8012756 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80125b2:	693b      	ldr	r3, [r7, #16]
 80125b4:	2b00      	cmp	r3, #0
 80125b6:	f000 80b0 	beq.w	801271a <HAL_UART_IRQHandler+0x1ba>
 80125ba:	697b      	ldr	r3, [r7, #20]
 80125bc:	f003 0301 	and.w	r3, r3, #1
 80125c0:	2b00      	cmp	r3, #0
 80125c2:	d105      	bne.n	80125d0 <HAL_UART_IRQHandler+0x70>
 80125c4:	69bb      	ldr	r3, [r7, #24]
 80125c6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80125ca:	2b00      	cmp	r3, #0
 80125cc:	f000 80a5 	beq.w	801271a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80125d0:	69fb      	ldr	r3, [r7, #28]
 80125d2:	f003 0301 	and.w	r3, r3, #1
 80125d6:	2b00      	cmp	r3, #0
 80125d8:	d00a      	beq.n	80125f0 <HAL_UART_IRQHandler+0x90>
 80125da:	69bb      	ldr	r3, [r7, #24]
 80125dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80125e0:	2b00      	cmp	r3, #0
 80125e2:	d005      	beq.n	80125f0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80125e4:	687b      	ldr	r3, [r7, #4]
 80125e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80125e8:	f043 0201 	orr.w	r2, r3, #1
 80125ec:	687b      	ldr	r3, [r7, #4]
 80125ee:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80125f0:	69fb      	ldr	r3, [r7, #28]
 80125f2:	f003 0304 	and.w	r3, r3, #4
 80125f6:	2b00      	cmp	r3, #0
 80125f8:	d00a      	beq.n	8012610 <HAL_UART_IRQHandler+0xb0>
 80125fa:	697b      	ldr	r3, [r7, #20]
 80125fc:	f003 0301 	and.w	r3, r3, #1
 8012600:	2b00      	cmp	r3, #0
 8012602:	d005      	beq.n	8012610 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8012604:	687b      	ldr	r3, [r7, #4]
 8012606:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012608:	f043 0202 	orr.w	r2, r3, #2
 801260c:	687b      	ldr	r3, [r7, #4]
 801260e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8012610:	69fb      	ldr	r3, [r7, #28]
 8012612:	f003 0302 	and.w	r3, r3, #2
 8012616:	2b00      	cmp	r3, #0
 8012618:	d00a      	beq.n	8012630 <HAL_UART_IRQHandler+0xd0>
 801261a:	697b      	ldr	r3, [r7, #20]
 801261c:	f003 0301 	and.w	r3, r3, #1
 8012620:	2b00      	cmp	r3, #0
 8012622:	d005      	beq.n	8012630 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8012624:	687b      	ldr	r3, [r7, #4]
 8012626:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012628:	f043 0204 	orr.w	r2, r3, #4
 801262c:	687b      	ldr	r3, [r7, #4]
 801262e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8012630:	69fb      	ldr	r3, [r7, #28]
 8012632:	f003 0308 	and.w	r3, r3, #8
 8012636:	2b00      	cmp	r3, #0
 8012638:	d00f      	beq.n	801265a <HAL_UART_IRQHandler+0xfa>
 801263a:	69bb      	ldr	r3, [r7, #24]
 801263c:	f003 0320 	and.w	r3, r3, #32
 8012640:	2b00      	cmp	r3, #0
 8012642:	d104      	bne.n	801264e <HAL_UART_IRQHandler+0xee>
 8012644:	697b      	ldr	r3, [r7, #20]
 8012646:	f003 0301 	and.w	r3, r3, #1
 801264a:	2b00      	cmp	r3, #0
 801264c:	d005      	beq.n	801265a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 801264e:	687b      	ldr	r3, [r7, #4]
 8012650:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012652:	f043 0208 	orr.w	r2, r3, #8
 8012656:	687b      	ldr	r3, [r7, #4]
 8012658:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801265a:	687b      	ldr	r3, [r7, #4]
 801265c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801265e:	2b00      	cmp	r3, #0
 8012660:	d078      	beq.n	8012754 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8012662:	69fb      	ldr	r3, [r7, #28]
 8012664:	f003 0320 	and.w	r3, r3, #32
 8012668:	2b00      	cmp	r3, #0
 801266a:	d007      	beq.n	801267c <HAL_UART_IRQHandler+0x11c>
 801266c:	69bb      	ldr	r3, [r7, #24]
 801266e:	f003 0320 	and.w	r3, r3, #32
 8012672:	2b00      	cmp	r3, #0
 8012674:	d002      	beq.n	801267c <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8012676:	6878      	ldr	r0, [r7, #4]
 8012678:	f000 f97a 	bl	8012970 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 801267c:	687b      	ldr	r3, [r7, #4]
 801267e:	681b      	ldr	r3, [r3, #0]
 8012680:	695b      	ldr	r3, [r3, #20]
 8012682:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012686:	2b40      	cmp	r3, #64	; 0x40
 8012688:	bf0c      	ite	eq
 801268a:	2301      	moveq	r3, #1
 801268c:	2300      	movne	r3, #0
 801268e:	b2db      	uxtb	r3, r3
 8012690:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8012692:	687b      	ldr	r3, [r7, #4]
 8012694:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012696:	f003 0308 	and.w	r3, r3, #8
 801269a:	2b00      	cmp	r3, #0
 801269c:	d102      	bne.n	80126a4 <HAL_UART_IRQHandler+0x144>
 801269e:	68fb      	ldr	r3, [r7, #12]
 80126a0:	2b00      	cmp	r3, #0
 80126a2:	d031      	beq.n	8012708 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80126a4:	6878      	ldr	r0, [r7, #4]
 80126a6:	f000 f8c3 	bl	8012830 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80126aa:	687b      	ldr	r3, [r7, #4]
 80126ac:	681b      	ldr	r3, [r3, #0]
 80126ae:	695b      	ldr	r3, [r3, #20]
 80126b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80126b4:	2b40      	cmp	r3, #64	; 0x40
 80126b6:	d123      	bne.n	8012700 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80126b8:	687b      	ldr	r3, [r7, #4]
 80126ba:	681b      	ldr	r3, [r3, #0]
 80126bc:	695a      	ldr	r2, [r3, #20]
 80126be:	687b      	ldr	r3, [r7, #4]
 80126c0:	681b      	ldr	r3, [r3, #0]
 80126c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80126c6:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80126c8:	687b      	ldr	r3, [r7, #4]
 80126ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80126cc:	2b00      	cmp	r3, #0
 80126ce:	d013      	beq.n	80126f8 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80126d0:	687b      	ldr	r3, [r7, #4]
 80126d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80126d4:	4a21      	ldr	r2, [pc, #132]	; (801275c <HAL_UART_IRQHandler+0x1fc>)
 80126d6:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80126d8:	687b      	ldr	r3, [r7, #4]
 80126da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80126dc:	4618      	mov	r0, r3
 80126de:	f7fc fa61 	bl	800eba4 <HAL_DMA_Abort_IT>
 80126e2:	4603      	mov	r3, r0
 80126e4:	2b00      	cmp	r3, #0
 80126e6:	d016      	beq.n	8012716 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80126e8:	687b      	ldr	r3, [r7, #4]
 80126ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80126ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80126ee:	687a      	ldr	r2, [r7, #4]
 80126f0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80126f2:	4610      	mov	r0, r2
 80126f4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80126f6:	e00e      	b.n	8012716 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80126f8:	6878      	ldr	r0, [r7, #4]
 80126fa:	f000 f845 	bl	8012788 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80126fe:	e00a      	b.n	8012716 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8012700:	6878      	ldr	r0, [r7, #4]
 8012702:	f000 f841 	bl	8012788 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012706:	e006      	b.n	8012716 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8012708:	6878      	ldr	r0, [r7, #4]
 801270a:	f000 f83d 	bl	8012788 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 801270e:	687b      	ldr	r3, [r7, #4]
 8012710:	2200      	movs	r2, #0
 8012712:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8012714:	e01e      	b.n	8012754 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012716:	bf00      	nop
    return;
 8012718:	e01c      	b.n	8012754 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 801271a:	69fb      	ldr	r3, [r7, #28]
 801271c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012720:	2b00      	cmp	r3, #0
 8012722:	d008      	beq.n	8012736 <HAL_UART_IRQHandler+0x1d6>
 8012724:	69bb      	ldr	r3, [r7, #24]
 8012726:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801272a:	2b00      	cmp	r3, #0
 801272c:	d003      	beq.n	8012736 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 801272e:	6878      	ldr	r0, [r7, #4]
 8012730:	f000 f8b0 	bl	8012894 <UART_Transmit_IT>
    return;
 8012734:	e00f      	b.n	8012756 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8012736:	69fb      	ldr	r3, [r7, #28]
 8012738:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801273c:	2b00      	cmp	r3, #0
 801273e:	d00a      	beq.n	8012756 <HAL_UART_IRQHandler+0x1f6>
 8012740:	69bb      	ldr	r3, [r7, #24]
 8012742:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012746:	2b00      	cmp	r3, #0
 8012748:	d005      	beq.n	8012756 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 801274a:	6878      	ldr	r0, [r7, #4]
 801274c:	f000 f8f8 	bl	8012940 <UART_EndTransmit_IT>
    return;
 8012750:	bf00      	nop
 8012752:	e000      	b.n	8012756 <HAL_UART_IRQHandler+0x1f6>
    return;
 8012754:	bf00      	nop
  }
}
 8012756:	3720      	adds	r7, #32
 8012758:	46bd      	mov	sp, r7
 801275a:	bd80      	pop	{r7, pc}
 801275c:	0801286d 	.word	0x0801286d

08012760 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8012760:	b480      	push	{r7}
 8012762:	b083      	sub	sp, #12
 8012764:	af00      	add	r7, sp, #0
 8012766:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8012768:	bf00      	nop
 801276a:	370c      	adds	r7, #12
 801276c:	46bd      	mov	sp, r7
 801276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012772:	4770      	bx	lr

08012774 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8012774:	b480      	push	{r7}
 8012776:	b083      	sub	sp, #12
 8012778:	af00      	add	r7, sp, #0
 801277a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 801277c:	bf00      	nop
 801277e:	370c      	adds	r7, #12
 8012780:	46bd      	mov	sp, r7
 8012782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012786:	4770      	bx	lr

08012788 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8012788:	b480      	push	{r7}
 801278a:	b083      	sub	sp, #12
 801278c:	af00      	add	r7, sp, #0
 801278e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8012790:	bf00      	nop
 8012792:	370c      	adds	r7, #12
 8012794:	46bd      	mov	sp, r7
 8012796:	f85d 7b04 	ldr.w	r7, [sp], #4
 801279a:	4770      	bx	lr

0801279c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 801279c:	b580      	push	{r7, lr}
 801279e:	b084      	sub	sp, #16
 80127a0:	af00      	add	r7, sp, #0
 80127a2:	60f8      	str	r0, [r7, #12]
 80127a4:	60b9      	str	r1, [r7, #8]
 80127a6:	603b      	str	r3, [r7, #0]
 80127a8:	4613      	mov	r3, r2
 80127aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80127ac:	e02c      	b.n	8012808 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80127ae:	69bb      	ldr	r3, [r7, #24]
 80127b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80127b4:	d028      	beq.n	8012808 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80127b6:	69bb      	ldr	r3, [r7, #24]
 80127b8:	2b00      	cmp	r3, #0
 80127ba:	d007      	beq.n	80127cc <UART_WaitOnFlagUntilTimeout+0x30>
 80127bc:	f7fb fbc2 	bl	800df44 <HAL_GetTick>
 80127c0:	4602      	mov	r2, r0
 80127c2:	683b      	ldr	r3, [r7, #0]
 80127c4:	1ad3      	subs	r3, r2, r3
 80127c6:	69ba      	ldr	r2, [r7, #24]
 80127c8:	429a      	cmp	r2, r3
 80127ca:	d21d      	bcs.n	8012808 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80127cc:	68fb      	ldr	r3, [r7, #12]
 80127ce:	681b      	ldr	r3, [r3, #0]
 80127d0:	68da      	ldr	r2, [r3, #12]
 80127d2:	68fb      	ldr	r3, [r7, #12]
 80127d4:	681b      	ldr	r3, [r3, #0]
 80127d6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80127da:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80127dc:	68fb      	ldr	r3, [r7, #12]
 80127de:	681b      	ldr	r3, [r3, #0]
 80127e0:	695a      	ldr	r2, [r3, #20]
 80127e2:	68fb      	ldr	r3, [r7, #12]
 80127e4:	681b      	ldr	r3, [r3, #0]
 80127e6:	f022 0201 	bic.w	r2, r2, #1
 80127ea:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80127ec:	68fb      	ldr	r3, [r7, #12]
 80127ee:	2220      	movs	r2, #32
 80127f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80127f4:	68fb      	ldr	r3, [r7, #12]
 80127f6:	2220      	movs	r2, #32
 80127f8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80127fc:	68fb      	ldr	r3, [r7, #12]
 80127fe:	2200      	movs	r2, #0
 8012800:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8012804:	2303      	movs	r3, #3
 8012806:	e00f      	b.n	8012828 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012808:	68fb      	ldr	r3, [r7, #12]
 801280a:	681b      	ldr	r3, [r3, #0]
 801280c:	681a      	ldr	r2, [r3, #0]
 801280e:	68bb      	ldr	r3, [r7, #8]
 8012810:	4013      	ands	r3, r2
 8012812:	68ba      	ldr	r2, [r7, #8]
 8012814:	429a      	cmp	r2, r3
 8012816:	bf0c      	ite	eq
 8012818:	2301      	moveq	r3, #1
 801281a:	2300      	movne	r3, #0
 801281c:	b2db      	uxtb	r3, r3
 801281e:	461a      	mov	r2, r3
 8012820:	79fb      	ldrb	r3, [r7, #7]
 8012822:	429a      	cmp	r2, r3
 8012824:	d0c3      	beq.n	80127ae <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8012826:	2300      	movs	r3, #0
}
 8012828:	4618      	mov	r0, r3
 801282a:	3710      	adds	r7, #16
 801282c:	46bd      	mov	sp, r7
 801282e:	bd80      	pop	{r7, pc}

08012830 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8012830:	b480      	push	{r7}
 8012832:	b083      	sub	sp, #12
 8012834:	af00      	add	r7, sp, #0
 8012836:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8012838:	687b      	ldr	r3, [r7, #4]
 801283a:	681b      	ldr	r3, [r3, #0]
 801283c:	68da      	ldr	r2, [r3, #12]
 801283e:	687b      	ldr	r3, [r7, #4]
 8012840:	681b      	ldr	r3, [r3, #0]
 8012842:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8012846:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012848:	687b      	ldr	r3, [r7, #4]
 801284a:	681b      	ldr	r3, [r3, #0]
 801284c:	695a      	ldr	r2, [r3, #20]
 801284e:	687b      	ldr	r3, [r7, #4]
 8012850:	681b      	ldr	r3, [r3, #0]
 8012852:	f022 0201 	bic.w	r2, r2, #1
 8012856:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8012858:	687b      	ldr	r3, [r7, #4]
 801285a:	2220      	movs	r2, #32
 801285c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8012860:	bf00      	nop
 8012862:	370c      	adds	r7, #12
 8012864:	46bd      	mov	sp, r7
 8012866:	f85d 7b04 	ldr.w	r7, [sp], #4
 801286a:	4770      	bx	lr

0801286c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801286c:	b580      	push	{r7, lr}
 801286e:	b084      	sub	sp, #16
 8012870:	af00      	add	r7, sp, #0
 8012872:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8012874:	687b      	ldr	r3, [r7, #4]
 8012876:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012878:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 801287a:	68fb      	ldr	r3, [r7, #12]
 801287c:	2200      	movs	r2, #0
 801287e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8012880:	68fb      	ldr	r3, [r7, #12]
 8012882:	2200      	movs	r2, #0
 8012884:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8012886:	68f8      	ldr	r0, [r7, #12]
 8012888:	f7ff ff7e 	bl	8012788 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801288c:	bf00      	nop
 801288e:	3710      	adds	r7, #16
 8012890:	46bd      	mov	sp, r7
 8012892:	bd80      	pop	{r7, pc}

08012894 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8012894:	b480      	push	{r7}
 8012896:	b085      	sub	sp, #20
 8012898:	af00      	add	r7, sp, #0
 801289a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 801289c:	687b      	ldr	r3, [r7, #4]
 801289e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80128a2:	b2db      	uxtb	r3, r3
 80128a4:	2b21      	cmp	r3, #33	; 0x21
 80128a6:	d144      	bne.n	8012932 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80128a8:	687b      	ldr	r3, [r7, #4]
 80128aa:	689b      	ldr	r3, [r3, #8]
 80128ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80128b0:	d11a      	bne.n	80128e8 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80128b2:	687b      	ldr	r3, [r7, #4]
 80128b4:	6a1b      	ldr	r3, [r3, #32]
 80128b6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80128b8:	68fb      	ldr	r3, [r7, #12]
 80128ba:	881b      	ldrh	r3, [r3, #0]
 80128bc:	461a      	mov	r2, r3
 80128be:	687b      	ldr	r3, [r7, #4]
 80128c0:	681b      	ldr	r3, [r3, #0]
 80128c2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80128c6:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80128c8:	687b      	ldr	r3, [r7, #4]
 80128ca:	691b      	ldr	r3, [r3, #16]
 80128cc:	2b00      	cmp	r3, #0
 80128ce:	d105      	bne.n	80128dc <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80128d0:	687b      	ldr	r3, [r7, #4]
 80128d2:	6a1b      	ldr	r3, [r3, #32]
 80128d4:	1c9a      	adds	r2, r3, #2
 80128d6:	687b      	ldr	r3, [r7, #4]
 80128d8:	621a      	str	r2, [r3, #32]
 80128da:	e00e      	b.n	80128fa <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80128dc:	687b      	ldr	r3, [r7, #4]
 80128de:	6a1b      	ldr	r3, [r3, #32]
 80128e0:	1c5a      	adds	r2, r3, #1
 80128e2:	687b      	ldr	r3, [r7, #4]
 80128e4:	621a      	str	r2, [r3, #32]
 80128e6:	e008      	b.n	80128fa <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80128e8:	687b      	ldr	r3, [r7, #4]
 80128ea:	6a1b      	ldr	r3, [r3, #32]
 80128ec:	1c59      	adds	r1, r3, #1
 80128ee:	687a      	ldr	r2, [r7, #4]
 80128f0:	6211      	str	r1, [r2, #32]
 80128f2:	781a      	ldrb	r2, [r3, #0]
 80128f4:	687b      	ldr	r3, [r7, #4]
 80128f6:	681b      	ldr	r3, [r3, #0]
 80128f8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80128fa:	687b      	ldr	r3, [r7, #4]
 80128fc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80128fe:	b29b      	uxth	r3, r3
 8012900:	3b01      	subs	r3, #1
 8012902:	b29b      	uxth	r3, r3
 8012904:	687a      	ldr	r2, [r7, #4]
 8012906:	4619      	mov	r1, r3
 8012908:	84d1      	strh	r1, [r2, #38]	; 0x26
 801290a:	2b00      	cmp	r3, #0
 801290c:	d10f      	bne.n	801292e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 801290e:	687b      	ldr	r3, [r7, #4]
 8012910:	681b      	ldr	r3, [r3, #0]
 8012912:	68da      	ldr	r2, [r3, #12]
 8012914:	687b      	ldr	r3, [r7, #4]
 8012916:	681b      	ldr	r3, [r3, #0]
 8012918:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801291c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 801291e:	687b      	ldr	r3, [r7, #4]
 8012920:	681b      	ldr	r3, [r3, #0]
 8012922:	68da      	ldr	r2, [r3, #12]
 8012924:	687b      	ldr	r3, [r7, #4]
 8012926:	681b      	ldr	r3, [r3, #0]
 8012928:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801292c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 801292e:	2300      	movs	r3, #0
 8012930:	e000      	b.n	8012934 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8012932:	2302      	movs	r3, #2
  }
}
 8012934:	4618      	mov	r0, r3
 8012936:	3714      	adds	r7, #20
 8012938:	46bd      	mov	sp, r7
 801293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801293e:	4770      	bx	lr

08012940 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8012940:	b580      	push	{r7, lr}
 8012942:	b082      	sub	sp, #8
 8012944:	af00      	add	r7, sp, #0
 8012946:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8012948:	687b      	ldr	r3, [r7, #4]
 801294a:	681b      	ldr	r3, [r3, #0]
 801294c:	68da      	ldr	r2, [r3, #12]
 801294e:	687b      	ldr	r3, [r7, #4]
 8012950:	681b      	ldr	r3, [r3, #0]
 8012952:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8012956:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8012958:	687b      	ldr	r3, [r7, #4]
 801295a:	2220      	movs	r2, #32
 801295c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8012960:	6878      	ldr	r0, [r7, #4]
 8012962:	f7ff fefd 	bl	8012760 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8012966:	2300      	movs	r3, #0
}
 8012968:	4618      	mov	r0, r3
 801296a:	3708      	adds	r7, #8
 801296c:	46bd      	mov	sp, r7
 801296e:	bd80      	pop	{r7, pc}

08012970 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8012970:	b580      	push	{r7, lr}
 8012972:	b084      	sub	sp, #16
 8012974:	af00      	add	r7, sp, #0
 8012976:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8012978:	687b      	ldr	r3, [r7, #4]
 801297a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 801297e:	b2db      	uxtb	r3, r3
 8012980:	2b22      	cmp	r3, #34	; 0x22
 8012982:	d171      	bne.n	8012a68 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	689b      	ldr	r3, [r3, #8]
 8012988:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801298c:	d123      	bne.n	80129d6 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 801298e:	687b      	ldr	r3, [r7, #4]
 8012990:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012992:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8012994:	687b      	ldr	r3, [r7, #4]
 8012996:	691b      	ldr	r3, [r3, #16]
 8012998:	2b00      	cmp	r3, #0
 801299a:	d10e      	bne.n	80129ba <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 801299c:	687b      	ldr	r3, [r7, #4]
 801299e:	681b      	ldr	r3, [r3, #0]
 80129a0:	685b      	ldr	r3, [r3, #4]
 80129a2:	b29b      	uxth	r3, r3
 80129a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80129a8:	b29a      	uxth	r2, r3
 80129aa:	68fb      	ldr	r3, [r7, #12]
 80129ac:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80129ae:	687b      	ldr	r3, [r7, #4]
 80129b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80129b2:	1c9a      	adds	r2, r3, #2
 80129b4:	687b      	ldr	r3, [r7, #4]
 80129b6:	629a      	str	r2, [r3, #40]	; 0x28
 80129b8:	e029      	b.n	8012a0e <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80129ba:	687b      	ldr	r3, [r7, #4]
 80129bc:	681b      	ldr	r3, [r3, #0]
 80129be:	685b      	ldr	r3, [r3, #4]
 80129c0:	b29b      	uxth	r3, r3
 80129c2:	b2db      	uxtb	r3, r3
 80129c4:	b29a      	uxth	r2, r3
 80129c6:	68fb      	ldr	r3, [r7, #12]
 80129c8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80129ca:	687b      	ldr	r3, [r7, #4]
 80129cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80129ce:	1c5a      	adds	r2, r3, #1
 80129d0:	687b      	ldr	r3, [r7, #4]
 80129d2:	629a      	str	r2, [r3, #40]	; 0x28
 80129d4:	e01b      	b.n	8012a0e <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80129d6:	687b      	ldr	r3, [r7, #4]
 80129d8:	691b      	ldr	r3, [r3, #16]
 80129da:	2b00      	cmp	r3, #0
 80129dc:	d10a      	bne.n	80129f4 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80129de:	687b      	ldr	r3, [r7, #4]
 80129e0:	681b      	ldr	r3, [r3, #0]
 80129e2:	6858      	ldr	r0, [r3, #4]
 80129e4:	687b      	ldr	r3, [r7, #4]
 80129e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80129e8:	1c59      	adds	r1, r3, #1
 80129ea:	687a      	ldr	r2, [r7, #4]
 80129ec:	6291      	str	r1, [r2, #40]	; 0x28
 80129ee:	b2c2      	uxtb	r2, r0
 80129f0:	701a      	strb	r2, [r3, #0]
 80129f2:	e00c      	b.n	8012a0e <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80129f4:	687b      	ldr	r3, [r7, #4]
 80129f6:	681b      	ldr	r3, [r3, #0]
 80129f8:	685b      	ldr	r3, [r3, #4]
 80129fa:	b2da      	uxtb	r2, r3
 80129fc:	687b      	ldr	r3, [r7, #4]
 80129fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012a00:	1c58      	adds	r0, r3, #1
 8012a02:	6879      	ldr	r1, [r7, #4]
 8012a04:	6288      	str	r0, [r1, #40]	; 0x28
 8012a06:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8012a0a:	b2d2      	uxtb	r2, r2
 8012a0c:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8012a0e:	687b      	ldr	r3, [r7, #4]
 8012a10:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8012a12:	b29b      	uxth	r3, r3
 8012a14:	3b01      	subs	r3, #1
 8012a16:	b29b      	uxth	r3, r3
 8012a18:	687a      	ldr	r2, [r7, #4]
 8012a1a:	4619      	mov	r1, r3
 8012a1c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8012a1e:	2b00      	cmp	r3, #0
 8012a20:	d120      	bne.n	8012a64 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8012a22:	687b      	ldr	r3, [r7, #4]
 8012a24:	681b      	ldr	r3, [r3, #0]
 8012a26:	68da      	ldr	r2, [r3, #12]
 8012a28:	687b      	ldr	r3, [r7, #4]
 8012a2a:	681b      	ldr	r3, [r3, #0]
 8012a2c:	f022 0220 	bic.w	r2, r2, #32
 8012a30:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8012a32:	687b      	ldr	r3, [r7, #4]
 8012a34:	681b      	ldr	r3, [r3, #0]
 8012a36:	68da      	ldr	r2, [r3, #12]
 8012a38:	687b      	ldr	r3, [r7, #4]
 8012a3a:	681b      	ldr	r3, [r3, #0]
 8012a3c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8012a40:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8012a42:	687b      	ldr	r3, [r7, #4]
 8012a44:	681b      	ldr	r3, [r3, #0]
 8012a46:	695a      	ldr	r2, [r3, #20]
 8012a48:	687b      	ldr	r3, [r7, #4]
 8012a4a:	681b      	ldr	r3, [r3, #0]
 8012a4c:	f022 0201 	bic.w	r2, r2, #1
 8012a50:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8012a52:	687b      	ldr	r3, [r7, #4]
 8012a54:	2220      	movs	r2, #32
 8012a56:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8012a5a:	6878      	ldr	r0, [r7, #4]
 8012a5c:	f7ff fe8a 	bl	8012774 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8012a60:	2300      	movs	r3, #0
 8012a62:	e002      	b.n	8012a6a <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8012a64:	2300      	movs	r3, #0
 8012a66:	e000      	b.n	8012a6a <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8012a68:	2302      	movs	r3, #2
  }
}
 8012a6a:	4618      	mov	r0, r3
 8012a6c:	3710      	adds	r7, #16
 8012a6e:	46bd      	mov	sp, r7
 8012a70:	bd80      	pop	{r7, pc}
	...

08012a74 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8012a74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a78:	b085      	sub	sp, #20
 8012a7a:	af00      	add	r7, sp, #0
 8012a7c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8012a7e:	687b      	ldr	r3, [r7, #4]
 8012a80:	681b      	ldr	r3, [r3, #0]
 8012a82:	691b      	ldr	r3, [r3, #16]
 8012a84:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8012a88:	687b      	ldr	r3, [r7, #4]
 8012a8a:	68da      	ldr	r2, [r3, #12]
 8012a8c:	687b      	ldr	r3, [r7, #4]
 8012a8e:	681b      	ldr	r3, [r3, #0]
 8012a90:	430a      	orrs	r2, r1
 8012a92:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8012a94:	687b      	ldr	r3, [r7, #4]
 8012a96:	689a      	ldr	r2, [r3, #8]
 8012a98:	687b      	ldr	r3, [r7, #4]
 8012a9a:	691b      	ldr	r3, [r3, #16]
 8012a9c:	431a      	orrs	r2, r3
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	695b      	ldr	r3, [r3, #20]
 8012aa2:	431a      	orrs	r2, r3
 8012aa4:	687b      	ldr	r3, [r7, #4]
 8012aa6:	69db      	ldr	r3, [r3, #28]
 8012aa8:	4313      	orrs	r3, r2
 8012aaa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8012aac:	687b      	ldr	r3, [r7, #4]
 8012aae:	681b      	ldr	r3, [r3, #0]
 8012ab0:	68db      	ldr	r3, [r3, #12]
 8012ab2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8012ab6:	f023 030c 	bic.w	r3, r3, #12
 8012aba:	687a      	ldr	r2, [r7, #4]
 8012abc:	6812      	ldr	r2, [r2, #0]
 8012abe:	68f9      	ldr	r1, [r7, #12]
 8012ac0:	430b      	orrs	r3, r1
 8012ac2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8012ac4:	687b      	ldr	r3, [r7, #4]
 8012ac6:	681b      	ldr	r3, [r3, #0]
 8012ac8:	695b      	ldr	r3, [r3, #20]
 8012aca:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8012ace:	687b      	ldr	r3, [r7, #4]
 8012ad0:	699a      	ldr	r2, [r3, #24]
 8012ad2:	687b      	ldr	r3, [r7, #4]
 8012ad4:	681b      	ldr	r3, [r3, #0]
 8012ad6:	430a      	orrs	r2, r1
 8012ad8:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8012ada:	687b      	ldr	r3, [r7, #4]
 8012adc:	69db      	ldr	r3, [r3, #28]
 8012ade:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8012ae2:	f040 818b 	bne.w	8012dfc <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8012ae6:	687b      	ldr	r3, [r7, #4]
 8012ae8:	681b      	ldr	r3, [r3, #0]
 8012aea:	4ac1      	ldr	r2, [pc, #772]	; (8012df0 <UART_SetConfig+0x37c>)
 8012aec:	4293      	cmp	r3, r2
 8012aee:	d005      	beq.n	8012afc <UART_SetConfig+0x88>
 8012af0:	687b      	ldr	r3, [r7, #4]
 8012af2:	681b      	ldr	r3, [r3, #0]
 8012af4:	4abf      	ldr	r2, [pc, #764]	; (8012df4 <UART_SetConfig+0x380>)
 8012af6:	4293      	cmp	r3, r2
 8012af8:	f040 80bd 	bne.w	8012c76 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8012afc:	f7fd ffe6 	bl	8010acc <HAL_RCC_GetPCLK2Freq>
 8012b00:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8012b02:	68bb      	ldr	r3, [r7, #8]
 8012b04:	461d      	mov	r5, r3
 8012b06:	f04f 0600 	mov.w	r6, #0
 8012b0a:	46a8      	mov	r8, r5
 8012b0c:	46b1      	mov	r9, r6
 8012b0e:	eb18 0308 	adds.w	r3, r8, r8
 8012b12:	eb49 0409 	adc.w	r4, r9, r9
 8012b16:	4698      	mov	r8, r3
 8012b18:	46a1      	mov	r9, r4
 8012b1a:	eb18 0805 	adds.w	r8, r8, r5
 8012b1e:	eb49 0906 	adc.w	r9, r9, r6
 8012b22:	f04f 0100 	mov.w	r1, #0
 8012b26:	f04f 0200 	mov.w	r2, #0
 8012b2a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8012b2e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8012b32:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8012b36:	4688      	mov	r8, r1
 8012b38:	4691      	mov	r9, r2
 8012b3a:	eb18 0005 	adds.w	r0, r8, r5
 8012b3e:	eb49 0106 	adc.w	r1, r9, r6
 8012b42:	687b      	ldr	r3, [r7, #4]
 8012b44:	685b      	ldr	r3, [r3, #4]
 8012b46:	461d      	mov	r5, r3
 8012b48:	f04f 0600 	mov.w	r6, #0
 8012b4c:	196b      	adds	r3, r5, r5
 8012b4e:	eb46 0406 	adc.w	r4, r6, r6
 8012b52:	461a      	mov	r2, r3
 8012b54:	4623      	mov	r3, r4
 8012b56:	f7f5 ffaf 	bl	8008ab8 <__aeabi_uldivmod>
 8012b5a:	4603      	mov	r3, r0
 8012b5c:	460c      	mov	r4, r1
 8012b5e:	461a      	mov	r2, r3
 8012b60:	4ba5      	ldr	r3, [pc, #660]	; (8012df8 <UART_SetConfig+0x384>)
 8012b62:	fba3 2302 	umull	r2, r3, r3, r2
 8012b66:	095b      	lsrs	r3, r3, #5
 8012b68:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8012b6c:	68bb      	ldr	r3, [r7, #8]
 8012b6e:	461d      	mov	r5, r3
 8012b70:	f04f 0600 	mov.w	r6, #0
 8012b74:	46a9      	mov	r9, r5
 8012b76:	46b2      	mov	sl, r6
 8012b78:	eb19 0309 	adds.w	r3, r9, r9
 8012b7c:	eb4a 040a 	adc.w	r4, sl, sl
 8012b80:	4699      	mov	r9, r3
 8012b82:	46a2      	mov	sl, r4
 8012b84:	eb19 0905 	adds.w	r9, r9, r5
 8012b88:	eb4a 0a06 	adc.w	sl, sl, r6
 8012b8c:	f04f 0100 	mov.w	r1, #0
 8012b90:	f04f 0200 	mov.w	r2, #0
 8012b94:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8012b98:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8012b9c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8012ba0:	4689      	mov	r9, r1
 8012ba2:	4692      	mov	sl, r2
 8012ba4:	eb19 0005 	adds.w	r0, r9, r5
 8012ba8:	eb4a 0106 	adc.w	r1, sl, r6
 8012bac:	687b      	ldr	r3, [r7, #4]
 8012bae:	685b      	ldr	r3, [r3, #4]
 8012bb0:	461d      	mov	r5, r3
 8012bb2:	f04f 0600 	mov.w	r6, #0
 8012bb6:	196b      	adds	r3, r5, r5
 8012bb8:	eb46 0406 	adc.w	r4, r6, r6
 8012bbc:	461a      	mov	r2, r3
 8012bbe:	4623      	mov	r3, r4
 8012bc0:	f7f5 ff7a 	bl	8008ab8 <__aeabi_uldivmod>
 8012bc4:	4603      	mov	r3, r0
 8012bc6:	460c      	mov	r4, r1
 8012bc8:	461a      	mov	r2, r3
 8012bca:	4b8b      	ldr	r3, [pc, #556]	; (8012df8 <UART_SetConfig+0x384>)
 8012bcc:	fba3 1302 	umull	r1, r3, r3, r2
 8012bd0:	095b      	lsrs	r3, r3, #5
 8012bd2:	2164      	movs	r1, #100	; 0x64
 8012bd4:	fb01 f303 	mul.w	r3, r1, r3
 8012bd8:	1ad3      	subs	r3, r2, r3
 8012bda:	00db      	lsls	r3, r3, #3
 8012bdc:	3332      	adds	r3, #50	; 0x32
 8012bde:	4a86      	ldr	r2, [pc, #536]	; (8012df8 <UART_SetConfig+0x384>)
 8012be0:	fba2 2303 	umull	r2, r3, r2, r3
 8012be4:	095b      	lsrs	r3, r3, #5
 8012be6:	005b      	lsls	r3, r3, #1
 8012be8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8012bec:	4498      	add	r8, r3
 8012bee:	68bb      	ldr	r3, [r7, #8]
 8012bf0:	461d      	mov	r5, r3
 8012bf2:	f04f 0600 	mov.w	r6, #0
 8012bf6:	46a9      	mov	r9, r5
 8012bf8:	46b2      	mov	sl, r6
 8012bfa:	eb19 0309 	adds.w	r3, r9, r9
 8012bfe:	eb4a 040a 	adc.w	r4, sl, sl
 8012c02:	4699      	mov	r9, r3
 8012c04:	46a2      	mov	sl, r4
 8012c06:	eb19 0905 	adds.w	r9, r9, r5
 8012c0a:	eb4a 0a06 	adc.w	sl, sl, r6
 8012c0e:	f04f 0100 	mov.w	r1, #0
 8012c12:	f04f 0200 	mov.w	r2, #0
 8012c16:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8012c1a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8012c1e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8012c22:	4689      	mov	r9, r1
 8012c24:	4692      	mov	sl, r2
 8012c26:	eb19 0005 	adds.w	r0, r9, r5
 8012c2a:	eb4a 0106 	adc.w	r1, sl, r6
 8012c2e:	687b      	ldr	r3, [r7, #4]
 8012c30:	685b      	ldr	r3, [r3, #4]
 8012c32:	461d      	mov	r5, r3
 8012c34:	f04f 0600 	mov.w	r6, #0
 8012c38:	196b      	adds	r3, r5, r5
 8012c3a:	eb46 0406 	adc.w	r4, r6, r6
 8012c3e:	461a      	mov	r2, r3
 8012c40:	4623      	mov	r3, r4
 8012c42:	f7f5 ff39 	bl	8008ab8 <__aeabi_uldivmod>
 8012c46:	4603      	mov	r3, r0
 8012c48:	460c      	mov	r4, r1
 8012c4a:	461a      	mov	r2, r3
 8012c4c:	4b6a      	ldr	r3, [pc, #424]	; (8012df8 <UART_SetConfig+0x384>)
 8012c4e:	fba3 1302 	umull	r1, r3, r3, r2
 8012c52:	095b      	lsrs	r3, r3, #5
 8012c54:	2164      	movs	r1, #100	; 0x64
 8012c56:	fb01 f303 	mul.w	r3, r1, r3
 8012c5a:	1ad3      	subs	r3, r2, r3
 8012c5c:	00db      	lsls	r3, r3, #3
 8012c5e:	3332      	adds	r3, #50	; 0x32
 8012c60:	4a65      	ldr	r2, [pc, #404]	; (8012df8 <UART_SetConfig+0x384>)
 8012c62:	fba2 2303 	umull	r2, r3, r2, r3
 8012c66:	095b      	lsrs	r3, r3, #5
 8012c68:	f003 0207 	and.w	r2, r3, #7
 8012c6c:	687b      	ldr	r3, [r7, #4]
 8012c6e:	681b      	ldr	r3, [r3, #0]
 8012c70:	4442      	add	r2, r8
 8012c72:	609a      	str	r2, [r3, #8]
 8012c74:	e26f      	b.n	8013156 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8012c76:	f7fd ff15 	bl	8010aa4 <HAL_RCC_GetPCLK1Freq>
 8012c7a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8012c7c:	68bb      	ldr	r3, [r7, #8]
 8012c7e:	461d      	mov	r5, r3
 8012c80:	f04f 0600 	mov.w	r6, #0
 8012c84:	46a8      	mov	r8, r5
 8012c86:	46b1      	mov	r9, r6
 8012c88:	eb18 0308 	adds.w	r3, r8, r8
 8012c8c:	eb49 0409 	adc.w	r4, r9, r9
 8012c90:	4698      	mov	r8, r3
 8012c92:	46a1      	mov	r9, r4
 8012c94:	eb18 0805 	adds.w	r8, r8, r5
 8012c98:	eb49 0906 	adc.w	r9, r9, r6
 8012c9c:	f04f 0100 	mov.w	r1, #0
 8012ca0:	f04f 0200 	mov.w	r2, #0
 8012ca4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8012ca8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8012cac:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8012cb0:	4688      	mov	r8, r1
 8012cb2:	4691      	mov	r9, r2
 8012cb4:	eb18 0005 	adds.w	r0, r8, r5
 8012cb8:	eb49 0106 	adc.w	r1, r9, r6
 8012cbc:	687b      	ldr	r3, [r7, #4]
 8012cbe:	685b      	ldr	r3, [r3, #4]
 8012cc0:	461d      	mov	r5, r3
 8012cc2:	f04f 0600 	mov.w	r6, #0
 8012cc6:	196b      	adds	r3, r5, r5
 8012cc8:	eb46 0406 	adc.w	r4, r6, r6
 8012ccc:	461a      	mov	r2, r3
 8012cce:	4623      	mov	r3, r4
 8012cd0:	f7f5 fef2 	bl	8008ab8 <__aeabi_uldivmod>
 8012cd4:	4603      	mov	r3, r0
 8012cd6:	460c      	mov	r4, r1
 8012cd8:	461a      	mov	r2, r3
 8012cda:	4b47      	ldr	r3, [pc, #284]	; (8012df8 <UART_SetConfig+0x384>)
 8012cdc:	fba3 2302 	umull	r2, r3, r3, r2
 8012ce0:	095b      	lsrs	r3, r3, #5
 8012ce2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8012ce6:	68bb      	ldr	r3, [r7, #8]
 8012ce8:	461d      	mov	r5, r3
 8012cea:	f04f 0600 	mov.w	r6, #0
 8012cee:	46a9      	mov	r9, r5
 8012cf0:	46b2      	mov	sl, r6
 8012cf2:	eb19 0309 	adds.w	r3, r9, r9
 8012cf6:	eb4a 040a 	adc.w	r4, sl, sl
 8012cfa:	4699      	mov	r9, r3
 8012cfc:	46a2      	mov	sl, r4
 8012cfe:	eb19 0905 	adds.w	r9, r9, r5
 8012d02:	eb4a 0a06 	adc.w	sl, sl, r6
 8012d06:	f04f 0100 	mov.w	r1, #0
 8012d0a:	f04f 0200 	mov.w	r2, #0
 8012d0e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8012d12:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8012d16:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8012d1a:	4689      	mov	r9, r1
 8012d1c:	4692      	mov	sl, r2
 8012d1e:	eb19 0005 	adds.w	r0, r9, r5
 8012d22:	eb4a 0106 	adc.w	r1, sl, r6
 8012d26:	687b      	ldr	r3, [r7, #4]
 8012d28:	685b      	ldr	r3, [r3, #4]
 8012d2a:	461d      	mov	r5, r3
 8012d2c:	f04f 0600 	mov.w	r6, #0
 8012d30:	196b      	adds	r3, r5, r5
 8012d32:	eb46 0406 	adc.w	r4, r6, r6
 8012d36:	461a      	mov	r2, r3
 8012d38:	4623      	mov	r3, r4
 8012d3a:	f7f5 febd 	bl	8008ab8 <__aeabi_uldivmod>
 8012d3e:	4603      	mov	r3, r0
 8012d40:	460c      	mov	r4, r1
 8012d42:	461a      	mov	r2, r3
 8012d44:	4b2c      	ldr	r3, [pc, #176]	; (8012df8 <UART_SetConfig+0x384>)
 8012d46:	fba3 1302 	umull	r1, r3, r3, r2
 8012d4a:	095b      	lsrs	r3, r3, #5
 8012d4c:	2164      	movs	r1, #100	; 0x64
 8012d4e:	fb01 f303 	mul.w	r3, r1, r3
 8012d52:	1ad3      	subs	r3, r2, r3
 8012d54:	00db      	lsls	r3, r3, #3
 8012d56:	3332      	adds	r3, #50	; 0x32
 8012d58:	4a27      	ldr	r2, [pc, #156]	; (8012df8 <UART_SetConfig+0x384>)
 8012d5a:	fba2 2303 	umull	r2, r3, r2, r3
 8012d5e:	095b      	lsrs	r3, r3, #5
 8012d60:	005b      	lsls	r3, r3, #1
 8012d62:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8012d66:	4498      	add	r8, r3
 8012d68:	68bb      	ldr	r3, [r7, #8]
 8012d6a:	461d      	mov	r5, r3
 8012d6c:	f04f 0600 	mov.w	r6, #0
 8012d70:	46a9      	mov	r9, r5
 8012d72:	46b2      	mov	sl, r6
 8012d74:	eb19 0309 	adds.w	r3, r9, r9
 8012d78:	eb4a 040a 	adc.w	r4, sl, sl
 8012d7c:	4699      	mov	r9, r3
 8012d7e:	46a2      	mov	sl, r4
 8012d80:	eb19 0905 	adds.w	r9, r9, r5
 8012d84:	eb4a 0a06 	adc.w	sl, sl, r6
 8012d88:	f04f 0100 	mov.w	r1, #0
 8012d8c:	f04f 0200 	mov.w	r2, #0
 8012d90:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8012d94:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8012d98:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8012d9c:	4689      	mov	r9, r1
 8012d9e:	4692      	mov	sl, r2
 8012da0:	eb19 0005 	adds.w	r0, r9, r5
 8012da4:	eb4a 0106 	adc.w	r1, sl, r6
 8012da8:	687b      	ldr	r3, [r7, #4]
 8012daa:	685b      	ldr	r3, [r3, #4]
 8012dac:	461d      	mov	r5, r3
 8012dae:	f04f 0600 	mov.w	r6, #0
 8012db2:	196b      	adds	r3, r5, r5
 8012db4:	eb46 0406 	adc.w	r4, r6, r6
 8012db8:	461a      	mov	r2, r3
 8012dba:	4623      	mov	r3, r4
 8012dbc:	f7f5 fe7c 	bl	8008ab8 <__aeabi_uldivmod>
 8012dc0:	4603      	mov	r3, r0
 8012dc2:	460c      	mov	r4, r1
 8012dc4:	461a      	mov	r2, r3
 8012dc6:	4b0c      	ldr	r3, [pc, #48]	; (8012df8 <UART_SetConfig+0x384>)
 8012dc8:	fba3 1302 	umull	r1, r3, r3, r2
 8012dcc:	095b      	lsrs	r3, r3, #5
 8012dce:	2164      	movs	r1, #100	; 0x64
 8012dd0:	fb01 f303 	mul.w	r3, r1, r3
 8012dd4:	1ad3      	subs	r3, r2, r3
 8012dd6:	00db      	lsls	r3, r3, #3
 8012dd8:	3332      	adds	r3, #50	; 0x32
 8012dda:	4a07      	ldr	r2, [pc, #28]	; (8012df8 <UART_SetConfig+0x384>)
 8012ddc:	fba2 2303 	umull	r2, r3, r2, r3
 8012de0:	095b      	lsrs	r3, r3, #5
 8012de2:	f003 0207 	and.w	r2, r3, #7
 8012de6:	687b      	ldr	r3, [r7, #4]
 8012de8:	681b      	ldr	r3, [r3, #0]
 8012dea:	4442      	add	r2, r8
 8012dec:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8012dee:	e1b2      	b.n	8013156 <UART_SetConfig+0x6e2>
 8012df0:	40011000 	.word	0x40011000
 8012df4:	40011400 	.word	0x40011400
 8012df8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8012dfc:	687b      	ldr	r3, [r7, #4]
 8012dfe:	681b      	ldr	r3, [r3, #0]
 8012e00:	4ad7      	ldr	r2, [pc, #860]	; (8013160 <UART_SetConfig+0x6ec>)
 8012e02:	4293      	cmp	r3, r2
 8012e04:	d005      	beq.n	8012e12 <UART_SetConfig+0x39e>
 8012e06:	687b      	ldr	r3, [r7, #4]
 8012e08:	681b      	ldr	r3, [r3, #0]
 8012e0a:	4ad6      	ldr	r2, [pc, #856]	; (8013164 <UART_SetConfig+0x6f0>)
 8012e0c:	4293      	cmp	r3, r2
 8012e0e:	f040 80d1 	bne.w	8012fb4 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8012e12:	f7fd fe5b 	bl	8010acc <HAL_RCC_GetPCLK2Freq>
 8012e16:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8012e18:	68bb      	ldr	r3, [r7, #8]
 8012e1a:	469a      	mov	sl, r3
 8012e1c:	f04f 0b00 	mov.w	fp, #0
 8012e20:	46d0      	mov	r8, sl
 8012e22:	46d9      	mov	r9, fp
 8012e24:	eb18 0308 	adds.w	r3, r8, r8
 8012e28:	eb49 0409 	adc.w	r4, r9, r9
 8012e2c:	4698      	mov	r8, r3
 8012e2e:	46a1      	mov	r9, r4
 8012e30:	eb18 080a 	adds.w	r8, r8, sl
 8012e34:	eb49 090b 	adc.w	r9, r9, fp
 8012e38:	f04f 0100 	mov.w	r1, #0
 8012e3c:	f04f 0200 	mov.w	r2, #0
 8012e40:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8012e44:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8012e48:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8012e4c:	4688      	mov	r8, r1
 8012e4e:	4691      	mov	r9, r2
 8012e50:	eb1a 0508 	adds.w	r5, sl, r8
 8012e54:	eb4b 0609 	adc.w	r6, fp, r9
 8012e58:	687b      	ldr	r3, [r7, #4]
 8012e5a:	685b      	ldr	r3, [r3, #4]
 8012e5c:	4619      	mov	r1, r3
 8012e5e:	f04f 0200 	mov.w	r2, #0
 8012e62:	f04f 0300 	mov.w	r3, #0
 8012e66:	f04f 0400 	mov.w	r4, #0
 8012e6a:	0094      	lsls	r4, r2, #2
 8012e6c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8012e70:	008b      	lsls	r3, r1, #2
 8012e72:	461a      	mov	r2, r3
 8012e74:	4623      	mov	r3, r4
 8012e76:	4628      	mov	r0, r5
 8012e78:	4631      	mov	r1, r6
 8012e7a:	f7f5 fe1d 	bl	8008ab8 <__aeabi_uldivmod>
 8012e7e:	4603      	mov	r3, r0
 8012e80:	460c      	mov	r4, r1
 8012e82:	461a      	mov	r2, r3
 8012e84:	4bb8      	ldr	r3, [pc, #736]	; (8013168 <UART_SetConfig+0x6f4>)
 8012e86:	fba3 2302 	umull	r2, r3, r3, r2
 8012e8a:	095b      	lsrs	r3, r3, #5
 8012e8c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8012e90:	68bb      	ldr	r3, [r7, #8]
 8012e92:	469b      	mov	fp, r3
 8012e94:	f04f 0c00 	mov.w	ip, #0
 8012e98:	46d9      	mov	r9, fp
 8012e9a:	46e2      	mov	sl, ip
 8012e9c:	eb19 0309 	adds.w	r3, r9, r9
 8012ea0:	eb4a 040a 	adc.w	r4, sl, sl
 8012ea4:	4699      	mov	r9, r3
 8012ea6:	46a2      	mov	sl, r4
 8012ea8:	eb19 090b 	adds.w	r9, r9, fp
 8012eac:	eb4a 0a0c 	adc.w	sl, sl, ip
 8012eb0:	f04f 0100 	mov.w	r1, #0
 8012eb4:	f04f 0200 	mov.w	r2, #0
 8012eb8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8012ebc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8012ec0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8012ec4:	4689      	mov	r9, r1
 8012ec6:	4692      	mov	sl, r2
 8012ec8:	eb1b 0509 	adds.w	r5, fp, r9
 8012ecc:	eb4c 060a 	adc.w	r6, ip, sl
 8012ed0:	687b      	ldr	r3, [r7, #4]
 8012ed2:	685b      	ldr	r3, [r3, #4]
 8012ed4:	4619      	mov	r1, r3
 8012ed6:	f04f 0200 	mov.w	r2, #0
 8012eda:	f04f 0300 	mov.w	r3, #0
 8012ede:	f04f 0400 	mov.w	r4, #0
 8012ee2:	0094      	lsls	r4, r2, #2
 8012ee4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8012ee8:	008b      	lsls	r3, r1, #2
 8012eea:	461a      	mov	r2, r3
 8012eec:	4623      	mov	r3, r4
 8012eee:	4628      	mov	r0, r5
 8012ef0:	4631      	mov	r1, r6
 8012ef2:	f7f5 fde1 	bl	8008ab8 <__aeabi_uldivmod>
 8012ef6:	4603      	mov	r3, r0
 8012ef8:	460c      	mov	r4, r1
 8012efa:	461a      	mov	r2, r3
 8012efc:	4b9a      	ldr	r3, [pc, #616]	; (8013168 <UART_SetConfig+0x6f4>)
 8012efe:	fba3 1302 	umull	r1, r3, r3, r2
 8012f02:	095b      	lsrs	r3, r3, #5
 8012f04:	2164      	movs	r1, #100	; 0x64
 8012f06:	fb01 f303 	mul.w	r3, r1, r3
 8012f0a:	1ad3      	subs	r3, r2, r3
 8012f0c:	011b      	lsls	r3, r3, #4
 8012f0e:	3332      	adds	r3, #50	; 0x32
 8012f10:	4a95      	ldr	r2, [pc, #596]	; (8013168 <UART_SetConfig+0x6f4>)
 8012f12:	fba2 2303 	umull	r2, r3, r2, r3
 8012f16:	095b      	lsrs	r3, r3, #5
 8012f18:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8012f1c:	4498      	add	r8, r3
 8012f1e:	68bb      	ldr	r3, [r7, #8]
 8012f20:	469b      	mov	fp, r3
 8012f22:	f04f 0c00 	mov.w	ip, #0
 8012f26:	46d9      	mov	r9, fp
 8012f28:	46e2      	mov	sl, ip
 8012f2a:	eb19 0309 	adds.w	r3, r9, r9
 8012f2e:	eb4a 040a 	adc.w	r4, sl, sl
 8012f32:	4699      	mov	r9, r3
 8012f34:	46a2      	mov	sl, r4
 8012f36:	eb19 090b 	adds.w	r9, r9, fp
 8012f3a:	eb4a 0a0c 	adc.w	sl, sl, ip
 8012f3e:	f04f 0100 	mov.w	r1, #0
 8012f42:	f04f 0200 	mov.w	r2, #0
 8012f46:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8012f4a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8012f4e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8012f52:	4689      	mov	r9, r1
 8012f54:	4692      	mov	sl, r2
 8012f56:	eb1b 0509 	adds.w	r5, fp, r9
 8012f5a:	eb4c 060a 	adc.w	r6, ip, sl
 8012f5e:	687b      	ldr	r3, [r7, #4]
 8012f60:	685b      	ldr	r3, [r3, #4]
 8012f62:	4619      	mov	r1, r3
 8012f64:	f04f 0200 	mov.w	r2, #0
 8012f68:	f04f 0300 	mov.w	r3, #0
 8012f6c:	f04f 0400 	mov.w	r4, #0
 8012f70:	0094      	lsls	r4, r2, #2
 8012f72:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8012f76:	008b      	lsls	r3, r1, #2
 8012f78:	461a      	mov	r2, r3
 8012f7a:	4623      	mov	r3, r4
 8012f7c:	4628      	mov	r0, r5
 8012f7e:	4631      	mov	r1, r6
 8012f80:	f7f5 fd9a 	bl	8008ab8 <__aeabi_uldivmod>
 8012f84:	4603      	mov	r3, r0
 8012f86:	460c      	mov	r4, r1
 8012f88:	461a      	mov	r2, r3
 8012f8a:	4b77      	ldr	r3, [pc, #476]	; (8013168 <UART_SetConfig+0x6f4>)
 8012f8c:	fba3 1302 	umull	r1, r3, r3, r2
 8012f90:	095b      	lsrs	r3, r3, #5
 8012f92:	2164      	movs	r1, #100	; 0x64
 8012f94:	fb01 f303 	mul.w	r3, r1, r3
 8012f98:	1ad3      	subs	r3, r2, r3
 8012f9a:	011b      	lsls	r3, r3, #4
 8012f9c:	3332      	adds	r3, #50	; 0x32
 8012f9e:	4a72      	ldr	r2, [pc, #456]	; (8013168 <UART_SetConfig+0x6f4>)
 8012fa0:	fba2 2303 	umull	r2, r3, r2, r3
 8012fa4:	095b      	lsrs	r3, r3, #5
 8012fa6:	f003 020f 	and.w	r2, r3, #15
 8012faa:	687b      	ldr	r3, [r7, #4]
 8012fac:	681b      	ldr	r3, [r3, #0]
 8012fae:	4442      	add	r2, r8
 8012fb0:	609a      	str	r2, [r3, #8]
 8012fb2:	e0d0      	b.n	8013156 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8012fb4:	f7fd fd76 	bl	8010aa4 <HAL_RCC_GetPCLK1Freq>
 8012fb8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8012fba:	68bb      	ldr	r3, [r7, #8]
 8012fbc:	469a      	mov	sl, r3
 8012fbe:	f04f 0b00 	mov.w	fp, #0
 8012fc2:	46d0      	mov	r8, sl
 8012fc4:	46d9      	mov	r9, fp
 8012fc6:	eb18 0308 	adds.w	r3, r8, r8
 8012fca:	eb49 0409 	adc.w	r4, r9, r9
 8012fce:	4698      	mov	r8, r3
 8012fd0:	46a1      	mov	r9, r4
 8012fd2:	eb18 080a 	adds.w	r8, r8, sl
 8012fd6:	eb49 090b 	adc.w	r9, r9, fp
 8012fda:	f04f 0100 	mov.w	r1, #0
 8012fde:	f04f 0200 	mov.w	r2, #0
 8012fe2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8012fe6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8012fea:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8012fee:	4688      	mov	r8, r1
 8012ff0:	4691      	mov	r9, r2
 8012ff2:	eb1a 0508 	adds.w	r5, sl, r8
 8012ff6:	eb4b 0609 	adc.w	r6, fp, r9
 8012ffa:	687b      	ldr	r3, [r7, #4]
 8012ffc:	685b      	ldr	r3, [r3, #4]
 8012ffe:	4619      	mov	r1, r3
 8013000:	f04f 0200 	mov.w	r2, #0
 8013004:	f04f 0300 	mov.w	r3, #0
 8013008:	f04f 0400 	mov.w	r4, #0
 801300c:	0094      	lsls	r4, r2, #2
 801300e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8013012:	008b      	lsls	r3, r1, #2
 8013014:	461a      	mov	r2, r3
 8013016:	4623      	mov	r3, r4
 8013018:	4628      	mov	r0, r5
 801301a:	4631      	mov	r1, r6
 801301c:	f7f5 fd4c 	bl	8008ab8 <__aeabi_uldivmod>
 8013020:	4603      	mov	r3, r0
 8013022:	460c      	mov	r4, r1
 8013024:	461a      	mov	r2, r3
 8013026:	4b50      	ldr	r3, [pc, #320]	; (8013168 <UART_SetConfig+0x6f4>)
 8013028:	fba3 2302 	umull	r2, r3, r3, r2
 801302c:	095b      	lsrs	r3, r3, #5
 801302e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8013032:	68bb      	ldr	r3, [r7, #8]
 8013034:	469b      	mov	fp, r3
 8013036:	f04f 0c00 	mov.w	ip, #0
 801303a:	46d9      	mov	r9, fp
 801303c:	46e2      	mov	sl, ip
 801303e:	eb19 0309 	adds.w	r3, r9, r9
 8013042:	eb4a 040a 	adc.w	r4, sl, sl
 8013046:	4699      	mov	r9, r3
 8013048:	46a2      	mov	sl, r4
 801304a:	eb19 090b 	adds.w	r9, r9, fp
 801304e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8013052:	f04f 0100 	mov.w	r1, #0
 8013056:	f04f 0200 	mov.w	r2, #0
 801305a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 801305e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8013062:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8013066:	4689      	mov	r9, r1
 8013068:	4692      	mov	sl, r2
 801306a:	eb1b 0509 	adds.w	r5, fp, r9
 801306e:	eb4c 060a 	adc.w	r6, ip, sl
 8013072:	687b      	ldr	r3, [r7, #4]
 8013074:	685b      	ldr	r3, [r3, #4]
 8013076:	4619      	mov	r1, r3
 8013078:	f04f 0200 	mov.w	r2, #0
 801307c:	f04f 0300 	mov.w	r3, #0
 8013080:	f04f 0400 	mov.w	r4, #0
 8013084:	0094      	lsls	r4, r2, #2
 8013086:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 801308a:	008b      	lsls	r3, r1, #2
 801308c:	461a      	mov	r2, r3
 801308e:	4623      	mov	r3, r4
 8013090:	4628      	mov	r0, r5
 8013092:	4631      	mov	r1, r6
 8013094:	f7f5 fd10 	bl	8008ab8 <__aeabi_uldivmod>
 8013098:	4603      	mov	r3, r0
 801309a:	460c      	mov	r4, r1
 801309c:	461a      	mov	r2, r3
 801309e:	4b32      	ldr	r3, [pc, #200]	; (8013168 <UART_SetConfig+0x6f4>)
 80130a0:	fba3 1302 	umull	r1, r3, r3, r2
 80130a4:	095b      	lsrs	r3, r3, #5
 80130a6:	2164      	movs	r1, #100	; 0x64
 80130a8:	fb01 f303 	mul.w	r3, r1, r3
 80130ac:	1ad3      	subs	r3, r2, r3
 80130ae:	011b      	lsls	r3, r3, #4
 80130b0:	3332      	adds	r3, #50	; 0x32
 80130b2:	4a2d      	ldr	r2, [pc, #180]	; (8013168 <UART_SetConfig+0x6f4>)
 80130b4:	fba2 2303 	umull	r2, r3, r2, r3
 80130b8:	095b      	lsrs	r3, r3, #5
 80130ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80130be:	4498      	add	r8, r3
 80130c0:	68bb      	ldr	r3, [r7, #8]
 80130c2:	469b      	mov	fp, r3
 80130c4:	f04f 0c00 	mov.w	ip, #0
 80130c8:	46d9      	mov	r9, fp
 80130ca:	46e2      	mov	sl, ip
 80130cc:	eb19 0309 	adds.w	r3, r9, r9
 80130d0:	eb4a 040a 	adc.w	r4, sl, sl
 80130d4:	4699      	mov	r9, r3
 80130d6:	46a2      	mov	sl, r4
 80130d8:	eb19 090b 	adds.w	r9, r9, fp
 80130dc:	eb4a 0a0c 	adc.w	sl, sl, ip
 80130e0:	f04f 0100 	mov.w	r1, #0
 80130e4:	f04f 0200 	mov.w	r2, #0
 80130e8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80130ec:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80130f0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80130f4:	4689      	mov	r9, r1
 80130f6:	4692      	mov	sl, r2
 80130f8:	eb1b 0509 	adds.w	r5, fp, r9
 80130fc:	eb4c 060a 	adc.w	r6, ip, sl
 8013100:	687b      	ldr	r3, [r7, #4]
 8013102:	685b      	ldr	r3, [r3, #4]
 8013104:	4619      	mov	r1, r3
 8013106:	f04f 0200 	mov.w	r2, #0
 801310a:	f04f 0300 	mov.w	r3, #0
 801310e:	f04f 0400 	mov.w	r4, #0
 8013112:	0094      	lsls	r4, r2, #2
 8013114:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8013118:	008b      	lsls	r3, r1, #2
 801311a:	461a      	mov	r2, r3
 801311c:	4623      	mov	r3, r4
 801311e:	4628      	mov	r0, r5
 8013120:	4631      	mov	r1, r6
 8013122:	f7f5 fcc9 	bl	8008ab8 <__aeabi_uldivmod>
 8013126:	4603      	mov	r3, r0
 8013128:	460c      	mov	r4, r1
 801312a:	461a      	mov	r2, r3
 801312c:	4b0e      	ldr	r3, [pc, #56]	; (8013168 <UART_SetConfig+0x6f4>)
 801312e:	fba3 1302 	umull	r1, r3, r3, r2
 8013132:	095b      	lsrs	r3, r3, #5
 8013134:	2164      	movs	r1, #100	; 0x64
 8013136:	fb01 f303 	mul.w	r3, r1, r3
 801313a:	1ad3      	subs	r3, r2, r3
 801313c:	011b      	lsls	r3, r3, #4
 801313e:	3332      	adds	r3, #50	; 0x32
 8013140:	4a09      	ldr	r2, [pc, #36]	; (8013168 <UART_SetConfig+0x6f4>)
 8013142:	fba2 2303 	umull	r2, r3, r2, r3
 8013146:	095b      	lsrs	r3, r3, #5
 8013148:	f003 020f 	and.w	r2, r3, #15
 801314c:	687b      	ldr	r3, [r7, #4]
 801314e:	681b      	ldr	r3, [r3, #0]
 8013150:	4442      	add	r2, r8
 8013152:	609a      	str	r2, [r3, #8]
}
 8013154:	e7ff      	b.n	8013156 <UART_SetConfig+0x6e2>
 8013156:	bf00      	nop
 8013158:	3714      	adds	r7, #20
 801315a:	46bd      	mov	sp, r7
 801315c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013160:	40011000 	.word	0x40011000
 8013164:	40011400 	.word	0x40011400
 8013168:	51eb851f 	.word	0x51eb851f

0801316c <__errno>:
 801316c:	4b01      	ldr	r3, [pc, #4]	; (8013174 <__errno+0x8>)
 801316e:	6818      	ldr	r0, [r3, #0]
 8013170:	4770      	bx	lr
 8013172:	bf00      	nop
 8013174:	20000018 	.word	0x20000018

08013178 <__libc_init_array>:
 8013178:	b570      	push	{r4, r5, r6, lr}
 801317a:	4e0d      	ldr	r6, [pc, #52]	; (80131b0 <__libc_init_array+0x38>)
 801317c:	4c0d      	ldr	r4, [pc, #52]	; (80131b4 <__libc_init_array+0x3c>)
 801317e:	1ba4      	subs	r4, r4, r6
 8013180:	10a4      	asrs	r4, r4, #2
 8013182:	2500      	movs	r5, #0
 8013184:	42a5      	cmp	r5, r4
 8013186:	d109      	bne.n	801319c <__libc_init_array+0x24>
 8013188:	4e0b      	ldr	r6, [pc, #44]	; (80131b8 <__libc_init_array+0x40>)
 801318a:	4c0c      	ldr	r4, [pc, #48]	; (80131bc <__libc_init_array+0x44>)
 801318c:	f002 fd28 	bl	8015be0 <_init>
 8013190:	1ba4      	subs	r4, r4, r6
 8013192:	10a4      	asrs	r4, r4, #2
 8013194:	2500      	movs	r5, #0
 8013196:	42a5      	cmp	r5, r4
 8013198:	d105      	bne.n	80131a6 <__libc_init_array+0x2e>
 801319a:	bd70      	pop	{r4, r5, r6, pc}
 801319c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80131a0:	4798      	blx	r3
 80131a2:	3501      	adds	r5, #1
 80131a4:	e7ee      	b.n	8013184 <__libc_init_array+0xc>
 80131a6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80131aa:	4798      	blx	r3
 80131ac:	3501      	adds	r5, #1
 80131ae:	e7f2      	b.n	8013196 <__libc_init_array+0x1e>
 80131b0:	08015f88 	.word	0x08015f88
 80131b4:	08015f88 	.word	0x08015f88
 80131b8:	08015f88 	.word	0x08015f88
 80131bc:	08015f8c 	.word	0x08015f8c

080131c0 <memcpy>:
 80131c0:	b510      	push	{r4, lr}
 80131c2:	1e43      	subs	r3, r0, #1
 80131c4:	440a      	add	r2, r1
 80131c6:	4291      	cmp	r1, r2
 80131c8:	d100      	bne.n	80131cc <memcpy+0xc>
 80131ca:	bd10      	pop	{r4, pc}
 80131cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80131d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80131d4:	e7f7      	b.n	80131c6 <memcpy+0x6>

080131d6 <memset>:
 80131d6:	4402      	add	r2, r0
 80131d8:	4603      	mov	r3, r0
 80131da:	4293      	cmp	r3, r2
 80131dc:	d100      	bne.n	80131e0 <memset+0xa>
 80131de:	4770      	bx	lr
 80131e0:	f803 1b01 	strb.w	r1, [r3], #1
 80131e4:	e7f9      	b.n	80131da <memset+0x4>

080131e6 <__cvt>:
 80131e6:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80131ea:	ec55 4b10 	vmov	r4, r5, d0
 80131ee:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80131f0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80131f4:	2d00      	cmp	r5, #0
 80131f6:	460e      	mov	r6, r1
 80131f8:	4691      	mov	r9, r2
 80131fa:	4619      	mov	r1, r3
 80131fc:	bfb8      	it	lt
 80131fe:	4622      	movlt	r2, r4
 8013200:	462b      	mov	r3, r5
 8013202:	f027 0720 	bic.w	r7, r7, #32
 8013206:	bfbb      	ittet	lt
 8013208:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801320c:	461d      	movlt	r5, r3
 801320e:	2300      	movge	r3, #0
 8013210:	232d      	movlt	r3, #45	; 0x2d
 8013212:	bfb8      	it	lt
 8013214:	4614      	movlt	r4, r2
 8013216:	2f46      	cmp	r7, #70	; 0x46
 8013218:	700b      	strb	r3, [r1, #0]
 801321a:	d004      	beq.n	8013226 <__cvt+0x40>
 801321c:	2f45      	cmp	r7, #69	; 0x45
 801321e:	d100      	bne.n	8013222 <__cvt+0x3c>
 8013220:	3601      	adds	r6, #1
 8013222:	2102      	movs	r1, #2
 8013224:	e000      	b.n	8013228 <__cvt+0x42>
 8013226:	2103      	movs	r1, #3
 8013228:	ab03      	add	r3, sp, #12
 801322a:	9301      	str	r3, [sp, #4]
 801322c:	ab02      	add	r3, sp, #8
 801322e:	9300      	str	r3, [sp, #0]
 8013230:	4632      	mov	r2, r6
 8013232:	4653      	mov	r3, sl
 8013234:	ec45 4b10 	vmov	d0, r4, r5
 8013238:	f000 fcf6 	bl	8013c28 <_dtoa_r>
 801323c:	2f47      	cmp	r7, #71	; 0x47
 801323e:	4680      	mov	r8, r0
 8013240:	d102      	bne.n	8013248 <__cvt+0x62>
 8013242:	f019 0f01 	tst.w	r9, #1
 8013246:	d026      	beq.n	8013296 <__cvt+0xb0>
 8013248:	2f46      	cmp	r7, #70	; 0x46
 801324a:	eb08 0906 	add.w	r9, r8, r6
 801324e:	d111      	bne.n	8013274 <__cvt+0x8e>
 8013250:	f898 3000 	ldrb.w	r3, [r8]
 8013254:	2b30      	cmp	r3, #48	; 0x30
 8013256:	d10a      	bne.n	801326e <__cvt+0x88>
 8013258:	2200      	movs	r2, #0
 801325a:	2300      	movs	r3, #0
 801325c:	4620      	mov	r0, r4
 801325e:	4629      	mov	r1, r5
 8013260:	f7f5 fb6a 	bl	8008938 <__aeabi_dcmpeq>
 8013264:	b918      	cbnz	r0, 801326e <__cvt+0x88>
 8013266:	f1c6 0601 	rsb	r6, r6, #1
 801326a:	f8ca 6000 	str.w	r6, [sl]
 801326e:	f8da 3000 	ldr.w	r3, [sl]
 8013272:	4499      	add	r9, r3
 8013274:	2200      	movs	r2, #0
 8013276:	2300      	movs	r3, #0
 8013278:	4620      	mov	r0, r4
 801327a:	4629      	mov	r1, r5
 801327c:	f7f5 fb5c 	bl	8008938 <__aeabi_dcmpeq>
 8013280:	b938      	cbnz	r0, 8013292 <__cvt+0xac>
 8013282:	2230      	movs	r2, #48	; 0x30
 8013284:	9b03      	ldr	r3, [sp, #12]
 8013286:	454b      	cmp	r3, r9
 8013288:	d205      	bcs.n	8013296 <__cvt+0xb0>
 801328a:	1c59      	adds	r1, r3, #1
 801328c:	9103      	str	r1, [sp, #12]
 801328e:	701a      	strb	r2, [r3, #0]
 8013290:	e7f8      	b.n	8013284 <__cvt+0x9e>
 8013292:	f8cd 900c 	str.w	r9, [sp, #12]
 8013296:	9b03      	ldr	r3, [sp, #12]
 8013298:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801329a:	eba3 0308 	sub.w	r3, r3, r8
 801329e:	4640      	mov	r0, r8
 80132a0:	6013      	str	r3, [r2, #0]
 80132a2:	b004      	add	sp, #16
 80132a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080132a8 <__exponent>:
 80132a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80132aa:	2900      	cmp	r1, #0
 80132ac:	4604      	mov	r4, r0
 80132ae:	bfba      	itte	lt
 80132b0:	4249      	neglt	r1, r1
 80132b2:	232d      	movlt	r3, #45	; 0x2d
 80132b4:	232b      	movge	r3, #43	; 0x2b
 80132b6:	2909      	cmp	r1, #9
 80132b8:	f804 2b02 	strb.w	r2, [r4], #2
 80132bc:	7043      	strb	r3, [r0, #1]
 80132be:	dd20      	ble.n	8013302 <__exponent+0x5a>
 80132c0:	f10d 0307 	add.w	r3, sp, #7
 80132c4:	461f      	mov	r7, r3
 80132c6:	260a      	movs	r6, #10
 80132c8:	fb91 f5f6 	sdiv	r5, r1, r6
 80132cc:	fb06 1115 	mls	r1, r6, r5, r1
 80132d0:	3130      	adds	r1, #48	; 0x30
 80132d2:	2d09      	cmp	r5, #9
 80132d4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80132d8:	f103 32ff 	add.w	r2, r3, #4294967295
 80132dc:	4629      	mov	r1, r5
 80132de:	dc09      	bgt.n	80132f4 <__exponent+0x4c>
 80132e0:	3130      	adds	r1, #48	; 0x30
 80132e2:	3b02      	subs	r3, #2
 80132e4:	f802 1c01 	strb.w	r1, [r2, #-1]
 80132e8:	42bb      	cmp	r3, r7
 80132ea:	4622      	mov	r2, r4
 80132ec:	d304      	bcc.n	80132f8 <__exponent+0x50>
 80132ee:	1a10      	subs	r0, r2, r0
 80132f0:	b003      	add	sp, #12
 80132f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80132f4:	4613      	mov	r3, r2
 80132f6:	e7e7      	b.n	80132c8 <__exponent+0x20>
 80132f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80132fc:	f804 2b01 	strb.w	r2, [r4], #1
 8013300:	e7f2      	b.n	80132e8 <__exponent+0x40>
 8013302:	2330      	movs	r3, #48	; 0x30
 8013304:	4419      	add	r1, r3
 8013306:	7083      	strb	r3, [r0, #2]
 8013308:	1d02      	adds	r2, r0, #4
 801330a:	70c1      	strb	r1, [r0, #3]
 801330c:	e7ef      	b.n	80132ee <__exponent+0x46>
	...

08013310 <_printf_float>:
 8013310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013314:	b08d      	sub	sp, #52	; 0x34
 8013316:	460c      	mov	r4, r1
 8013318:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 801331c:	4616      	mov	r6, r2
 801331e:	461f      	mov	r7, r3
 8013320:	4605      	mov	r5, r0
 8013322:	f001 fb03 	bl	801492c <_localeconv_r>
 8013326:	6803      	ldr	r3, [r0, #0]
 8013328:	9304      	str	r3, [sp, #16]
 801332a:	4618      	mov	r0, r3
 801332c:	f7f4 fe88 	bl	8008040 <strlen>
 8013330:	2300      	movs	r3, #0
 8013332:	930a      	str	r3, [sp, #40]	; 0x28
 8013334:	f8d8 3000 	ldr.w	r3, [r8]
 8013338:	9005      	str	r0, [sp, #20]
 801333a:	3307      	adds	r3, #7
 801333c:	f023 0307 	bic.w	r3, r3, #7
 8013340:	f103 0208 	add.w	r2, r3, #8
 8013344:	f894 a018 	ldrb.w	sl, [r4, #24]
 8013348:	f8d4 b000 	ldr.w	fp, [r4]
 801334c:	f8c8 2000 	str.w	r2, [r8]
 8013350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013354:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8013358:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 801335c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8013360:	9307      	str	r3, [sp, #28]
 8013362:	f8cd 8018 	str.w	r8, [sp, #24]
 8013366:	f04f 32ff 	mov.w	r2, #4294967295
 801336a:	4ba7      	ldr	r3, [pc, #668]	; (8013608 <_printf_float+0x2f8>)
 801336c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013370:	f7f5 fb14 	bl	800899c <__aeabi_dcmpun>
 8013374:	bb70      	cbnz	r0, 80133d4 <_printf_float+0xc4>
 8013376:	f04f 32ff 	mov.w	r2, #4294967295
 801337a:	4ba3      	ldr	r3, [pc, #652]	; (8013608 <_printf_float+0x2f8>)
 801337c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013380:	f7f5 faee 	bl	8008960 <__aeabi_dcmple>
 8013384:	bb30      	cbnz	r0, 80133d4 <_printf_float+0xc4>
 8013386:	2200      	movs	r2, #0
 8013388:	2300      	movs	r3, #0
 801338a:	4640      	mov	r0, r8
 801338c:	4649      	mov	r1, r9
 801338e:	f7f5 fadd 	bl	800894c <__aeabi_dcmplt>
 8013392:	b110      	cbz	r0, 801339a <_printf_float+0x8a>
 8013394:	232d      	movs	r3, #45	; 0x2d
 8013396:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801339a:	4a9c      	ldr	r2, [pc, #624]	; (801360c <_printf_float+0x2fc>)
 801339c:	4b9c      	ldr	r3, [pc, #624]	; (8013610 <_printf_float+0x300>)
 801339e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80133a2:	bf8c      	ite	hi
 80133a4:	4690      	movhi	r8, r2
 80133a6:	4698      	movls	r8, r3
 80133a8:	2303      	movs	r3, #3
 80133aa:	f02b 0204 	bic.w	r2, fp, #4
 80133ae:	6123      	str	r3, [r4, #16]
 80133b0:	6022      	str	r2, [r4, #0]
 80133b2:	f04f 0900 	mov.w	r9, #0
 80133b6:	9700      	str	r7, [sp, #0]
 80133b8:	4633      	mov	r3, r6
 80133ba:	aa0b      	add	r2, sp, #44	; 0x2c
 80133bc:	4621      	mov	r1, r4
 80133be:	4628      	mov	r0, r5
 80133c0:	f000 f9e6 	bl	8013790 <_printf_common>
 80133c4:	3001      	adds	r0, #1
 80133c6:	f040 808d 	bne.w	80134e4 <_printf_float+0x1d4>
 80133ca:	f04f 30ff 	mov.w	r0, #4294967295
 80133ce:	b00d      	add	sp, #52	; 0x34
 80133d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80133d4:	4642      	mov	r2, r8
 80133d6:	464b      	mov	r3, r9
 80133d8:	4640      	mov	r0, r8
 80133da:	4649      	mov	r1, r9
 80133dc:	f7f5 fade 	bl	800899c <__aeabi_dcmpun>
 80133e0:	b110      	cbz	r0, 80133e8 <_printf_float+0xd8>
 80133e2:	4a8c      	ldr	r2, [pc, #560]	; (8013614 <_printf_float+0x304>)
 80133e4:	4b8c      	ldr	r3, [pc, #560]	; (8013618 <_printf_float+0x308>)
 80133e6:	e7da      	b.n	801339e <_printf_float+0x8e>
 80133e8:	6861      	ldr	r1, [r4, #4]
 80133ea:	1c4b      	adds	r3, r1, #1
 80133ec:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80133f0:	a80a      	add	r0, sp, #40	; 0x28
 80133f2:	d13e      	bne.n	8013472 <_printf_float+0x162>
 80133f4:	2306      	movs	r3, #6
 80133f6:	6063      	str	r3, [r4, #4]
 80133f8:	2300      	movs	r3, #0
 80133fa:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80133fe:	ab09      	add	r3, sp, #36	; 0x24
 8013400:	9300      	str	r3, [sp, #0]
 8013402:	ec49 8b10 	vmov	d0, r8, r9
 8013406:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801340a:	6022      	str	r2, [r4, #0]
 801340c:	f8cd a004 	str.w	sl, [sp, #4]
 8013410:	6861      	ldr	r1, [r4, #4]
 8013412:	4628      	mov	r0, r5
 8013414:	f7ff fee7 	bl	80131e6 <__cvt>
 8013418:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 801341c:	2b47      	cmp	r3, #71	; 0x47
 801341e:	4680      	mov	r8, r0
 8013420:	d109      	bne.n	8013436 <_printf_float+0x126>
 8013422:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013424:	1cd8      	adds	r0, r3, #3
 8013426:	db02      	blt.n	801342e <_printf_float+0x11e>
 8013428:	6862      	ldr	r2, [r4, #4]
 801342a:	4293      	cmp	r3, r2
 801342c:	dd47      	ble.n	80134be <_printf_float+0x1ae>
 801342e:	f1aa 0a02 	sub.w	sl, sl, #2
 8013432:	fa5f fa8a 	uxtb.w	sl, sl
 8013436:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 801343a:	9909      	ldr	r1, [sp, #36]	; 0x24
 801343c:	d824      	bhi.n	8013488 <_printf_float+0x178>
 801343e:	3901      	subs	r1, #1
 8013440:	4652      	mov	r2, sl
 8013442:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8013446:	9109      	str	r1, [sp, #36]	; 0x24
 8013448:	f7ff ff2e 	bl	80132a8 <__exponent>
 801344c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801344e:	1813      	adds	r3, r2, r0
 8013450:	2a01      	cmp	r2, #1
 8013452:	4681      	mov	r9, r0
 8013454:	6123      	str	r3, [r4, #16]
 8013456:	dc02      	bgt.n	801345e <_printf_float+0x14e>
 8013458:	6822      	ldr	r2, [r4, #0]
 801345a:	07d1      	lsls	r1, r2, #31
 801345c:	d501      	bpl.n	8013462 <_printf_float+0x152>
 801345e:	3301      	adds	r3, #1
 8013460:	6123      	str	r3, [r4, #16]
 8013462:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8013466:	2b00      	cmp	r3, #0
 8013468:	d0a5      	beq.n	80133b6 <_printf_float+0xa6>
 801346a:	232d      	movs	r3, #45	; 0x2d
 801346c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013470:	e7a1      	b.n	80133b6 <_printf_float+0xa6>
 8013472:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8013476:	f000 8177 	beq.w	8013768 <_printf_float+0x458>
 801347a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 801347e:	d1bb      	bne.n	80133f8 <_printf_float+0xe8>
 8013480:	2900      	cmp	r1, #0
 8013482:	d1b9      	bne.n	80133f8 <_printf_float+0xe8>
 8013484:	2301      	movs	r3, #1
 8013486:	e7b6      	b.n	80133f6 <_printf_float+0xe6>
 8013488:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 801348c:	d119      	bne.n	80134c2 <_printf_float+0x1b2>
 801348e:	2900      	cmp	r1, #0
 8013490:	6863      	ldr	r3, [r4, #4]
 8013492:	dd0c      	ble.n	80134ae <_printf_float+0x19e>
 8013494:	6121      	str	r1, [r4, #16]
 8013496:	b913      	cbnz	r3, 801349e <_printf_float+0x18e>
 8013498:	6822      	ldr	r2, [r4, #0]
 801349a:	07d2      	lsls	r2, r2, #31
 801349c:	d502      	bpl.n	80134a4 <_printf_float+0x194>
 801349e:	3301      	adds	r3, #1
 80134a0:	440b      	add	r3, r1
 80134a2:	6123      	str	r3, [r4, #16]
 80134a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80134a6:	65a3      	str	r3, [r4, #88]	; 0x58
 80134a8:	f04f 0900 	mov.w	r9, #0
 80134ac:	e7d9      	b.n	8013462 <_printf_float+0x152>
 80134ae:	b913      	cbnz	r3, 80134b6 <_printf_float+0x1a6>
 80134b0:	6822      	ldr	r2, [r4, #0]
 80134b2:	07d0      	lsls	r0, r2, #31
 80134b4:	d501      	bpl.n	80134ba <_printf_float+0x1aa>
 80134b6:	3302      	adds	r3, #2
 80134b8:	e7f3      	b.n	80134a2 <_printf_float+0x192>
 80134ba:	2301      	movs	r3, #1
 80134bc:	e7f1      	b.n	80134a2 <_printf_float+0x192>
 80134be:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80134c2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80134c6:	4293      	cmp	r3, r2
 80134c8:	db05      	blt.n	80134d6 <_printf_float+0x1c6>
 80134ca:	6822      	ldr	r2, [r4, #0]
 80134cc:	6123      	str	r3, [r4, #16]
 80134ce:	07d1      	lsls	r1, r2, #31
 80134d0:	d5e8      	bpl.n	80134a4 <_printf_float+0x194>
 80134d2:	3301      	adds	r3, #1
 80134d4:	e7e5      	b.n	80134a2 <_printf_float+0x192>
 80134d6:	2b00      	cmp	r3, #0
 80134d8:	bfd4      	ite	le
 80134da:	f1c3 0302 	rsble	r3, r3, #2
 80134de:	2301      	movgt	r3, #1
 80134e0:	4413      	add	r3, r2
 80134e2:	e7de      	b.n	80134a2 <_printf_float+0x192>
 80134e4:	6823      	ldr	r3, [r4, #0]
 80134e6:	055a      	lsls	r2, r3, #21
 80134e8:	d407      	bmi.n	80134fa <_printf_float+0x1ea>
 80134ea:	6923      	ldr	r3, [r4, #16]
 80134ec:	4642      	mov	r2, r8
 80134ee:	4631      	mov	r1, r6
 80134f0:	4628      	mov	r0, r5
 80134f2:	47b8      	blx	r7
 80134f4:	3001      	adds	r0, #1
 80134f6:	d12b      	bne.n	8013550 <_printf_float+0x240>
 80134f8:	e767      	b.n	80133ca <_printf_float+0xba>
 80134fa:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80134fe:	f240 80dc 	bls.w	80136ba <_printf_float+0x3aa>
 8013502:	2200      	movs	r2, #0
 8013504:	2300      	movs	r3, #0
 8013506:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801350a:	f7f5 fa15 	bl	8008938 <__aeabi_dcmpeq>
 801350e:	2800      	cmp	r0, #0
 8013510:	d033      	beq.n	801357a <_printf_float+0x26a>
 8013512:	2301      	movs	r3, #1
 8013514:	4a41      	ldr	r2, [pc, #260]	; (801361c <_printf_float+0x30c>)
 8013516:	4631      	mov	r1, r6
 8013518:	4628      	mov	r0, r5
 801351a:	47b8      	blx	r7
 801351c:	3001      	adds	r0, #1
 801351e:	f43f af54 	beq.w	80133ca <_printf_float+0xba>
 8013522:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013526:	429a      	cmp	r2, r3
 8013528:	db02      	blt.n	8013530 <_printf_float+0x220>
 801352a:	6823      	ldr	r3, [r4, #0]
 801352c:	07d8      	lsls	r0, r3, #31
 801352e:	d50f      	bpl.n	8013550 <_printf_float+0x240>
 8013530:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013534:	4631      	mov	r1, r6
 8013536:	4628      	mov	r0, r5
 8013538:	47b8      	blx	r7
 801353a:	3001      	adds	r0, #1
 801353c:	f43f af45 	beq.w	80133ca <_printf_float+0xba>
 8013540:	f04f 0800 	mov.w	r8, #0
 8013544:	f104 091a 	add.w	r9, r4, #26
 8013548:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801354a:	3b01      	subs	r3, #1
 801354c:	4543      	cmp	r3, r8
 801354e:	dc09      	bgt.n	8013564 <_printf_float+0x254>
 8013550:	6823      	ldr	r3, [r4, #0]
 8013552:	079b      	lsls	r3, r3, #30
 8013554:	f100 8103 	bmi.w	801375e <_printf_float+0x44e>
 8013558:	68e0      	ldr	r0, [r4, #12]
 801355a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801355c:	4298      	cmp	r0, r3
 801355e:	bfb8      	it	lt
 8013560:	4618      	movlt	r0, r3
 8013562:	e734      	b.n	80133ce <_printf_float+0xbe>
 8013564:	2301      	movs	r3, #1
 8013566:	464a      	mov	r2, r9
 8013568:	4631      	mov	r1, r6
 801356a:	4628      	mov	r0, r5
 801356c:	47b8      	blx	r7
 801356e:	3001      	adds	r0, #1
 8013570:	f43f af2b 	beq.w	80133ca <_printf_float+0xba>
 8013574:	f108 0801 	add.w	r8, r8, #1
 8013578:	e7e6      	b.n	8013548 <_printf_float+0x238>
 801357a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801357c:	2b00      	cmp	r3, #0
 801357e:	dc2b      	bgt.n	80135d8 <_printf_float+0x2c8>
 8013580:	2301      	movs	r3, #1
 8013582:	4a26      	ldr	r2, [pc, #152]	; (801361c <_printf_float+0x30c>)
 8013584:	4631      	mov	r1, r6
 8013586:	4628      	mov	r0, r5
 8013588:	47b8      	blx	r7
 801358a:	3001      	adds	r0, #1
 801358c:	f43f af1d 	beq.w	80133ca <_printf_float+0xba>
 8013590:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013592:	b923      	cbnz	r3, 801359e <_printf_float+0x28e>
 8013594:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013596:	b913      	cbnz	r3, 801359e <_printf_float+0x28e>
 8013598:	6823      	ldr	r3, [r4, #0]
 801359a:	07d9      	lsls	r1, r3, #31
 801359c:	d5d8      	bpl.n	8013550 <_printf_float+0x240>
 801359e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80135a2:	4631      	mov	r1, r6
 80135a4:	4628      	mov	r0, r5
 80135a6:	47b8      	blx	r7
 80135a8:	3001      	adds	r0, #1
 80135aa:	f43f af0e 	beq.w	80133ca <_printf_float+0xba>
 80135ae:	f04f 0900 	mov.w	r9, #0
 80135b2:	f104 0a1a 	add.w	sl, r4, #26
 80135b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80135b8:	425b      	negs	r3, r3
 80135ba:	454b      	cmp	r3, r9
 80135bc:	dc01      	bgt.n	80135c2 <_printf_float+0x2b2>
 80135be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80135c0:	e794      	b.n	80134ec <_printf_float+0x1dc>
 80135c2:	2301      	movs	r3, #1
 80135c4:	4652      	mov	r2, sl
 80135c6:	4631      	mov	r1, r6
 80135c8:	4628      	mov	r0, r5
 80135ca:	47b8      	blx	r7
 80135cc:	3001      	adds	r0, #1
 80135ce:	f43f aefc 	beq.w	80133ca <_printf_float+0xba>
 80135d2:	f109 0901 	add.w	r9, r9, #1
 80135d6:	e7ee      	b.n	80135b6 <_printf_float+0x2a6>
 80135d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80135da:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80135dc:	429a      	cmp	r2, r3
 80135de:	bfa8      	it	ge
 80135e0:	461a      	movge	r2, r3
 80135e2:	2a00      	cmp	r2, #0
 80135e4:	4691      	mov	r9, r2
 80135e6:	dd07      	ble.n	80135f8 <_printf_float+0x2e8>
 80135e8:	4613      	mov	r3, r2
 80135ea:	4631      	mov	r1, r6
 80135ec:	4642      	mov	r2, r8
 80135ee:	4628      	mov	r0, r5
 80135f0:	47b8      	blx	r7
 80135f2:	3001      	adds	r0, #1
 80135f4:	f43f aee9 	beq.w	80133ca <_printf_float+0xba>
 80135f8:	f104 031a 	add.w	r3, r4, #26
 80135fc:	f04f 0b00 	mov.w	fp, #0
 8013600:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013604:	9306      	str	r3, [sp, #24]
 8013606:	e015      	b.n	8013634 <_printf_float+0x324>
 8013608:	7fefffff 	.word	0x7fefffff
 801360c:	08015cc4 	.word	0x08015cc4
 8013610:	08015cc0 	.word	0x08015cc0
 8013614:	08015ccc 	.word	0x08015ccc
 8013618:	08015cc8 	.word	0x08015cc8
 801361c:	08015cd0 	.word	0x08015cd0
 8013620:	2301      	movs	r3, #1
 8013622:	9a06      	ldr	r2, [sp, #24]
 8013624:	4631      	mov	r1, r6
 8013626:	4628      	mov	r0, r5
 8013628:	47b8      	blx	r7
 801362a:	3001      	adds	r0, #1
 801362c:	f43f aecd 	beq.w	80133ca <_printf_float+0xba>
 8013630:	f10b 0b01 	add.w	fp, fp, #1
 8013634:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8013638:	ebaa 0309 	sub.w	r3, sl, r9
 801363c:	455b      	cmp	r3, fp
 801363e:	dcef      	bgt.n	8013620 <_printf_float+0x310>
 8013640:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013644:	429a      	cmp	r2, r3
 8013646:	44d0      	add	r8, sl
 8013648:	db15      	blt.n	8013676 <_printf_float+0x366>
 801364a:	6823      	ldr	r3, [r4, #0]
 801364c:	07da      	lsls	r2, r3, #31
 801364e:	d412      	bmi.n	8013676 <_printf_float+0x366>
 8013650:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013652:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013654:	eba3 020a 	sub.w	r2, r3, sl
 8013658:	eba3 0a01 	sub.w	sl, r3, r1
 801365c:	4592      	cmp	sl, r2
 801365e:	bfa8      	it	ge
 8013660:	4692      	movge	sl, r2
 8013662:	f1ba 0f00 	cmp.w	sl, #0
 8013666:	dc0e      	bgt.n	8013686 <_printf_float+0x376>
 8013668:	f04f 0800 	mov.w	r8, #0
 801366c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013670:	f104 091a 	add.w	r9, r4, #26
 8013674:	e019      	b.n	80136aa <_printf_float+0x39a>
 8013676:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801367a:	4631      	mov	r1, r6
 801367c:	4628      	mov	r0, r5
 801367e:	47b8      	blx	r7
 8013680:	3001      	adds	r0, #1
 8013682:	d1e5      	bne.n	8013650 <_printf_float+0x340>
 8013684:	e6a1      	b.n	80133ca <_printf_float+0xba>
 8013686:	4653      	mov	r3, sl
 8013688:	4642      	mov	r2, r8
 801368a:	4631      	mov	r1, r6
 801368c:	4628      	mov	r0, r5
 801368e:	47b8      	blx	r7
 8013690:	3001      	adds	r0, #1
 8013692:	d1e9      	bne.n	8013668 <_printf_float+0x358>
 8013694:	e699      	b.n	80133ca <_printf_float+0xba>
 8013696:	2301      	movs	r3, #1
 8013698:	464a      	mov	r2, r9
 801369a:	4631      	mov	r1, r6
 801369c:	4628      	mov	r0, r5
 801369e:	47b8      	blx	r7
 80136a0:	3001      	adds	r0, #1
 80136a2:	f43f ae92 	beq.w	80133ca <_printf_float+0xba>
 80136a6:	f108 0801 	add.w	r8, r8, #1
 80136aa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80136ae:	1a9b      	subs	r3, r3, r2
 80136b0:	eba3 030a 	sub.w	r3, r3, sl
 80136b4:	4543      	cmp	r3, r8
 80136b6:	dcee      	bgt.n	8013696 <_printf_float+0x386>
 80136b8:	e74a      	b.n	8013550 <_printf_float+0x240>
 80136ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80136bc:	2a01      	cmp	r2, #1
 80136be:	dc01      	bgt.n	80136c4 <_printf_float+0x3b4>
 80136c0:	07db      	lsls	r3, r3, #31
 80136c2:	d53a      	bpl.n	801373a <_printf_float+0x42a>
 80136c4:	2301      	movs	r3, #1
 80136c6:	4642      	mov	r2, r8
 80136c8:	4631      	mov	r1, r6
 80136ca:	4628      	mov	r0, r5
 80136cc:	47b8      	blx	r7
 80136ce:	3001      	adds	r0, #1
 80136d0:	f43f ae7b 	beq.w	80133ca <_printf_float+0xba>
 80136d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80136d8:	4631      	mov	r1, r6
 80136da:	4628      	mov	r0, r5
 80136dc:	47b8      	blx	r7
 80136de:	3001      	adds	r0, #1
 80136e0:	f108 0801 	add.w	r8, r8, #1
 80136e4:	f43f ae71 	beq.w	80133ca <_printf_float+0xba>
 80136e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80136ea:	2200      	movs	r2, #0
 80136ec:	f103 3aff 	add.w	sl, r3, #4294967295
 80136f0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80136f4:	2300      	movs	r3, #0
 80136f6:	f7f5 f91f 	bl	8008938 <__aeabi_dcmpeq>
 80136fa:	b9c8      	cbnz	r0, 8013730 <_printf_float+0x420>
 80136fc:	4653      	mov	r3, sl
 80136fe:	4642      	mov	r2, r8
 8013700:	4631      	mov	r1, r6
 8013702:	4628      	mov	r0, r5
 8013704:	47b8      	blx	r7
 8013706:	3001      	adds	r0, #1
 8013708:	d10e      	bne.n	8013728 <_printf_float+0x418>
 801370a:	e65e      	b.n	80133ca <_printf_float+0xba>
 801370c:	2301      	movs	r3, #1
 801370e:	4652      	mov	r2, sl
 8013710:	4631      	mov	r1, r6
 8013712:	4628      	mov	r0, r5
 8013714:	47b8      	blx	r7
 8013716:	3001      	adds	r0, #1
 8013718:	f43f ae57 	beq.w	80133ca <_printf_float+0xba>
 801371c:	f108 0801 	add.w	r8, r8, #1
 8013720:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013722:	3b01      	subs	r3, #1
 8013724:	4543      	cmp	r3, r8
 8013726:	dcf1      	bgt.n	801370c <_printf_float+0x3fc>
 8013728:	464b      	mov	r3, r9
 801372a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801372e:	e6de      	b.n	80134ee <_printf_float+0x1de>
 8013730:	f04f 0800 	mov.w	r8, #0
 8013734:	f104 0a1a 	add.w	sl, r4, #26
 8013738:	e7f2      	b.n	8013720 <_printf_float+0x410>
 801373a:	2301      	movs	r3, #1
 801373c:	e7df      	b.n	80136fe <_printf_float+0x3ee>
 801373e:	2301      	movs	r3, #1
 8013740:	464a      	mov	r2, r9
 8013742:	4631      	mov	r1, r6
 8013744:	4628      	mov	r0, r5
 8013746:	47b8      	blx	r7
 8013748:	3001      	adds	r0, #1
 801374a:	f43f ae3e 	beq.w	80133ca <_printf_float+0xba>
 801374e:	f108 0801 	add.w	r8, r8, #1
 8013752:	68e3      	ldr	r3, [r4, #12]
 8013754:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8013756:	1a9b      	subs	r3, r3, r2
 8013758:	4543      	cmp	r3, r8
 801375a:	dcf0      	bgt.n	801373e <_printf_float+0x42e>
 801375c:	e6fc      	b.n	8013558 <_printf_float+0x248>
 801375e:	f04f 0800 	mov.w	r8, #0
 8013762:	f104 0919 	add.w	r9, r4, #25
 8013766:	e7f4      	b.n	8013752 <_printf_float+0x442>
 8013768:	2900      	cmp	r1, #0
 801376a:	f43f ae8b 	beq.w	8013484 <_printf_float+0x174>
 801376e:	2300      	movs	r3, #0
 8013770:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8013774:	ab09      	add	r3, sp, #36	; 0x24
 8013776:	9300      	str	r3, [sp, #0]
 8013778:	ec49 8b10 	vmov	d0, r8, r9
 801377c:	6022      	str	r2, [r4, #0]
 801377e:	f8cd a004 	str.w	sl, [sp, #4]
 8013782:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8013786:	4628      	mov	r0, r5
 8013788:	f7ff fd2d 	bl	80131e6 <__cvt>
 801378c:	4680      	mov	r8, r0
 801378e:	e648      	b.n	8013422 <_printf_float+0x112>

08013790 <_printf_common>:
 8013790:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013794:	4691      	mov	r9, r2
 8013796:	461f      	mov	r7, r3
 8013798:	688a      	ldr	r2, [r1, #8]
 801379a:	690b      	ldr	r3, [r1, #16]
 801379c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80137a0:	4293      	cmp	r3, r2
 80137a2:	bfb8      	it	lt
 80137a4:	4613      	movlt	r3, r2
 80137a6:	f8c9 3000 	str.w	r3, [r9]
 80137aa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80137ae:	4606      	mov	r6, r0
 80137b0:	460c      	mov	r4, r1
 80137b2:	b112      	cbz	r2, 80137ba <_printf_common+0x2a>
 80137b4:	3301      	adds	r3, #1
 80137b6:	f8c9 3000 	str.w	r3, [r9]
 80137ba:	6823      	ldr	r3, [r4, #0]
 80137bc:	0699      	lsls	r1, r3, #26
 80137be:	bf42      	ittt	mi
 80137c0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80137c4:	3302      	addmi	r3, #2
 80137c6:	f8c9 3000 	strmi.w	r3, [r9]
 80137ca:	6825      	ldr	r5, [r4, #0]
 80137cc:	f015 0506 	ands.w	r5, r5, #6
 80137d0:	d107      	bne.n	80137e2 <_printf_common+0x52>
 80137d2:	f104 0a19 	add.w	sl, r4, #25
 80137d6:	68e3      	ldr	r3, [r4, #12]
 80137d8:	f8d9 2000 	ldr.w	r2, [r9]
 80137dc:	1a9b      	subs	r3, r3, r2
 80137de:	42ab      	cmp	r3, r5
 80137e0:	dc28      	bgt.n	8013834 <_printf_common+0xa4>
 80137e2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80137e6:	6822      	ldr	r2, [r4, #0]
 80137e8:	3300      	adds	r3, #0
 80137ea:	bf18      	it	ne
 80137ec:	2301      	movne	r3, #1
 80137ee:	0692      	lsls	r2, r2, #26
 80137f0:	d42d      	bmi.n	801384e <_printf_common+0xbe>
 80137f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80137f6:	4639      	mov	r1, r7
 80137f8:	4630      	mov	r0, r6
 80137fa:	47c0      	blx	r8
 80137fc:	3001      	adds	r0, #1
 80137fe:	d020      	beq.n	8013842 <_printf_common+0xb2>
 8013800:	6823      	ldr	r3, [r4, #0]
 8013802:	68e5      	ldr	r5, [r4, #12]
 8013804:	f8d9 2000 	ldr.w	r2, [r9]
 8013808:	f003 0306 	and.w	r3, r3, #6
 801380c:	2b04      	cmp	r3, #4
 801380e:	bf08      	it	eq
 8013810:	1aad      	subeq	r5, r5, r2
 8013812:	68a3      	ldr	r3, [r4, #8]
 8013814:	6922      	ldr	r2, [r4, #16]
 8013816:	bf0c      	ite	eq
 8013818:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801381c:	2500      	movne	r5, #0
 801381e:	4293      	cmp	r3, r2
 8013820:	bfc4      	itt	gt
 8013822:	1a9b      	subgt	r3, r3, r2
 8013824:	18ed      	addgt	r5, r5, r3
 8013826:	f04f 0900 	mov.w	r9, #0
 801382a:	341a      	adds	r4, #26
 801382c:	454d      	cmp	r5, r9
 801382e:	d11a      	bne.n	8013866 <_printf_common+0xd6>
 8013830:	2000      	movs	r0, #0
 8013832:	e008      	b.n	8013846 <_printf_common+0xb6>
 8013834:	2301      	movs	r3, #1
 8013836:	4652      	mov	r2, sl
 8013838:	4639      	mov	r1, r7
 801383a:	4630      	mov	r0, r6
 801383c:	47c0      	blx	r8
 801383e:	3001      	adds	r0, #1
 8013840:	d103      	bne.n	801384a <_printf_common+0xba>
 8013842:	f04f 30ff 	mov.w	r0, #4294967295
 8013846:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801384a:	3501      	adds	r5, #1
 801384c:	e7c3      	b.n	80137d6 <_printf_common+0x46>
 801384e:	18e1      	adds	r1, r4, r3
 8013850:	1c5a      	adds	r2, r3, #1
 8013852:	2030      	movs	r0, #48	; 0x30
 8013854:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8013858:	4422      	add	r2, r4
 801385a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801385e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8013862:	3302      	adds	r3, #2
 8013864:	e7c5      	b.n	80137f2 <_printf_common+0x62>
 8013866:	2301      	movs	r3, #1
 8013868:	4622      	mov	r2, r4
 801386a:	4639      	mov	r1, r7
 801386c:	4630      	mov	r0, r6
 801386e:	47c0      	blx	r8
 8013870:	3001      	adds	r0, #1
 8013872:	d0e6      	beq.n	8013842 <_printf_common+0xb2>
 8013874:	f109 0901 	add.w	r9, r9, #1
 8013878:	e7d8      	b.n	801382c <_printf_common+0x9c>
	...

0801387c <_printf_i>:
 801387c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013880:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8013884:	460c      	mov	r4, r1
 8013886:	7e09      	ldrb	r1, [r1, #24]
 8013888:	b085      	sub	sp, #20
 801388a:	296e      	cmp	r1, #110	; 0x6e
 801388c:	4617      	mov	r7, r2
 801388e:	4606      	mov	r6, r0
 8013890:	4698      	mov	r8, r3
 8013892:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013894:	f000 80b3 	beq.w	80139fe <_printf_i+0x182>
 8013898:	d822      	bhi.n	80138e0 <_printf_i+0x64>
 801389a:	2963      	cmp	r1, #99	; 0x63
 801389c:	d036      	beq.n	801390c <_printf_i+0x90>
 801389e:	d80a      	bhi.n	80138b6 <_printf_i+0x3a>
 80138a0:	2900      	cmp	r1, #0
 80138a2:	f000 80b9 	beq.w	8013a18 <_printf_i+0x19c>
 80138a6:	2958      	cmp	r1, #88	; 0x58
 80138a8:	f000 8083 	beq.w	80139b2 <_printf_i+0x136>
 80138ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80138b0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80138b4:	e032      	b.n	801391c <_printf_i+0xa0>
 80138b6:	2964      	cmp	r1, #100	; 0x64
 80138b8:	d001      	beq.n	80138be <_printf_i+0x42>
 80138ba:	2969      	cmp	r1, #105	; 0x69
 80138bc:	d1f6      	bne.n	80138ac <_printf_i+0x30>
 80138be:	6820      	ldr	r0, [r4, #0]
 80138c0:	6813      	ldr	r3, [r2, #0]
 80138c2:	0605      	lsls	r5, r0, #24
 80138c4:	f103 0104 	add.w	r1, r3, #4
 80138c8:	d52a      	bpl.n	8013920 <_printf_i+0xa4>
 80138ca:	681b      	ldr	r3, [r3, #0]
 80138cc:	6011      	str	r1, [r2, #0]
 80138ce:	2b00      	cmp	r3, #0
 80138d0:	da03      	bge.n	80138da <_printf_i+0x5e>
 80138d2:	222d      	movs	r2, #45	; 0x2d
 80138d4:	425b      	negs	r3, r3
 80138d6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80138da:	486f      	ldr	r0, [pc, #444]	; (8013a98 <_printf_i+0x21c>)
 80138dc:	220a      	movs	r2, #10
 80138de:	e039      	b.n	8013954 <_printf_i+0xd8>
 80138e0:	2973      	cmp	r1, #115	; 0x73
 80138e2:	f000 809d 	beq.w	8013a20 <_printf_i+0x1a4>
 80138e6:	d808      	bhi.n	80138fa <_printf_i+0x7e>
 80138e8:	296f      	cmp	r1, #111	; 0x6f
 80138ea:	d020      	beq.n	801392e <_printf_i+0xb2>
 80138ec:	2970      	cmp	r1, #112	; 0x70
 80138ee:	d1dd      	bne.n	80138ac <_printf_i+0x30>
 80138f0:	6823      	ldr	r3, [r4, #0]
 80138f2:	f043 0320 	orr.w	r3, r3, #32
 80138f6:	6023      	str	r3, [r4, #0]
 80138f8:	e003      	b.n	8013902 <_printf_i+0x86>
 80138fa:	2975      	cmp	r1, #117	; 0x75
 80138fc:	d017      	beq.n	801392e <_printf_i+0xb2>
 80138fe:	2978      	cmp	r1, #120	; 0x78
 8013900:	d1d4      	bne.n	80138ac <_printf_i+0x30>
 8013902:	2378      	movs	r3, #120	; 0x78
 8013904:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8013908:	4864      	ldr	r0, [pc, #400]	; (8013a9c <_printf_i+0x220>)
 801390a:	e055      	b.n	80139b8 <_printf_i+0x13c>
 801390c:	6813      	ldr	r3, [r2, #0]
 801390e:	1d19      	adds	r1, r3, #4
 8013910:	681b      	ldr	r3, [r3, #0]
 8013912:	6011      	str	r1, [r2, #0]
 8013914:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013918:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801391c:	2301      	movs	r3, #1
 801391e:	e08c      	b.n	8013a3a <_printf_i+0x1be>
 8013920:	681b      	ldr	r3, [r3, #0]
 8013922:	6011      	str	r1, [r2, #0]
 8013924:	f010 0f40 	tst.w	r0, #64	; 0x40
 8013928:	bf18      	it	ne
 801392a:	b21b      	sxthne	r3, r3
 801392c:	e7cf      	b.n	80138ce <_printf_i+0x52>
 801392e:	6813      	ldr	r3, [r2, #0]
 8013930:	6825      	ldr	r5, [r4, #0]
 8013932:	1d18      	adds	r0, r3, #4
 8013934:	6010      	str	r0, [r2, #0]
 8013936:	0628      	lsls	r0, r5, #24
 8013938:	d501      	bpl.n	801393e <_printf_i+0xc2>
 801393a:	681b      	ldr	r3, [r3, #0]
 801393c:	e002      	b.n	8013944 <_printf_i+0xc8>
 801393e:	0668      	lsls	r0, r5, #25
 8013940:	d5fb      	bpl.n	801393a <_printf_i+0xbe>
 8013942:	881b      	ldrh	r3, [r3, #0]
 8013944:	4854      	ldr	r0, [pc, #336]	; (8013a98 <_printf_i+0x21c>)
 8013946:	296f      	cmp	r1, #111	; 0x6f
 8013948:	bf14      	ite	ne
 801394a:	220a      	movne	r2, #10
 801394c:	2208      	moveq	r2, #8
 801394e:	2100      	movs	r1, #0
 8013950:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8013954:	6865      	ldr	r5, [r4, #4]
 8013956:	60a5      	str	r5, [r4, #8]
 8013958:	2d00      	cmp	r5, #0
 801395a:	f2c0 8095 	blt.w	8013a88 <_printf_i+0x20c>
 801395e:	6821      	ldr	r1, [r4, #0]
 8013960:	f021 0104 	bic.w	r1, r1, #4
 8013964:	6021      	str	r1, [r4, #0]
 8013966:	2b00      	cmp	r3, #0
 8013968:	d13d      	bne.n	80139e6 <_printf_i+0x16a>
 801396a:	2d00      	cmp	r5, #0
 801396c:	f040 808e 	bne.w	8013a8c <_printf_i+0x210>
 8013970:	4665      	mov	r5, ip
 8013972:	2a08      	cmp	r2, #8
 8013974:	d10b      	bne.n	801398e <_printf_i+0x112>
 8013976:	6823      	ldr	r3, [r4, #0]
 8013978:	07db      	lsls	r3, r3, #31
 801397a:	d508      	bpl.n	801398e <_printf_i+0x112>
 801397c:	6923      	ldr	r3, [r4, #16]
 801397e:	6862      	ldr	r2, [r4, #4]
 8013980:	429a      	cmp	r2, r3
 8013982:	bfde      	ittt	le
 8013984:	2330      	movle	r3, #48	; 0x30
 8013986:	f805 3c01 	strble.w	r3, [r5, #-1]
 801398a:	f105 35ff 	addle.w	r5, r5, #4294967295
 801398e:	ebac 0305 	sub.w	r3, ip, r5
 8013992:	6123      	str	r3, [r4, #16]
 8013994:	f8cd 8000 	str.w	r8, [sp]
 8013998:	463b      	mov	r3, r7
 801399a:	aa03      	add	r2, sp, #12
 801399c:	4621      	mov	r1, r4
 801399e:	4630      	mov	r0, r6
 80139a0:	f7ff fef6 	bl	8013790 <_printf_common>
 80139a4:	3001      	adds	r0, #1
 80139a6:	d14d      	bne.n	8013a44 <_printf_i+0x1c8>
 80139a8:	f04f 30ff 	mov.w	r0, #4294967295
 80139ac:	b005      	add	sp, #20
 80139ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80139b2:	4839      	ldr	r0, [pc, #228]	; (8013a98 <_printf_i+0x21c>)
 80139b4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80139b8:	6813      	ldr	r3, [r2, #0]
 80139ba:	6821      	ldr	r1, [r4, #0]
 80139bc:	1d1d      	adds	r5, r3, #4
 80139be:	681b      	ldr	r3, [r3, #0]
 80139c0:	6015      	str	r5, [r2, #0]
 80139c2:	060a      	lsls	r2, r1, #24
 80139c4:	d50b      	bpl.n	80139de <_printf_i+0x162>
 80139c6:	07ca      	lsls	r2, r1, #31
 80139c8:	bf44      	itt	mi
 80139ca:	f041 0120 	orrmi.w	r1, r1, #32
 80139ce:	6021      	strmi	r1, [r4, #0]
 80139d0:	b91b      	cbnz	r3, 80139da <_printf_i+0x15e>
 80139d2:	6822      	ldr	r2, [r4, #0]
 80139d4:	f022 0220 	bic.w	r2, r2, #32
 80139d8:	6022      	str	r2, [r4, #0]
 80139da:	2210      	movs	r2, #16
 80139dc:	e7b7      	b.n	801394e <_printf_i+0xd2>
 80139de:	064d      	lsls	r5, r1, #25
 80139e0:	bf48      	it	mi
 80139e2:	b29b      	uxthmi	r3, r3
 80139e4:	e7ef      	b.n	80139c6 <_printf_i+0x14a>
 80139e6:	4665      	mov	r5, ip
 80139e8:	fbb3 f1f2 	udiv	r1, r3, r2
 80139ec:	fb02 3311 	mls	r3, r2, r1, r3
 80139f0:	5cc3      	ldrb	r3, [r0, r3]
 80139f2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80139f6:	460b      	mov	r3, r1
 80139f8:	2900      	cmp	r1, #0
 80139fa:	d1f5      	bne.n	80139e8 <_printf_i+0x16c>
 80139fc:	e7b9      	b.n	8013972 <_printf_i+0xf6>
 80139fe:	6813      	ldr	r3, [r2, #0]
 8013a00:	6825      	ldr	r5, [r4, #0]
 8013a02:	6961      	ldr	r1, [r4, #20]
 8013a04:	1d18      	adds	r0, r3, #4
 8013a06:	6010      	str	r0, [r2, #0]
 8013a08:	0628      	lsls	r0, r5, #24
 8013a0a:	681b      	ldr	r3, [r3, #0]
 8013a0c:	d501      	bpl.n	8013a12 <_printf_i+0x196>
 8013a0e:	6019      	str	r1, [r3, #0]
 8013a10:	e002      	b.n	8013a18 <_printf_i+0x19c>
 8013a12:	066a      	lsls	r2, r5, #25
 8013a14:	d5fb      	bpl.n	8013a0e <_printf_i+0x192>
 8013a16:	8019      	strh	r1, [r3, #0]
 8013a18:	2300      	movs	r3, #0
 8013a1a:	6123      	str	r3, [r4, #16]
 8013a1c:	4665      	mov	r5, ip
 8013a1e:	e7b9      	b.n	8013994 <_printf_i+0x118>
 8013a20:	6813      	ldr	r3, [r2, #0]
 8013a22:	1d19      	adds	r1, r3, #4
 8013a24:	6011      	str	r1, [r2, #0]
 8013a26:	681d      	ldr	r5, [r3, #0]
 8013a28:	6862      	ldr	r2, [r4, #4]
 8013a2a:	2100      	movs	r1, #0
 8013a2c:	4628      	mov	r0, r5
 8013a2e:	f7f4 fb0f 	bl	8008050 <memchr>
 8013a32:	b108      	cbz	r0, 8013a38 <_printf_i+0x1bc>
 8013a34:	1b40      	subs	r0, r0, r5
 8013a36:	6060      	str	r0, [r4, #4]
 8013a38:	6863      	ldr	r3, [r4, #4]
 8013a3a:	6123      	str	r3, [r4, #16]
 8013a3c:	2300      	movs	r3, #0
 8013a3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013a42:	e7a7      	b.n	8013994 <_printf_i+0x118>
 8013a44:	6923      	ldr	r3, [r4, #16]
 8013a46:	462a      	mov	r2, r5
 8013a48:	4639      	mov	r1, r7
 8013a4a:	4630      	mov	r0, r6
 8013a4c:	47c0      	blx	r8
 8013a4e:	3001      	adds	r0, #1
 8013a50:	d0aa      	beq.n	80139a8 <_printf_i+0x12c>
 8013a52:	6823      	ldr	r3, [r4, #0]
 8013a54:	079b      	lsls	r3, r3, #30
 8013a56:	d413      	bmi.n	8013a80 <_printf_i+0x204>
 8013a58:	68e0      	ldr	r0, [r4, #12]
 8013a5a:	9b03      	ldr	r3, [sp, #12]
 8013a5c:	4298      	cmp	r0, r3
 8013a5e:	bfb8      	it	lt
 8013a60:	4618      	movlt	r0, r3
 8013a62:	e7a3      	b.n	80139ac <_printf_i+0x130>
 8013a64:	2301      	movs	r3, #1
 8013a66:	464a      	mov	r2, r9
 8013a68:	4639      	mov	r1, r7
 8013a6a:	4630      	mov	r0, r6
 8013a6c:	47c0      	blx	r8
 8013a6e:	3001      	adds	r0, #1
 8013a70:	d09a      	beq.n	80139a8 <_printf_i+0x12c>
 8013a72:	3501      	adds	r5, #1
 8013a74:	68e3      	ldr	r3, [r4, #12]
 8013a76:	9a03      	ldr	r2, [sp, #12]
 8013a78:	1a9b      	subs	r3, r3, r2
 8013a7a:	42ab      	cmp	r3, r5
 8013a7c:	dcf2      	bgt.n	8013a64 <_printf_i+0x1e8>
 8013a7e:	e7eb      	b.n	8013a58 <_printf_i+0x1dc>
 8013a80:	2500      	movs	r5, #0
 8013a82:	f104 0919 	add.w	r9, r4, #25
 8013a86:	e7f5      	b.n	8013a74 <_printf_i+0x1f8>
 8013a88:	2b00      	cmp	r3, #0
 8013a8a:	d1ac      	bne.n	80139e6 <_printf_i+0x16a>
 8013a8c:	7803      	ldrb	r3, [r0, #0]
 8013a8e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8013a92:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013a96:	e76c      	b.n	8013972 <_printf_i+0xf6>
 8013a98:	08015cd2 	.word	0x08015cd2
 8013a9c:	08015ce3 	.word	0x08015ce3

08013aa0 <iprintf>:
 8013aa0:	b40f      	push	{r0, r1, r2, r3}
 8013aa2:	4b0a      	ldr	r3, [pc, #40]	; (8013acc <iprintf+0x2c>)
 8013aa4:	b513      	push	{r0, r1, r4, lr}
 8013aa6:	681c      	ldr	r4, [r3, #0]
 8013aa8:	b124      	cbz	r4, 8013ab4 <iprintf+0x14>
 8013aaa:	69a3      	ldr	r3, [r4, #24]
 8013aac:	b913      	cbnz	r3, 8013ab4 <iprintf+0x14>
 8013aae:	4620      	mov	r0, r4
 8013ab0:	f000 feb2 	bl	8014818 <__sinit>
 8013ab4:	ab05      	add	r3, sp, #20
 8013ab6:	9a04      	ldr	r2, [sp, #16]
 8013ab8:	68a1      	ldr	r1, [r4, #8]
 8013aba:	9301      	str	r3, [sp, #4]
 8013abc:	4620      	mov	r0, r4
 8013abe:	f001 fc59 	bl	8015374 <_vfiprintf_r>
 8013ac2:	b002      	add	sp, #8
 8013ac4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013ac8:	b004      	add	sp, #16
 8013aca:	4770      	bx	lr
 8013acc:	20000018 	.word	0x20000018

08013ad0 <_vsiprintf_r>:
 8013ad0:	b500      	push	{lr}
 8013ad2:	b09b      	sub	sp, #108	; 0x6c
 8013ad4:	9100      	str	r1, [sp, #0]
 8013ad6:	9104      	str	r1, [sp, #16]
 8013ad8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8013adc:	9105      	str	r1, [sp, #20]
 8013ade:	9102      	str	r1, [sp, #8]
 8013ae0:	4905      	ldr	r1, [pc, #20]	; (8013af8 <_vsiprintf_r+0x28>)
 8013ae2:	9103      	str	r1, [sp, #12]
 8013ae4:	4669      	mov	r1, sp
 8013ae6:	f001 fb23 	bl	8015130 <_svfiprintf_r>
 8013aea:	9b00      	ldr	r3, [sp, #0]
 8013aec:	2200      	movs	r2, #0
 8013aee:	701a      	strb	r2, [r3, #0]
 8013af0:	b01b      	add	sp, #108	; 0x6c
 8013af2:	f85d fb04 	ldr.w	pc, [sp], #4
 8013af6:	bf00      	nop
 8013af8:	ffff0208 	.word	0xffff0208

08013afc <vsiprintf>:
 8013afc:	4613      	mov	r3, r2
 8013afe:	460a      	mov	r2, r1
 8013b00:	4601      	mov	r1, r0
 8013b02:	4802      	ldr	r0, [pc, #8]	; (8013b0c <vsiprintf+0x10>)
 8013b04:	6800      	ldr	r0, [r0, #0]
 8013b06:	f7ff bfe3 	b.w	8013ad0 <_vsiprintf_r>
 8013b0a:	bf00      	nop
 8013b0c:	20000018 	.word	0x20000018

08013b10 <quorem>:
 8013b10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b14:	6903      	ldr	r3, [r0, #16]
 8013b16:	690c      	ldr	r4, [r1, #16]
 8013b18:	42a3      	cmp	r3, r4
 8013b1a:	4680      	mov	r8, r0
 8013b1c:	f2c0 8082 	blt.w	8013c24 <quorem+0x114>
 8013b20:	3c01      	subs	r4, #1
 8013b22:	f101 0714 	add.w	r7, r1, #20
 8013b26:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8013b2a:	f100 0614 	add.w	r6, r0, #20
 8013b2e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8013b32:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8013b36:	eb06 030c 	add.w	r3, r6, ip
 8013b3a:	3501      	adds	r5, #1
 8013b3c:	eb07 090c 	add.w	r9, r7, ip
 8013b40:	9301      	str	r3, [sp, #4]
 8013b42:	fbb0 f5f5 	udiv	r5, r0, r5
 8013b46:	b395      	cbz	r5, 8013bae <quorem+0x9e>
 8013b48:	f04f 0a00 	mov.w	sl, #0
 8013b4c:	4638      	mov	r0, r7
 8013b4e:	46b6      	mov	lr, r6
 8013b50:	46d3      	mov	fp, sl
 8013b52:	f850 2b04 	ldr.w	r2, [r0], #4
 8013b56:	b293      	uxth	r3, r2
 8013b58:	fb05 a303 	mla	r3, r5, r3, sl
 8013b5c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013b60:	b29b      	uxth	r3, r3
 8013b62:	ebab 0303 	sub.w	r3, fp, r3
 8013b66:	0c12      	lsrs	r2, r2, #16
 8013b68:	f8de b000 	ldr.w	fp, [lr]
 8013b6c:	fb05 a202 	mla	r2, r5, r2, sl
 8013b70:	fa13 f38b 	uxtah	r3, r3, fp
 8013b74:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8013b78:	fa1f fb82 	uxth.w	fp, r2
 8013b7c:	f8de 2000 	ldr.w	r2, [lr]
 8013b80:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8013b84:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8013b88:	b29b      	uxth	r3, r3
 8013b8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013b8e:	4581      	cmp	r9, r0
 8013b90:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8013b94:	f84e 3b04 	str.w	r3, [lr], #4
 8013b98:	d2db      	bcs.n	8013b52 <quorem+0x42>
 8013b9a:	f856 300c 	ldr.w	r3, [r6, ip]
 8013b9e:	b933      	cbnz	r3, 8013bae <quorem+0x9e>
 8013ba0:	9b01      	ldr	r3, [sp, #4]
 8013ba2:	3b04      	subs	r3, #4
 8013ba4:	429e      	cmp	r6, r3
 8013ba6:	461a      	mov	r2, r3
 8013ba8:	d330      	bcc.n	8013c0c <quorem+0xfc>
 8013baa:	f8c8 4010 	str.w	r4, [r8, #16]
 8013bae:	4640      	mov	r0, r8
 8013bb0:	f001 f8e8 	bl	8014d84 <__mcmp>
 8013bb4:	2800      	cmp	r0, #0
 8013bb6:	db25      	blt.n	8013c04 <quorem+0xf4>
 8013bb8:	3501      	adds	r5, #1
 8013bba:	4630      	mov	r0, r6
 8013bbc:	f04f 0c00 	mov.w	ip, #0
 8013bc0:	f857 2b04 	ldr.w	r2, [r7], #4
 8013bc4:	f8d0 e000 	ldr.w	lr, [r0]
 8013bc8:	b293      	uxth	r3, r2
 8013bca:	ebac 0303 	sub.w	r3, ip, r3
 8013bce:	0c12      	lsrs	r2, r2, #16
 8013bd0:	fa13 f38e 	uxtah	r3, r3, lr
 8013bd4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8013bd8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8013bdc:	b29b      	uxth	r3, r3
 8013bde:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013be2:	45b9      	cmp	r9, r7
 8013be4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8013be8:	f840 3b04 	str.w	r3, [r0], #4
 8013bec:	d2e8      	bcs.n	8013bc0 <quorem+0xb0>
 8013bee:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8013bf2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8013bf6:	b92a      	cbnz	r2, 8013c04 <quorem+0xf4>
 8013bf8:	3b04      	subs	r3, #4
 8013bfa:	429e      	cmp	r6, r3
 8013bfc:	461a      	mov	r2, r3
 8013bfe:	d30b      	bcc.n	8013c18 <quorem+0x108>
 8013c00:	f8c8 4010 	str.w	r4, [r8, #16]
 8013c04:	4628      	mov	r0, r5
 8013c06:	b003      	add	sp, #12
 8013c08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c0c:	6812      	ldr	r2, [r2, #0]
 8013c0e:	3b04      	subs	r3, #4
 8013c10:	2a00      	cmp	r2, #0
 8013c12:	d1ca      	bne.n	8013baa <quorem+0x9a>
 8013c14:	3c01      	subs	r4, #1
 8013c16:	e7c5      	b.n	8013ba4 <quorem+0x94>
 8013c18:	6812      	ldr	r2, [r2, #0]
 8013c1a:	3b04      	subs	r3, #4
 8013c1c:	2a00      	cmp	r2, #0
 8013c1e:	d1ef      	bne.n	8013c00 <quorem+0xf0>
 8013c20:	3c01      	subs	r4, #1
 8013c22:	e7ea      	b.n	8013bfa <quorem+0xea>
 8013c24:	2000      	movs	r0, #0
 8013c26:	e7ee      	b.n	8013c06 <quorem+0xf6>

08013c28 <_dtoa_r>:
 8013c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c2c:	ec57 6b10 	vmov	r6, r7, d0
 8013c30:	b097      	sub	sp, #92	; 0x5c
 8013c32:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8013c34:	9106      	str	r1, [sp, #24]
 8013c36:	4604      	mov	r4, r0
 8013c38:	920b      	str	r2, [sp, #44]	; 0x2c
 8013c3a:	9312      	str	r3, [sp, #72]	; 0x48
 8013c3c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8013c40:	e9cd 6700 	strd	r6, r7, [sp]
 8013c44:	b93d      	cbnz	r5, 8013c56 <_dtoa_r+0x2e>
 8013c46:	2010      	movs	r0, #16
 8013c48:	f000 fe7e 	bl	8014948 <malloc>
 8013c4c:	6260      	str	r0, [r4, #36]	; 0x24
 8013c4e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8013c52:	6005      	str	r5, [r0, #0]
 8013c54:	60c5      	str	r5, [r0, #12]
 8013c56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013c58:	6819      	ldr	r1, [r3, #0]
 8013c5a:	b151      	cbz	r1, 8013c72 <_dtoa_r+0x4a>
 8013c5c:	685a      	ldr	r2, [r3, #4]
 8013c5e:	604a      	str	r2, [r1, #4]
 8013c60:	2301      	movs	r3, #1
 8013c62:	4093      	lsls	r3, r2
 8013c64:	608b      	str	r3, [r1, #8]
 8013c66:	4620      	mov	r0, r4
 8013c68:	f000 feaa 	bl	80149c0 <_Bfree>
 8013c6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013c6e:	2200      	movs	r2, #0
 8013c70:	601a      	str	r2, [r3, #0]
 8013c72:	1e3b      	subs	r3, r7, #0
 8013c74:	bfbb      	ittet	lt
 8013c76:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8013c7a:	9301      	strlt	r3, [sp, #4]
 8013c7c:	2300      	movge	r3, #0
 8013c7e:	2201      	movlt	r2, #1
 8013c80:	bfac      	ite	ge
 8013c82:	f8c8 3000 	strge.w	r3, [r8]
 8013c86:	f8c8 2000 	strlt.w	r2, [r8]
 8013c8a:	4baf      	ldr	r3, [pc, #700]	; (8013f48 <_dtoa_r+0x320>)
 8013c8c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8013c90:	ea33 0308 	bics.w	r3, r3, r8
 8013c94:	d114      	bne.n	8013cc0 <_dtoa_r+0x98>
 8013c96:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8013c98:	f242 730f 	movw	r3, #9999	; 0x270f
 8013c9c:	6013      	str	r3, [r2, #0]
 8013c9e:	9b00      	ldr	r3, [sp, #0]
 8013ca0:	b923      	cbnz	r3, 8013cac <_dtoa_r+0x84>
 8013ca2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8013ca6:	2800      	cmp	r0, #0
 8013ca8:	f000 8542 	beq.w	8014730 <_dtoa_r+0xb08>
 8013cac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013cae:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8013f5c <_dtoa_r+0x334>
 8013cb2:	2b00      	cmp	r3, #0
 8013cb4:	f000 8544 	beq.w	8014740 <_dtoa_r+0xb18>
 8013cb8:	f10b 0303 	add.w	r3, fp, #3
 8013cbc:	f000 bd3e 	b.w	801473c <_dtoa_r+0xb14>
 8013cc0:	e9dd 6700 	ldrd	r6, r7, [sp]
 8013cc4:	2200      	movs	r2, #0
 8013cc6:	2300      	movs	r3, #0
 8013cc8:	4630      	mov	r0, r6
 8013cca:	4639      	mov	r1, r7
 8013ccc:	f7f4 fe34 	bl	8008938 <__aeabi_dcmpeq>
 8013cd0:	4681      	mov	r9, r0
 8013cd2:	b168      	cbz	r0, 8013cf0 <_dtoa_r+0xc8>
 8013cd4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8013cd6:	2301      	movs	r3, #1
 8013cd8:	6013      	str	r3, [r2, #0]
 8013cda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013cdc:	2b00      	cmp	r3, #0
 8013cde:	f000 8524 	beq.w	801472a <_dtoa_r+0xb02>
 8013ce2:	4b9a      	ldr	r3, [pc, #616]	; (8013f4c <_dtoa_r+0x324>)
 8013ce4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8013ce6:	f103 3bff 	add.w	fp, r3, #4294967295
 8013cea:	6013      	str	r3, [r2, #0]
 8013cec:	f000 bd28 	b.w	8014740 <_dtoa_r+0xb18>
 8013cf0:	aa14      	add	r2, sp, #80	; 0x50
 8013cf2:	a915      	add	r1, sp, #84	; 0x54
 8013cf4:	ec47 6b10 	vmov	d0, r6, r7
 8013cf8:	4620      	mov	r0, r4
 8013cfa:	f001 f8ba 	bl	8014e72 <__d2b>
 8013cfe:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8013d02:	9004      	str	r0, [sp, #16]
 8013d04:	2d00      	cmp	r5, #0
 8013d06:	d07c      	beq.n	8013e02 <_dtoa_r+0x1da>
 8013d08:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8013d0c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8013d10:	46b2      	mov	sl, r6
 8013d12:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8013d16:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8013d1a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8013d1e:	2200      	movs	r2, #0
 8013d20:	4b8b      	ldr	r3, [pc, #556]	; (8013f50 <_dtoa_r+0x328>)
 8013d22:	4650      	mov	r0, sl
 8013d24:	4659      	mov	r1, fp
 8013d26:	f7f4 f9e7 	bl	80080f8 <__aeabi_dsub>
 8013d2a:	a381      	add	r3, pc, #516	; (adr r3, 8013f30 <_dtoa_r+0x308>)
 8013d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d30:	f7f4 fb9a 	bl	8008468 <__aeabi_dmul>
 8013d34:	a380      	add	r3, pc, #512	; (adr r3, 8013f38 <_dtoa_r+0x310>)
 8013d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d3a:	f7f4 f9df 	bl	80080fc <__adddf3>
 8013d3e:	4606      	mov	r6, r0
 8013d40:	4628      	mov	r0, r5
 8013d42:	460f      	mov	r7, r1
 8013d44:	f7f4 fb26 	bl	8008394 <__aeabi_i2d>
 8013d48:	a37d      	add	r3, pc, #500	; (adr r3, 8013f40 <_dtoa_r+0x318>)
 8013d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d4e:	f7f4 fb8b 	bl	8008468 <__aeabi_dmul>
 8013d52:	4602      	mov	r2, r0
 8013d54:	460b      	mov	r3, r1
 8013d56:	4630      	mov	r0, r6
 8013d58:	4639      	mov	r1, r7
 8013d5a:	f7f4 f9cf 	bl	80080fc <__adddf3>
 8013d5e:	4606      	mov	r6, r0
 8013d60:	460f      	mov	r7, r1
 8013d62:	f7f4 fe31 	bl	80089c8 <__aeabi_d2iz>
 8013d66:	2200      	movs	r2, #0
 8013d68:	4682      	mov	sl, r0
 8013d6a:	2300      	movs	r3, #0
 8013d6c:	4630      	mov	r0, r6
 8013d6e:	4639      	mov	r1, r7
 8013d70:	f7f4 fdec 	bl	800894c <__aeabi_dcmplt>
 8013d74:	b148      	cbz	r0, 8013d8a <_dtoa_r+0x162>
 8013d76:	4650      	mov	r0, sl
 8013d78:	f7f4 fb0c 	bl	8008394 <__aeabi_i2d>
 8013d7c:	4632      	mov	r2, r6
 8013d7e:	463b      	mov	r3, r7
 8013d80:	f7f4 fdda 	bl	8008938 <__aeabi_dcmpeq>
 8013d84:	b908      	cbnz	r0, 8013d8a <_dtoa_r+0x162>
 8013d86:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013d8a:	f1ba 0f16 	cmp.w	sl, #22
 8013d8e:	d859      	bhi.n	8013e44 <_dtoa_r+0x21c>
 8013d90:	4970      	ldr	r1, [pc, #448]	; (8013f54 <_dtoa_r+0x32c>)
 8013d92:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8013d96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013d9a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013d9e:	f7f4 fdf3 	bl	8008988 <__aeabi_dcmpgt>
 8013da2:	2800      	cmp	r0, #0
 8013da4:	d050      	beq.n	8013e48 <_dtoa_r+0x220>
 8013da6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013daa:	2300      	movs	r3, #0
 8013dac:	930f      	str	r3, [sp, #60]	; 0x3c
 8013dae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8013db0:	1b5d      	subs	r5, r3, r5
 8013db2:	f1b5 0801 	subs.w	r8, r5, #1
 8013db6:	bf49      	itett	mi
 8013db8:	f1c5 0301 	rsbmi	r3, r5, #1
 8013dbc:	2300      	movpl	r3, #0
 8013dbe:	9305      	strmi	r3, [sp, #20]
 8013dc0:	f04f 0800 	movmi.w	r8, #0
 8013dc4:	bf58      	it	pl
 8013dc6:	9305      	strpl	r3, [sp, #20]
 8013dc8:	f1ba 0f00 	cmp.w	sl, #0
 8013dcc:	db3e      	blt.n	8013e4c <_dtoa_r+0x224>
 8013dce:	2300      	movs	r3, #0
 8013dd0:	44d0      	add	r8, sl
 8013dd2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8013dd6:	9307      	str	r3, [sp, #28]
 8013dd8:	9b06      	ldr	r3, [sp, #24]
 8013dda:	2b09      	cmp	r3, #9
 8013ddc:	f200 8090 	bhi.w	8013f00 <_dtoa_r+0x2d8>
 8013de0:	2b05      	cmp	r3, #5
 8013de2:	bfc4      	itt	gt
 8013de4:	3b04      	subgt	r3, #4
 8013de6:	9306      	strgt	r3, [sp, #24]
 8013de8:	9b06      	ldr	r3, [sp, #24]
 8013dea:	f1a3 0302 	sub.w	r3, r3, #2
 8013dee:	bfcc      	ite	gt
 8013df0:	2500      	movgt	r5, #0
 8013df2:	2501      	movle	r5, #1
 8013df4:	2b03      	cmp	r3, #3
 8013df6:	f200 808f 	bhi.w	8013f18 <_dtoa_r+0x2f0>
 8013dfa:	e8df f003 	tbb	[pc, r3]
 8013dfe:	7f7d      	.short	0x7f7d
 8013e00:	7131      	.short	0x7131
 8013e02:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8013e06:	441d      	add	r5, r3
 8013e08:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8013e0c:	2820      	cmp	r0, #32
 8013e0e:	dd13      	ble.n	8013e38 <_dtoa_r+0x210>
 8013e10:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8013e14:	9b00      	ldr	r3, [sp, #0]
 8013e16:	fa08 f800 	lsl.w	r8, r8, r0
 8013e1a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8013e1e:	fa23 f000 	lsr.w	r0, r3, r0
 8013e22:	ea48 0000 	orr.w	r0, r8, r0
 8013e26:	f7f4 faa5 	bl	8008374 <__aeabi_ui2d>
 8013e2a:	2301      	movs	r3, #1
 8013e2c:	4682      	mov	sl, r0
 8013e2e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8013e32:	3d01      	subs	r5, #1
 8013e34:	9313      	str	r3, [sp, #76]	; 0x4c
 8013e36:	e772      	b.n	8013d1e <_dtoa_r+0xf6>
 8013e38:	9b00      	ldr	r3, [sp, #0]
 8013e3a:	f1c0 0020 	rsb	r0, r0, #32
 8013e3e:	fa03 f000 	lsl.w	r0, r3, r0
 8013e42:	e7f0      	b.n	8013e26 <_dtoa_r+0x1fe>
 8013e44:	2301      	movs	r3, #1
 8013e46:	e7b1      	b.n	8013dac <_dtoa_r+0x184>
 8013e48:	900f      	str	r0, [sp, #60]	; 0x3c
 8013e4a:	e7b0      	b.n	8013dae <_dtoa_r+0x186>
 8013e4c:	9b05      	ldr	r3, [sp, #20]
 8013e4e:	eba3 030a 	sub.w	r3, r3, sl
 8013e52:	9305      	str	r3, [sp, #20]
 8013e54:	f1ca 0300 	rsb	r3, sl, #0
 8013e58:	9307      	str	r3, [sp, #28]
 8013e5a:	2300      	movs	r3, #0
 8013e5c:	930e      	str	r3, [sp, #56]	; 0x38
 8013e5e:	e7bb      	b.n	8013dd8 <_dtoa_r+0x1b0>
 8013e60:	2301      	movs	r3, #1
 8013e62:	930a      	str	r3, [sp, #40]	; 0x28
 8013e64:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013e66:	2b00      	cmp	r3, #0
 8013e68:	dd59      	ble.n	8013f1e <_dtoa_r+0x2f6>
 8013e6a:	9302      	str	r3, [sp, #8]
 8013e6c:	4699      	mov	r9, r3
 8013e6e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8013e70:	2200      	movs	r2, #0
 8013e72:	6072      	str	r2, [r6, #4]
 8013e74:	2204      	movs	r2, #4
 8013e76:	f102 0014 	add.w	r0, r2, #20
 8013e7a:	4298      	cmp	r0, r3
 8013e7c:	6871      	ldr	r1, [r6, #4]
 8013e7e:	d953      	bls.n	8013f28 <_dtoa_r+0x300>
 8013e80:	4620      	mov	r0, r4
 8013e82:	f000 fd69 	bl	8014958 <_Balloc>
 8013e86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013e88:	6030      	str	r0, [r6, #0]
 8013e8a:	f1b9 0f0e 	cmp.w	r9, #14
 8013e8e:	f8d3 b000 	ldr.w	fp, [r3]
 8013e92:	f200 80e6 	bhi.w	8014062 <_dtoa_r+0x43a>
 8013e96:	2d00      	cmp	r5, #0
 8013e98:	f000 80e3 	beq.w	8014062 <_dtoa_r+0x43a>
 8013e9c:	ed9d 7b00 	vldr	d7, [sp]
 8013ea0:	f1ba 0f00 	cmp.w	sl, #0
 8013ea4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8013ea8:	dd74      	ble.n	8013f94 <_dtoa_r+0x36c>
 8013eaa:	4a2a      	ldr	r2, [pc, #168]	; (8013f54 <_dtoa_r+0x32c>)
 8013eac:	f00a 030f 	and.w	r3, sl, #15
 8013eb0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8013eb4:	ed93 7b00 	vldr	d7, [r3]
 8013eb8:	ea4f 162a 	mov.w	r6, sl, asr #4
 8013ebc:	06f0      	lsls	r0, r6, #27
 8013ebe:	ed8d 7b08 	vstr	d7, [sp, #32]
 8013ec2:	d565      	bpl.n	8013f90 <_dtoa_r+0x368>
 8013ec4:	4b24      	ldr	r3, [pc, #144]	; (8013f58 <_dtoa_r+0x330>)
 8013ec6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8013eca:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013ece:	f7f4 fbf5 	bl	80086bc <__aeabi_ddiv>
 8013ed2:	e9cd 0100 	strd	r0, r1, [sp]
 8013ed6:	f006 060f 	and.w	r6, r6, #15
 8013eda:	2503      	movs	r5, #3
 8013edc:	4f1e      	ldr	r7, [pc, #120]	; (8013f58 <_dtoa_r+0x330>)
 8013ede:	e04c      	b.n	8013f7a <_dtoa_r+0x352>
 8013ee0:	2301      	movs	r3, #1
 8013ee2:	930a      	str	r3, [sp, #40]	; 0x28
 8013ee4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013ee6:	4453      	add	r3, sl
 8013ee8:	f103 0901 	add.w	r9, r3, #1
 8013eec:	9302      	str	r3, [sp, #8]
 8013eee:	464b      	mov	r3, r9
 8013ef0:	2b01      	cmp	r3, #1
 8013ef2:	bfb8      	it	lt
 8013ef4:	2301      	movlt	r3, #1
 8013ef6:	e7ba      	b.n	8013e6e <_dtoa_r+0x246>
 8013ef8:	2300      	movs	r3, #0
 8013efa:	e7b2      	b.n	8013e62 <_dtoa_r+0x23a>
 8013efc:	2300      	movs	r3, #0
 8013efe:	e7f0      	b.n	8013ee2 <_dtoa_r+0x2ba>
 8013f00:	2501      	movs	r5, #1
 8013f02:	2300      	movs	r3, #0
 8013f04:	9306      	str	r3, [sp, #24]
 8013f06:	950a      	str	r5, [sp, #40]	; 0x28
 8013f08:	f04f 33ff 	mov.w	r3, #4294967295
 8013f0c:	9302      	str	r3, [sp, #8]
 8013f0e:	4699      	mov	r9, r3
 8013f10:	2200      	movs	r2, #0
 8013f12:	2312      	movs	r3, #18
 8013f14:	920b      	str	r2, [sp, #44]	; 0x2c
 8013f16:	e7aa      	b.n	8013e6e <_dtoa_r+0x246>
 8013f18:	2301      	movs	r3, #1
 8013f1a:	930a      	str	r3, [sp, #40]	; 0x28
 8013f1c:	e7f4      	b.n	8013f08 <_dtoa_r+0x2e0>
 8013f1e:	2301      	movs	r3, #1
 8013f20:	9302      	str	r3, [sp, #8]
 8013f22:	4699      	mov	r9, r3
 8013f24:	461a      	mov	r2, r3
 8013f26:	e7f5      	b.n	8013f14 <_dtoa_r+0x2ec>
 8013f28:	3101      	adds	r1, #1
 8013f2a:	6071      	str	r1, [r6, #4]
 8013f2c:	0052      	lsls	r2, r2, #1
 8013f2e:	e7a2      	b.n	8013e76 <_dtoa_r+0x24e>
 8013f30:	636f4361 	.word	0x636f4361
 8013f34:	3fd287a7 	.word	0x3fd287a7
 8013f38:	8b60c8b3 	.word	0x8b60c8b3
 8013f3c:	3fc68a28 	.word	0x3fc68a28
 8013f40:	509f79fb 	.word	0x509f79fb
 8013f44:	3fd34413 	.word	0x3fd34413
 8013f48:	7ff00000 	.word	0x7ff00000
 8013f4c:	08015cd1 	.word	0x08015cd1
 8013f50:	3ff80000 	.word	0x3ff80000
 8013f54:	08015d90 	.word	0x08015d90
 8013f58:	08015d68 	.word	0x08015d68
 8013f5c:	08015cfd 	.word	0x08015cfd
 8013f60:	07f1      	lsls	r1, r6, #31
 8013f62:	d508      	bpl.n	8013f76 <_dtoa_r+0x34e>
 8013f64:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8013f68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8013f6c:	f7f4 fa7c 	bl	8008468 <__aeabi_dmul>
 8013f70:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8013f74:	3501      	adds	r5, #1
 8013f76:	1076      	asrs	r6, r6, #1
 8013f78:	3708      	adds	r7, #8
 8013f7a:	2e00      	cmp	r6, #0
 8013f7c:	d1f0      	bne.n	8013f60 <_dtoa_r+0x338>
 8013f7e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8013f82:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013f86:	f7f4 fb99 	bl	80086bc <__aeabi_ddiv>
 8013f8a:	e9cd 0100 	strd	r0, r1, [sp]
 8013f8e:	e01a      	b.n	8013fc6 <_dtoa_r+0x39e>
 8013f90:	2502      	movs	r5, #2
 8013f92:	e7a3      	b.n	8013edc <_dtoa_r+0x2b4>
 8013f94:	f000 80a0 	beq.w	80140d8 <_dtoa_r+0x4b0>
 8013f98:	f1ca 0600 	rsb	r6, sl, #0
 8013f9c:	4b9f      	ldr	r3, [pc, #636]	; (801421c <_dtoa_r+0x5f4>)
 8013f9e:	4fa0      	ldr	r7, [pc, #640]	; (8014220 <_dtoa_r+0x5f8>)
 8013fa0:	f006 020f 	and.w	r2, r6, #15
 8013fa4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013fac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8013fb0:	f7f4 fa5a 	bl	8008468 <__aeabi_dmul>
 8013fb4:	e9cd 0100 	strd	r0, r1, [sp]
 8013fb8:	1136      	asrs	r6, r6, #4
 8013fba:	2300      	movs	r3, #0
 8013fbc:	2502      	movs	r5, #2
 8013fbe:	2e00      	cmp	r6, #0
 8013fc0:	d17f      	bne.n	80140c2 <_dtoa_r+0x49a>
 8013fc2:	2b00      	cmp	r3, #0
 8013fc4:	d1e1      	bne.n	8013f8a <_dtoa_r+0x362>
 8013fc6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013fc8:	2b00      	cmp	r3, #0
 8013fca:	f000 8087 	beq.w	80140dc <_dtoa_r+0x4b4>
 8013fce:	e9dd 6700 	ldrd	r6, r7, [sp]
 8013fd2:	2200      	movs	r2, #0
 8013fd4:	4b93      	ldr	r3, [pc, #588]	; (8014224 <_dtoa_r+0x5fc>)
 8013fd6:	4630      	mov	r0, r6
 8013fd8:	4639      	mov	r1, r7
 8013fda:	f7f4 fcb7 	bl	800894c <__aeabi_dcmplt>
 8013fde:	2800      	cmp	r0, #0
 8013fe0:	d07c      	beq.n	80140dc <_dtoa_r+0x4b4>
 8013fe2:	f1b9 0f00 	cmp.w	r9, #0
 8013fe6:	d079      	beq.n	80140dc <_dtoa_r+0x4b4>
 8013fe8:	9b02      	ldr	r3, [sp, #8]
 8013fea:	2b00      	cmp	r3, #0
 8013fec:	dd35      	ble.n	801405a <_dtoa_r+0x432>
 8013fee:	f10a 33ff 	add.w	r3, sl, #4294967295
 8013ff2:	9308      	str	r3, [sp, #32]
 8013ff4:	4639      	mov	r1, r7
 8013ff6:	2200      	movs	r2, #0
 8013ff8:	4b8b      	ldr	r3, [pc, #556]	; (8014228 <_dtoa_r+0x600>)
 8013ffa:	4630      	mov	r0, r6
 8013ffc:	f7f4 fa34 	bl	8008468 <__aeabi_dmul>
 8014000:	e9cd 0100 	strd	r0, r1, [sp]
 8014004:	9f02      	ldr	r7, [sp, #8]
 8014006:	3501      	adds	r5, #1
 8014008:	4628      	mov	r0, r5
 801400a:	f7f4 f9c3 	bl	8008394 <__aeabi_i2d>
 801400e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014012:	f7f4 fa29 	bl	8008468 <__aeabi_dmul>
 8014016:	2200      	movs	r2, #0
 8014018:	4b84      	ldr	r3, [pc, #528]	; (801422c <_dtoa_r+0x604>)
 801401a:	f7f4 f86f 	bl	80080fc <__adddf3>
 801401e:	4605      	mov	r5, r0
 8014020:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8014024:	2f00      	cmp	r7, #0
 8014026:	d15d      	bne.n	80140e4 <_dtoa_r+0x4bc>
 8014028:	2200      	movs	r2, #0
 801402a:	4b81      	ldr	r3, [pc, #516]	; (8014230 <_dtoa_r+0x608>)
 801402c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014030:	f7f4 f862 	bl	80080f8 <__aeabi_dsub>
 8014034:	462a      	mov	r2, r5
 8014036:	4633      	mov	r3, r6
 8014038:	e9cd 0100 	strd	r0, r1, [sp]
 801403c:	f7f4 fca4 	bl	8008988 <__aeabi_dcmpgt>
 8014040:	2800      	cmp	r0, #0
 8014042:	f040 8288 	bne.w	8014556 <_dtoa_r+0x92e>
 8014046:	462a      	mov	r2, r5
 8014048:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801404c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014050:	f7f4 fc7c 	bl	800894c <__aeabi_dcmplt>
 8014054:	2800      	cmp	r0, #0
 8014056:	f040 827c 	bne.w	8014552 <_dtoa_r+0x92a>
 801405a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801405e:	e9cd 2300 	strd	r2, r3, [sp]
 8014062:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014064:	2b00      	cmp	r3, #0
 8014066:	f2c0 8150 	blt.w	801430a <_dtoa_r+0x6e2>
 801406a:	f1ba 0f0e 	cmp.w	sl, #14
 801406e:	f300 814c 	bgt.w	801430a <_dtoa_r+0x6e2>
 8014072:	4b6a      	ldr	r3, [pc, #424]	; (801421c <_dtoa_r+0x5f4>)
 8014074:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8014078:	ed93 7b00 	vldr	d7, [r3]
 801407c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801407e:	2b00      	cmp	r3, #0
 8014080:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014084:	f280 80d8 	bge.w	8014238 <_dtoa_r+0x610>
 8014088:	f1b9 0f00 	cmp.w	r9, #0
 801408c:	f300 80d4 	bgt.w	8014238 <_dtoa_r+0x610>
 8014090:	f040 825e 	bne.w	8014550 <_dtoa_r+0x928>
 8014094:	2200      	movs	r2, #0
 8014096:	4b66      	ldr	r3, [pc, #408]	; (8014230 <_dtoa_r+0x608>)
 8014098:	ec51 0b17 	vmov	r0, r1, d7
 801409c:	f7f4 f9e4 	bl	8008468 <__aeabi_dmul>
 80140a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80140a4:	f7f4 fc66 	bl	8008974 <__aeabi_dcmpge>
 80140a8:	464f      	mov	r7, r9
 80140aa:	464e      	mov	r6, r9
 80140ac:	2800      	cmp	r0, #0
 80140ae:	f040 8234 	bne.w	801451a <_dtoa_r+0x8f2>
 80140b2:	2331      	movs	r3, #49	; 0x31
 80140b4:	f10b 0501 	add.w	r5, fp, #1
 80140b8:	f88b 3000 	strb.w	r3, [fp]
 80140bc:	f10a 0a01 	add.w	sl, sl, #1
 80140c0:	e22f      	b.n	8014522 <_dtoa_r+0x8fa>
 80140c2:	07f2      	lsls	r2, r6, #31
 80140c4:	d505      	bpl.n	80140d2 <_dtoa_r+0x4aa>
 80140c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80140ca:	f7f4 f9cd 	bl	8008468 <__aeabi_dmul>
 80140ce:	3501      	adds	r5, #1
 80140d0:	2301      	movs	r3, #1
 80140d2:	1076      	asrs	r6, r6, #1
 80140d4:	3708      	adds	r7, #8
 80140d6:	e772      	b.n	8013fbe <_dtoa_r+0x396>
 80140d8:	2502      	movs	r5, #2
 80140da:	e774      	b.n	8013fc6 <_dtoa_r+0x39e>
 80140dc:	f8cd a020 	str.w	sl, [sp, #32]
 80140e0:	464f      	mov	r7, r9
 80140e2:	e791      	b.n	8014008 <_dtoa_r+0x3e0>
 80140e4:	4b4d      	ldr	r3, [pc, #308]	; (801421c <_dtoa_r+0x5f4>)
 80140e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80140ea:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80140ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80140f0:	2b00      	cmp	r3, #0
 80140f2:	d047      	beq.n	8014184 <_dtoa_r+0x55c>
 80140f4:	4602      	mov	r2, r0
 80140f6:	460b      	mov	r3, r1
 80140f8:	2000      	movs	r0, #0
 80140fa:	494e      	ldr	r1, [pc, #312]	; (8014234 <_dtoa_r+0x60c>)
 80140fc:	f7f4 fade 	bl	80086bc <__aeabi_ddiv>
 8014100:	462a      	mov	r2, r5
 8014102:	4633      	mov	r3, r6
 8014104:	f7f3 fff8 	bl	80080f8 <__aeabi_dsub>
 8014108:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801410c:	465d      	mov	r5, fp
 801410e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014112:	f7f4 fc59 	bl	80089c8 <__aeabi_d2iz>
 8014116:	4606      	mov	r6, r0
 8014118:	f7f4 f93c 	bl	8008394 <__aeabi_i2d>
 801411c:	4602      	mov	r2, r0
 801411e:	460b      	mov	r3, r1
 8014120:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014124:	f7f3 ffe8 	bl	80080f8 <__aeabi_dsub>
 8014128:	3630      	adds	r6, #48	; 0x30
 801412a:	f805 6b01 	strb.w	r6, [r5], #1
 801412e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8014132:	e9cd 0100 	strd	r0, r1, [sp]
 8014136:	f7f4 fc09 	bl	800894c <__aeabi_dcmplt>
 801413a:	2800      	cmp	r0, #0
 801413c:	d163      	bne.n	8014206 <_dtoa_r+0x5de>
 801413e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014142:	2000      	movs	r0, #0
 8014144:	4937      	ldr	r1, [pc, #220]	; (8014224 <_dtoa_r+0x5fc>)
 8014146:	f7f3 ffd7 	bl	80080f8 <__aeabi_dsub>
 801414a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801414e:	f7f4 fbfd 	bl	800894c <__aeabi_dcmplt>
 8014152:	2800      	cmp	r0, #0
 8014154:	f040 80b7 	bne.w	80142c6 <_dtoa_r+0x69e>
 8014158:	eba5 030b 	sub.w	r3, r5, fp
 801415c:	429f      	cmp	r7, r3
 801415e:	f77f af7c 	ble.w	801405a <_dtoa_r+0x432>
 8014162:	2200      	movs	r2, #0
 8014164:	4b30      	ldr	r3, [pc, #192]	; (8014228 <_dtoa_r+0x600>)
 8014166:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801416a:	f7f4 f97d 	bl	8008468 <__aeabi_dmul>
 801416e:	2200      	movs	r2, #0
 8014170:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8014174:	4b2c      	ldr	r3, [pc, #176]	; (8014228 <_dtoa_r+0x600>)
 8014176:	e9dd 0100 	ldrd	r0, r1, [sp]
 801417a:	f7f4 f975 	bl	8008468 <__aeabi_dmul>
 801417e:	e9cd 0100 	strd	r0, r1, [sp]
 8014182:	e7c4      	b.n	801410e <_dtoa_r+0x4e6>
 8014184:	462a      	mov	r2, r5
 8014186:	4633      	mov	r3, r6
 8014188:	f7f4 f96e 	bl	8008468 <__aeabi_dmul>
 801418c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8014190:	eb0b 0507 	add.w	r5, fp, r7
 8014194:	465e      	mov	r6, fp
 8014196:	e9dd 0100 	ldrd	r0, r1, [sp]
 801419a:	f7f4 fc15 	bl	80089c8 <__aeabi_d2iz>
 801419e:	4607      	mov	r7, r0
 80141a0:	f7f4 f8f8 	bl	8008394 <__aeabi_i2d>
 80141a4:	3730      	adds	r7, #48	; 0x30
 80141a6:	4602      	mov	r2, r0
 80141a8:	460b      	mov	r3, r1
 80141aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80141ae:	f7f3 ffa3 	bl	80080f8 <__aeabi_dsub>
 80141b2:	f806 7b01 	strb.w	r7, [r6], #1
 80141b6:	42ae      	cmp	r6, r5
 80141b8:	e9cd 0100 	strd	r0, r1, [sp]
 80141bc:	f04f 0200 	mov.w	r2, #0
 80141c0:	d126      	bne.n	8014210 <_dtoa_r+0x5e8>
 80141c2:	4b1c      	ldr	r3, [pc, #112]	; (8014234 <_dtoa_r+0x60c>)
 80141c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80141c8:	f7f3 ff98 	bl	80080fc <__adddf3>
 80141cc:	4602      	mov	r2, r0
 80141ce:	460b      	mov	r3, r1
 80141d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80141d4:	f7f4 fbd8 	bl	8008988 <__aeabi_dcmpgt>
 80141d8:	2800      	cmp	r0, #0
 80141da:	d174      	bne.n	80142c6 <_dtoa_r+0x69e>
 80141dc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80141e0:	2000      	movs	r0, #0
 80141e2:	4914      	ldr	r1, [pc, #80]	; (8014234 <_dtoa_r+0x60c>)
 80141e4:	f7f3 ff88 	bl	80080f8 <__aeabi_dsub>
 80141e8:	4602      	mov	r2, r0
 80141ea:	460b      	mov	r3, r1
 80141ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80141f0:	f7f4 fbac 	bl	800894c <__aeabi_dcmplt>
 80141f4:	2800      	cmp	r0, #0
 80141f6:	f43f af30 	beq.w	801405a <_dtoa_r+0x432>
 80141fa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80141fe:	2b30      	cmp	r3, #48	; 0x30
 8014200:	f105 32ff 	add.w	r2, r5, #4294967295
 8014204:	d002      	beq.n	801420c <_dtoa_r+0x5e4>
 8014206:	f8dd a020 	ldr.w	sl, [sp, #32]
 801420a:	e04a      	b.n	80142a2 <_dtoa_r+0x67a>
 801420c:	4615      	mov	r5, r2
 801420e:	e7f4      	b.n	80141fa <_dtoa_r+0x5d2>
 8014210:	4b05      	ldr	r3, [pc, #20]	; (8014228 <_dtoa_r+0x600>)
 8014212:	f7f4 f929 	bl	8008468 <__aeabi_dmul>
 8014216:	e9cd 0100 	strd	r0, r1, [sp]
 801421a:	e7bc      	b.n	8014196 <_dtoa_r+0x56e>
 801421c:	08015d90 	.word	0x08015d90
 8014220:	08015d68 	.word	0x08015d68
 8014224:	3ff00000 	.word	0x3ff00000
 8014228:	40240000 	.word	0x40240000
 801422c:	401c0000 	.word	0x401c0000
 8014230:	40140000 	.word	0x40140000
 8014234:	3fe00000 	.word	0x3fe00000
 8014238:	e9dd 6700 	ldrd	r6, r7, [sp]
 801423c:	465d      	mov	r5, fp
 801423e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014242:	4630      	mov	r0, r6
 8014244:	4639      	mov	r1, r7
 8014246:	f7f4 fa39 	bl	80086bc <__aeabi_ddiv>
 801424a:	f7f4 fbbd 	bl	80089c8 <__aeabi_d2iz>
 801424e:	4680      	mov	r8, r0
 8014250:	f7f4 f8a0 	bl	8008394 <__aeabi_i2d>
 8014254:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014258:	f7f4 f906 	bl	8008468 <__aeabi_dmul>
 801425c:	4602      	mov	r2, r0
 801425e:	460b      	mov	r3, r1
 8014260:	4630      	mov	r0, r6
 8014262:	4639      	mov	r1, r7
 8014264:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8014268:	f7f3 ff46 	bl	80080f8 <__aeabi_dsub>
 801426c:	f805 6b01 	strb.w	r6, [r5], #1
 8014270:	eba5 060b 	sub.w	r6, r5, fp
 8014274:	45b1      	cmp	r9, r6
 8014276:	4602      	mov	r2, r0
 8014278:	460b      	mov	r3, r1
 801427a:	d139      	bne.n	80142f0 <_dtoa_r+0x6c8>
 801427c:	f7f3 ff3e 	bl	80080fc <__adddf3>
 8014280:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014284:	4606      	mov	r6, r0
 8014286:	460f      	mov	r7, r1
 8014288:	f7f4 fb7e 	bl	8008988 <__aeabi_dcmpgt>
 801428c:	b9c8      	cbnz	r0, 80142c2 <_dtoa_r+0x69a>
 801428e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014292:	4630      	mov	r0, r6
 8014294:	4639      	mov	r1, r7
 8014296:	f7f4 fb4f 	bl	8008938 <__aeabi_dcmpeq>
 801429a:	b110      	cbz	r0, 80142a2 <_dtoa_r+0x67a>
 801429c:	f018 0f01 	tst.w	r8, #1
 80142a0:	d10f      	bne.n	80142c2 <_dtoa_r+0x69a>
 80142a2:	9904      	ldr	r1, [sp, #16]
 80142a4:	4620      	mov	r0, r4
 80142a6:	f000 fb8b 	bl	80149c0 <_Bfree>
 80142aa:	2300      	movs	r3, #0
 80142ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80142ae:	702b      	strb	r3, [r5, #0]
 80142b0:	f10a 0301 	add.w	r3, sl, #1
 80142b4:	6013      	str	r3, [r2, #0]
 80142b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80142b8:	2b00      	cmp	r3, #0
 80142ba:	f000 8241 	beq.w	8014740 <_dtoa_r+0xb18>
 80142be:	601d      	str	r5, [r3, #0]
 80142c0:	e23e      	b.n	8014740 <_dtoa_r+0xb18>
 80142c2:	f8cd a020 	str.w	sl, [sp, #32]
 80142c6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80142ca:	2a39      	cmp	r2, #57	; 0x39
 80142cc:	f105 33ff 	add.w	r3, r5, #4294967295
 80142d0:	d108      	bne.n	80142e4 <_dtoa_r+0x6bc>
 80142d2:	459b      	cmp	fp, r3
 80142d4:	d10a      	bne.n	80142ec <_dtoa_r+0x6c4>
 80142d6:	9b08      	ldr	r3, [sp, #32]
 80142d8:	3301      	adds	r3, #1
 80142da:	9308      	str	r3, [sp, #32]
 80142dc:	2330      	movs	r3, #48	; 0x30
 80142de:	f88b 3000 	strb.w	r3, [fp]
 80142e2:	465b      	mov	r3, fp
 80142e4:	781a      	ldrb	r2, [r3, #0]
 80142e6:	3201      	adds	r2, #1
 80142e8:	701a      	strb	r2, [r3, #0]
 80142ea:	e78c      	b.n	8014206 <_dtoa_r+0x5de>
 80142ec:	461d      	mov	r5, r3
 80142ee:	e7ea      	b.n	80142c6 <_dtoa_r+0x69e>
 80142f0:	2200      	movs	r2, #0
 80142f2:	4b9b      	ldr	r3, [pc, #620]	; (8014560 <_dtoa_r+0x938>)
 80142f4:	f7f4 f8b8 	bl	8008468 <__aeabi_dmul>
 80142f8:	2200      	movs	r2, #0
 80142fa:	2300      	movs	r3, #0
 80142fc:	4606      	mov	r6, r0
 80142fe:	460f      	mov	r7, r1
 8014300:	f7f4 fb1a 	bl	8008938 <__aeabi_dcmpeq>
 8014304:	2800      	cmp	r0, #0
 8014306:	d09a      	beq.n	801423e <_dtoa_r+0x616>
 8014308:	e7cb      	b.n	80142a2 <_dtoa_r+0x67a>
 801430a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801430c:	2a00      	cmp	r2, #0
 801430e:	f000 808b 	beq.w	8014428 <_dtoa_r+0x800>
 8014312:	9a06      	ldr	r2, [sp, #24]
 8014314:	2a01      	cmp	r2, #1
 8014316:	dc6e      	bgt.n	80143f6 <_dtoa_r+0x7ce>
 8014318:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801431a:	2a00      	cmp	r2, #0
 801431c:	d067      	beq.n	80143ee <_dtoa_r+0x7c6>
 801431e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8014322:	9f07      	ldr	r7, [sp, #28]
 8014324:	9d05      	ldr	r5, [sp, #20]
 8014326:	9a05      	ldr	r2, [sp, #20]
 8014328:	2101      	movs	r1, #1
 801432a:	441a      	add	r2, r3
 801432c:	4620      	mov	r0, r4
 801432e:	9205      	str	r2, [sp, #20]
 8014330:	4498      	add	r8, r3
 8014332:	f000 fbe5 	bl	8014b00 <__i2b>
 8014336:	4606      	mov	r6, r0
 8014338:	2d00      	cmp	r5, #0
 801433a:	dd0c      	ble.n	8014356 <_dtoa_r+0x72e>
 801433c:	f1b8 0f00 	cmp.w	r8, #0
 8014340:	dd09      	ble.n	8014356 <_dtoa_r+0x72e>
 8014342:	4545      	cmp	r5, r8
 8014344:	9a05      	ldr	r2, [sp, #20]
 8014346:	462b      	mov	r3, r5
 8014348:	bfa8      	it	ge
 801434a:	4643      	movge	r3, r8
 801434c:	1ad2      	subs	r2, r2, r3
 801434e:	9205      	str	r2, [sp, #20]
 8014350:	1aed      	subs	r5, r5, r3
 8014352:	eba8 0803 	sub.w	r8, r8, r3
 8014356:	9b07      	ldr	r3, [sp, #28]
 8014358:	b1eb      	cbz	r3, 8014396 <_dtoa_r+0x76e>
 801435a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801435c:	2b00      	cmp	r3, #0
 801435e:	d067      	beq.n	8014430 <_dtoa_r+0x808>
 8014360:	b18f      	cbz	r7, 8014386 <_dtoa_r+0x75e>
 8014362:	4631      	mov	r1, r6
 8014364:	463a      	mov	r2, r7
 8014366:	4620      	mov	r0, r4
 8014368:	f000 fc6a 	bl	8014c40 <__pow5mult>
 801436c:	9a04      	ldr	r2, [sp, #16]
 801436e:	4601      	mov	r1, r0
 8014370:	4606      	mov	r6, r0
 8014372:	4620      	mov	r0, r4
 8014374:	f000 fbcd 	bl	8014b12 <__multiply>
 8014378:	9904      	ldr	r1, [sp, #16]
 801437a:	9008      	str	r0, [sp, #32]
 801437c:	4620      	mov	r0, r4
 801437e:	f000 fb1f 	bl	80149c0 <_Bfree>
 8014382:	9b08      	ldr	r3, [sp, #32]
 8014384:	9304      	str	r3, [sp, #16]
 8014386:	9b07      	ldr	r3, [sp, #28]
 8014388:	1bda      	subs	r2, r3, r7
 801438a:	d004      	beq.n	8014396 <_dtoa_r+0x76e>
 801438c:	9904      	ldr	r1, [sp, #16]
 801438e:	4620      	mov	r0, r4
 8014390:	f000 fc56 	bl	8014c40 <__pow5mult>
 8014394:	9004      	str	r0, [sp, #16]
 8014396:	2101      	movs	r1, #1
 8014398:	4620      	mov	r0, r4
 801439a:	f000 fbb1 	bl	8014b00 <__i2b>
 801439e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80143a0:	4607      	mov	r7, r0
 80143a2:	2b00      	cmp	r3, #0
 80143a4:	f000 81d0 	beq.w	8014748 <_dtoa_r+0xb20>
 80143a8:	461a      	mov	r2, r3
 80143aa:	4601      	mov	r1, r0
 80143ac:	4620      	mov	r0, r4
 80143ae:	f000 fc47 	bl	8014c40 <__pow5mult>
 80143b2:	9b06      	ldr	r3, [sp, #24]
 80143b4:	2b01      	cmp	r3, #1
 80143b6:	4607      	mov	r7, r0
 80143b8:	dc40      	bgt.n	801443c <_dtoa_r+0x814>
 80143ba:	9b00      	ldr	r3, [sp, #0]
 80143bc:	2b00      	cmp	r3, #0
 80143be:	d139      	bne.n	8014434 <_dtoa_r+0x80c>
 80143c0:	9b01      	ldr	r3, [sp, #4]
 80143c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80143c6:	2b00      	cmp	r3, #0
 80143c8:	d136      	bne.n	8014438 <_dtoa_r+0x810>
 80143ca:	9b01      	ldr	r3, [sp, #4]
 80143cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80143d0:	0d1b      	lsrs	r3, r3, #20
 80143d2:	051b      	lsls	r3, r3, #20
 80143d4:	b12b      	cbz	r3, 80143e2 <_dtoa_r+0x7ba>
 80143d6:	9b05      	ldr	r3, [sp, #20]
 80143d8:	3301      	adds	r3, #1
 80143da:	9305      	str	r3, [sp, #20]
 80143dc:	f108 0801 	add.w	r8, r8, #1
 80143e0:	2301      	movs	r3, #1
 80143e2:	9307      	str	r3, [sp, #28]
 80143e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80143e6:	2b00      	cmp	r3, #0
 80143e8:	d12a      	bne.n	8014440 <_dtoa_r+0x818>
 80143ea:	2001      	movs	r0, #1
 80143ec:	e030      	b.n	8014450 <_dtoa_r+0x828>
 80143ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80143f0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80143f4:	e795      	b.n	8014322 <_dtoa_r+0x6fa>
 80143f6:	9b07      	ldr	r3, [sp, #28]
 80143f8:	f109 37ff 	add.w	r7, r9, #4294967295
 80143fc:	42bb      	cmp	r3, r7
 80143fe:	bfbf      	itttt	lt
 8014400:	9b07      	ldrlt	r3, [sp, #28]
 8014402:	9707      	strlt	r7, [sp, #28]
 8014404:	1afa      	sublt	r2, r7, r3
 8014406:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8014408:	bfbb      	ittet	lt
 801440a:	189b      	addlt	r3, r3, r2
 801440c:	930e      	strlt	r3, [sp, #56]	; 0x38
 801440e:	1bdf      	subge	r7, r3, r7
 8014410:	2700      	movlt	r7, #0
 8014412:	f1b9 0f00 	cmp.w	r9, #0
 8014416:	bfb5      	itete	lt
 8014418:	9b05      	ldrlt	r3, [sp, #20]
 801441a:	9d05      	ldrge	r5, [sp, #20]
 801441c:	eba3 0509 	sublt.w	r5, r3, r9
 8014420:	464b      	movge	r3, r9
 8014422:	bfb8      	it	lt
 8014424:	2300      	movlt	r3, #0
 8014426:	e77e      	b.n	8014326 <_dtoa_r+0x6fe>
 8014428:	9f07      	ldr	r7, [sp, #28]
 801442a:	9d05      	ldr	r5, [sp, #20]
 801442c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 801442e:	e783      	b.n	8014338 <_dtoa_r+0x710>
 8014430:	9a07      	ldr	r2, [sp, #28]
 8014432:	e7ab      	b.n	801438c <_dtoa_r+0x764>
 8014434:	2300      	movs	r3, #0
 8014436:	e7d4      	b.n	80143e2 <_dtoa_r+0x7ba>
 8014438:	9b00      	ldr	r3, [sp, #0]
 801443a:	e7d2      	b.n	80143e2 <_dtoa_r+0x7ba>
 801443c:	2300      	movs	r3, #0
 801443e:	9307      	str	r3, [sp, #28]
 8014440:	693b      	ldr	r3, [r7, #16]
 8014442:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8014446:	6918      	ldr	r0, [r3, #16]
 8014448:	f000 fb0c 	bl	8014a64 <__hi0bits>
 801444c:	f1c0 0020 	rsb	r0, r0, #32
 8014450:	4440      	add	r0, r8
 8014452:	f010 001f 	ands.w	r0, r0, #31
 8014456:	d047      	beq.n	80144e8 <_dtoa_r+0x8c0>
 8014458:	f1c0 0320 	rsb	r3, r0, #32
 801445c:	2b04      	cmp	r3, #4
 801445e:	dd3b      	ble.n	80144d8 <_dtoa_r+0x8b0>
 8014460:	9b05      	ldr	r3, [sp, #20]
 8014462:	f1c0 001c 	rsb	r0, r0, #28
 8014466:	4403      	add	r3, r0
 8014468:	9305      	str	r3, [sp, #20]
 801446a:	4405      	add	r5, r0
 801446c:	4480      	add	r8, r0
 801446e:	9b05      	ldr	r3, [sp, #20]
 8014470:	2b00      	cmp	r3, #0
 8014472:	dd05      	ble.n	8014480 <_dtoa_r+0x858>
 8014474:	461a      	mov	r2, r3
 8014476:	9904      	ldr	r1, [sp, #16]
 8014478:	4620      	mov	r0, r4
 801447a:	f000 fc2f 	bl	8014cdc <__lshift>
 801447e:	9004      	str	r0, [sp, #16]
 8014480:	f1b8 0f00 	cmp.w	r8, #0
 8014484:	dd05      	ble.n	8014492 <_dtoa_r+0x86a>
 8014486:	4639      	mov	r1, r7
 8014488:	4642      	mov	r2, r8
 801448a:	4620      	mov	r0, r4
 801448c:	f000 fc26 	bl	8014cdc <__lshift>
 8014490:	4607      	mov	r7, r0
 8014492:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014494:	b353      	cbz	r3, 80144ec <_dtoa_r+0x8c4>
 8014496:	4639      	mov	r1, r7
 8014498:	9804      	ldr	r0, [sp, #16]
 801449a:	f000 fc73 	bl	8014d84 <__mcmp>
 801449e:	2800      	cmp	r0, #0
 80144a0:	da24      	bge.n	80144ec <_dtoa_r+0x8c4>
 80144a2:	2300      	movs	r3, #0
 80144a4:	220a      	movs	r2, #10
 80144a6:	9904      	ldr	r1, [sp, #16]
 80144a8:	4620      	mov	r0, r4
 80144aa:	f000 faa0 	bl	80149ee <__multadd>
 80144ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80144b0:	9004      	str	r0, [sp, #16]
 80144b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80144b6:	2b00      	cmp	r3, #0
 80144b8:	f000 814d 	beq.w	8014756 <_dtoa_r+0xb2e>
 80144bc:	2300      	movs	r3, #0
 80144be:	4631      	mov	r1, r6
 80144c0:	220a      	movs	r2, #10
 80144c2:	4620      	mov	r0, r4
 80144c4:	f000 fa93 	bl	80149ee <__multadd>
 80144c8:	9b02      	ldr	r3, [sp, #8]
 80144ca:	2b00      	cmp	r3, #0
 80144cc:	4606      	mov	r6, r0
 80144ce:	dc4f      	bgt.n	8014570 <_dtoa_r+0x948>
 80144d0:	9b06      	ldr	r3, [sp, #24]
 80144d2:	2b02      	cmp	r3, #2
 80144d4:	dd4c      	ble.n	8014570 <_dtoa_r+0x948>
 80144d6:	e011      	b.n	80144fc <_dtoa_r+0x8d4>
 80144d8:	d0c9      	beq.n	801446e <_dtoa_r+0x846>
 80144da:	9a05      	ldr	r2, [sp, #20]
 80144dc:	331c      	adds	r3, #28
 80144de:	441a      	add	r2, r3
 80144e0:	9205      	str	r2, [sp, #20]
 80144e2:	441d      	add	r5, r3
 80144e4:	4498      	add	r8, r3
 80144e6:	e7c2      	b.n	801446e <_dtoa_r+0x846>
 80144e8:	4603      	mov	r3, r0
 80144ea:	e7f6      	b.n	80144da <_dtoa_r+0x8b2>
 80144ec:	f1b9 0f00 	cmp.w	r9, #0
 80144f0:	dc38      	bgt.n	8014564 <_dtoa_r+0x93c>
 80144f2:	9b06      	ldr	r3, [sp, #24]
 80144f4:	2b02      	cmp	r3, #2
 80144f6:	dd35      	ble.n	8014564 <_dtoa_r+0x93c>
 80144f8:	f8cd 9008 	str.w	r9, [sp, #8]
 80144fc:	9b02      	ldr	r3, [sp, #8]
 80144fe:	b963      	cbnz	r3, 801451a <_dtoa_r+0x8f2>
 8014500:	4639      	mov	r1, r7
 8014502:	2205      	movs	r2, #5
 8014504:	4620      	mov	r0, r4
 8014506:	f000 fa72 	bl	80149ee <__multadd>
 801450a:	4601      	mov	r1, r0
 801450c:	4607      	mov	r7, r0
 801450e:	9804      	ldr	r0, [sp, #16]
 8014510:	f000 fc38 	bl	8014d84 <__mcmp>
 8014514:	2800      	cmp	r0, #0
 8014516:	f73f adcc 	bgt.w	80140b2 <_dtoa_r+0x48a>
 801451a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801451c:	465d      	mov	r5, fp
 801451e:	ea6f 0a03 	mvn.w	sl, r3
 8014522:	f04f 0900 	mov.w	r9, #0
 8014526:	4639      	mov	r1, r7
 8014528:	4620      	mov	r0, r4
 801452a:	f000 fa49 	bl	80149c0 <_Bfree>
 801452e:	2e00      	cmp	r6, #0
 8014530:	f43f aeb7 	beq.w	80142a2 <_dtoa_r+0x67a>
 8014534:	f1b9 0f00 	cmp.w	r9, #0
 8014538:	d005      	beq.n	8014546 <_dtoa_r+0x91e>
 801453a:	45b1      	cmp	r9, r6
 801453c:	d003      	beq.n	8014546 <_dtoa_r+0x91e>
 801453e:	4649      	mov	r1, r9
 8014540:	4620      	mov	r0, r4
 8014542:	f000 fa3d 	bl	80149c0 <_Bfree>
 8014546:	4631      	mov	r1, r6
 8014548:	4620      	mov	r0, r4
 801454a:	f000 fa39 	bl	80149c0 <_Bfree>
 801454e:	e6a8      	b.n	80142a2 <_dtoa_r+0x67a>
 8014550:	2700      	movs	r7, #0
 8014552:	463e      	mov	r6, r7
 8014554:	e7e1      	b.n	801451a <_dtoa_r+0x8f2>
 8014556:	f8dd a020 	ldr.w	sl, [sp, #32]
 801455a:	463e      	mov	r6, r7
 801455c:	e5a9      	b.n	80140b2 <_dtoa_r+0x48a>
 801455e:	bf00      	nop
 8014560:	40240000 	.word	0x40240000
 8014564:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014566:	f8cd 9008 	str.w	r9, [sp, #8]
 801456a:	2b00      	cmp	r3, #0
 801456c:	f000 80fa 	beq.w	8014764 <_dtoa_r+0xb3c>
 8014570:	2d00      	cmp	r5, #0
 8014572:	dd05      	ble.n	8014580 <_dtoa_r+0x958>
 8014574:	4631      	mov	r1, r6
 8014576:	462a      	mov	r2, r5
 8014578:	4620      	mov	r0, r4
 801457a:	f000 fbaf 	bl	8014cdc <__lshift>
 801457e:	4606      	mov	r6, r0
 8014580:	9b07      	ldr	r3, [sp, #28]
 8014582:	2b00      	cmp	r3, #0
 8014584:	d04c      	beq.n	8014620 <_dtoa_r+0x9f8>
 8014586:	6871      	ldr	r1, [r6, #4]
 8014588:	4620      	mov	r0, r4
 801458a:	f000 f9e5 	bl	8014958 <_Balloc>
 801458e:	6932      	ldr	r2, [r6, #16]
 8014590:	3202      	adds	r2, #2
 8014592:	4605      	mov	r5, r0
 8014594:	0092      	lsls	r2, r2, #2
 8014596:	f106 010c 	add.w	r1, r6, #12
 801459a:	300c      	adds	r0, #12
 801459c:	f7fe fe10 	bl	80131c0 <memcpy>
 80145a0:	2201      	movs	r2, #1
 80145a2:	4629      	mov	r1, r5
 80145a4:	4620      	mov	r0, r4
 80145a6:	f000 fb99 	bl	8014cdc <__lshift>
 80145aa:	9b00      	ldr	r3, [sp, #0]
 80145ac:	f8cd b014 	str.w	fp, [sp, #20]
 80145b0:	f003 0301 	and.w	r3, r3, #1
 80145b4:	46b1      	mov	r9, r6
 80145b6:	9307      	str	r3, [sp, #28]
 80145b8:	4606      	mov	r6, r0
 80145ba:	4639      	mov	r1, r7
 80145bc:	9804      	ldr	r0, [sp, #16]
 80145be:	f7ff faa7 	bl	8013b10 <quorem>
 80145c2:	4649      	mov	r1, r9
 80145c4:	4605      	mov	r5, r0
 80145c6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80145ca:	9804      	ldr	r0, [sp, #16]
 80145cc:	f000 fbda 	bl	8014d84 <__mcmp>
 80145d0:	4632      	mov	r2, r6
 80145d2:	9000      	str	r0, [sp, #0]
 80145d4:	4639      	mov	r1, r7
 80145d6:	4620      	mov	r0, r4
 80145d8:	f000 fbee 	bl	8014db8 <__mdiff>
 80145dc:	68c3      	ldr	r3, [r0, #12]
 80145de:	4602      	mov	r2, r0
 80145e0:	bb03      	cbnz	r3, 8014624 <_dtoa_r+0x9fc>
 80145e2:	4601      	mov	r1, r0
 80145e4:	9008      	str	r0, [sp, #32]
 80145e6:	9804      	ldr	r0, [sp, #16]
 80145e8:	f000 fbcc 	bl	8014d84 <__mcmp>
 80145ec:	9a08      	ldr	r2, [sp, #32]
 80145ee:	4603      	mov	r3, r0
 80145f0:	4611      	mov	r1, r2
 80145f2:	4620      	mov	r0, r4
 80145f4:	9308      	str	r3, [sp, #32]
 80145f6:	f000 f9e3 	bl	80149c0 <_Bfree>
 80145fa:	9b08      	ldr	r3, [sp, #32]
 80145fc:	b9a3      	cbnz	r3, 8014628 <_dtoa_r+0xa00>
 80145fe:	9a06      	ldr	r2, [sp, #24]
 8014600:	b992      	cbnz	r2, 8014628 <_dtoa_r+0xa00>
 8014602:	9a07      	ldr	r2, [sp, #28]
 8014604:	b982      	cbnz	r2, 8014628 <_dtoa_r+0xa00>
 8014606:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801460a:	d029      	beq.n	8014660 <_dtoa_r+0xa38>
 801460c:	9b00      	ldr	r3, [sp, #0]
 801460e:	2b00      	cmp	r3, #0
 8014610:	dd01      	ble.n	8014616 <_dtoa_r+0x9ee>
 8014612:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8014616:	9b05      	ldr	r3, [sp, #20]
 8014618:	1c5d      	adds	r5, r3, #1
 801461a:	f883 8000 	strb.w	r8, [r3]
 801461e:	e782      	b.n	8014526 <_dtoa_r+0x8fe>
 8014620:	4630      	mov	r0, r6
 8014622:	e7c2      	b.n	80145aa <_dtoa_r+0x982>
 8014624:	2301      	movs	r3, #1
 8014626:	e7e3      	b.n	80145f0 <_dtoa_r+0x9c8>
 8014628:	9a00      	ldr	r2, [sp, #0]
 801462a:	2a00      	cmp	r2, #0
 801462c:	db04      	blt.n	8014638 <_dtoa_r+0xa10>
 801462e:	d125      	bne.n	801467c <_dtoa_r+0xa54>
 8014630:	9a06      	ldr	r2, [sp, #24]
 8014632:	bb1a      	cbnz	r2, 801467c <_dtoa_r+0xa54>
 8014634:	9a07      	ldr	r2, [sp, #28]
 8014636:	bb0a      	cbnz	r2, 801467c <_dtoa_r+0xa54>
 8014638:	2b00      	cmp	r3, #0
 801463a:	ddec      	ble.n	8014616 <_dtoa_r+0x9ee>
 801463c:	2201      	movs	r2, #1
 801463e:	9904      	ldr	r1, [sp, #16]
 8014640:	4620      	mov	r0, r4
 8014642:	f000 fb4b 	bl	8014cdc <__lshift>
 8014646:	4639      	mov	r1, r7
 8014648:	9004      	str	r0, [sp, #16]
 801464a:	f000 fb9b 	bl	8014d84 <__mcmp>
 801464e:	2800      	cmp	r0, #0
 8014650:	dc03      	bgt.n	801465a <_dtoa_r+0xa32>
 8014652:	d1e0      	bne.n	8014616 <_dtoa_r+0x9ee>
 8014654:	f018 0f01 	tst.w	r8, #1
 8014658:	d0dd      	beq.n	8014616 <_dtoa_r+0x9ee>
 801465a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801465e:	d1d8      	bne.n	8014612 <_dtoa_r+0x9ea>
 8014660:	9b05      	ldr	r3, [sp, #20]
 8014662:	9a05      	ldr	r2, [sp, #20]
 8014664:	1c5d      	adds	r5, r3, #1
 8014666:	2339      	movs	r3, #57	; 0x39
 8014668:	7013      	strb	r3, [r2, #0]
 801466a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801466e:	2b39      	cmp	r3, #57	; 0x39
 8014670:	f105 32ff 	add.w	r2, r5, #4294967295
 8014674:	d04f      	beq.n	8014716 <_dtoa_r+0xaee>
 8014676:	3301      	adds	r3, #1
 8014678:	7013      	strb	r3, [r2, #0]
 801467a:	e754      	b.n	8014526 <_dtoa_r+0x8fe>
 801467c:	9a05      	ldr	r2, [sp, #20]
 801467e:	2b00      	cmp	r3, #0
 8014680:	f102 0501 	add.w	r5, r2, #1
 8014684:	dd06      	ble.n	8014694 <_dtoa_r+0xa6c>
 8014686:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801468a:	d0e9      	beq.n	8014660 <_dtoa_r+0xa38>
 801468c:	f108 0801 	add.w	r8, r8, #1
 8014690:	9b05      	ldr	r3, [sp, #20]
 8014692:	e7c2      	b.n	801461a <_dtoa_r+0x9f2>
 8014694:	9a02      	ldr	r2, [sp, #8]
 8014696:	f805 8c01 	strb.w	r8, [r5, #-1]
 801469a:	eba5 030b 	sub.w	r3, r5, fp
 801469e:	4293      	cmp	r3, r2
 80146a0:	d021      	beq.n	80146e6 <_dtoa_r+0xabe>
 80146a2:	2300      	movs	r3, #0
 80146a4:	220a      	movs	r2, #10
 80146a6:	9904      	ldr	r1, [sp, #16]
 80146a8:	4620      	mov	r0, r4
 80146aa:	f000 f9a0 	bl	80149ee <__multadd>
 80146ae:	45b1      	cmp	r9, r6
 80146b0:	9004      	str	r0, [sp, #16]
 80146b2:	f04f 0300 	mov.w	r3, #0
 80146b6:	f04f 020a 	mov.w	r2, #10
 80146ba:	4649      	mov	r1, r9
 80146bc:	4620      	mov	r0, r4
 80146be:	d105      	bne.n	80146cc <_dtoa_r+0xaa4>
 80146c0:	f000 f995 	bl	80149ee <__multadd>
 80146c4:	4681      	mov	r9, r0
 80146c6:	4606      	mov	r6, r0
 80146c8:	9505      	str	r5, [sp, #20]
 80146ca:	e776      	b.n	80145ba <_dtoa_r+0x992>
 80146cc:	f000 f98f 	bl	80149ee <__multadd>
 80146d0:	4631      	mov	r1, r6
 80146d2:	4681      	mov	r9, r0
 80146d4:	2300      	movs	r3, #0
 80146d6:	220a      	movs	r2, #10
 80146d8:	4620      	mov	r0, r4
 80146da:	f000 f988 	bl	80149ee <__multadd>
 80146de:	4606      	mov	r6, r0
 80146e0:	e7f2      	b.n	80146c8 <_dtoa_r+0xaa0>
 80146e2:	f04f 0900 	mov.w	r9, #0
 80146e6:	2201      	movs	r2, #1
 80146e8:	9904      	ldr	r1, [sp, #16]
 80146ea:	4620      	mov	r0, r4
 80146ec:	f000 faf6 	bl	8014cdc <__lshift>
 80146f0:	4639      	mov	r1, r7
 80146f2:	9004      	str	r0, [sp, #16]
 80146f4:	f000 fb46 	bl	8014d84 <__mcmp>
 80146f8:	2800      	cmp	r0, #0
 80146fa:	dcb6      	bgt.n	801466a <_dtoa_r+0xa42>
 80146fc:	d102      	bne.n	8014704 <_dtoa_r+0xadc>
 80146fe:	f018 0f01 	tst.w	r8, #1
 8014702:	d1b2      	bne.n	801466a <_dtoa_r+0xa42>
 8014704:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014708:	2b30      	cmp	r3, #48	; 0x30
 801470a:	f105 32ff 	add.w	r2, r5, #4294967295
 801470e:	f47f af0a 	bne.w	8014526 <_dtoa_r+0x8fe>
 8014712:	4615      	mov	r5, r2
 8014714:	e7f6      	b.n	8014704 <_dtoa_r+0xadc>
 8014716:	4593      	cmp	fp, r2
 8014718:	d105      	bne.n	8014726 <_dtoa_r+0xafe>
 801471a:	2331      	movs	r3, #49	; 0x31
 801471c:	f10a 0a01 	add.w	sl, sl, #1
 8014720:	f88b 3000 	strb.w	r3, [fp]
 8014724:	e6ff      	b.n	8014526 <_dtoa_r+0x8fe>
 8014726:	4615      	mov	r5, r2
 8014728:	e79f      	b.n	801466a <_dtoa_r+0xa42>
 801472a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8014790 <_dtoa_r+0xb68>
 801472e:	e007      	b.n	8014740 <_dtoa_r+0xb18>
 8014730:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014732:	f8df b060 	ldr.w	fp, [pc, #96]	; 8014794 <_dtoa_r+0xb6c>
 8014736:	b11b      	cbz	r3, 8014740 <_dtoa_r+0xb18>
 8014738:	f10b 0308 	add.w	r3, fp, #8
 801473c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801473e:	6013      	str	r3, [r2, #0]
 8014740:	4658      	mov	r0, fp
 8014742:	b017      	add	sp, #92	; 0x5c
 8014744:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014748:	9b06      	ldr	r3, [sp, #24]
 801474a:	2b01      	cmp	r3, #1
 801474c:	f77f ae35 	ble.w	80143ba <_dtoa_r+0x792>
 8014750:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014752:	9307      	str	r3, [sp, #28]
 8014754:	e649      	b.n	80143ea <_dtoa_r+0x7c2>
 8014756:	9b02      	ldr	r3, [sp, #8]
 8014758:	2b00      	cmp	r3, #0
 801475a:	dc03      	bgt.n	8014764 <_dtoa_r+0xb3c>
 801475c:	9b06      	ldr	r3, [sp, #24]
 801475e:	2b02      	cmp	r3, #2
 8014760:	f73f aecc 	bgt.w	80144fc <_dtoa_r+0x8d4>
 8014764:	465d      	mov	r5, fp
 8014766:	4639      	mov	r1, r7
 8014768:	9804      	ldr	r0, [sp, #16]
 801476a:	f7ff f9d1 	bl	8013b10 <quorem>
 801476e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8014772:	f805 8b01 	strb.w	r8, [r5], #1
 8014776:	9a02      	ldr	r2, [sp, #8]
 8014778:	eba5 030b 	sub.w	r3, r5, fp
 801477c:	429a      	cmp	r2, r3
 801477e:	ddb0      	ble.n	80146e2 <_dtoa_r+0xaba>
 8014780:	2300      	movs	r3, #0
 8014782:	220a      	movs	r2, #10
 8014784:	9904      	ldr	r1, [sp, #16]
 8014786:	4620      	mov	r0, r4
 8014788:	f000 f931 	bl	80149ee <__multadd>
 801478c:	9004      	str	r0, [sp, #16]
 801478e:	e7ea      	b.n	8014766 <_dtoa_r+0xb3e>
 8014790:	08015cd0 	.word	0x08015cd0
 8014794:	08015cf4 	.word	0x08015cf4

08014798 <std>:
 8014798:	2300      	movs	r3, #0
 801479a:	b510      	push	{r4, lr}
 801479c:	4604      	mov	r4, r0
 801479e:	e9c0 3300 	strd	r3, r3, [r0]
 80147a2:	6083      	str	r3, [r0, #8]
 80147a4:	8181      	strh	r1, [r0, #12]
 80147a6:	6643      	str	r3, [r0, #100]	; 0x64
 80147a8:	81c2      	strh	r2, [r0, #14]
 80147aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80147ae:	6183      	str	r3, [r0, #24]
 80147b0:	4619      	mov	r1, r3
 80147b2:	2208      	movs	r2, #8
 80147b4:	305c      	adds	r0, #92	; 0x5c
 80147b6:	f7fe fd0e 	bl	80131d6 <memset>
 80147ba:	4b05      	ldr	r3, [pc, #20]	; (80147d0 <std+0x38>)
 80147bc:	6263      	str	r3, [r4, #36]	; 0x24
 80147be:	4b05      	ldr	r3, [pc, #20]	; (80147d4 <std+0x3c>)
 80147c0:	62a3      	str	r3, [r4, #40]	; 0x28
 80147c2:	4b05      	ldr	r3, [pc, #20]	; (80147d8 <std+0x40>)
 80147c4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80147c6:	4b05      	ldr	r3, [pc, #20]	; (80147dc <std+0x44>)
 80147c8:	6224      	str	r4, [r4, #32]
 80147ca:	6323      	str	r3, [r4, #48]	; 0x30
 80147cc:	bd10      	pop	{r4, pc}
 80147ce:	bf00      	nop
 80147d0:	080155c1 	.word	0x080155c1
 80147d4:	080155e3 	.word	0x080155e3
 80147d8:	0801561b 	.word	0x0801561b
 80147dc:	0801563f 	.word	0x0801563f

080147e0 <_cleanup_r>:
 80147e0:	4901      	ldr	r1, [pc, #4]	; (80147e8 <_cleanup_r+0x8>)
 80147e2:	f000 b885 	b.w	80148f0 <_fwalk_reent>
 80147e6:	bf00      	nop
 80147e8:	08015919 	.word	0x08015919

080147ec <__sfmoreglue>:
 80147ec:	b570      	push	{r4, r5, r6, lr}
 80147ee:	1e4a      	subs	r2, r1, #1
 80147f0:	2568      	movs	r5, #104	; 0x68
 80147f2:	4355      	muls	r5, r2
 80147f4:	460e      	mov	r6, r1
 80147f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80147fa:	f000 fbe5 	bl	8014fc8 <_malloc_r>
 80147fe:	4604      	mov	r4, r0
 8014800:	b140      	cbz	r0, 8014814 <__sfmoreglue+0x28>
 8014802:	2100      	movs	r1, #0
 8014804:	e9c0 1600 	strd	r1, r6, [r0]
 8014808:	300c      	adds	r0, #12
 801480a:	60a0      	str	r0, [r4, #8]
 801480c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8014810:	f7fe fce1 	bl	80131d6 <memset>
 8014814:	4620      	mov	r0, r4
 8014816:	bd70      	pop	{r4, r5, r6, pc}

08014818 <__sinit>:
 8014818:	6983      	ldr	r3, [r0, #24]
 801481a:	b510      	push	{r4, lr}
 801481c:	4604      	mov	r4, r0
 801481e:	bb33      	cbnz	r3, 801486e <__sinit+0x56>
 8014820:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8014824:	6503      	str	r3, [r0, #80]	; 0x50
 8014826:	4b12      	ldr	r3, [pc, #72]	; (8014870 <__sinit+0x58>)
 8014828:	4a12      	ldr	r2, [pc, #72]	; (8014874 <__sinit+0x5c>)
 801482a:	681b      	ldr	r3, [r3, #0]
 801482c:	6282      	str	r2, [r0, #40]	; 0x28
 801482e:	4298      	cmp	r0, r3
 8014830:	bf04      	itt	eq
 8014832:	2301      	moveq	r3, #1
 8014834:	6183      	streq	r3, [r0, #24]
 8014836:	f000 f81f 	bl	8014878 <__sfp>
 801483a:	6060      	str	r0, [r4, #4]
 801483c:	4620      	mov	r0, r4
 801483e:	f000 f81b 	bl	8014878 <__sfp>
 8014842:	60a0      	str	r0, [r4, #8]
 8014844:	4620      	mov	r0, r4
 8014846:	f000 f817 	bl	8014878 <__sfp>
 801484a:	2200      	movs	r2, #0
 801484c:	60e0      	str	r0, [r4, #12]
 801484e:	2104      	movs	r1, #4
 8014850:	6860      	ldr	r0, [r4, #4]
 8014852:	f7ff ffa1 	bl	8014798 <std>
 8014856:	2201      	movs	r2, #1
 8014858:	2109      	movs	r1, #9
 801485a:	68a0      	ldr	r0, [r4, #8]
 801485c:	f7ff ff9c 	bl	8014798 <std>
 8014860:	2202      	movs	r2, #2
 8014862:	2112      	movs	r1, #18
 8014864:	68e0      	ldr	r0, [r4, #12]
 8014866:	f7ff ff97 	bl	8014798 <std>
 801486a:	2301      	movs	r3, #1
 801486c:	61a3      	str	r3, [r4, #24]
 801486e:	bd10      	pop	{r4, pc}
 8014870:	08015cbc 	.word	0x08015cbc
 8014874:	080147e1 	.word	0x080147e1

08014878 <__sfp>:
 8014878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801487a:	4b1b      	ldr	r3, [pc, #108]	; (80148e8 <__sfp+0x70>)
 801487c:	681e      	ldr	r6, [r3, #0]
 801487e:	69b3      	ldr	r3, [r6, #24]
 8014880:	4607      	mov	r7, r0
 8014882:	b913      	cbnz	r3, 801488a <__sfp+0x12>
 8014884:	4630      	mov	r0, r6
 8014886:	f7ff ffc7 	bl	8014818 <__sinit>
 801488a:	3648      	adds	r6, #72	; 0x48
 801488c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8014890:	3b01      	subs	r3, #1
 8014892:	d503      	bpl.n	801489c <__sfp+0x24>
 8014894:	6833      	ldr	r3, [r6, #0]
 8014896:	b133      	cbz	r3, 80148a6 <__sfp+0x2e>
 8014898:	6836      	ldr	r6, [r6, #0]
 801489a:	e7f7      	b.n	801488c <__sfp+0x14>
 801489c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80148a0:	b16d      	cbz	r5, 80148be <__sfp+0x46>
 80148a2:	3468      	adds	r4, #104	; 0x68
 80148a4:	e7f4      	b.n	8014890 <__sfp+0x18>
 80148a6:	2104      	movs	r1, #4
 80148a8:	4638      	mov	r0, r7
 80148aa:	f7ff ff9f 	bl	80147ec <__sfmoreglue>
 80148ae:	6030      	str	r0, [r6, #0]
 80148b0:	2800      	cmp	r0, #0
 80148b2:	d1f1      	bne.n	8014898 <__sfp+0x20>
 80148b4:	230c      	movs	r3, #12
 80148b6:	603b      	str	r3, [r7, #0]
 80148b8:	4604      	mov	r4, r0
 80148ba:	4620      	mov	r0, r4
 80148bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80148be:	4b0b      	ldr	r3, [pc, #44]	; (80148ec <__sfp+0x74>)
 80148c0:	6665      	str	r5, [r4, #100]	; 0x64
 80148c2:	e9c4 5500 	strd	r5, r5, [r4]
 80148c6:	60a5      	str	r5, [r4, #8]
 80148c8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80148cc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80148d0:	2208      	movs	r2, #8
 80148d2:	4629      	mov	r1, r5
 80148d4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80148d8:	f7fe fc7d 	bl	80131d6 <memset>
 80148dc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80148e0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80148e4:	e7e9      	b.n	80148ba <__sfp+0x42>
 80148e6:	bf00      	nop
 80148e8:	08015cbc 	.word	0x08015cbc
 80148ec:	ffff0001 	.word	0xffff0001

080148f0 <_fwalk_reent>:
 80148f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80148f4:	4680      	mov	r8, r0
 80148f6:	4689      	mov	r9, r1
 80148f8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80148fc:	2600      	movs	r6, #0
 80148fe:	b914      	cbnz	r4, 8014906 <_fwalk_reent+0x16>
 8014900:	4630      	mov	r0, r6
 8014902:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014906:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 801490a:	3f01      	subs	r7, #1
 801490c:	d501      	bpl.n	8014912 <_fwalk_reent+0x22>
 801490e:	6824      	ldr	r4, [r4, #0]
 8014910:	e7f5      	b.n	80148fe <_fwalk_reent+0xe>
 8014912:	89ab      	ldrh	r3, [r5, #12]
 8014914:	2b01      	cmp	r3, #1
 8014916:	d907      	bls.n	8014928 <_fwalk_reent+0x38>
 8014918:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801491c:	3301      	adds	r3, #1
 801491e:	d003      	beq.n	8014928 <_fwalk_reent+0x38>
 8014920:	4629      	mov	r1, r5
 8014922:	4640      	mov	r0, r8
 8014924:	47c8      	blx	r9
 8014926:	4306      	orrs	r6, r0
 8014928:	3568      	adds	r5, #104	; 0x68
 801492a:	e7ee      	b.n	801490a <_fwalk_reent+0x1a>

0801492c <_localeconv_r>:
 801492c:	4b04      	ldr	r3, [pc, #16]	; (8014940 <_localeconv_r+0x14>)
 801492e:	681b      	ldr	r3, [r3, #0]
 8014930:	6a18      	ldr	r0, [r3, #32]
 8014932:	4b04      	ldr	r3, [pc, #16]	; (8014944 <_localeconv_r+0x18>)
 8014934:	2800      	cmp	r0, #0
 8014936:	bf08      	it	eq
 8014938:	4618      	moveq	r0, r3
 801493a:	30f0      	adds	r0, #240	; 0xf0
 801493c:	4770      	bx	lr
 801493e:	bf00      	nop
 8014940:	20000018 	.word	0x20000018
 8014944:	2000007c 	.word	0x2000007c

08014948 <malloc>:
 8014948:	4b02      	ldr	r3, [pc, #8]	; (8014954 <malloc+0xc>)
 801494a:	4601      	mov	r1, r0
 801494c:	6818      	ldr	r0, [r3, #0]
 801494e:	f000 bb3b 	b.w	8014fc8 <_malloc_r>
 8014952:	bf00      	nop
 8014954:	20000018 	.word	0x20000018

08014958 <_Balloc>:
 8014958:	b570      	push	{r4, r5, r6, lr}
 801495a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801495c:	4604      	mov	r4, r0
 801495e:	460e      	mov	r6, r1
 8014960:	b93d      	cbnz	r5, 8014972 <_Balloc+0x1a>
 8014962:	2010      	movs	r0, #16
 8014964:	f7ff fff0 	bl	8014948 <malloc>
 8014968:	6260      	str	r0, [r4, #36]	; 0x24
 801496a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801496e:	6005      	str	r5, [r0, #0]
 8014970:	60c5      	str	r5, [r0, #12]
 8014972:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8014974:	68eb      	ldr	r3, [r5, #12]
 8014976:	b183      	cbz	r3, 801499a <_Balloc+0x42>
 8014978:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801497a:	68db      	ldr	r3, [r3, #12]
 801497c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8014980:	b9b8      	cbnz	r0, 80149b2 <_Balloc+0x5a>
 8014982:	2101      	movs	r1, #1
 8014984:	fa01 f506 	lsl.w	r5, r1, r6
 8014988:	1d6a      	adds	r2, r5, #5
 801498a:	0092      	lsls	r2, r2, #2
 801498c:	4620      	mov	r0, r4
 801498e:	f000 fabf 	bl	8014f10 <_calloc_r>
 8014992:	b160      	cbz	r0, 80149ae <_Balloc+0x56>
 8014994:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8014998:	e00e      	b.n	80149b8 <_Balloc+0x60>
 801499a:	2221      	movs	r2, #33	; 0x21
 801499c:	2104      	movs	r1, #4
 801499e:	4620      	mov	r0, r4
 80149a0:	f000 fab6 	bl	8014f10 <_calloc_r>
 80149a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80149a6:	60e8      	str	r0, [r5, #12]
 80149a8:	68db      	ldr	r3, [r3, #12]
 80149aa:	2b00      	cmp	r3, #0
 80149ac:	d1e4      	bne.n	8014978 <_Balloc+0x20>
 80149ae:	2000      	movs	r0, #0
 80149b0:	bd70      	pop	{r4, r5, r6, pc}
 80149b2:	6802      	ldr	r2, [r0, #0]
 80149b4:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80149b8:	2300      	movs	r3, #0
 80149ba:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80149be:	e7f7      	b.n	80149b0 <_Balloc+0x58>

080149c0 <_Bfree>:
 80149c0:	b570      	push	{r4, r5, r6, lr}
 80149c2:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80149c4:	4606      	mov	r6, r0
 80149c6:	460d      	mov	r5, r1
 80149c8:	b93c      	cbnz	r4, 80149da <_Bfree+0x1a>
 80149ca:	2010      	movs	r0, #16
 80149cc:	f7ff ffbc 	bl	8014948 <malloc>
 80149d0:	6270      	str	r0, [r6, #36]	; 0x24
 80149d2:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80149d6:	6004      	str	r4, [r0, #0]
 80149d8:	60c4      	str	r4, [r0, #12]
 80149da:	b13d      	cbz	r5, 80149ec <_Bfree+0x2c>
 80149dc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80149de:	686a      	ldr	r2, [r5, #4]
 80149e0:	68db      	ldr	r3, [r3, #12]
 80149e2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80149e6:	6029      	str	r1, [r5, #0]
 80149e8:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80149ec:	bd70      	pop	{r4, r5, r6, pc}

080149ee <__multadd>:
 80149ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80149f2:	690d      	ldr	r5, [r1, #16]
 80149f4:	461f      	mov	r7, r3
 80149f6:	4606      	mov	r6, r0
 80149f8:	460c      	mov	r4, r1
 80149fa:	f101 0c14 	add.w	ip, r1, #20
 80149fe:	2300      	movs	r3, #0
 8014a00:	f8dc 0000 	ldr.w	r0, [ip]
 8014a04:	b281      	uxth	r1, r0
 8014a06:	fb02 7101 	mla	r1, r2, r1, r7
 8014a0a:	0c0f      	lsrs	r7, r1, #16
 8014a0c:	0c00      	lsrs	r0, r0, #16
 8014a0e:	fb02 7000 	mla	r0, r2, r0, r7
 8014a12:	b289      	uxth	r1, r1
 8014a14:	3301      	adds	r3, #1
 8014a16:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8014a1a:	429d      	cmp	r5, r3
 8014a1c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8014a20:	f84c 1b04 	str.w	r1, [ip], #4
 8014a24:	dcec      	bgt.n	8014a00 <__multadd+0x12>
 8014a26:	b1d7      	cbz	r7, 8014a5e <__multadd+0x70>
 8014a28:	68a3      	ldr	r3, [r4, #8]
 8014a2a:	42ab      	cmp	r3, r5
 8014a2c:	dc12      	bgt.n	8014a54 <__multadd+0x66>
 8014a2e:	6861      	ldr	r1, [r4, #4]
 8014a30:	4630      	mov	r0, r6
 8014a32:	3101      	adds	r1, #1
 8014a34:	f7ff ff90 	bl	8014958 <_Balloc>
 8014a38:	6922      	ldr	r2, [r4, #16]
 8014a3a:	3202      	adds	r2, #2
 8014a3c:	f104 010c 	add.w	r1, r4, #12
 8014a40:	4680      	mov	r8, r0
 8014a42:	0092      	lsls	r2, r2, #2
 8014a44:	300c      	adds	r0, #12
 8014a46:	f7fe fbbb 	bl	80131c0 <memcpy>
 8014a4a:	4621      	mov	r1, r4
 8014a4c:	4630      	mov	r0, r6
 8014a4e:	f7ff ffb7 	bl	80149c0 <_Bfree>
 8014a52:	4644      	mov	r4, r8
 8014a54:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8014a58:	3501      	adds	r5, #1
 8014a5a:	615f      	str	r7, [r3, #20]
 8014a5c:	6125      	str	r5, [r4, #16]
 8014a5e:	4620      	mov	r0, r4
 8014a60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08014a64 <__hi0bits>:
 8014a64:	0c02      	lsrs	r2, r0, #16
 8014a66:	0412      	lsls	r2, r2, #16
 8014a68:	4603      	mov	r3, r0
 8014a6a:	b9b2      	cbnz	r2, 8014a9a <__hi0bits+0x36>
 8014a6c:	0403      	lsls	r3, r0, #16
 8014a6e:	2010      	movs	r0, #16
 8014a70:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8014a74:	bf04      	itt	eq
 8014a76:	021b      	lsleq	r3, r3, #8
 8014a78:	3008      	addeq	r0, #8
 8014a7a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8014a7e:	bf04      	itt	eq
 8014a80:	011b      	lsleq	r3, r3, #4
 8014a82:	3004      	addeq	r0, #4
 8014a84:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8014a88:	bf04      	itt	eq
 8014a8a:	009b      	lsleq	r3, r3, #2
 8014a8c:	3002      	addeq	r0, #2
 8014a8e:	2b00      	cmp	r3, #0
 8014a90:	db06      	blt.n	8014aa0 <__hi0bits+0x3c>
 8014a92:	005b      	lsls	r3, r3, #1
 8014a94:	d503      	bpl.n	8014a9e <__hi0bits+0x3a>
 8014a96:	3001      	adds	r0, #1
 8014a98:	4770      	bx	lr
 8014a9a:	2000      	movs	r0, #0
 8014a9c:	e7e8      	b.n	8014a70 <__hi0bits+0xc>
 8014a9e:	2020      	movs	r0, #32
 8014aa0:	4770      	bx	lr

08014aa2 <__lo0bits>:
 8014aa2:	6803      	ldr	r3, [r0, #0]
 8014aa4:	f013 0207 	ands.w	r2, r3, #7
 8014aa8:	4601      	mov	r1, r0
 8014aaa:	d00b      	beq.n	8014ac4 <__lo0bits+0x22>
 8014aac:	07da      	lsls	r2, r3, #31
 8014aae:	d423      	bmi.n	8014af8 <__lo0bits+0x56>
 8014ab0:	0798      	lsls	r0, r3, #30
 8014ab2:	bf49      	itett	mi
 8014ab4:	085b      	lsrmi	r3, r3, #1
 8014ab6:	089b      	lsrpl	r3, r3, #2
 8014ab8:	2001      	movmi	r0, #1
 8014aba:	600b      	strmi	r3, [r1, #0]
 8014abc:	bf5c      	itt	pl
 8014abe:	600b      	strpl	r3, [r1, #0]
 8014ac0:	2002      	movpl	r0, #2
 8014ac2:	4770      	bx	lr
 8014ac4:	b298      	uxth	r0, r3
 8014ac6:	b9a8      	cbnz	r0, 8014af4 <__lo0bits+0x52>
 8014ac8:	0c1b      	lsrs	r3, r3, #16
 8014aca:	2010      	movs	r0, #16
 8014acc:	f013 0fff 	tst.w	r3, #255	; 0xff
 8014ad0:	bf04      	itt	eq
 8014ad2:	0a1b      	lsreq	r3, r3, #8
 8014ad4:	3008      	addeq	r0, #8
 8014ad6:	071a      	lsls	r2, r3, #28
 8014ad8:	bf04      	itt	eq
 8014ada:	091b      	lsreq	r3, r3, #4
 8014adc:	3004      	addeq	r0, #4
 8014ade:	079a      	lsls	r2, r3, #30
 8014ae0:	bf04      	itt	eq
 8014ae2:	089b      	lsreq	r3, r3, #2
 8014ae4:	3002      	addeq	r0, #2
 8014ae6:	07da      	lsls	r2, r3, #31
 8014ae8:	d402      	bmi.n	8014af0 <__lo0bits+0x4e>
 8014aea:	085b      	lsrs	r3, r3, #1
 8014aec:	d006      	beq.n	8014afc <__lo0bits+0x5a>
 8014aee:	3001      	adds	r0, #1
 8014af0:	600b      	str	r3, [r1, #0]
 8014af2:	4770      	bx	lr
 8014af4:	4610      	mov	r0, r2
 8014af6:	e7e9      	b.n	8014acc <__lo0bits+0x2a>
 8014af8:	2000      	movs	r0, #0
 8014afa:	4770      	bx	lr
 8014afc:	2020      	movs	r0, #32
 8014afe:	4770      	bx	lr

08014b00 <__i2b>:
 8014b00:	b510      	push	{r4, lr}
 8014b02:	460c      	mov	r4, r1
 8014b04:	2101      	movs	r1, #1
 8014b06:	f7ff ff27 	bl	8014958 <_Balloc>
 8014b0a:	2201      	movs	r2, #1
 8014b0c:	6144      	str	r4, [r0, #20]
 8014b0e:	6102      	str	r2, [r0, #16]
 8014b10:	bd10      	pop	{r4, pc}

08014b12 <__multiply>:
 8014b12:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b16:	4614      	mov	r4, r2
 8014b18:	690a      	ldr	r2, [r1, #16]
 8014b1a:	6923      	ldr	r3, [r4, #16]
 8014b1c:	429a      	cmp	r2, r3
 8014b1e:	bfb8      	it	lt
 8014b20:	460b      	movlt	r3, r1
 8014b22:	4688      	mov	r8, r1
 8014b24:	bfbc      	itt	lt
 8014b26:	46a0      	movlt	r8, r4
 8014b28:	461c      	movlt	r4, r3
 8014b2a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8014b2e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8014b32:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014b36:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8014b3a:	eb07 0609 	add.w	r6, r7, r9
 8014b3e:	42b3      	cmp	r3, r6
 8014b40:	bfb8      	it	lt
 8014b42:	3101      	addlt	r1, #1
 8014b44:	f7ff ff08 	bl	8014958 <_Balloc>
 8014b48:	f100 0514 	add.w	r5, r0, #20
 8014b4c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8014b50:	462b      	mov	r3, r5
 8014b52:	2200      	movs	r2, #0
 8014b54:	4573      	cmp	r3, lr
 8014b56:	d316      	bcc.n	8014b86 <__multiply+0x74>
 8014b58:	f104 0214 	add.w	r2, r4, #20
 8014b5c:	f108 0114 	add.w	r1, r8, #20
 8014b60:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8014b64:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8014b68:	9300      	str	r3, [sp, #0]
 8014b6a:	9b00      	ldr	r3, [sp, #0]
 8014b6c:	9201      	str	r2, [sp, #4]
 8014b6e:	4293      	cmp	r3, r2
 8014b70:	d80c      	bhi.n	8014b8c <__multiply+0x7a>
 8014b72:	2e00      	cmp	r6, #0
 8014b74:	dd03      	ble.n	8014b7e <__multiply+0x6c>
 8014b76:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8014b7a:	2b00      	cmp	r3, #0
 8014b7c:	d05d      	beq.n	8014c3a <__multiply+0x128>
 8014b7e:	6106      	str	r6, [r0, #16]
 8014b80:	b003      	add	sp, #12
 8014b82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014b86:	f843 2b04 	str.w	r2, [r3], #4
 8014b8a:	e7e3      	b.n	8014b54 <__multiply+0x42>
 8014b8c:	f8b2 b000 	ldrh.w	fp, [r2]
 8014b90:	f1bb 0f00 	cmp.w	fp, #0
 8014b94:	d023      	beq.n	8014bde <__multiply+0xcc>
 8014b96:	4689      	mov	r9, r1
 8014b98:	46ac      	mov	ip, r5
 8014b9a:	f04f 0800 	mov.w	r8, #0
 8014b9e:	f859 4b04 	ldr.w	r4, [r9], #4
 8014ba2:	f8dc a000 	ldr.w	sl, [ip]
 8014ba6:	b2a3      	uxth	r3, r4
 8014ba8:	fa1f fa8a 	uxth.w	sl, sl
 8014bac:	fb0b a303 	mla	r3, fp, r3, sl
 8014bb0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8014bb4:	f8dc 4000 	ldr.w	r4, [ip]
 8014bb8:	4443      	add	r3, r8
 8014bba:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8014bbe:	fb0b 840a 	mla	r4, fp, sl, r8
 8014bc2:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8014bc6:	46e2      	mov	sl, ip
 8014bc8:	b29b      	uxth	r3, r3
 8014bca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8014bce:	454f      	cmp	r7, r9
 8014bd0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8014bd4:	f84a 3b04 	str.w	r3, [sl], #4
 8014bd8:	d82b      	bhi.n	8014c32 <__multiply+0x120>
 8014bda:	f8cc 8004 	str.w	r8, [ip, #4]
 8014bde:	9b01      	ldr	r3, [sp, #4]
 8014be0:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8014be4:	3204      	adds	r2, #4
 8014be6:	f1ba 0f00 	cmp.w	sl, #0
 8014bea:	d020      	beq.n	8014c2e <__multiply+0x11c>
 8014bec:	682b      	ldr	r3, [r5, #0]
 8014bee:	4689      	mov	r9, r1
 8014bf0:	46a8      	mov	r8, r5
 8014bf2:	f04f 0b00 	mov.w	fp, #0
 8014bf6:	f8b9 c000 	ldrh.w	ip, [r9]
 8014bfa:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8014bfe:	fb0a 440c 	mla	r4, sl, ip, r4
 8014c02:	445c      	add	r4, fp
 8014c04:	46c4      	mov	ip, r8
 8014c06:	b29b      	uxth	r3, r3
 8014c08:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8014c0c:	f84c 3b04 	str.w	r3, [ip], #4
 8014c10:	f859 3b04 	ldr.w	r3, [r9], #4
 8014c14:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8014c18:	0c1b      	lsrs	r3, r3, #16
 8014c1a:	fb0a b303 	mla	r3, sl, r3, fp
 8014c1e:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8014c22:	454f      	cmp	r7, r9
 8014c24:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8014c28:	d805      	bhi.n	8014c36 <__multiply+0x124>
 8014c2a:	f8c8 3004 	str.w	r3, [r8, #4]
 8014c2e:	3504      	adds	r5, #4
 8014c30:	e79b      	b.n	8014b6a <__multiply+0x58>
 8014c32:	46d4      	mov	ip, sl
 8014c34:	e7b3      	b.n	8014b9e <__multiply+0x8c>
 8014c36:	46e0      	mov	r8, ip
 8014c38:	e7dd      	b.n	8014bf6 <__multiply+0xe4>
 8014c3a:	3e01      	subs	r6, #1
 8014c3c:	e799      	b.n	8014b72 <__multiply+0x60>
	...

08014c40 <__pow5mult>:
 8014c40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014c44:	4615      	mov	r5, r2
 8014c46:	f012 0203 	ands.w	r2, r2, #3
 8014c4a:	4606      	mov	r6, r0
 8014c4c:	460f      	mov	r7, r1
 8014c4e:	d007      	beq.n	8014c60 <__pow5mult+0x20>
 8014c50:	3a01      	subs	r2, #1
 8014c52:	4c21      	ldr	r4, [pc, #132]	; (8014cd8 <__pow5mult+0x98>)
 8014c54:	2300      	movs	r3, #0
 8014c56:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8014c5a:	f7ff fec8 	bl	80149ee <__multadd>
 8014c5e:	4607      	mov	r7, r0
 8014c60:	10ad      	asrs	r5, r5, #2
 8014c62:	d035      	beq.n	8014cd0 <__pow5mult+0x90>
 8014c64:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8014c66:	b93c      	cbnz	r4, 8014c78 <__pow5mult+0x38>
 8014c68:	2010      	movs	r0, #16
 8014c6a:	f7ff fe6d 	bl	8014948 <malloc>
 8014c6e:	6270      	str	r0, [r6, #36]	; 0x24
 8014c70:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8014c74:	6004      	str	r4, [r0, #0]
 8014c76:	60c4      	str	r4, [r0, #12]
 8014c78:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8014c7c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8014c80:	b94c      	cbnz	r4, 8014c96 <__pow5mult+0x56>
 8014c82:	f240 2171 	movw	r1, #625	; 0x271
 8014c86:	4630      	mov	r0, r6
 8014c88:	f7ff ff3a 	bl	8014b00 <__i2b>
 8014c8c:	2300      	movs	r3, #0
 8014c8e:	f8c8 0008 	str.w	r0, [r8, #8]
 8014c92:	4604      	mov	r4, r0
 8014c94:	6003      	str	r3, [r0, #0]
 8014c96:	f04f 0800 	mov.w	r8, #0
 8014c9a:	07eb      	lsls	r3, r5, #31
 8014c9c:	d50a      	bpl.n	8014cb4 <__pow5mult+0x74>
 8014c9e:	4639      	mov	r1, r7
 8014ca0:	4622      	mov	r2, r4
 8014ca2:	4630      	mov	r0, r6
 8014ca4:	f7ff ff35 	bl	8014b12 <__multiply>
 8014ca8:	4639      	mov	r1, r7
 8014caa:	4681      	mov	r9, r0
 8014cac:	4630      	mov	r0, r6
 8014cae:	f7ff fe87 	bl	80149c0 <_Bfree>
 8014cb2:	464f      	mov	r7, r9
 8014cb4:	106d      	asrs	r5, r5, #1
 8014cb6:	d00b      	beq.n	8014cd0 <__pow5mult+0x90>
 8014cb8:	6820      	ldr	r0, [r4, #0]
 8014cba:	b938      	cbnz	r0, 8014ccc <__pow5mult+0x8c>
 8014cbc:	4622      	mov	r2, r4
 8014cbe:	4621      	mov	r1, r4
 8014cc0:	4630      	mov	r0, r6
 8014cc2:	f7ff ff26 	bl	8014b12 <__multiply>
 8014cc6:	6020      	str	r0, [r4, #0]
 8014cc8:	f8c0 8000 	str.w	r8, [r0]
 8014ccc:	4604      	mov	r4, r0
 8014cce:	e7e4      	b.n	8014c9a <__pow5mult+0x5a>
 8014cd0:	4638      	mov	r0, r7
 8014cd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014cd6:	bf00      	nop
 8014cd8:	08015e58 	.word	0x08015e58

08014cdc <__lshift>:
 8014cdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014ce0:	460c      	mov	r4, r1
 8014ce2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8014ce6:	6923      	ldr	r3, [r4, #16]
 8014ce8:	6849      	ldr	r1, [r1, #4]
 8014cea:	eb0a 0903 	add.w	r9, sl, r3
 8014cee:	68a3      	ldr	r3, [r4, #8]
 8014cf0:	4607      	mov	r7, r0
 8014cf2:	4616      	mov	r6, r2
 8014cf4:	f109 0501 	add.w	r5, r9, #1
 8014cf8:	42ab      	cmp	r3, r5
 8014cfa:	db32      	blt.n	8014d62 <__lshift+0x86>
 8014cfc:	4638      	mov	r0, r7
 8014cfe:	f7ff fe2b 	bl	8014958 <_Balloc>
 8014d02:	2300      	movs	r3, #0
 8014d04:	4680      	mov	r8, r0
 8014d06:	f100 0114 	add.w	r1, r0, #20
 8014d0a:	461a      	mov	r2, r3
 8014d0c:	4553      	cmp	r3, sl
 8014d0e:	db2b      	blt.n	8014d68 <__lshift+0x8c>
 8014d10:	6920      	ldr	r0, [r4, #16]
 8014d12:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014d16:	f104 0314 	add.w	r3, r4, #20
 8014d1a:	f016 021f 	ands.w	r2, r6, #31
 8014d1e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8014d22:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8014d26:	d025      	beq.n	8014d74 <__lshift+0x98>
 8014d28:	f1c2 0e20 	rsb	lr, r2, #32
 8014d2c:	2000      	movs	r0, #0
 8014d2e:	681e      	ldr	r6, [r3, #0]
 8014d30:	468a      	mov	sl, r1
 8014d32:	4096      	lsls	r6, r2
 8014d34:	4330      	orrs	r0, r6
 8014d36:	f84a 0b04 	str.w	r0, [sl], #4
 8014d3a:	f853 0b04 	ldr.w	r0, [r3], #4
 8014d3e:	459c      	cmp	ip, r3
 8014d40:	fa20 f00e 	lsr.w	r0, r0, lr
 8014d44:	d814      	bhi.n	8014d70 <__lshift+0x94>
 8014d46:	6048      	str	r0, [r1, #4]
 8014d48:	b108      	cbz	r0, 8014d4e <__lshift+0x72>
 8014d4a:	f109 0502 	add.w	r5, r9, #2
 8014d4e:	3d01      	subs	r5, #1
 8014d50:	4638      	mov	r0, r7
 8014d52:	f8c8 5010 	str.w	r5, [r8, #16]
 8014d56:	4621      	mov	r1, r4
 8014d58:	f7ff fe32 	bl	80149c0 <_Bfree>
 8014d5c:	4640      	mov	r0, r8
 8014d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014d62:	3101      	adds	r1, #1
 8014d64:	005b      	lsls	r3, r3, #1
 8014d66:	e7c7      	b.n	8014cf8 <__lshift+0x1c>
 8014d68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8014d6c:	3301      	adds	r3, #1
 8014d6e:	e7cd      	b.n	8014d0c <__lshift+0x30>
 8014d70:	4651      	mov	r1, sl
 8014d72:	e7dc      	b.n	8014d2e <__lshift+0x52>
 8014d74:	3904      	subs	r1, #4
 8014d76:	f853 2b04 	ldr.w	r2, [r3], #4
 8014d7a:	f841 2f04 	str.w	r2, [r1, #4]!
 8014d7e:	459c      	cmp	ip, r3
 8014d80:	d8f9      	bhi.n	8014d76 <__lshift+0x9a>
 8014d82:	e7e4      	b.n	8014d4e <__lshift+0x72>

08014d84 <__mcmp>:
 8014d84:	6903      	ldr	r3, [r0, #16]
 8014d86:	690a      	ldr	r2, [r1, #16]
 8014d88:	1a9b      	subs	r3, r3, r2
 8014d8a:	b530      	push	{r4, r5, lr}
 8014d8c:	d10c      	bne.n	8014da8 <__mcmp+0x24>
 8014d8e:	0092      	lsls	r2, r2, #2
 8014d90:	3014      	adds	r0, #20
 8014d92:	3114      	adds	r1, #20
 8014d94:	1884      	adds	r4, r0, r2
 8014d96:	4411      	add	r1, r2
 8014d98:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8014d9c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8014da0:	4295      	cmp	r5, r2
 8014da2:	d003      	beq.n	8014dac <__mcmp+0x28>
 8014da4:	d305      	bcc.n	8014db2 <__mcmp+0x2e>
 8014da6:	2301      	movs	r3, #1
 8014da8:	4618      	mov	r0, r3
 8014daa:	bd30      	pop	{r4, r5, pc}
 8014dac:	42a0      	cmp	r0, r4
 8014dae:	d3f3      	bcc.n	8014d98 <__mcmp+0x14>
 8014db0:	e7fa      	b.n	8014da8 <__mcmp+0x24>
 8014db2:	f04f 33ff 	mov.w	r3, #4294967295
 8014db6:	e7f7      	b.n	8014da8 <__mcmp+0x24>

08014db8 <__mdiff>:
 8014db8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014dbc:	460d      	mov	r5, r1
 8014dbe:	4607      	mov	r7, r0
 8014dc0:	4611      	mov	r1, r2
 8014dc2:	4628      	mov	r0, r5
 8014dc4:	4614      	mov	r4, r2
 8014dc6:	f7ff ffdd 	bl	8014d84 <__mcmp>
 8014dca:	1e06      	subs	r6, r0, #0
 8014dcc:	d108      	bne.n	8014de0 <__mdiff+0x28>
 8014dce:	4631      	mov	r1, r6
 8014dd0:	4638      	mov	r0, r7
 8014dd2:	f7ff fdc1 	bl	8014958 <_Balloc>
 8014dd6:	2301      	movs	r3, #1
 8014dd8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8014ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014de0:	bfa4      	itt	ge
 8014de2:	4623      	movge	r3, r4
 8014de4:	462c      	movge	r4, r5
 8014de6:	4638      	mov	r0, r7
 8014de8:	6861      	ldr	r1, [r4, #4]
 8014dea:	bfa6      	itte	ge
 8014dec:	461d      	movge	r5, r3
 8014dee:	2600      	movge	r6, #0
 8014df0:	2601      	movlt	r6, #1
 8014df2:	f7ff fdb1 	bl	8014958 <_Balloc>
 8014df6:	692b      	ldr	r3, [r5, #16]
 8014df8:	60c6      	str	r6, [r0, #12]
 8014dfa:	6926      	ldr	r6, [r4, #16]
 8014dfc:	f105 0914 	add.w	r9, r5, #20
 8014e00:	f104 0214 	add.w	r2, r4, #20
 8014e04:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8014e08:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8014e0c:	f100 0514 	add.w	r5, r0, #20
 8014e10:	f04f 0e00 	mov.w	lr, #0
 8014e14:	f852 ab04 	ldr.w	sl, [r2], #4
 8014e18:	f859 4b04 	ldr.w	r4, [r9], #4
 8014e1c:	fa1e f18a 	uxtah	r1, lr, sl
 8014e20:	b2a3      	uxth	r3, r4
 8014e22:	1ac9      	subs	r1, r1, r3
 8014e24:	0c23      	lsrs	r3, r4, #16
 8014e26:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8014e2a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8014e2e:	b289      	uxth	r1, r1
 8014e30:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8014e34:	45c8      	cmp	r8, r9
 8014e36:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8014e3a:	4694      	mov	ip, r2
 8014e3c:	f845 3b04 	str.w	r3, [r5], #4
 8014e40:	d8e8      	bhi.n	8014e14 <__mdiff+0x5c>
 8014e42:	45bc      	cmp	ip, r7
 8014e44:	d304      	bcc.n	8014e50 <__mdiff+0x98>
 8014e46:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8014e4a:	b183      	cbz	r3, 8014e6e <__mdiff+0xb6>
 8014e4c:	6106      	str	r6, [r0, #16]
 8014e4e:	e7c5      	b.n	8014ddc <__mdiff+0x24>
 8014e50:	f85c 1b04 	ldr.w	r1, [ip], #4
 8014e54:	fa1e f381 	uxtah	r3, lr, r1
 8014e58:	141a      	asrs	r2, r3, #16
 8014e5a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8014e5e:	b29b      	uxth	r3, r3
 8014e60:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014e64:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8014e68:	f845 3b04 	str.w	r3, [r5], #4
 8014e6c:	e7e9      	b.n	8014e42 <__mdiff+0x8a>
 8014e6e:	3e01      	subs	r6, #1
 8014e70:	e7e9      	b.n	8014e46 <__mdiff+0x8e>

08014e72 <__d2b>:
 8014e72:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014e76:	460e      	mov	r6, r1
 8014e78:	2101      	movs	r1, #1
 8014e7a:	ec59 8b10 	vmov	r8, r9, d0
 8014e7e:	4615      	mov	r5, r2
 8014e80:	f7ff fd6a 	bl	8014958 <_Balloc>
 8014e84:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8014e88:	4607      	mov	r7, r0
 8014e8a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8014e8e:	bb34      	cbnz	r4, 8014ede <__d2b+0x6c>
 8014e90:	9301      	str	r3, [sp, #4]
 8014e92:	f1b8 0300 	subs.w	r3, r8, #0
 8014e96:	d027      	beq.n	8014ee8 <__d2b+0x76>
 8014e98:	a802      	add	r0, sp, #8
 8014e9a:	f840 3d08 	str.w	r3, [r0, #-8]!
 8014e9e:	f7ff fe00 	bl	8014aa2 <__lo0bits>
 8014ea2:	9900      	ldr	r1, [sp, #0]
 8014ea4:	b1f0      	cbz	r0, 8014ee4 <__d2b+0x72>
 8014ea6:	9a01      	ldr	r2, [sp, #4]
 8014ea8:	f1c0 0320 	rsb	r3, r0, #32
 8014eac:	fa02 f303 	lsl.w	r3, r2, r3
 8014eb0:	430b      	orrs	r3, r1
 8014eb2:	40c2      	lsrs	r2, r0
 8014eb4:	617b      	str	r3, [r7, #20]
 8014eb6:	9201      	str	r2, [sp, #4]
 8014eb8:	9b01      	ldr	r3, [sp, #4]
 8014eba:	61bb      	str	r3, [r7, #24]
 8014ebc:	2b00      	cmp	r3, #0
 8014ebe:	bf14      	ite	ne
 8014ec0:	2102      	movne	r1, #2
 8014ec2:	2101      	moveq	r1, #1
 8014ec4:	6139      	str	r1, [r7, #16]
 8014ec6:	b1c4      	cbz	r4, 8014efa <__d2b+0x88>
 8014ec8:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8014ecc:	4404      	add	r4, r0
 8014ece:	6034      	str	r4, [r6, #0]
 8014ed0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8014ed4:	6028      	str	r0, [r5, #0]
 8014ed6:	4638      	mov	r0, r7
 8014ed8:	b003      	add	sp, #12
 8014eda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014ede:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8014ee2:	e7d5      	b.n	8014e90 <__d2b+0x1e>
 8014ee4:	6179      	str	r1, [r7, #20]
 8014ee6:	e7e7      	b.n	8014eb8 <__d2b+0x46>
 8014ee8:	a801      	add	r0, sp, #4
 8014eea:	f7ff fdda 	bl	8014aa2 <__lo0bits>
 8014eee:	9b01      	ldr	r3, [sp, #4]
 8014ef0:	617b      	str	r3, [r7, #20]
 8014ef2:	2101      	movs	r1, #1
 8014ef4:	6139      	str	r1, [r7, #16]
 8014ef6:	3020      	adds	r0, #32
 8014ef8:	e7e5      	b.n	8014ec6 <__d2b+0x54>
 8014efa:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8014efe:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8014f02:	6030      	str	r0, [r6, #0]
 8014f04:	6918      	ldr	r0, [r3, #16]
 8014f06:	f7ff fdad 	bl	8014a64 <__hi0bits>
 8014f0a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8014f0e:	e7e1      	b.n	8014ed4 <__d2b+0x62>

08014f10 <_calloc_r>:
 8014f10:	b538      	push	{r3, r4, r5, lr}
 8014f12:	fb02 f401 	mul.w	r4, r2, r1
 8014f16:	4621      	mov	r1, r4
 8014f18:	f000 f856 	bl	8014fc8 <_malloc_r>
 8014f1c:	4605      	mov	r5, r0
 8014f1e:	b118      	cbz	r0, 8014f28 <_calloc_r+0x18>
 8014f20:	4622      	mov	r2, r4
 8014f22:	2100      	movs	r1, #0
 8014f24:	f7fe f957 	bl	80131d6 <memset>
 8014f28:	4628      	mov	r0, r5
 8014f2a:	bd38      	pop	{r3, r4, r5, pc}

08014f2c <_free_r>:
 8014f2c:	b538      	push	{r3, r4, r5, lr}
 8014f2e:	4605      	mov	r5, r0
 8014f30:	2900      	cmp	r1, #0
 8014f32:	d045      	beq.n	8014fc0 <_free_r+0x94>
 8014f34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014f38:	1f0c      	subs	r4, r1, #4
 8014f3a:	2b00      	cmp	r3, #0
 8014f3c:	bfb8      	it	lt
 8014f3e:	18e4      	addlt	r4, r4, r3
 8014f40:	f000 fdb5 	bl	8015aae <__malloc_lock>
 8014f44:	4a1f      	ldr	r2, [pc, #124]	; (8014fc4 <_free_r+0x98>)
 8014f46:	6813      	ldr	r3, [r2, #0]
 8014f48:	4610      	mov	r0, r2
 8014f4a:	b933      	cbnz	r3, 8014f5a <_free_r+0x2e>
 8014f4c:	6063      	str	r3, [r4, #4]
 8014f4e:	6014      	str	r4, [r2, #0]
 8014f50:	4628      	mov	r0, r5
 8014f52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014f56:	f000 bdab 	b.w	8015ab0 <__malloc_unlock>
 8014f5a:	42a3      	cmp	r3, r4
 8014f5c:	d90c      	bls.n	8014f78 <_free_r+0x4c>
 8014f5e:	6821      	ldr	r1, [r4, #0]
 8014f60:	1862      	adds	r2, r4, r1
 8014f62:	4293      	cmp	r3, r2
 8014f64:	bf04      	itt	eq
 8014f66:	681a      	ldreq	r2, [r3, #0]
 8014f68:	685b      	ldreq	r3, [r3, #4]
 8014f6a:	6063      	str	r3, [r4, #4]
 8014f6c:	bf04      	itt	eq
 8014f6e:	1852      	addeq	r2, r2, r1
 8014f70:	6022      	streq	r2, [r4, #0]
 8014f72:	6004      	str	r4, [r0, #0]
 8014f74:	e7ec      	b.n	8014f50 <_free_r+0x24>
 8014f76:	4613      	mov	r3, r2
 8014f78:	685a      	ldr	r2, [r3, #4]
 8014f7a:	b10a      	cbz	r2, 8014f80 <_free_r+0x54>
 8014f7c:	42a2      	cmp	r2, r4
 8014f7e:	d9fa      	bls.n	8014f76 <_free_r+0x4a>
 8014f80:	6819      	ldr	r1, [r3, #0]
 8014f82:	1858      	adds	r0, r3, r1
 8014f84:	42a0      	cmp	r0, r4
 8014f86:	d10b      	bne.n	8014fa0 <_free_r+0x74>
 8014f88:	6820      	ldr	r0, [r4, #0]
 8014f8a:	4401      	add	r1, r0
 8014f8c:	1858      	adds	r0, r3, r1
 8014f8e:	4282      	cmp	r2, r0
 8014f90:	6019      	str	r1, [r3, #0]
 8014f92:	d1dd      	bne.n	8014f50 <_free_r+0x24>
 8014f94:	6810      	ldr	r0, [r2, #0]
 8014f96:	6852      	ldr	r2, [r2, #4]
 8014f98:	605a      	str	r2, [r3, #4]
 8014f9a:	4401      	add	r1, r0
 8014f9c:	6019      	str	r1, [r3, #0]
 8014f9e:	e7d7      	b.n	8014f50 <_free_r+0x24>
 8014fa0:	d902      	bls.n	8014fa8 <_free_r+0x7c>
 8014fa2:	230c      	movs	r3, #12
 8014fa4:	602b      	str	r3, [r5, #0]
 8014fa6:	e7d3      	b.n	8014f50 <_free_r+0x24>
 8014fa8:	6820      	ldr	r0, [r4, #0]
 8014faa:	1821      	adds	r1, r4, r0
 8014fac:	428a      	cmp	r2, r1
 8014fae:	bf04      	itt	eq
 8014fb0:	6811      	ldreq	r1, [r2, #0]
 8014fb2:	6852      	ldreq	r2, [r2, #4]
 8014fb4:	6062      	str	r2, [r4, #4]
 8014fb6:	bf04      	itt	eq
 8014fb8:	1809      	addeq	r1, r1, r0
 8014fba:	6021      	streq	r1, [r4, #0]
 8014fbc:	605c      	str	r4, [r3, #4]
 8014fbe:	e7c7      	b.n	8014f50 <_free_r+0x24>
 8014fc0:	bd38      	pop	{r3, r4, r5, pc}
 8014fc2:	bf00      	nop
 8014fc4:	2000c2c8 	.word	0x2000c2c8

08014fc8 <_malloc_r>:
 8014fc8:	b570      	push	{r4, r5, r6, lr}
 8014fca:	1ccd      	adds	r5, r1, #3
 8014fcc:	f025 0503 	bic.w	r5, r5, #3
 8014fd0:	3508      	adds	r5, #8
 8014fd2:	2d0c      	cmp	r5, #12
 8014fd4:	bf38      	it	cc
 8014fd6:	250c      	movcc	r5, #12
 8014fd8:	2d00      	cmp	r5, #0
 8014fda:	4606      	mov	r6, r0
 8014fdc:	db01      	blt.n	8014fe2 <_malloc_r+0x1a>
 8014fde:	42a9      	cmp	r1, r5
 8014fe0:	d903      	bls.n	8014fea <_malloc_r+0x22>
 8014fe2:	230c      	movs	r3, #12
 8014fe4:	6033      	str	r3, [r6, #0]
 8014fe6:	2000      	movs	r0, #0
 8014fe8:	bd70      	pop	{r4, r5, r6, pc}
 8014fea:	f000 fd60 	bl	8015aae <__malloc_lock>
 8014fee:	4a21      	ldr	r2, [pc, #132]	; (8015074 <_malloc_r+0xac>)
 8014ff0:	6814      	ldr	r4, [r2, #0]
 8014ff2:	4621      	mov	r1, r4
 8014ff4:	b991      	cbnz	r1, 801501c <_malloc_r+0x54>
 8014ff6:	4c20      	ldr	r4, [pc, #128]	; (8015078 <_malloc_r+0xb0>)
 8014ff8:	6823      	ldr	r3, [r4, #0]
 8014ffa:	b91b      	cbnz	r3, 8015004 <_malloc_r+0x3c>
 8014ffc:	4630      	mov	r0, r6
 8014ffe:	f000 facf 	bl	80155a0 <_sbrk_r>
 8015002:	6020      	str	r0, [r4, #0]
 8015004:	4629      	mov	r1, r5
 8015006:	4630      	mov	r0, r6
 8015008:	f000 faca 	bl	80155a0 <_sbrk_r>
 801500c:	1c43      	adds	r3, r0, #1
 801500e:	d124      	bne.n	801505a <_malloc_r+0x92>
 8015010:	230c      	movs	r3, #12
 8015012:	6033      	str	r3, [r6, #0]
 8015014:	4630      	mov	r0, r6
 8015016:	f000 fd4b 	bl	8015ab0 <__malloc_unlock>
 801501a:	e7e4      	b.n	8014fe6 <_malloc_r+0x1e>
 801501c:	680b      	ldr	r3, [r1, #0]
 801501e:	1b5b      	subs	r3, r3, r5
 8015020:	d418      	bmi.n	8015054 <_malloc_r+0x8c>
 8015022:	2b0b      	cmp	r3, #11
 8015024:	d90f      	bls.n	8015046 <_malloc_r+0x7e>
 8015026:	600b      	str	r3, [r1, #0]
 8015028:	50cd      	str	r5, [r1, r3]
 801502a:	18cc      	adds	r4, r1, r3
 801502c:	4630      	mov	r0, r6
 801502e:	f000 fd3f 	bl	8015ab0 <__malloc_unlock>
 8015032:	f104 000b 	add.w	r0, r4, #11
 8015036:	1d23      	adds	r3, r4, #4
 8015038:	f020 0007 	bic.w	r0, r0, #7
 801503c:	1ac3      	subs	r3, r0, r3
 801503e:	d0d3      	beq.n	8014fe8 <_malloc_r+0x20>
 8015040:	425a      	negs	r2, r3
 8015042:	50e2      	str	r2, [r4, r3]
 8015044:	e7d0      	b.n	8014fe8 <_malloc_r+0x20>
 8015046:	428c      	cmp	r4, r1
 8015048:	684b      	ldr	r3, [r1, #4]
 801504a:	bf16      	itet	ne
 801504c:	6063      	strne	r3, [r4, #4]
 801504e:	6013      	streq	r3, [r2, #0]
 8015050:	460c      	movne	r4, r1
 8015052:	e7eb      	b.n	801502c <_malloc_r+0x64>
 8015054:	460c      	mov	r4, r1
 8015056:	6849      	ldr	r1, [r1, #4]
 8015058:	e7cc      	b.n	8014ff4 <_malloc_r+0x2c>
 801505a:	1cc4      	adds	r4, r0, #3
 801505c:	f024 0403 	bic.w	r4, r4, #3
 8015060:	42a0      	cmp	r0, r4
 8015062:	d005      	beq.n	8015070 <_malloc_r+0xa8>
 8015064:	1a21      	subs	r1, r4, r0
 8015066:	4630      	mov	r0, r6
 8015068:	f000 fa9a 	bl	80155a0 <_sbrk_r>
 801506c:	3001      	adds	r0, #1
 801506e:	d0cf      	beq.n	8015010 <_malloc_r+0x48>
 8015070:	6025      	str	r5, [r4, #0]
 8015072:	e7db      	b.n	801502c <_malloc_r+0x64>
 8015074:	2000c2c8 	.word	0x2000c2c8
 8015078:	2000c2cc 	.word	0x2000c2cc

0801507c <__ssputs_r>:
 801507c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015080:	688e      	ldr	r6, [r1, #8]
 8015082:	429e      	cmp	r6, r3
 8015084:	4682      	mov	sl, r0
 8015086:	460c      	mov	r4, r1
 8015088:	4690      	mov	r8, r2
 801508a:	4699      	mov	r9, r3
 801508c:	d837      	bhi.n	80150fe <__ssputs_r+0x82>
 801508e:	898a      	ldrh	r2, [r1, #12]
 8015090:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8015094:	d031      	beq.n	80150fa <__ssputs_r+0x7e>
 8015096:	6825      	ldr	r5, [r4, #0]
 8015098:	6909      	ldr	r1, [r1, #16]
 801509a:	1a6f      	subs	r7, r5, r1
 801509c:	6965      	ldr	r5, [r4, #20]
 801509e:	2302      	movs	r3, #2
 80150a0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80150a4:	fb95 f5f3 	sdiv	r5, r5, r3
 80150a8:	f109 0301 	add.w	r3, r9, #1
 80150ac:	443b      	add	r3, r7
 80150ae:	429d      	cmp	r5, r3
 80150b0:	bf38      	it	cc
 80150b2:	461d      	movcc	r5, r3
 80150b4:	0553      	lsls	r3, r2, #21
 80150b6:	d530      	bpl.n	801511a <__ssputs_r+0x9e>
 80150b8:	4629      	mov	r1, r5
 80150ba:	f7ff ff85 	bl	8014fc8 <_malloc_r>
 80150be:	4606      	mov	r6, r0
 80150c0:	b950      	cbnz	r0, 80150d8 <__ssputs_r+0x5c>
 80150c2:	230c      	movs	r3, #12
 80150c4:	f8ca 3000 	str.w	r3, [sl]
 80150c8:	89a3      	ldrh	r3, [r4, #12]
 80150ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80150ce:	81a3      	strh	r3, [r4, #12]
 80150d0:	f04f 30ff 	mov.w	r0, #4294967295
 80150d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80150d8:	463a      	mov	r2, r7
 80150da:	6921      	ldr	r1, [r4, #16]
 80150dc:	f7fe f870 	bl	80131c0 <memcpy>
 80150e0:	89a3      	ldrh	r3, [r4, #12]
 80150e2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80150e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80150ea:	81a3      	strh	r3, [r4, #12]
 80150ec:	6126      	str	r6, [r4, #16]
 80150ee:	6165      	str	r5, [r4, #20]
 80150f0:	443e      	add	r6, r7
 80150f2:	1bed      	subs	r5, r5, r7
 80150f4:	6026      	str	r6, [r4, #0]
 80150f6:	60a5      	str	r5, [r4, #8]
 80150f8:	464e      	mov	r6, r9
 80150fa:	454e      	cmp	r6, r9
 80150fc:	d900      	bls.n	8015100 <__ssputs_r+0x84>
 80150fe:	464e      	mov	r6, r9
 8015100:	4632      	mov	r2, r6
 8015102:	4641      	mov	r1, r8
 8015104:	6820      	ldr	r0, [r4, #0]
 8015106:	f000 fcb9 	bl	8015a7c <memmove>
 801510a:	68a3      	ldr	r3, [r4, #8]
 801510c:	1b9b      	subs	r3, r3, r6
 801510e:	60a3      	str	r3, [r4, #8]
 8015110:	6823      	ldr	r3, [r4, #0]
 8015112:	441e      	add	r6, r3
 8015114:	6026      	str	r6, [r4, #0]
 8015116:	2000      	movs	r0, #0
 8015118:	e7dc      	b.n	80150d4 <__ssputs_r+0x58>
 801511a:	462a      	mov	r2, r5
 801511c:	f000 fcc9 	bl	8015ab2 <_realloc_r>
 8015120:	4606      	mov	r6, r0
 8015122:	2800      	cmp	r0, #0
 8015124:	d1e2      	bne.n	80150ec <__ssputs_r+0x70>
 8015126:	6921      	ldr	r1, [r4, #16]
 8015128:	4650      	mov	r0, sl
 801512a:	f7ff feff 	bl	8014f2c <_free_r>
 801512e:	e7c8      	b.n	80150c2 <__ssputs_r+0x46>

08015130 <_svfiprintf_r>:
 8015130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015134:	461d      	mov	r5, r3
 8015136:	898b      	ldrh	r3, [r1, #12]
 8015138:	061f      	lsls	r7, r3, #24
 801513a:	b09d      	sub	sp, #116	; 0x74
 801513c:	4680      	mov	r8, r0
 801513e:	460c      	mov	r4, r1
 8015140:	4616      	mov	r6, r2
 8015142:	d50f      	bpl.n	8015164 <_svfiprintf_r+0x34>
 8015144:	690b      	ldr	r3, [r1, #16]
 8015146:	b96b      	cbnz	r3, 8015164 <_svfiprintf_r+0x34>
 8015148:	2140      	movs	r1, #64	; 0x40
 801514a:	f7ff ff3d 	bl	8014fc8 <_malloc_r>
 801514e:	6020      	str	r0, [r4, #0]
 8015150:	6120      	str	r0, [r4, #16]
 8015152:	b928      	cbnz	r0, 8015160 <_svfiprintf_r+0x30>
 8015154:	230c      	movs	r3, #12
 8015156:	f8c8 3000 	str.w	r3, [r8]
 801515a:	f04f 30ff 	mov.w	r0, #4294967295
 801515e:	e0c8      	b.n	80152f2 <_svfiprintf_r+0x1c2>
 8015160:	2340      	movs	r3, #64	; 0x40
 8015162:	6163      	str	r3, [r4, #20]
 8015164:	2300      	movs	r3, #0
 8015166:	9309      	str	r3, [sp, #36]	; 0x24
 8015168:	2320      	movs	r3, #32
 801516a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801516e:	2330      	movs	r3, #48	; 0x30
 8015170:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8015174:	9503      	str	r5, [sp, #12]
 8015176:	f04f 0b01 	mov.w	fp, #1
 801517a:	4637      	mov	r7, r6
 801517c:	463d      	mov	r5, r7
 801517e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8015182:	b10b      	cbz	r3, 8015188 <_svfiprintf_r+0x58>
 8015184:	2b25      	cmp	r3, #37	; 0x25
 8015186:	d13e      	bne.n	8015206 <_svfiprintf_r+0xd6>
 8015188:	ebb7 0a06 	subs.w	sl, r7, r6
 801518c:	d00b      	beq.n	80151a6 <_svfiprintf_r+0x76>
 801518e:	4653      	mov	r3, sl
 8015190:	4632      	mov	r2, r6
 8015192:	4621      	mov	r1, r4
 8015194:	4640      	mov	r0, r8
 8015196:	f7ff ff71 	bl	801507c <__ssputs_r>
 801519a:	3001      	adds	r0, #1
 801519c:	f000 80a4 	beq.w	80152e8 <_svfiprintf_r+0x1b8>
 80151a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80151a2:	4453      	add	r3, sl
 80151a4:	9309      	str	r3, [sp, #36]	; 0x24
 80151a6:	783b      	ldrb	r3, [r7, #0]
 80151a8:	2b00      	cmp	r3, #0
 80151aa:	f000 809d 	beq.w	80152e8 <_svfiprintf_r+0x1b8>
 80151ae:	2300      	movs	r3, #0
 80151b0:	f04f 32ff 	mov.w	r2, #4294967295
 80151b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80151b8:	9304      	str	r3, [sp, #16]
 80151ba:	9307      	str	r3, [sp, #28]
 80151bc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80151c0:	931a      	str	r3, [sp, #104]	; 0x68
 80151c2:	462f      	mov	r7, r5
 80151c4:	2205      	movs	r2, #5
 80151c6:	f817 1b01 	ldrb.w	r1, [r7], #1
 80151ca:	4850      	ldr	r0, [pc, #320]	; (801530c <_svfiprintf_r+0x1dc>)
 80151cc:	f7f2 ff40 	bl	8008050 <memchr>
 80151d0:	9b04      	ldr	r3, [sp, #16]
 80151d2:	b9d0      	cbnz	r0, 801520a <_svfiprintf_r+0xda>
 80151d4:	06d9      	lsls	r1, r3, #27
 80151d6:	bf44      	itt	mi
 80151d8:	2220      	movmi	r2, #32
 80151da:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80151de:	071a      	lsls	r2, r3, #28
 80151e0:	bf44      	itt	mi
 80151e2:	222b      	movmi	r2, #43	; 0x2b
 80151e4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80151e8:	782a      	ldrb	r2, [r5, #0]
 80151ea:	2a2a      	cmp	r2, #42	; 0x2a
 80151ec:	d015      	beq.n	801521a <_svfiprintf_r+0xea>
 80151ee:	9a07      	ldr	r2, [sp, #28]
 80151f0:	462f      	mov	r7, r5
 80151f2:	2000      	movs	r0, #0
 80151f4:	250a      	movs	r5, #10
 80151f6:	4639      	mov	r1, r7
 80151f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80151fc:	3b30      	subs	r3, #48	; 0x30
 80151fe:	2b09      	cmp	r3, #9
 8015200:	d94d      	bls.n	801529e <_svfiprintf_r+0x16e>
 8015202:	b1b8      	cbz	r0, 8015234 <_svfiprintf_r+0x104>
 8015204:	e00f      	b.n	8015226 <_svfiprintf_r+0xf6>
 8015206:	462f      	mov	r7, r5
 8015208:	e7b8      	b.n	801517c <_svfiprintf_r+0x4c>
 801520a:	4a40      	ldr	r2, [pc, #256]	; (801530c <_svfiprintf_r+0x1dc>)
 801520c:	1a80      	subs	r0, r0, r2
 801520e:	fa0b f000 	lsl.w	r0, fp, r0
 8015212:	4318      	orrs	r0, r3
 8015214:	9004      	str	r0, [sp, #16]
 8015216:	463d      	mov	r5, r7
 8015218:	e7d3      	b.n	80151c2 <_svfiprintf_r+0x92>
 801521a:	9a03      	ldr	r2, [sp, #12]
 801521c:	1d11      	adds	r1, r2, #4
 801521e:	6812      	ldr	r2, [r2, #0]
 8015220:	9103      	str	r1, [sp, #12]
 8015222:	2a00      	cmp	r2, #0
 8015224:	db01      	blt.n	801522a <_svfiprintf_r+0xfa>
 8015226:	9207      	str	r2, [sp, #28]
 8015228:	e004      	b.n	8015234 <_svfiprintf_r+0x104>
 801522a:	4252      	negs	r2, r2
 801522c:	f043 0302 	orr.w	r3, r3, #2
 8015230:	9207      	str	r2, [sp, #28]
 8015232:	9304      	str	r3, [sp, #16]
 8015234:	783b      	ldrb	r3, [r7, #0]
 8015236:	2b2e      	cmp	r3, #46	; 0x2e
 8015238:	d10c      	bne.n	8015254 <_svfiprintf_r+0x124>
 801523a:	787b      	ldrb	r3, [r7, #1]
 801523c:	2b2a      	cmp	r3, #42	; 0x2a
 801523e:	d133      	bne.n	80152a8 <_svfiprintf_r+0x178>
 8015240:	9b03      	ldr	r3, [sp, #12]
 8015242:	1d1a      	adds	r2, r3, #4
 8015244:	681b      	ldr	r3, [r3, #0]
 8015246:	9203      	str	r2, [sp, #12]
 8015248:	2b00      	cmp	r3, #0
 801524a:	bfb8      	it	lt
 801524c:	f04f 33ff 	movlt.w	r3, #4294967295
 8015250:	3702      	adds	r7, #2
 8015252:	9305      	str	r3, [sp, #20]
 8015254:	4d2e      	ldr	r5, [pc, #184]	; (8015310 <_svfiprintf_r+0x1e0>)
 8015256:	7839      	ldrb	r1, [r7, #0]
 8015258:	2203      	movs	r2, #3
 801525a:	4628      	mov	r0, r5
 801525c:	f7f2 fef8 	bl	8008050 <memchr>
 8015260:	b138      	cbz	r0, 8015272 <_svfiprintf_r+0x142>
 8015262:	2340      	movs	r3, #64	; 0x40
 8015264:	1b40      	subs	r0, r0, r5
 8015266:	fa03 f000 	lsl.w	r0, r3, r0
 801526a:	9b04      	ldr	r3, [sp, #16]
 801526c:	4303      	orrs	r3, r0
 801526e:	3701      	adds	r7, #1
 8015270:	9304      	str	r3, [sp, #16]
 8015272:	7839      	ldrb	r1, [r7, #0]
 8015274:	4827      	ldr	r0, [pc, #156]	; (8015314 <_svfiprintf_r+0x1e4>)
 8015276:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801527a:	2206      	movs	r2, #6
 801527c:	1c7e      	adds	r6, r7, #1
 801527e:	f7f2 fee7 	bl	8008050 <memchr>
 8015282:	2800      	cmp	r0, #0
 8015284:	d038      	beq.n	80152f8 <_svfiprintf_r+0x1c8>
 8015286:	4b24      	ldr	r3, [pc, #144]	; (8015318 <_svfiprintf_r+0x1e8>)
 8015288:	bb13      	cbnz	r3, 80152d0 <_svfiprintf_r+0x1a0>
 801528a:	9b03      	ldr	r3, [sp, #12]
 801528c:	3307      	adds	r3, #7
 801528e:	f023 0307 	bic.w	r3, r3, #7
 8015292:	3308      	adds	r3, #8
 8015294:	9303      	str	r3, [sp, #12]
 8015296:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015298:	444b      	add	r3, r9
 801529a:	9309      	str	r3, [sp, #36]	; 0x24
 801529c:	e76d      	b.n	801517a <_svfiprintf_r+0x4a>
 801529e:	fb05 3202 	mla	r2, r5, r2, r3
 80152a2:	2001      	movs	r0, #1
 80152a4:	460f      	mov	r7, r1
 80152a6:	e7a6      	b.n	80151f6 <_svfiprintf_r+0xc6>
 80152a8:	2300      	movs	r3, #0
 80152aa:	3701      	adds	r7, #1
 80152ac:	9305      	str	r3, [sp, #20]
 80152ae:	4619      	mov	r1, r3
 80152b0:	250a      	movs	r5, #10
 80152b2:	4638      	mov	r0, r7
 80152b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80152b8:	3a30      	subs	r2, #48	; 0x30
 80152ba:	2a09      	cmp	r2, #9
 80152bc:	d903      	bls.n	80152c6 <_svfiprintf_r+0x196>
 80152be:	2b00      	cmp	r3, #0
 80152c0:	d0c8      	beq.n	8015254 <_svfiprintf_r+0x124>
 80152c2:	9105      	str	r1, [sp, #20]
 80152c4:	e7c6      	b.n	8015254 <_svfiprintf_r+0x124>
 80152c6:	fb05 2101 	mla	r1, r5, r1, r2
 80152ca:	2301      	movs	r3, #1
 80152cc:	4607      	mov	r7, r0
 80152ce:	e7f0      	b.n	80152b2 <_svfiprintf_r+0x182>
 80152d0:	ab03      	add	r3, sp, #12
 80152d2:	9300      	str	r3, [sp, #0]
 80152d4:	4622      	mov	r2, r4
 80152d6:	4b11      	ldr	r3, [pc, #68]	; (801531c <_svfiprintf_r+0x1ec>)
 80152d8:	a904      	add	r1, sp, #16
 80152da:	4640      	mov	r0, r8
 80152dc:	f7fe f818 	bl	8013310 <_printf_float>
 80152e0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80152e4:	4681      	mov	r9, r0
 80152e6:	d1d6      	bne.n	8015296 <_svfiprintf_r+0x166>
 80152e8:	89a3      	ldrh	r3, [r4, #12]
 80152ea:	065b      	lsls	r3, r3, #25
 80152ec:	f53f af35 	bmi.w	801515a <_svfiprintf_r+0x2a>
 80152f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80152f2:	b01d      	add	sp, #116	; 0x74
 80152f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80152f8:	ab03      	add	r3, sp, #12
 80152fa:	9300      	str	r3, [sp, #0]
 80152fc:	4622      	mov	r2, r4
 80152fe:	4b07      	ldr	r3, [pc, #28]	; (801531c <_svfiprintf_r+0x1ec>)
 8015300:	a904      	add	r1, sp, #16
 8015302:	4640      	mov	r0, r8
 8015304:	f7fe faba 	bl	801387c <_printf_i>
 8015308:	e7ea      	b.n	80152e0 <_svfiprintf_r+0x1b0>
 801530a:	bf00      	nop
 801530c:	08015e64 	.word	0x08015e64
 8015310:	08015e6a 	.word	0x08015e6a
 8015314:	08015e6e 	.word	0x08015e6e
 8015318:	08013311 	.word	0x08013311
 801531c:	0801507d 	.word	0x0801507d

08015320 <__sfputc_r>:
 8015320:	6893      	ldr	r3, [r2, #8]
 8015322:	3b01      	subs	r3, #1
 8015324:	2b00      	cmp	r3, #0
 8015326:	b410      	push	{r4}
 8015328:	6093      	str	r3, [r2, #8]
 801532a:	da08      	bge.n	801533e <__sfputc_r+0x1e>
 801532c:	6994      	ldr	r4, [r2, #24]
 801532e:	42a3      	cmp	r3, r4
 8015330:	db01      	blt.n	8015336 <__sfputc_r+0x16>
 8015332:	290a      	cmp	r1, #10
 8015334:	d103      	bne.n	801533e <__sfputc_r+0x1e>
 8015336:	f85d 4b04 	ldr.w	r4, [sp], #4
 801533a:	f000 b985 	b.w	8015648 <__swbuf_r>
 801533e:	6813      	ldr	r3, [r2, #0]
 8015340:	1c58      	adds	r0, r3, #1
 8015342:	6010      	str	r0, [r2, #0]
 8015344:	7019      	strb	r1, [r3, #0]
 8015346:	4608      	mov	r0, r1
 8015348:	f85d 4b04 	ldr.w	r4, [sp], #4
 801534c:	4770      	bx	lr

0801534e <__sfputs_r>:
 801534e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015350:	4606      	mov	r6, r0
 8015352:	460f      	mov	r7, r1
 8015354:	4614      	mov	r4, r2
 8015356:	18d5      	adds	r5, r2, r3
 8015358:	42ac      	cmp	r4, r5
 801535a:	d101      	bne.n	8015360 <__sfputs_r+0x12>
 801535c:	2000      	movs	r0, #0
 801535e:	e007      	b.n	8015370 <__sfputs_r+0x22>
 8015360:	463a      	mov	r2, r7
 8015362:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015366:	4630      	mov	r0, r6
 8015368:	f7ff ffda 	bl	8015320 <__sfputc_r>
 801536c:	1c43      	adds	r3, r0, #1
 801536e:	d1f3      	bne.n	8015358 <__sfputs_r+0xa>
 8015370:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08015374 <_vfiprintf_r>:
 8015374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015378:	460c      	mov	r4, r1
 801537a:	b09d      	sub	sp, #116	; 0x74
 801537c:	4617      	mov	r7, r2
 801537e:	461d      	mov	r5, r3
 8015380:	4606      	mov	r6, r0
 8015382:	b118      	cbz	r0, 801538c <_vfiprintf_r+0x18>
 8015384:	6983      	ldr	r3, [r0, #24]
 8015386:	b90b      	cbnz	r3, 801538c <_vfiprintf_r+0x18>
 8015388:	f7ff fa46 	bl	8014818 <__sinit>
 801538c:	4b7c      	ldr	r3, [pc, #496]	; (8015580 <_vfiprintf_r+0x20c>)
 801538e:	429c      	cmp	r4, r3
 8015390:	d158      	bne.n	8015444 <_vfiprintf_r+0xd0>
 8015392:	6874      	ldr	r4, [r6, #4]
 8015394:	89a3      	ldrh	r3, [r4, #12]
 8015396:	0718      	lsls	r0, r3, #28
 8015398:	d55e      	bpl.n	8015458 <_vfiprintf_r+0xe4>
 801539a:	6923      	ldr	r3, [r4, #16]
 801539c:	2b00      	cmp	r3, #0
 801539e:	d05b      	beq.n	8015458 <_vfiprintf_r+0xe4>
 80153a0:	2300      	movs	r3, #0
 80153a2:	9309      	str	r3, [sp, #36]	; 0x24
 80153a4:	2320      	movs	r3, #32
 80153a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80153aa:	2330      	movs	r3, #48	; 0x30
 80153ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80153b0:	9503      	str	r5, [sp, #12]
 80153b2:	f04f 0b01 	mov.w	fp, #1
 80153b6:	46b8      	mov	r8, r7
 80153b8:	4645      	mov	r5, r8
 80153ba:	f815 3b01 	ldrb.w	r3, [r5], #1
 80153be:	b10b      	cbz	r3, 80153c4 <_vfiprintf_r+0x50>
 80153c0:	2b25      	cmp	r3, #37	; 0x25
 80153c2:	d154      	bne.n	801546e <_vfiprintf_r+0xfa>
 80153c4:	ebb8 0a07 	subs.w	sl, r8, r7
 80153c8:	d00b      	beq.n	80153e2 <_vfiprintf_r+0x6e>
 80153ca:	4653      	mov	r3, sl
 80153cc:	463a      	mov	r2, r7
 80153ce:	4621      	mov	r1, r4
 80153d0:	4630      	mov	r0, r6
 80153d2:	f7ff ffbc 	bl	801534e <__sfputs_r>
 80153d6:	3001      	adds	r0, #1
 80153d8:	f000 80c2 	beq.w	8015560 <_vfiprintf_r+0x1ec>
 80153dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80153de:	4453      	add	r3, sl
 80153e0:	9309      	str	r3, [sp, #36]	; 0x24
 80153e2:	f898 3000 	ldrb.w	r3, [r8]
 80153e6:	2b00      	cmp	r3, #0
 80153e8:	f000 80ba 	beq.w	8015560 <_vfiprintf_r+0x1ec>
 80153ec:	2300      	movs	r3, #0
 80153ee:	f04f 32ff 	mov.w	r2, #4294967295
 80153f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80153f6:	9304      	str	r3, [sp, #16]
 80153f8:	9307      	str	r3, [sp, #28]
 80153fa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80153fe:	931a      	str	r3, [sp, #104]	; 0x68
 8015400:	46a8      	mov	r8, r5
 8015402:	2205      	movs	r2, #5
 8015404:	f818 1b01 	ldrb.w	r1, [r8], #1
 8015408:	485e      	ldr	r0, [pc, #376]	; (8015584 <_vfiprintf_r+0x210>)
 801540a:	f7f2 fe21 	bl	8008050 <memchr>
 801540e:	9b04      	ldr	r3, [sp, #16]
 8015410:	bb78      	cbnz	r0, 8015472 <_vfiprintf_r+0xfe>
 8015412:	06d9      	lsls	r1, r3, #27
 8015414:	bf44      	itt	mi
 8015416:	2220      	movmi	r2, #32
 8015418:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801541c:	071a      	lsls	r2, r3, #28
 801541e:	bf44      	itt	mi
 8015420:	222b      	movmi	r2, #43	; 0x2b
 8015422:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8015426:	782a      	ldrb	r2, [r5, #0]
 8015428:	2a2a      	cmp	r2, #42	; 0x2a
 801542a:	d02a      	beq.n	8015482 <_vfiprintf_r+0x10e>
 801542c:	9a07      	ldr	r2, [sp, #28]
 801542e:	46a8      	mov	r8, r5
 8015430:	2000      	movs	r0, #0
 8015432:	250a      	movs	r5, #10
 8015434:	4641      	mov	r1, r8
 8015436:	f811 3b01 	ldrb.w	r3, [r1], #1
 801543a:	3b30      	subs	r3, #48	; 0x30
 801543c:	2b09      	cmp	r3, #9
 801543e:	d969      	bls.n	8015514 <_vfiprintf_r+0x1a0>
 8015440:	b360      	cbz	r0, 801549c <_vfiprintf_r+0x128>
 8015442:	e024      	b.n	801548e <_vfiprintf_r+0x11a>
 8015444:	4b50      	ldr	r3, [pc, #320]	; (8015588 <_vfiprintf_r+0x214>)
 8015446:	429c      	cmp	r4, r3
 8015448:	d101      	bne.n	801544e <_vfiprintf_r+0xda>
 801544a:	68b4      	ldr	r4, [r6, #8]
 801544c:	e7a2      	b.n	8015394 <_vfiprintf_r+0x20>
 801544e:	4b4f      	ldr	r3, [pc, #316]	; (801558c <_vfiprintf_r+0x218>)
 8015450:	429c      	cmp	r4, r3
 8015452:	bf08      	it	eq
 8015454:	68f4      	ldreq	r4, [r6, #12]
 8015456:	e79d      	b.n	8015394 <_vfiprintf_r+0x20>
 8015458:	4621      	mov	r1, r4
 801545a:	4630      	mov	r0, r6
 801545c:	f000 f958 	bl	8015710 <__swsetup_r>
 8015460:	2800      	cmp	r0, #0
 8015462:	d09d      	beq.n	80153a0 <_vfiprintf_r+0x2c>
 8015464:	f04f 30ff 	mov.w	r0, #4294967295
 8015468:	b01d      	add	sp, #116	; 0x74
 801546a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801546e:	46a8      	mov	r8, r5
 8015470:	e7a2      	b.n	80153b8 <_vfiprintf_r+0x44>
 8015472:	4a44      	ldr	r2, [pc, #272]	; (8015584 <_vfiprintf_r+0x210>)
 8015474:	1a80      	subs	r0, r0, r2
 8015476:	fa0b f000 	lsl.w	r0, fp, r0
 801547a:	4318      	orrs	r0, r3
 801547c:	9004      	str	r0, [sp, #16]
 801547e:	4645      	mov	r5, r8
 8015480:	e7be      	b.n	8015400 <_vfiprintf_r+0x8c>
 8015482:	9a03      	ldr	r2, [sp, #12]
 8015484:	1d11      	adds	r1, r2, #4
 8015486:	6812      	ldr	r2, [r2, #0]
 8015488:	9103      	str	r1, [sp, #12]
 801548a:	2a00      	cmp	r2, #0
 801548c:	db01      	blt.n	8015492 <_vfiprintf_r+0x11e>
 801548e:	9207      	str	r2, [sp, #28]
 8015490:	e004      	b.n	801549c <_vfiprintf_r+0x128>
 8015492:	4252      	negs	r2, r2
 8015494:	f043 0302 	orr.w	r3, r3, #2
 8015498:	9207      	str	r2, [sp, #28]
 801549a:	9304      	str	r3, [sp, #16]
 801549c:	f898 3000 	ldrb.w	r3, [r8]
 80154a0:	2b2e      	cmp	r3, #46	; 0x2e
 80154a2:	d10e      	bne.n	80154c2 <_vfiprintf_r+0x14e>
 80154a4:	f898 3001 	ldrb.w	r3, [r8, #1]
 80154a8:	2b2a      	cmp	r3, #42	; 0x2a
 80154aa:	d138      	bne.n	801551e <_vfiprintf_r+0x1aa>
 80154ac:	9b03      	ldr	r3, [sp, #12]
 80154ae:	1d1a      	adds	r2, r3, #4
 80154b0:	681b      	ldr	r3, [r3, #0]
 80154b2:	9203      	str	r2, [sp, #12]
 80154b4:	2b00      	cmp	r3, #0
 80154b6:	bfb8      	it	lt
 80154b8:	f04f 33ff 	movlt.w	r3, #4294967295
 80154bc:	f108 0802 	add.w	r8, r8, #2
 80154c0:	9305      	str	r3, [sp, #20]
 80154c2:	4d33      	ldr	r5, [pc, #204]	; (8015590 <_vfiprintf_r+0x21c>)
 80154c4:	f898 1000 	ldrb.w	r1, [r8]
 80154c8:	2203      	movs	r2, #3
 80154ca:	4628      	mov	r0, r5
 80154cc:	f7f2 fdc0 	bl	8008050 <memchr>
 80154d0:	b140      	cbz	r0, 80154e4 <_vfiprintf_r+0x170>
 80154d2:	2340      	movs	r3, #64	; 0x40
 80154d4:	1b40      	subs	r0, r0, r5
 80154d6:	fa03 f000 	lsl.w	r0, r3, r0
 80154da:	9b04      	ldr	r3, [sp, #16]
 80154dc:	4303      	orrs	r3, r0
 80154de:	f108 0801 	add.w	r8, r8, #1
 80154e2:	9304      	str	r3, [sp, #16]
 80154e4:	f898 1000 	ldrb.w	r1, [r8]
 80154e8:	482a      	ldr	r0, [pc, #168]	; (8015594 <_vfiprintf_r+0x220>)
 80154ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80154ee:	2206      	movs	r2, #6
 80154f0:	f108 0701 	add.w	r7, r8, #1
 80154f4:	f7f2 fdac 	bl	8008050 <memchr>
 80154f8:	2800      	cmp	r0, #0
 80154fa:	d037      	beq.n	801556c <_vfiprintf_r+0x1f8>
 80154fc:	4b26      	ldr	r3, [pc, #152]	; (8015598 <_vfiprintf_r+0x224>)
 80154fe:	bb1b      	cbnz	r3, 8015548 <_vfiprintf_r+0x1d4>
 8015500:	9b03      	ldr	r3, [sp, #12]
 8015502:	3307      	adds	r3, #7
 8015504:	f023 0307 	bic.w	r3, r3, #7
 8015508:	3308      	adds	r3, #8
 801550a:	9303      	str	r3, [sp, #12]
 801550c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801550e:	444b      	add	r3, r9
 8015510:	9309      	str	r3, [sp, #36]	; 0x24
 8015512:	e750      	b.n	80153b6 <_vfiprintf_r+0x42>
 8015514:	fb05 3202 	mla	r2, r5, r2, r3
 8015518:	2001      	movs	r0, #1
 801551a:	4688      	mov	r8, r1
 801551c:	e78a      	b.n	8015434 <_vfiprintf_r+0xc0>
 801551e:	2300      	movs	r3, #0
 8015520:	f108 0801 	add.w	r8, r8, #1
 8015524:	9305      	str	r3, [sp, #20]
 8015526:	4619      	mov	r1, r3
 8015528:	250a      	movs	r5, #10
 801552a:	4640      	mov	r0, r8
 801552c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015530:	3a30      	subs	r2, #48	; 0x30
 8015532:	2a09      	cmp	r2, #9
 8015534:	d903      	bls.n	801553e <_vfiprintf_r+0x1ca>
 8015536:	2b00      	cmp	r3, #0
 8015538:	d0c3      	beq.n	80154c2 <_vfiprintf_r+0x14e>
 801553a:	9105      	str	r1, [sp, #20]
 801553c:	e7c1      	b.n	80154c2 <_vfiprintf_r+0x14e>
 801553e:	fb05 2101 	mla	r1, r5, r1, r2
 8015542:	2301      	movs	r3, #1
 8015544:	4680      	mov	r8, r0
 8015546:	e7f0      	b.n	801552a <_vfiprintf_r+0x1b6>
 8015548:	ab03      	add	r3, sp, #12
 801554a:	9300      	str	r3, [sp, #0]
 801554c:	4622      	mov	r2, r4
 801554e:	4b13      	ldr	r3, [pc, #76]	; (801559c <_vfiprintf_r+0x228>)
 8015550:	a904      	add	r1, sp, #16
 8015552:	4630      	mov	r0, r6
 8015554:	f7fd fedc 	bl	8013310 <_printf_float>
 8015558:	f1b0 3fff 	cmp.w	r0, #4294967295
 801555c:	4681      	mov	r9, r0
 801555e:	d1d5      	bne.n	801550c <_vfiprintf_r+0x198>
 8015560:	89a3      	ldrh	r3, [r4, #12]
 8015562:	065b      	lsls	r3, r3, #25
 8015564:	f53f af7e 	bmi.w	8015464 <_vfiprintf_r+0xf0>
 8015568:	9809      	ldr	r0, [sp, #36]	; 0x24
 801556a:	e77d      	b.n	8015468 <_vfiprintf_r+0xf4>
 801556c:	ab03      	add	r3, sp, #12
 801556e:	9300      	str	r3, [sp, #0]
 8015570:	4622      	mov	r2, r4
 8015572:	4b0a      	ldr	r3, [pc, #40]	; (801559c <_vfiprintf_r+0x228>)
 8015574:	a904      	add	r1, sp, #16
 8015576:	4630      	mov	r0, r6
 8015578:	f7fe f980 	bl	801387c <_printf_i>
 801557c:	e7ec      	b.n	8015558 <_vfiprintf_r+0x1e4>
 801557e:	bf00      	nop
 8015580:	08015d24 	.word	0x08015d24
 8015584:	08015e64 	.word	0x08015e64
 8015588:	08015d44 	.word	0x08015d44
 801558c:	08015d04 	.word	0x08015d04
 8015590:	08015e6a 	.word	0x08015e6a
 8015594:	08015e6e 	.word	0x08015e6e
 8015598:	08013311 	.word	0x08013311
 801559c:	0801534f 	.word	0x0801534f

080155a0 <_sbrk_r>:
 80155a0:	b538      	push	{r3, r4, r5, lr}
 80155a2:	4c06      	ldr	r4, [pc, #24]	; (80155bc <_sbrk_r+0x1c>)
 80155a4:	2300      	movs	r3, #0
 80155a6:	4605      	mov	r5, r0
 80155a8:	4608      	mov	r0, r1
 80155aa:	6023      	str	r3, [r4, #0]
 80155ac:	f7f8 fbee 	bl	800dd8c <_sbrk>
 80155b0:	1c43      	adds	r3, r0, #1
 80155b2:	d102      	bne.n	80155ba <_sbrk_r+0x1a>
 80155b4:	6823      	ldr	r3, [r4, #0]
 80155b6:	b103      	cbz	r3, 80155ba <_sbrk_r+0x1a>
 80155b8:	602b      	str	r3, [r5, #0]
 80155ba:	bd38      	pop	{r3, r4, r5, pc}
 80155bc:	2001469c 	.word	0x2001469c

080155c0 <__sread>:
 80155c0:	b510      	push	{r4, lr}
 80155c2:	460c      	mov	r4, r1
 80155c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80155c8:	f000 fa9a 	bl	8015b00 <_read_r>
 80155cc:	2800      	cmp	r0, #0
 80155ce:	bfab      	itete	ge
 80155d0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80155d2:	89a3      	ldrhlt	r3, [r4, #12]
 80155d4:	181b      	addge	r3, r3, r0
 80155d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80155da:	bfac      	ite	ge
 80155dc:	6563      	strge	r3, [r4, #84]	; 0x54
 80155de:	81a3      	strhlt	r3, [r4, #12]
 80155e0:	bd10      	pop	{r4, pc}

080155e2 <__swrite>:
 80155e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80155e6:	461f      	mov	r7, r3
 80155e8:	898b      	ldrh	r3, [r1, #12]
 80155ea:	05db      	lsls	r3, r3, #23
 80155ec:	4605      	mov	r5, r0
 80155ee:	460c      	mov	r4, r1
 80155f0:	4616      	mov	r6, r2
 80155f2:	d505      	bpl.n	8015600 <__swrite+0x1e>
 80155f4:	2302      	movs	r3, #2
 80155f6:	2200      	movs	r2, #0
 80155f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80155fc:	f000 f9b6 	bl	801596c <_lseek_r>
 8015600:	89a3      	ldrh	r3, [r4, #12]
 8015602:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015606:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801560a:	81a3      	strh	r3, [r4, #12]
 801560c:	4632      	mov	r2, r6
 801560e:	463b      	mov	r3, r7
 8015610:	4628      	mov	r0, r5
 8015612:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015616:	f000 b869 	b.w	80156ec <_write_r>

0801561a <__sseek>:
 801561a:	b510      	push	{r4, lr}
 801561c:	460c      	mov	r4, r1
 801561e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015622:	f000 f9a3 	bl	801596c <_lseek_r>
 8015626:	1c43      	adds	r3, r0, #1
 8015628:	89a3      	ldrh	r3, [r4, #12]
 801562a:	bf15      	itete	ne
 801562c:	6560      	strne	r0, [r4, #84]	; 0x54
 801562e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8015632:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8015636:	81a3      	strheq	r3, [r4, #12]
 8015638:	bf18      	it	ne
 801563a:	81a3      	strhne	r3, [r4, #12]
 801563c:	bd10      	pop	{r4, pc}

0801563e <__sclose>:
 801563e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015642:	f000 b8d3 	b.w	80157ec <_close_r>
	...

08015648 <__swbuf_r>:
 8015648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801564a:	460e      	mov	r6, r1
 801564c:	4614      	mov	r4, r2
 801564e:	4605      	mov	r5, r0
 8015650:	b118      	cbz	r0, 801565a <__swbuf_r+0x12>
 8015652:	6983      	ldr	r3, [r0, #24]
 8015654:	b90b      	cbnz	r3, 801565a <__swbuf_r+0x12>
 8015656:	f7ff f8df 	bl	8014818 <__sinit>
 801565a:	4b21      	ldr	r3, [pc, #132]	; (80156e0 <__swbuf_r+0x98>)
 801565c:	429c      	cmp	r4, r3
 801565e:	d12a      	bne.n	80156b6 <__swbuf_r+0x6e>
 8015660:	686c      	ldr	r4, [r5, #4]
 8015662:	69a3      	ldr	r3, [r4, #24]
 8015664:	60a3      	str	r3, [r4, #8]
 8015666:	89a3      	ldrh	r3, [r4, #12]
 8015668:	071a      	lsls	r2, r3, #28
 801566a:	d52e      	bpl.n	80156ca <__swbuf_r+0x82>
 801566c:	6923      	ldr	r3, [r4, #16]
 801566e:	b363      	cbz	r3, 80156ca <__swbuf_r+0x82>
 8015670:	6923      	ldr	r3, [r4, #16]
 8015672:	6820      	ldr	r0, [r4, #0]
 8015674:	1ac0      	subs	r0, r0, r3
 8015676:	6963      	ldr	r3, [r4, #20]
 8015678:	b2f6      	uxtb	r6, r6
 801567a:	4283      	cmp	r3, r0
 801567c:	4637      	mov	r7, r6
 801567e:	dc04      	bgt.n	801568a <__swbuf_r+0x42>
 8015680:	4621      	mov	r1, r4
 8015682:	4628      	mov	r0, r5
 8015684:	f000 f948 	bl	8015918 <_fflush_r>
 8015688:	bb28      	cbnz	r0, 80156d6 <__swbuf_r+0x8e>
 801568a:	68a3      	ldr	r3, [r4, #8]
 801568c:	3b01      	subs	r3, #1
 801568e:	60a3      	str	r3, [r4, #8]
 8015690:	6823      	ldr	r3, [r4, #0]
 8015692:	1c5a      	adds	r2, r3, #1
 8015694:	6022      	str	r2, [r4, #0]
 8015696:	701e      	strb	r6, [r3, #0]
 8015698:	6963      	ldr	r3, [r4, #20]
 801569a:	3001      	adds	r0, #1
 801569c:	4283      	cmp	r3, r0
 801569e:	d004      	beq.n	80156aa <__swbuf_r+0x62>
 80156a0:	89a3      	ldrh	r3, [r4, #12]
 80156a2:	07db      	lsls	r3, r3, #31
 80156a4:	d519      	bpl.n	80156da <__swbuf_r+0x92>
 80156a6:	2e0a      	cmp	r6, #10
 80156a8:	d117      	bne.n	80156da <__swbuf_r+0x92>
 80156aa:	4621      	mov	r1, r4
 80156ac:	4628      	mov	r0, r5
 80156ae:	f000 f933 	bl	8015918 <_fflush_r>
 80156b2:	b190      	cbz	r0, 80156da <__swbuf_r+0x92>
 80156b4:	e00f      	b.n	80156d6 <__swbuf_r+0x8e>
 80156b6:	4b0b      	ldr	r3, [pc, #44]	; (80156e4 <__swbuf_r+0x9c>)
 80156b8:	429c      	cmp	r4, r3
 80156ba:	d101      	bne.n	80156c0 <__swbuf_r+0x78>
 80156bc:	68ac      	ldr	r4, [r5, #8]
 80156be:	e7d0      	b.n	8015662 <__swbuf_r+0x1a>
 80156c0:	4b09      	ldr	r3, [pc, #36]	; (80156e8 <__swbuf_r+0xa0>)
 80156c2:	429c      	cmp	r4, r3
 80156c4:	bf08      	it	eq
 80156c6:	68ec      	ldreq	r4, [r5, #12]
 80156c8:	e7cb      	b.n	8015662 <__swbuf_r+0x1a>
 80156ca:	4621      	mov	r1, r4
 80156cc:	4628      	mov	r0, r5
 80156ce:	f000 f81f 	bl	8015710 <__swsetup_r>
 80156d2:	2800      	cmp	r0, #0
 80156d4:	d0cc      	beq.n	8015670 <__swbuf_r+0x28>
 80156d6:	f04f 37ff 	mov.w	r7, #4294967295
 80156da:	4638      	mov	r0, r7
 80156dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80156de:	bf00      	nop
 80156e0:	08015d24 	.word	0x08015d24
 80156e4:	08015d44 	.word	0x08015d44
 80156e8:	08015d04 	.word	0x08015d04

080156ec <_write_r>:
 80156ec:	b538      	push	{r3, r4, r5, lr}
 80156ee:	4c07      	ldr	r4, [pc, #28]	; (801570c <_write_r+0x20>)
 80156f0:	4605      	mov	r5, r0
 80156f2:	4608      	mov	r0, r1
 80156f4:	4611      	mov	r1, r2
 80156f6:	2200      	movs	r2, #0
 80156f8:	6022      	str	r2, [r4, #0]
 80156fa:	461a      	mov	r2, r3
 80156fc:	f7f8 faf5 	bl	800dcea <_write>
 8015700:	1c43      	adds	r3, r0, #1
 8015702:	d102      	bne.n	801570a <_write_r+0x1e>
 8015704:	6823      	ldr	r3, [r4, #0]
 8015706:	b103      	cbz	r3, 801570a <_write_r+0x1e>
 8015708:	602b      	str	r3, [r5, #0]
 801570a:	bd38      	pop	{r3, r4, r5, pc}
 801570c:	2001469c 	.word	0x2001469c

08015710 <__swsetup_r>:
 8015710:	4b32      	ldr	r3, [pc, #200]	; (80157dc <__swsetup_r+0xcc>)
 8015712:	b570      	push	{r4, r5, r6, lr}
 8015714:	681d      	ldr	r5, [r3, #0]
 8015716:	4606      	mov	r6, r0
 8015718:	460c      	mov	r4, r1
 801571a:	b125      	cbz	r5, 8015726 <__swsetup_r+0x16>
 801571c:	69ab      	ldr	r3, [r5, #24]
 801571e:	b913      	cbnz	r3, 8015726 <__swsetup_r+0x16>
 8015720:	4628      	mov	r0, r5
 8015722:	f7ff f879 	bl	8014818 <__sinit>
 8015726:	4b2e      	ldr	r3, [pc, #184]	; (80157e0 <__swsetup_r+0xd0>)
 8015728:	429c      	cmp	r4, r3
 801572a:	d10f      	bne.n	801574c <__swsetup_r+0x3c>
 801572c:	686c      	ldr	r4, [r5, #4]
 801572e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015732:	b29a      	uxth	r2, r3
 8015734:	0715      	lsls	r5, r2, #28
 8015736:	d42c      	bmi.n	8015792 <__swsetup_r+0x82>
 8015738:	06d0      	lsls	r0, r2, #27
 801573a:	d411      	bmi.n	8015760 <__swsetup_r+0x50>
 801573c:	2209      	movs	r2, #9
 801573e:	6032      	str	r2, [r6, #0]
 8015740:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015744:	81a3      	strh	r3, [r4, #12]
 8015746:	f04f 30ff 	mov.w	r0, #4294967295
 801574a:	e03e      	b.n	80157ca <__swsetup_r+0xba>
 801574c:	4b25      	ldr	r3, [pc, #148]	; (80157e4 <__swsetup_r+0xd4>)
 801574e:	429c      	cmp	r4, r3
 8015750:	d101      	bne.n	8015756 <__swsetup_r+0x46>
 8015752:	68ac      	ldr	r4, [r5, #8]
 8015754:	e7eb      	b.n	801572e <__swsetup_r+0x1e>
 8015756:	4b24      	ldr	r3, [pc, #144]	; (80157e8 <__swsetup_r+0xd8>)
 8015758:	429c      	cmp	r4, r3
 801575a:	bf08      	it	eq
 801575c:	68ec      	ldreq	r4, [r5, #12]
 801575e:	e7e6      	b.n	801572e <__swsetup_r+0x1e>
 8015760:	0751      	lsls	r1, r2, #29
 8015762:	d512      	bpl.n	801578a <__swsetup_r+0x7a>
 8015764:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015766:	b141      	cbz	r1, 801577a <__swsetup_r+0x6a>
 8015768:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801576c:	4299      	cmp	r1, r3
 801576e:	d002      	beq.n	8015776 <__swsetup_r+0x66>
 8015770:	4630      	mov	r0, r6
 8015772:	f7ff fbdb 	bl	8014f2c <_free_r>
 8015776:	2300      	movs	r3, #0
 8015778:	6363      	str	r3, [r4, #52]	; 0x34
 801577a:	89a3      	ldrh	r3, [r4, #12]
 801577c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8015780:	81a3      	strh	r3, [r4, #12]
 8015782:	2300      	movs	r3, #0
 8015784:	6063      	str	r3, [r4, #4]
 8015786:	6923      	ldr	r3, [r4, #16]
 8015788:	6023      	str	r3, [r4, #0]
 801578a:	89a3      	ldrh	r3, [r4, #12]
 801578c:	f043 0308 	orr.w	r3, r3, #8
 8015790:	81a3      	strh	r3, [r4, #12]
 8015792:	6923      	ldr	r3, [r4, #16]
 8015794:	b94b      	cbnz	r3, 80157aa <__swsetup_r+0x9a>
 8015796:	89a3      	ldrh	r3, [r4, #12]
 8015798:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801579c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80157a0:	d003      	beq.n	80157aa <__swsetup_r+0x9a>
 80157a2:	4621      	mov	r1, r4
 80157a4:	4630      	mov	r0, r6
 80157a6:	f000 f917 	bl	80159d8 <__smakebuf_r>
 80157aa:	89a2      	ldrh	r2, [r4, #12]
 80157ac:	f012 0301 	ands.w	r3, r2, #1
 80157b0:	d00c      	beq.n	80157cc <__swsetup_r+0xbc>
 80157b2:	2300      	movs	r3, #0
 80157b4:	60a3      	str	r3, [r4, #8]
 80157b6:	6963      	ldr	r3, [r4, #20]
 80157b8:	425b      	negs	r3, r3
 80157ba:	61a3      	str	r3, [r4, #24]
 80157bc:	6923      	ldr	r3, [r4, #16]
 80157be:	b953      	cbnz	r3, 80157d6 <__swsetup_r+0xc6>
 80157c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80157c4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80157c8:	d1ba      	bne.n	8015740 <__swsetup_r+0x30>
 80157ca:	bd70      	pop	{r4, r5, r6, pc}
 80157cc:	0792      	lsls	r2, r2, #30
 80157ce:	bf58      	it	pl
 80157d0:	6963      	ldrpl	r3, [r4, #20]
 80157d2:	60a3      	str	r3, [r4, #8]
 80157d4:	e7f2      	b.n	80157bc <__swsetup_r+0xac>
 80157d6:	2000      	movs	r0, #0
 80157d8:	e7f7      	b.n	80157ca <__swsetup_r+0xba>
 80157da:	bf00      	nop
 80157dc:	20000018 	.word	0x20000018
 80157e0:	08015d24 	.word	0x08015d24
 80157e4:	08015d44 	.word	0x08015d44
 80157e8:	08015d04 	.word	0x08015d04

080157ec <_close_r>:
 80157ec:	b538      	push	{r3, r4, r5, lr}
 80157ee:	4c06      	ldr	r4, [pc, #24]	; (8015808 <_close_r+0x1c>)
 80157f0:	2300      	movs	r3, #0
 80157f2:	4605      	mov	r5, r0
 80157f4:	4608      	mov	r0, r1
 80157f6:	6023      	str	r3, [r4, #0]
 80157f8:	f7f8 fa93 	bl	800dd22 <_close>
 80157fc:	1c43      	adds	r3, r0, #1
 80157fe:	d102      	bne.n	8015806 <_close_r+0x1a>
 8015800:	6823      	ldr	r3, [r4, #0]
 8015802:	b103      	cbz	r3, 8015806 <_close_r+0x1a>
 8015804:	602b      	str	r3, [r5, #0]
 8015806:	bd38      	pop	{r3, r4, r5, pc}
 8015808:	2001469c 	.word	0x2001469c

0801580c <__sflush_r>:
 801580c:	898a      	ldrh	r2, [r1, #12]
 801580e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015812:	4605      	mov	r5, r0
 8015814:	0710      	lsls	r0, r2, #28
 8015816:	460c      	mov	r4, r1
 8015818:	d458      	bmi.n	80158cc <__sflush_r+0xc0>
 801581a:	684b      	ldr	r3, [r1, #4]
 801581c:	2b00      	cmp	r3, #0
 801581e:	dc05      	bgt.n	801582c <__sflush_r+0x20>
 8015820:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8015822:	2b00      	cmp	r3, #0
 8015824:	dc02      	bgt.n	801582c <__sflush_r+0x20>
 8015826:	2000      	movs	r0, #0
 8015828:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801582c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801582e:	2e00      	cmp	r6, #0
 8015830:	d0f9      	beq.n	8015826 <__sflush_r+0x1a>
 8015832:	2300      	movs	r3, #0
 8015834:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8015838:	682f      	ldr	r7, [r5, #0]
 801583a:	6a21      	ldr	r1, [r4, #32]
 801583c:	602b      	str	r3, [r5, #0]
 801583e:	d032      	beq.n	80158a6 <__sflush_r+0x9a>
 8015840:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8015842:	89a3      	ldrh	r3, [r4, #12]
 8015844:	075a      	lsls	r2, r3, #29
 8015846:	d505      	bpl.n	8015854 <__sflush_r+0x48>
 8015848:	6863      	ldr	r3, [r4, #4]
 801584a:	1ac0      	subs	r0, r0, r3
 801584c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801584e:	b10b      	cbz	r3, 8015854 <__sflush_r+0x48>
 8015850:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8015852:	1ac0      	subs	r0, r0, r3
 8015854:	2300      	movs	r3, #0
 8015856:	4602      	mov	r2, r0
 8015858:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801585a:	6a21      	ldr	r1, [r4, #32]
 801585c:	4628      	mov	r0, r5
 801585e:	47b0      	blx	r6
 8015860:	1c43      	adds	r3, r0, #1
 8015862:	89a3      	ldrh	r3, [r4, #12]
 8015864:	d106      	bne.n	8015874 <__sflush_r+0x68>
 8015866:	6829      	ldr	r1, [r5, #0]
 8015868:	291d      	cmp	r1, #29
 801586a:	d848      	bhi.n	80158fe <__sflush_r+0xf2>
 801586c:	4a29      	ldr	r2, [pc, #164]	; (8015914 <__sflush_r+0x108>)
 801586e:	40ca      	lsrs	r2, r1
 8015870:	07d6      	lsls	r6, r2, #31
 8015872:	d544      	bpl.n	80158fe <__sflush_r+0xf2>
 8015874:	2200      	movs	r2, #0
 8015876:	6062      	str	r2, [r4, #4]
 8015878:	04d9      	lsls	r1, r3, #19
 801587a:	6922      	ldr	r2, [r4, #16]
 801587c:	6022      	str	r2, [r4, #0]
 801587e:	d504      	bpl.n	801588a <__sflush_r+0x7e>
 8015880:	1c42      	adds	r2, r0, #1
 8015882:	d101      	bne.n	8015888 <__sflush_r+0x7c>
 8015884:	682b      	ldr	r3, [r5, #0]
 8015886:	b903      	cbnz	r3, 801588a <__sflush_r+0x7e>
 8015888:	6560      	str	r0, [r4, #84]	; 0x54
 801588a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801588c:	602f      	str	r7, [r5, #0]
 801588e:	2900      	cmp	r1, #0
 8015890:	d0c9      	beq.n	8015826 <__sflush_r+0x1a>
 8015892:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015896:	4299      	cmp	r1, r3
 8015898:	d002      	beq.n	80158a0 <__sflush_r+0x94>
 801589a:	4628      	mov	r0, r5
 801589c:	f7ff fb46 	bl	8014f2c <_free_r>
 80158a0:	2000      	movs	r0, #0
 80158a2:	6360      	str	r0, [r4, #52]	; 0x34
 80158a4:	e7c0      	b.n	8015828 <__sflush_r+0x1c>
 80158a6:	2301      	movs	r3, #1
 80158a8:	4628      	mov	r0, r5
 80158aa:	47b0      	blx	r6
 80158ac:	1c41      	adds	r1, r0, #1
 80158ae:	d1c8      	bne.n	8015842 <__sflush_r+0x36>
 80158b0:	682b      	ldr	r3, [r5, #0]
 80158b2:	2b00      	cmp	r3, #0
 80158b4:	d0c5      	beq.n	8015842 <__sflush_r+0x36>
 80158b6:	2b1d      	cmp	r3, #29
 80158b8:	d001      	beq.n	80158be <__sflush_r+0xb2>
 80158ba:	2b16      	cmp	r3, #22
 80158bc:	d101      	bne.n	80158c2 <__sflush_r+0xb6>
 80158be:	602f      	str	r7, [r5, #0]
 80158c0:	e7b1      	b.n	8015826 <__sflush_r+0x1a>
 80158c2:	89a3      	ldrh	r3, [r4, #12]
 80158c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80158c8:	81a3      	strh	r3, [r4, #12]
 80158ca:	e7ad      	b.n	8015828 <__sflush_r+0x1c>
 80158cc:	690f      	ldr	r7, [r1, #16]
 80158ce:	2f00      	cmp	r7, #0
 80158d0:	d0a9      	beq.n	8015826 <__sflush_r+0x1a>
 80158d2:	0793      	lsls	r3, r2, #30
 80158d4:	680e      	ldr	r6, [r1, #0]
 80158d6:	bf08      	it	eq
 80158d8:	694b      	ldreq	r3, [r1, #20]
 80158da:	600f      	str	r7, [r1, #0]
 80158dc:	bf18      	it	ne
 80158de:	2300      	movne	r3, #0
 80158e0:	eba6 0807 	sub.w	r8, r6, r7
 80158e4:	608b      	str	r3, [r1, #8]
 80158e6:	f1b8 0f00 	cmp.w	r8, #0
 80158ea:	dd9c      	ble.n	8015826 <__sflush_r+0x1a>
 80158ec:	4643      	mov	r3, r8
 80158ee:	463a      	mov	r2, r7
 80158f0:	6a21      	ldr	r1, [r4, #32]
 80158f2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80158f4:	4628      	mov	r0, r5
 80158f6:	47b0      	blx	r6
 80158f8:	2800      	cmp	r0, #0
 80158fa:	dc06      	bgt.n	801590a <__sflush_r+0xfe>
 80158fc:	89a3      	ldrh	r3, [r4, #12]
 80158fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015902:	81a3      	strh	r3, [r4, #12]
 8015904:	f04f 30ff 	mov.w	r0, #4294967295
 8015908:	e78e      	b.n	8015828 <__sflush_r+0x1c>
 801590a:	4407      	add	r7, r0
 801590c:	eba8 0800 	sub.w	r8, r8, r0
 8015910:	e7e9      	b.n	80158e6 <__sflush_r+0xda>
 8015912:	bf00      	nop
 8015914:	20400001 	.word	0x20400001

08015918 <_fflush_r>:
 8015918:	b538      	push	{r3, r4, r5, lr}
 801591a:	690b      	ldr	r3, [r1, #16]
 801591c:	4605      	mov	r5, r0
 801591e:	460c      	mov	r4, r1
 8015920:	b1db      	cbz	r3, 801595a <_fflush_r+0x42>
 8015922:	b118      	cbz	r0, 801592c <_fflush_r+0x14>
 8015924:	6983      	ldr	r3, [r0, #24]
 8015926:	b90b      	cbnz	r3, 801592c <_fflush_r+0x14>
 8015928:	f7fe ff76 	bl	8014818 <__sinit>
 801592c:	4b0c      	ldr	r3, [pc, #48]	; (8015960 <_fflush_r+0x48>)
 801592e:	429c      	cmp	r4, r3
 8015930:	d109      	bne.n	8015946 <_fflush_r+0x2e>
 8015932:	686c      	ldr	r4, [r5, #4]
 8015934:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015938:	b17b      	cbz	r3, 801595a <_fflush_r+0x42>
 801593a:	4621      	mov	r1, r4
 801593c:	4628      	mov	r0, r5
 801593e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015942:	f7ff bf63 	b.w	801580c <__sflush_r>
 8015946:	4b07      	ldr	r3, [pc, #28]	; (8015964 <_fflush_r+0x4c>)
 8015948:	429c      	cmp	r4, r3
 801594a:	d101      	bne.n	8015950 <_fflush_r+0x38>
 801594c:	68ac      	ldr	r4, [r5, #8]
 801594e:	e7f1      	b.n	8015934 <_fflush_r+0x1c>
 8015950:	4b05      	ldr	r3, [pc, #20]	; (8015968 <_fflush_r+0x50>)
 8015952:	429c      	cmp	r4, r3
 8015954:	bf08      	it	eq
 8015956:	68ec      	ldreq	r4, [r5, #12]
 8015958:	e7ec      	b.n	8015934 <_fflush_r+0x1c>
 801595a:	2000      	movs	r0, #0
 801595c:	bd38      	pop	{r3, r4, r5, pc}
 801595e:	bf00      	nop
 8015960:	08015d24 	.word	0x08015d24
 8015964:	08015d44 	.word	0x08015d44
 8015968:	08015d04 	.word	0x08015d04

0801596c <_lseek_r>:
 801596c:	b538      	push	{r3, r4, r5, lr}
 801596e:	4c07      	ldr	r4, [pc, #28]	; (801598c <_lseek_r+0x20>)
 8015970:	4605      	mov	r5, r0
 8015972:	4608      	mov	r0, r1
 8015974:	4611      	mov	r1, r2
 8015976:	2200      	movs	r2, #0
 8015978:	6022      	str	r2, [r4, #0]
 801597a:	461a      	mov	r2, r3
 801597c:	f7f8 f9f8 	bl	800dd70 <_lseek>
 8015980:	1c43      	adds	r3, r0, #1
 8015982:	d102      	bne.n	801598a <_lseek_r+0x1e>
 8015984:	6823      	ldr	r3, [r4, #0]
 8015986:	b103      	cbz	r3, 801598a <_lseek_r+0x1e>
 8015988:	602b      	str	r3, [r5, #0]
 801598a:	bd38      	pop	{r3, r4, r5, pc}
 801598c:	2001469c 	.word	0x2001469c

08015990 <__swhatbuf_r>:
 8015990:	b570      	push	{r4, r5, r6, lr}
 8015992:	460e      	mov	r6, r1
 8015994:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015998:	2900      	cmp	r1, #0
 801599a:	b096      	sub	sp, #88	; 0x58
 801599c:	4614      	mov	r4, r2
 801599e:	461d      	mov	r5, r3
 80159a0:	da07      	bge.n	80159b2 <__swhatbuf_r+0x22>
 80159a2:	2300      	movs	r3, #0
 80159a4:	602b      	str	r3, [r5, #0]
 80159a6:	89b3      	ldrh	r3, [r6, #12]
 80159a8:	061a      	lsls	r2, r3, #24
 80159aa:	d410      	bmi.n	80159ce <__swhatbuf_r+0x3e>
 80159ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80159b0:	e00e      	b.n	80159d0 <__swhatbuf_r+0x40>
 80159b2:	466a      	mov	r2, sp
 80159b4:	f000 f8c4 	bl	8015b40 <_fstat_r>
 80159b8:	2800      	cmp	r0, #0
 80159ba:	dbf2      	blt.n	80159a2 <__swhatbuf_r+0x12>
 80159bc:	9a01      	ldr	r2, [sp, #4]
 80159be:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80159c2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80159c6:	425a      	negs	r2, r3
 80159c8:	415a      	adcs	r2, r3
 80159ca:	602a      	str	r2, [r5, #0]
 80159cc:	e7ee      	b.n	80159ac <__swhatbuf_r+0x1c>
 80159ce:	2340      	movs	r3, #64	; 0x40
 80159d0:	2000      	movs	r0, #0
 80159d2:	6023      	str	r3, [r4, #0]
 80159d4:	b016      	add	sp, #88	; 0x58
 80159d6:	bd70      	pop	{r4, r5, r6, pc}

080159d8 <__smakebuf_r>:
 80159d8:	898b      	ldrh	r3, [r1, #12]
 80159da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80159dc:	079d      	lsls	r5, r3, #30
 80159de:	4606      	mov	r6, r0
 80159e0:	460c      	mov	r4, r1
 80159e2:	d507      	bpl.n	80159f4 <__smakebuf_r+0x1c>
 80159e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80159e8:	6023      	str	r3, [r4, #0]
 80159ea:	6123      	str	r3, [r4, #16]
 80159ec:	2301      	movs	r3, #1
 80159ee:	6163      	str	r3, [r4, #20]
 80159f0:	b002      	add	sp, #8
 80159f2:	bd70      	pop	{r4, r5, r6, pc}
 80159f4:	ab01      	add	r3, sp, #4
 80159f6:	466a      	mov	r2, sp
 80159f8:	f7ff ffca 	bl	8015990 <__swhatbuf_r>
 80159fc:	9900      	ldr	r1, [sp, #0]
 80159fe:	4605      	mov	r5, r0
 8015a00:	4630      	mov	r0, r6
 8015a02:	f7ff fae1 	bl	8014fc8 <_malloc_r>
 8015a06:	b948      	cbnz	r0, 8015a1c <__smakebuf_r+0x44>
 8015a08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015a0c:	059a      	lsls	r2, r3, #22
 8015a0e:	d4ef      	bmi.n	80159f0 <__smakebuf_r+0x18>
 8015a10:	f023 0303 	bic.w	r3, r3, #3
 8015a14:	f043 0302 	orr.w	r3, r3, #2
 8015a18:	81a3      	strh	r3, [r4, #12]
 8015a1a:	e7e3      	b.n	80159e4 <__smakebuf_r+0xc>
 8015a1c:	4b0d      	ldr	r3, [pc, #52]	; (8015a54 <__smakebuf_r+0x7c>)
 8015a1e:	62b3      	str	r3, [r6, #40]	; 0x28
 8015a20:	89a3      	ldrh	r3, [r4, #12]
 8015a22:	6020      	str	r0, [r4, #0]
 8015a24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015a28:	81a3      	strh	r3, [r4, #12]
 8015a2a:	9b00      	ldr	r3, [sp, #0]
 8015a2c:	6163      	str	r3, [r4, #20]
 8015a2e:	9b01      	ldr	r3, [sp, #4]
 8015a30:	6120      	str	r0, [r4, #16]
 8015a32:	b15b      	cbz	r3, 8015a4c <__smakebuf_r+0x74>
 8015a34:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015a38:	4630      	mov	r0, r6
 8015a3a:	f000 f893 	bl	8015b64 <_isatty_r>
 8015a3e:	b128      	cbz	r0, 8015a4c <__smakebuf_r+0x74>
 8015a40:	89a3      	ldrh	r3, [r4, #12]
 8015a42:	f023 0303 	bic.w	r3, r3, #3
 8015a46:	f043 0301 	orr.w	r3, r3, #1
 8015a4a:	81a3      	strh	r3, [r4, #12]
 8015a4c:	89a3      	ldrh	r3, [r4, #12]
 8015a4e:	431d      	orrs	r5, r3
 8015a50:	81a5      	strh	r5, [r4, #12]
 8015a52:	e7cd      	b.n	80159f0 <__smakebuf_r+0x18>
 8015a54:	080147e1 	.word	0x080147e1

08015a58 <__ascii_mbtowc>:
 8015a58:	b082      	sub	sp, #8
 8015a5a:	b901      	cbnz	r1, 8015a5e <__ascii_mbtowc+0x6>
 8015a5c:	a901      	add	r1, sp, #4
 8015a5e:	b142      	cbz	r2, 8015a72 <__ascii_mbtowc+0x1a>
 8015a60:	b14b      	cbz	r3, 8015a76 <__ascii_mbtowc+0x1e>
 8015a62:	7813      	ldrb	r3, [r2, #0]
 8015a64:	600b      	str	r3, [r1, #0]
 8015a66:	7812      	ldrb	r2, [r2, #0]
 8015a68:	1c10      	adds	r0, r2, #0
 8015a6a:	bf18      	it	ne
 8015a6c:	2001      	movne	r0, #1
 8015a6e:	b002      	add	sp, #8
 8015a70:	4770      	bx	lr
 8015a72:	4610      	mov	r0, r2
 8015a74:	e7fb      	b.n	8015a6e <__ascii_mbtowc+0x16>
 8015a76:	f06f 0001 	mvn.w	r0, #1
 8015a7a:	e7f8      	b.n	8015a6e <__ascii_mbtowc+0x16>

08015a7c <memmove>:
 8015a7c:	4288      	cmp	r0, r1
 8015a7e:	b510      	push	{r4, lr}
 8015a80:	eb01 0302 	add.w	r3, r1, r2
 8015a84:	d807      	bhi.n	8015a96 <memmove+0x1a>
 8015a86:	1e42      	subs	r2, r0, #1
 8015a88:	4299      	cmp	r1, r3
 8015a8a:	d00a      	beq.n	8015aa2 <memmove+0x26>
 8015a8c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015a90:	f802 4f01 	strb.w	r4, [r2, #1]!
 8015a94:	e7f8      	b.n	8015a88 <memmove+0xc>
 8015a96:	4283      	cmp	r3, r0
 8015a98:	d9f5      	bls.n	8015a86 <memmove+0xa>
 8015a9a:	1881      	adds	r1, r0, r2
 8015a9c:	1ad2      	subs	r2, r2, r3
 8015a9e:	42d3      	cmn	r3, r2
 8015aa0:	d100      	bne.n	8015aa4 <memmove+0x28>
 8015aa2:	bd10      	pop	{r4, pc}
 8015aa4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015aa8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8015aac:	e7f7      	b.n	8015a9e <memmove+0x22>

08015aae <__malloc_lock>:
 8015aae:	4770      	bx	lr

08015ab0 <__malloc_unlock>:
 8015ab0:	4770      	bx	lr

08015ab2 <_realloc_r>:
 8015ab2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015ab4:	4607      	mov	r7, r0
 8015ab6:	4614      	mov	r4, r2
 8015ab8:	460e      	mov	r6, r1
 8015aba:	b921      	cbnz	r1, 8015ac6 <_realloc_r+0x14>
 8015abc:	4611      	mov	r1, r2
 8015abe:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8015ac2:	f7ff ba81 	b.w	8014fc8 <_malloc_r>
 8015ac6:	b922      	cbnz	r2, 8015ad2 <_realloc_r+0x20>
 8015ac8:	f7ff fa30 	bl	8014f2c <_free_r>
 8015acc:	4625      	mov	r5, r4
 8015ace:	4628      	mov	r0, r5
 8015ad0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015ad2:	f000 f857 	bl	8015b84 <_malloc_usable_size_r>
 8015ad6:	42a0      	cmp	r0, r4
 8015ad8:	d20f      	bcs.n	8015afa <_realloc_r+0x48>
 8015ada:	4621      	mov	r1, r4
 8015adc:	4638      	mov	r0, r7
 8015ade:	f7ff fa73 	bl	8014fc8 <_malloc_r>
 8015ae2:	4605      	mov	r5, r0
 8015ae4:	2800      	cmp	r0, #0
 8015ae6:	d0f2      	beq.n	8015ace <_realloc_r+0x1c>
 8015ae8:	4631      	mov	r1, r6
 8015aea:	4622      	mov	r2, r4
 8015aec:	f7fd fb68 	bl	80131c0 <memcpy>
 8015af0:	4631      	mov	r1, r6
 8015af2:	4638      	mov	r0, r7
 8015af4:	f7ff fa1a 	bl	8014f2c <_free_r>
 8015af8:	e7e9      	b.n	8015ace <_realloc_r+0x1c>
 8015afa:	4635      	mov	r5, r6
 8015afc:	e7e7      	b.n	8015ace <_realloc_r+0x1c>
	...

08015b00 <_read_r>:
 8015b00:	b538      	push	{r3, r4, r5, lr}
 8015b02:	4c07      	ldr	r4, [pc, #28]	; (8015b20 <_read_r+0x20>)
 8015b04:	4605      	mov	r5, r0
 8015b06:	4608      	mov	r0, r1
 8015b08:	4611      	mov	r1, r2
 8015b0a:	2200      	movs	r2, #0
 8015b0c:	6022      	str	r2, [r4, #0]
 8015b0e:	461a      	mov	r2, r3
 8015b10:	f7f8 f8ce 	bl	800dcb0 <_read>
 8015b14:	1c43      	adds	r3, r0, #1
 8015b16:	d102      	bne.n	8015b1e <_read_r+0x1e>
 8015b18:	6823      	ldr	r3, [r4, #0]
 8015b1a:	b103      	cbz	r3, 8015b1e <_read_r+0x1e>
 8015b1c:	602b      	str	r3, [r5, #0]
 8015b1e:	bd38      	pop	{r3, r4, r5, pc}
 8015b20:	2001469c 	.word	0x2001469c

08015b24 <__ascii_wctomb>:
 8015b24:	b149      	cbz	r1, 8015b3a <__ascii_wctomb+0x16>
 8015b26:	2aff      	cmp	r2, #255	; 0xff
 8015b28:	bf85      	ittet	hi
 8015b2a:	238a      	movhi	r3, #138	; 0x8a
 8015b2c:	6003      	strhi	r3, [r0, #0]
 8015b2e:	700a      	strbls	r2, [r1, #0]
 8015b30:	f04f 30ff 	movhi.w	r0, #4294967295
 8015b34:	bf98      	it	ls
 8015b36:	2001      	movls	r0, #1
 8015b38:	4770      	bx	lr
 8015b3a:	4608      	mov	r0, r1
 8015b3c:	4770      	bx	lr
	...

08015b40 <_fstat_r>:
 8015b40:	b538      	push	{r3, r4, r5, lr}
 8015b42:	4c07      	ldr	r4, [pc, #28]	; (8015b60 <_fstat_r+0x20>)
 8015b44:	2300      	movs	r3, #0
 8015b46:	4605      	mov	r5, r0
 8015b48:	4608      	mov	r0, r1
 8015b4a:	4611      	mov	r1, r2
 8015b4c:	6023      	str	r3, [r4, #0]
 8015b4e:	f7f8 f8f4 	bl	800dd3a <_fstat>
 8015b52:	1c43      	adds	r3, r0, #1
 8015b54:	d102      	bne.n	8015b5c <_fstat_r+0x1c>
 8015b56:	6823      	ldr	r3, [r4, #0]
 8015b58:	b103      	cbz	r3, 8015b5c <_fstat_r+0x1c>
 8015b5a:	602b      	str	r3, [r5, #0]
 8015b5c:	bd38      	pop	{r3, r4, r5, pc}
 8015b5e:	bf00      	nop
 8015b60:	2001469c 	.word	0x2001469c

08015b64 <_isatty_r>:
 8015b64:	b538      	push	{r3, r4, r5, lr}
 8015b66:	4c06      	ldr	r4, [pc, #24]	; (8015b80 <_isatty_r+0x1c>)
 8015b68:	2300      	movs	r3, #0
 8015b6a:	4605      	mov	r5, r0
 8015b6c:	4608      	mov	r0, r1
 8015b6e:	6023      	str	r3, [r4, #0]
 8015b70:	f7f8 f8f3 	bl	800dd5a <_isatty>
 8015b74:	1c43      	adds	r3, r0, #1
 8015b76:	d102      	bne.n	8015b7e <_isatty_r+0x1a>
 8015b78:	6823      	ldr	r3, [r4, #0]
 8015b7a:	b103      	cbz	r3, 8015b7e <_isatty_r+0x1a>
 8015b7c:	602b      	str	r3, [r5, #0]
 8015b7e:	bd38      	pop	{r3, r4, r5, pc}
 8015b80:	2001469c 	.word	0x2001469c

08015b84 <_malloc_usable_size_r>:
 8015b84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015b88:	1f18      	subs	r0, r3, #4
 8015b8a:	2b00      	cmp	r3, #0
 8015b8c:	bfbc      	itt	lt
 8015b8e:	580b      	ldrlt	r3, [r1, r0]
 8015b90:	18c0      	addlt	r0, r0, r3
 8015b92:	4770      	bx	lr

08015b94 <roundf>:
 8015b94:	ee10 0a10 	vmov	r0, s0
 8015b98:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8015b9c:	f1a3 027f 	sub.w	r2, r3, #127	; 0x7f
 8015ba0:	2a16      	cmp	r2, #22
 8015ba2:	dc15      	bgt.n	8015bd0 <roundf+0x3c>
 8015ba4:	2a00      	cmp	r2, #0
 8015ba6:	da08      	bge.n	8015bba <roundf+0x26>
 8015ba8:	3201      	adds	r2, #1
 8015baa:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8015bae:	d101      	bne.n	8015bb4 <roundf+0x20>
 8015bb0:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 8015bb4:	ee00 3a10 	vmov	s0, r3
 8015bb8:	4770      	bx	lr
 8015bba:	4908      	ldr	r1, [pc, #32]	; (8015bdc <roundf+0x48>)
 8015bbc:	4111      	asrs	r1, r2
 8015bbe:	4208      	tst	r0, r1
 8015bc0:	d0fa      	beq.n	8015bb8 <roundf+0x24>
 8015bc2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8015bc6:	4113      	asrs	r3, r2
 8015bc8:	4403      	add	r3, r0
 8015bca:	ea23 0301 	bic.w	r3, r3, r1
 8015bce:	e7f1      	b.n	8015bb4 <roundf+0x20>
 8015bd0:	2a80      	cmp	r2, #128	; 0x80
 8015bd2:	d1f1      	bne.n	8015bb8 <roundf+0x24>
 8015bd4:	ee30 0a00 	vadd.f32	s0, s0, s0
 8015bd8:	4770      	bx	lr
 8015bda:	bf00      	nop
 8015bdc:	007fffff 	.word	0x007fffff

08015be0 <_init>:
 8015be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015be2:	bf00      	nop
 8015be4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015be6:	bc08      	pop	{r3}
 8015be8:	469e      	mov	lr, r3
 8015bea:	4770      	bx	lr

08015bec <_fini>:
 8015bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015bee:	bf00      	nop
 8015bf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015bf2:	bc08      	pop	{r3}
 8015bf4:	469e      	mov	lr, r3
 8015bf6:	4770      	bx	lr
