# Hardware description languages [HDL]
This repository contains scripts that I create through my digital design course.

## Languages 
- Verilog 
- VHDL 
- SystemVerilog 

## Contents
- [ALU](ALU/) Arithmetic and logic unit that can perform addition, substation, bitwise operations like AND ,OR ,Shift Left, Shift Right, Rotate Left and Rotate Right.

- [SequenceDetector](SequenceDetector/) Detects a sequence of “110100” without any overlapping using FSM algorithm.

- [Queue Manager](QueueManager) Monitors the client queue in front of the tellers. 

- [UART](uart) Universal asynchronous receiver-transmitter.

###### Contribution .. 
You can send a pull request for any edits or open an issue
