<?xml version="1.0" encoding="utf-8"?>

<!--
(c) SCSC 2015-2016 autogenerated by moredump.py as part of 'drun prep'.
  Changes made to this file may cause incorrect behaviour and will be lost if it is regenerated.

  XML file defining registers for chip subsystem moredump
  Chip hash: f12a


-->

<subsystem xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.samsung.com Registers.xsd"
  name="chip">
  <block name="alwayson_rf" comment="">
    <register addr="00000000" rw_flags="R" width="2" name="CHIP_VERSION" comment="Chip Version and ID (S610 EVT0=0x00B0, S610 EVT1=0x10B0, S610 EVT1.1=0x11B0, S610 EVT2=0x20B0, S612 EVT0=0x00B1, S612 EVT1=0x10B1, S620 EVT0=0x00B2, S620 EVT0.1=0x01B2)"/>
    <register addr="00000004" rw_flags="RW" width="2" name="RFIC_CONFIG" comment="Main BT/WL configuration register for RFIC."/>
    <register addr="00000008" rw_flags="RW" width="1" name="RFIC_PD_CONTROL" comment="RFIC BTWL power domain control from S612 EVT0 onwards."/>
    <register addr="0000000c" rw_flags="R" width="1" name="RFIC_PD_STATUS" comment="Indicates the status of the switches in the power domain from S612 EVT0 onwards."/>
    <register addr="00000010" rw_flags="RW" width="2" name="RFIC_BTWL_TO_FM_COEX" comment="BTWL to FM signalling for Coexistence."/>
    <register addr="00000014" rw_flags="R" width="2" name="RFIC_FM_TO_BTWL_COEX" comment="FM to BTWL signalling for Coexistence."/>
    <register addr="00000018" rw_flags="R" width="1" name="RFIC_PLL_UNLOCK_STATUS" comment="Set on falling edge of Aux PLL lock indicator when RFIC_CONFIG_PLL_UNLOCK_EN=1."/>
    <register addr="0000001c" rw_flags="RW" width="4" name="RFIC_EFUSE_WRITE_DATA0" comment="[ 31: 0] of 128-bit EFUSE write data word."/>
    <register addr="00000020" rw_flags="RW" width="4" name="RFIC_EFUSE_WRITE_DATA1" comment="[ 63:32] of 128-bit EFUSE write data word."/>
    <register addr="00000024" rw_flags="RW" width="4" name="RFIC_EFUSE_WRITE_DATA2" comment="[ 95:64] of 128-bit EFUSE write data word."/>
    <register addr="00000028" rw_flags="RW" width="4" name="RFIC_EFUSE_WRITE_DATA3" comment="[127:96] of 128-bit EFUSE write data word."/>
    <register addr="0000002c" rw_flags="R" width="4" name="RFIC_EFUSE_READ_DATA0" comment="[ 31: 0] of 128-bit EFUSE read data word."/>
    <register addr="00000030" rw_flags="R" width="4" name="RFIC_EFUSE_READ_DATA1" comment="[ 63:32] of 128-bit EFUSE read data word."/>
    <register addr="00000034" rw_flags="R" width="4" name="RFIC_EFUSE_READ_DATA2" comment="[ 95:64] of 128-bit EFUSE read data word."/>
    <register addr="00000038" rw_flags="R" width="4" name="RFIC_EFUSE_READ_DATA3" comment="[127:96] of 128-bit EFUSE read data word."/>
    <register addr="0000003c" rw_flags="RW" width="1" name="RFIC_EFUSE_START" comment="Writing to this register starts the specified operation setup in RFIC_EFUSE_CONFIG_MODE."/>
    <register addr="00000040" rw_flags="RW" width="2" name="RFIC_EFUSE_CONFIG" comment="Config word for EFUSE operation."/>
    <register addr="00000044" rw_flags="R" width="1" name="RFIC_EFUSE_STATUS" comment="Indicates the current EFUSE status."/>
    <register addr="00000048" rw_flags="RW" width="2" name="RFIC_EFUSE_ORIDE_CTRL" comment="Override control for EFUSE hardware interface - control register. Use RFIC_EFUSE_CONFIG_FSOURCE_EN to enable the programming voltage."/>
    <register addr="0000004c" rw_flags="RW" width="2" name="RFIC_CLKGEN_ENABLES" comment="Clock enables"/>
    <register addr="00000050" rw_flags="RW" width="4" name="RFIC_CLKGEN_MISC" comment="Clock controls"/>
    <register addr="00000054" rw_flags="RW" width="2" name="RFIC_CLKGEN_1632_SKIP_VALUE" comment="Number of 80MHz clks between each skip of 16MHz clock (set to desired_interval-1). 32MHz clock is skipped twice in this period, so this should be an even value or there will be sytematic error"/>
    <register addr="00000058" rw_flags="RW" width="1" name="RFIC_CLKGEN_SYSTEM_TIME_DIV_RATIO" comment="Divide ratio for system timer (from 80MHz clock)"/>
    <register addr="0000005c" rw_flags="RW" width="1" name="RFIC_CLKGEN_SYSTEM_TIME_EN" comment="Enable System Timer"/>
    <register addr="00000060" rw_flags="RW" width="4" name="RFIC_CLKGEN_SYSTEM_TIME_INIT_VAL" comment="Set initial value for System Timer"/>
    <register addr="00000064" rw_flags="R" width="4" name="RFIC_CLKGEN_SYSTEM_TIME" comment="Current value of System Timer"/>
    <register addr="00000068" rw_flags="R" width="1" name="AUX_ANA_STATUS0" comment=""/>
    <register addr="0000006c" rw_flags="RW" width="4" name="AUX_ANA_ENABLES" comment=""/>
    <register addr="00000070" rw_flags="RW" width="4" name="AUX_ANA_SH_CFG0" comment=""/>
    <register addr="00000074" rw_flags="RW" width="4" name="AUX_ANA_SH_CFG1" comment=""/>
    <register addr="00000078" rw_flags="RW" width="2" name="AUX_ANA_SH_CFG2" comment=""/>
    <register addr="0000007c" rw_flags="RW" width="4" name="AUX_ANA_CFG0" comment=""/>
    <register addr="00000080" rw_flags="RW" width="4" name="AUX_ANA_SPARES" comment=""/>
    <register addr="00000084" rw_flags="RW" width="4" name="RFIC_PAD_MUX_CTRL" comment="PIO mux controls for PIO0 to PIO3"/>
    <register addr="00000088" rw_flags="RW" width="1" name="RFIC_SCAN_MODE_ENABLES" comment="DFT Scan mode configuration register. *FIRMWARE DO NOT TOUCH THIS*"/>
    <register addr="0000008c" rw_flags="RW" width="4" name="RFIC_SCAN_CONFIG" comment="DFT Scan mode configuration register. *FIRMWARE DO NOT TOUCH THIS*"/>
    <register addr="00000090" rw_flags="RW" width="1" name="RFIC_SCAN_RESERVE_REGS" comment="DFT Scan mode reserve registers. *FIRMWARE DO NOT TOUCH THIS*"/>
    <register addr="00000094" rw_flags="R" width="2" name="RFIC_SCAN_OBSERVE_REGS" comment="DFT Scan mode observable regsiters. *FIRMWARE DO NOT TOUCH THIS*"/>
    <register addr="00000098" rw_flags="RW" width="2" name="RFIC_SPARES0" comment="Spare bits."/>
    <register addr="0000009c" rw_flags="RW" width="2" name="RFIC_SPARES1" comment="Spare bits."/>
    <register addr="000000a0" rw_flags="R" width="4" name="RFIC_SCSC0" comment="Chris Hunter/Damien Smith"/>
    <register addr="000000a4" rw_flags="R" width="4" name="RFIC_SCSC1" comment="Michael Cowell/Andy Barnish"/>
    <register addr="000000a8" rw_flags="R" width="4" name="RFIC_SCSC2" comment="Stelios Staveris/Hayley Bird"/>
    <register addr="000000ac" rw_flags="R" width="4" name="RFIC_SCSC3" comment="Dave Price/Riccardo Micci"/>
  </block>
  <block name="bt_rf" comment="">
    <register addr="00002000" rw_flags="RW" width="1" name="BT_RF_CONFIG" comment=""/>
    <register addr="00002004" rw_flags="RW" width="1" name="BT_RF_DEBUG_SEL" comment=""/>
    <register addr="00002008" rw_flags="RW" width="1" name="BT_RF_ZIPPY_CONFIG" comment=""/>
    <register addr="0000200c" rw_flags="RW" width="1" name="BT_TX_DEBUG_SEL" comment="Bluetooth Transmit debug mux select"/>
    <register addr="00002010" rw_flags="RW" width="1" name="BT_TX_INTERFACE_CTRL" comment=""/>
    <register addr="00002014" rw_flags="RW" width="4" name="BT_TX_MOD_TEST" comment=""/>
    <register addr="00002018" rw_flags="RW" width="1" name="BT_TX_PATTERN_GEN_CFG" comment=""/>
    <register addr="0000201c" rw_flags="RW" width="1" name="BT_TX_CTRL_DEBUG_SEL" comment="Bluetooth Transmit Control debug mux select."/>
    <register addr="00002020" rw_flags="RW" width="4" name="BT_TX_CTRL_CFG" comment="Bluetooth Transmit Control configuration."/>
    <register addr="00002024" rw_flags="R" width="1" name="BT_TX_CTRL_STATUS" comment="The current Bluetooth Tx radio mode"/>
    <register addr="00002028" rw_flags="RW" width="1" name="BT_TX_TIMER_CFG" comment="Bluetooth Transmit Radio Timer configuration."/>
    <register addr="0000202c" rw_flags="R" width="1" name="BT_TX_TIMER_STATUS" comment="Bluetooth Transmit Radio Timer status."/>
    <register addr="00002030" rw_flags="RW" width="1" name="BT_TX_TIMER_SW_TRIGGERS" comment="Bluetooth Transmit Radio Timer software triggers."/>
    <register addr="00002034" rw_flags="RW" width="4" name="BT_TX_TIMER_EVENT_TIME" comment="Set the required Tx event time. Used when timing to an event, not used when timing from an event."/>
    <register addr="00002038" rw_flags="RW" width="1" name="BT_TX_TIMER_DIG_SW_ORIDE" comment="Bluetooth Transmit Radio Timer digital enable software overrides."/>
    <register addr="0000203c" rw_flags="RW" width="2" name="BT_TX_TIMER_TRIGGER_PLL_ABORT" comment="Bluetooth Tx Radio Timer - PLL Abort trigger configuration."/>
    <register addr="00002040" rw_flags="RW" width="2" name="BT_TX_TIMER_TRIGGER_START" comment="Bluetooth Tx Radio Timer - Start trigger configuration."/>
    <register addr="00002044" rw_flags="RW" width="2" name="BT_TX_TIMER_TRIGGER_SW_ABORT" comment="Bluetooth Tx Radio Timer - Software Abort trigger configuration."/>
    <register addr="00002048" rw_flags="RW" width="2" name="BT_TX_TIMER_TRIGGER_DONE" comment="Bluetooth Tx Radio Timer - Done trigger configuration."/>
    <register addr="0000204c" rw_flags="RW" width="2" name="BT_TX_TIMER_TRIGGER_COEX_ABORT" comment="Bluetooth Tx Radio Timer - Coex Abort trigger configuration."/>
    <register addr="00002050" rw_flags="RW" width="4" name="BT_TX_TIMER_SLOT0_ANA_EN" comment="Transmit slot  0 Analogue Enables"/>
    <register addr="00002054" rw_flags="RW" width="4" name="BT_TX_TIMER_SLOT1_ANA_EN" comment="Transmit slot  1 Analogue Enables"/>
    <register addr="00002058" rw_flags="RW" width="4" name="BT_TX_TIMER_SLOT2_ANA_EN" comment="Transmit slot  2 Analogue Enables"/>
    <register addr="0000205c" rw_flags="RW" width="4" name="BT_TX_TIMER_SLOT3_ANA_EN" comment="Transmit slot  3 Analogue Enables"/>
    <register addr="00002060" rw_flags="RW" width="4" name="BT_TX_TIMER_SLOT4_ANA_EN" comment="Transmit slot  4 Analogue Enables"/>
    <register addr="00002064" rw_flags="RW" width="4" name="BT_TX_TIMER_SLOT5_ANA_EN" comment="Transmit slot  5 Analogue Enables"/>
    <register addr="00002068" rw_flags="RW" width="4" name="BT_TX_TIMER_SLOT6_ANA_EN" comment="Transmit slot  6 Analogue Enables"/>
    <register addr="0000206c" rw_flags="RW" width="4" name="BT_TX_TIMER_SLOT7_ANA_EN" comment="Transmit slot  7 Analogue Enables"/>
    <register addr="00002070" rw_flags="RW" width="4" name="BT_TX_TIMER_SLOT8_ANA_EN" comment="Transmit slot  8 Analogue Enables"/>
    <register addr="00002074" rw_flags="RW" width="4" name="BT_TX_TIMER_SLOT9_ANA_EN" comment="Transmit slot  9 Analogue Enables"/>
    <register addr="00002078" rw_flags="RW" width="4" name="BT_TX_TIMER_SLOT10_ANA_EN" comment="Transmit slot 10 Analogue Enables"/>
    <register addr="0000207c" rw_flags="RW" width="4" name="BT_TX_TIMER_SLOT11_ANA_EN" comment="Transmit slot 11 Analogue Enables"/>
    <register addr="00002080" rw_flags="RW" width="4" name="BT_TX_TIMER_DIG0_EN" comment=""/>
    <register addr="00002084" rw_flags="RW" width="2" name="BT_TX_TIMER_DIG1_EN" comment=""/>
    <register addr="00002088" rw_flags="RW" width="4" name="BT_TX_TIMER_DELAY0" comment=""/>
    <register addr="0000208c" rw_flags="RW" width="4" name="BT_TX_TIMER_DELAY1" comment=""/>
    <register addr="00002090" rw_flags="RW" width="4" name="BT_TX_TIMER_DELAY2" comment=""/>
    <register addr="00002094" rw_flags="RW" width="4" name="BT_TX_CONFIG" comment=""/>
    <register addr="00002098" rw_flags="RW" width="1" name="BT_TX_BB_RAMP_CONFIG" comment=""/>
    <register addr="0000209c" rw_flags="RW" width="4" name="BT_TX_SCALE_CONFIG" comment=""/>
    <register addr="000020a0" rw_flags="RW" width="1" name="BT_TX_MAX_ATT_CONFIG" comment=""/>
    <register addr="000020a4" rw_flags="RW" width="4" name="BT_TX_GAIN_CONFIG" comment=""/>
    <register addr="000020a8" rw_flags="R" width="1" name="BT_TX_GAIN" comment=""/>
    <register addr="000020ac" rw_flags="RW" width="4" name="BT_TX_MR_CONFIG" comment=""/>
    <register addr="000020b0" rw_flags="RW" width="1" name="BT_TX_MR_MOD_DELAY" comment=""/>
    <register addr="000020b4" rw_flags="RW" width="4" name="BT_POLAR_CTRL" comment="General control register"/>
    <register addr="000020b8" rw_flags="RW" width="4" name="BT_POLAR_DATA" comment=""/>
    <register addr="000020bc" rw_flags="RW" width="4" name="BT_POLAR_MUX" comment="Mux control register"/>
    <register addr="000020c0" rw_flags="RW" width="4" name="BT_POLAR_QUAD_POLAR_DATA" comment=""/>
    <register addr="000020c4" rw_flags="RW" width="2" name="BT_POLAR_AA_FIR_CONTROL" comment="FIR filter control for AntiAliasing"/>
    <register addr="000020c8" rw_flags="RW" width="4" name="BT_POLAR_AA_FIR_TAPS" comment="Upper AntiAliasing FIR filter taps"/>
    <register addr="000020cc" rw_flags="R" width="2" name="BT_POLAR_DEBUG_STATUS" comment="Connected to sig gen Tone."/>
    <register addr="000020d0" rw_flags="RW" width="4" name="BT_POLAR_QUAD_POLAR_CONSTS" comment=""/>
    <register addr="000020d4" rw_flags="RW" width="2" name="BT_POLAR_COMPENSATION_DATA_WRITE" comment="Compensation Y LUT write register"/>
    <register addr="000020d8" rw_flags="R" width="2" name="BT_POLAR_COMPENSATION_DATA_READ" comment="Compensation Y LUT read register"/>
    <register addr="000020dc" rw_flags="RW" width="1" name="BT_POLAR_COMPENSATION_ADDR" comment="Compensation Y LUT address register"/>
    <register addr="000020e0" rw_flags="RW" width="4" name="BT_POLAR_TEST_STIM" comment="Polar Test stimulus"/>
    <register addr="000020e4" rw_flags="RW" width="4" name="BT_POLAR_IIR_COEFF1_LSW" comment="TX POLAR IIR filter coefficients (Biquad 1)"/>
    <register addr="000020e8" rw_flags="RW" width="1" name="BT_POLAR_IIR_COEFF1_MSB" comment="TX POLAR IIR filter coefficients (Biquad 1)"/>
    <register addr="000020ec" rw_flags="RW" width="4" name="BT_POLAR_IIR_COEFF2_LSW" comment="TX POLAR IIR filter coefficients (Biquad 2)"/>
    <register addr="000020f0" rw_flags="RW" width="1" name="BT_POLAR_IIR_COEFF2_MSB" comment="TX POLAR IIR filter coefficients (Biquad 2)"/>
    <register addr="000020f4" rw_flags="RW" width="2" name="BT_POLAR_IIR_FILTER_CFG" comment="TX POLAR IIR filter configuration"/>
    <register addr="000020f8" rw_flags="RW" width="4" name="BT_POLAR_POLAR_QUAD_CORR" comment=""/>
    <register addr="000020fc" rw_flags="RW" width="2" name="BT_POLAR_POLAR_QUAD_OFFSET" comment="I and Q offset adjustments for Polar to IQ conversion"/>
    <register addr="00002100" rw_flags="RW" width="4" name="BT_POLAR_POLAR_QUAD_CONSTS" comment=""/>
    <register addr="00002104" rw_flags="RW" width="4" name="BT_POLAR_SIGGEN_CTRL" comment="Cal Siggen sine wave Ctrl"/>
    <register addr="00002108" rw_flags="RW" width="1" name="BT_POLAR_INVERT_CTRL" comment="Fallback IQ Inversion control"/>
    <register addr="0000210c" rw_flags="RW" width="1" name="BT_POLAR_SAMPLE_CTRL" comment="Controls for the BT Polar Sample block"/>
    <register addr="00002110" rw_flags="RW" width="4" name="BT_TX_FREQ_RESAMPLE_CTRL" comment="Bluetooth Transmit Freq resampling control."/>
    <register addr="00002114" rw_flags="RW" width="4" name="BT_TX_FREQ_RESAMPLE_TINC" comment="Bluetooth Transmit Freq resampling Tinc  16.16 format (xx.xxxxxxx) signed so 00.1000000 = 0.5, 00.0100000 = 0.25,."/>
    <register addr="00002118" rw_flags="RW" width="1" name="BT_TX_ANTENNA_ID" comment="Control the default antenna ID selected for BT Tx"/>
    <register addr="0000211c" rw_flags="RW" width="4" name="BT_TX_SUPP_CTRL" comment="Control BT Tx supplemental antenna switching"/>
    <register addr="00002120" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[0]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002124" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[1]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002128" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[2]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="0000212c" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[3]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002130" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[4]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002134" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[5]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002138" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[6]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="0000213c" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[7]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002140" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[8]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002144" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[9]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002148" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[10]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="0000214c" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[11]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002150" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[12]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002154" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[13]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002158" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[14]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="0000215c" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[15]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002160" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[16]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002164" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[17]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002168" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[18]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="0000216c" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[19]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002170" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[20]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002174" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[21]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002178" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[22]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="0000217c" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[23]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002180" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[24]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002184" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[25]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002188" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[26]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="0000218c" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[27]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002190" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[28]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002194" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[29]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002198" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[30]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="0000219c" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[31]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000021a0" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[32]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000021a4" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[33]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000021a8" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[34]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000021ac" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[35]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000021b0" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[36]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000021b4" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[37]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000021b8" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[38]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000021bc" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[39]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000021c0" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[40]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000021c4" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[41]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000021c8" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[42]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000021cc" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[43]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000021d0" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[44]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000021d4" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[45]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000021d8" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[46]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000021dc" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[47]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000021e0" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[48]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000021e4" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[49]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000021e8" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[50]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000021ec" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[51]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000021f0" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[52]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000021f4" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[53]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000021f8" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[54]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000021fc" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[55]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002200" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[56]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002204" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[57]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002208" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[58]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="0000220c" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[59]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002210" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[60]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002214" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[61]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002218" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[62]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="0000221c" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[63]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002220" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[64]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002224" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[65]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002228" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[66]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="0000222c" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[67]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002230" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[68]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002234" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[69]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002238" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[70]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="0000223c" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[71]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002240" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[72]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002244" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[73]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002248" rw_flags="RW" width="1" name="BT_TX_SUPP_ANTENNA_SEQ[74]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="0000224c" rw_flags="RW" width="4" name="BT_RF_RX_CFG" comment="Bluetooth Rx configuration."/>
    <register addr="00002250" rw_flags="RW" width="1" name="BT_RX_INTERFACE_CTRL" comment="Bluetooth Rx Interface control."/>
    <register addr="00002254" rw_flags="RW" width="1" name="BT_RX_DEBUG_SEL" comment="Bluetooth Rx debug mux select."/>
    <register addr="00002258" rw_flags="R" width="1" name="BT_RX_LR_CI" comment="Bluetooth Rx Long Range coding indicator."/>
    <register addr="0000225c" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[0]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002260" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[1]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002264" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[2]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002268" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[3]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="0000226c" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[4]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002270" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[5]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002274" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[6]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002278" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[7]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="0000227c" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[8]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002280" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[9]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002284" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[10]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002288" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[11]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="0000228c" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[12]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002290" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[13]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002294" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[14]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002298" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[15]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="0000229c" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[16]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000022a0" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[17]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000022a4" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[18]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000022a8" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[19]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000022ac" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[20]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000022b0" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[21]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000022b4" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[22]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000022b8" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[23]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000022bc" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[24]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000022c0" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[25]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000022c4" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[26]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000022c8" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[27]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000022cc" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[28]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000022d0" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[29]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000022d4" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[30]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000022d8" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[31]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000022dc" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[32]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000022e0" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[33]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000022e4" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[34]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000022e8" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[35]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000022ec" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[36]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000022f0" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[37]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000022f4" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[38]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000022f8" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[39]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="000022fc" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[40]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002300" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[41]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002304" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[42]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002308" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[43]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="0000230c" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[44]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002310" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[45]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002314" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[46]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002318" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[47]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="0000231c" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[48]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002320" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[49]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002324" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[50]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002328" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[51]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="0000232c" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[52]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002330" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[53]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002334" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[54]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002338" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[55]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="0000233c" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[56]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002340" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[57]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002344" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[58]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002348" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[59]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="0000234c" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[60]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002350" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[61]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002354" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[62]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002358" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[63]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="0000235c" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[64]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002360" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[65]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002364" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[66]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002368" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[67]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="0000236c" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[68]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002370" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[69]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002374" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[70]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002378" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[71]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="0000237c" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[72]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002380" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[73]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002384" rw_flags="RW" width="1" name="BT_RX_SUPP_ANTENNA_SEQ[74]" comment="Sequence of Antenna IDs; each ID must be between 0x0 and 0x7; a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002388" rw_flags="RW" width="1" name="BT_RX_CTRL_DEBUG_SEL" comment="Bluetooth Rx Control debug mux select."/>
    <register addr="0000238c" rw_flags="R" width="4" name="BT_RX_BDR_SYNC_TIME" comment="The time we found BDR Sync (in relation to RFIC System Time)"/>
    <register addr="00002390" rw_flags="RW" width="4" name="BT_RX_BDR_SYNC_TIMEOUT_OFFSET" comment="The number of microseconds before the BDR sync timeout is asserted from the point the Rx Digital enable is set (in reference to the RFIC system time)"/>
    <register addr="00002394" rw_flags="RW" width="4" name="BT_RX_LR_SYNC_TIMEOUT_OFFSET" comment="The number of microseconds before the LR sync timeout is asserted from the point the Rx Digital enable is set (in reference to the RFIC system time)"/>
    <register addr="00002398" rw_flags="RW" width="2" name="BT_RX_CTRL_CFG" comment="Bluetooth Rx Control configuration."/>
    <register addr="0000239c" rw_flags="RW" width="4" name="BT_RX_MLE_ESCO_OFFSET" comment="Set to enable EDR3 symbol alignment workaround logic for Java EVT0."/>
    <register addr="000023a0" rw_flags="RW" width="4" name="BT_RX_MLE_ACL_OFFSET" comment="Set to enable EDR3 symbol alignment workaround logic for Java EVT0."/>
    <register addr="000023a4" rw_flags="RW" width="4" name="BT_RX_MR_SYNC_TIMING" comment="BT DPSK synchronization timing configuration"/>
    <register addr="000023a8" rw_flags="RW" width="1" name="BT_RX_TIMER_CFG" comment="Bluetooth Rx Radio Timer configuration."/>
    <register addr="000023ac" rw_flags="R" width="1" name="BT_RX_TIMER_STATUS" comment="Bluetooth Rx Radio Timer status."/>
    <register addr="000023b0" rw_flags="RW" width="1" name="BT_RX_TIMER_SW_TRIGGERS" comment="Bluetooth Rx Radio Timer software triggers."/>
    <register addr="000023b4" rw_flags="RW" width="4" name="BT_RX_TIMER_EVENT_TIME" comment="Set the required Tx event time. Used when timing to an event, not used when timing from an event."/>
    <register addr="000023b8" rw_flags="RW" width="1" name="BT_RX_TIMER_DIG_SW_ORIDE" comment="Override timer digital outputs, when masked."/>
    <register addr="000023bc" rw_flags="RW" width="2" name="BT_RX_TIMER_TRIGGER_PLL_ABORT" comment="Bluetooth Rx Radio Timer - PLL Abort trigger configuration."/>
    <register addr="000023c0" rw_flags="RW" width="2" name="BT_RX_TIMER_TRIGGER_START" comment="Bluetooth Rx Radio Timer - Start trigger configuration."/>
    <register addr="000023c4" rw_flags="RW" width="2" name="BT_RX_TIMER_TRIGGER_SW_ABORT" comment="Bluetooth Rx Radio Timer - Softwre Abort trigger configuration."/>
    <register addr="000023c8" rw_flags="RW" width="2" name="BT_RX_TIMER_TRIGGER_DONE" comment="Bluetooth Rx Radio Timer - Done trigger configuration."/>
    <register addr="000023cc" rw_flags="RW" width="2" name="BT_RX_TIMER_TRIGGER_SYNC_TIMEOUT" comment="Bluetooth Rx Radio Timer - BDR Sync Timeout trigger configuration."/>
    <register addr="000023d0" rw_flags="RW" width="2" name="BT_RX_TIMER_TRIGGER_COEX_ABORT" comment="Bluetooth Rx Radio Timer - Coex Abort trigger configuration."/>
    <register addr="000023d4" rw_flags="RW" width="2" name="BT_RX_TIMER_TRIGGER_MLSE_EARLY" comment="Bluetooth Rx Radio Timer - MLSE Early trigger configuration."/>
    <register addr="000023d8" rw_flags="RW" width="4" name="BT_RX_TIMER_SLOT0_ANA_EN" comment="Receive slot  0 Analogue Enables"/>
    <register addr="000023dc" rw_flags="RW" width="4" name="BT_RX_TIMER_SLOT1_ANA_EN" comment="Receive slot  0 Analogue Enables"/>
    <register addr="000023e0" rw_flags="RW" width="4" name="BT_RX_TIMER_SLOT2_ANA_EN" comment="Receive slot  0 Analogue Enables"/>
    <register addr="000023e4" rw_flags="RW" width="4" name="BT_RX_TIMER_SLOT3_ANA_EN" comment="Receive slot  0 Analogue Enables"/>
    <register addr="000023e8" rw_flags="RW" width="4" name="BT_RX_TIMER_SLOT4_ANA_EN" comment="Receive slot  0 Analogue Enables"/>
    <register addr="000023ec" rw_flags="RW" width="4" name="BT_RX_TIMER_SLOT5_ANA_EN" comment="Receive slot  0 Analogue Enables"/>
    <register addr="000023f0" rw_flags="RW" width="4" name="BT_RX_TIMER_SLOT6_ANA_EN" comment="Receive slot  0 Analogue Enables"/>
    <register addr="000023f4" rw_flags="RW" width="4" name="BT_RX_TIMER_SLOT7_ANA_EN" comment="Receive slot  0 Analogue Enables"/>
    <register addr="000023f8" rw_flags="RW" width="4" name="BT_RX_TIMER_SLOT8_ANA_EN" comment="Receive slot  0 Analogue Enables"/>
    <register addr="000023fc" rw_flags="RW" width="4" name="BT_RX_TIMER_SLOT9_ANA_EN" comment="Receive slot  0 Analogue Enables"/>
    <register addr="00002400" rw_flags="RW" width="4" name="BT_RX_TIMER_SLOT10_ANA_EN" comment="Receive slot  0 Analogue Enables"/>
    <register addr="00002404" rw_flags="RW" width="4" name="BT_RX_TIMER_SLOT11_ANA_EN" comment="Receive slot  0 Analogue Enables"/>
    <register addr="00002408" rw_flags="RW" width="4" name="BT_RX_TIMER_DIG0_EN" comment=""/>
    <register addr="0000240c" rw_flags="RW" width="2" name="BT_RX_TIMER_DIG1_EN" comment=""/>
    <register addr="00002410" rw_flags="RW" width="4" name="BT_RX_TIMER_DELAY0" comment=""/>
    <register addr="00002414" rw_flags="RW" width="4" name="BT_RX_TIMER_DELAY1" comment=""/>
    <register addr="00002418" rw_flags="RW" width="4" name="BT_RX_TIMER_DELAY2" comment=""/>
    <register addr="0000241c" rw_flags="RW" width="4" name="BT_RX_MR_FREQ_CONFIG" comment="BT DPSK demodulator frequency offset in bits [12:0] - Bit 15 when *** cleared *** enables spectrum inversion (change sign of Q channel *** after *** SDDCRS mixer)"/>
    <register addr="00002420" rw_flags="RW" width="4" name="BT_CAL_ANALYSER_CFG" comment="This register configures the signal analyser"/>
    <register addr="00002424" rw_flags="R" width="4" name="BT_CAL_ANALYSER_RESULT" comment="This register contains the values generated by the signal analyser, Real = [7:0], Imag = [15:8]"/>
    <register addr="00002428" rw_flags="RW" width="4" name="BT_RX_DEMOD_CONFIG" comment="BT GFSK demodulator configuration"/>
    <register addr="0000242c" rw_flags="RW" width="2" name="BT_BDR_FREQ_DISC_CONFIG" comment="Configures GFSK frequency discriminator"/>
    <register addr="00002430" rw_flags="RW" width="4" name="BT_BDR_FREQ2_CONFIG" comment="Configures GFSK frequency discriminator"/>
    <register addr="00002434" rw_flags="RW" width="2" name="BT_RX_DEMOD_BDR_DECISION_EQ_CONFIG" comment="Configures the decision-directed BDR equaliser"/>
    <register addr="00002438" rw_flags="RW" width="1" name="BT_PHASESQUELCH_CONFIG" comment="'Squelch' functionality for frequency discriminator"/>
    <register addr="0000243c" rw_flags="RW" width="4" name="BT_RX_DEMOD_MLSE_CONFIG" comment="Config for and enable for the new RX BDR enhancements provided by MLSE block"/>
    <register addr="00002440" rw_flags="RW" width="4" name="BT_RX_DEMOD_MLSE_LR_EXP_FREQ_CONFIG" comment="Config for MLSE LR, expected FREQ"/>
    <register addr="00002444" rw_flags="RW" width="4" name="BT_RX_DEMOD_MLSE_SYNC_CONFIG" comment="MLSE config for the FFT sync block"/>
    <register addr="00002448" rw_flags="RW" width="4" name="BT_RX_DEMOD_MLSE_SYNC_POWER" comment="New setting for the FFT sync block, false sync optimisations"/>
    <register addr="0000244c" rw_flags="RW" width="4" name="BT_RX_DEMOD_MLSE_LR_SYNC_MIN_POWER" comment="Replace LR synchroniser ECO, creat MIN_POWER reg "/>
    <register addr="00002450" rw_flags="RW" width="1" name="BT_RX_DEMOD_MLSE_DEBUG" comment="Debug Sel"/>
    <register addr="00002454" rw_flags="RW" width="2" name="BT_RX_SYNC_CONFIG" comment="Additional Synchroniser config"/>
    <register addr="00002458" rw_flags="RW" width="4" name="BT_RF_ACCESS_CODE_LAP" comment="Lower address part of BT address to generate access code"/>
    <register addr="0000245c" rw_flags="RW" width="4" name="BT_RX_WBREE_ACCESS_ADDR" comment="Wibree Access Address. Sync word to seacrhg for in received packets"/>
    <register addr="00002460" rw_flags="RW" width="2" name="BT_RX_ANT_NET_ADDR" comment="ANT Network Address for Rx Synchroniser"/>
    <register addr="00002464" rw_flags="RW" width="2" name="BT_RX_LLR_CONFIG" comment="LLR Configuration"/>
    <register addr="00002468" rw_flags="RW" width="4" name="BT_RF_LLR_TRIGGER_LSW" comment="LLR Access Code to transmit or receive LSW"/>
    <register addr="0000246c" rw_flags="RW" width="4" name="BT_RF_LLR_TRIGGER_MSW" comment="LLR Access Code to transmit or receive MSW"/>
    <register addr="00002470" rw_flags="R" width="2" name="BT_RX_SYNC_NUM_ERRORS" comment="Number of bit errors in access code"/>
    <register addr="00002474" rw_flags="R" width="2" name="BT_RX_FREQ_DISCRIM" comment="BT GFSK frequency discriminator output"/>
    <register addr="00002478" rw_flags="R" width="2" name="BT_RX_FREQ_ERROR" comment="BT GFSK actual frequency offset output"/>
    <register addr="0000247c" rw_flags="RW" width="2" name="BT_RX_DEMOD_MLE_CONFIG" comment="Config for and enable for the new RX EDR enhancements provided by MLE block"/>
    <register addr="00002480" rw_flags="RW" width="4" name="BT_RX_DEMOD_MLE_THCOM00" comment="Config for EDR enhancements provided by MLE block"/>
    <register addr="00002484" rw_flags="RW" width="4" name="BT_RX_DEMOD_MLE_THCOM04" comment="Config for EDR enhancements provided by MLE block"/>
    <register addr="00002488" rw_flags="RW" width="4" name="BT_RX_DEMOD_MLE_THCOM08" comment="Config for EDR enhancements provided by MLE block"/>
    <register addr="0000248c" rw_flags="RW" width="4" name="BT_RX_DEMOD_MLE_THCOM12" comment="Config for EDR enhancements provided by MLE block"/>
    <register addr="00002490" rw_flags="RW" width="4" name="BT_RX_DEMOD_MLE_HBASE00" comment="Config for EDR enhancements provided by MLE block"/>
    <register addr="00002494" rw_flags="RW" width="4" name="BT_RX_DEMOD_MLE_HBASE04" comment="Config for EDR enhancements provided by MLE block"/>
    <register addr="00002498" rw_flags="RW" width="4" name="BT_RX_DEMOD_MLE_HBASE08" comment="Config for EDR enhancements provided by MLE block"/>
    <register addr="0000249c" rw_flags="RW" width="4" name="BT_RX_DEMOD_MLE_HBASE12" comment="Config for EDR enhancements provided by MLE block"/>
    <register addr="000024a0" rw_flags="RW" width="4" name="BT_RX_MR_SYNC_CONFIG" comment="BT DPSK demodulator synchronization configuration"/>
    <register addr="000024a4" rw_flags="RW" width="2" name="BT_RX_MR_SAMP_CONFIG" comment="BT DPSK demodulator slicer configuration"/>
    <register addr="000024a8" rw_flags="RW" width="4" name="BT_RX_MR_EQ_TAPS_LSW" comment="BT DPSK RRC-filter coefficients LSW"/>
    <register addr="000024ac" rw_flags="RW" width="4" name="BT_RX_MR_EQ_TAPS_MSW" comment="BT DPSK RRC-filter coefficients MSW"/>
    <register addr="000024b0" rw_flags="R" width="2" name="BT_RX_MR_FREQ" comment=""/>
    <register addr="000024b4" rw_flags="R" width="1" name="BT_DCRS_ADC_MON_STATUS" comment="ADC power detect output register: Note: BT_DCRS_ADC_MON_SINGLE_SHOT_EN should be set if this register is being used for scanning purposes."/>
    <register addr="000024b8" rw_flags="RW" width="1" name="BT_DCRS_ADC_MON_CS_ENABLE" comment="Conditional scan enable (turns on just sincfir and adcproc)"/>
    <register addr="000024bc" rw_flags="RW" width="1" name="BT_DCRS_CIC_CFG" comment="BT CIC decimator configuration"/>
    <register addr="000024c0" rw_flags="RW" width="1" name="BT_DCRS_ADC_MON_ENABLE" comment="Enables optional ADC domain processing"/>
    <register addr="000024c4" rw_flags="RW" width="2" name="BT_DCRS_ADC_MON_CONFIG" comment="Optional ADC domain processing configuration"/>
    <register addr="000024c8" rw_flags="RW" width="1" name="BT_DCRS_ADC_MON_CONFIG2" comment="Optional ADC domain processing configuration 2"/>
    <register addr="000024cc" rw_flags="RW" width="1" name="BT_DCRS_ADC_MON_CS_RESET" comment="Rising edge on this signal resets ADC RMS accumulator"/>
    <register addr="000024d0" rw_flags="R" width="2" name="BT_DCRS_AGCGAIN_MON_AT_SYNC" comment="AGC gain parameters readback to determine gain settings at time of RxSync. Additional fields contain 4 bits recording whether saturation occurred after RxSync."/>
    <register addr="000024d4" rw_flags="RW" width="4" name="BT_DCRS_AGC_CFG" comment="BT AGC configuration"/>
    <register addr="000024d8" rw_flags="R" width="1" name="BT_DCRS_AGC_STATUS" comment="Capture some raw Ana sigs"/>
    <register addr="000024dc" rw_flags="RW" width="1" name="BT_DCRS_AGC_EN_SRC" comment="Configures AGC enable criteria"/>
    <register addr="000024e0" rw_flags="RW" width="2" name="BT_DCRS_AGC_SW_CTRL" comment="SW override enables"/>
    <register addr="000024e4" rw_flags="RW" width="4" name="BT_DCRS_AGC_GAIN_STEPS" comment="AGC LNA step values for each saturation indicator"/>
    <register addr="000024e8" rw_flags="RW" width="4" name="BT_DCRS_AGC_SATRST" comment="Configurable AGC Saturation Indicator resets"/>
    <register addr="000024ec" rw_flags="RW" width="4" name="BT_DCRS_AGC_CONF1" comment="AGC configuration register 1"/>
    <register addr="000024f0" rw_flags="RW" width="4" name="BT_DCRS_AGC_CONF2" comment="AGC configuration register 3"/>
    <register addr="000024f4" rw_flags="RW" width="2" name="BT_DCRS_AGC_EQ_PWR_THR" comment="(Post digital gain) power threshold register for digital gain control"/>
    <register addr="000024f8" rw_flags="RW" width="4" name="BT_DCRS_AGC_BB_PWR_THR" comment="(Pre and  post digital gain) power threshold register for analog gain control"/>
    <register addr="000024fc" rw_flags="RW" width="1" name="BT_DCRS_AGC_FAST_DIG_CTRL_CFG" comment="(Pre digital gain) power threshold register for fast digital control of the analogue gains"/>
    <register addr="00002500" rw_flags="R" width="4" name="BT_DCRS_MON" comment="AGC gain parameters readback and Monitor raw saturation detectorors"/>
    <register addr="00002504" rw_flags="RW" width="4" name="BT_DCRS_BB_EQ_CFG0" comment="BT baseband equalizer filter coefficients"/>
    <register addr="00002508" rw_flags="RW" width="4" name="BT_DCRS_BB_EQ_CFG1" comment="BT baseband equalizer filter coefficients"/>
    <register addr="0000250c" rw_flags="RW" width="4" name="BT_DCRS_BB_EQ_CFG2" comment="BT baseband equalizer filter coefficients"/>
    <register addr="00002510" rw_flags="RW" width="4" name="BT_DCRS_BB_EQ_CFG3" comment="BT baseband equalizer filter coefficients"/>
    <register addr="00002514" rw_flags="RW" width="4" name="BT_DCRS_BB_EQ_CFG4" comment="BT baseband equalizer filter coefficients"/>
    <register addr="00002518" rw_flags="RW" width="4" name="BT_DCRS_BB_EQ_CFG5" comment="BT baseband equalizer filter coefficients"/>
    <register addr="0000251c" rw_flags="RW" width="4" name="BT_DCRS_BB_EQ_CFG6" comment="BT baseband equalizer filter coefficients"/>
    <register addr="00002520" rw_flags="RW" width="2" name="BT_DCRS_BB_EQ_CFG7" comment="BT baseband equalizer filter coefficients"/>
    <register addr="00002524" rw_flags="RW" width="1" name="BT_DCRS_EQ_CONFIG" comment="BT baseband equalizer configuration"/>
    <register addr="00002528" rw_flags="RW" width="2" name="BT_DCRS_DBG_CFG" comment="BT debug mux configuration"/>
    <register addr="0000252c" rw_flags="RW" width="2" name="BT_DCRS_IF_EQ_CFG" comment="BT IF equalizer filter coefficients"/>
    <register addr="00002530" rw_flags="RW" width="1" name="BT_DCRS_IIR_CONFIG" comment="IIR decimation configuration"/>
    <register addr="00002534" rw_flags="RW" width="2" name="BT_DCRS_NBIIR_FILTER_CFG" comment="SDDCRS NarrowBand IIR filter configuration"/>
    <register addr="00002538" rw_flags="RW" width="4" name="BT_DCRS_NBIIR_COEFF1_LSW" comment="SDDCRS NarrowBand IIR filter coefficients (Biquad 1) LSW"/>
    <register addr="0000253c" rw_flags="RW" width="1" name="BT_DCRS_NBIIR_COEFF1_MSB" comment="SDDCRS NarrowBand IIR filter coefficients (Biquad 1) MSB"/>
    <register addr="00002540" rw_flags="RW" width="4" name="BT_DCRS_NBIIR_COEFF2_LSW" comment="SDDCRS NarrowBand IIR filter coefficients (Biquad 2) LSW"/>
    <register addr="00002544" rw_flags="RW" width="1" name="BT_DCRS_NBIIR_COEFF2_MSB" comment="SDDCRS NarrowBand IIR filter coefficients (Biquad 2) MSB"/>
    <register addr="00002548" rw_flags="RW" width="4" name="BT_DCRS_TINC_CFG" comment="BT resampling ratio configuration - Must be calculated as round((1 - 16*(BT_DCRS_CIC_DEC+1)/fAdc_MHz) * 2^26) - Use floor instead of round if BT_DCRS_PHASE_LOCK is set"/>
    <register addr="0000254c" rw_flags="RW" width="1" name="BT_DCRS_LINT_CFG" comment="BT linear interpolator configuration"/>
    <register addr="00002550" rw_flags="RW" width="4" name="BT_DCRS_PHASECOMP_SHIFTS_LNA0" comment=""/>
    <register addr="00002554" rw_flags="RW" width="2" name="BT_DCRS_PHASECOMP_SHIFTS_LNA1" comment=""/>
    <register addr="00002558" rw_flags="RW" width="4" name="BT_DCRS_PHASECOMP_SHIFTS_BUF" comment=""/>
    <register addr="0000255c" rw_flags="RW" width="4" name="BT_DCRS_PHASECOMP_SHIFTS_MIX0" comment=""/>
    <register addr="00002560" rw_flags="RW" width="4" name="BT_DCRS_PHASECOMP_DELAYS" comment="Phase compensator delay values"/>
    <register addr="00002564" rw_flags="RW" width="2" name="BT_DCRS_NOM_IF_BT_CFG" comment="BT nominal IF"/>
    <register addr="00002568" rw_flags="R" width="2" name="BT_DCRS_FREQ_OFFSET_STATUS" comment=""/>
    <register addr="0000256c" rw_flags="R" width="4" name="BT_DCRS_BB_PWR_STATUS" comment="Measured baseband power (pre-digital gain)"/>
    <register addr="00002570" rw_flags="R" width="2" name="BT_DCRS_EQ_PWR_STATUS_AT_SYNC" comment="This is not exactly EqPwr registered at Sync. It is the post-digital gain signal power averaged over the longer period of time used for BbPwr. In order to measure this, we use BbPwr and compensate for the digital gain at Sync. This results in a stabilised RSSI value after digital gain. It also produces a 16-bit result which the XAP can more easily manage than the raw BBPwrAtSync (32 bit)Measured baseband power (post-digital gain) obtained at RxSync, averaged over the longer period of time used for pre-digital gain measurements."/>
    <register addr="00002574" rw_flags="R" width="2" name="BT_DCRS_EQ_PWR_STATUS" comment="Raw EqPwr"/>
    <register addr="00002578" rw_flags="RW" width="2" name="BT_DCRS_AGC_PWR_MEAS" comment="AGC power measure configuration"/>
    <register addr="0000257c" rw_flags="RW" width="1" name="BT_DCRS_SYNCPHASE_CONFIG" comment="Configures phase of clock synchronization buffer"/>
    <register addr="00002580" rw_flags="R" width="4" name="BT_ANA_STATUS" comment="Miscellaneous readable analogue bits"/>
    <register addr="00002584" rw_flags="R" width="4" name="BT_ANA_LO_DPLL_TEST_STATUS" comment="This register contains test outputs from the LO"/>
    <register addr="00002588" rw_flags="R" width="4" name="BT_ANA_LO_DPLL_PM_STATUS" comment="This register contains PM outputs from the LO"/>
    <register addr="0000258c" rw_flags="RW" width="4" name="BT_ANA_MISC" comment=""/>
    <register addr="00002590" rw_flags="RW" width="4" name="BT_ANA_STATIC_SPARE" comment="Static spare bits for analogue. Descriptions will be updated based on analogue usage."/>
    <register addr="00002594" rw_flags="RW" width="4" name="BT_ANA_RXRF" comment=""/>
    <register addr="00002598" rw_flags="RW" width="4" name="BT_ANA_RXADC" comment=""/>
    <register addr="0000259c" rw_flags="RW" width="4" name="BT_ANA_TXBB_0" comment=""/>
    <register addr="000025a0" rw_flags="RW" width="4" name="BT_ANA_TXRF_0" comment=""/>
    <register addr="000025a4" rw_flags="RW" width="4" name="BT_ANA_TXRF_1" comment=""/>
    <register addr="000025a8" rw_flags="RW" width="2" name="BT_ANA_TXRF_2" comment=""/>
    <register addr="000025ac" rw_flags="RW" width="4" name="BT_ANA_LO_CLKREF_ADC" comment="This register is one of the LO configuration registers"/>
    <register addr="000025b0" rw_flags="RW" width="4" name="BT_ANA_LO_DCO_CONF1" comment="This register is one of the LO configuration registers"/>
    <register addr="000025b4" rw_flags="RW" width="4" name="BT_ANA_LO_DCO_CONF2" comment="This register is one of the LO configuration registers"/>
    <register addr="000025b8" rw_flags="RW" width="4" name="BT_ANA_LO_DCO_OPEN1" comment="This register is one of the LO configuration registers"/>
    <register addr="000025bc" rw_flags="RW" width="4" name="BT_ANA_LO_DCO_OPEN2" comment="This register is one of the LO configuration registers"/>
    <register addr="000025c0" rw_flags="RW" width="4" name="BT_ANA_LO_DCO_TEST" comment="This register is one of the LO configuration registers"/>
    <register addr="000025c4" rw_flags="RW" width="4" name="BT_ANA_LO_DPLL_CONF1" comment="This register is one of the LO configuration registers"/>
    <register addr="000025c8" rw_flags="RW" width="4" name="BT_ANA_LO_DPLL_CONF2" comment="This register is one of the LO configuration registers"/>
    <register addr="000025cc" rw_flags="RW" width="4" name="BT_ANA_LO_DPLL_TEST" comment="This register is one of the LO configuration registers"/>
    <register addr="000025d0" rw_flags="RW" width="4" name="BT_ANA_LO_D_FREQ1" comment="This register is one of the LO configuration registers"/>
    <register addr="000025d4" rw_flags="RW" width="4" name="BT_ANA_LO_D_FREQ2" comment="This register is one of the LO configuration registers"/>
    <register addr="000025d8" rw_flags="RW" width="4" name="BT_ANA_LO_TEST" comment="This register is one of the LO configuration registers"/>
    <register addr="000025dc" rw_flags="RW" width="4" name="BT_ANA_LO_PLL_RESV" comment="This register is one of the LO configuration registers"/>
    <register addr="000025e0" rw_flags="RW" width="4" name="BT_ANA_LO_PU_DCO_CONF" comment="This register is one of the LO configuration registers"/>
    <register addr="000025e4" rw_flags="RW" width="4" name="BT_ANA_LO_PU_TDC_CONF" comment="This register is one of the LO configuration registers"/>
    <register addr="000025e8" rw_flags="RW" width="4" name="BT_ANA_LO_AREG_CONF" comment="This register is one of the LO configuration registers"/>
    <register addr="000025ec" rw_flags="RW" width="4" name="BT_ANA_LO_TDC_NLMEM" comment="This register is one of the LO configuration registers"/>
    <register addr="000025f0" rw_flags="RW" width="4" name="BT_ANA_LO_TOP" comment="This register is one of the LO configuration registers"/>
    <register addr="000025f4" rw_flags="RW" width="1" name="BT_ANA_LO_MISC" comment="This register is one of the LO configuration registers"/>
    <register addr="000025f8" rw_flags="RW" width="2" name="BT_ANA_LO_PM_CONF" comment="This register is one of the LO configuration registers for phase modulation (i.e. Stable Modulation Index)."/>
    <register addr="000025fc" rw_flags="RW" width="4" name="BT_ANA_LO_LOGEN1" comment="This register is one of the WLAN LO configuration registers"/>
    <register addr="00002600" rw_flags="RW" width="4" name="BT_ANA_LO_LOGEN2" comment="This register is one of the WLAN LO configuration registers"/>
    <register addr="00002604" rw_flags="R" width="4" name="BT_ANA_DED_STATUS" comment="Miscellaneous readable analogue bits"/>
    <register addr="00002608" rw_flags="RW" width="1" name="BT_ANA_DED_MISC" comment=""/>
    <register addr="0000260c" rw_flags="RW" width="4" name="BT_ANA_DED_RXRF_0" comment=""/>
    <register addr="00002610" rw_flags="RW" width="4" name="BT_ANA_DED_RXRF_1" comment=""/>
    <register addr="00002614" rw_flags="RW" width="4" name="BT_ANA_DED_TXRF_0" comment=""/>
    <register addr="00002618" rw_flags="RW" width="1" name="BT_ANA_DEBUG_SEL" comment=""/>
    <register addr="0000261c" rw_flags="RW" width="2" name="BT_ANAIF_CFG" comment="ADC Digital saturation filter control"/>
    <register addr="00002620" rw_flags="RW" width="1" name="BT_ANA_LO_SW_STOP" comment="Write 1 to stop the LO"/>
    <register addr="00002624" rw_flags="RW" width="4" name="BT_ANA_SW_ENABLES" comment="Override value for timer outputs when not controlled by timer"/>
    <register addr="00002628" rw_flags="RW" width="4" name="BT_ANA_SW_ENABLES_MASK" comment="Selects whether timer outputs or override bits are used for analogue"/>
    <register addr="0000262c" rw_flags="R" width="4" name="BT_ANA_ENABLES_STATUS" comment="Shows values being driven to analogue interface after timer and masking function is resolved"/>
    <register addr="00002630" rw_flags="RW" width="4" name="BT_ANA_LNA_ZIN_TRIM_LUT" comment="First 4 locations of LUT used to generate the 2G5 LNA ZinTrim value."/>
    <register addr="00002634" rw_flags="R" width="1" name="BT_ANT_ID" comment="Currently selected BT antenna ID, a maximum of 8 antennae are supported in this implementation."/>
    <register addr="00002638" rw_flags="RW" width="2" name="BT_ANT_SEL_CFG" comment="Antenna ID -&amp;gt; FEM_CTRL0 mapping"/>
  </block>
  <block name="btwl_common" comment="">
    <register addr="00001000" rw_flags="RW" width="2" name="AUX_BIST_ADC_CTRL" comment="Control register for auxiliary ADC"/>
    <register addr="00001004" rw_flags="RW" width="2" name="AUX_BIST_ADC_LEVEL" comment="DAC value driven to auxiliary ADC"/>
    <register addr="00001008" rw_flags="R" width="2" name="AUX_BIST_ADC_STATUS" comment="Returns the data from auxiliary ADC"/>
    <register addr="0000100c" rw_flags="RW" width="2" name="BTWL_BIST_ADC_CTRL" comment="Control register for auxiliary ADC"/>
    <register addr="00001010" rw_flags="RW" width="2" name="BTWL_BIST_ADC_LEVEL" comment="DAC value driven to auxiliary ADC"/>
    <register addr="00001014" rw_flags="R" width="2" name="BTWL_BIST_ADC_STATUS" comment="Returns the data from auxiliary ADC"/>
    <register addr="00001018" rw_flags="RW" width="4" name="RFIC_DEBUG_MUX_CFG" comment="BTWL Debug Mux Config"/>
    <register addr="0000101c" rw_flags="RW" width="2" name="RFIC_DEBUG_CFG" comment="BTWL Debug Config"/>
    <register addr="00001020" rw_flags="RW" width="4" name="RFIC_DEBUG_CFG2" comment="BTWL Debug Config register 2"/>
    <register addr="00001024" rw_flags="RW" width="4" name="RFIC_DEBUG_CFG3" comment="BTWL Debug Config register 3"/>
    <register addr="00001028" rw_flags="RW" width="2" name="RFIC_DEBUG_MUX_DBG0" comment="Debug Mux for pin"/>
    <register addr="0000102c" rw_flags="RW" width="2" name="RFIC_DEBUG_MUX_DBG1" comment="Debug Mux for pin"/>
    <register addr="00001030" rw_flags="RW" width="2" name="RFIC_DEBUG_MUX_DBG2" comment="Debug Mux for pin"/>
    <register addr="00001034" rw_flags="RW" width="2" name="RFIC_DEBUG_MUX_DBG3" comment="Debug Mux for pin"/>
    <register addr="00001038" rw_flags="RW" width="2" name="RFIC_DEBUG_MUX_DBG4" comment="Debug Mux for pin"/>
    <register addr="0000103c" rw_flags="RW" width="2" name="RFIC_DEBUG_MUX_DBG5" comment="Debug Mux for pin"/>
    <register addr="00001040" rw_flags="RW" width="2" name="RFIC_DEBUG_MUX_DBG6" comment="Debug Mux for pin"/>
    <register addr="00001044" rw_flags="RW" width="2" name="RFIC_DEBUG_MUX_DBG7" comment="Debug Mux for pin"/>
    <register addr="00001048" rw_flags="RW" width="2" name="RFIC_DEBUG_MUX_RFIC_CTRL1" comment="Debug Mux for pin"/>
    <register addr="0000104c" rw_flags="RW" width="2" name="RFIC_DEBUG_MUX_RFIC_CTRL2" comment="Debug Mux for pin"/>
    <register addr="00001050" rw_flags="RW" width="2" name="RFIC_DEBUG_MUX_FM_SPDY_S" comment="Debug Mux for pin"/>
    <register addr="00001054" rw_flags="RW" width="2" name="RFIC_DEBUG_MUX_FEM0" comment="Debug Mux for pin"/>
    <register addr="00001058" rw_flags="RW" width="2" name="RFIC_DEBUG_MUX_FEM1" comment="Debug Mux for pin"/>
    <register addr="0000105c" rw_flags="RW" width="2" name="RFIC_DEBUG_MUX_FEM2" comment="Debug Mux for pin"/>
    <register addr="00001060" rw_flags="RW" width="2" name="RFIC_DEBUG_MUX_FEM3" comment="Debug Mux for pin"/>
    <register addr="00001064" rw_flags="RW" width="2" name="RFIC_DEBUG_MUX_FEM4" comment="Debug Mux for pin"/>
    <register addr="00001068" rw_flags="RW" width="4" name="RFIC_DEBUG_MUX_SERIAL0" comment="Serialiser 0 control for Debug"/>
    <register addr="0000106c" rw_flags="RW" width="4" name="RFIC_DEBUG_MUX_SERIAL1" comment="Serialiser 1 control for Debug"/>
    <register addr="00001070" rw_flags="RW" width="2" name="RFIC_DEBUG_SERIAL_CFG" comment="Serialiser input config"/>
    <register addr="00001074" rw_flags="RW" width="4" name="RFIC_DEBUG_SERIAL_BIT_WISE0" comment="Serialiser input config"/>
    <register addr="00001078" rw_flags="RW" width="4" name="RFIC_DEBUG_SERIAL_BIT_WISE1" comment="Serialiser input config"/>
    <register addr="0000107c" rw_flags="RW" width="4" name="RFIC_DEBUG_SERIAL_BIT_WISE2" comment="Serialiser input config"/>
    <register addr="00001080" rw_flags="RW" width="4" name="RFIC_DEBUG_SERIAL_BIT_WISE3" comment="Serialiser input config"/>
    <register addr="00001084" rw_flags="RW" width="4" name="RFIC_DEBUG_ZIPPY_CFG" comment="Zippy 18-bit Debug input config"/>
    <register addr="00001088" rw_flags="RW" width="2" name="RFIC_DEBUG_MUX_SERIAL_DATA" comment="Not used"/>
    <register addr="0000108c" rw_flags="R" width="2" name="RFIC_DEBUG_PAD_SDR_STATUS" comment="Debug Pad Inputs"/>
    <register addr="00001090" rw_flags="R" width="2" name="RFIC_DEBUG_PAD_DDR_STATUS" comment="Debug Pad DDR Inputs"/>
    <register addr="00001094" rw_flags="RW" width="1" name="RFIC_BRACKEN_MEM_ADDR" comment="Bracken Code/Data Mem Address"/>
    <register addr="00001098" rw_flags="RW" width="4" name="RFIC_BRACKEN_MEM_WDATA" comment="Bracken Code/Data Mem Write Data - auto increments address on write"/>
    <register addr="0000109c" rw_flags="R" width="4" name="RFIC_BRACKEN_MEM_RDATA" comment="Bracken Code/Data Mem Read Data - auto increments address on read"/>
    <register addr="000010a0" rw_flags="RW" width="2" name="RFIC_BRACKEN_CFG" comment="BTWL Debug Config"/>
    <register addr="000010a4" rw_flags="RW" width="1" name="RFIC_BRACKEN_DTCP_MEM_ADDR" comment="Bracken DTCP Mem Address"/>
    <register addr="000010a8" rw_flags="RW" width="4" name="RFIC_BRACKEN_DTCP_MEM_WDATA" comment="Bracken DTCP Mem Write Data"/>
    <register addr="000010ac" rw_flags="R" width="4" name="RFIC_BRACKEN_DTCP_MEM_RDATA" comment="Bracken DTCP Mem Read Data"/>
    <register addr="000010b0" rw_flags="RW" width="1" name="RFIC_BRACKEN_DTCP0_REG_ADDR" comment="Bracken DTCP0 Regs Address"/>
    <register addr="000010b4" rw_flags="RW" width="2" name="RFIC_BRACKEN_DTCP0_REG_WDATA" comment="Bracken DTCP0 Regs Write Data"/>
    <register addr="000010b8" rw_flags="R" width="2" name="RFIC_BRACKEN_DTCP0_REG_RDATA" comment="Bracken DTCP0 Regs Read Data"/>
    <register addr="000010bc" rw_flags="RW" width="1" name="RFIC_BRACKEN_DTCP1_REG_ADDR" comment="Bracken DTCP1 Regs Address"/>
    <register addr="000010c0" rw_flags="RW" width="2" name="RFIC_BRACKEN_DTCP1_REG_WDATA" comment="Bracken DTCP1 Regs Write Data"/>
    <register addr="000010c4" rw_flags="R" width="2" name="RFIC_BRACKEN_DTCP1_REG_RDATA" comment="Bracken DTCP1 Regs Read Data"/>
    <register addr="000010c8" rw_flags="R" width="2" name="RFIC_DEBUG_STATUS" comment="Main Debug Status register"/>
    <register addr="000010cc" rw_flags="RW" width="2" name="RFIC_SW_ZIPPY_TO_BB_FLAGS" comment="Zippy flag data (info and channel) to be sent to BBIC"/>
    <register addr="000010d0" rw_flags="RW" width="1" name="RFIC_SW_ZIPPY_TO_RF_FILTER" comment="Filter bitmap for Zippy channels that cause an interrupt to be raised on traffic to the RFIC"/>
    <register addr="000010d4" rw_flags="RW" width="1" name="RFIC_SW_ZIPPY_TO_BB_RESV" comment="Zippy reserved signal for SW data to the BBIC"/>
    <register addr="000010d8" rw_flags="R" width="2" name="RFIC_SW_ZIPPY_TO_RF_FLAGS" comment="Zippy flag data to the RFIC, plus latched Valid and Ack"/>
    <register addr="000010dc" rw_flags="RW" width="2" name="RFIC_ZIPPY_ORIDE_CFG" comment="Zippy override config"/>
    <register addr="000010e0" rw_flags="RW" width="4" name="RFIC_ZIPPY_ORIDE_DATA" comment="Zippy override data for Zippy-to-BTWL Flags busses"/>
    <register addr="000010e4" rw_flags="R" width="2" name="RFIC_ZIPPY_FLAGS_MON" comment="Zippy monitor for BTWL-to-Zippy Flags, bus selected from CFG register"/>
    <register addr="000010e8" rw_flags="RW" width="2" name="RFIC_BRACKEN_TIMER" comment="Bracken Timer"/>
    <register addr="000010ec" rw_flags="R" width="4" name="RFIC_PROC_STATUS" comment="Status information for rfic_proc"/>
    <register addr="000010f0" rw_flags="RW" width="4" name="RFIC_MON_BT_DA_INV0" comment="Optional invert for each BT DA dynamic signal, excluding Dynamic Enables from timers"/>
    <register addr="000010f4" rw_flags="RW" width="4" name="RFIC_MON_BT_DA_INV1" comment="Optional invert for each BT DA dynamic signal, excluding Dynamic Enables from timers"/>
    <register addr="000010f8" rw_flags="RW" width="4" name="RFIC_MON_WL_P0_DA_INV0" comment="Optional invert for each WL Path0 DA dynamic signal, excluding Dynamic Enables from timers"/>
    <register addr="000010fc" rw_flags="RW" width="4" name="RFIC_MON_WL_P0_DA_INV1" comment="Optional invert for each WL Path0 DA dynamic signal, excluding Dynamic Enables from timers"/>
    <register addr="00001100" rw_flags="RW" width="4" name="RFIC_MON_WL_P0_DA_INV2" comment="Optional invert for each WL Path0 DA dynamic signal, excluding Dynamic Enables from timers"/>
    <register addr="00001104" rw_flags="RW" width="4" name="RFIC_MON_WL_P0_DA_INV3" comment="Optional invert for each WL Path0 DA dynamic signal, excluding Dynamic Enables from timers"/>
    <register addr="00001108" rw_flags="RW" width="4" name="RFIC_MON_WL_P1_DA_INV0" comment="Optional invert for each WL Path1 DA dynamic signal, excluding Dynamic Enables from timers"/>
    <register addr="0000110c" rw_flags="RW" width="4" name="RFIC_MON_WL_P1_DA_INV1" comment="Optional invert for each WL Path1 DA dynamic signal, excluding Dynamic Enables from timers"/>
    <register addr="00001110" rw_flags="RW" width="4" name="RFIC_MON_WL_P1_DA_INV2" comment="Optional invert for each WL Path1 DA dynamic signal, excluding Dynamic Enables from timers"/>
    <register addr="00001114" rw_flags="RW" width="4" name="RFIC_MON_WL_P1_DA_INV3" comment="Optional invert for each WL Path1 DA dynamic signal, excluding Dynamic Enables from timers"/>
    <register addr="00001118" rw_flags="RW" width="4" name="RFIC_MON_COEX_DA_INV0" comment="Optional invert for each SH DA dynamic signal, excluding Dynamic Enables from timers"/>
    <register addr="0000111c" rw_flags="RW" width="4" name="RFIC_MON_COEX_DA_INV1" comment="Optional invert for each SH DA dynamic signal, excluding Dynamic Enables from timers"/>
    <register addr="00001120" rw_flags="RW" width="4" name="RFIC_MON_COEX_DA_INV2" comment="Optional invert for each SH DA dynamic signal, excluding Dynamic Enables from timers"/>
    <register addr="00001124" rw_flags="RW" width="4" name="RFIC_MON_COEX_DA_INV3" comment="Optional invert for each SH DA dynamic signal, excluding Dynamic Enables from timers"/>
    <register addr="00001128" rw_flags="RW" width="4" name="RFIC_MON_BT_DA_OFF0" comment="Set to turn off drive of each BT DA dynamic signal from core, excluding Dynamic Enables from timers"/>
    <register addr="0000112c" rw_flags="RW" width="4" name="RFIC_MON_BT_DA_OFF1" comment="Set to turn off drive of each BT DA dynamic signal from core, excluding Dynamic Enables from timers"/>
    <register addr="00001130" rw_flags="RW" width="4" name="RFIC_MON_WL_P0_DA_OFF0" comment="Set to turn off drive of each WL Path0 DA dynamic signal from core, excluding Dynamic Enables from timers"/>
    <register addr="00001134" rw_flags="RW" width="4" name="RFIC_MON_WL_P0_DA_OFF1" comment="Set to turn off drive of each WL Path0 DA dynamic signal from core, excluding Dynamic Enables from timers"/>
    <register addr="00001138" rw_flags="RW" width="4" name="RFIC_MON_WL_P0_DA_OFF2" comment="Set to turn off drive of each WL Path0 DA dynamic signal from core, excluding Dynamic Enables from timers"/>
    <register addr="0000113c" rw_flags="RW" width="4" name="RFIC_MON_WL_P0_DA_OFF3" comment="Set to turn off drive of each WL Path0 DA dynamic signal from core, excluding Dynamic Enables from timers"/>
    <register addr="00001140" rw_flags="RW" width="4" name="RFIC_MON_WL_P1_DA_OFF0" comment="Set to turn off drive of each WL Path1 DA dynamic signal from core, excluding Dynamic Enables from timers"/>
    <register addr="00001144" rw_flags="RW" width="4" name="RFIC_MON_WL_P1_DA_OFF1" comment="Set to turn off drive of each WL Path1 DA dynamic signal from core, excluding Dynamic Enables from timers"/>
    <register addr="00001148" rw_flags="RW" width="4" name="RFIC_MON_WL_P1_DA_OFF2" comment="Set to turn off drive of each WL Path1 DA dynamic signal from core, excluding Dynamic Enables from timers"/>
    <register addr="0000114c" rw_flags="RW" width="4" name="RFIC_MON_WL_P1_DA_OFF3" comment="Set to turn off drive of each WL Path1 DA dynamic signal from core, excluding Dynamic Enables from timers"/>
    <register addr="00001150" rw_flags="RW" width="4" name="RFIC_MON_COEX_DA_OFF0" comment="Set to turn off drive of each SH DA dynamic signal from core, excluding Dynamic Enables from timers"/>
    <register addr="00001154" rw_flags="RW" width="4" name="RFIC_MON_COEX_DA_OFF1" comment="Set to turn off drive of each SH DA dynamic signal from core, excluding Dynamic Enables from timers"/>
    <register addr="00001158" rw_flags="RW" width="4" name="RFIC_MON_COEX_DA_OFF2" comment="Set to turn off drive of each SH DA dynamic signal from core, excluding Dynamic Enables from timers"/>
    <register addr="0000115c" rw_flags="RW" width="4" name="RFIC_MON_COEX_DA_OFF3" comment="Set to turn off drive of each SH DA dynamic signal from core, excluding Dynamic Enables from timers"/>
    <register addr="00001160" rw_flags="R" width="4" name="RFIC_MON_BT_AD0" comment="Monitor BT AD signals right at the AD interface"/>
    <register addr="00001164" rw_flags="R" width="4" name="RFIC_MON_WL_P0_AD0" comment="Monitor WL Path0 AD signals right at the AD interface"/>
    <register addr="00001168" rw_flags="R" width="4" name="RFIC_MON_WL_P0_AD1" comment="Monitor WL Path0 AD signals right at the AD interface"/>
    <register addr="0000116c" rw_flags="R" width="4" name="RFIC_MON_WL_P0_AD2" comment="Monitor WL Path0 AD signals right at the AD interface"/>
    <register addr="00001170" rw_flags="R" width="4" name="RFIC_MON_WL_P1_AD0" comment="Monitor WL Path1 AD signals right at the AD interface"/>
    <register addr="00001174" rw_flags="R" width="4" name="RFIC_MON_WL_P1_AD1" comment="Monitor WL Path1 AD signals right at the AD interface"/>
    <register addr="00001178" rw_flags="R" width="4" name="RFIC_MON_WL_P1_AD2" comment="Monitor WL Path1 AD signals right at the AD interface"/>
  </block>
  <block name="coex_rf_btpath" comment="">
    <register addr="00006000" rw_flags="RW" width="1" name="COEX_RF_BTP_CFG" comment="Coexistence RFIC configuration."/>
    <register addr="00006004" rw_flags="RW" width="1" name="COEX_RF_BTP_SW_RESET" comment="Placeholder"/>
    <register addr="00006008" rw_flags="RW" width="2" name="COEX_RF_BTP_TRAN_CTRL_CFG" comment="Coexistence Transition Control configuration."/>
    <register addr="0000600c" rw_flags="RW" width="2" name="COEX_RF_BTP_FEC_CFG" comment="BT RF Switch Configurations"/>
    <register addr="00006010" rw_flags="RW" width="4" name="COEX_RF_BTP_PROT_CHANGE_MODE" comment="Set this to 0xDEADBEEF in order to change the analogue protection. Should clear back to 0 after changing mode."/>
    <register addr="00006014" rw_flags="RW" width="1" name="COEX_RF_BTP_PROT_CFG" comment="Analogue protection configuration register."/>
  </block>
  <block name="coex_rf_common" comment="">
    <register addr="00003000" rw_flags="RW" width="1" name="COEX_RF_CMN_CFG" comment="Coexistence RFIC configuration."/>
    <register addr="00003004" rw_flags="RW" width="1" name="COEX_RF_CMN_FEM_COMBINE_CFG" comment="Coexistence RFIC configuration."/>
  </block>
  <block name="coex_rf_wlpath_0" comment="">
    <register addr="00004000" rw_flags="RW" width="1" name="COEX_RF_WLP_CFG_I0" comment="Coexistence RFIC configuration."/>
    <register addr="00004004" rw_flags="RW" width="1" name="COEX_RF_WLP_SW_RESET_I0" comment="Placeholder"/>
    <register addr="00004008" rw_flags="RW" width="4" name="COEX_RF_WLP_ARB_CFG_I0" comment=""/>
    <register addr="0000400c" rw_flags="RW" width="4" name="COEX_RF_WLP_TRAN_CTRL_CFG_I0" comment="Coexistence Transition Control configuration."/>
    <register addr="00004010" rw_flags="RW" width="2" name="COEX_RF_WLP_SHRX_CFG_I0" comment=""/>
    <register addr="00004014" rw_flags="RW" width="1" name="COEX_RF_WLP_SHTX_CFG_I0" comment="Coexistence Shared Tx Mux configuration."/>
    <register addr="00004018" rw_flags="RW" width="4" name="COEX_RF_WLP_FEC_2G_CFG_I0" comment="2G RF Switch Configurations"/>
    <register addr="0000401c" rw_flags="RW" width="4" name="COEX_RF_WLP_FEC_2G_CFG1_I0" comment="2G RF Switch Configurations"/>
    <register addr="00004020" rw_flags="RW" width="4" name="COEX_RF_WLP_FEC_2G_CFG2_I0" comment="2G RF Switch Configurations"/>
    <register addr="00004024" rw_flags="RW" width="4" name="COEX_RF_WLP_FEC_5G_CFG_I0" comment="5G RF Switch Configurations"/>
    <register addr="00004028" rw_flags="RW" width="1" name="COEX_RF_WLP_FEC_5G_CFG1_I0" comment="5G RF Switch Configurations"/>
    <register addr="0000402c" rw_flags="RW" width="4" name="COEX_RF_WLP_PROT_CHANGE_MODE_I0" comment="Set this to 0xDEADBEEF in order to change the analogue protection. Should clear back to 0 after changing mode."/>
    <register addr="00004030" rw_flags="RW" width="1" name="COEX_RF_WLP_PROT_CFG_I0" comment="Analogue protection configuration register."/>
  </block>
  <block name="coex_rf_wlpath_1" comment="">
    <register addr="00005000" rw_flags="RW" width="1" name="COEX_RF_WLP_CFG_I1" comment="Coexistence RFIC configuration."/>
    <register addr="00005004" rw_flags="RW" width="1" name="COEX_RF_WLP_SW_RESET_I1" comment="Placeholder"/>
    <register addr="00005008" rw_flags="RW" width="4" name="COEX_RF_WLP_ARB_CFG_I1" comment=""/>
    <register addr="0000500c" rw_flags="RW" width="4" name="COEX_RF_WLP_TRAN_CTRL_CFG_I1" comment="Coexistence Transition Control configuration."/>
    <register addr="00005010" rw_flags="RW" width="2" name="COEX_RF_WLP_SHRX_CFG_I1" comment=""/>
    <register addr="00005014" rw_flags="RW" width="1" name="COEX_RF_WLP_SHTX_CFG_I1" comment="Coexistence Shared Tx Mux configuration."/>
    <register addr="00005018" rw_flags="RW" width="4" name="COEX_RF_WLP_FEC_2G_CFG_I1" comment="2G RF Switch Configurations"/>
    <register addr="0000501c" rw_flags="RW" width="4" name="COEX_RF_WLP_FEC_2G_CFG1_I1" comment="2G RF Switch Configurations"/>
    <register addr="00005020" rw_flags="RW" width="4" name="COEX_RF_WLP_FEC_2G_CFG2_I1" comment="2G RF Switch Configurations"/>
    <register addr="00005024" rw_flags="RW" width="4" name="COEX_RF_WLP_FEC_5G_CFG_I1" comment="5G RF Switch Configurations"/>
    <register addr="00005028" rw_flags="RW" width="1" name="COEX_RF_WLP_FEC_5G_CFG1_I1" comment="5G RF Switch Configurations"/>
    <register addr="0000502c" rw_flags="RW" width="4" name="COEX_RF_WLP_PROT_CHANGE_MODE_I1" comment="Set this to 0xDEADBEEF in order to change the analogue protection. Should clear back to 0 after changing mode."/>
    <register addr="00005030" rw_flags="RW" width="1" name="COEX_RF_WLP_PROT_CFG_I1" comment="Analogue protection configuration register."/>
  </block>
  <block name="rfic_pad_control" comment="">
    <register addr="00007000" rw_flags="RW" width="1" name="PAD_CONTROL_FEM_CTRL2" comment="Control register for pad FEM_CTRL2"/>
    <register addr="00007004" rw_flags="RW" width="1" name="PAD_CONTROL_FEM_CTRL3" comment="Control register for pad FEM_CTRL3"/>
    <register addr="00007008" rw_flags="RW" width="1" name="PAD_CONTROL_FEM_CTRL4" comment="Control register for pad FEM_CTRL4"/>
    <register addr="0000700c" rw_flags="RW" width="2" name="PAD_CONTROL_RFIC_CTRL0" comment="Control register for pad RFIC_CTRL0"/>
    <register addr="00007010" rw_flags="RW" width="1" name="PAD_CONTROL_FEM_CTRL0" comment="Control register for pad FEM_CTRL0"/>
    <register addr="00007014" rw_flags="RW" width="1" name="PAD_CONTROL_FEM_CTRL1" comment="Control register for pad FEM_CTRL1"/>
    <register addr="00007018" rw_flags="RW" width="1" name="PAD_CONTROL_FM_SPDY" comment="Control register for pad FM_SPDY"/>
    <register addr="0000701c" rw_flags="RW" width="1" name="PAD_CONTROL_RFIC_CTRL2" comment="Control register for pad RFIC_CTRL2"/>
    <register addr="00007020" rw_flags="RW" width="1" name="PAD_CONTROL_RFIC_CTRL1" comment="Control register for pad RFIC_CTRL1"/>
  </block>
  <block name="wl_rf_common" comment="">
    <register addr="00008000" rw_flags="RW" width="1" name="WLRF_DEBUG0_SEL" comment="WLAN RFIC debug select for output DEBUG1"/>
    <register addr="00008004" rw_flags="RW" width="1" name="WLRF_DEBUG1_SEL" comment="WLAN RFIC debug select for output DEBUG1"/>
    <register addr="00008008" rw_flags="RW" width="1" name="WLRF_AIQ_SWAP_CONFIG" comment="Optional AIQ swap controls"/>
    <register addr="0000800c" rw_flags="RW" width="1" name="WLRF_RADIO_TEMP_CONFIG" comment="Temperature sensor logic configuration."/>
    <register addr="00008010" rw_flags="R" width="2" name="WLRF_RADIO_TEMP_INT_STATUS" comment="Status of generated interrupt events."/>
    <register addr="00008014" rw_flags="W" width="2" name="WLRF_RADIO_TEMP_INT_CLEAR" comment="Clear the status of generated interrupt events."/>
    <register addr="00008018" rw_flags="RW" width="1" name="WLRF_RADIO_TEMP_CHECK_BITFIELD" comment="Set a bit to 1 to enable checking of that temperature sensor."/>
    <register addr="0000801c" rw_flags="RW" width="4" name="WLRF_RADIO_TEMP_CTRL_CONFIG[0]" comment="Mode in which to run the sensor checking."/>
    <register addr="00008020" rw_flags="R" width="2" name="WLRF_RADIO_TEMP[0]" comment="Status for the sensor."/>
    <register addr="00008024" rw_flags="RW" width="1" name="WLRF_RADIO_TEMP_CHECK_COUNT[0]" comment="Number of checks to run each time this sensor is selected."/>
    <register addr="00008028" rw_flags="RW" width="4" name="WLRF_RADIO_TEMP_CTRL_CONFIG[1]" comment="Mode in which to run the sensor checking."/>
    <register addr="0000802c" rw_flags="R" width="2" name="WLRF_RADIO_TEMP[1]" comment="Status for the sensor."/>
    <register addr="00008030" rw_flags="RW" width="1" name="WLRF_RADIO_TEMP_CHECK_COUNT[1]" comment="Number of checks to run each time this sensor is selected."/>
    <register addr="00008034" rw_flags="RW" width="4" name="WLRF_RADIO_TEMP_CTRL_CONFIG[2]" comment="Mode in which to run the sensor checking."/>
    <register addr="00008038" rw_flags="R" width="2" name="WLRF_RADIO_TEMP[2]" comment="Status for the sensor."/>
    <register addr="0000803c" rw_flags="RW" width="1" name="WLRF_RADIO_TEMP_CHECK_COUNT[2]" comment="Number of checks to run each time this sensor is selected."/>
    <register addr="00008040" rw_flags="RW" width="4" name="WLRF_RADIO_TEMP_CTRL_CONFIG[3]" comment="Mode in which to run the sensor checking."/>
    <register addr="00008044" rw_flags="R" width="2" name="WLRF_RADIO_TEMP[3]" comment="Status for the sensor."/>
    <register addr="00008048" rw_flags="RW" width="1" name="WLRF_RADIO_TEMP_CHECK_COUNT[3]" comment="Number of checks to run each time this sensor is selected."/>
    <register addr="0000804c" rw_flags="RW" width="4" name="WLRF_RADIO_TEMP_CTRL_CONFIG[4]" comment="Mode in which to run the sensor checking."/>
    <register addr="00008050" rw_flags="R" width="2" name="WLRF_RADIO_TEMP[4]" comment="Status for the sensor."/>
    <register addr="00008054" rw_flags="RW" width="1" name="WLRF_RADIO_TEMP_CHECK_COUNT[4]" comment="Number of checks to run each time this sensor is selected."/>
    <register addr="00008058" rw_flags="RW" width="4" name="WL_ANA_PERIPH_CONFIG" comment="This register controls the peripheral block"/>
    <register addr="0000805c" rw_flags="RW" width="4" name="WL_ANA_PERIPH_CONFIG2" comment=""/>
    <register addr="00008060" rw_flags="RW" width="1" name="WL_ANA_ABB_RCCAL_CONFIG" comment=""/>
    <register addr="00008064" rw_flags="RW" width="4" name="WLRF_RADIO_RCCAL_CTRL_CFG1" comment=""/>
    <register addr="00008068" rw_flags="RW" width="4" name="WLRF_RADIO_RCCAL_CTRL_CFG2" comment=""/>
    <register addr="0000806c" rw_flags="R" width="2" name="WLRF_RADIO_RCCAL_CTRL_STATUS" comment=""/>
  </block>
  <block name="wl_rf_path_0" comment="">
    <register addr="00009000" rw_flags="RW" width="1" name="WLRF_DEBUG_SELECT_I0" comment="Selects which debug appears on the output of the WLAN block"/>
    <register addr="00009004" rw_flags="R" width="2" name="WLRF_DEBUG_STATUS_I0" comment="Returns the current value on the debug bus"/>
    <register addr="00009008" rw_flags="RW" width="1" name="WLRF_RADIO_CONFIG_I0" comment="Miscellaneous config bits"/>
    <register addr="0000900c" rw_flags="RW" width="4" name="WLRF_ANA_TRIM_TX_I0" comment="This register sets the modulation dependent analogue trims in low power mode and when Ana Tx Test Mode is selected (in WLRF_RADIO_CONFIG register)"/>
    <register addr="00009010" rw_flags="RW" width="4" name="WLRF_ANA_TX_CCK_TRIM_CONF_I0" comment="CCK modulation dependent analogue trims"/>
    <register addr="00009014" rw_flags="RW" width="4" name="WLRF_ANA_TX_OFDM0_TRIM_CONF_I0" comment="OFDM modulation dependent analogue trims when corresponding bit in WL_RADIO_TX_CTRL_ANA_OFDM_SEL is set to 0"/>
    <register addr="00009018" rw_flags="RW" width="4" name="WLRF_ANA_TX_OFDM1_TRIM_CONF_I0" comment="OFDM modulation dependent analogue trims when corresponding bit in WL_RADIO_TX_CTRL_ANA_OFDM_SEL is set to 1"/>
    <register addr="0000901c" rw_flags="RW" width="4" name="WLRF_RADIO_AGC_CONFIG1_I0" comment="Miscellaneous config bits for the AGC as follows:"/>
    <register addr="00009020" rw_flags="RW" width="4" name="WLRF_RADIO_AGC_CONFIG2_I0" comment="Configuration bits for the AGC: gains ranges definition. valid when AGC is active, and gain not forced."/>
    <register addr="00009024" rw_flags="RW" width="2" name="WLRF_RADIO_RX_LEVEL_I0" comment="This register contains the value to be sent to the analogue gain stages if the AGC is disabled."/>
    <register addr="00009028" rw_flags="R" width="2" name="WLRF_RADIO_GAIN_STATUS_I0" comment="This register contains the current gain settings to all blocks in the analogue front end"/>
    <register addr="0000902c" rw_flags="RW" width="2" name="WLRF_RADIO_FE_RSSI_THRESH_EXT_LOUD_I0" comment="This register specifies the threshold value for the FE RSSI module, turning off external LNA indication"/>
    <register addr="00009030" rw_flags="RW" width="2" name="WLRF_RADIO_FE_RSSI_THRESH_WEAK_I0" comment="This register specifies the threshold value for the FE RSSI module, too weak indication   (+ 6dB gain change request)"/>
    <register addr="00009034" rw_flags="RW" width="2" name="WLRF_RADIO_FE_RSSI_THRESH_LOUD_I0" comment="This register specifies the threshold value for the FE RSSI module, too loud indication   (- 6dB gain change request)"/>
    <register addr="00009038" rw_flags="RW" width="2" name="WLRF_RADIO_FE_RSSI_THRESH_V_LOUD_I0" comment="This register specifies the threshold value for the FE RSSI module, extra loud indication (-12dB gain change request)"/>
    <register addr="0000903c" rw_flags="RW" width="2" name="WLRF_RADIO_ABB_RSSI_THRESH_WEAK_I0" comment="This register specifies the threshold value for the ABB RSSI module, too weak indication   (+ 2.0dB gain change request)"/>
    <register addr="00009040" rw_flags="RW" width="2" name="WLRF_RADIO_ABB_RSSI_THRESH_LOUD_I0" comment="This register specifies the threshold value for the ABB RSSI module, too loud indication   (- 6dB gain change request)"/>
    <register addr="00009044" rw_flags="RW" width="2" name="WLRF_RADIO_ABB_RSSI_THRESH_V_LOUD_I0" comment="This register specifies the threshold value for the ABB RSSI module, extra loud indication (-12dB gain change request)"/>
    <register addr="00009048" rw_flags="R" width="2" name="WLRF_RADIO_RX_RSSI_I0" comment="This register contains the RSSI of the receive chain. The lower byte is the 8 bit digital RSSI (fixed to 0 since this is a radio-only chip) and the upper byte is the final analogue gain in 3dB steps."/>
    <register addr="0000904c" rw_flags="R" width="1" name="WLRF_RSSI_FILTERED_STATUS_I0" comment="This register contains the analogue RSSI values for the receive chain, after initial processing in the rssi blocks block."/>
    <register addr="00009050" rw_flags="RW" width="4" name="WLRF_IB_RSSI_LUT0_I0" comment="First 6 locations of LUT used to generate RSSI values for IB RSSI"/>
    <register addr="00009054" rw_flags="RW" width="4" name="WLRF_IB_RSSI_LUT1_I0" comment="Last 6 locations of LUT used to generate RSSI values for IB RSSI"/>
    <register addr="00009058" rw_flags="RW" width="4" name="WLRF_ABB_RSSI_LUT0_I0" comment="First 6 locations of LUT used to generate RSSI values for ABB RSSI"/>
    <register addr="0000905c" rw_flags="RW" width="4" name="WLRF_ABB_RSSI_LUT1_I0" comment="Last 6 locations of LUT used to generate RSSI values for ABB RSSI"/>
    <register addr="00009060" rw_flags="R" width="1" name="WLRF_ANA_TIMER_TX_SLOT_I0" comment="This register contains the current slot selected by the Tx timer"/>
    <register addr="00009064" rw_flags="R" width="1" name="WLRF_ANA_TIMER_RX_SLOT_I0" comment="This register contains the current slot selected by the Rx timer"/>
    <register addr="00009068" rw_flags="RW" width="4" name="WLRF_ANA_ENABLES_I0" comment="Default values for analogue enables signals should the mask register select this rather than the timer outputs"/>
    <register addr="0000906c" rw_flags="RW" width="4" name="WLRF_ANA_ENABLES_MASK_I0" comment="Selects use of ANA_ENABLES or timer outputs. A 1 in a given bit selects the timer output."/>
    <register addr="00009070" rw_flags="RW" width="4" name="WLRF_ANA_TRAINING_ENABLES_MASK_I0" comment="This masks the output of the Tx timer when it is not a DPD training frame. The idea is to be able to remove the extra Rx enables that are required for making DPD training work to improve power consumption on frames that don't need them. It should typically have all the Tx bits set and none of the Rx bits."/>
    <register addr="00009074" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_TX_SLOT0_ENABLES_I0" comment="This register sets the radio enables for transmit timer slot 0."/>
    <register addr="00009078" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_TX_SLOT1_ENABLES_I0" comment="This register sets the radio enables for transmit timer slot 1."/>
    <register addr="0000907c" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_TX_SLOT2_ENABLES_I0" comment="This register sets the radio enables for transmit timer slot 2."/>
    <register addr="00009080" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_TX_SLOT3_ENABLES_I0" comment="This register sets the radio enables for transmit timer slot 3."/>
    <register addr="00009084" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_TX_SLOT4_ENABLES_I0" comment="This register sets the radio enables for transmit timer slot 4."/>
    <register addr="00009088" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_TX_SLOT5_ENABLES_I0" comment="This register sets the radio enables for transmit timer slot 5."/>
    <register addr="0000908c" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_TX_SLOT6_ENABLES_I0" comment="This register sets the radio enables for transmit timer slot 6."/>
    <register addr="00009090" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_TX_SLOT7_ENABLES_I0" comment="This register sets the radio enables for transmit timer slot 7."/>
    <register addr="00009094" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_TX_SLOT0_DELAY_I0" comment="This register sets the delay from Tx timer enable to slot 0 becoming active in 50ns units"/>
    <register addr="00009098" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_TX_SLOT1_DELAY_I0" comment="This register sets the delay from Tx timer enable to slot 1 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="0000909c" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_TX_SLOT2_DELAY_I0" comment="This register sets the delay from Tx timer enable to slot 2 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="000090a0" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_TX_SLOT3_DELAY_I0" comment="This register sets the delay from Tx timer enable to slot 3 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="000090a4" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_TX_SLOT4_DELAY_I0" comment="This register sets the delay from Tx timer enable to slot 4 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="000090a8" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_TX_SLOT5_DELAY_I0" comment="This register sets the delay from Tx timer enable to slot 5 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="000090ac" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_TX_SLOT6_DELAY_I0" comment="This register sets the delay from Tx timer enable to slot 6 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="000090b0" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_TX_SLOT7_DELAY_I0" comment="This register sets the delay from Tx timer enable to slot 7 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="000090b4" rw_flags="RW" width="2" name="WLRF_ANA_TIMER_TX_SLOT_ON_OFF_LAST_I0" comment="This register sets the start and end of Tx turn on and off ramps, and the slot jumped to in the case of a Tx abort"/>
    <register addr="000090b8" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_RX_SLOT0_ENABLES_I0" comment="This register sets the radio enables for receive timer slot 0."/>
    <register addr="000090bc" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_RX_SLOT1_ENABLES_I0" comment="This register sets the radio enables for receive timer slot 1."/>
    <register addr="000090c0" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_RX_SLOT2_ENABLES_I0" comment="This register sets the radio enables for receive timer slot 2."/>
    <register addr="000090c4" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_RX_SLOT3_ENABLES_I0" comment="This register sets the radio enables for receive timer slot 3."/>
    <register addr="000090c8" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_RX_SLOT4_ENABLES_I0" comment="This register sets the radio enables for receive timer slot 4."/>
    <register addr="000090cc" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_RX_SLOT5_ENABLES_I0" comment="This register sets the radio enables for receive timer slot 5."/>
    <register addr="000090d0" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_RX_SLOT6_ENABLES_I0" comment="This register sets the radio enables for receive timer slot 6."/>
    <register addr="000090d4" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_RX_SLOT7_ENABLES_I0" comment="This register sets the radio enables for receive timer slot 7."/>
    <register addr="000090d8" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_RX_SLOT0_DELAY_I0" comment="This register sets the delay from Rx timer enable to slot 0 becoming active in 50ns units"/>
    <register addr="000090dc" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_RX_SLOT1_DELAY_I0" comment="This register sets the delay from Rx timer enable to slot 1 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="000090e0" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_RX_SLOT2_DELAY_I0" comment="This register sets the delay from Rx timer enable to slot 2 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="000090e4" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_RX_SLOT3_DELAY_I0" comment="This register sets the delay from Rx timer enable to slot 3 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="000090e8" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_RX_SLOT4_DELAY_I0" comment="This register sets the delay from Rx timer enable to slot 4 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="000090ec" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_RX_SLOT5_DELAY_I0" comment="This register sets the delay from Rx timer enable to slot 5 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="000090f0" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_RX_SLOT6_DELAY_I0" comment="This register sets the delay from Rx timer enable to slot 6 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="000090f4" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_RX_SLOT7_DELAY_I0" comment="This register sets the delay from Rx timer enable to slot 7 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="000090f8" rw_flags="RW" width="2" name="WLRF_ANA_TIMER_RX_SLOT_ON_OFF_LAST_I0" comment="This register sets the start and end of Rx turn on and off ramps, and the slot jumped to in the case of an Rx abort"/>
    <register addr="000090fc" rw_flags="W" width="1" name="WLRF_INT_CLEAR_I0" comment="Writing this register clears any interrupts whose corresponding bits are set in the write data. Bit allocations are as for WL_RF_INT_MASK"/>
    <register addr="00009100" rw_flags="RW" width="1" name="WLRF_INT_MASK_I0" comment="This register masks events from causing interrupts. Only those interrupts whose mask bit is set will be delivered to the processors"/>
    <register addr="00009104" rw_flags="R" width="1" name="WLRF_INT_STATUS_I0" comment="This register has bits set in it for any interrupt that is currently active. In addition 'raw' bits are set for any active interrupt, whether it is masked or not"/>
    <register addr="00009108" rw_flags="RW" width="1" name="WLRF_ANAIF_DEBUG_SEL_I0" comment="WLAN RFIC AnaIf debug select."/>
    <register addr="0000910c" rw_flags="RW" width="4" name="WLRF_DCOC_CTRL_CONFIG_I0" comment="DCOC controller config"/>
    <register addr="00009110" rw_flags="RW" width="2" name="WLRF_DCOC_CTRL_CONFIG2_I0" comment="DCOC controller config"/>
    <register addr="00009114" rw_flags="R" width="1" name="WLRF_DCOC_CTRL_STATUS_I0" comment="DCOC controller status."/>
    <register addr="00009118" rw_flags="RW" width="1" name="WLRF_DCOC_CTRL_LUT_SELECT_I0" comment="Choose the LUT to access, either read or write"/>
    <register addr="0000911c" rw_flags="RW" width="2" name="WLRF_DCOC_CTRL_LUT_WRITE_I0" comment="Write the specified value to the LUT selected using WLRF_DCOC_CTRL_LUT_SELECT."/>
    <register addr="00009120" rw_flags="R" width="2" name="WLRF_DCOC_CTRL_LUT_READ_I0" comment="Read the contents of the LUT selected using WLRF_DCOC_CTRL_LUT_SELECT."/>
    <register addr="00009124" rw_flags="RW" width="2" name="WLRF_ANA_INT_CFG_I0" comment="Configure source for WL status interrupts"/>
    <register addr="00009128" rw_flags="R" width="1" name="WLRF_ANA_INT_STATUS_I0" comment="WL Status Interrupt status"/>
    <register addr="0000912c" rw_flags="R" width="4" name="WLRF_ANA_RAW_INT_STATUS_I0" comment="Raw status from the analogue module - intended for hardware debug"/>
    <register addr="00009130" rw_flags="RW" width="4" name="WLRF_ANA_AIQ_CFG_I0" comment="Configure AIQ interface"/>
    <register addr="00009134" rw_flags="R" width="1" name="WLRF_ANA_AIQ_STATUS_I0" comment="Status of AIQ interface."/>
    <register addr="00009138" rw_flags="RW" width="1" name="WLRF_ANA_SH_LO_EN_I0" comment="Enable LO sharing (with BT). Only has an affect on WIFI0."/>
    <register addr="0000913c" rw_flags="R" width="4" name="WLRF_ANA_STATUS_I0" comment="Returns the value on the ANA_STATUS bus"/>
    <register addr="00009140" rw_flags="RW" width="4" name="WL_ANA_2G_LNA_TRIM_LUT_I0" comment="This register defines the LUT used to generate ZIN_TRIM values for 2G5 LNAs"/>
    <register addr="00009144" rw_flags="RW" width="4" name="WL_ANA_FE_LUT0_I0" comment=""/>
    <register addr="00009148" rw_flags="RW" width="4" name="WL_ANA_FE_LUT1_I0" comment=""/>
    <register addr="0000914c" rw_flags="RW" width="4" name="WL_ANA_FE_LUT2_I0" comment=""/>
    <register addr="00009150" rw_flags="RW" width="4" name="WL_ANA_FE_LUT3_I0" comment=""/>
    <register addr="00009154" rw_flags="RW" width="4" name="WL_ANA_FE_LUT4_I0" comment=""/>
    <register addr="00009158" rw_flags="RW" width="4" name="WL_ANA_FE_LUT5_I0" comment=""/>
    <register addr="0000915c" rw_flags="RW" width="4" name="WL_ANA_FE_LUT6_I0" comment=""/>
    <register addr="00009160" rw_flags="RW" width="4" name="WL_ANA_FE_LUT7_I0" comment=""/>
    <register addr="00009164" rw_flags="RW" width="4" name="WL_ANA_FE_LUT8_I0" comment=""/>
    <register addr="00009168" rw_flags="R" width="4" name="WLRF_ANA_ENABLES_STATUS_I0" comment="This register contains the current values of the Analogue Enables, after all masking and multiplexing."/>
    <register addr="0000916c" rw_flags="R" width="2" name="WLRF_ANA_RAW_IB_RSSI_STATUS_I0" comment="Raw IB RSSI from analogue."/>
    <register addr="00009170" rw_flags="R" width="2" name="WLRF_ANA_RAW_ABB_RSSI_STATUS_I0" comment="Raw ABB RSSI from analogue."/>
    <register addr="00009174" rw_flags="RW" width="1" name="WL_ANA_MISC_I0" comment="This register controls enabling of bias blocks within WLAN analogue"/>
    <register addr="00009178" rw_flags="RW" width="1" name="WL_ANA_BIAS_EN_I0" comment="This register controls enabling of bias blocks within WLAN analogue"/>
    <register addr="0000917c" rw_flags="RW" width="4" name="WL_ANA_TEST_EN_I0" comment="This register controls enabling of test facilities"/>
    <register addr="00009180" rw_flags="RW" width="1" name="WL_ANA_DCOC_CTRL_I0" comment="This register controls the DC offset compensation block"/>
    <register addr="00009184" rw_flags="RW" width="4" name="WL_ANA_ABB_RX_CONFIG_I0" comment="This register controls Rx baseband"/>
    <register addr="00009188" rw_flags="RW" width="4" name="WL_ANA_ABB_RX_CONFIG2_I0" comment="This register controls Rx baseband"/>
    <register addr="0000918c" rw_flags="RW" width="4" name="WL_ANA_ABB_RX_CONFIG3_I0" comment="This register controls Rx baseband"/>
    <register addr="00009190" rw_flags="RW" width="2" name="WL_ANA_ABB_RX_CONFIG4_I0" comment="This register controls Rx baseband"/>
    <register addr="00009194" rw_flags="RW" width="4" name="WL_ANA_ABB_RX_CONFIG5_I0" comment="This register controls Rx baseband"/>
    <register addr="00009198" rw_flags="RW" width="4" name="WL_ANA_ABB_RX_CONFIG6_I0" comment="This register controls Rx baseband"/>
    <register addr="0000919c" rw_flags="RW" width="4" name="WL_ANA_ABB_RX_RSSI_CONFIG_I0" comment="This register controls Rx RSSI blocks"/>
    <register addr="000091a0" rw_flags="RW" width="4" name="WL_ANA_ABB_TX_CONFIG_I0" comment="This register controls Rx baseband"/>
    <register addr="000091a4" rw_flags="RW" width="2" name="WL_ANA_ABB_TX_CONFIG2_I0" comment="This register controls Rx baseband"/>
    <register addr="000091a8" rw_flags="RW" width="4" name="WL_ANA_ABB_TX_CONFIG3_I0" comment="This register controls Rx baseband"/>
    <register addr="000091ac" rw_flags="RW" width="4" name="WL_ANA_2G_RX_RF_CONFIG_I0" comment="This register controls the 2G Rx RF block"/>
    <register addr="000091b0" rw_flags="RW" width="1" name="WL_ANA_2G_RX_LNA_CONFIG_I0" comment="This register controls the 2G Rx LNA block"/>
    <register addr="000091b4" rw_flags="RW" width="1" name="WL_ANA_5G_RX_LNA_CONFIG_I0" comment="This register controls the 5G Rx LNA block"/>
    <register addr="000091b8" rw_flags="RW" width="4" name="WL_ANA_5G_RX_MIX_CONFIG_I0" comment="This register controls the 5G Rx mixer block"/>
    <register addr="000091bc" rw_flags="RW" width="2" name="WL_ANA_RX_RF_MISC_CONFIG_I0" comment="This register controls miscellaneous Rx RF features"/>
    <register addr="000091c0" rw_flags="RW" width="4" name="WL_ANA_TX_2G_MISC_CONFIG_I0" comment="This register controls miscellaneous Tx RF features"/>
    <register addr="000091c4" rw_flags="RW" width="4" name="WL_ANA_TX_5G_MISC_CONFIG_I0" comment="This register controls miscellaneous Tx RF features"/>
    <register addr="000091c8" rw_flags="RW" width="4" name="WL_ANA_TX_2G_MIX_DRV_CONFIG_I0" comment="This register controls the Tx RF mixer and driver blocks"/>
    <register addr="000091cc" rw_flags="RW" width="1" name="WL_ANA_TX_2G_MIX_DRV_CONFIG2_I0" comment="This register controls the Tx RF mixer and driver blocks"/>
    <register addr="000091d0" rw_flags="RW" width="4" name="WL_ANA_TX_5G_MIX_DRV_CONFIG_I0" comment="This register controls the Tx RF mixer and driver blocks"/>
    <register addr="000091d4" rw_flags="RW" width="1" name="WL_ANA_TX_5G_MIX_DRV_CONFIG2_I0" comment="This register controls the Tx RF mixer and driver blocks"/>
    <register addr="000091d8" rw_flags="RW" width="2" name="WL_ANA_TX_RF_PA_PROT_CONFIG_I0" comment="This register controls the Tx RF PA and protection blocks"/>
    <register addr="000091dc" rw_flags="RW" width="4" name="WL_ANA_RESERVED0_I0" comment="Reserved"/>
    <register addr="000091e0" rw_flags="RW" width="4" name="WL_ANA_RESERVED1_I0" comment="Reserved"/>
    <register addr="000091e4" rw_flags="RW" width="4" name="WL_ANA_LO_TOP_I0" comment="This register is one of the LO configuration registers"/>
    <register addr="000091e8" rw_flags="RW" width="4" name="WL_ANA_LO_CLKREF_ADC_I0" comment="This register is one of the LO configuration registers"/>
    <register addr="000091ec" rw_flags="RW" width="4" name="WL_ANA_LO_D_FREQ1_I0" comment="This register is one of the LO configuration registers"/>
    <register addr="000091f0" rw_flags="RW" width="4" name="WL_ANA_LO_D_FREQ2_I0" comment="This register is one of the LO configuration registers"/>
    <register addr="000091f4" rw_flags="RW" width="1" name="WL_ANA_LO_PLL_STOP_I0" comment="This register written to stop the PLL from running"/>
    <register addr="000091f8" rw_flags="RW" width="4" name="WL_ANA_LO_DPLL_CONF1_I0" comment="This register is one of the LO configuration registers"/>
    <register addr="000091fc" rw_flags="RW" width="4" name="WL_ANA_LO_PU_TDC_CONF_I0" comment="This register is one of the LO configuration registers"/>
    <register addr="00009200" rw_flags="RW" width="4" name="WL_ANA_LO_DCO_CONF1_I0" comment="This register is one of the LO configuration registers"/>
    <register addr="00009204" rw_flags="RW" width="4" name="WL_ANA_LO_DCO_CONF2_I0" comment="This register is one of the LO configuration registers"/>
    <register addr="00009208" rw_flags="RW" width="4" name="WL_ANA_LO_DPLL_CONF2_I0" comment="This register is one of the LO configuration registers"/>
    <register addr="0000920c" rw_flags="RW" width="4" name="WL_ANA_LO_TDC_NLMEM_I0" comment="This register is one of the LO configuration registers"/>
    <register addr="00009210" rw_flags="RW" width="4" name="WL_ANA_LO_PU_DCO_CONF_I0" comment="This register is one of the LO configuration registers"/>
    <register addr="00009214" rw_flags="RW" width="4" name="WL_ANA_LO_DCO_OPEN1_I0" comment="This register is one of the LO configuration registers"/>
    <register addr="00009218" rw_flags="RW" width="4" name="WL_ANA_LO_DCO_OPEN2_I0" comment="This register is one of the LO configuration registers"/>
    <register addr="0000921c" rw_flags="RW" width="4" name="WL_ANA_LO_AREG_CONF_I0" comment="This register is one of the LO configuration registers"/>
    <register addr="00009220" rw_flags="RW" width="4" name="WL_ANA_LO_DCO_TEST_I0" comment="This register is one of the LO configuration registers"/>
    <register addr="00009224" rw_flags="RW" width="4" name="WL_ANA_LO_LOGEN1_I0" comment="This register is one of the LO configuration registers"/>
    <register addr="00009228" rw_flags="RW" width="4" name="WL_ANA_LO_LOGEN2_I0" comment="This register is one of the LO configuration registers"/>
    <register addr="0000922c" rw_flags="RW" width="4" name="WL_ANA_LO_LDOREG_CFG1_I0" comment="This register is one of the LO configuration registers"/>
    <register addr="00009230" rw_flags="RW" width="4" name="WL_ANA_LO_LDOREG_CFG2_I0" comment="This register is one of the LO configuration registers"/>
    <register addr="00009234" rw_flags="RW" width="4" name="WL_ANA_LO_DPLL_TEST_I0" comment="This register is one of the LO configuration registers"/>
    <register addr="00009238" rw_flags="RW" width="4" name="WL_ANA_LO_TEST_I0" comment="This register is one of the LO configuration registers"/>
    <register addr="0000923c" rw_flags="RW" width="4" name="WL_ANA_LO_PLL_RESV_I0" comment="This register is one of the LO configuration registers"/>
    <register addr="00009240" rw_flags="R" width="4" name="WL_ANA_LO_DPLL_TEST_STATUS_I0" comment="This register contains test outputs from the LO"/>
  </block>
  <block name="wl_rf_path_1" comment="">
    <register addr="0000a000" rw_flags="RW" width="1" name="WLRF_DEBUG_SELECT_I1" comment="Selects which debug appears on the output of the WLAN block"/>
    <register addr="0000a004" rw_flags="R" width="2" name="WLRF_DEBUG_STATUS_I1" comment="Returns the current value on the debug bus"/>
    <register addr="0000a008" rw_flags="RW" width="1" name="WLRF_RADIO_CONFIG_I1" comment="Miscellaneous config bits"/>
    <register addr="0000a00c" rw_flags="RW" width="4" name="WLRF_ANA_TRIM_TX_I1" comment="This register sets the modulation dependent analogue trims in low power mode and when Ana Tx Test Mode is selected (in WLRF_RADIO_CONFIG register)"/>
    <register addr="0000a010" rw_flags="RW" width="4" name="WLRF_ANA_TX_CCK_TRIM_CONF_I1" comment="CCK modulation dependent analogue trims"/>
    <register addr="0000a014" rw_flags="RW" width="4" name="WLRF_ANA_TX_OFDM0_TRIM_CONF_I1" comment="OFDM modulation dependent analogue trims when corresponding bit in WL_RADIO_TX_CTRL_ANA_OFDM_SEL is set to 0"/>
    <register addr="0000a018" rw_flags="RW" width="4" name="WLRF_ANA_TX_OFDM1_TRIM_CONF_I1" comment="OFDM modulation dependent analogue trims when corresponding bit in WL_RADIO_TX_CTRL_ANA_OFDM_SEL is set to 1"/>
    <register addr="0000a01c" rw_flags="RW" width="4" name="WLRF_RADIO_AGC_CONFIG1_I1" comment="Miscellaneous config bits for the AGC as follows:"/>
    <register addr="0000a020" rw_flags="RW" width="4" name="WLRF_RADIO_AGC_CONFIG2_I1" comment="Configuration bits for the AGC: gains ranges definition. valid when AGC is active, and gain not forced."/>
    <register addr="0000a024" rw_flags="RW" width="2" name="WLRF_RADIO_RX_LEVEL_I1" comment="This register contains the value to be sent to the analogue gain stages if the AGC is disabled."/>
    <register addr="0000a028" rw_flags="R" width="2" name="WLRF_RADIO_GAIN_STATUS_I1" comment="This register contains the current gain settings to all blocks in the analogue front end"/>
    <register addr="0000a02c" rw_flags="RW" width="2" name="WLRF_RADIO_FE_RSSI_THRESH_EXT_LOUD_I1" comment="This register specifies the threshold value for the FE RSSI module, turning off external LNA indication"/>
    <register addr="0000a030" rw_flags="RW" width="2" name="WLRF_RADIO_FE_RSSI_THRESH_WEAK_I1" comment="This register specifies the threshold value for the FE RSSI module, too weak indication   (+ 6dB gain change request)"/>
    <register addr="0000a034" rw_flags="RW" width="2" name="WLRF_RADIO_FE_RSSI_THRESH_LOUD_I1" comment="This register specifies the threshold value for the FE RSSI module, too loud indication   (- 6dB gain change request)"/>
    <register addr="0000a038" rw_flags="RW" width="2" name="WLRF_RADIO_FE_RSSI_THRESH_V_LOUD_I1" comment="This register specifies the threshold value for the FE RSSI module, extra loud indication (-12dB gain change request)"/>
    <register addr="0000a03c" rw_flags="RW" width="2" name="WLRF_RADIO_ABB_RSSI_THRESH_WEAK_I1" comment="This register specifies the threshold value for the ABB RSSI module, too weak indication   (+ 2.0dB gain change request)"/>
    <register addr="0000a040" rw_flags="RW" width="2" name="WLRF_RADIO_ABB_RSSI_THRESH_LOUD_I1" comment="This register specifies the threshold value for the ABB RSSI module, too loud indication   (- 6dB gain change request)"/>
    <register addr="0000a044" rw_flags="RW" width="2" name="WLRF_RADIO_ABB_RSSI_THRESH_V_LOUD_I1" comment="This register specifies the threshold value for the ABB RSSI module, extra loud indication (-12dB gain change request)"/>
    <register addr="0000a048" rw_flags="R" width="2" name="WLRF_RADIO_RX_RSSI_I1" comment="This register contains the RSSI of the receive chain. The lower byte is the 8 bit digital RSSI (fixed to 0 since this is a radio-only chip) and the upper byte is the final analogue gain in 3dB steps."/>
    <register addr="0000a04c" rw_flags="R" width="1" name="WLRF_RSSI_FILTERED_STATUS_I1" comment="This register contains the analogue RSSI values for the receive chain, after initial processing in the rssi blocks block."/>
    <register addr="0000a050" rw_flags="RW" width="4" name="WLRF_IB_RSSI_LUT0_I1" comment="First 6 locations of LUT used to generate RSSI values for IB RSSI"/>
    <register addr="0000a054" rw_flags="RW" width="4" name="WLRF_IB_RSSI_LUT1_I1" comment="Last 6 locations of LUT used to generate RSSI values for IB RSSI"/>
    <register addr="0000a058" rw_flags="RW" width="4" name="WLRF_ABB_RSSI_LUT0_I1" comment="First 6 locations of LUT used to generate RSSI values for ABB RSSI"/>
    <register addr="0000a05c" rw_flags="RW" width="4" name="WLRF_ABB_RSSI_LUT1_I1" comment="Last 6 locations of LUT used to generate RSSI values for ABB RSSI"/>
    <register addr="0000a060" rw_flags="R" width="1" name="WLRF_ANA_TIMER_TX_SLOT_I1" comment="This register contains the current slot selected by the Tx timer"/>
    <register addr="0000a064" rw_flags="R" width="1" name="WLRF_ANA_TIMER_RX_SLOT_I1" comment="This register contains the current slot selected by the Rx timer"/>
    <register addr="0000a068" rw_flags="RW" width="4" name="WLRF_ANA_ENABLES_I1" comment="Default values for analogue enables signals should the mask register select this rather than the timer outputs"/>
    <register addr="0000a06c" rw_flags="RW" width="4" name="WLRF_ANA_ENABLES_MASK_I1" comment="Selects use of ANA_ENABLES or timer outputs. A 1 in a given bit selects the timer output."/>
    <register addr="0000a070" rw_flags="RW" width="4" name="WLRF_ANA_TRAINING_ENABLES_MASK_I1" comment="This masks the output of the Tx timer when it is not a DPD training frame. The idea is to be able to remove the extra Rx enables that are required for making DPD training work to improve power consumption on frames that don't need them. It should typically have all the Tx bits set and none of the Rx bits."/>
    <register addr="0000a074" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_TX_SLOT0_ENABLES_I1" comment="This register sets the radio enables for transmit timer slot 0."/>
    <register addr="0000a078" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_TX_SLOT1_ENABLES_I1" comment="This register sets the radio enables for transmit timer slot 1."/>
    <register addr="0000a07c" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_TX_SLOT2_ENABLES_I1" comment="This register sets the radio enables for transmit timer slot 2."/>
    <register addr="0000a080" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_TX_SLOT3_ENABLES_I1" comment="This register sets the radio enables for transmit timer slot 3."/>
    <register addr="0000a084" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_TX_SLOT4_ENABLES_I1" comment="This register sets the radio enables for transmit timer slot 4."/>
    <register addr="0000a088" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_TX_SLOT5_ENABLES_I1" comment="This register sets the radio enables for transmit timer slot 5."/>
    <register addr="0000a08c" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_TX_SLOT6_ENABLES_I1" comment="This register sets the radio enables for transmit timer slot 6."/>
    <register addr="0000a090" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_TX_SLOT7_ENABLES_I1" comment="This register sets the radio enables for transmit timer slot 7."/>
    <register addr="0000a094" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_TX_SLOT0_DELAY_I1" comment="This register sets the delay from Tx timer enable to slot 0 becoming active in 50ns units"/>
    <register addr="0000a098" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_TX_SLOT1_DELAY_I1" comment="This register sets the delay from Tx timer enable to slot 1 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="0000a09c" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_TX_SLOT2_DELAY_I1" comment="This register sets the delay from Tx timer enable to slot 2 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="0000a0a0" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_TX_SLOT3_DELAY_I1" comment="This register sets the delay from Tx timer enable to slot 3 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="0000a0a4" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_TX_SLOT4_DELAY_I1" comment="This register sets the delay from Tx timer enable to slot 4 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="0000a0a8" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_TX_SLOT5_DELAY_I1" comment="This register sets the delay from Tx timer enable to slot 5 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="0000a0ac" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_TX_SLOT6_DELAY_I1" comment="This register sets the delay from Tx timer enable to slot 6 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="0000a0b0" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_TX_SLOT7_DELAY_I1" comment="This register sets the delay from Tx timer enable to slot 7 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="0000a0b4" rw_flags="RW" width="2" name="WLRF_ANA_TIMER_TX_SLOT_ON_OFF_LAST_I1" comment="This register sets the start and end of Tx turn on and off ramps, and the slot jumped to in the case of a Tx abort"/>
    <register addr="0000a0b8" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_RX_SLOT0_ENABLES_I1" comment="This register sets the radio enables for receive timer slot 0."/>
    <register addr="0000a0bc" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_RX_SLOT1_ENABLES_I1" comment="This register sets the radio enables for receive timer slot 1."/>
    <register addr="0000a0c0" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_RX_SLOT2_ENABLES_I1" comment="This register sets the radio enables for receive timer slot 2."/>
    <register addr="0000a0c4" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_RX_SLOT3_ENABLES_I1" comment="This register sets the radio enables for receive timer slot 3."/>
    <register addr="0000a0c8" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_RX_SLOT4_ENABLES_I1" comment="This register sets the radio enables for receive timer slot 4."/>
    <register addr="0000a0cc" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_RX_SLOT5_ENABLES_I1" comment="This register sets the radio enables for receive timer slot 5."/>
    <register addr="0000a0d0" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_RX_SLOT6_ENABLES_I1" comment="This register sets the radio enables for receive timer slot 6."/>
    <register addr="0000a0d4" rw_flags="RW" width="4" name="WLRF_ANA_TIMER_RX_SLOT7_ENABLES_I1" comment="This register sets the radio enables for receive timer slot 7."/>
    <register addr="0000a0d8" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_RX_SLOT0_DELAY_I1" comment="This register sets the delay from Rx timer enable to slot 0 becoming active in 50ns units"/>
    <register addr="0000a0dc" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_RX_SLOT1_DELAY_I1" comment="This register sets the delay from Rx timer enable to slot 1 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="0000a0e0" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_RX_SLOT2_DELAY_I1" comment="This register sets the delay from Rx timer enable to slot 2 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="0000a0e4" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_RX_SLOT3_DELAY_I1" comment="This register sets the delay from Rx timer enable to slot 3 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="0000a0e8" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_RX_SLOT4_DELAY_I1" comment="This register sets the delay from Rx timer enable to slot 4 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="0000a0ec" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_RX_SLOT5_DELAY_I1" comment="This register sets the delay from Rx timer enable to slot 5 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="0000a0f0" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_RX_SLOT6_DELAY_I1" comment="This register sets the delay from Rx timer enable to slot 6 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="0000a0f4" rw_flags="RW" width="1" name="WLRF_ANA_TIMER_RX_SLOT7_DELAY_I1" comment="This register sets the delay from Rx timer enable to slot 7 becoming active in 50ns units. NOTE that if the delay is less than the previous slot, the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="0000a0f8" rw_flags="RW" width="2" name="WLRF_ANA_TIMER_RX_SLOT_ON_OFF_LAST_I1" comment="This register sets the start and end of Rx turn on and off ramps, and the slot jumped to in the case of an Rx abort"/>
    <register addr="0000a0fc" rw_flags="W" width="1" name="WLRF_INT_CLEAR_I1" comment="Writing this register clears any interrupts whose corresponding bits are set in the write data. Bit allocations are as for WL_RF_INT_MASK"/>
    <register addr="0000a100" rw_flags="RW" width="1" name="WLRF_INT_MASK_I1" comment="This register masks events from causing interrupts. Only those interrupts whose mask bit is set will be delivered to the processors"/>
    <register addr="0000a104" rw_flags="R" width="1" name="WLRF_INT_STATUS_I1" comment="This register has bits set in it for any interrupt that is currently active. In addition 'raw' bits are set for any active interrupt, whether it is masked or not"/>
    <register addr="0000a108" rw_flags="RW" width="1" name="WLRF_ANAIF_DEBUG_SEL_I1" comment="WLAN RFIC AnaIf debug select."/>
    <register addr="0000a10c" rw_flags="RW" width="4" name="WLRF_DCOC_CTRL_CONFIG_I1" comment="DCOC controller config"/>
    <register addr="0000a110" rw_flags="RW" width="2" name="WLRF_DCOC_CTRL_CONFIG2_I1" comment="DCOC controller config"/>
    <register addr="0000a114" rw_flags="R" width="1" name="WLRF_DCOC_CTRL_STATUS_I1" comment="DCOC controller status."/>
    <register addr="0000a118" rw_flags="RW" width="1" name="WLRF_DCOC_CTRL_LUT_SELECT_I1" comment="Choose the LUT to access, either read or write"/>
    <register addr="0000a11c" rw_flags="RW" width="2" name="WLRF_DCOC_CTRL_LUT_WRITE_I1" comment="Write the specified value to the LUT selected using WLRF_DCOC_CTRL_LUT_SELECT."/>
    <register addr="0000a120" rw_flags="R" width="2" name="WLRF_DCOC_CTRL_LUT_READ_I1" comment="Read the contents of the LUT selected using WLRF_DCOC_CTRL_LUT_SELECT."/>
    <register addr="0000a124" rw_flags="RW" width="2" name="WLRF_ANA_INT_CFG_I1" comment="Configure source for WL status interrupts"/>
    <register addr="0000a128" rw_flags="R" width="1" name="WLRF_ANA_INT_STATUS_I1" comment="WL Status Interrupt status"/>
    <register addr="0000a12c" rw_flags="R" width="4" name="WLRF_ANA_RAW_INT_STATUS_I1" comment="Raw status from the analogue module - intended for hardware debug"/>
    <register addr="0000a130" rw_flags="RW" width="4" name="WLRF_ANA_AIQ_CFG_I1" comment="Configure AIQ interface"/>
    <register addr="0000a134" rw_flags="R" width="1" name="WLRF_ANA_AIQ_STATUS_I1" comment="Status of AIQ interface."/>
    <register addr="0000a138" rw_flags="RW" width="1" name="WLRF_ANA_SH_LO_EN_I1" comment="Enable LO sharing (with BT). Only has an affect on WIFI0."/>
    <register addr="0000a13c" rw_flags="R" width="4" name="WLRF_ANA_STATUS_I1" comment="Returns the value on the ANA_STATUS bus"/>
    <register addr="0000a140" rw_flags="RW" width="4" name="WL_ANA_2G_LNA_TRIM_LUT_I1" comment="This register defines the LUT used to generate ZIN_TRIM values for 2G5 LNAs"/>
    <register addr="0000a144" rw_flags="RW" width="4" name="WL_ANA_FE_LUT0_I1" comment=""/>
    <register addr="0000a148" rw_flags="RW" width="4" name="WL_ANA_FE_LUT1_I1" comment=""/>
    <register addr="0000a14c" rw_flags="RW" width="4" name="WL_ANA_FE_LUT2_I1" comment=""/>
    <register addr="0000a150" rw_flags="RW" width="4" name="WL_ANA_FE_LUT3_I1" comment=""/>
    <register addr="0000a154" rw_flags="RW" width="4" name="WL_ANA_FE_LUT4_I1" comment=""/>
    <register addr="0000a158" rw_flags="RW" width="4" name="WL_ANA_FE_LUT5_I1" comment=""/>
    <register addr="0000a15c" rw_flags="RW" width="4" name="WL_ANA_FE_LUT6_I1" comment=""/>
    <register addr="0000a160" rw_flags="RW" width="4" name="WL_ANA_FE_LUT7_I1" comment=""/>
    <register addr="0000a164" rw_flags="RW" width="4" name="WL_ANA_FE_LUT8_I1" comment=""/>
    <register addr="0000a168" rw_flags="R" width="4" name="WLRF_ANA_ENABLES_STATUS_I1" comment="This register contains the current values of the Analogue Enables, after all masking and multiplexing."/>
    <register addr="0000a16c" rw_flags="R" width="2" name="WLRF_ANA_RAW_IB_RSSI_STATUS_I1" comment="Raw IB RSSI from analogue."/>
    <register addr="0000a170" rw_flags="R" width="2" name="WLRF_ANA_RAW_ABB_RSSI_STATUS_I1" comment="Raw ABB RSSI from analogue."/>
    <register addr="0000a174" rw_flags="RW" width="1" name="WL_ANA_MISC_I1" comment="This register controls enabling of bias blocks within WLAN analogue"/>
    <register addr="0000a178" rw_flags="RW" width="1" name="WL_ANA_BIAS_EN_I1" comment="This register controls enabling of bias blocks within WLAN analogue"/>
    <register addr="0000a17c" rw_flags="RW" width="4" name="WL_ANA_TEST_EN_I1" comment="This register controls enabling of test facilities"/>
    <register addr="0000a180" rw_flags="RW" width="1" name="WL_ANA_DCOC_CTRL_I1" comment="This register controls the DC offset compensation block"/>
    <register addr="0000a184" rw_flags="RW" width="4" name="WL_ANA_ABB_RX_CONFIG_I1" comment="This register controls Rx baseband"/>
    <register addr="0000a188" rw_flags="RW" width="4" name="WL_ANA_ABB_RX_CONFIG2_I1" comment="This register controls Rx baseband"/>
    <register addr="0000a18c" rw_flags="RW" width="4" name="WL_ANA_ABB_RX_CONFIG3_I1" comment="This register controls Rx baseband"/>
    <register addr="0000a190" rw_flags="RW" width="2" name="WL_ANA_ABB_RX_CONFIG4_I1" comment="This register controls Rx baseband"/>
    <register addr="0000a194" rw_flags="RW" width="4" name="WL_ANA_ABB_RX_CONFIG5_I1" comment="This register controls Rx baseband"/>
    <register addr="0000a198" rw_flags="RW" width="4" name="WL_ANA_ABB_RX_CONFIG6_I1" comment="This register controls Rx baseband"/>
    <register addr="0000a19c" rw_flags="RW" width="4" name="WL_ANA_ABB_RX_RSSI_CONFIG_I1" comment="This register controls Rx RSSI blocks"/>
    <register addr="0000a1a0" rw_flags="RW" width="4" name="WL_ANA_ABB_TX_CONFIG_I1" comment="This register controls Rx baseband"/>
    <register addr="0000a1a4" rw_flags="RW" width="2" name="WL_ANA_ABB_TX_CONFIG2_I1" comment="This register controls Rx baseband"/>
    <register addr="0000a1a8" rw_flags="RW" width="4" name="WL_ANA_ABB_TX_CONFIG3_I1" comment="This register controls Rx baseband"/>
    <register addr="0000a1ac" rw_flags="RW" width="4" name="WL_ANA_2G_RX_RF_CONFIG_I1" comment="This register controls the 2G Rx RF block"/>
    <register addr="0000a1b0" rw_flags="RW" width="1" name="WL_ANA_2G_RX_LNA_CONFIG_I1" comment="This register controls the 2G Rx LNA block"/>
    <register addr="0000a1b4" rw_flags="RW" width="1" name="WL_ANA_5G_RX_LNA_CONFIG_I1" comment="This register controls the 5G Rx LNA block"/>
    <register addr="0000a1b8" rw_flags="RW" width="4" name="WL_ANA_5G_RX_MIX_CONFIG_I1" comment="This register controls the 5G Rx mixer block"/>
    <register addr="0000a1bc" rw_flags="RW" width="2" name="WL_ANA_RX_RF_MISC_CONFIG_I1" comment="This register controls miscellaneous Rx RF features"/>
    <register addr="0000a1c0" rw_flags="RW" width="4" name="WL_ANA_TX_2G_MISC_CONFIG_I1" comment="This register controls miscellaneous Tx RF features"/>
    <register addr="0000a1c4" rw_flags="RW" width="4" name="WL_ANA_TX_5G_MISC_CONFIG_I1" comment="This register controls miscellaneous Tx RF features"/>
    <register addr="0000a1c8" rw_flags="RW" width="4" name="WL_ANA_TX_2G_MIX_DRV_CONFIG_I1" comment="This register controls the Tx RF mixer and driver blocks"/>
    <register addr="0000a1cc" rw_flags="RW" width="1" name="WL_ANA_TX_2G_MIX_DRV_CONFIG2_I1" comment="This register controls the Tx RF mixer and driver blocks"/>
    <register addr="0000a1d0" rw_flags="RW" width="4" name="WL_ANA_TX_5G_MIX_DRV_CONFIG_I1" comment="This register controls the Tx RF mixer and driver blocks"/>
    <register addr="0000a1d4" rw_flags="RW" width="1" name="WL_ANA_TX_5G_MIX_DRV_CONFIG2_I1" comment="This register controls the Tx RF mixer and driver blocks"/>
    <register addr="0000a1d8" rw_flags="RW" width="2" name="WL_ANA_TX_RF_PA_PROT_CONFIG_I1" comment="This register controls the Tx RF PA and protection blocks"/>
    <register addr="0000a1dc" rw_flags="RW" width="4" name="WL_ANA_RESERVED0_I1" comment="Reserved"/>
    <register addr="0000a1e0" rw_flags="RW" width="4" name="WL_ANA_RESERVED1_I1" comment="Reserved"/>
    <register addr="0000a1e4" rw_flags="RW" width="4" name="WL_ANA_LO_TOP_I1" comment="This register is one of the LO configuration registers"/>
    <register addr="0000a1e8" rw_flags="RW" width="4" name="WL_ANA_LO_CLKREF_ADC_I1" comment="This register is one of the LO configuration registers"/>
    <register addr="0000a1ec" rw_flags="RW" width="4" name="WL_ANA_LO_D_FREQ1_I1" comment="This register is one of the LO configuration registers"/>
    <register addr="0000a1f0" rw_flags="RW" width="4" name="WL_ANA_LO_D_FREQ2_I1" comment="This register is one of the LO configuration registers"/>
    <register addr="0000a1f4" rw_flags="RW" width="1" name="WL_ANA_LO_PLL_STOP_I1" comment="This register written to stop the PLL from running"/>
    <register addr="0000a1f8" rw_flags="RW" width="4" name="WL_ANA_LO_DPLL_CONF1_I1" comment="This register is one of the LO configuration registers"/>
    <register addr="0000a1fc" rw_flags="RW" width="4" name="WL_ANA_LO_PU_TDC_CONF_I1" comment="This register is one of the LO configuration registers"/>
    <register addr="0000a200" rw_flags="RW" width="4" name="WL_ANA_LO_DCO_CONF1_I1" comment="This register is one of the LO configuration registers"/>
    <register addr="0000a204" rw_flags="RW" width="4" name="WL_ANA_LO_DCO_CONF2_I1" comment="This register is one of the LO configuration registers"/>
    <register addr="0000a208" rw_flags="RW" width="4" name="WL_ANA_LO_DPLL_CONF2_I1" comment="This register is one of the LO configuration registers"/>
    <register addr="0000a20c" rw_flags="RW" width="4" name="WL_ANA_LO_TDC_NLMEM_I1" comment="This register is one of the LO configuration registers"/>
    <register addr="0000a210" rw_flags="RW" width="4" name="WL_ANA_LO_PU_DCO_CONF_I1" comment="This register is one of the LO configuration registers"/>
    <register addr="0000a214" rw_flags="RW" width="4" name="WL_ANA_LO_DCO_OPEN1_I1" comment="This register is one of the LO configuration registers"/>
    <register addr="0000a218" rw_flags="RW" width="4" name="WL_ANA_LO_DCO_OPEN2_I1" comment="This register is one of the LO configuration registers"/>
    <register addr="0000a21c" rw_flags="RW" width="4" name="WL_ANA_LO_AREG_CONF_I1" comment="This register is one of the LO configuration registers"/>
    <register addr="0000a220" rw_flags="RW" width="4" name="WL_ANA_LO_DCO_TEST_I1" comment="This register is one of the LO configuration registers"/>
    <register addr="0000a224" rw_flags="RW" width="4" name="WL_ANA_LO_LOGEN1_I1" comment="This register is one of the LO configuration registers"/>
    <register addr="0000a228" rw_flags="RW" width="4" name="WL_ANA_LO_LOGEN2_I1" comment="This register is one of the LO configuration registers"/>
    <register addr="0000a22c" rw_flags="RW" width="4" name="WL_ANA_LO_LDOREG_CFG1_I1" comment="This register is one of the LO configuration registers"/>
    <register addr="0000a230" rw_flags="RW" width="4" name="WL_ANA_LO_LDOREG_CFG2_I1" comment="This register is one of the LO configuration registers"/>
    <register addr="0000a234" rw_flags="RW" width="4" name="WL_ANA_LO_DPLL_TEST_I1" comment="This register is one of the LO configuration registers"/>
    <register addr="0000a238" rw_flags="RW" width="4" name="WL_ANA_LO_TEST_I1" comment="This register is one of the LO configuration registers"/>
    <register addr="0000a23c" rw_flags="RW" width="4" name="WL_ANA_LO_PLL_RESV_I1" comment="This register is one of the LO configuration registers"/>
    <register addr="0000a240" rw_flags="R" width="4" name="WL_ANA_LO_DPLL_TEST_STATUS_I1" comment="This register contains test outputs from the LO"/>
  </block>
  <block name="zippy_rf" comment="">
    <register addr="0000b000" rw_flags="RW" width="2" name="ZIPPY_RF_TRANSPORT" comment="ZIPPY transport configuration."/>
    <register addr="0000b004" rw_flags="RW" width="1" name="ZIPPY_RF_PRIORITY_INC_RATE" comment="Configure the rate at which priority increases for unserviced channels. "/>
    <register addr="0000b008" rw_flags="RW" width="2" name="ZIPPY_RF_FLAGS0_CFG" comment="Configure flags0 interface"/>
    <register addr="0000b00c" rw_flags="RW" width="2" name="ZIPPY_RF_FLAGS1_CFG" comment="Configure flags1 interface"/>
    <register addr="0000b010" rw_flags="RW" width="2" name="ZIPPY_RF_FLAGS2_CFG" comment="Configure flags2 interface"/>
    <register addr="0000b014" rw_flags="RW" width="2" name="ZIPPY_RF_FLAGS3_CFG" comment="Configure flags3 interface"/>
    <register addr="0000b018" rw_flags="RW" width="2" name="ZIPPY_RF_FLAGS4_CFG" comment="Configure flags4 interface"/>
    <register addr="0000b01c" rw_flags="RW" width="2" name="ZIPPY_RF_FLAGS5_CFG" comment="Configure flags5 interface"/>
    <register addr="0000b020" rw_flags="RW" width="4" name="ZIPPY_RF_DATA_CFG" comment="Configure register access options"/>
    <register addr="0000b024" rw_flags="RW" width="1" name="ZIPPY_RF_INT_EN" comment="Enable interrupt sources."/>
    <register addr="0000b028" rw_flags="R" width="1" name="ZIPPY_RF_INT_STATUS" comment="Status of interrupt sources."/>
    <register addr="0000b02c" rw_flags="W" width="1" name="ZIPPY_RF_INT_CLEAR" comment="Clear interrupt Sources by writing a 1 to the register bit."/>
    <register addr="0000b030" rw_flags="R" width="2" name="ZIPPY_RF_DATA_COUNTS" comment="Local RF counters for data from BB to RF and RF to BB. TO be compared with equivalent ones in the RFIC"/>
  </block>
</subsystem>
