=========================================================================================================
Auto created by Tang Dynasty v5.6.71036
   Copyright (c) 2012-2023 Anlogic Inc.
Fri Jun 28 15:42:26 2024
=========================================================================================================


Top Model:                fpga_ed4g                                                       
Device:                   eagle_s20                                                       
Timing Constraint File:   ../../LED_light.sdc                                             
STA Level:                Detail                                                          
Speed Grade:              NA                                                              

=========================================================================================================
Timing constraint:        clock: SYSCLK                                                   
Clock = SYSCLK, period 40ns, rising at 0ns, falling at 20ns

88 endpoints analyzed totally, and 928 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 3.802ns
---------------------------------------------------------------------------------------------------------

Paths for end point reg0_syn_97 (27 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     36.198 ns                                                       
 Start Point:             reg0_syn_129.clk (rising edge triggered by clock SYSCLK)        
 End Point:               reg0_syn_97.mi[0] (rising edge triggered by clock SYSCLK)       
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.622ns  (logic 2.283ns, net 1.339ns, 63% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 reg0_syn_129.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 reg0_syn_129.q[0]                                           clk2q                   0.146 r     4.098
 add0_syn_176.a[1] (rst_cnt[1])                              net  (fanout = 1)       0.602 r     4.700      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 add0_syn_176.fco                                            cell (ADDER)            0.881 r     5.581
 add0_syn_177.fci (add0_syn_149)                             net  (fanout = 1)       0.000 f     5.581      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_177.fco                                            cell (ADDER)            0.132 r     5.713
 add0_syn_178.fci (add0_syn_153)                             net  (fanout = 1)       0.000 f     5.713      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_178.fco                                            cell (ADDER)            0.132 r     5.845
 add0_syn_179.fci (add0_syn_157)                             net  (fanout = 1)       0.000 f     5.845      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_179.fco                                            cell (ADDER)            0.132 r     5.977
 add0_syn_180.fci (add0_syn_161)                             net  (fanout = 1)       0.000 f     5.977      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_180.fco                                            cell (ADDER)            0.132 r     6.109
 add0_syn_181.fci (add0_syn_165)                             net  (fanout = 1)       0.000 f     6.109      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_181.fco                                            cell (ADDER)            0.132 r     6.241
 add0_syn_182.fci (add0_syn_169)                             net  (fanout = 1)       0.000 f     6.241      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_182.fx[1]                                          cell (ADDER)            0.453 r     6.694
 reg0_syn_97.mi[0] (rst_cnt_b1[26])                          net  (fanout = 1)       0.737 r     7.431      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_97                                                 path2reg0               0.143       7.574
 Arrival time                                                                        7.574                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_97.clk (sysclk_i_dup_1)                            net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                 40.000      43.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.437
 clock uncertainty                                                                  -0.000      43.437
 clock recovergence pessimism                                                        0.335      43.772
 Required time                                                                      43.772            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              36.198ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     36.249 ns                                                       
 Start Point:             reg0_syn_118.clk (rising edge triggered by clock SYSCLK)        
 End Point:               reg0_syn_97.mi[0] (rising edge triggered by clock SYSCLK)       
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.571ns  (logic 2.085ns, net 1.486ns, 58% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 reg0_syn_118.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 reg0_syn_118.q[1]                                           clk2q                   0.146 r     4.098
 add0_syn_178.a[0] (rst_cnt[7])                              net  (fanout = 1)       0.749 r     4.847      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 add0_syn_178.fco                                            cell (ADDER)            0.947 r     5.794
 add0_syn_179.fci (add0_syn_157)                             net  (fanout = 1)       0.000 f     5.794      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_179.fco                                            cell (ADDER)            0.132 r     5.926
 add0_syn_180.fci (add0_syn_161)                             net  (fanout = 1)       0.000 f     5.926      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_180.fco                                            cell (ADDER)            0.132 r     6.058
 add0_syn_181.fci (add0_syn_165)                             net  (fanout = 1)       0.000 f     6.058      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_181.fco                                            cell (ADDER)            0.132 r     6.190
 add0_syn_182.fci (add0_syn_169)                             net  (fanout = 1)       0.000 f     6.190      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_182.fx[1]                                          cell (ADDER)            0.453 r     6.643
 reg0_syn_97.mi[0] (rst_cnt_b1[26])                          net  (fanout = 1)       0.737 r     7.380      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_97                                                 path2reg0               0.143       7.523
 Arrival time                                                                        7.523                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_97.clk (sysclk_i_dup_1)                            net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                 40.000      43.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.437
 clock uncertainty                                                                  -0.000      43.437
 clock recovergence pessimism                                                        0.335      43.772
 Required time                                                                      43.772            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              36.249ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     36.372 ns                                                       
 Start Point:             reg0_syn_127.clk (rising edge triggered by clock SYSCLK)        
 End Point:               reg0_syn_97.mi[0] (rising edge triggered by clock SYSCLK)       
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.448ns  (logic 2.238ns, net 1.210ns, 64% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 reg0_syn_127.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 reg0_syn_127.q[1]                                           clk2q                   0.146 r     4.098
 add0_syn_176.b[0] (rst_cnt[0])                              net  (fanout = 1)       0.473 r     4.571      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 add0_syn_176.fco                                            cell (ADDER)            0.836 r     5.407
 add0_syn_177.fci (add0_syn_149)                             net  (fanout = 1)       0.000 f     5.407      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_177.fco                                            cell (ADDER)            0.132 r     5.539
 add0_syn_178.fci (add0_syn_153)                             net  (fanout = 1)       0.000 f     5.539      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_178.fco                                            cell (ADDER)            0.132 r     5.671
 add0_syn_179.fci (add0_syn_157)                             net  (fanout = 1)       0.000 f     5.671      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_179.fco                                            cell (ADDER)            0.132 r     5.803
 add0_syn_180.fci (add0_syn_161)                             net  (fanout = 1)       0.000 f     5.803      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_180.fco                                            cell (ADDER)            0.132 r     5.935
 add0_syn_181.fci (add0_syn_165)                             net  (fanout = 1)       0.000 f     5.935      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_181.fco                                            cell (ADDER)            0.132 r     6.067
 add0_syn_182.fci (add0_syn_169)                             net  (fanout = 1)       0.000 f     6.067      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_182.fx[1]                                          cell (ADDER)            0.453 r     6.520
 reg0_syn_97.mi[0] (rst_cnt_b1[26])                          net  (fanout = 1)       0.737 r     7.257      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_97                                                 path2reg0               0.143       7.400
 Arrival time                                                                        7.400                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_97.clk (sysclk_i_dup_1)                            net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                 40.000      43.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.437
 clock uncertainty                                                                  -0.000      43.437
 clock recovergence pessimism                                                        0.335      43.772
 Required time                                                                      43.772            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              36.372ns          

---------------------------------------------------------------------------------------------------------

Paths for end point reg0_syn_109 (17 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     36.324 ns                                                       
 Start Point:             reg0_syn_129.clk (rising edge triggered by clock SYSCLK)        
 End Point:               reg0_syn_109.mi[1] (rising edge triggered by clock SYSCLK)      
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.496ns  (logic 1.953ns, net 1.543ns, 55% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 reg0_syn_129.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 reg0_syn_129.q[0]                                           clk2q                   0.146 r     4.098
 add0_syn_176.a[1] (rst_cnt[1])                              net  (fanout = 1)       0.602 r     4.700      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 add0_syn_176.fco                                            cell (ADDER)            0.881 r     5.581
 add0_syn_177.fci (add0_syn_149)                             net  (fanout = 1)       0.000 f     5.581      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_177.fco                                            cell (ADDER)            0.132 r     5.713
 add0_syn_178.fci (add0_syn_153)                             net  (fanout = 1)       0.000 f     5.713      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_178.fco                                            cell (ADDER)            0.132 r     5.845
 add0_syn_179.fci (add0_syn_157)                             net  (fanout = 1)       0.000 f     5.845      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_179.fco                                            cell (ADDER)            0.132 r     5.977
 add0_syn_180.fci (add0_syn_161)                             net  (fanout = 1)       0.000 f     5.977      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_180.fx[0]                                          cell (ADDER)            0.387 r     6.364
 reg0_syn_109.mi[1] (rst_cnt_b1[16])                         net  (fanout = 1)       0.941 r     7.305      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_109                                                path2reg1               0.143       7.448
 Arrival time                                                                        7.448                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_109.clk (sysclk_i_dup_1)                           net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                 40.000      43.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.437
 clock uncertainty                                                                  -0.000      43.437
 clock recovergence pessimism                                                        0.335      43.772
 Required time                                                                      43.772            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              36.324ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     36.375 ns                                                       
 Start Point:             reg0_syn_118.clk (rising edge triggered by clock SYSCLK)        
 End Point:               reg0_syn_109.mi[1] (rising edge triggered by clock SYSCLK)      
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.445ns  (logic 1.755ns, net 1.690ns, 50% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 reg0_syn_118.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 reg0_syn_118.q[1]                                           clk2q                   0.146 r     4.098
 add0_syn_178.a[0] (rst_cnt[7])                              net  (fanout = 1)       0.749 r     4.847      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 add0_syn_178.fco                                            cell (ADDER)            0.947 r     5.794
 add0_syn_179.fci (add0_syn_157)                             net  (fanout = 1)       0.000 f     5.794      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_179.fco                                            cell (ADDER)            0.132 r     5.926
 add0_syn_180.fci (add0_syn_161)                             net  (fanout = 1)       0.000 f     5.926      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_180.fx[0]                                          cell (ADDER)            0.387 r     6.313
 reg0_syn_109.mi[1] (rst_cnt_b1[16])                         net  (fanout = 1)       0.941 r     7.254      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_109                                                path2reg1               0.143       7.397
 Arrival time                                                                        7.397                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_109.clk (sysclk_i_dup_1)                           net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                 40.000      43.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.437
 clock uncertainty                                                                  -0.000      43.437
 clock recovergence pessimism                                                        0.335      43.772
 Required time                                                                      43.772            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              36.375ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     36.498 ns                                                       
 Start Point:             reg0_syn_127.clk (rising edge triggered by clock SYSCLK)        
 End Point:               reg0_syn_109.mi[1] (rising edge triggered by clock SYSCLK)      
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.322ns  (logic 1.908ns, net 1.414ns, 57% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 reg0_syn_127.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 reg0_syn_127.q[1]                                           clk2q                   0.146 r     4.098
 add0_syn_176.b[0] (rst_cnt[0])                              net  (fanout = 1)       0.473 r     4.571      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 add0_syn_176.fco                                            cell (ADDER)            0.836 r     5.407
 add0_syn_177.fci (add0_syn_149)                             net  (fanout = 1)       0.000 f     5.407      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_177.fco                                            cell (ADDER)            0.132 r     5.539
 add0_syn_178.fci (add0_syn_153)                             net  (fanout = 1)       0.000 f     5.539      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_178.fco                                            cell (ADDER)            0.132 r     5.671
 add0_syn_179.fci (add0_syn_157)                             net  (fanout = 1)       0.000 f     5.671      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_179.fco                                            cell (ADDER)            0.132 r     5.803
 add0_syn_180.fci (add0_syn_161)                             net  (fanout = 1)       0.000 f     5.803      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_180.fx[0]                                          cell (ADDER)            0.387 r     6.190
 reg0_syn_109.mi[1] (rst_cnt_b1[16])                         net  (fanout = 1)       0.941 r     7.131      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_109                                                path2reg1               0.143       7.274
 Arrival time                                                                        7.274                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_109.clk (sysclk_i_dup_1)                           net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                 40.000      43.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.437
 clock uncertainty                                                                  -0.000      43.437
 clock recovergence pessimism                                                        0.335      43.772
 Required time                                                                      43.772            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              36.498ns          

---------------------------------------------------------------------------------------------------------

Paths for end point reg0_syn_100 (23 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     36.330 ns                                                       
 Start Point:             reg0_syn_129.clk (rising edge triggered by clock SYSCLK)        
 End Point:               reg0_syn_100.mi[0] (rising edge triggered by clock SYSCLK)      
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.490ns  (logic 2.151ns, net 1.339ns, 61% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 reg0_syn_129.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 reg0_syn_129.q[0]                                           clk2q                   0.146 r     4.098
 add0_syn_176.a[1] (rst_cnt[1])                              net  (fanout = 1)       0.602 r     4.700      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 add0_syn_176.fco                                            cell (ADDER)            0.881 r     5.581
 add0_syn_177.fci (add0_syn_149)                             net  (fanout = 1)       0.000 f     5.581      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_177.fco                                            cell (ADDER)            0.132 r     5.713
 add0_syn_178.fci (add0_syn_153)                             net  (fanout = 1)       0.000 f     5.713      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_178.fco                                            cell (ADDER)            0.132 r     5.845
 add0_syn_179.fci (add0_syn_157)                             net  (fanout = 1)       0.000 f     5.845      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_179.fco                                            cell (ADDER)            0.132 r     5.977
 add0_syn_180.fci (add0_syn_161)                             net  (fanout = 1)       0.000 f     5.977      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_180.fco                                            cell (ADDER)            0.132 r     6.109
 add0_syn_181.fci (add0_syn_165)                             net  (fanout = 1)       0.000 f     6.109      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_181.fx[1]                                          cell (ADDER)            0.453 r     6.562
 reg0_syn_100.mi[0] (rst_cnt_b1[22])                         net  (fanout = 1)       0.737 r     7.299      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_100                                                path2reg0               0.143       7.442
 Arrival time                                                                        7.442                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_100.clk (sysclk_i_dup_1)                           net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                 40.000      43.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.437
 clock uncertainty                                                                  -0.000      43.437
 clock recovergence pessimism                                                        0.335      43.772
 Required time                                                                      43.772            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              36.330ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     36.381 ns                                                       
 Start Point:             reg0_syn_118.clk (rising edge triggered by clock SYSCLK)        
 End Point:               reg0_syn_100.mi[0] (rising edge triggered by clock SYSCLK)      
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.439ns  (logic 1.953ns, net 1.486ns, 56% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 reg0_syn_118.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 reg0_syn_118.q[1]                                           clk2q                   0.146 r     4.098
 add0_syn_178.a[0] (rst_cnt[7])                              net  (fanout = 1)       0.749 r     4.847      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 add0_syn_178.fco                                            cell (ADDER)            0.947 r     5.794
 add0_syn_179.fci (add0_syn_157)                             net  (fanout = 1)       0.000 f     5.794      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_179.fco                                            cell (ADDER)            0.132 r     5.926
 add0_syn_180.fci (add0_syn_161)                             net  (fanout = 1)       0.000 f     5.926      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_180.fco                                            cell (ADDER)            0.132 r     6.058
 add0_syn_181.fci (add0_syn_165)                             net  (fanout = 1)       0.000 f     6.058      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_181.fx[1]                                          cell (ADDER)            0.453 r     6.511
 reg0_syn_100.mi[0] (rst_cnt_b1[22])                         net  (fanout = 1)       0.737 r     7.248      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_100                                                path2reg0               0.143       7.391
 Arrival time                                                                        7.391                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_100.clk (sysclk_i_dup_1)                           net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                 40.000      43.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.437
 clock uncertainty                                                                  -0.000      43.437
 clock recovergence pessimism                                                        0.335      43.772
 Required time                                                                      43.772            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              36.381ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     36.504 ns                                                       
 Start Point:             reg0_syn_127.clk (rising edge triggered by clock SYSCLK)        
 End Point:               reg0_syn_100.mi[0] (rising edge triggered by clock SYSCLK)      
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         3.316ns  (logic 2.106ns, net 1.210ns, 63% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.890       1.890                    
 reg0_syn_127.clk (sysclk_i_dup_1)                           net                     2.062       3.952      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.952
---------------------------------------------------------------------------------------------------------
 reg0_syn_127.q[1]                                           clk2q                   0.146 r     4.098
 add0_syn_176.b[0] (rst_cnt[0])                              net  (fanout = 1)       0.473 r     4.571      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 add0_syn_176.fco                                            cell (ADDER)            0.836 r     5.407
 add0_syn_177.fci (add0_syn_149)                             net  (fanout = 1)       0.000 f     5.407      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_177.fco                                            cell (ADDER)            0.132 r     5.539
 add0_syn_178.fci (add0_syn_153)                             net  (fanout = 1)       0.000 f     5.539      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_178.fco                                            cell (ADDER)            0.132 r     5.671
 add0_syn_179.fci (add0_syn_157)                             net  (fanout = 1)       0.000 f     5.671      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_179.fco                                            cell (ADDER)            0.132 r     5.803
 add0_syn_180.fci (add0_syn_161)                             net  (fanout = 1)       0.000 f     5.803      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_180.fco                                            cell (ADDER)            0.132 r     5.935
 add0_syn_181.fci (add0_syn_165)                             net  (fanout = 1)       0.000 f     5.935      ../../../src/rtl/FPGA/fpga_ed4g.sv(26)
 add0_syn_181.fx[1]                                          cell (ADDER)            0.453 r     6.388
 reg0_syn_100.mi[0] (rst_cnt_b1[22])                         net  (fanout = 1)       0.737 r     7.125      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_100                                                path2reg0               0.143       7.268
 Arrival time                                                                        7.268                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.700       1.700                    
 reg0_syn_100.clk (sysclk_i_dup_1)                           net                     1.853       3.553      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                 40.000      43.553
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      43.437
 clock uncertainty                                                                  -0.000      43.437
 clock recovergence pessimism                                                        0.335      43.772
 Required time                                                                      43.772            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              36.504ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point reg0_syn_115 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.445 ns                                                        
 Start Point:             reg0_syn_91.clk (rising edge triggered by clock SYSCLK)         
 End Point:               reg0_syn_115.ce (rising edge triggered by clock SYSCLK)         
 Clock group:             SYSCLK                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.551ns  (logic 0.196ns, net 0.355ns, 35% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.310       1.310                    
 reg0_syn_91.clk (sysclk_i_dup_1)                            net                     1.756       3.066      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.066
---------------------------------------------------------------------------------------------------------
 reg0_syn_91.q[0]                                            clk2q                   0.109 r     3.175
 reg0_syn_115.ce (rst_cnt[28])                               net  (fanout = 17)      0.355 r     3.530      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_115                                                path2reg                0.087       3.617
 Arrival time                                                                        3.617                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.440       1.440                    
 reg0_syn_115.clk (sysclk_i_dup_1)                           net                     1.930       3.370      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                  0.000       3.370
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       3.431
 clock uncertainty                                                                   0.000       3.431
 clock recovergence pessimism                                                       -0.259       3.172
 Required time                                                                       3.172            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.445ns          

---------------------------------------------------------------------------------------------------------

Paths for end point reg0_syn_129 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.461 ns                                                        
 Start Point:             reg0_syn_91.clk (rising edge triggered by clock SYSCLK)         
 End Point:               reg0_syn_129.ce (rising edge triggered by clock SYSCLK)         
 Clock group:             SYSCLK                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.551ns  (logic 0.196ns, net 0.355ns, 35% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.310       1.310                    
 reg0_syn_91.clk (sysclk_i_dup_1)                            net                     1.756       3.066      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.066
---------------------------------------------------------------------------------------------------------
 reg0_syn_91.q[0]                                            clk2q                   0.109 r     3.175
 reg0_syn_129.ce (rst_cnt[28])                               net  (fanout = 17)      0.355 r     3.530      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_129                                                path2reg                0.087       3.617
 Arrival time                                                                        3.617                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.440       1.440                    
 reg0_syn_129.clk (sysclk_i_dup_1)                           net                     1.930       3.370      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                  0.000       3.370
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       3.431
 clock uncertainty                                                                   0.000       3.431
 clock recovergence pessimism                                                       -0.275       3.156
 Required time                                                                       3.156            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.461ns          

---------------------------------------------------------------------------------------------------------

Paths for end point reg0_syn_103 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.475 ns                                                        
 Start Point:             reg0_syn_91.clk (rising edge triggered by clock SYSCLK)         
 End Point:               reg0_syn_103.ce (rising edge triggered by clock SYSCLK)         
 Clock group:             SYSCLK                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.551ns  (logic 0.196ns, net 0.355ns, 35% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.310       1.310                    
 reg0_syn_91.clk (sysclk_i_dup_1)                            net                     1.756       3.066      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 launch clock edge                                                                   0.000       3.066
---------------------------------------------------------------------------------------------------------
 reg0_syn_91.q[0]                                            clk2q                   0.109 r     3.175
 reg0_syn_103.ce (rst_cnt[28])                               net  (fanout = 17)      0.355 r     3.530      ../../../src/rtl/FPGA/fpga_ed4g.sv(13)
 reg0_syn_103                                                path2reg                0.087       3.617
 Arrival time                                                                        3.617                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 sysclk_i                                                                            0.000       0.000                    
 sysclk_i_syn_2.ipad                                         hier                    0.000       0.000                    
 sysclk_i_syn_2.di                                           cell (PAD)              1.440       1.440                    
 reg0_syn_103.clk (sysclk_i_dup_1)                           net                     1.930       3.370      ../../../src/rtl/FPGA/fpga_ed4g.sv(4)
 capture clock edge                                                                  0.000       3.370
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       3.431
 clock uncertainty                                                                   0.000       3.431
 clock recovergence pessimism                                                       -0.289       3.142
 Required time                                                                       3.142            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.475ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: clk_150m                                                 
Clock = clk_150m, period 6.666ns, rising at 0ns, falling at 3.333ns

254 endpoints analyzed totally, and 6444 paths analyzed
6 errors detected : 6 setup errors (TNS = -1.990), 0 hold errors (TNS = 0.000)
Minimum period is 8.592ns
---------------------------------------------------------------------------------------------------------

Paths for end point sdo_syn_4 (1082 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -1.926 ns                                                        
 Start Point:             u_LED_send/reg3_syn_73.clk (rising edge triggered by clock clk_150m)
 End Point:               sdo_syn_4.do[0] (rising edge triggered by clock clk_150m)       
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         8.279ns  (logic 2.953ns, net 5.326ns, 35% logic)                
 Logic Levels:            7 ( LUT5=3 LUT3=2 LUT4=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg3_syn_73.clk (clk_150m)                       net                     2.276       2.276      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_LED_send/reg3_syn_73.q[1]                                 clk2q                   0.146 r     2.422
 _al_n1_syn_106.b[0] (u_LED_send/send_cnt[1])                net  (fanout = 4)       0.612 r     3.034      ../../../src/rtl/led_phy/LED_send.sv(37)
 _al_n1_syn_106.f[0]                                         cell                    0.432 r     3.466
 u_LED_send/reg2_syn_845.d[1] (u_LED_send/sdo_b[1])          net  (fanout = 59)      0.728 r     4.194                    
 u_LED_send/reg2_syn_845.f[1]                                cell (LUT4)             0.205 r     4.399
 u_LED_send/reg2_syn_884.c[1] (u_LED_send/sdo_n_syn_87)      net  (fanout = 1)       0.468 r     4.867                    
 u_LED_send/reg2_syn_884.f[1]                                cell (LUT3)             0.348 r     5.215
 u_LED_send/reg2_syn_884.b[0] (u_LED_send/mux0_syn_477)      net  (fanout = 1)       0.456 r     5.671      ../../../src/rtl/led_phy/LED_send.sv(213)
 u_LED_send/reg2_syn_884.f[0]                                cell (LUT3)             0.431 r     6.102
 u_LED_send/reg2_syn_794.a[0] (u_LED_send/mux0_syn_428)      net  (fanout = 1)       0.307 r     6.409      ../../../src/rtl/led_phy/LED_send.sv(213)
 u_LED_send/reg2_syn_794.f[0]                                cell (LUT5)             0.424 r     6.833
 u_LED_send/reg2_syn_794.a[1] (u_LED_send/sdo_n_syn_117)     net  (fanout = 1)       0.456 r     7.289                    
 u_LED_send/reg2_syn_794.f[1]                                cell (LUT5)             0.424 r     7.713
 u_LED_send/sdo_reg_syn_5.b[1] (u_LED_send/sdo_n_syn_119)    net  (fanout = 2)       0.456 r     8.169                    
 u_LED_send/sdo_reg_syn_5.fx[0]                              cell (LUT5)             0.543 r     8.712
 sdo_syn_4.do[0] (u_LED_send/sdo_n)                          net  (fanout = 1)       1.843 r    10.555      ../../../src/rtl/FPGA/fpga_ed4g.sv(8)
 sdo_syn_4                                                   path2reg                0.000      10.555
 Arrival time                                                                       10.555                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 sdo_syn_4.osclk (clk_150m)                                  net                     1.857       1.857      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  6.666       8.523
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       8.462
 clock uncertainty                                                                  -0.000       8.462
 clock recovergence pessimism                                                        0.167       8.629
 Required time                                                                       8.629            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.926ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.926 ns                                                        
 Start Point:             u_LED_send/reg3_syn_73.clk (rising edge triggered by clock clk_150m)
 End Point:               sdo_syn_4.do[0] (rising edge triggered by clock clk_150m)       
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         8.279ns  (logic 2.953ns, net 5.326ns, 35% logic)                
 Logic Levels:            7 ( LUT5=3 LUT3=2 LUT4=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg3_syn_73.clk (clk_150m)                       net                     2.276       2.276      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_LED_send/reg3_syn_73.q[1]                                 clk2q                   0.146 r     2.422
 _al_n1_syn_106.b[0] (u_LED_send/send_cnt[1])                net  (fanout = 4)       0.612 r     3.034      ../../../src/rtl/led_phy/LED_send.sv(37)
 _al_n1_syn_106.f[0]                                         cell                    0.432 r     3.466
 u_LED_send/reg2_syn_845.d[1] (u_LED_send/sdo_b[1])          net  (fanout = 59)      0.728 r     4.194                    
 u_LED_send/reg2_syn_845.f[1]                                cell (LUT4)             0.205 r     4.399
 u_LED_send/reg2_syn_884.c[1] (u_LED_send/sdo_n_syn_87)      net  (fanout = 1)       0.468 r     4.867                    
 u_LED_send/reg2_syn_884.f[1]                                cell (LUT3)             0.348 r     5.215
 u_LED_send/reg2_syn_884.b[0] (u_LED_send/mux0_syn_477)      net  (fanout = 1)       0.456 r     5.671      ../../../src/rtl/led_phy/LED_send.sv(213)
 u_LED_send/reg2_syn_884.f[0]                                cell (LUT3)             0.431 r     6.102
 u_LED_send/reg2_syn_794.a[0] (u_LED_send/mux0_syn_428)      net  (fanout = 1)       0.307 r     6.409      ../../../src/rtl/led_phy/LED_send.sv(213)
 u_LED_send/reg2_syn_794.f[0]                                cell (LUT5)             0.424 r     6.833
 u_LED_send/reg2_syn_794.a[1] (u_LED_send/sdo_n_syn_117)     net  (fanout = 1)       0.456 r     7.289                    
 u_LED_send/reg2_syn_794.f[1]                                cell (LUT5)             0.424 r     7.713
 u_LED_send/sdo_reg_syn_5.b[0] (u_LED_send/sdo_n_syn_119)    net  (fanout = 2)       0.456 r     8.169                    
 u_LED_send/sdo_reg_syn_5.fx[0]                              cell (LUT5)             0.543 r     8.712
 sdo_syn_4.do[0] (u_LED_send/sdo_n)                          net  (fanout = 1)       1.843 r    10.555      ../../../src/rtl/FPGA/fpga_ed4g.sv(8)
 sdo_syn_4                                                   path2reg                0.000      10.555
 Arrival time                                                                       10.555                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 sdo_syn_4.osclk (clk_150m)                                  net                     1.857       1.857      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  6.666       8.523
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       8.462
 clock uncertainty                                                                  -0.000       8.462
 clock recovergence pessimism                                                        0.167       8.629
 Required time                                                                       8.629            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.926ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.907 ns                                                        
 Start Point:             u_LED_send/reg3_syn_73.clk (rising edge triggered by clock clk_150m)
 End Point:               sdo_syn_4.do[0] (rising edge triggered by clock clk_150m)       
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         8.260ns  (logic 3.204ns, net 5.056ns, 38% logic)                
 Logic Levels:            8 ( LUT5=3 LUT3=2 ADDER=2 LUT4=1 )                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg3_syn_73.clk (clk_150m)                       net                     2.276       2.276      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_LED_send/reg3_syn_73.q[0]                                 clk2q                   0.146 r     2.422
 _al_n1_syn_103.b[1] (u_LED_send/send_cnt[0])                net  (fanout = 4)       0.342 r     2.764      ../../../src/rtl/led_phy/LED_send.sv(37)
 _al_n1_syn_103.fco                                          cell (ADDER)            0.539 r     3.303
 _al_n1_syn_106.fci (_al_n1_syn_71)                          net  (fanout = 1)       0.000 f     3.303                    
 _al_n1_syn_106.f[0]                                         cell (ADDER)            0.144 r     3.447
 u_LED_send/reg2_syn_845.d[1] (u_LED_send/sdo_b[1])          net  (fanout = 59)      0.728 r     4.175                    
 u_LED_send/reg2_syn_845.f[1]                                cell (LUT4)             0.205 r     4.380
 u_LED_send/reg2_syn_884.c[1] (u_LED_send/sdo_n_syn_87)      net  (fanout = 1)       0.468 r     4.848                    
 u_LED_send/reg2_syn_884.f[1]                                cell (LUT3)             0.348 r     5.196
 u_LED_send/reg2_syn_884.b[0] (u_LED_send/mux0_syn_477)      net  (fanout = 1)       0.456 r     5.652      ../../../src/rtl/led_phy/LED_send.sv(213)
 u_LED_send/reg2_syn_884.f[0]                                cell (LUT3)             0.431 r     6.083
 u_LED_send/reg2_syn_794.a[0] (u_LED_send/mux0_syn_428)      net  (fanout = 1)       0.307 r     6.390      ../../../src/rtl/led_phy/LED_send.sv(213)
 u_LED_send/reg2_syn_794.f[0]                                cell (LUT5)             0.424 r     6.814
 u_LED_send/reg2_syn_794.a[1] (u_LED_send/sdo_n_syn_117)     net  (fanout = 1)       0.456 r     7.270                    
 u_LED_send/reg2_syn_794.f[1]                                cell (LUT5)             0.424 r     7.694
 u_LED_send/sdo_reg_syn_5.b[1] (u_LED_send/sdo_n_syn_119)    net  (fanout = 2)       0.456 r     8.150                    
 u_LED_send/sdo_reg_syn_5.fx[0]                              cell (LUT5)             0.543 r     8.693
 sdo_syn_4.do[0] (u_LED_send/sdo_n)                          net  (fanout = 1)       1.843 r    10.536      ../../../src/rtl/FPGA/fpga_ed4g.sv(8)
 sdo_syn_4                                                   path2reg                0.000      10.536
 Arrival time                                                                       10.536                  (8 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 sdo_syn_4.osclk (clk_150m)                                  net                     1.857       1.857      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  6.666       8.523
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       8.462
 clock uncertainty                                                                  -0.000       8.462
 clock recovergence pessimism                                                        0.167       8.629
 Required time                                                                       8.629            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.907ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_LED_send/sdo_reg_syn_5 (1082 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -0.064 ns                                                        
 Start Point:             u_LED_send/reg3_syn_73.clk (rising edge triggered by clock clk_150m)
 End Point:               u_LED_send/sdo_reg_syn_5.b[1] (rising edge triggered by clock clk_150m)
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         6.550ns  (logic 3.067ns, net 3.483ns, 46% logic)                
 Logic Levels:            7 ( LUT5=3 LUT3=2 LUT4=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg3_syn_73.clk (clk_150m)                       net                     2.276       2.276      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_LED_send/reg3_syn_73.q[1]                                 clk2q                   0.146 r     2.422
 _al_n1_syn_106.b[0] (u_LED_send/send_cnt[1])                net  (fanout = 4)       0.612 r     3.034      ../../../src/rtl/led_phy/LED_send.sv(37)
 _al_n1_syn_106.f[0]                                         cell                    0.432 r     3.466
 u_LED_send/reg2_syn_845.d[1] (u_LED_send/sdo_b[1])          net  (fanout = 59)      0.728 r     4.194                    
 u_LED_send/reg2_syn_845.f[1]                                cell (LUT4)             0.205 r     4.399
 u_LED_send/reg2_syn_884.c[1] (u_LED_send/sdo_n_syn_87)      net  (fanout = 1)       0.468 r     4.867                    
 u_LED_send/reg2_syn_884.f[1]                                cell (LUT3)             0.348 r     5.215
 u_LED_send/reg2_syn_884.b[0] (u_LED_send/mux0_syn_477)      net  (fanout = 1)       0.456 r     5.671      ../../../src/rtl/led_phy/LED_send.sv(213)
 u_LED_send/reg2_syn_884.f[0]                                cell (LUT3)             0.431 r     6.102
 u_LED_send/reg2_syn_794.a[0] (u_LED_send/mux0_syn_428)      net  (fanout = 1)       0.307 r     6.409      ../../../src/rtl/led_phy/LED_send.sv(213)
 u_LED_send/reg2_syn_794.f[0]                                cell (LUT5)             0.424 r     6.833
 u_LED_send/reg2_syn_794.a[1] (u_LED_send/sdo_n_syn_117)     net  (fanout = 1)       0.456 r     7.289                    
 u_LED_send/reg2_syn_794.f[1]                                cell (LUT5)             0.424 r     7.713
 u_LED_send/sdo_reg_syn_5.b[1] (u_LED_send/sdo_n_syn_119)    net  (fanout = 2)       0.456 r     8.169      ../../../src/rtl/led_phy/LED_send.sv(15)
 u_LED_send/sdo_reg_syn_5                                    path2reg0 (LUT5)        0.657       8.826
 Arrival time                                                                        8.826                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/sdo_reg_syn_5.clk (clk_150m)                     net                     2.045       2.045      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  6.666       8.711
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.595
 clock uncertainty                                                                  -0.000       8.595
 clock recovergence pessimism                                                        0.167       8.762
 Required time                                                                       8.762            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.064ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.064 ns                                                        
 Start Point:             u_LED_send/reg3_syn_73.clk (rising edge triggered by clock clk_150m)
 End Point:               u_LED_send/sdo_reg_syn_5.b[0] (rising edge triggered by clock clk_150m)
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         6.550ns  (logic 3.067ns, net 3.483ns, 46% logic)                
 Logic Levels:            7 ( LUT5=3 LUT3=2 LUT4=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg3_syn_73.clk (clk_150m)                       net                     2.276       2.276      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_LED_send/reg3_syn_73.q[1]                                 clk2q                   0.146 r     2.422
 _al_n1_syn_106.b[0] (u_LED_send/send_cnt[1])                net  (fanout = 4)       0.612 r     3.034      ../../../src/rtl/led_phy/LED_send.sv(37)
 _al_n1_syn_106.f[0]                                         cell                    0.432 r     3.466
 u_LED_send/reg2_syn_845.d[1] (u_LED_send/sdo_b[1])          net  (fanout = 59)      0.728 r     4.194                    
 u_LED_send/reg2_syn_845.f[1]                                cell (LUT4)             0.205 r     4.399
 u_LED_send/reg2_syn_884.c[1] (u_LED_send/sdo_n_syn_87)      net  (fanout = 1)       0.468 r     4.867                    
 u_LED_send/reg2_syn_884.f[1]                                cell (LUT3)             0.348 r     5.215
 u_LED_send/reg2_syn_884.b[0] (u_LED_send/mux0_syn_477)      net  (fanout = 1)       0.456 r     5.671      ../../../src/rtl/led_phy/LED_send.sv(213)
 u_LED_send/reg2_syn_884.f[0]                                cell (LUT3)             0.431 r     6.102
 u_LED_send/reg2_syn_794.a[0] (u_LED_send/mux0_syn_428)      net  (fanout = 1)       0.307 r     6.409      ../../../src/rtl/led_phy/LED_send.sv(213)
 u_LED_send/reg2_syn_794.f[0]                                cell (LUT5)             0.424 r     6.833
 u_LED_send/reg2_syn_794.a[1] (u_LED_send/sdo_n_syn_117)     net  (fanout = 1)       0.456 r     7.289                    
 u_LED_send/reg2_syn_794.f[1]                                cell (LUT5)             0.424 r     7.713
 u_LED_send/sdo_reg_syn_5.b[0] (u_LED_send/sdo_n_syn_119)    net  (fanout = 2)       0.456 r     8.169      ../../../src/rtl/led_phy/LED_send.sv(15)
 u_LED_send/sdo_reg_syn_5                                    path2reg0 (LUT5)        0.657       8.826
 Arrival time                                                                        8.826                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/sdo_reg_syn_5.clk (clk_150m)                     net                     2.045       2.045      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  6.666       8.711
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.595
 clock uncertainty                                                                  -0.000       8.595
 clock recovergence pessimism                                                        0.167       8.762
 Required time                                                                       8.762            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.064ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.045 ns                                                        
 Start Point:             u_LED_send/reg3_syn_73.clk (rising edge triggered by clock clk_150m)
 End Point:               u_LED_send/sdo_reg_syn_5.b[1] (rising edge triggered by clock clk_150m)
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         6.531ns  (logic 3.318ns, net 3.213ns, 50% logic)                
 Logic Levels:            8 ( LUT5=3 LUT3=2 ADDER=2 LUT4=1 )                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg3_syn_73.clk (clk_150m)                       net                     2.276       2.276      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_LED_send/reg3_syn_73.q[0]                                 clk2q                   0.146 r     2.422
 _al_n1_syn_103.b[1] (u_LED_send/send_cnt[0])                net  (fanout = 4)       0.342 r     2.764      ../../../src/rtl/led_phy/LED_send.sv(37)
 _al_n1_syn_103.fco                                          cell (ADDER)            0.539 r     3.303
 _al_n1_syn_106.fci (_al_n1_syn_71)                          net  (fanout = 1)       0.000 f     3.303                    
 _al_n1_syn_106.f[0]                                         cell (ADDER)            0.144 r     3.447
 u_LED_send/reg2_syn_845.d[1] (u_LED_send/sdo_b[1])          net  (fanout = 59)      0.728 r     4.175                    
 u_LED_send/reg2_syn_845.f[1]                                cell (LUT4)             0.205 r     4.380
 u_LED_send/reg2_syn_884.c[1] (u_LED_send/sdo_n_syn_87)      net  (fanout = 1)       0.468 r     4.848                    
 u_LED_send/reg2_syn_884.f[1]                                cell (LUT3)             0.348 r     5.196
 u_LED_send/reg2_syn_884.b[0] (u_LED_send/mux0_syn_477)      net  (fanout = 1)       0.456 r     5.652      ../../../src/rtl/led_phy/LED_send.sv(213)
 u_LED_send/reg2_syn_884.f[0]                                cell (LUT3)             0.431 r     6.083
 u_LED_send/reg2_syn_794.a[0] (u_LED_send/mux0_syn_428)      net  (fanout = 1)       0.307 r     6.390      ../../../src/rtl/led_phy/LED_send.sv(213)
 u_LED_send/reg2_syn_794.f[0]                                cell (LUT5)             0.424 r     6.814
 u_LED_send/reg2_syn_794.a[1] (u_LED_send/sdo_n_syn_117)     net  (fanout = 1)       0.456 r     7.270                    
 u_LED_send/reg2_syn_794.f[1]                                cell (LUT5)             0.424 r     7.694
 u_LED_send/sdo_reg_syn_5.b[1] (u_LED_send/sdo_n_syn_119)    net  (fanout = 2)       0.456 r     8.150      ../../../src/rtl/led_phy/LED_send.sv(15)
 u_LED_send/sdo_reg_syn_5                                    path2reg0 (LUT5)        0.657       8.807
 Arrival time                                                                        8.807                  (8 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/sdo_reg_syn_5.clk (clk_150m)                     net                     2.045       2.045      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  6.666       8.711
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.595
 clock uncertainty                                                                  -0.000       8.595
 clock recovergence pessimism                                                        0.167       8.762
 Required time                                                                       8.762            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.045ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_LED_send/reg0_syn_28 (35 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     1.270 ns                                                        
 Start Point:             u_LED_send/reg3_syn_76.clk (rising edge triggered by clock clk_150m)
 End Point:               u_LED_send/reg0_syn_28.mi[1] (rising edge triggered by clock clk_150m)
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         5.144ns  (logic 2.093ns, net 3.051ns, 40% logic)                
 Logic Levels:            4 ( ADDER=2 LUT4=1 LUT3=1 )                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg3_syn_76.clk (clk_150m)                       net                     2.276       2.276      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_LED_send/reg3_syn_76.q[0]                                 clk2q                   0.146 r     2.422
 u_LED_send/lt1_syn_57.a[1] (u_LED_send/send_cnt[2])         net  (fanout = 4)       0.775 r     3.197      ../../../src/rtl/led_phy/LED_send.sv(37)
 u_LED_send/lt1_syn_57.fco                                   cell (ADDER)            0.627 r     3.824
 u_LED_send/lt1_syn_60.fci (u_LED_send/lt1_syn_9)            net  (fanout = 1)       0.000 f     3.824      ../../../src/rtl/led_phy/LED_send.sv(80)
 u_LED_send/lt1_syn_60.fco                                   cell (ADDER)            0.073 r     3.897
 u_LED_send/lt1_syn_63.fci (u_LED_send/lt1_syn_13)           net  (fanout = 1)       0.000 f     3.897      ../../../src/rtl/led_phy/LED_send.sv(80)
 u_LED_send/lt1_syn_63.fco                                   cell (ADDER)            0.073 r     3.970
 u_LED_send/lt1_syn_66.fci (u_LED_send/lt1_syn_17)           net  (fanout = 1)       0.000 f     3.970      ../../../src/rtl/led_phy/LED_send.sv(80)
 u_LED_send/lt1_syn_66.fco                                   cell (ADDER)            0.073 r     4.043
 u_LED_send/lt1_syn_69.fci (u_LED_send/lt1_syn_21)           net  (fanout = 1)       0.000 f     4.043      ../../../src/rtl/led_phy/LED_send.sv(80)
 u_LED_send/lt1_syn_69.fco                                   cell (ADDER)            0.073 r     4.116
 u_LED_send/lt1_syn_71.fci (u_LED_send/lt1_syn_25)           net  (fanout = 1)       0.000 f     4.116      ../../../src/rtl/led_phy/LED_send.sv(80)
 u_LED_send/lt1_syn_71.f[0]                                  cell (ADDER)            0.144 r     4.260
 u_LED_send/n_state[0]_syn_28.a[1] (u_LED_send/n_state_n7)   net  (fanout = 1)       0.594 r     4.854                    
 u_LED_send/n_state[0]_syn_28.f[1]                           cell (LUT3)             0.408 r     5.262
 u_LED_send/reg0_syn_28.b[0] (u_LED_send/n_state[0]_syn_12)  net  (fanout = 1)       0.738 r     6.000      ../../../src/rtl/led_phy/LED_send.sv(41)
 u_LED_send/reg0_syn_28.f[0]                                 cell (LUT4)             0.333 r     6.333
 u_LED_send/reg0_syn_28.mi[1] (u_LED_send/n_state[0])        net  (fanout = 1)       0.944 r     7.277      ../../../src/rtl/led_phy/LED_send.sv(41)
 u_LED_send/reg0_syn_28                                      path2reg1               0.143       7.420
 Arrival time                                                                        7.420                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg0_syn_28.clk (clk_150m)                       net                     2.045       2.045      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  6.666       8.711
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.595
 clock uncertainty                                                                  -0.000       8.595
 clock recovergence pessimism                                                        0.095       8.690
 Required time                                                                       8.690            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.270ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.330 ns                                                        
 Start Point:             u_LED_send/reg3_syn_73.clk (rising edge triggered by clock clk_150m)
 End Point:               u_LED_send/reg0_syn_28.mi[1] (rising edge triggered by clock clk_150m)
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         5.084ns  (logic 2.172ns, net 2.912ns, 42% logic)                
 Logic Levels:            4 ( ADDER=2 LUT4=1 LUT3=1 )                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg3_syn_73.clk (clk_150m)                       net                     2.276       2.276      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_LED_send/reg3_syn_73.q[1]                                 clk2q                   0.146 r     2.422
 u_LED_send/lt1_syn_57.a[0] (u_LED_send/send_cnt[1])         net  (fanout = 4)       0.636 r     3.058      ../../../src/rtl/led_phy/LED_send.sv(37)
 u_LED_send/lt1_syn_57.fco                                   cell (ADDER)            0.706 r     3.764
 u_LED_send/lt1_syn_60.fci (u_LED_send/lt1_syn_9)            net  (fanout = 1)       0.000 f     3.764      ../../../src/rtl/led_phy/LED_send.sv(80)
 u_LED_send/lt1_syn_60.fco                                   cell (ADDER)            0.073 r     3.837
 u_LED_send/lt1_syn_63.fci (u_LED_send/lt1_syn_13)           net  (fanout = 1)       0.000 f     3.837      ../../../src/rtl/led_phy/LED_send.sv(80)
 u_LED_send/lt1_syn_63.fco                                   cell (ADDER)            0.073 r     3.910
 u_LED_send/lt1_syn_66.fci (u_LED_send/lt1_syn_17)           net  (fanout = 1)       0.000 f     3.910      ../../../src/rtl/led_phy/LED_send.sv(80)
 u_LED_send/lt1_syn_66.fco                                   cell (ADDER)            0.073 r     3.983
 u_LED_send/lt1_syn_69.fci (u_LED_send/lt1_syn_21)           net  (fanout = 1)       0.000 f     3.983      ../../../src/rtl/led_phy/LED_send.sv(80)
 u_LED_send/lt1_syn_69.fco                                   cell (ADDER)            0.073 r     4.056
 u_LED_send/lt1_syn_71.fci (u_LED_send/lt1_syn_25)           net  (fanout = 1)       0.000 f     4.056      ../../../src/rtl/led_phy/LED_send.sv(80)
 u_LED_send/lt1_syn_71.f[0]                                  cell (ADDER)            0.144 r     4.200
 u_LED_send/n_state[0]_syn_28.a[1] (u_LED_send/n_state_n7)   net  (fanout = 1)       0.594 r     4.794                    
 u_LED_send/n_state[0]_syn_28.f[1]                           cell (LUT3)             0.408 r     5.202
 u_LED_send/reg0_syn_28.b[0] (u_LED_send/n_state[0]_syn_12)  net  (fanout = 1)       0.738 r     5.940      ../../../src/rtl/led_phy/LED_send.sv(41)
 u_LED_send/reg0_syn_28.f[0]                                 cell (LUT4)             0.333 r     6.273
 u_LED_send/reg0_syn_28.mi[1] (u_LED_send/n_state[0])        net  (fanout = 1)       0.944 r     7.217      ../../../src/rtl/led_phy/LED_send.sv(41)
 u_LED_send/reg0_syn_28                                      path2reg1               0.143       7.360
 Arrival time                                                                        7.360                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg0_syn_28.clk (clk_150m)                       net                     2.045       2.045      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  6.666       8.711
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.595
 clock uncertainty                                                                  -0.000       8.595
 clock recovergence pessimism                                                        0.095       8.690
 Required time                                                                       8.690            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.330ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.347 ns                                                        
 Start Point:             u_LED_send/reg3_syn_78.clk (rising edge triggered by clock clk_150m)
 End Point:               u_LED_send/reg0_syn_28.mi[1] (rising edge triggered by clock clk_150m)
 Clock group:             SYSCLK                                                          
 Process:                 Slow                                                            
 Data Path Delay:         5.067ns  (logic 2.099ns, net 2.968ns, 41% logic)                
 Logic Levels:            4 ( ADDER=2 LUT4=1 LUT3=1 )                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg3_syn_78.clk (clk_150m)                       net                     2.276       2.276      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_LED_send/reg3_syn_78.q[0]                                 clk2q                   0.146 r     2.422
 u_LED_send/lt1_syn_60.a[0] (u_LED_send/send_cnt[3])         net  (fanout = 4)       0.692 r     3.114      ../../../src/rtl/led_phy/LED_send.sv(37)
 u_LED_send/lt1_syn_60.fco                                   cell (ADDER)            0.706 r     3.820
 u_LED_send/lt1_syn_63.fci (u_LED_send/lt1_syn_13)           net  (fanout = 1)       0.000 f     3.820      ../../../src/rtl/led_phy/LED_send.sv(80)
 u_LED_send/lt1_syn_63.fco                                   cell (ADDER)            0.073 r     3.893
 u_LED_send/lt1_syn_66.fci (u_LED_send/lt1_syn_17)           net  (fanout = 1)       0.000 f     3.893      ../../../src/rtl/led_phy/LED_send.sv(80)
 u_LED_send/lt1_syn_66.fco                                   cell (ADDER)            0.073 r     3.966
 u_LED_send/lt1_syn_69.fci (u_LED_send/lt1_syn_21)           net  (fanout = 1)       0.000 f     3.966      ../../../src/rtl/led_phy/LED_send.sv(80)
 u_LED_send/lt1_syn_69.fco                                   cell (ADDER)            0.073 r     4.039
 u_LED_send/lt1_syn_71.fci (u_LED_send/lt1_syn_25)           net  (fanout = 1)       0.000 f     4.039      ../../../src/rtl/led_phy/LED_send.sv(80)
 u_LED_send/lt1_syn_71.f[0]                                  cell (ADDER)            0.144 r     4.183
 u_LED_send/n_state[0]_syn_28.a[1] (u_LED_send/n_state_n7)   net  (fanout = 1)       0.594 r     4.777                    
 u_LED_send/n_state[0]_syn_28.f[1]                           cell (LUT3)             0.408 r     5.185
 u_LED_send/reg0_syn_28.b[0] (u_LED_send/n_state[0]_syn_12)  net  (fanout = 1)       0.738 r     5.923      ../../../src/rtl/led_phy/LED_send.sv(41)
 u_LED_send/reg0_syn_28.f[0]                                 cell (LUT4)             0.333 r     6.256
 u_LED_send/reg0_syn_28.mi[1] (u_LED_send/n_state[0])        net  (fanout = 1)       0.944 r     7.200      ../../../src/rtl/led_phy/LED_send.sv(41)
 u_LED_send/reg0_syn_28                                      path2reg1               0.143       7.343
 Arrival time                                                                        7.343                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg0_syn_28.clk (clk_150m)                       net                     2.045       2.045      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  6.666       8.711
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.595
 clock uncertainty                                                                  -0.000       8.595
 clock recovergence pessimism                                                        0.095       8.690
 Required time                                                                       8.690            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.347ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_LED_send/u_multi_cycle_calculator/reg1_syn_17 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.450 ns                                                        
 Start Point:             u_LED_send/u_multi_cycle_calculator/reg1_syn_17.clk (rising edge triggered by clock clk_150m)
 End Point:               u_LED_send/u_multi_cycle_calculator/reg1_syn_17.d[1] (rising edge triggered by clock clk_150m)
 Clock group:             SYSCLK                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.511ns  (logic 0.378ns, net 0.133ns, 73% logic)                
 Logic Levels:            1 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/u_multi_cycle_calculator/reg1_syn_17.clk (clk_150m) net                     1.938       1.938      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_LED_send/u_multi_cycle_calculator/reg1_syn_17.q[0]        clk2q                   0.109 r     2.047
 u_LED_send/u_multi_cycle_calculator/reg1_syn_17.d[1] (u_LED_send/cac_result[7]) net  (fanout = 10)      0.133 r     2.180      ../../../src/rtl/led_phy/LED_send.sv(221)
 u_LED_send/u_multi_cycle_calculator/reg1_syn_17             path2reg1 (LUT2)        0.269       2.449
 Arrival time                                                                        2.449                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/u_multi_cycle_calculator/reg1_syn_17.clk (clk_150m) net                     2.130       2.130      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.192       1.999
 Required time                                                                       1.999            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.450ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.715 ns                                                        
 Start Point:             u_LED_send/u_multi_cycle_calculator/reg1_syn_17.clk (rising edge triggered by clock clk_150m)
 End Point:               u_LED_send/u_multi_cycle_calculator/reg1_syn_17.c[1] (rising edge triggered by clock clk_150m)
 Clock group:             SYSCLK                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.776ns  (logic 0.430ns, net 0.346ns, 55% logic)                
 Logic Levels:            1 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/u_multi_cycle_calculator/reg1_syn_17.clk (clk_150m) net                     1.938       1.938      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_LED_send/u_multi_cycle_calculator/reg1_syn_17.q[1]        clk2q                   0.109 r     2.047
 u_LED_send/u_multi_cycle_calculator/reg1_syn_17.c[1] (u_LED_send/u_multi_cycle_calculator/state[0]) net  (fanout = 8)       0.346 r     2.393      ../../../src/rtl/led_phy/multi_cycle_calculator.sv(20)
 u_LED_send/u_multi_cycle_calculator/reg1_syn_17             path2reg1 (LUT2)        0.321       2.714
 Arrival time                                                                        2.714                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/u_multi_cycle_calculator/reg1_syn_17.clk (clk_150m) net                     2.130       2.130      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.192       1.999
 Required time                                                                       1.999            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.715ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_LED_send/reg1_syn_33 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.531 ns                                                        
 Start Point:             u_LED_send/reg1_syn_33.clk (rising edge triggered by clock clk_150m)
 End Point:               u_LED_send/reg1_syn_33.a[1] (rising edge triggered by clock clk_150m)
 Clock group:             SYSCLK                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.592ns  (logic 0.475ns, net 0.117ns, 80% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg1_syn_33.clk (clk_150m)                       net                     1.938       1.938      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_LED_send/reg1_syn_33.q[1]                                 clk2q                   0.109 r     2.047
 u_LED_send/reg1_syn_33.a[1] (u_LED_send/cnt[2])             net  (fanout = 5)       0.117 r     2.164      ../../../src/rtl/led_phy/LED_send.sv(38)
 u_LED_send/reg1_syn_33                                      path2reg1               0.366       2.530
 Arrival time                                                                        2.530                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg1_syn_33.clk (clk_150m)                       net                     2.130       2.130      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.192       1.999
 Required time                                                                       1.999            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.531ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.966 ns                                                        
 Start Point:             u_LED_send/reg1_syn_46.clk (rising edge triggered by clock clk_150m)
 End Point:               u_LED_send/reg1_syn_33.fci (rising edge triggered by clock clk_150m)
 Clock group:             SYSCLK                                                          
 Process:                 Fast                                                            
 Data Path Delay:         1.072ns  (logic 0.742ns, net 0.330ns, 69% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg1_syn_46.clk (clk_150m)                       net                     1.938       1.938      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_LED_send/reg1_syn_46.q[0]                                 clk2q                   0.109 r     2.047
 u_LED_send/add1_syn_51.a[1] (u_LED_send/cnt[0])             net  (fanout = 6)       0.330 r     2.377      ../../../src/rtl/led_phy/LED_send.sv(38)
 u_LED_send/add1_syn_51.fco                                  cell (ADDER)            0.378 r     2.755
 u_LED_send/reg1_syn_33.fci (u_LED_send/add1_syn_32)         net  (fanout = 1)       0.000 f     2.755      ../../../src/rtl/led_phy/LED_send.sv(144)
 u_LED_send/reg1_syn_33                                      path2reg1 (ADDER)       0.255       3.010
 Arrival time                                                                        3.010                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg1_syn_33.clk (clk_150m)                       net                     2.130       2.130      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.147       2.044
 Required time                                                                       2.044            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.966ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_LED_send/reg1_syn_35 (4 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.531 ns                                                        
 Start Point:             u_LED_send/reg1_syn_35.clk (rising edge triggered by clock clk_150m)
 End Point:               u_LED_send/reg1_syn_35.a[1] (rising edge triggered by clock clk_150m)
 Clock group:             SYSCLK                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.592ns  (logic 0.475ns, net 0.117ns, 80% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg1_syn_35.clk (clk_150m)                       net                     1.938       1.938      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_LED_send/reg1_syn_35.q[1]                                 clk2q                   0.109 r     2.047
 u_LED_send/reg1_syn_35.a[1] (u_LED_send/cnt[4])             net  (fanout = 3)       0.117 r     2.164      ../../../src/rtl/led_phy/LED_send.sv(38)
 u_LED_send/reg1_syn_35                                      path2reg1               0.366       2.530
 Arrival time                                                                        2.530                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg1_syn_35.clk (clk_150m)                       net                     2.130       2.130      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.192       1.999
 Required time                                                                       1.999            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.531ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.769 ns                                                        
 Start Point:             u_LED_send/reg1_syn_33.clk (rising edge triggered by clock clk_150m)
 End Point:               u_LED_send/reg1_syn_35.fci (rising edge triggered by clock clk_150m)
 Clock group:             SYSCLK                                                          
 Process:                 Fast                                                            
 Data Path Delay:         0.859ns  (logic 0.742ns, net 0.117ns, 86% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg1_syn_33.clk (clk_150m)                       net                     1.938       1.938      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_LED_send/reg1_syn_33.q[1]                                 clk2q                   0.109 r     2.047
 u_LED_send/reg1_syn_33.a[1] (u_LED_send/cnt[2])             net  (fanout = 5)       0.117 r     2.164      ../../../src/rtl/led_phy/LED_send.sv(38)
 u_LED_send/reg1_syn_33.fco                                  cell (ADDER)            0.378 r     2.542
 u_LED_send/reg1_syn_35.fci (u_LED_send/add1_syn_34)         net  (fanout = 1)       0.000 f     2.542      ../../../src/rtl/led_phy/LED_send.sv(144)
 u_LED_send/reg1_syn_35                                      path2reg1 (ADDER)       0.255       2.797
 Arrival time                                                                        2.797                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg1_syn_35.clk (clk_150m)                       net                     2.130       2.130      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.163       2.028
 Required time                                                                       2.028            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.769ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.021 ns                                                        
 Start Point:             u_LED_send/reg1_syn_46.clk (rising edge triggered by clock clk_150m)
 End Point:               u_LED_send/reg1_syn_35.fci (rising edge triggered by clock clk_150m)
 Clock group:             SYSCLK                                                          
 Process:                 Fast                                                            
 Data Path Delay:         1.127ns  (logic 0.797ns, net 0.330ns, 70% logic)                
 Logic Levels:            2 ( ADDER=2 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg1_syn_46.clk (clk_150m)                       net                     1.938       1.938      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_LED_send/reg1_syn_46.q[0]                                 clk2q                   0.109 r     2.047
 u_LED_send/add1_syn_51.a[1] (u_LED_send/cnt[0])             net  (fanout = 6)       0.330 r     2.377      ../../../src/rtl/led_phy/LED_send.sv(38)
 u_LED_send/add1_syn_51.fco                                  cell (ADDER)            0.378 r     2.755
 u_LED_send/reg1_syn_33.fci (u_LED_send/add1_syn_32)         net  (fanout = 1)       0.000 f     2.755      ../../../src/rtl/led_phy/LED_send.sv(144)
 u_LED_send/reg1_syn_33.fco                                  cell (ADDER)            0.055 r     2.810
 u_LED_send/reg1_syn_35.fci (u_LED_send/add1_syn_34)         net  (fanout = 1)       0.000 f     2.810      ../../../src/rtl/led_phy/LED_send.sv(144)
 u_LED_send/reg1_syn_35                                      path2reg1 (ADDER)       0.255       3.065
 Arrival time                                                                        3.065                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u_PLL_150M/pll_inst.clkc[0]                                                         0.000       0.000                    
 u_PLL_150M/bufg_feedback.clki (u_PLL_150M/clk0_buf)         net                     0.000       0.000      ../../al_ip/PLL_150M.v(34)
 u_PLL_150M/bufg_feedback.clko                               cell (GCLK)             0.000       0.000                    
 u_LED_send/reg1_syn_35.clk (clk_150m)                       net                     2.130       2.130      ../../../src/rtl/FPGA/fpga_ed4g.sv(15)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.147       2.044
 Required time                                                                       2.044            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.021ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: 7372 (STA coverage = 91.58%)
Timing violations: 6 setup errors, and 0 hold errors.
Minimal setup slack: -1.926, minimal hold slack: 0.445

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  clk_150m (150.0MHz)                            8.592ns     116.387MHz        0.326ns       107       -1.990ns
	  SYSCLK (25.0MHz)                               3.802ns     263.000MHz        0.066ns        15        0.000ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path

---------------------------------------------------------------------------------------------------------
