// Seed: 4110082132
module module_0 (
    input supply1 id_0
    , id_13,
    input tri0 id_1,
    output wire id_2,
    output wire id_3,
    input wire id_4,
    input wor id_5,
    input supply1 id_6,
    input tri1 id_7,
    output tri id_8,
    input wire id_9,
    input wire id_10,
    output tri1 id_11
);
  wire id_14;
  wire id_15;
  ;
  wire [-1  ==  1 : ""] id_16;
  assign id_13 = -1;
  assign module_1.id_12 = 0;
endmodule
module module_0 (
    input tri id_0,
    input wand id_1,
    input tri sample,
    input tri0 id_3,
    output tri1 id_4,
    input wor id_5,
    input tri0 id_6,
    output tri id_7,
    input wor id_8,
    input wand id_9,
    input supply1 id_10,
    input supply1 id_11,
    output wire module_1,
    input wor id_13,
    output supply1 id_14
    , id_18,
    input tri id_15,
    output tri0 id_16
);
  assign id_4 = 1;
  reg id_19;
  localparam id_20 = 1;
  wire id_21;
  ;
  always @(posedge id_8) begin : LABEL_0
    for (id_21 = 1; -1; id_18 = -1 == id_2) begin : LABEL_1
      id_18 <= id_8;
    end
    fork
      id_22(id_9, -1, id_10);
      #(-1);
      begin : LABEL_2
        id_19 = !id_18;
        deassign id_21;
      end
    join
  end
  wire id_23;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_16,
      id_4,
      id_6,
      id_6,
      id_6,
      id_9,
      id_16,
      id_9,
      id_6,
      id_4
  );
  real [1  -  -1 : -1 'b0] id_24;
  ;
endmodule
