// Seed: 1514858514
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5 = id_5.id_5;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6, id_7;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_7,
      id_3
  );
endmodule
module module_2 (
    output supply0 id_0,
    output supply0 id_1,
    input supply0 id_2,
    output tri0 id_3,
    input wor id_4,
    input wire id_5,
    input tri1 id_6,
    input tri0 id_7,
    input wor id_8,
    input supply0 id_9
);
  assign id_1 = id_2;
  wire id_11;
  supply0 id_12, id_13;
  assign id_3 = {1{id_2}} == id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13
  );
endmodule
