TimeQuest Timing Analyzer report for uart_de0
Sun Feb 26 19:28:40 2012
Quartus II Version 11.0 Build 157 04/27/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow 1200mV 85C Model Fmax Summary
  5. Slow 1200mV 85C Model Setup Summary
  6. Slow 1200mV 85C Model Hold Summary
  7. Slow 1200mV 85C Model Recovery Summary
  8. Slow 1200mV 85C Model Removal Summary
  9. Slow 1200mV 85C Model Minimum Pulse Width Summary
 10. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 11. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 12. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 13. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 27. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 28. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 29. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 42. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 43. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 44. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Fast 1200mV 0C Model Metastability Report
 51. Multicorner Timing Analysis Summary
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Board Trace Model Assignments
 57. Input Transition Times
 58. Slow Corner Signal Integrity Metrics
 59. Fast Corner Signal Integrity Metrics
 60. Setup Transfers
 61. Hold Transfers
 62. Recovery Transfers
 63. Removal Transfers
 64. Report TCCS
 65. Report RSKM
 66. Unconstrained Paths
 67. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Web Edition ;
; Revision Name      ; uart_de0                                         ;
; Device Family      ; Cyclone III                                      ;
; Device Name        ; EP3C16F484C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 184.16 MHz ; 184.16 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -3.594 ; -156.293        ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.358 ; 0.000           ;
+----------+-------+-----------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -3.651 ; -78.681            ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 1.799 ; 0.000              ;
+----------+-------+--------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -73.000                       ;
+----------+--------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.594 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 4.387      ;
; -3.569 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 4.362      ;
; -3.549 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 4.342      ;
; -3.516 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 4.309      ;
; -3.497 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 4.290      ;
; -3.427 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 4.220      ;
; -3.346 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 4.139      ;
; -3.224 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 4.017      ;
; -3.124 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.114     ; 3.910      ;
; -3.124 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.114     ; 3.910      ;
; -3.114 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.897      ;
; -3.114 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.897      ;
; -3.099 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.114     ; 3.885      ;
; -3.099 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.114     ; 3.885      ;
; -3.089 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.872      ;
; -3.089 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.872      ;
; -3.079 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.114     ; 3.865      ;
; -3.079 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.114     ; 3.865      ;
; -3.069 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.852      ;
; -3.069 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.852      ;
; -3.046 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 3.839      ;
; -3.046 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.114     ; 3.832      ;
; -3.046 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.114     ; 3.832      ;
; -3.041 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 3.834      ;
; -3.036 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.819      ;
; -3.036 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.819      ;
; -3.033 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.114     ; 3.819      ;
; -3.033 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.114     ; 3.819      ;
; -3.023 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.806      ;
; -3.023 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.806      ;
; -3.019 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.110     ; 3.809      ;
; -3.019 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.110     ; 3.809      ;
; -3.019 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.110     ; 3.809      ;
; -3.019 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.110     ; 3.809      ;
; -3.007 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 3.804      ;
; -3.001 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 3.794      ;
; -2.987 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 3.780      ;
; -2.978 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 3.771      ;
; -2.965 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.110     ; 3.755      ;
; -2.965 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.110     ; 3.755      ;
; -2.962 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.110     ; 3.752      ;
; -2.962 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.110     ; 3.752      ;
; -2.960 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.894      ;
; -2.960 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.894      ;
; -2.960 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.894      ;
; -2.960 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.894      ;
; -2.960 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.894      ;
; -2.957 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.114     ; 3.743      ;
; -2.957 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.114     ; 3.743      ;
; -2.956 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.110     ; 3.746      ;
; -2.956 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.110     ; 3.746      ;
; -2.953 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 3.750      ;
; -2.947 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.730      ;
; -2.947 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.730      ;
; -2.942 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.872      ;
; -2.942 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.872      ;
; -2.942 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.872      ;
; -2.942 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.872      ;
; -2.942 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.872      ;
; -2.929 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.863      ;
; -2.929 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.863      ;
; -2.929 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.863      ;
; -2.929 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.863      ;
; -2.929 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.863      ;
; -2.928 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 3.725      ;
; -2.920 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.110     ; 3.710      ;
; -2.919 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.853      ;
; -2.919 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.853      ;
; -2.919 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.853      ;
; -2.919 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.853      ;
; -2.919 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.853      ;
; -2.917 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.847      ;
; -2.917 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.847      ;
; -2.917 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.847      ;
; -2.917 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.847      ;
; -2.917 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.847      ;
; -2.897 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.827      ;
; -2.897 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.827      ;
; -2.897 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.827      ;
; -2.897 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.827      ;
; -2.897 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.827      ;
; -2.888 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.114     ; 3.674      ;
; -2.888 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.114     ; 3.674      ;
; -2.879 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 3.672      ;
; -2.878 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.661      ;
; -2.878 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.661      ;
; -2.866 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.110     ; 3.656      ;
; -2.864 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.794      ;
; -2.864 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.794      ;
; -2.864 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.794      ;
; -2.864 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.794      ;
; -2.864 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.794      ;
; -2.854 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.784      ;
; -2.846 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.106     ; 3.640      ;
; -2.845 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.775      ;
; -2.845 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.775      ;
; -2.845 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.775      ;
; -2.845 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.775      ;
; -2.845 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.775      ;
; -2.841 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.110     ; 3.631      ;
+--------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; error_indicator:error_indicator_1|l_parity_err                                                  ; error_indicator:error_indicator_1|l_parity_err                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; error_indicator:error_indicator_1|l_flash                                                       ; error_indicator:error_indicator_1|l_flash                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; reset_control:reset_control_1|count[0]                                                          ; reset_control:reset_control_1|count[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                          ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.382 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.600      ;
; 0.383 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.601      ;
; 0.384 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.602      ;
; 0.391 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.609      ;
; 0.392 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.610      ;
; 0.549 ; error_indicator:error_indicator_1|l_flash_counter[1]                                            ; error_indicator:error_indicator_1|l_flash_counter[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.768      ;
; 0.550 ; error_indicator:error_indicator_1|l_flash_counter[2]                                            ; error_indicator:error_indicator_1|l_flash_counter[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.769      ;
; 0.552 ; error_indicator:error_indicator_1|l_flash_counter[3]                                            ; error_indicator:error_indicator_1|l_flash_counter[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.771      ;
; 0.554 ; error_indicator:error_indicator_1|l_flash_counter[4]                                            ; error_indicator:error_indicator_1|l_flash_counter[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.773      ;
; 0.557 ; error_indicator:error_indicator_1|l_flash_counter[7]                                            ; error_indicator:error_indicator_1|l_flash_counter[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.776      ;
; 0.560 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.778      ;
; 0.560 ; error_indicator:error_indicator_1|l_flash_counter[12]                                           ; error_indicator:error_indicator_1|l_flash_counter[12]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.778      ;
; 0.560 ; error_indicator:error_indicator_1|l_flash_counter[8]                                            ; error_indicator:error_indicator_1|l_flash_counter[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.779      ;
; 0.561 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.779      ;
; 0.561 ; error_indicator:error_indicator_1|l_flash_counter[14]                                           ; error_indicator:error_indicator_1|l_flash_counter[14]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.779      ;
; 0.561 ; error_indicator:error_indicator_1|l_flash_counter[23]                                           ; error_indicator:error_indicator_1|l_flash_counter[23]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.779      ;
; 0.562 ; error_indicator:error_indicator_1|l_flash_counter[6]                                            ; error_indicator:error_indicator_1|l_flash_counter[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.781      ;
; 0.568 ; error_indicator:error_indicator_1|l_flash_counter[9]                                            ; error_indicator:error_indicator_1|l_flash_counter[9]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; error_indicator:error_indicator_1|l_flash_counter[11]                                           ; error_indicator:error_indicator_1|l_flash_counter[11]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.787      ;
; 0.570 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; error_indicator:error_indicator_1|l_flash_counter[15]                                           ; error_indicator:error_indicator_1|l_flash_counter[15]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.788      ;
; 0.571 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; error_indicator:error_indicator_1|l_flash_counter[5]                                            ; error_indicator:error_indicator_1|l_flash_counter[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; reset_control:reset_control_1|count[5]                                                          ; reset_control:reset_control_1|count[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; error_indicator:error_indicator_1|l_flash_counter[22]                                           ; error_indicator:error_indicator_1|l_flash_counter[22]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; error_indicator:error_indicator_1|l_flash_counter[18]                                           ; error_indicator:error_indicator_1|l_flash_counter[18]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; error_indicator:error_indicator_1|l_flash_counter[10]                                           ; error_indicator:error_indicator_1|l_flash_counter[10]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; error_indicator:error_indicator_1|l_flash_counter[0]                                            ; error_indicator:error_indicator_1|l_flash_counter[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; reset_control:reset_control_1|count[4]                                                          ; reset_control:reset_control_1|count[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; reset_control:reset_control_1|count[2]                                                          ; reset_control:reset_control_1|count[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; error_indicator:error_indicator_1|l_flash_counter[19]                                           ; error_indicator:error_indicator_1|l_flash_counter[19]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.792      ;
; 0.575 ; reset_control:reset_control_1|count[3]                                                          ; reset_control:reset_control_1|count[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.793      ;
; 0.576 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.794      ;
; 0.576 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.794      ;
; 0.576 ; error_indicator:error_indicator_1|l_flash_counter[20]                                           ; error_indicator:error_indicator_1|l_flash_counter[20]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.794      ;
; 0.579 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.797      ;
; 0.582 ; error_indicator:error_indicator_1|l_flash_counter[16]                                           ; error_indicator:error_indicator_1|l_flash_counter[16]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.800      ;
; 0.585 ; reset_control:reset_control_1|count[0]                                                          ; reset_control:reset_control_1|count[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.803      ;
; 0.594 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.812      ;
; 0.598 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.816      ;
; 0.679 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.897      ;
; 0.691 ; error_indicator:error_indicator_1|l_flash_counter[21]                                           ; error_indicator:error_indicator_1|l_flash_counter[21]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.909      ;
; 0.702 ; error_indicator:error_indicator_1|l_flash_counter[13]                                           ; error_indicator:error_indicator_1|l_flash_counter[13]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.920      ;
; 0.710 ; reset_control:reset_control_1|count[6]                                                          ; reset_control:reset_control_1|count[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.928      ;
; 0.714 ; error_indicator:error_indicator_1|l_flash_counter[17]                                           ; error_indicator:error_indicator_1|l_flash_counter[17]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.932      ;
; 0.777 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                          ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.995      ;
; 0.794 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.012      ;
; 0.819 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.037      ;
; 0.824 ; error_indicator:error_indicator_1|l_flash_counter[1]                                            ; error_indicator:error_indicator_1|l_flash_counter[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.043      ;
; 0.826 ; error_indicator:error_indicator_1|l_flash_counter[3]                                            ; error_indicator:error_indicator_1|l_flash_counter[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.045      ;
; 0.832 ; error_indicator:error_indicator_1|l_flash_counter[7]                                            ; error_indicator:error_indicator_1|l_flash_counter[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.051      ;
; 0.837 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1             ; error_indicator:error_indicator_1|l_parity_err                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.055      ;
; 0.838 ; error_indicator:error_indicator_1|l_flash_counter[2]                                            ; error_indicator:error_indicator_1|l_flash_counter[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.057      ;
; 0.840 ; error_indicator:error_indicator_1|l_flash_counter[0]                                            ; error_indicator:error_indicator_1|l_flash_counter[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; error_indicator:error_indicator_1|l_flash_counter[2]                                            ; error_indicator:error_indicator_1|l_flash_counter[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.059      ;
; 0.841 ; error_indicator:error_indicator_1|l_flash_counter[4]                                            ; error_indicator:error_indicator_1|l_flash_counter[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.060      ;
; 0.842 ; error_indicator:error_indicator_1|l_flash_counter[0]                                            ; error_indicator:error_indicator_1|l_flash_counter[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.061      ;
; 0.843 ; error_indicator:error_indicator_1|l_flash_counter[4]                                            ; error_indicator:error_indicator_1|l_flash_counter[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; error_indicator:error_indicator_1|l_flash_counter[9]                                            ; error_indicator:error_indicator_1|l_flash_counter[10]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.062      ;
; 0.845 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; error_indicator:error_indicator_1|l_flash_counter[15]                                           ; error_indicator:error_indicator_1|l_flash_counter[16]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; error_indicator:error_indicator_1|l_flash_counter[5]                                            ; error_indicator:error_indicator_1|l_flash_counter[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.064      ;
; 0.846 ; error_indicator:error_indicator_1|l_flash_counter[11]                                           ; error_indicator:error_indicator_1|l_flash_counter[12]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.062      ;
; 0.846 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.064      ;
; 0.847 ; error_indicator:error_indicator_1|l_flash_counter[8]                                            ; error_indicator:error_indicator_1|l_flash_counter[9]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.066      ;
; 0.847 ; error_indicator:error_indicator_1|l_flash_counter[12]                                           ; error_indicator:error_indicator_1|l_flash_counter[13]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.065      ;
; 0.848 ; reset_control:reset_control_1|count[4]                                                          ; reset_control:reset_control_1|count[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.066      ;
; 0.848 ; reset_control:reset_control_1|count[2]                                                          ; reset_control:reset_control_1|count[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.066      ;
; 0.848 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.066      ;
; 0.848 ; error_indicator:error_indicator_1|l_flash_counter[19]                                           ; error_indicator:error_indicator_1|l_flash_counter[20]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.066      ;
; 0.848 ; error_indicator:error_indicator_1|l_flash_counter[14]                                           ; error_indicator:error_indicator_1|l_flash_counter[15]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.066      ;
; 0.849 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.067      ;
; 0.849 ; error_indicator:error_indicator_1|l_flash_counter[12]                                           ; error_indicator:error_indicator_1|l_flash_counter[14]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.067      ;
; 0.849 ; error_indicator:error_indicator_1|l_flash_counter[6]                                            ; error_indicator:error_indicator_1|l_flash_counter[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.068      ;
; 0.849 ; error_indicator:error_indicator_1|l_flash_counter[8]                                            ; error_indicator:error_indicator_1|l_flash_counter[10]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.068      ;
; 0.850 ; error_indicator:error_indicator_1|l_flash_counter[14]                                           ; error_indicator:error_indicator_1|l_flash_counter[16]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.068      ;
; 0.851 ; error_indicator:error_indicator_1|l_flash_counter[6]                                            ; error_indicator:error_indicator_1|l_flash_counter[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.070      ;
; 0.853 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.071      ;
; 0.859 ; error_indicator:error_indicator_1|l_flash_counter[22]                                           ; error_indicator:error_indicator_1|l_flash_counter[23]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.077      ;
; 0.859 ; error_indicator:error_indicator_1|l_flash_counter[10]                                           ; error_indicator:error_indicator_1|l_flash_counter[11]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.078      ;
; 0.860 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.078      ;
; 0.860 ; error_indicator:error_indicator_1|l_flash_counter[18]                                           ; error_indicator:error_indicator_1|l_flash_counter[19]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.078      ;
; 0.860 ; reset_control:reset_control_1|count[5]                                                          ; reset_control:reset_control_1|count[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.078      ;
; 0.861 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.079      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                    ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.651 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.107     ; 3.936      ;
; -3.500 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.107     ; 3.785      ;
; -3.362 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.107     ; 3.647      ;
; -3.225 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.107     ; 3.510      ;
; -3.223 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.107     ; 3.508      ;
; -3.218 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.107     ; 3.503      ;
; -3.189 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.107     ; 3.474      ;
; -2.608 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 3.406      ;
; -2.608 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 3.406      ;
; -2.472 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 3.270      ;
; -2.472 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 3.270      ;
; -2.324 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 3.122      ;
; -2.324 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 3.122      ;
; -2.316 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 3.111      ;
; -2.316 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 3.111      ;
; -2.289 ; reset_control:reset_control_1|count[3] ; error_indicator:error_indicator_1|l_parity_err                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.229      ;
; -2.289 ; reset_control:reset_control_1|count[3] ; error_indicator:error_indicator_1|l_flash                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.229      ;
; -2.217 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 3.008      ;
; -2.217 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 3.008      ;
; -2.201 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 2.999      ;
; -2.201 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 2.999      ;
; -2.197 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 2.995      ;
; -2.197 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 2.995      ;
; -2.180 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 2.975      ;
; -2.180 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 2.975      ;
; -2.177 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 2.975      ;
; -2.177 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 2.975      ;
; -2.168 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 2.966      ;
; -2.168 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 2.966      ;
; -2.153 ; reset_control:reset_control_1|count[0] ; error_indicator:error_indicator_1|l_parity_err                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.093      ;
; -2.153 ; reset_control:reset_control_1|count[0] ; error_indicator:error_indicator_1|l_flash                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.093      ;
; -2.081 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 2.872      ;
; -2.081 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 2.872      ;
; -2.036 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 2.824      ;
; -2.036 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 2.824      ;
; -2.032 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 2.827      ;
; -2.032 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 2.827      ;
; -2.005 ; reset_control:reset_control_1|count[1] ; error_indicator:error_indicator_1|l_parity_err                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.945      ;
; -2.005 ; reset_control:reset_control_1|count[1] ; error_indicator:error_indicator_1|l_flash                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.945      ;
; -1.982 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.095      ; 2.572      ;
; -1.982 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.095      ; 2.572      ;
; -1.976 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.915      ;
; -1.976 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.915      ;
; -1.976 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.915      ;
; -1.976 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.915      ;
; -1.976 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.915      ;
; -1.976 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.915      ;
; -1.976 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.915      ;
; -1.976 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.915      ;
; -1.953 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.894      ;
; -1.953 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.894      ;
; -1.953 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.894      ;
; -1.953 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.894      ;
; -1.953 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.894      ;
; -1.953 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.894      ;
; -1.953 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.894      ;
; -1.953 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.894      ;
; -1.953 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.894      ;
; -1.933 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 2.724      ;
; -1.933 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 2.724      ;
; -1.909 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 2.704      ;
; -1.909 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 2.704      ;
; -1.905 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 2.700      ;
; -1.905 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 2.700      ;
; -1.900 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 2.688      ;
; -1.900 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 2.688      ;
; -1.885 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 2.680      ;
; -1.885 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 2.680      ;
; -1.882 ; reset_control:reset_control_1|count[2] ; error_indicator:error_indicator_1|l_parity_err                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.822      ;
; -1.882 ; reset_control:reset_control_1|count[2] ; error_indicator:error_indicator_1|l_flash                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.822      ;
; -1.878 ; reset_control:reset_control_1|count[5] ; error_indicator:error_indicator_1|l_parity_err                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.818      ;
; -1.878 ; reset_control:reset_control_1|count[5] ; error_indicator:error_indicator_1|l_flash                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.818      ;
; -1.876 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 2.671      ;
; -1.876 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 2.671      ;
; -1.858 ; reset_control:reset_control_1|count[6] ; error_indicator:error_indicator_1|l_parity_err                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.798      ;
; -1.858 ; reset_control:reset_control_1|count[6] ; error_indicator:error_indicator_1|l_flash                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.798      ;
; -1.849 ; reset_control:reset_control_1|count[4] ; error_indicator:error_indicator_1|l_parity_err                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.789      ;
; -1.849 ; reset_control:reset_control_1|count[4] ; error_indicator:error_indicator_1|l_flash                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.789      ;
; -1.846 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.095      ; 2.436      ;
; -1.846 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.095      ; 2.436      ;
; -1.840 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.779      ;
; -1.840 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.779      ;
; -1.840 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.779      ;
; -1.840 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.779      ;
; -1.840 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.779      ;
; -1.840 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.779      ;
; -1.840 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.779      ;
; -1.840 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.779      ;
; -1.811 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.752      ;
; -1.811 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.752      ;
; -1.811 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.752      ;
; -1.811 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.752      ;
; -1.811 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.752      ;
; -1.811 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.752      ;
; -1.811 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.752      ;
; -1.811 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.752      ;
; -1.811 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.752      ;
; -1.810 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 2.601      ;
; -1.810 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 2.601      ;
; -1.806 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 2.597      ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                              ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.799 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.018      ;
; 1.799 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.018      ;
; 1.799 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.018      ;
; 1.799 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.018      ;
; 1.799 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.018      ;
; 1.805 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.024      ;
; 1.805 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.024      ;
; 1.805 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.024      ;
; 1.805 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.024      ;
; 1.826 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.045      ;
; 1.826 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.045      ;
; 1.826 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.045      ;
; 1.826 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.045      ;
; 1.826 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.045      ;
; 1.830 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.049      ;
; 1.830 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.049      ;
; 1.830 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.049      ;
; 1.830 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.049      ;
; 1.830 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.049      ;
; 1.832 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.051      ;
; 1.832 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.051      ;
; 1.832 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.051      ;
; 1.832 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.051      ;
; 1.832 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.051      ;
; 1.832 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.051      ;
; 1.832 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.051      ;
; 1.832 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.051      ;
; 1.832 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.051      ;
; 1.836 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.055      ;
; 1.836 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.055      ;
; 1.836 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.055      ;
; 1.836 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.055      ;
; 1.838 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.057      ;
; 1.838 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.057      ;
; 1.838 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.057      ;
; 1.838 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.057      ;
; 1.963 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.182      ;
; 1.963 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.182      ;
; 1.963 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.182      ;
; 1.963 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.182      ;
; 1.963 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.182      ;
; 1.969 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.188      ;
; 1.969 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.188      ;
; 1.969 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.188      ;
; 1.969 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.188      ;
; 2.096 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.315      ;
; 2.096 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.315      ;
; 2.096 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.315      ;
; 2.096 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.315      ;
; 2.096 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.315      ;
; 2.100 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 2.213      ;
; 2.100 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 2.213      ;
; 2.102 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.321      ;
; 2.102 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.321      ;
; 2.102 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.321      ;
; 2.102 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.321      ;
; 2.108 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.333      ;
; 2.108 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.333      ;
; 2.108 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.333      ;
; 2.108 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.333      ;
; 2.108 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.333      ;
; 2.108 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.333      ;
; 2.108 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.333      ;
; 2.108 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.333      ;
; 2.108 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.333      ;
; 2.122 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.219      ; 2.018      ;
; 2.122 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.219      ; 2.018      ;
; 2.124 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.347      ;
; 2.124 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.347      ;
; 2.124 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.347      ;
; 2.124 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.347      ;
; 2.124 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.347      ;
; 2.124 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.347      ;
; 2.124 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.347      ;
; 2.124 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.347      ;
; 2.127 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 2.240      ;
; 2.127 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 2.240      ;
; 2.131 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 2.244      ;
; 2.131 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 2.244      ;
; 2.133 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 2.246      ;
; 2.133 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 2.246      ;
; 2.135 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.360      ;
; 2.135 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.360      ;
; 2.135 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.360      ;
; 2.135 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.360      ;
; 2.135 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.360      ;
; 2.135 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.360      ;
; 2.135 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.360      ;
; 2.135 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.360      ;
; 2.135 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.360      ;
; 2.139 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.364      ;
; 2.139 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.364      ;
; 2.139 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.364      ;
; 2.139 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.364      ;
; 2.139 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.364      ;
; 2.139 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.364      ;
; 2.139 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.364      ;
; 2.139 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.364      ;
; 2.139 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.364      ;
; 2.141 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.366      ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[0]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[10]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[11]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[12]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[13]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[14]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[15]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[16]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[17]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[18]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[19]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[1]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[20]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[21]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[22]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[23]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[2]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[3]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[4]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[5]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[6]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[7]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[8]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[9]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_parity_err                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[0]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[1]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[2]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[3]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[4]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[5]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[6]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ;
; 0.139  ; 0.355        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ;
; 0.139  ; 0.355        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ;
; 0.179  ; 0.334        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                          ;
; 0.179  ; 0.334        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                          ;
; 0.179  ; 0.334        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                          ;
; 0.179  ; 0.334        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                          ;
; 0.180  ; 0.335        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                          ;
; 0.180  ; 0.335        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                          ;
; 0.180  ; 0.335        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                          ;
; 0.180  ; 0.335        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                          ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[0]                                                          ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[1]                                                          ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[2]                                                          ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[3]                                                          ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[4]                                                          ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[5]                                                          ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[6]                                                          ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash                                                       ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[0]                                            ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[10]                                           ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[11]                                           ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[12]                                           ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[13]                                           ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[14]                                           ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[15]                                           ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[16]                                           ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[17]                                           ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[18]                                           ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[19]                                           ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 2.565  ; 2.954  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 2.565  ; 2.954  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 3.427  ; 3.886  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 3.149  ; 3.571  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 3.427  ; 3.886  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 2.445  ; 2.848  ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 2.712  ; 3.157  ; Rise       ; CLOCK_50        ;
; UART_RXD  ; CLOCK_50   ; -1.241 ; -1.081 ; Fall       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.236 ; -2.601 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.236 ; -2.601 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; -1.219 ; -1.637 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -2.230 ; -2.647 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -2.276 ; -2.658 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -1.925 ; -2.326 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -1.219 ; -1.637 ; Rise       ; CLOCK_50        ;
; UART_RXD  ; CLOCK_50   ; 1.446  ; 1.286  ; Fall       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 6.330 ; 6.252 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 4.966 ; 4.933 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 4.966 ; 4.933 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 6.172 ; 6.252 ; Rise       ; CLOCK_50        ;
;  LEDG[3]  ; CLOCK_50   ; 4.972 ; 4.939 ; Rise       ; CLOCK_50        ;
;  LEDG[4]  ; CLOCK_50   ; 4.990 ; 4.957 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 4.990 ; 4.957 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 5.004 ; 4.971 ; Rise       ; CLOCK_50        ;
;  LEDG[7]  ; CLOCK_50   ; 5.014 ; 4.981 ; Rise       ; CLOCK_50        ;
;  LEDG[9]  ; CLOCK_50   ; 6.330 ; 6.232 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 4.873 ; 4.840 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 4.873 ; 4.840 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 4.873 ; 4.840 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 6.080 ; 6.160 ; Rise       ; CLOCK_50        ;
;  LEDG[3]  ; CLOCK_50   ; 4.880 ; 4.847 ; Rise       ; CLOCK_50        ;
;  LEDG[4]  ; CLOCK_50   ; 4.897 ; 4.864 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 4.897 ; 4.864 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 4.910 ; 4.877 ; Rise       ; CLOCK_50        ;
;  LEDG[7]  ; CLOCK_50   ; 4.920 ; 4.887 ; Rise       ; CLOCK_50        ;
;  LEDG[9]  ; CLOCK_50   ; 5.889 ; 5.920 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 203.92 MHz ; 203.92 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -3.138 ; -134.798       ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.312 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; -3.246 ; -67.338           ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 1.620 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -73.000                      ;
+----------+--------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.138 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 3.950      ;
; -3.122 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 3.934      ;
; -3.094 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 3.906      ;
; -3.075 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 3.887      ;
; -3.052 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 3.864      ;
; -2.976 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 3.788      ;
; -2.922 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 3.734      ;
; -2.811 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 3.623      ;
; -2.718 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.100     ; 3.523      ;
; -2.718 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.100     ; 3.523      ;
; -2.715 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.100     ; 3.520      ;
; -2.715 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.100     ; 3.520      ;
; -2.705 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 3.507      ;
; -2.705 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 3.507      ;
; -2.705 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 3.507      ;
; -2.705 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 3.507      ;
; -2.674 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.100     ; 3.479      ;
; -2.674 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.100     ; 3.479      ;
; -2.670 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.100     ; 3.475      ;
; -2.670 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.100     ; 3.475      ;
; -2.662 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 3.474      ;
; -2.661 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 3.463      ;
; -2.661 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 3.463      ;
; -2.661 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.100     ; 3.466      ;
; -2.661 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.100     ; 3.466      ;
; -2.660 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 3.462      ;
; -2.660 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 3.462      ;
; -2.659 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 3.471      ;
; -2.651 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 3.453      ;
; -2.651 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 3.453      ;
; -2.642 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.450      ;
; -2.642 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.450      ;
; -2.639 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.447      ;
; -2.639 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.447      ;
; -2.617 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 3.429      ;
; -2.608 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 3.420      ;
; -2.606 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 3.421      ;
; -2.597 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.405      ;
; -2.597 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.405      ;
; -2.593 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 3.405      ;
; -2.588 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.396      ;
; -2.588 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.396      ;
; -2.565 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.502      ;
; -2.565 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.502      ;
; -2.565 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.502      ;
; -2.565 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.502      ;
; -2.565 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.502      ;
; -2.565 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.373      ;
; -2.565 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.373      ;
; -2.564 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.372      ;
; -2.558 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 3.373      ;
; -2.556 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.100     ; 3.361      ;
; -2.556 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.100     ; 3.361      ;
; -2.549 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.486      ;
; -2.549 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.486      ;
; -2.549 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.486      ;
; -2.549 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.486      ;
; -2.549 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.486      ;
; -2.544 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.484      ;
; -2.544 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.484      ;
; -2.544 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.484      ;
; -2.544 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.484      ;
; -2.544 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.484      ;
; -2.543 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 3.345      ;
; -2.543 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 3.345      ;
; -2.540 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.100     ; 3.345      ;
; -2.540 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.100     ; 3.345      ;
; -2.535 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 3.350      ;
; -2.530 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 3.332      ;
; -2.530 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 3.332      ;
; -2.521 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.458      ;
; -2.521 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.458      ;
; -2.521 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.458      ;
; -2.521 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.458      ;
; -2.521 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.458      ;
; -2.516 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.324      ;
; -2.515 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.455      ;
; -2.515 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.455      ;
; -2.515 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.455      ;
; -2.515 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.455      ;
; -2.515 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.455      ;
; -2.505 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.445      ;
; -2.505 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.445      ;
; -2.505 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.445      ;
; -2.505 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.445      ;
; -2.505 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.445      ;
; -2.502 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.439      ;
; -2.502 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.439      ;
; -2.502 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.439      ;
; -2.502 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.439      ;
; -2.502 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.439      ;
; -2.497 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.094     ; 3.308      ;
; -2.493 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.301      ;
; -2.487 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 3.299      ;
; -2.479 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.416      ;
; -2.479 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.416      ;
; -2.479 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.416      ;
; -2.479 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.416      ;
; -2.479 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.416      ;
; -2.475 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 3.287      ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; reset_control:reset_control_1|count[0]                                                          ; reset_control:reset_control_1|count[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                          ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; error_indicator:error_indicator_1|l_parity_err                                                  ; error_indicator:error_indicator_1|l_parity_err                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; error_indicator:error_indicator_1|l_flash                                                       ; error_indicator:error_indicator_1|l_flash                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.344 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.543      ;
; 0.346 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.546      ;
; 0.349 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.547      ;
; 0.495 ; error_indicator:error_indicator_1|l_flash_counter[1]                                            ; error_indicator:error_indicator_1|l_flash_counter[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.693      ;
; 0.496 ; error_indicator:error_indicator_1|l_flash_counter[2]                                            ; error_indicator:error_indicator_1|l_flash_counter[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.694      ;
; 0.497 ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.695      ;
; 0.498 ; error_indicator:error_indicator_1|l_flash_counter[3]                                            ; error_indicator:error_indicator_1|l_flash_counter[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.696      ;
; 0.500 ; error_indicator:error_indicator_1|l_flash_counter[7]                                            ; error_indicator:error_indicator_1|l_flash_counter[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; error_indicator:error_indicator_1|l_flash_counter[4]                                            ; error_indicator:error_indicator_1|l_flash_counter[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.698      ;
; 0.501 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; error_indicator:error_indicator_1|l_flash_counter[23]                                           ; error_indicator:error_indicator_1|l_flash_counter[23]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; error_indicator:error_indicator_1|l_flash_counter[12]                                           ; error_indicator:error_indicator_1|l_flash_counter[12]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; error_indicator:error_indicator_1|l_flash_counter[14]                                           ; error_indicator:error_indicator_1|l_flash_counter[14]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.702      ;
; 0.505 ; error_indicator:error_indicator_1|l_flash_counter[6]                                            ; error_indicator:error_indicator_1|l_flash_counter[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.703      ;
; 0.505 ; error_indicator:error_indicator_1|l_flash_counter[8]                                            ; error_indicator:error_indicator_1|l_flash_counter[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.703      ;
; 0.511 ; error_indicator:error_indicator_1|l_flash_counter[9]                                            ; error_indicator:error_indicator_1|l_flash_counter[9]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.709      ;
; 0.511 ; error_indicator:error_indicator_1|l_flash_counter[15]                                           ; error_indicator:error_indicator_1|l_flash_counter[15]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; error_indicator:error_indicator_1|l_flash_counter[11]                                           ; error_indicator:error_indicator_1|l_flash_counter[11]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.709      ;
; 0.512 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.710      ;
; 0.513 ; reset_control:reset_control_1|count[5]                                                          ; reset_control:reset_control_1|count[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; error_indicator:error_indicator_1|l_flash_counter[22]                                           ; error_indicator:error_indicator_1|l_flash_counter[22]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; error_indicator:error_indicator_1|l_flash_counter[18]                                           ; error_indicator:error_indicator_1|l_flash_counter[18]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.712      ;
; 0.514 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; reset_control:reset_control_1|count[4]                                                          ; reset_control:reset_control_1|count[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; reset_control:reset_control_1|count[2]                                                          ; reset_control:reset_control_1|count[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; error_indicator:error_indicator_1|l_flash_counter[19]                                           ; error_indicator:error_indicator_1|l_flash_counter[19]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; error_indicator:error_indicator_1|l_flash_counter[5]                                            ; error_indicator:error_indicator_1|l_flash_counter[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; error_indicator:error_indicator_1|l_flash_counter[0]                                            ; error_indicator:error_indicator_1|l_flash_counter[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.713      ;
; 0.516 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; error_indicator:error_indicator_1|l_flash_counter[10]                                           ; error_indicator:error_indicator_1|l_flash_counter[10]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.714      ;
; 0.517 ; reset_control:reset_control_1|count[3]                                                          ; reset_control:reset_control_1|count[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; error_indicator:error_indicator_1|l_flash_counter[20]                                           ; error_indicator:error_indicator_1|l_flash_counter[20]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.716      ;
; 0.518 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.716      ;
; 0.518 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.716      ;
; 0.522 ; error_indicator:error_indicator_1|l_flash_counter[16]                                           ; error_indicator:error_indicator_1|l_flash_counter[16]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.721      ;
; 0.527 ; reset_control:reset_control_1|count[0]                                                          ; reset_control:reset_control_1|count[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.726      ;
; 0.532 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.730      ;
; 0.535 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.734      ;
; 0.628 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.827      ;
; 0.633 ; error_indicator:error_indicator_1|l_flash_counter[21]                                           ; error_indicator:error_indicator_1|l_flash_counter[21]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.832      ;
; 0.637 ; error_indicator:error_indicator_1|l_flash_counter[13]                                           ; error_indicator:error_indicator_1|l_flash_counter[13]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.836      ;
; 0.647 ; reset_control:reset_control_1|count[6]                                                          ; reset_control:reset_control_1|count[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.846      ;
; 0.651 ; error_indicator:error_indicator_1|l_flash_counter[17]                                           ; error_indicator:error_indicator_1|l_flash_counter[17]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.850      ;
; 0.691 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                          ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.890      ;
; 0.707 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.905      ;
; 0.739 ; error_indicator:error_indicator_1|l_flash_counter[1]                                            ; error_indicator:error_indicator_1|l_flash_counter[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.937      ;
; 0.742 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.940      ;
; 0.743 ; error_indicator:error_indicator_1|l_flash_counter[3]                                            ; error_indicator:error_indicator_1|l_flash_counter[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.941      ;
; 0.744 ; error_indicator:error_indicator_1|l_flash_counter[7]                                            ; error_indicator:error_indicator_1|l_flash_counter[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.942      ;
; 0.745 ; error_indicator:error_indicator_1|l_flash_counter[2]                                            ; error_indicator:error_indicator_1|l_flash_counter[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.943      ;
; 0.748 ; error_indicator:error_indicator_1|l_flash_counter[0]                                            ; error_indicator:error_indicator_1|l_flash_counter[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.946      ;
; 0.749 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1             ; error_indicator:error_indicator_1|l_parity_err                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.947      ;
; 0.749 ; error_indicator:error_indicator_1|l_flash_counter[4]                                            ; error_indicator:error_indicator_1|l_flash_counter[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.947      ;
; 0.751 ; error_indicator:error_indicator_1|l_flash_counter[12]                                           ; error_indicator:error_indicator_1|l_flash_counter[13]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.950      ;
; 0.752 ; error_indicator:error_indicator_1|l_flash_counter[14]                                           ; error_indicator:error_indicator_1|l_flash_counter[15]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.951      ;
; 0.752 ; error_indicator:error_indicator_1|l_flash_counter[2]                                            ; error_indicator:error_indicator_1|l_flash_counter[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.950      ;
; 0.754 ; error_indicator:error_indicator_1|l_flash_counter[6]                                            ; error_indicator:error_indicator_1|l_flash_counter[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.952      ;
; 0.754 ; error_indicator:error_indicator_1|l_flash_counter[8]                                            ; error_indicator:error_indicator_1|l_flash_counter[9]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.952      ;
; 0.755 ; error_indicator:error_indicator_1|l_flash_counter[9]                                            ; error_indicator:error_indicator_1|l_flash_counter[10]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.953      ;
; 0.755 ; error_indicator:error_indicator_1|l_flash_counter[15]                                           ; error_indicator:error_indicator_1|l_flash_counter[16]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; error_indicator:error_indicator_1|l_flash_counter[0]                                            ; error_indicator:error_indicator_1|l_flash_counter[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.953      ;
; 0.756 ; error_indicator:error_indicator_1|l_flash_counter[11]                                           ; error_indicator:error_indicator_1|l_flash_counter[12]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.953      ;
; 0.756 ; error_indicator:error_indicator_1|l_flash_counter[4]                                            ; error_indicator:error_indicator_1|l_flash_counter[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.954      ;
; 0.757 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.955      ;
; 0.758 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.957      ;
; 0.758 ; error_indicator:error_indicator_1|l_flash_counter[12]                                           ; error_indicator:error_indicator_1|l_flash_counter[14]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.957      ;
; 0.759 ; error_indicator:error_indicator_1|l_flash_counter[14]                                           ; error_indicator:error_indicator_1|l_flash_counter[16]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; reset_control:reset_control_1|count[4]                                                          ; reset_control:reset_control_1|count[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; reset_control:reset_control_1|count[2]                                                          ; reset_control:reset_control_1|count[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; error_indicator:error_indicator_1|l_flash_counter[19]                                           ; error_indicator:error_indicator_1|l_flash_counter[20]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; error_indicator:error_indicator_1|l_flash_counter[5]                                            ; error_indicator:error_indicator_1|l_flash_counter[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.958      ;
; 0.761 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.959      ;
; 0.761 ; error_indicator:error_indicator_1|l_flash_counter[6]                                            ; error_indicator:error_indicator_1|l_flash_counter[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.959      ;
; 0.761 ; error_indicator:error_indicator_1|l_flash_counter[8]                                            ; error_indicator:error_indicator_1|l_flash_counter[10]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.959      ;
; 0.762 ; error_indicator:error_indicator_1|l_flash_counter[22]                                           ; error_indicator:error_indicator_1|l_flash_counter[23]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; error_indicator:error_indicator_1|l_flash_counter[18]                                           ; error_indicator:error_indicator_1|l_flash_counter[19]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; reset_control:reset_control_1|count[5]                                                          ; reset_control:reset_control_1|count[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.961      ;
; 0.763 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.961      ;
; 0.765 ; error_indicator:error_indicator_1|l_flash_counter[10]                                           ; error_indicator:error_indicator_1|l_flash_counter[11]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.963      ;
; 0.765 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.963      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                     ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.246 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.080     ; 3.563      ;
; -3.125 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.080     ; 3.442      ;
; -2.999 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.080     ; 3.316      ;
; -2.887 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.080     ; 3.204      ;
; -2.873 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.080     ; 3.190      ;
; -2.865 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.080     ; 3.182      ;
; -2.849 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.080     ; 3.166      ;
; -2.262 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 3.077      ;
; -2.262 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 3.077      ;
; -2.141 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 2.956      ;
; -2.141 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 2.956      ;
; -2.015 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 2.830      ;
; -2.015 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 2.830      ;
; -2.000 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.094     ; 2.811      ;
; -2.000 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.094     ; 2.811      ;
; -1.978 ; reset_control:reset_control_1|count[3] ; error_indicator:error_indicator_1|l_parity_err                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.923      ;
; -1.978 ; reset_control:reset_control_1|count[3] ; error_indicator:error_indicator_1|l_flash                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.923      ;
; -1.909 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 2.717      ;
; -1.909 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 2.717      ;
; -1.903 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 2.718      ;
; -1.903 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 2.718      ;
; -1.889 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 2.704      ;
; -1.889 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 2.704      ;
; -1.881 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 2.696      ;
; -1.881 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 2.696      ;
; -1.879 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.094     ; 2.690      ;
; -1.879 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.094     ; 2.690      ;
; -1.865 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 2.680      ;
; -1.865 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 2.680      ;
; -1.842 ; reset_control:reset_control_1|count[0] ; error_indicator:error_indicator_1|l_parity_err                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.787      ;
; -1.842 ; reset_control:reset_control_1|count[0] ; error_indicator:error_indicator_1|l_flash                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.787      ;
; -1.788 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 2.596      ;
; -1.788 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 2.596      ;
; -1.753 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.094     ; 2.564      ;
; -1.753 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.094     ; 2.564      ;
; -1.742 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.100     ; 2.547      ;
; -1.742 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.100     ; 2.547      ;
; -1.723 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.097      ; 2.315      ;
; -1.723 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.097      ; 2.315      ;
; -1.718 ; reset_control:reset_control_1|count[1] ; error_indicator:error_indicator_1|l_parity_err                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.663      ;
; -1.718 ; reset_control:reset_control_1|count[1] ; error_indicator:error_indicator_1|l_flash                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.663      ;
; -1.678 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.622      ;
; -1.678 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.622      ;
; -1.678 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.622      ;
; -1.678 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.622      ;
; -1.678 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.622      ;
; -1.678 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.622      ;
; -1.678 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.622      ;
; -1.678 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.622      ;
; -1.673 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.618      ;
; -1.673 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.618      ;
; -1.673 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.618      ;
; -1.673 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.618      ;
; -1.673 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.618      ;
; -1.673 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.618      ;
; -1.673 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.618      ;
; -1.673 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.618      ;
; -1.673 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.618      ;
; -1.662 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 2.470      ;
; -1.662 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 2.470      ;
; -1.641 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.094     ; 2.452      ;
; -1.641 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.094     ; 2.452      ;
; -1.627 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.094     ; 2.438      ;
; -1.627 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.094     ; 2.438      ;
; -1.621 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.100     ; 2.426      ;
; -1.621 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.100     ; 2.426      ;
; -1.619 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.094     ; 2.430      ;
; -1.619 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.094     ; 2.430      ;
; -1.603 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.094     ; 2.414      ;
; -1.603 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.094     ; 2.414      ;
; -1.601 ; reset_control:reset_control_1|count[6] ; error_indicator:error_indicator_1|l_parity_err                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.546      ;
; -1.601 ; reset_control:reset_control_1|count[6] ; error_indicator:error_indicator_1|l_flash                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.546      ;
; -1.598 ; reset_control:reset_control_1|count[5] ; error_indicator:error_indicator_1|l_parity_err                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.543      ;
; -1.598 ; reset_control:reset_control_1|count[5] ; error_indicator:error_indicator_1|l_flash                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.543      ;
; -1.593 ; reset_control:reset_control_1|count[2] ; error_indicator:error_indicator_1|l_parity_err                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.538      ;
; -1.593 ; reset_control:reset_control_1|count[2] ; error_indicator:error_indicator_1|l_flash                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.538      ;
; -1.591 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.097      ; 2.183      ;
; -1.591 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.097      ; 2.183      ;
; -1.563 ; reset_control:reset_control_1|count[4] ; error_indicator:error_indicator_1|l_parity_err                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.508      ;
; -1.563 ; reset_control:reset_control_1|count[4] ; error_indicator:error_indicator_1|l_flash                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.508      ;
; -1.554 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.498      ;
; -1.554 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.498      ;
; -1.554 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.498      ;
; -1.554 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.498      ;
; -1.554 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.498      ;
; -1.554 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.498      ;
; -1.554 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.498      ;
; -1.554 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.498      ;
; -1.550 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 2.358      ;
; -1.550 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 2.358      ;
; -1.537 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.482      ;
; -1.537 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.482      ;
; -1.537 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.482      ;
; -1.537 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.482      ;
; -1.537 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.482      ;
; -1.537 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.482      ;
; -1.537 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.482      ;
; -1.537 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.482      ;
; -1.537 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.482      ;
; -1.536 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 2.344      ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                               ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.620 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.819      ;
; 1.620 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.819      ;
; 1.620 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.819      ;
; 1.620 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.819      ;
; 1.620 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.819      ;
; 1.623 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.822      ;
; 1.623 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.822      ;
; 1.623 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.822      ;
; 1.623 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.822      ;
; 1.648 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.847      ;
; 1.648 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.847      ;
; 1.648 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.847      ;
; 1.648 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.847      ;
; 1.648 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.847      ;
; 1.650 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.849      ;
; 1.650 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.849      ;
; 1.650 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.849      ;
; 1.650 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.849      ;
; 1.650 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.849      ;
; 1.653 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.852      ;
; 1.653 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.852      ;
; 1.653 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.852      ;
; 1.653 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.852      ;
; 1.654 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.853      ;
; 1.654 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.853      ;
; 1.654 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.853      ;
; 1.654 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.853      ;
; 1.654 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.853      ;
; 1.656 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.855      ;
; 1.656 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.855      ;
; 1.656 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.855      ;
; 1.656 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.855      ;
; 1.657 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.856      ;
; 1.657 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.856      ;
; 1.657 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.856      ;
; 1.657 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.856      ;
; 1.770 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.969      ;
; 1.770 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.969      ;
; 1.770 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.969      ;
; 1.770 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.969      ;
; 1.770 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.969      ;
; 1.773 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.972      ;
; 1.773 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.972      ;
; 1.773 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.972      ;
; 1.773 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.972      ;
; 1.888 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.013      ; 1.990      ;
; 1.888 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.013      ; 1.990      ;
; 1.890 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.089      ;
; 1.890 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.089      ;
; 1.890 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.089      ;
; 1.890 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.089      ;
; 1.890 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.089      ;
; 1.893 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.092      ;
; 1.893 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.092      ;
; 1.893 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.092      ;
; 1.893 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.092      ;
; 1.906 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.110      ;
; 1.906 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.110      ;
; 1.906 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.110      ;
; 1.906 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.110      ;
; 1.906 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.110      ;
; 1.906 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.110      ;
; 1.906 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.110      ;
; 1.906 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.110      ;
; 1.906 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.110      ;
; 1.911 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.113      ;
; 1.911 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.113      ;
; 1.911 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.113      ;
; 1.911 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.113      ;
; 1.911 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.113      ;
; 1.911 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.113      ;
; 1.911 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.113      ;
; 1.911 ; reset_control:reset_control_1|count[4] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.113      ;
; 1.918 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.013      ; 2.020      ;
; 1.918 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.013      ; 2.020      ;
; 1.922 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.013      ; 2.024      ;
; 1.922 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.013      ; 2.024      ;
; 1.924 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.013      ; 2.026      ;
; 1.924 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.013      ; 2.026      ;
; 1.927 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.131      ;
; 1.927 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.131      ;
; 1.927 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.131      ;
; 1.927 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.131      ;
; 1.927 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.131      ;
; 1.927 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.131      ;
; 1.927 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.131      ;
; 1.927 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.131      ;
; 1.927 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.131      ;
; 1.934 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.138      ;
; 1.934 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.138      ;
; 1.934 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.138      ;
; 1.934 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.138      ;
; 1.934 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.138      ;
; 1.934 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.138      ;
; 1.934 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.138      ;
; 1.934 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.138      ;
; 1.934 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.138      ;
; 1.936 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.140      ;
; 1.936 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.140      ;
; 1.936 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.140      ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[0]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[10]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[11]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[12]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[13]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[14]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[15]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[16]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[17]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[18]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[19]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[1]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[20]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[21]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[22]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[23]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[2]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[3]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[4]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[5]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[6]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[7]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[8]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[9]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_parity_err                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[0]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[1]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[2]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[3]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[4]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[5]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[6]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ;
; 0.144  ; 0.360        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ;
; 0.144  ; 0.360        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ;
; 0.180  ; 0.335        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                          ;
; 0.180  ; 0.335        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                          ;
; 0.181  ; 0.336        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                          ;
; 0.181  ; 0.336        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                          ;
; 0.181  ; 0.336        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                          ;
; 0.181  ; 0.336        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                          ;
; 0.183  ; 0.338        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                          ;
; 0.183  ; 0.338        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                          ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash                                                       ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[0]                                            ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[10]                                           ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[11]                                           ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[12]                                           ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[13]                                           ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[14]                                           ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[15]                                           ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[16]                                           ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[17]                                           ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[18]                                           ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[19]                                           ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[1]                                            ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[20]                                           ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[21]                                           ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[22]                                           ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[23]                                           ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[2]                                            ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[3]                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 2.245  ; 2.557  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 2.245  ; 2.557  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 3.002  ; 3.376  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 2.734  ; 3.091  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 3.002  ; 3.376  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 2.108  ; 2.460  ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 2.343  ; 2.717  ; Rise       ; CLOCK_50        ;
; UART_RXD  ; CLOCK_50   ; -1.109 ; -0.950 ; Fall       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -1.949 ; -2.233 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -1.949 ; -2.233 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; -1.001 ; -1.361 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -1.921 ; -2.254 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -1.955 ; -2.291 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -1.653 ; -1.997 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -1.001 ; -1.361 ; Rise       ; CLOCK_50        ;
; UART_RXD  ; CLOCK_50   ; 1.295  ; 1.136  ; Fall       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 5.988 ; 6.038 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 4.745 ; 4.718 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 4.745 ; 4.718 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 5.952 ; 6.038 ; Rise       ; CLOCK_50        ;
;  LEDG[3]  ; CLOCK_50   ; 4.752 ; 4.725 ; Rise       ; CLOCK_50        ;
;  LEDG[4]  ; CLOCK_50   ; 4.768 ; 4.741 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 4.768 ; 4.741 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 4.783 ; 4.756 ; Rise       ; CLOCK_50        ;
;  LEDG[7]  ; CLOCK_50   ; 4.793 ; 4.766 ; Rise       ; CLOCK_50        ;
;  LEDG[9]  ; CLOCK_50   ; 5.988 ; 5.888 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 4.661 ; 4.634 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 4.661 ; 4.634 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 4.661 ; 4.634 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 5.868 ; 5.954 ; Rise       ; CLOCK_50        ;
;  LEDG[3]  ; CLOCK_50   ; 4.668 ; 4.641 ; Rise       ; CLOCK_50        ;
;  LEDG[4]  ; CLOCK_50   ; 4.684 ; 4.657 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 4.684 ; 4.657 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 4.698 ; 4.671 ; Rise       ; CLOCK_50        ;
;  LEDG[7]  ; CLOCK_50   ; 4.708 ; 4.681 ; Rise       ; CLOCK_50        ;
;  LEDG[9]  ; CLOCK_50   ; 5.605 ; 5.609 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -1.600 ; -57.944        ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.186 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; -1.599 ; -26.791           ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 0.997 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -76.874                      ;
+----------+--------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.600 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.476      ;
; -1.578 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.454      ;
; -1.563 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.439      ;
; -1.535 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.411      ;
; -1.532 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.408      ;
; -1.529 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.405      ;
; -1.448 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.324      ;
; -1.382 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.258      ;
; -1.375 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.244      ;
; -1.375 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.244      ;
; -1.365 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.231      ;
; -1.365 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.231      ;
; -1.354 ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.451     ; 1.343      ;
; -1.353 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.222      ;
; -1.353 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.222      ;
; -1.343 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.209      ;
; -1.343 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.209      ;
; -1.338 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.207      ;
; -1.338 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.207      ;
; -1.328 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.194      ;
; -1.328 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.194      ;
; -1.313 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.189      ;
; -1.310 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.179      ;
; -1.310 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.179      ;
; -1.307 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.176      ;
; -1.307 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.176      ;
; -1.304 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.173      ;
; -1.304 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.173      ;
; -1.300 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.166      ;
; -1.300 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.166      ;
; -1.297 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.163      ;
; -1.297 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.163      ;
; -1.294 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.160      ;
; -1.294 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.160      ;
; -1.291 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.167      ;
; -1.289 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.163      ;
; -1.289 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.163      ;
; -1.276 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.152      ;
; -1.267 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.141      ;
; -1.267 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.141      ;
; -1.252 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.126      ;
; -1.252 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.126      ;
; -1.248 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.124      ;
; -1.245 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.121      ;
; -1.242 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.118      ;
; -1.238 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.117      ;
; -1.224 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.098      ;
; -1.224 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.098      ;
; -1.223 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.092      ;
; -1.223 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.092      ;
; -1.221 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.095      ;
; -1.221 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.095      ;
; -1.220 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.169      ;
; -1.218 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.092      ;
; -1.218 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.092      ;
; -1.213 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.079      ;
; -1.213 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.079      ;
; -1.211 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.163      ;
; -1.211 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.163      ;
; -1.211 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.163      ;
; -1.211 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.163      ;
; -1.211 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.163      ;
; -1.209 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.081      ;
; -1.209 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.081      ;
; -1.199 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.068      ;
; -1.199 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.068      ;
; -1.198 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.147      ;
; -1.196 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.075      ;
; -1.195 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.147      ;
; -1.195 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.147      ;
; -1.195 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.147      ;
; -1.195 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.147      ;
; -1.195 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.147      ;
; -1.192 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.144      ;
; -1.192 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.144      ;
; -1.192 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.144      ;
; -1.192 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.144      ;
; -1.192 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.144      ;
; -1.188 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.067      ;
; -1.187 ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.425     ; 1.249      ;
; -1.187 ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.425     ; 1.249      ;
; -1.187 ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.425     ; 1.249      ;
; -1.187 ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.425     ; 1.249      ;
; -1.187 ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.425     ; 1.249      ;
; -1.186 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.135      ;
; -1.186 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.135      ;
; -1.186 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.135      ;
; -1.186 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.135      ;
; -1.186 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.135      ;
; -1.183 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.132      ;
; -1.167 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.039      ;
; -1.167 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.039      ;
; -1.164 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.113      ;
; -1.164 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.113      ;
; -1.164 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.113      ;
; -1.164 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.113      ;
; -1.164 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.113      ;
; -1.161 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.037      ;
; -1.159 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.031      ;
; -1.159 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.031      ;
+--------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.188 ; reset_control:reset_control_1|count[0]                                                          ; reset_control:reset_control_1|count[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                          ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; error_indicator:error_indicator_1|l_parity_err                                                  ; error_indicator:error_indicator_1|l_parity_err                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; error_indicator:error_indicator_1|l_flash                                                       ; error_indicator:error_indicator_1|l_flash                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.199 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.318      ;
; 0.200 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.319      ;
; 0.201 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.320      ;
; 0.203 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.322      ;
; 0.206 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.325      ;
; 0.293 ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; error_indicator:error_indicator_1|l_flash_counter[1]                                            ; error_indicator:error_indicator_1|l_flash_counter[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.413      ;
; 0.295 ; error_indicator:error_indicator_1|l_flash_counter[3]                                            ; error_indicator:error_indicator_1|l_flash_counter[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; error_indicator:error_indicator_1|l_flash_counter[2]                                            ; error_indicator:error_indicator_1|l_flash_counter[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.414      ;
; 0.296 ; error_indicator:error_indicator_1|l_flash_counter[4]                                            ; error_indicator:error_indicator_1|l_flash_counter[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.415      ;
; 0.299 ; error_indicator:error_indicator_1|l_flash_counter[12]                                           ; error_indicator:error_indicator_1|l_flash_counter[12]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; error_indicator:error_indicator_1|l_flash_counter[7]                                            ; error_indicator:error_indicator_1|l_flash_counter[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.418      ;
; 0.300 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; error_indicator:error_indicator_1|l_flash_counter[23]                                           ; error_indicator:error_indicator_1|l_flash_counter[23]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; error_indicator:error_indicator_1|l_flash_counter[8]                                            ; error_indicator:error_indicator_1|l_flash_counter[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.301 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; error_indicator:error_indicator_1|l_flash_counter[14]                                           ; error_indicator:error_indicator_1|l_flash_counter[14]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; error_indicator:error_indicator_1|l_flash_counter[6]                                            ; error_indicator:error_indicator_1|l_flash_counter[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.420      ;
; 0.305 ; error_indicator:error_indicator_1|l_flash_counter[9]                                            ; error_indicator:error_indicator_1|l_flash_counter[9]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; error_indicator:error_indicator_1|l_flash_counter[11]                                           ; error_indicator:error_indicator_1|l_flash_counter[11]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; error_indicator:error_indicator_1|l_flash_counter[22]                                           ; error_indicator:error_indicator_1|l_flash_counter[22]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; error_indicator:error_indicator_1|l_flash_counter[15]                                           ; error_indicator:error_indicator_1|l_flash_counter[15]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; reset_control:reset_control_1|count[2]                                                          ; reset_control:reset_control_1|count[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; error_indicator:error_indicator_1|l_flash_counter[19]                                           ; error_indicator:error_indicator_1|l_flash_counter[19]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; error_indicator:error_indicator_1|l_flash_counter[18]                                           ; error_indicator:error_indicator_1|l_flash_counter[18]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; error_indicator:error_indicator_1|l_flash_counter[10]                                           ; error_indicator:error_indicator_1|l_flash_counter[10]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; error_indicator:error_indicator_1|l_flash_counter[5]                                            ; error_indicator:error_indicator_1|l_flash_counter[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; error_indicator:error_indicator_1|l_flash_counter[0]                                            ; error_indicator:error_indicator_1|l_flash_counter[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; reset_control:reset_control_1|count[4]                                                          ; reset_control:reset_control_1|count[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; reset_control:reset_control_1|count[5]                                                          ; reset_control:reset_control_1|count[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; error_indicator:error_indicator_1|l_flash_counter[20]                                           ; error_indicator:error_indicator_1|l_flash_counter[20]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.427      ;
; 0.309 ; reset_control:reset_control_1|count[3]                                                          ; reset_control:reset_control_1|count[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.428      ;
; 0.310 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.429      ;
; 0.313 ; error_indicator:error_indicator_1|l_flash_counter[16]                                           ; error_indicator:error_indicator_1|l_flash_counter[16]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.432      ;
; 0.315 ; reset_control:reset_control_1|count[0]                                                          ; reset_control:reset_control_1|count[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.434      ;
; 0.319 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.438      ;
; 0.320 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.439      ;
; 0.346 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1             ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.465      ;
; 0.364 ; error_indicator:error_indicator_1|l_flash_counter[21]                                           ; error_indicator:error_indicator_1|l_flash_counter[21]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.483      ;
; 0.368 ; error_indicator:error_indicator_1|l_flash_counter[13]                                           ; error_indicator:error_indicator_1|l_flash_counter[13]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.487      ;
; 0.374 ; reset_control:reset_control_1|count[6]                                                          ; reset_control:reset_control_1|count[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.493      ;
; 0.377 ; error_indicator:error_indicator_1|l_flash_counter[17]                                           ; error_indicator:error_indicator_1|l_flash_counter[17]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.496      ;
; 0.421 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                          ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.540      ;
; 0.430 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.549      ;
; 0.435 ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.554      ;
; 0.437 ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1             ; error_indicator:error_indicator_1|l_parity_err                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.556      ;
; 0.443 ; error_indicator:error_indicator_1|l_flash_counter[1]                                            ; error_indicator:error_indicator_1|l_flash_counter[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.562      ;
; 0.444 ; error_indicator:error_indicator_1|l_flash_counter[3]                                            ; error_indicator:error_indicator_1|l_flash_counter[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.563      ;
; 0.448 ; error_indicator:error_indicator_1|l_flash_counter[7]                                            ; error_indicator:error_indicator_1|l_flash_counter[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.567      ;
; 0.453 ; error_indicator:error_indicator_1|l_flash_counter[2]                                            ; error_indicator:error_indicator_1|l_flash_counter[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.572      ;
; 0.454 ; error_indicator:error_indicator_1|l_flash_counter[0]                                            ; error_indicator:error_indicator_1|l_flash_counter[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; error_indicator:error_indicator_1|l_flash_counter[9]                                            ; error_indicator:error_indicator_1|l_flash_counter[10]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; error_indicator:error_indicator_1|l_flash_counter[4]                                            ; error_indicator:error_indicator_1|l_flash_counter[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.573      ;
; 0.455 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; error_indicator:error_indicator_1|l_flash_counter[15]                                           ; error_indicator:error_indicator_1|l_flash_counter[16]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; error_indicator:error_indicator_1|l_flash_counter[5]                                            ; error_indicator:error_indicator_1|l_flash_counter[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; error_indicator:error_indicator_1|l_flash_counter[19]                                           ; error_indicator:error_indicator_1|l_flash_counter[20]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; reset_control:reset_control_1|count[2]                                                          ; reset_control:reset_control_1|count[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; error_indicator:error_indicator_1|l_flash_counter[2]                                            ; error_indicator:error_indicator_1|l_flash_counter[4]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.575      ;
; 0.457 ; error_indicator:error_indicator_1|l_flash_counter[11]                                           ; error_indicator:error_indicator_1|l_flash_counter[12]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 0.573      ;
; 0.457 ; reset_control:reset_control_1|count[4]                                                          ; reset_control:reset_control_1|count[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.576      ;
; 0.457 ; error_indicator:error_indicator_1|l_flash_counter[12]                                           ; error_indicator:error_indicator_1|l_flash_counter[13]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.576      ;
; 0.457 ; error_indicator:error_indicator_1|l_flash_counter[0]                                            ; error_indicator:error_indicator_1|l_flash_counter[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.576      ;
; 0.457 ; error_indicator:error_indicator_1|l_flash_counter[4]                                            ; error_indicator:error_indicator_1|l_flash_counter[6]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.576      ;
; 0.458 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; error_indicator:error_indicator_1|l_flash_counter[8]                                            ; error_indicator:error_indicator_1|l_flash_counter[9]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.577      ;
; 0.459 ; error_indicator:error_indicator_1|l_flash_counter[6]                                            ; error_indicator:error_indicator_1|l_flash_counter[7]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.578      ;
; 0.459 ; error_indicator:error_indicator_1|l_flash_counter[14]                                           ; error_indicator:error_indicator_1|l_flash_counter[15]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.578      ;
; 0.459 ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.578      ;
; 0.460 ; error_indicator:error_indicator_1|l_flash_counter[12]                                           ; error_indicator:error_indicator_1|l_flash_counter[14]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.579      ;
; 0.461 ; error_indicator:error_indicator_1|l_flash_counter[8]                                            ; error_indicator:error_indicator_1|l_flash_counter[10]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.580      ;
; 0.462 ; error_indicator:error_indicator_1|l_flash_counter[6]                                            ; error_indicator:error_indicator_1|l_flash_counter[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.581      ;
; 0.462 ; error_indicator:error_indicator_1|l_flash_counter[14]                                           ; error_indicator:error_indicator_1|l_flash_counter[16]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.581      ;
; 0.464 ; error_indicator:error_indicator_1|l_flash_counter[22]                                           ; error_indicator:error_indicator_1|l_flash_counter[23]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.583      ;
; 0.465 ; error_indicator:error_indicator_1|l_flash_counter[10]                                           ; error_indicator:error_indicator_1|l_flash_counter[11]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; error_indicator:error_indicator_1|l_flash_counter[18]                                           ; error_indicator:error_indicator_1|l_flash_counter[19]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.584      ;
; 0.466 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.585      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                     ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.599 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.227      ; 2.264      ;
; -1.524 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.227      ; 2.189      ;
; -1.450 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.227      ; 2.115      ;
; -1.379 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.227      ; 2.044      ;
; -1.374 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.227      ; 2.039      ;
; -1.367 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.227      ; 2.032      ;
; -1.358 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.227      ; 2.023      ;
; -1.004 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 1.884      ;
; -1.004 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 1.884      ;
; -0.929 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 1.809      ;
; -0.929 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 1.809      ;
; -0.883 ; reset_control:reset_control_1|count[3] ; error_indicator:error_indicator_1|l_parity_err                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.841      ;
; -0.883 ; reset_control:reset_control_1|count[3] ; error_indicator:error_indicator_1|l_flash                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.841      ;
; -0.855 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 1.735      ;
; -0.855 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 1.735      ;
; -0.843 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 1.721      ;
; -0.843 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 1.721      ;
; -0.805 ; reset_control:reset_control_1|count[0] ; error_indicator:error_indicator_1|l_parity_err                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.763      ;
; -0.805 ; reset_control:reset_control_1|count[0] ; error_indicator:error_indicator_1|l_flash                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.763      ;
; -0.784 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 1.664      ;
; -0.784 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 1.664      ;
; -0.781 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 1.661      ;
; -0.781 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 1.661      ;
; -0.772 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 1.652      ;
; -0.772 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 1.652      ;
; -0.770 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 1.643      ;
; -0.770 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 1.643      ;
; -0.765 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 1.643      ;
; -0.765 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 1.643      ;
; -0.763 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 1.643      ;
; -0.763 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 1.643      ;
; -0.710 ; reset_control:reset_control_1|count[1] ; error_indicator:error_indicator_1|l_parity_err                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.668      ;
; -0.710 ; reset_control:reset_control_1|count[1] ; error_indicator:error_indicator_1|l_flash                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.668      ;
; -0.692 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 1.565      ;
; -0.692 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 1.565      ;
; -0.678 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 1.634      ;
; -0.678 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 1.634      ;
; -0.678 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 1.634      ;
; -0.678 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 1.634      ;
; -0.678 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 1.634      ;
; -0.678 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 1.634      ;
; -0.678 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 1.634      ;
; -0.678 ; reset_control:reset_control_1|count[3] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 1.634      ;
; -0.677 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 1.555      ;
; -0.677 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 1.555      ;
; -0.675 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 1.545      ;
; -0.675 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 1.545      ;
; -0.665 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.623      ;
; -0.665 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.623      ;
; -0.665 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.623      ;
; -0.665 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.623      ;
; -0.665 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.623      ;
; -0.665 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.623      ;
; -0.665 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.623      ;
; -0.665 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.623      ;
; -0.665 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.623      ;
; -0.664 ; reset_control:reset_control_1|count[5] ; error_indicator:error_indicator_1|l_parity_err                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.622      ;
; -0.664 ; reset_control:reset_control_1|count[5] ; error_indicator:error_indicator_1|l_flash                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.622      ;
; -0.647 ; reset_control:reset_control_1|count[6] ; error_indicator:error_indicator_1|l_parity_err                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.605      ;
; -0.647 ; reset_control:reset_control_1|count[6] ; error_indicator:error_indicator_1|l_flash                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.605      ;
; -0.646 ; reset_control:reset_control_1|count[4] ; error_indicator:error_indicator_1|l_parity_err                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.604      ;
; -0.646 ; reset_control:reset_control_1|count[4] ; error_indicator:error_indicator_1|l_flash                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.604      ;
; -0.644 ; reset_control:reset_control_1|count[2] ; error_indicator:error_indicator_1|l_parity_err                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.602      ;
; -0.644 ; reset_control:reset_control_1|count[2] ; error_indicator:error_indicator_1|l_flash                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.602      ;
; -0.624 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 1.502      ;
; -0.624 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 1.502      ;
; -0.607 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 1.485      ;
; -0.607 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 1.485      ;
; -0.606 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 1.484      ;
; -0.606 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 1.484      ;
; -0.606 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 1.484      ;
; -0.606 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 1.484      ;
; -0.603 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 1.559      ;
; -0.603 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 1.559      ;
; -0.603 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 1.559      ;
; -0.603 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 1.559      ;
; -0.603 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 1.559      ;
; -0.603 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 1.559      ;
; -0.603 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 1.559      ;
; -0.603 ; reset_control:reset_control_1|count[0] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 1.559      ;
; -0.597 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 1.470      ;
; -0.597 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 1.470      ;
; -0.597 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 1.467      ;
; -0.597 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 1.467      ;
; -0.590 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.548      ;
; -0.590 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.548      ;
; -0.590 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.548      ;
; -0.590 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.548      ;
; -0.590 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.548      ;
; -0.590 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.548      ;
; -0.590 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.548      ;
; -0.590 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.548      ;
; -0.590 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.548      ;
; -0.586 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.353      ; 1.426      ;
; -0.586 ; reset_control:reset_control_1|count[3] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.353      ; 1.426      ;
; -0.551 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 1.424      ;
; -0.551 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 1.424      ;
; -0.534 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 1.407      ;
; -0.534 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 1.407      ;
; -0.533 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 1.406      ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                               ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.997 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.117      ;
; 0.997 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.117      ;
; 0.997 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.117      ;
; 0.997 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.117      ;
; 0.997 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.117      ;
; 0.999 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.119      ;
; 0.999 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.119      ;
; 0.999 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.119      ;
; 0.999 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.119      ;
; 1.007 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.127      ;
; 1.007 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.127      ;
; 1.007 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.127      ;
; 1.007 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.127      ;
; 1.007 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.127      ;
; 1.009 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.129      ;
; 1.009 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.129      ;
; 1.009 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.129      ;
; 1.009 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.129      ;
; 1.013 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.133      ;
; 1.013 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.133      ;
; 1.013 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.133      ;
; 1.013 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.133      ;
; 1.013 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.133      ;
; 1.015 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.135      ;
; 1.015 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.135      ;
; 1.015 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.135      ;
; 1.015 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.135      ;
; 1.019 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.139      ;
; 1.019 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.139      ;
; 1.019 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.139      ;
; 1.019 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.139      ;
; 1.019 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.139      ;
; 1.020 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.140      ;
; 1.020 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.140      ;
; 1.020 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.140      ;
; 1.020 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.140      ;
; 1.081 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.201      ;
; 1.081 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.201      ;
; 1.081 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.201      ;
; 1.081 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.201      ;
; 1.081 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.201      ;
; 1.082 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.202      ;
; 1.082 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.202      ;
; 1.082 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.202      ;
; 1.082 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.202      ;
; 1.087 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.426      ; 1.117      ;
; 1.087 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.426      ; 1.117      ;
; 1.097 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.426      ; 1.127      ;
; 1.097 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.426      ; 1.127      ;
; 1.103 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.426      ; 1.133      ;
; 1.103 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.426      ; 1.133      ;
; 1.109 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.426      ; 1.139      ;
; 1.109 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.426      ; 1.139      ;
; 1.159 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.279      ;
; 1.159 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.279      ;
; 1.159 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.279      ;
; 1.159 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.279      ;
; 1.159 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.279      ;
; 1.160 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.221      ;
; 1.160 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.221      ;
; 1.161 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.281      ;
; 1.161 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.281      ;
; 1.161 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.281      ;
; 1.161 ; reset_control:reset_control_1|count[0] ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.281      ;
; 1.170 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.231      ;
; 1.170 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.231      ;
; 1.171 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.426      ; 1.201      ;
; 1.171 ; reset_control:reset_control_1|count[1] ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.426      ; 1.201      ;
; 1.176 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.237      ;
; 1.176 ; reset_control:reset_control_1|count[5] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.237      ;
; 1.183 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.244      ;
; 1.183 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.244      ;
; 1.193 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.318      ;
; 1.193 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.318      ;
; 1.193 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.318      ;
; 1.193 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.318      ;
; 1.193 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.318      ;
; 1.193 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.318      ;
; 1.193 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.318      ;
; 1.193 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.318      ;
; 1.193 ; reset_control:reset_control_1|count[2] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.318      ;
; 1.194 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.319      ;
; 1.194 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.319      ;
; 1.194 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.319      ;
; 1.194 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.319      ;
; 1.194 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.319      ;
; 1.194 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.319      ;
; 1.194 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.319      ;
; 1.194 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.319      ;
; 1.194 ; reset_control:reset_control_1|count[4] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.319      ;
; 1.196 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.319      ;
; 1.196 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.319      ;
; 1.196 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.319      ;
; 1.196 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.319      ;
; 1.196 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.319      ;
; 1.196 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.319      ;
; 1.196 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.319      ;
; 1.196 ; reset_control:reset_control_1|count[2] ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.319      ;
; 1.196 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.321      ;
; 1.196 ; reset_control:reset_control_1|count[6] ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.321      ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[0]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[10]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[11]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[12]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[13]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[14]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[15]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[16]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[17]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[18]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[19]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[1]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[20]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[21]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[22]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[23]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[2]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[3]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[4]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[5]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[6]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[7]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[8]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[9]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_parity_err                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[0]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[1]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[2]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[3]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[4]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[5]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[6]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|baud_rate_generator:baud_rate_generator_1|counter:cycles_counter|l_cnt[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[0]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[1]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[2]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[3]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|counter:sample_counter|l_cnt[4]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:p_shift_reg|reg[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[0]~_Duplicate_1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[1]~_Duplicate_1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[2]~_Duplicate_1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[3]~_Duplicate_1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[4]~_Duplicate_1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[5]~_Duplicate_1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[6]~_Duplicate_1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|shift_reg:r_shift_reg|reg[7]~_Duplicate_1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ;
; -0.098 ; 0.118        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_fsig_reg           ;
; -0.098 ; 0.118        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; uart:uart_1|uart_receiver:uart_receiver_1|schmitt_trigger_filter:rx_filter|l_sreg[1]            ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[12]                                           ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[13]                                           ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[14]                                           ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[15]                                           ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[16]                                           ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[17]                                           ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[18]                                           ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[19]                                           ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[20]                                           ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[21]                                           ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[22]                                           ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[23]                                           ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[0]                                                          ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[1]                                                          ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[2]                                                          ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[3]                                                          ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[4]                                                          ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[5]                                                          ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; reset_control:reset_control_1|count[6]                                                          ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.DATA_S  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.IDLE_S  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.START_S ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart:uart_1|uart_receiver:uart_receiver_1|uart_receiver_fsm:uart_receiver_fsm_1|l_state.STOP_S  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash                                                       ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[0]                                            ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[10]                                           ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; error_indicator:error_indicator_1|l_flash_counter[11]                                           ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 1.387  ; 1.981  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 1.387  ; 1.981  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 1.916  ; 2.558  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 1.769  ; 2.342  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 1.916  ; 2.558  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 1.351  ; 1.916  ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 1.494  ; 2.069  ; Rise       ; CLOCK_50        ;
; UART_RXD  ; CLOCK_50   ; -1.053 ; -0.672 ; Fall       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -1.194 ; -1.776 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -1.194 ; -1.776 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; -0.645 ; -1.206 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -1.208 ; -1.790 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -1.286 ; -1.814 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -1.027 ; -1.593 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -0.645 ; -1.206 ; Rise       ; CLOCK_50        ;
; UART_RXD  ; CLOCK_50   ; 1.164  ; 0.783  ; Fall       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 3.863 ; 3.980 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 3.044 ; 3.016 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 3.044 ; 3.016 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 3.863 ; 3.980 ; Rise       ; CLOCK_50        ;
;  LEDG[3]  ; CLOCK_50   ; 3.051 ; 3.023 ; Rise       ; CLOCK_50        ;
;  LEDG[4]  ; CLOCK_50   ; 3.069 ; 3.041 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 3.069 ; 3.041 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 3.082 ; 3.054 ; Rise       ; CLOCK_50        ;
;  LEDG[7]  ; CLOCK_50   ; 3.092 ; 3.064 ; Rise       ; CLOCK_50        ;
;  LEDG[9]  ; CLOCK_50   ; 3.802 ; 3.782 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 2.988 ; 2.960 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 2.988 ; 2.960 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 2.988 ; 2.960 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 3.807 ; 3.924 ; Rise       ; CLOCK_50        ;
;  LEDG[3]  ; CLOCK_50   ; 2.995 ; 2.967 ; Rise       ; CLOCK_50        ;
;  LEDG[4]  ; CLOCK_50   ; 3.013 ; 2.985 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 3.013 ; 2.985 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 3.025 ; 2.997 ; Rise       ; CLOCK_50        ;
;  LEDG[7]  ; CLOCK_50   ; 3.035 ; 3.007 ; Rise       ; CLOCK_50        ;
;  LEDG[9]  ; CLOCK_50   ; 3.545 ; 3.611 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.594   ; 0.186 ; -3.651   ; 0.997   ; -3.000              ;
;  CLOCK_50        ; -3.594   ; 0.186 ; -3.651   ; 0.997   ; -3.000              ;
; Design-wide TNS  ; -156.293 ; 0.0   ; -78.681  ; 0.0     ; -76.874             ;
;  CLOCK_50        ; -156.293 ; 0.000 ; -78.681  ; 0.000   ; -76.874             ;
+------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 2.565  ; 2.954  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 2.565  ; 2.954  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 3.427  ; 3.886  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 3.149  ; 3.571  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 3.427  ; 3.886  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 2.445  ; 2.848  ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 2.712  ; 3.157  ; Rise       ; CLOCK_50        ;
; UART_RXD  ; CLOCK_50   ; -1.053 ; -0.672 ; Fall       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -1.194 ; -1.776 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -1.194 ; -1.776 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; -0.645 ; -1.206 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -1.208 ; -1.790 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -1.286 ; -1.814 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -1.027 ; -1.593 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -0.645 ; -1.206 ; Rise       ; CLOCK_50        ;
; UART_RXD  ; CLOCK_50   ; 1.446  ; 1.286  ; Fall       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 6.330 ; 6.252 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 4.966 ; 4.933 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 4.966 ; 4.933 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 6.172 ; 6.252 ; Rise       ; CLOCK_50        ;
;  LEDG[3]  ; CLOCK_50   ; 4.972 ; 4.939 ; Rise       ; CLOCK_50        ;
;  LEDG[4]  ; CLOCK_50   ; 4.990 ; 4.957 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 4.990 ; 4.957 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 5.004 ; 4.971 ; Rise       ; CLOCK_50        ;
;  LEDG[7]  ; CLOCK_50   ; 5.014 ; 4.981 ; Rise       ; CLOCK_50        ;
;  LEDG[9]  ; CLOCK_50   ; 6.330 ; 6.232 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 2.988 ; 2.960 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 2.988 ; 2.960 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 2.988 ; 2.960 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 3.807 ; 3.924 ; Rise       ; CLOCK_50        ;
;  LEDG[3]  ; CLOCK_50   ; 2.995 ; 2.967 ; Rise       ; CLOCK_50        ;
;  LEDG[4]  ; CLOCK_50   ; 3.013 ; 2.985 ; Rise       ; CLOCK_50        ;
;  LEDG[5]  ; CLOCK_50   ; 3.013 ; 2.985 ; Rise       ; CLOCK_50        ;
;  LEDG[6]  ; CLOCK_50   ; 3.025 ; 2.997 ; Rise       ; CLOCK_50        ;
;  LEDG[7]  ; CLOCK_50   ; 3.035 ; 3.007 ; Rise       ; CLOCK_50        ;
;  LEDG[9]  ; CLOCK_50   ; 3.545 ; 3.611 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; UART_TXD      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; FL_BYTE_N               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_CE_N                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_OE_N                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_RST_N                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_RY                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_WE_N                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_WP_N                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ15_AM1             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_CLKIN_N0           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_CLKIN_P0           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_CLKOUT_N0          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_CLKOUT_P0          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_CLKIN_P1           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_CLKIN_N1           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_CLKOUT_P1          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_CLKOUT_N1          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_KBCLK               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_KBDAT               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_MSCLK               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_MSDAT               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RTS                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_CTS                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_CLK                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_CMD                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_DAT0                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_DAT3                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_WP_N                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_RW                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_RS                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_EN                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_BLON                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_HS                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_VS                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_CAS_N              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_CS_N               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_CLK                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_CKE                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_LDQM               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_UDQM               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_RAS_N              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_WE_N               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50_2              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[16]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[17]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[18]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[19]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[20]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_ADDR[21]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[9]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[10]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[11]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[12]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[13]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[14]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[16]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[17]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[18]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[19]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[20]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[21]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[22]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[23]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[24]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[25]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[26]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[27]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[28]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[29]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[30]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0[31]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[16]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[17]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[18]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[19]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[20]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[21]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[22]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[23]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[24]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[25]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[26]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[27]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[28]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[29]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[30]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1[31]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_G[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_G[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_G[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_G[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_R[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_R[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_R[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_R[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_B[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_B[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_B[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VGA_B[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX0[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX0[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX0[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX0[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX0[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX0[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX0[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX0[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX1[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX1[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX1[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX1[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX1[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX1[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX1[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX1[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX2[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX2[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX2[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX2[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX2[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX2[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX2[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX2[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX3[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX3[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX3[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX3[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX3[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX3[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX3[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HEX3[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_BA[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_BA[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_ADDR[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 2533     ; 16       ; 0        ; 4        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 2533     ; 16       ; 0        ; 4        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 252      ; 0        ; 21       ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 252      ; 0        ; 21       ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 37    ; 37   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition
    Info: Processing started: Sun Feb 26 19:28:24 2012
Info: Command: quartus_sta uart_de0 -c uart_de0
Info: qsta_default_script.tcl version: #1
Warning: Parallel compilation is not licensed and has been disabled
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'uart_de0.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -3.594
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.594      -156.293 CLOCK_50 
Info: Worst-case hold slack is 0.358
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.358         0.000 CLOCK_50 
Info: Worst-case recovery slack is -3.651
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.651       -78.681 CLOCK_50 
Info: Worst-case removal slack is 1.799
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.799         0.000 CLOCK_50 
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000       -73.000 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -3.138
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.138      -134.798 CLOCK_50 
Info: Worst-case hold slack is 0.312
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.312         0.000 CLOCK_50 
Info: Worst-case recovery slack is -3.246
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.246       -67.338 CLOCK_50 
Info: Worst-case removal slack is 1.620
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.620         0.000 CLOCK_50 
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000       -73.000 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -1.600
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.600       -57.944 CLOCK_50 
Info: Worst-case hold slack is 0.186
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.186         0.000 CLOCK_50 
Info: Worst-case recovery slack is -1.599
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.599       -26.791 CLOCK_50 
Info: Worst-case removal slack is 0.997
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.997         0.000 CLOCK_50 
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000       -76.874 CLOCK_50 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 258 megabytes
    Info: Processing ended: Sun Feb 26 19:28:39 2012
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:11


