<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="SeniorProject.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bist_test_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="chip.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="chip.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="chip.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="chip.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="chip.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="chip.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="chip.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="chip.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="chip.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="chip_envsettings.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="chip_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="chip_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="chip_test1_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="chip_test1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="chip_test1_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="chip_test_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="chip_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="chip_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fifo_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="filter_accumulator.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="filter_storage.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="i2s_in.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="i2s_in.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="i2s_in.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="i2s_in.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="i2s_in.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="i2s_in.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="i2s_in.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="i2s_in.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="i2s_in_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="i2s_in_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="i2s_in_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="i2s_in_test3_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="i2s_in_test4_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="i2s_in_test4_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="i2s_in_test4_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="i2s_in_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="i2s_in_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="i2s_in_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="i2s_in_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="i2s_out_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="i2s_out_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="i2si_deserializer_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="serializer_testbench_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="synchronizer_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1452724868" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1452724868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456078850" xil_pn:in_ck="-36755018437882305" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1456078846">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Deserializer.v"/>
      <outfile xil_pn:name="Sequencer.v"/>
      <outfile xil_pn:name="bist_test.v"/>
      <outfile xil_pn:name="chip.v"/>
      <outfile xil_pn:name="chip_reg.v"/>
      <outfile xil_pn:name="chip_test.v"/>
      <outfile xil_pn:name="chip_test1.v"/>
      <outfile xil_pn:name="deserializer_test.v"/>
      <outfile xil_pn:name="fifo.v"/>
      <outfile xil_pn:name="fifo_test.v"/>
      <outfile xil_pn:name="filter.v"/>
      <outfile xil_pn:name="filter_accumulator.v"/>
      <outfile xil_pn:name="filter_accumulator_tf.v"/>
      <outfile xil_pn:name="filter_barrel_shifter.v"/>
      <outfile xil_pn:name="filter_mux.v"/>
      <outfile xil_pn:name="filter_mux_tf.v"/>
      <outfile xil_pn:name="filter_round_truncate.v"/>
      <outfile xil_pn:name="filter_round_truncate_tf.v"/>
      <outfile xil_pn:name="filter_stm.v"/>
      <outfile xil_pn:name="filter_stm_tf.v"/>
      <outfile xil_pn:name="filter_storage.v"/>
      <outfile xil_pn:name="filter_tf.v"/>
      <outfile xil_pn:name="i2c.v"/>
      <outfile xil_pn:name="i2s_in.v"/>
      <outfile xil_pn:name="i2s_in_test.v"/>
      <outfile xil_pn:name="i2s_in_test2.v"/>
      <outfile xil_pn:name="i2s_in_test3.v"/>
      <outfile xil_pn:name="i2s_in_test4.v"/>
      <outfile xil_pn:name="i2s_out.v"/>
      <outfile xil_pn:name="i2s_out_test.v"/>
      <outfile xil_pn:name="i2s_out_test2.v"/>
      <outfile xil_pn:name="i2s_out_test3.v"/>
      <outfile xil_pn:name="i2si_bist_gen.v"/>
      <outfile xil_pn:name="i2si_deserializer.v"/>
      <outfile xil_pn:name="i2si_mux.v"/>
      <outfile xil_pn:name="i2so_serializer.v"/>
      <outfile xil_pn:name="mux_test.v"/>
      <outfile xil_pn:name="reg_testbench.v"/>
      <outfile xil_pn:name="register.v"/>
      <outfile xil_pn:name="register_testbench.v"/>
      <outfile xil_pn:name="serializer.v"/>
      <outfile xil_pn:name="serializer_testbench.v"/>
      <outfile xil_pn:name="synchronizer.v"/>
      <outfile xil_pn:name="synchronizer_testbench.v"/>
      <outfile xil_pn:name="trig_generator.v"/>
      <outfile xil_pn:name="trig_generator_testbench.v"/>
      <outfile xil_pn:name="trig_generator_testbench1.v"/>
    </transform>
    <transform xil_pn:end_ts="1456079889" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6685647955089459829" xil_pn:start_ts="1456079889">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456079889" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7106277306228058153" xil_pn:start_ts="1456079889">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1454358234" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2008870613849482273" xil_pn:start_ts="1454358234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456078850" xil_pn:in_ck="-36755018437882305" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1456078850">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Deserializer.v"/>
      <outfile xil_pn:name="Sequencer.v"/>
      <outfile xil_pn:name="bist_test.v"/>
      <outfile xil_pn:name="chip.v"/>
      <outfile xil_pn:name="chip_reg.v"/>
      <outfile xil_pn:name="chip_test.v"/>
      <outfile xil_pn:name="chip_test1.v"/>
      <outfile xil_pn:name="deserializer_test.v"/>
      <outfile xil_pn:name="fifo.v"/>
      <outfile xil_pn:name="fifo_test.v"/>
      <outfile xil_pn:name="filter.v"/>
      <outfile xil_pn:name="filter_accumulator.v"/>
      <outfile xil_pn:name="filter_accumulator_tf.v"/>
      <outfile xil_pn:name="filter_barrel_shifter.v"/>
      <outfile xil_pn:name="filter_mux.v"/>
      <outfile xil_pn:name="filter_mux_tf.v"/>
      <outfile xil_pn:name="filter_round_truncate.v"/>
      <outfile xil_pn:name="filter_round_truncate_tf.v"/>
      <outfile xil_pn:name="filter_stm.v"/>
      <outfile xil_pn:name="filter_stm_tf.v"/>
      <outfile xil_pn:name="filter_storage.v"/>
      <outfile xil_pn:name="filter_tf.v"/>
      <outfile xil_pn:name="i2c.v"/>
      <outfile xil_pn:name="i2s_in.v"/>
      <outfile xil_pn:name="i2s_in_test.v"/>
      <outfile xil_pn:name="i2s_in_test2.v"/>
      <outfile xil_pn:name="i2s_in_test3.v"/>
      <outfile xil_pn:name="i2s_in_test4.v"/>
      <outfile xil_pn:name="i2s_out.v"/>
      <outfile xil_pn:name="i2s_out_test.v"/>
      <outfile xil_pn:name="i2s_out_test2.v"/>
      <outfile xil_pn:name="i2s_out_test3.v"/>
      <outfile xil_pn:name="i2si_bist_gen.v"/>
      <outfile xil_pn:name="i2si_deserializer.v"/>
      <outfile xil_pn:name="i2si_mux.v"/>
      <outfile xil_pn:name="i2so_serializer.v"/>
      <outfile xil_pn:name="mux_test.v"/>
      <outfile xil_pn:name="reg_testbench.v"/>
      <outfile xil_pn:name="register.v"/>
      <outfile xil_pn:name="register_testbench.v"/>
      <outfile xil_pn:name="serializer.v"/>
      <outfile xil_pn:name="serializer_testbench.v"/>
      <outfile xil_pn:name="synchronizer.v"/>
      <outfile xil_pn:name="synchronizer_testbench.v"/>
      <outfile xil_pn:name="trig_generator.v"/>
      <outfile xil_pn:name="trig_generator_testbench.v"/>
      <outfile xil_pn:name="trig_generator_testbench1.v"/>
    </transform>
    <transform xil_pn:end_ts="1456079898" xil_pn:in_ck="-36755018437882305" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2547102185356087909" xil_pn:start_ts="1456079889">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="chip_test1_beh.prj"/>
      <outfile xil_pn:name="chip_test1_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1456079910" xil_pn:in_ck="4007614749175331857" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="490849245265279144" xil_pn:start_ts="1456079910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="chip_test1_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1455488708" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1455488708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455488708" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7559678804962864359" xil_pn:start_ts="1455488708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455488708" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2008870613849482273" xil_pn:start_ts="1455488708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455488708" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1455488708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455488708" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1627607932060180539" xil_pn:start_ts="1455488708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455488708" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1455488708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455488708" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="356319361789837739" xil_pn:start_ts="1455488708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456079449" xil_pn:in_ck="7042165801292438979" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-2701323461234897911" xil_pn:start_ts="1456079106">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="chip.lso"/>
      <outfile xil_pn:name="chip.ngc"/>
      <outfile xil_pn:name="chip.ngr"/>
      <outfile xil_pn:name="chip.prj"/>
      <outfile xil_pn:name="chip.stx"/>
      <outfile xil_pn:name="chip.syr"/>
      <outfile xil_pn:name="chip.xst"/>
      <outfile xil_pn:name="chip_test_stx_beh.prj"/>
      <outfile xil_pn:name="chip_xst.xrpt"/>
      <outfile xil_pn:name="i2s_in.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1453230218" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="123229027435575910" xil_pn:start_ts="1453230218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1453230229" xil_pn:in_ck="-8965849305547621036" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3808250951173586670" xil_pn:start_ts="1453230218">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
