

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Thu Dec 11 23:57:11 2014

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        fifo.prj
* Solution:       sol
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.79|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   12|   12|   13|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    128|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     11|     317|    578|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     44|
|Register         |        -|      -|     276|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     11|     593|    750|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      5|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+-------+-----+-----+
    |              Instance              |              Module             | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------+---------------------------------+---------+-------+-----+-----+
    |dut_dmul_64ns_64ns_64_6_max_dsp_U1  |dut_dmul_64ns_64ns_64_6_max_dsp  |        0|     11|  317|  578|
    +------------------------------------+---------------------------------+---------+-------+-----+-----+
    |Total                               |                                 |        0|     11|  317|  578|
    +------------------------------------+---------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |full_1_fu_83_p2  |     +    |      0|  0|  64|          64|          64|
    |full_fu_66_p2    |     +    |      0|  0|  64|          64|          64|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0| 128|         128|         128|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  12|         14|    4|         56|
    |out_fifo_V_din  |  32|          3|   32|         96|
    +----------------+----+-----------+-----+-----------+
    |Total           |  44|         17|   36|        152|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   4|   0|    4|          0|
    |data1_reg_154   |  32|   0|   32|          0|
    |data2_reg_159   |  16|   0|   16|          0|
    |full_1_reg_139  |  64|   0|   64|          0|
    |full_reg_134    |  64|   0|   64|          0|
    |tmp_3_reg_119   |  32|   0|   32|          0|
    |tmp_6_reg_124   |  32|   0|   32|          0|
    |tmp_7_reg_129   |  32|   0|   32|          0|
    +----------------+----+----+-----+-----------+
    |Total           | 276|   0|  276|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+--------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-------------------+-----+-----+--------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_none |      dut     | return value |
|ap_rst             |  in |    1| ap_ctrl_none |      dut     | return value |
|in_fifo_V_dout     |  in |   32|    ap_fifo   |   in_fifo_V  |    pointer   |
|in_fifo_V_empty_n  |  in |    1|    ap_fifo   |   in_fifo_V  |    pointer   |
|in_fifo_V_read     | out |    1|    ap_fifo   |   in_fifo_V  |    pointer   |
|out_fifo_V_din     | out |   32|    ap_fifo   |  out_fifo_V  |    pointer   |
|out_fifo_V_full_n  |  in |    1|    ap_fifo   |  out_fifo_V  |    pointer   |
|out_fifo_V_write   | out |    1|    ap_fifo   |  out_fifo_V  |    pointer   |
+-------------------+-----+-----+--------------+--------------+--------------+

