
*** Running vivado
    with args -log bd_axi_bram_ctrl_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_axi_bram_ctrl_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_axi_bram_ctrl_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1758.203 ; gain = 132.992 ; free physical = 7312 ; free virtual = 20944
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_axi_bram_ctrl_0_0
Command: synth_design -top bd_axi_bram_ctrl_0_0 -part xczu3eg-sbva484-1-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3077432
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/caccolillo/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2892.684 ; gain = 239.832 ; free physical = 4472 ; free virtual = 18320
Synthesis current peak Physical Memory [PSS] (MB): peak = 2202.619; parent = 2033.584; children = 169.035
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3894.074; parent = 2895.656; children = 998.418
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_axi_bram_ctrl_0_0' [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ip/bd_axi_bram_ctrl_0_0/synth/bd_axi_bram_ctrl_0_0.vhd:111]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31357' bound to instance 'U0' of component 'axi_bram_ctrl' [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ip/bd_axi_bram_ctrl_0_0/synth/bd_axi_bram_ctrl_0_0.vhd:270]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
INFO: [Synth 8-638] synthesizing module 'full_axi' [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-3919] null assignment ignored [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24126]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (0#1) [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
INFO: [Synth 8-226] default block is never used [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25502]
INFO: [Synth 8-638] synthesizing module 'ua_narrow' [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11989]
INFO: [Synth 8-226] default block is never used [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12168]
INFO: [Synth 8-226] default block is never used [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12207]
INFO: [Synth 8-256] done synthesizing module 'ua_narrow' (0#1) [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11989]
INFO: [Synth 8-226] default block is never used [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25832]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
INFO: [Synth 8-3491] module 'FDR' declared at '/home/caccolillo/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38695' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:230]
INFO: [Synth 8-6157] synthesizing module 'FDR' [/home/caccolillo/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38695]
INFO: [Synth 8-6155] done synthesizing module 'FDR' (0#1) [/home/caccolillo/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38695]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/caccolillo/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82830' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [/home/caccolillo/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82830]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (0#1) [/home/caccolillo/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82830]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/caccolillo/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136539' bound to instance 'XORCY_I' of component 'XORCY' [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [/home/caccolillo/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136539]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (0#1) [/home/caccolillo/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136539]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/caccolillo/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708' bound to instance 'FDRE_I' of component 'FDRE' [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/home/caccolillo/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [/home/caccolillo/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/caccolillo/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82830' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/caccolillo/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136539' bound to instance 'XORCY_I' of component 'XORCY' [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/caccolillo/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708' bound to instance 'FDRE_I' of component 'FDRE' [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/caccolillo/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82830' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/caccolillo/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136539' bound to instance 'XORCY_I' of component 'XORCY' [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/caccolillo/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708' bound to instance 'FDRE_I' of component 'FDRE' [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/caccolillo/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82830' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/caccolillo/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136539' bound to instance 'XORCY_I' of component 'XORCY' [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/caccolillo/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708' bound to instance 'FDRE_I' of component 'FDRE' [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/caccolillo/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/home/caccolillo/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [/home/caccolillo/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (0#1) [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (0#1) [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30020]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
INFO: [Synth 8-226] default block is never used [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:16131]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (0#1) [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (0#1) [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (0#1) [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (0#1) [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
INFO: [Synth 8-256] done synthesizing module 'bd_axi_bram_ctrl_0_0' (0#1) [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ip/bd_axi_bram_ctrl_0_0/synth/bd_axi_bram_ctrl_0_0.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25318]
WARNING: [Synth 8-6014] Unused sequential element aw_active_d1_reg was removed.  [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25743]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.curr_arsize_reg_reg was removed.  [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15998]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.do_cmplt_burst_reg was removed.  [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:21244]
WARNING: [Synth 8-7129] Port curr_axlen[7] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_axlen[6] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_axlen[5] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_axlen[4] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_ld[2] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[12] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[11] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[10] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[9] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[8] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[7] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[6] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARLOCK in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARCACHE[3] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARCACHE[2] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARCACHE[1] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARCACHE[0] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARPROT[2] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARPROT[1] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARPROT[0] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Enable_ECC in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Arb2AR_Active in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[12] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[11] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[10] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[9] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[8] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[7] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[6] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[5] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[4] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[3] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[2] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_arb_Arready in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWLOCK in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWCACHE[3] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWCACHE[2] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWCACHE[1] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWCACHE[0] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWPROT[2] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWPROT[1] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWPROT[0] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Enable_ECC in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[31] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[30] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[29] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[28] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[27] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[26] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[25] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[24] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[23] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[22] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[21] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[20] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[19] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[18] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[17] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[16] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[15] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[14] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[13] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[12] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[11] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[10] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[9] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[8] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[7] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[6] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[5] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[4] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[3] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[2] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[1] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[0] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Arb2AW_Active in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[12] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[11] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[10] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[9] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[8] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[7] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[6] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[5] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[4] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[3] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[2] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[31] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[30] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[29] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[28] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[27] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[26] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[25] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[24] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[23] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[22] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[21] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[20] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_RdData[19] in module wr_chnl is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2984.621 ; gain = 331.770 ; free physical = 4355 ; free virtual = 18217
Synthesis current peak Physical Memory [PSS] (MB): peak = 2202.619; parent = 2033.584; children = 169.035
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3983.043; parent = 2984.625; children = 998.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2996.496 ; gain = 343.645 ; free physical = 5172 ; free virtual = 19042
Synthesis current peak Physical Memory [PSS] (MB): peak = 2202.619; parent = 2033.584; children = 183.341
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3994.918; parent = 2996.500; children = 998.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2996.496 ; gain = 343.645 ; free physical = 5164 ; free virtual = 19034
Synthesis current peak Physical Memory [PSS] (MB): peak = 2202.619; parent = 2033.584; children = 183.341
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3994.918; parent = 2996.500; children = 998.418
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3007.465 ; gain = 0.000 ; free physical = 5127 ; free virtual = 18999
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ip/bd_axi_bram_ctrl_0_0/bd_axi_bram_ctrl_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.gen/sources_1/bd/bd/ip/bd_axi_bram_ctrl_0_0/bd_axi_bram_ctrl_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.runs/bd_axi_bram_ctrl_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.runs/bd_axi_bram_ctrl_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3159.309 ; gain = 0.000 ; free physical = 4715 ; free virtual = 18606
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDR => FDRE: 1 instance 
  MUXCY_L => MUXCY: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3159.309 ; gain = 0.000 ; free physical = 4711 ; free virtual = 18603
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/caccolillo/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3159.309 ; gain = 506.457 ; free physical = 4796 ; free virtual = 18690
Synthesis current peak Physical Memory [PSS] (MB): peak = 2225.788; parent = 2043.486; children = 183.341
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4125.715; parent = 3127.297; children = 998.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3159.309 ; gain = 506.457 ; free physical = 4796 ; free virtual = 18690
Synthesis current peak Physical Memory [PSS] (MB): peak = 2225.788; parent = 2043.486; children = 183.341
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4125.715; parent = 3127.297; children = 998.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.runs/bd_axi_bram_ctrl_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3159.309 ; gain = 506.457 ; free physical = 4796 ; free virtual = 18690
Synthesis current peak Physical Memory [PSS] (MB): peak = 2225.788; parent = 2043.486; children = 183.341
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4125.715; parent = 3127.297; children = 998.418
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.GEN_AR_DUAL.rd_addr_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
               w8_awaddr |                              001 |                              001
            brst_wr_data |                              010 |                              011
          b2b_w8_wr_data |                              011 |                              100
             sng_wr_data |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg' using encoding 'sequential' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                                0 |                               00
               ld_araddr |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.GEN_AR_DUAL.rd_addr_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              101
             w8_throttle |                              010 |                              010
        w8_2nd_last_data |                              011 |                              011
            w8_last_data |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0011
                sec_addr |                             0010 |                             0100
               full_pipe |                             0011 |                             0101
           full_throttle |                             0100 |                             0110
               last_addr |                             0101 |                             0111
           last_throttle |                             0110 |                             1000
               last_data |                             0111 |                             1001
       last_data_ar_pend |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3159.309 ; gain = 506.457 ; free physical = 4784 ; free virtual = 18680
Synthesis current peak Physical Memory [PSS] (MB): peak = 2225.788; parent = 2043.486; children = 183.341
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4125.715; parent = 3127.297; children = 998.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 12    
	   2 Input    3 Bit       Adders := 2     
	   3 Input    2 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 160   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   5 Input   11 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 8     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   8 Input    4 Bit        Muxes := 4     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 10    
	   8 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 11    
	   4 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 18    
	   2 Input    1 Bit        Muxes := 94    
	   5 Input    1 Bit        Muxes := 15    
	   3 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF) is unused and will be removed from module axi_bram_ctrl.
INFO: [Synth 8-3332] Sequential element (gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I) is unused and will be removed from module axi_bram_ctrl.
INFO: [Synth 8-3332] Sequential element (gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I) is unused and will be removed from module axi_bram_ctrl.
INFO: [Synth 8-3332] Sequential element (gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I) is unused and will be removed from module axi_bram_ctrl.
INFO: [Synth 8-3332] Sequential element (gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I) is unused and will be removed from module axi_bram_ctrl.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3159.309 ; gain = 506.457 ; free physical = 4768 ; free virtual = 18669
Synthesis current peak Physical Memory [PSS] (MB): peak = 2229.399; parent = 2047.142; children = 183.341
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4125.715; parent = 3127.297; children = 998.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3513.480 ; gain = 860.629 ; free physical = 3916 ; free virtual = 17829
Synthesis current peak Physical Memory [PSS] (MB): peak = 2792.586; parent = 2610.365; children = 183.341
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4511.902; parent = 3513.484; children = 998.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3570.355 ; gain = 917.504 ; free physical = 3775 ; free virtual = 17688
Synthesis current peak Physical Memory [PSS] (MB): peak = 2830.501; parent = 2648.288; children = 183.341
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4568.777; parent = 3570.359; children = 998.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3586.371 ; gain = 933.520 ; free physical = 3735 ; free virtual = 17649
Synthesis current peak Physical Memory [PSS] (MB): peak = 2831.403; parent = 2649.190; children = 183.341
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4584.793; parent = 3586.375; children = 998.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3586.371 ; gain = 933.520 ; free physical = 3738 ; free virtual = 17665
Synthesis current peak Physical Memory [PSS] (MB): peak = 2831.403; parent = 2649.190; children = 183.341
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4584.793; parent = 3586.375; children = 998.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3586.371 ; gain = 933.520 ; free physical = 3738 ; free virtual = 17664
Synthesis current peak Physical Memory [PSS] (MB): peak = 2831.403; parent = 2649.190; children = 183.341
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4584.793; parent = 3586.375; children = 998.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3586.371 ; gain = 933.520 ; free physical = 3876 ; free virtual = 17802
Synthesis current peak Physical Memory [PSS] (MB): peak = 2831.403; parent = 2649.190; children = 183.341
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4584.793; parent = 3586.375; children = 998.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3586.371 ; gain = 933.520 ; free physical = 3956 ; free virtual = 17884
Synthesis current peak Physical Memory [PSS] (MB): peak = 2831.403; parent = 2649.190; children = 183.341
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4584.793; parent = 3586.375; children = 998.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3586.371 ; gain = 933.520 ; free physical = 3950 ; free virtual = 17884
Synthesis current peak Physical Memory [PSS] (MB): peak = 2831.403; parent = 2649.190; children = 183.341
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4584.793; parent = 3586.375; children = 998.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3586.371 ; gain = 933.520 ; free physical = 3951 ; free virtual = 17885
Synthesis current peak Physical Memory [PSS] (MB): peak = 2831.403; parent = 2649.190; children = 183.341
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4584.793; parent = 3586.375; children = 998.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     2|
|2     |LUT1   |     4|
|3     |LUT2   |    22|
|4     |LUT3   |    92|
|5     |LUT4   |    57|
|6     |LUT5   |    77|
|7     |LUT6   |   193|
|8     |MUXF7  |     2|
|9     |FDRE   |   286|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3586.371 ; gain = 933.520 ; free physical = 3955 ; free virtual = 17889
Synthesis current peak Physical Memory [PSS] (MB): peak = 2831.403; parent = 2649.190; children = 183.341
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4584.793; parent = 3586.375; children = 998.418
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 209 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3586.371 ; gain = 770.707 ; free physical = 3997 ; free virtual = 17925
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3586.379 ; gain = 933.520 ; free physical = 3991 ; free virtual = 17920
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3586.379 ; gain = 0.000 ; free physical = 4105 ; free virtual = 18034
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3634.164 ; gain = 0.000 ; free physical = 4050 ; free virtual = 17980
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 56e8b78a
INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3634.164 ; gain = 1807.727 ; free physical = 4420 ; free virtual = 18355
INFO: [Common 17-1381] The checkpoint '/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.runs/bd_axi_bram_ctrl_0_0_synth_1/bd_axi_bram_ctrl_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_axi_bram_ctrl_0_0, cache-ID = 02ff75df7a257cac
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/caccolillo/Documents/cat_doorbell/Cat_Doorbell/vivado/ultra96_basic_system/ultra96_basic_system.runs/bd_axi_bram_ctrl_0_0_synth_1/bd_axi_bram_ctrl_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_axi_bram_ctrl_0_0_utilization_synth.rpt -pb bd_axi_bram_ctrl_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 20 12:56:20 2023...
