C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\rafac\Desktop\MasterClue\Curso\7_Module_Embedded_Neural_Networks\FPGA\Proyecto\Github\HomeWork3_Part3\rev_1   -part M2S050T  -package VF400  -grade STD    -continue_on_error -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -overilog "Implementation.vm" -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile C:\Users\rafac\Desktop\MasterClue\Curso\7_Module_Embedded_Neural_Networks\FPGA\Proyecto\Github\HomeWork3_Part3\rev_1\synlog\report\Implementation_fpga_mapper.xml -merge_inferred_clocks 0  -implementation  rev_1  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\Users\rafac\Desktop\MasterClue\Curso\7_Module_Embedded_Neural_Networks\FPGA\Proyecto\Github\HomeWork3_Part3\rev_1\scratchproject.prs  -multisrs  -ovm  C:\Users\rafac\Desktop\MasterClue\Curso\7_Module_Embedded_Neural_Networks\FPGA\Proyecto\Github\HomeWork3_Part3\rev_1\Implementation.vm   -freq 150.000   C:\Users\rafac\Desktop\MasterClue\Curso\7_Module_Embedded_Neural_Networks\FPGA\Proyecto\Github\HomeWork3_Part3\rev_1\synwork\Implementation_prem.srd  -sap  C:\Users\rafac\Desktop\MasterClue\Curso\7_Module_Embedded_Neural_Networks\FPGA\Proyecto\Github\HomeWork3_Part3\rev_1\Implementation.sap  -otap  C:\Users\rafac\Desktop\MasterClue\Curso\7_Module_Embedded_Neural_Networks\FPGA\Proyecto\Github\HomeWork3_Part3\rev_1\Implementation.tap  -omap  C:\Users\rafac\Desktop\MasterClue\Curso\7_Module_Embedded_Neural_Networks\FPGA\Proyecto\Github\HomeWork3_Part3\rev_1\Implementation.map  -devicelib  C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  C:\Users\rafac\Desktop\MasterClue\Curso\7_Module_Embedded_Neural_Networks\FPGA\Proyecto\Github\HomeWork3_Part3\rev_1\syntmp\Implementation.plg  -osyn  C:\Users\rafac\Desktop\MasterClue\Curso\7_Module_Embedded_Neural_Networks\FPGA\Proyecto\Github\HomeWork3_Part3\rev_1\Implementation.srm  -prjdir  C:\Users\rafac\Desktop\MasterClue\Curso\7_Module_Embedded_Neural_Networks\FPGA\Proyecto\Github\HomeWork3_Part3\  -prjname  Implementation  -log  C:\Users\rafac\Desktop\MasterClue\Curso\7_Module_Embedded_Neural_Networks\FPGA\Proyecto\Github\HomeWork3_Part3\rev_1\synlog\Implementation_fpga_mapper.srr  -sn  2020.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\rev_1 -part M2S050T -package VF400 -grade STD -continue_on_error -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -overilog "Implementation.vm" -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\Implementation_fpga_mapper.xml -merge_inferred_clocks 0 -implementation rev_1 -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\Implementation.vm -freq 150.000 ..\synwork\Implementation_prem.srd -sap ..\Implementation.sap -otap ..\Implementation.tap -omap ..\Implementation.map -devicelib ..\..\..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v -ologparam Implementation.plg -osyn ..\Implementation.srm -prjdir ..\..\ -prjname Implementation -log ..\synlog\Implementation_fpga_mapper.srr -sn 2020.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:6
file:..\scratchproject.prs|io:o|time:1616261687|size:3879|exec:0|csum:
file:..\Implementation.vm|io:o|time:1616262088|size:51641|exec:0|csum:
file:..\synwork\Implementation_prem.srd|io:i|time:1616262082|size:16363|exec:0|csum:F2A1FDBAC134E2FF4AD4B3784B27BC41
file:..\Implementation.sap|io:o|time:1616262083|size:1289|exec:0|csum:
file:..\Implementation.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\Implementation.map|io:o|time:1616262090|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1604390290|size:16417|exec:0|csum:F0ABD26EB97073243CF73065BE40E390
file:Implementation.plg|io:o|time:1616262090|size:1594|exec:0|csum:
file:..\Implementation.srm|io:o|time:1616262088|size:13963|exec:0|csum:
file:..\synlog\Implementation_fpga_mapper.srr|io:o|time:1616262090|size:47711|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\m_generic.exe|io:i|time:1604390270|size:42820608|exec:1|csum:39CFAC34BBF814CB465BAE1969F6836F
