.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010110
000010110000011100
001000000000000100
000000000000000000
000010000000000000
000001010000000000
000000000000100010
000000000000010000
000000000000000100
000011110000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000001110000010000
001000000000000100
000000000000000000
000010000000000000
000010010000000000
000000000000100010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 8 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000001110000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001010000000000100
000001110000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000100
000001110000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
100000000000000000
100100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000001011100000010110100000000000
000000000000000000000010011011000000111111110000000001
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000010000000000000000000100000000
000000000000000001100010101111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000011110000100000100000000
000000000001011001000000000000000000000000001000000000
000000000000000000000000001000000001011111100000000000
000000000000000000000000000011001001101111010000100000
110000000000000001000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000100000000000000000000000000000100100000001
000000000000000000000011110000001001000000000000000000
011000000000101101100000000101100000010110100000000000
000000000001001111000000001111100000111111110001000000
110000000000000000000000010101011110010111110010000000
010000000000000000000011100000100000010111110000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010001100000010110100000000001
000000000000000000000011100000000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
010000000000001001000000010111100001111001110000000000
010000000000001011000011000111001111111111110010000000

.logic_tile 4 1
000000000000000000000011110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
011000000000000000000000000000000000000000000100000000
000000000000000000000010111001000000000010000000000001
010001000001110000000000000000000001011111100000000000
010000000000000000000000001011001001101111010000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000111000000010110100000000000
100000000000000000000000001001000000111111110000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000001000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000000011010000100000100000000
110000000001000001000000000000010000000000000000000000
000000000000000111000000011111100000010110100000000000
000000000000000000000011111011000000111111110000000000
000001000000000000000000000001001010111101010000000000
000010000000000000000000000000100000111101010000000010
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000010000000000000000000000000000
000001000000000000000011100000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000011111000000000000000000000000000000000000
010000000000000000000000000111000000011111100010000000
010000000000000000000010000000101100011111100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000011000000010110100000000000
000000000000000000000000001101100000111111110010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000100000001
010000000000000000000000001011000000000010000000000000

.logic_tile 10 1
000000000011001000000000010000000000000000100100000000
000000000000100111000011110000001011000000000000000000
011000000000000111000000001101100000010110100010000000
000000000000000000100000000101000000111111110000000000
010000000010000000000011100000000000000000000000000000
010010000000010000000100000000000000000000000000000000
000000000000100101000000000000000000000000000000000000
000000000001011111100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000111011000101001010000000000
000000000000000001000000000001000000101010100000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000010000000000110010011100001011111100000000000
010000000000000000000011100000001000011111100001000000
000000000000000000000000000000000001000000100100000000
000000000000001111000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
000000000000001011100000000000000000011111100010000000
000000000000000111100000001111001011101111010000000000
000000000010000000000000010000011110110100010000000000
000000000000000000000010000001001011111000100000000000
110000001100101000000000000000000000000000000000000000
010000000001000101000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
011100000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000111100110000000000000000000000000000000
110000000001000000100000000000000000000000000000000000
000000000000000101000111100101100001011111100000000000
000000000000000000100100000000101000011111100000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000101000000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
010000000010000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000101000000010000000000000000000000000000
000000000000000000100011010000000000000000000000000000
000000000000000000000000010101100000000000000100000000
000000000000000000000011100000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000011000001011111100000000000
110000000000000000000000000000101000011111100010000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110000000000000000000000000111000000010110100000000000
110000000000000000000000000000000000010110100000000000
000000000000000000000000000000011001001111110000000000
000000000000000000000000000000001101001111110000000000
000000000000000111100000000000001100000100000100000000
000000000000000000100000000000000000000000000010000000
000000000000000000000111100000000000000000000000000000
000000000001000000000100000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000011010000100000100000001
000000000000010000000011110000010000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000001000000011111100010000000
000000000000000001000000000000101010011111100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000001010000111000000001001001100101001010100000000
000000000001000000100011111011001001110110100000000100
011001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001001000001110110110000000000
010000100000000000000000001101001100101001010000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000001000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000001010000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000010001111011101000000000000000
000000000000000000000011110101011110100100000000000000
011000000000000101000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000000000000000111000110100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000011100000000000001111001111110000000000
010000000000000000100000000000011101001111110010000000

.logic_tile 2 2
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000001000000000010000000000000000000000000000
000000000000000111000010000000000000000000000000000000
010000000000000000000000000000011100000100000100000000
010000000000000000000000000000010000000000000000000000
000000000000000000000000001000011110010111110000000000
000000000000000000000000001111010000101011110010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000010000000011000001111110000000000
000000000000000000000100000000011111001111110010000000
000000000000000000000000000111100000011111100000000000
000000000000000000000011100000101101011111100010000000
010001000000000000000010000000000000000000000000000000
010010000000000000000110100000000000000000000000000000

.logic_tile 3 2
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000001110001000000000000000000001000000100100000000
000000000000001111000000000000001101000000000000000000
010000000000000111000010000101100000010110100010000000
110000000000000000100000000101100000111111110000000000
000000000000000000000000000000001110001110100000000000
000000000000000000000010111111011000001101010000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001000010000000000000011111100000000000
000000000000000000100010001001001110101111010001000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000011001010010111110000000000
000000000000000000000010010000010000010111110000000001
011000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010010100000001000000000000000000000000000000000000000
010001000000100111000010110000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000001001000000000101000000000010000000000000
000001000001000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000010110000000000000000000000000000
000000000000000000000000000101000001011111100000000100
000000000000000000000000000000001101011111100000000000
010000000000000000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000001000000000000000000110000000
000000000000000000000000000001000000000010000000000000
011000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000011100011100001011111100000000000
000000000000000000000000000111001011111111110011000000
011000001000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
000000000000000000000110000000000000000000000110000000
000000000000000000000000001001000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100011100011101000000000011111100000000000
000000000000010000100000001001001101101111010000000000
000000000000000001000010001000011100010111110000000000
000001000000000000100000000111010000101011110001000000
110000000000000001100111001111101110100000000000000000
110000000000001111000100000111111011000000000000000000

.logic_tile 8 2
000000001011010000000111100000000000000000001000000000
000000000000000000000000000000001101000000000000001000
011000001010000000000000000011100000000000001000000000
000000000000001111000011110000000000000000000000000000
010010100010000000000111100000001001001100111000000000
110001000000000000000100000000001110110011000000000000
000000001110000000000010100000001000001100111000000000
000010100000000000000100000000001100110011000000000000
000000000001000111000000000001001000001100111000000000
000000100000000000000010000000100000110011000000000000
000000000000100111000000000111101000001100110000000000
000000000001001001000000000000100000110011000000000001
000000000011000000000000001000000000000000000100000000
000000000000110000000000001001000000000010000000000000
010000000000100111000010000101100001011111100000000000
010000000001010000100100000000101100011111100010000000

.logic_tile 9 2
000000000110100000000000010000001110000000100010000000
000000000000000000000010000111001010000000010010000000
011000000000000000000000011011111000100110110000000000
000000000000001111000010010011011100100000110000000001
010000000010000111100110001111100000010110100000000000
010000000000000000000011111101100000111111110000000000
000000001100010111100010100111100000000000000100000000
000000000000100000000100000000100000000001000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000011001100000000101000000101001010000000000
000001000000101011000000001111101011100110010000000000
000000000000000001000000010000000000000000000000000000
000000000110001111000010010000000000000000000000000000
010000000000000001000010000111111010010111110000000000
010000000000000000100110010000000000010111110010000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001010000000000000001011011110010001100000000000
000001000000000000000000001101101101110001110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000001010000000010010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000111000000001000000001011111100000000000
000000000000000000000000000111001100101111010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000010000011000111100110010000010
000000000000000000000011110000011010111100110001000100
011000001100000000000111000011000000010110100010000000
000000000000000000000100000111000000111111110000000000
010000000000000111100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000001000000100000000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000010000001010101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000100000000
000000000000000111000100001111000000000010000000000000
010001000000000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000011000000000011111100000000000
000000000000000001000011111101001000101111010001000000
011001000000000000000000000101011100010111110010000000
000010100000000000000000000000010000010111110000000000
010000000000000101000010000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000001000000011100000011000000000011111100000000000
000000000000000000100011010011001111101111010000000000
000000000000100000000000000000000000000000000000000000
000010100000000000000011100000000000000000000000000000
110000000000000101100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 13 2
000000001000100000000011100001000000010110100000000000
000000000001010000000011110011100000111111110010000000
011000000000000000000000000000000000000000000100000000
000000000000000101000000000101000000000010000000000000
010010000001001111100000011000001011001110100000000000
010000000000000111100011100111011000001101010000000000
000001000000000011100000010000000000000000000000000000
000000100001000000000011110000000000000000000000000000
000000000010001001100000000111001110010111110000000000
000000000000010011000000000000100000010111110000100000
000000000000000000000000001000001100010111110000000000
000000000000000000000000001101000000101011110000000000
000000001010001000000000000101001100000111010000000000
000000000000000001000010010000101010000111010000000000
010000000000000101100000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000010000000000000000000000000000
000000000000010000000011110000000000000000000000000000
011000000000000000000011100000000000000000000000000000
000000100000000000000100000000000000000000000000000000
010000000000000000000111100000000000011111100000000000
110000000000000000000100001001001110101111010001000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000011101001111110000000000
000000000000000000000011100000001111001111110000000000
000000000000001111000000001000000000000000000100000000
000000000000000111000000001001000000000010000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000010000011000000010110100000000000
010000000000000000000100001111100000111111110010000000

.logic_tile 15 2
000000000000000101000000010000011011001111110000000000
000000000000000000100011110000011011001111110000000010
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000001010000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000100000000000000000000000000000100100000000
000000000000010000000000000000001001000000000000000000
110000000000000101100000000000011100001111110000000000
110000000000000000100000000000001000001111110010000000

.logic_tile 16 2
000001000000000000000000000000000000000000000000000000
000010000000001111000000000000000000000000000000000000
011000000000001000000000010000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000000000000100000000000001000000000010000100110000000
000000000001000000000000001111001000100000010010000100
000000000100000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001111100000101001010110000100
000000000000000000000000001111000000111111110001000000
000000000110000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011111011010000000110000000
000000000000000000000000000001111001010110100001000000
000000000000001000000010100000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 17 2
000000000000101000000000000000000000000000000000000000
000000001111011111000011110000000000000000000000000000
011000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010001101010001100110100000000
010000000000001101000010000000110000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000101000000010110100000000000
000010000000000000000000000001000000111111110001100010
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000001001111000100000000
000000000000000000000000000000001001001111000000000000

.logic_tile 18 2
000000001010000000000110010000000001000000001000000000
000000000000000000000010100000001011000000000000001000
011000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
010001000000000000000011100000001000001100111100000000
110010100000000000000100000000001101110011000000000000
000000000000001000000110100000001000001100111100000000
000000000000000001000000000000001001110011000000000000
000001000000000000000000010101101000001100111100000000
000010000000000000000010000000000000110011000000000000
000000000000000000000110000111101000001100111100000000
000000101110000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
010000000000000001100000010000001001001100111100000000
000000000000000000000010000000001101110011000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000011111100000000000
000000000000000000000000001001001111101111010001000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000101100000001000000000011111100000000000
000000000000000000000010011111001101101111010000000001
011000000000000001000000000111011100000001110000000000
000000000000000000100000001101101110000000100000000000
010010100000000000000110000011011010000010100000000000
010001000000000000000110100111001100000011100000000001
000000000000001101100000000011100001011111100001000000
000000000000000001100000000000101000011111100000000000
000100000000001011100000010011011101010010100000000000
000000000000001001100011001101001100000010000000000000
000000000000001001100110011111000000011111100000000000
000000000000000011000010101011101000001001000000000000
000000000000000001100111000000000000000000000000000000
000000000000000101000110010000000000000000000000000000
010000000000000000000110100000000000000000000100000000
110000000000000000000000001111000000000010000000000000

.logic_tile 3 3
000000000000000111000111100000011010000100000100000000
000000000000000000000100000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000100000011000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000010000000001011111100000000000
000000000000001111000011101001001110101111010000000000
000000100000000000000111000101101100010111110000000000
000000000000000000000000000000110000010111110000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000100000000000111100001000000101001010000000001
000000000000000000000000001111000000000000000010100001
010000001100001000000000010000001011001111110001000000
010000000000000001000010000000001111001111110000000000

.logic_tile 4 3
000000000000001000000010100000000000000000000000000000
000000000000000111000011110000000000000000000000000000
011000000000010000000000000000001110000100000100100000
000000000000000000000000000000000000000000000000000000
010000000000001000000111101000001100010111110000000000
110000000000000101000100001011010000101011110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000001100001111110000000000
000001001000000000000111100000011001001111110000000000
000000000000001000000000010001001100101000010000000000
000000000000000001000011000101011001000000010000000000
000000100000100001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000011100001011111100000000000
010000000000000011000000000000001110011111100010000000

.logic_tile 5 3
000000000000000000000110010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000010000000
010000000000001111000111000000000000000000000000000000
010000000000001111000110010000000000000000000000000000
000000000000000000000000000000001101001111110000000000
000000000000000000000000000000001111001111110000000010
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000001011000000000000000000000011111100000000000
000000000000100011000000001001001011101111010010000000
000000000000000000000000001000001010001011100000000000
000000000000000000000000000011001011000111010000000000
110000000000100111100000010000000000000000000000000000
110000000001000000000011100000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000010000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000001011001100000010011000000000000001000000000
000000000000000111000010000000000000000000000000001000
011000000110000000000000000000001110000011111000000000
000000000000001001000000000000001000000011110000000000
110000000000000000000110000000001110000011111000000000
010000100000000000000000000000011001000011110000000000
000000000000000101000000000101011001000011111000000000
000000000000001101100000000000101110000011110000000000
000010100000000011100000000101100000000010101000000101
000010100000000000000011000000001000000001010010000011
000001000000001000000000010101100000000000001000000000
000010000001011011000011110000000000000000000000000000
000000000000000111100110111111101000010100000000000101
000000000000000000000011000001101111100100000000000100
110000000000001000000000000011100000000000000100000000
010000000000000001000010100000100000000001000000000000

.logic_tile 8 3
000000000000100000000011001111001010000110100000000000
000000000001010000000111110001011111000010100010000000
011010000000100000000010000000001100000100000100000000
000001000001000101000110100000010000000000000000000000
010000000000000000000010111011100001011111100000000000
010000000000000000000010111101101001001001000000100000
000000000001010000000110100000000001010000100000000000
000000000001000000000000001111001001100000010000000000
000010000000001000000000000011100000010110100000000000
000000000000001011000011110011000000111111110000100000
000001001010100101000010000000000000000000000000000000
000000100001000000000100000000000000000000000000000000
000000000000000000000011110101001110000011100000000001
000000000000001001000011100000101011000011100000000000
110000000000000101000000000000000001011111100000000100
110000000000001111000000001001001110101111010000000000

.logic_tile 9 3
000000000001010000000011110000011110000100000110000000
000000000000001001000110000000010000000000000000000000
011000000000001000000000000001011011000000100000000000
000000000000000001000000000011101011010000110000000000
010000000000000101100010000011101111001011100000000000
110001000000000000000000000000101011001011100000000000
000010000000000001100010000000001101000111000000000000
000001000000001001000010011001011100001011000000000001
000000000100000011100111010011000000011111100000000000
000000000000001001000010010000101110011111100000000000
000000000000000001000111000000001011010011100000000000
000000000000000000100100001111001101100011010000000000
000001000000000111100000010000000001011111100000000000
000000000000000001100010100001001000101111010001000000
010001000000000000000000000011000001011111100000000100
010000100110000000000011110000001010011111100000000000

.logic_tile 10 3
000000000000000101000000000001000000011111100000000000
000000000000000000100010010000001111011111100000000001
011000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
010010100000000000000000000000000000000000100100000000
010001000010010000000000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000001100010101100000000000000000000000000000000000
110000000001100000100000000000000000000000000000000000

.logic_tile 11 3
000000000000001000000000010000000000000000000000000000
000000000000101111000010000000000000000000000000000000
011101000000001000000111001001000000010110100000000000
000010100000001111000100000011100000111111110001000000
110100000100000000000000000111100000010110100010000000
010000000000000000000000000001000000111111110000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000100000000000011100000000101100001111001110000000000
000000000000000000000000001011101001100000010000000000
000010100100100000000111000000000000000000000000000000
000010000000010000000100000000000000000000000000000000
010000001010001000000000000000001110000100000100000000
010000000000001011000000000000010000000000000000000000

.logic_tile 12 3
000000000000010111100000001001000000010110100000000000
000000000000000000100010011001000000111111110000000001
011000000000001000000000010000001110010111110000000100
000000000000000111000010000111000000101011110000000000
010000000000000101000000000111011010000010100000000000
010000000000000000100000001111100000101011110000000000
000000000000000000000111110011100000000000000100000000
000000000000000101000110010000100000000001000000000000
000000000000000000000000010111101110010111000000000000
000000000000000000000011000000111010010111000000000000
000000000000001000000000001011111011011100000000000000
000000000000000001000010010111011011000100000000000000
000000000100000011100110010000001110010111110000000000
000000000000000101000011111011000000101011110010000000
010000000000101000000000010000000000000000000000000000
010000000000011111000010010000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000001111011000110000000000000
000000000000001101000010100101001010000001010000000000
011000000000001111000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
010000000000000001000111110000001110010111110010000000
110000000001010000100111100001000000101011110000000000
000000000000000001100000001001001010000010000000000000
000010100000001111000000000001101111000011100000000000
000000100000000111100000010000000001000000100100000000
000001000000000000000010000000001101000000000000000000
000000000000001000000000010111011100000010100000000000
000000000000000001000011011101100000010111110000000000
000000000110001000000110110000000000000000000000000000
000000000000000011000010100000000000000000000000000000
010000000000000000000000000011000000011111100000000000
010000000000000000000000000000101100011111100010000000

.logic_tile 14 3
000000000000000000000000010000000000000000000000000000
000010000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000101101011010011100000000000
010000000000001101000000000000101011010011100000000000
000000000001010000000111110111100000000000000100000000
000000000000100000000110010000100000000001000000000000
000000000000000000000000010000000000011111100000000000
000000000000001101000011101011001100101111010000000000
000000000000001000000111000011100001011111100000000000
000000000000000001000000000000001101011111100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000111000000000000000000000000000000
010000000001000000000100000000000000000000000000000000

.logic_tile 15 3
000000000000000101000110010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
011000000000000111100000000000001101001111110000000100
000000000001010000000000000000011111001111110000000000
010000000000000000000000000000011100010111110000000000
010000000000000011000000000111010000101011110000000000
000000000000000001000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000010000000000000000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000011100000000001001001000110110010000000
000000000000100000100000000000011110000110110000000000
010000000000000011100000000000000001011111100000000000
110000000000100000000010000101001111101111010001000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100011100110101101101001001100000100100001
000000100000000000100000000011011101001101000001000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000001000000000000011100000101001010100000000
000000000000000001000000000001100000111111110000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000001000000010110100110000111
000000000000000000000000000000000000010110101011100111

.logic_tile 18 3
000000000000000000000110000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
011000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000000000
110000000000001001100000000111001000001100111100000000
010000000000000001000000000000100000110011000000000000
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000011100000000000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000010111101000001100111100000000
000000000000000000000010000000100000110011000000000000
010000000000001000000000010000001000111100001000000000
000000000000000001000010000000000000111100000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000001000000000000111011100010111110000000000
000000010000000111000000000000110000010111110000100000
000000010000000000010010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000010100011000000000010000000000000
010000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000000000000111010000000000000000100100000000
000000000000001111000110010000001100000000000010000000
110000000000000000000000001111100000010110100000000000
010000000000000000000000001001100000111111110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000101000000010000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000010000000000000000000000001001001111110000000000
000000010000000000000000000000011001001111110001000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
010000010000000000000010000000000000000000000000000000

.logic_tile 3 4
000000000000000000000110000000000000000000100100000000
000000000000000000000011100000001010000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000000101000000000000000000000000000000000000
010000001000000000100000000000000000000000000000000000
000000000000000000000000000001011000010111110000000000
000000000000000000000000000000110000010111110000000010
000000010000000000000000010000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000010000100000010000000000001110001111110000000000
000000010001000000010000000000001001001111110001000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000111100000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000111000111100000011001001111110000000000
000000000000000000000000000000011101001111110010000000
011000000000000101000011110000000000000000100100000000
000010000000000000000011110000001100000000000000000000
010000000001000001100111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000010100000000011100000001001101111000001010000000000
000001000000000000000000001111101000001001010000000001
000000010000001101000000001111001000010000000000000000
000000010000000001100000000011111010100001010000000000
000000010000000000000000010000000000000000000000000000
000000010000000001000010010000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000011110000000000000000000000000000
010000010000000000000000010000001100001111110000000000
110000010000000000000010100000001000001111110010000000

.logic_tile 5 4
000000000100000111000000000011101010010111110000000000
000000000000000000100010010000110000010111110000000001
011000000000000001100111100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000000000000000010111101110010111110000000000
010000001010000000000010000000010000010111110010000000
000000000001010001000000000000000000000000000000000000
000000000000100000100010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000100000000
000000010000000001000000000001000000000010000000000000
000000010000000001000000001001111111001001000000000000
000000010000000000000010000101011100001010000000000000
010100010000000000000000001011101111000010000000000000
010100010000001001000010001001001011000011010000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000
000001010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000101000000000111100000000000001000000000
000000000000001101000010100000100000000000000000001000
011000000000000001100000000000000000000000001000000000
000000000000001111000000000000001000000000000000000000
110000000010001000000010100000000000000000001000000000
110000000000001111000000000000001001000000000000000000
000000001010000011100000000101000001000000001000000000
000000000000001101100010010000101100000000000000000000
000001010000000000000000000000011011000011111000000000
000010010000000000000000000000011100000011110000000000
000000010000001011100000000000011011000011111000000000
000000110000000001000000000000001000000011110000000000
000000010000000000000111100101101000011100000000000000
000000010000000000000100000000001000011100000011000110
010000010000000000000000000000000000000000000100000000
010000010001010000000010100101000000000010000000100000

.logic_tile 8 4
000001000000000000000000000101100000000000001000000000
000010001000000000000000000000100000000000000000001000
000000000000001000000000000111000000000000001000000000
000000000000010101000000000000000000000000000000000000
000000000000000000000010100000000000000000001000000000
000000000000000000000110110000001101000000000000000000
000000000000000101100000000111000000000000001000000000
000000000000000000000010110000100000000000000000000000
000000010000000000000000010111100001000000001000000000
000000010000000000000010010000001000000000000000000000
000001010000001001000000000101100000000000001000000000
000000110000001001000000000000000000000000000000000000
000000010000000001100110000000001001111100001000000000
000000010000000000100100000000001100111100000000000000
000000010000101000000000001101001000111100000011000101
000000010001001001000000000011101011110100000011000010

.logic_tile 9 4
000000000000000000000110000111011110010111110000000000
000000000110000000000010010000110000010111110000000001
011000000000000000000110101011001110000011100000000000
000000000000000000000000000101011001000001000000000000
010010100000000101000000010000011100000100000100000000
010000000000000000000011110000000000000000000000000000
000000000000001101000110100000011011010011100000000000
000000000000000001100000001101001101100011010000000000
000000010000000011100010010011101110000010100000000000
000000010000001101000010001011100000101011110000000000
000000010000000101000010100011100000011111100000000000
000000010000000101000100000000001100011111100000000000
000000010000001001100010011111101101001011000000000000
000000010000000101000010101101011111001111000000000001
110000010000001111100110001111001011000000100000000000
110000010000000111000010001001001110000010100000000000

.logic_tile 10 4
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
011000000000000101000000001000000001011111100000000100
000010101100000111100000001011001010101111010000000000
010000000001000000000110000101111110010111110000000000
110000000000000000000000000000010000010111110010000000
000000000000000001000000000000011111001111110000000000
000000000000001101000011100000011011001111110000000000
000000010000000000000000001000000000000110000000000000
000000010000001111000000001011001100001001000000000000
000000110000000000000010010000000000000000000000000000
000000010000000000000111100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010001000000000110001000011000010111110000000000
110000010000000000000010010101000000101011110001000000

.logic_tile 11 4
000010000000000111000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
011000000000001000000000010000000000000000000000000000
000000000000000001000011110000000000000000000000000000
110000000001010000000000000111100000011111100000000000
010000000000100000000000000000001000011111100000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000010000000000000000011000000001011111100000000000
000000010000000000000010000011001111101111010000000000
000000010000100000000000010000011110000100000100000000
000000010001011101000010100000000000000000000001000000
000000010000000000000000001001011011101001110000000000
000000010000000000000000001011001001111101110011000000
010000010001001101000011000000000000000000000000000000
010000010000100001100100000000000000000000000000000000

.logic_tile 12 4
000000000000100101000000001000000000011111100000000000
000000000001010000100011110001001100101111010010000000
011000001100000101000000010000000001000000100100000000
000000000000000111000011010000001101000000000000000000
010000000101001000000110000000000000000000000000000000
010000000000000001000100000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010100001000000000001101000000010110100000000000
000000010000000101000000001001000000111111110000100000
000000010000000000000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011100001011000101011010000000000
000000010000000000000000001111001011000001000000000000
010000010000000000000000000000000000000000000000000000
110001010000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000101000000011100001000000101001010010100000
000000000000000001000111111001100000000000000010000011
011000000000000000000010101000011100001110100000000000
000000000000000000000100001101011101001101010000000000
010000000000000001100010010111001111010000100000000000
110010000000000101000010000101101100010000010000000000
000000000000000001100000011000000000000000000100000000
000000000000000000000011011001000000000010000000000000
000000010000000000000110000000000000000000000000000000
000000010000000111000010100000000000000000000000000000
000000010000000001100010001001000000010110100000000000
000000010000000001000010001011000000111111110000000000
000000010000000001000000010000011100001111110000000000
000000010000000001000010010000001110001111110001000000
010000010000000000000000000011001100101010000000000000
110000010000000000000000000101101011101001000001000000

.logic_tile 14 4
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
011000000000001000000000000000000000000000000000000000
000010100000000111000000000000000000000000000000000000
110010100000001000000000000000000000000000000000000000
010001000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010010000000000000010000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000010000000000000011111011100000010110100000000000
000000010000000000000110000111100000111111110001000000
000000010100000000000000000011101010010111110000000000
000000010000000000000000000000100000010111110010000000
010000010000000000000010100000000000000000000000000000
010000010000000001000100000000000000000000000000000000

.logic_tile 15 4
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
011000000000100000000000001000000000000000000100000000
000000000001000111000000000111000000000010000000000000
010000000000100000000000000000001110001111110000000000
010000000001010000000000000000001101001111110001000000
000000000000000111000000000111000000010110100000000000
000000000000000000100000000111000000111111110010000000
000000010000000000000000000000000001011111100000000000
000000010000000000000010011111001000101111010000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000111100110000000000000000000000000000000
000000010000001111100000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
110000010000000001000000000000000000000000000000000000

.logic_tile 16 4
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
011000000000000011100000000000000000000000000000000000
000000001000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000011001100000010110100000000000
000000010000000000000011101101000000111111110000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010111000000000000000000000000000100000000
000000010000100000000000001011000000000010000000000000
010000010000000000000011100111101110010111110000000000
110000010000000000000100000000100000010111110001000000

.logic_tile 17 4
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010000000000000001101111101111000000000000
010000000000100000000000000000111101101111000000000000
000010000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000011111011001101001010100000000
000000010000000000000011111101111111110110100000000100
000000010000000000000111100000000000000000000000000000
000000010000000000000100000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001111000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011000000000011101110010111110000000000
010000000000001101000000000000100000010111110000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000111000010000000000000000000000000000000
000000010000000000000110100011000000000000000100000000
000000010000000000000000000000000000000001000000000000
000000010000001000000000000000000000000000000000000000
000001010000001111000000000000000000000000000000000000
010000010000000001100000000101011110111101010000000000
110000010000000000000000000101000000010100000000000000

.logic_tile 2 5
000000000000000000000000000000000001011111100000000000
000000000000101101000011111011001101101111010000000010
011000000000001000000110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000010111000000001011111100010000000
110000001000000000000111111011001010101111010000000000
000000000000100001000010000001000000010110100000000000
000000001100011111000000000111100000111111110000000000
000000010000000000000000000111101010101000110000000000
000000010010000000000010000000111011101000110000000000
000010010000001000000000000111100000000000000100000000
000001010000000111000010010000000000000001000000000000
000010110001001000000110000001111011101010000000000000
000000010000000001000000000001101000010111100000000000
110000010000000001000000010101111100010111110001000000
010000010000000000100010010000110000010111110000000000

.logic_tile 3 5
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
011000000100000000000111100000011100000000100000100001
000000000000000000000000000111001100000000010000100111
010000100001000000000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000011001110010111110000000000
000000000000000000000000000000000000010111110000000010
000000010000001011100000000001100000011111100000000000
000000011000000011000000000000101011011111100000100000
000000010000000000000000001000000000000000000100000000
000000010000001001000000000111000000000010000000000000
000000010000000001000000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000
110000010000001111100000000000000000000000000000000000
110000010000000011000000000000000000000000000000000000

.logic_tile 4 5
000000000000001000000000000000011110010111110000000000
000000000000001111000010011011010000101011110000000001
011000000000001000000110010001111010110000010000000000
000010000000000111000111100111101010100000000000000000
010000000000101000000000001000000000000000000100000000
010000000111001111000011100011000000000010000000000001
000100000000000101100110011101101101000111000000000000
000100000000000101000011110101101001000011000000000000
000010110000000000000000000000000000000000000000000000
000000010000001111000011110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000111000010000000000000000000000000000000
000000010000000001000000001000000001011111100000000000
000000010110001111000000001011001111101111010010000000
010000010000000000000111011001001110100000010000000000
010000010000000000000110001101001011101000000000000000

.logic_tile 5 5
000000000000000000000011100000000000000000000000000000
000000001000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000000000100000000110000000000000000000000000000000
010000000011010000000010000000000000000000000000000000
000000000001010111000000000000000000011111100000000000
000000000000100000100000001001001100101111010010000000
000000010000000001000000010000000000000000000000000000
000000010000000000100011110000000000000000000000000000
000000011010001000000000000101000000011111100000000000
000000010000001011000000000000101011011111100001000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000011100000000000000100000000
110000010000000000000000000000000000000001000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000010100000000000000000000000000000
000000000000000000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000100001000001000000000011101110000010000000000000
000001001000010000000011110000101010000010000000000000
011000000000000000000110000000000000000000100100000000
000000100000001101000000000000001000000000000000000010
110000001100000111100000001000000001011111100000000000
010000000000000000100000001101001000101111010000000000
000011000000000000000111100101111100010111110000000100
000001000001000000000000000000110000010111110000000000
000000010000001001000010110111001100000001000000000000
000000010000001111000010000000111001000001000000000000
000000011010000000000110111000011010010111110000000000
000000010000000001000010001001010000101011110000000001
000000010000001000000000010000000001011111100000000000
000000010100000101000010100011001100101111010000100000
010000011001010000000000010000000001011111100000000100
010000010001110000000011000011001111101111010000000000

.logic_tile 8 5
000000000000000111000000011111001100101011110111000011
000000000000000000100011100001010000000011111001100111
011000000000001000000011100011111010000010100000000000
000000000000000001000100000000110000000010100000100101
110000000000100011100010101111001110111110100100100000
010000000001000000000100000101010000101001011000000001
000000100000000001000010101101001101000000000000000000
000001000000000000000000000111101101000001000000000010
000000010001011000000110100000011100001100110000000000
000000010000000001000010010101011100110011000000000000
000010110000000000000110010111011110010110100000000000
000000010000000000000010010111100000010100000000100000
000000110000001000000010000000011100000011110000000000
000000010000000101000011000000010000000011110010000000
110000010001010001000110001111101000111110000110100111
100000010000001111000000001001111000111110101011000111

.logic_tile 9 5
000010100000000000000000001101000000000110000000000001
000000000000000111000000000001101000000000000000000000
011000000100001000000000010000011010001100110000000000
000000000000000111000011010000011010110011000000000000
010010100000001000000111110000000000000000000000000000
110000000000000101000111110000000000000000000000000000
000000000110000000000110100001001110000110100000000000
000000000000000000000000000000001011000110100000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000001000000000010000011110000100000100000000
000000010000001111000010000000000000000000000000000000
000000010000000001100000000111100001011111100000000000
000000010110000000000000000000001001011111100001000000
110010110000001101100000000011100000011111100000000000
010000010110000101000000000000101101011111100010000000

.logic_tile 10 5
000010100010000111000011101111101100000000100000000000
000001000000000000100010011011101100010000110000000000
011010000000100000000000000000001000000100000100000000
000001000001011101000000000000010000000000000000000000
010000001010000000000111100000000000000000000000000000
110010000100000000000111100000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000010110010001001100000000001000001100000010010000000
000000010000001111000000000000101110100000010010100101
000000010000000000000000010000011110000001000000000000
000000010000000000000011101001011011000010000010100111
000011110001100000000000000000000000000000000000000000
000010010000110000000000000000000000000000000000000000
010000010001000011100010010000000001011111100000000000
010000010000000000100110100001001010101111010010000000

.logic_tile 11 5
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010010000011010111100000000000000000000000000000000000
010001001011000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000001000100000100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010001000000000000000101011010010111110000000000
000000010000000000000000000000000000010111110010000000
000001010000000011100000000000000000000000000100000000
000000010101010000100000000111000000000010000000000000
010001011100100000000000000000000000000000000000000000
110010110001000000000000000000000000000000000000000000

.logic_tile 12 5
000010000000111000000000000000000001000000100100000000
000001001011010001000011110000001001000000000000000000
011000001000001101000110001111101110111010100000000000
000000000000001111100010010011111101110110100000000000
010000100000001001000000000000000000000000000000000000
010001000000001111000000000000000000000000000000000000
000000001110000001000000011001001010000000100000000000
000000000000100000000011111101001010010000110000000000
000001010000000000000110010001100001011111100000000000
000010011010000000000010100000101000011111100000100000
000000011000000001100000001011011101000010000000000000
000000110000001111000010011101101000000011100000000000
000010010000000000000011100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
010000011000000000000010101000011100010111110000000000
110000010000000000000011101111010000101011110001000000

.logic_tile 13 5
000000100000100000000000000000011100010111110010000000
000001000101010000000011110011010000101011110000000000
011000001110001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000001011000000000000111100000000000000100000000
010001000000100001000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000001111100000000101001100010111110000000000
000010010000000011000000000000000000010111110000100000
000000010000000000000010000000000000000000000000000000
000000110000000000000110010000000000000000000000000000
000001010011000000000000010000000000000000000000000000
000000010000110000000011010000000000000000000000000000
010000010000000000000111010111111100000000000010000001
010000010000000000000111001111110000000001010010100010

.logic_tile 14 5
000000000001010000000111111000000000000000000100000000
000000001110000000000011111111000000000010000000000000
011000000001001111000000000011100001011111100010000000
000000101110000111100000000000001011011111100000000000
010010100011010000000000001011011001010110100000000000
010001000110100000000000000111101011000010000000000000
000000000000001000000110011111101100000110100000000000
000000000000001111000010001111001110000100000000000000
000000010000011000000110000000000000000000000000000000
000000011111101111000000000000000000000000000000000000
000000010000001000000111010000000000000000000000000000
000000010000001111000111110000000000000000000000000000
000000011000001000000000000101111100010111110000000000
000010110000000101000000000000010000010111110010000000
010000010000000111100011110011011101000000100000000000
010000010000001101100010101001011110010100100000000000

.logic_tile 15 5
000001000001011111100111100001001011000111010000000000
000010000000000101000000000000101000000111010000000000
011000000000001000000000000111000000010110100000000000
000000000000000001000000000111100000111111110000000010
010000000001010000000111100000000000000000000000000000
110000000001101101000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000010010000000000000010000000001100000100000100000000
000001010000000000000100000000010000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000001001100011100001011010000111010000000000
000001111111000011000000000000111000000111010000000000
110000010000000111100000000111000000011111100000000000
110000010010100000100000000000001000011111100010000000

.logic_tile 16 5
000010001010100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
011000000100000111100000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000010000000000000000011000000100000100000000
000000000000000000000000000000010000000000000001000000
000001010000000000000000000001101110010111110000000000
000010010000000000000000000000010000010111110000100000
000000010010001000000000000000000000000000000000000000
000000010000011011000000000000000000000000000000000000
000010110000000000000000010000000000000000000000000000
000001010000000000000010010000000000000000000000000000
110000010010000000000000000000000000000000000000000000
010010110000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000011001111110110100000000000
000000000000000000000000000000001110110110100010000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000011111101100000010000000000
000000010000001111000000001111011100101000000001000000
000000010000000111000110100000000000000000000000000000
000000010000000101100000000000000000000000000000000000
000000010000000111100111100000000000000000000000000000
000000011101000000100000000000000000000000000000000000
000000110001010000000010011111101111101001010100000000
000001010000000001000011001111101110111001010001000000

.logic_tile 18 5
000000000000000000000000001000011011101111000000000000
000000000000000000000010011001001110011111000000000001
011000000000000000000000010000000000000000000000000000
000010000000000000000011110000000000000000000000000000
010010100000000000000000000000000000000000000000000000
010001100000000000000000000000000000000000000000000000
000010100000000000000111000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000010000000000000111000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010100000000000000000000000000000000000000000000
000010010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000111100000000101111001101001010100000000
000000011000000000000000001011111010111001010000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000010011100000000000000100000000
000000000000000000000011100000000000000001000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000000000011000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100110101000011110010111110000000000
000000000000000000000000001011000000101011110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000001000000010000011111110101000000000000000
000000000000001111000111110001011101111001110000000000
011000000000000000000000010111111110010111110000000000
000000000000000000000011100000100000010111110010000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000111000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000001101000111010000000000
000000000000000000000011011001011010001011100000000000
110000000000000101100010010000000001011111100000100000
110000000000000000000110001111001101101111010000000000

.logic_tile 3 6
000000000000000000000000010001100000010110100000000000
000000000000000000000011110111100000111111110010000000
011000000000000000000010100000000001011111100010000000
000000000000000000000100000111001101101111010000000000
010000000001001101000010000101011111010111100000000000
010000000000001111100000000101001101111111100000000000
000000000000000011100000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
000001001100001000000000000000000000000000000000000000
000010100000001011000000000000000000000000000000000000
000000000000000000000011110000001011001111110000000000
000000000000000000000010010000011001001111110000000000
000000000000001001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000

.logic_tile 4 6
000000000000100000000111110111011100101100000000000000
000000000001011101000111100001011010101000000000000000
011000000000000000000111000011100000000000000100000000
000000000000000000000100000000100000000001000000000000
110000000000000101000010100001101110010100110000000000
110001000010001111000011100111101001011000110000000000
000000000000000001000110000101111110010111110000000000
000000000000000000000000000000100000010111110000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001100110000101001000010000100000000000
000000000000001001000000000011011011101000000000000000
010000000000000111000000000000000001011111100000000000
110000000000000101000000001101001110101111010001000000

.logic_tile 5 6
000000000000001001100000011001011000101000110000000000
000000000000001111000010101101011000011000110000000000
011000000000001001100011100000011000000100000100000000
000000000000000001000110110000010000000000000000000000
010010000001010000000010010101101100010111110000000000
110000001000101111000010000000000000010111110001000000
000000000000000111000010101001111110110101110000000000
000010100001011101000011110001001010110110110000000000
000000100000001111000000001001101110100110110000000000
000000000000000001100011110101111001100000110000000000
000000000000011001000000001011001101101101010000000000
000000000000100111000000001101011001100100010000000000
000000000000000000000000000101011100010111110000000000
000000000000000000000010000000100000010111110001000000
110000000000000001000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000001000101000000011100111000000010110100010000000
000000000001010111000000001001000000111111110000000000
010001001100000001100010000000000000000000000000000000
110010100000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000001000000000101001100010111110000000000
000000000000000000000000000000000000010111110000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000011100010111110000000000
000000000000000000100000000101010000101011110001000000
010000000000000000000000000000000001000000100110000000
010000000000000000000000000000001001000000000000000000

.logic_tile 8 6
000010100000001000000000000000000000000000000000000000
000000000110001001000000000000000000000000000000000000
011000000000000101000000001000011110000001010000000001
000010000000000000000000000001000000000010100001000000
110010100000100000000110000000000000000000000000000000
110001000000010001000000000000000000000000000000000000
000000000000100011100000001001011010101011110100100000
000000100000001101100000000101000000000011111010000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101011100001000000000000000
000000001010000000000010000000111010001000000000100000
000000100000100000000011100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110000000010100001100000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
011000001110011111100111101000000000000000000100000000
000010000000001111000000000111000000000010000000000000
010000100000000000000110000000011000001111110010000000
110001000000000000000010110000011101001111110000000000
000000001001000000000110000111100000010110100000000000
000000000100100000000000001111000000111111110000000000
000000000000100001100000000011101011101011010000000000
000000000001010000000010100111011011000001000000000000
000010100010000101100110010000000000000000000000000000
000001000001010000000110000000000000000000000000000000
000000001110001001100110110011101100010111110000000000
000000000000001001100010001111100000000001010000000000
010000000000000001000010000011111111000010000000000000
010010001010000101100100000111111000000011100000000000

.logic_tile 10 6
000000000000000000000010000001000000011111100000000000
000000000000000000000010110000101001011111100010000000
011000000110010000000010100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
010000000001000000000111100000000000000000000000000000
110000000000000101000100000000000000000000000000000000
000000000000100011100000000000011000000100000100000000
000000000101000000000000000000000000000000000000000000
000010000000000000000000000000011100010111110000000000
000000000110000000000000001001000000101011110000000000
000000000000000001000000000111101111000011110000000000
000000000000000000000000000101101001000010110000000000
000000000111011101100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000111000011100111100000010110100000000000
110000001000000000000000000111000000111111110010000000

.logic_tile 11 6
000000000000000000000000010111000001100000010000000000
000010001010000000000010000111001001110110110000000000
011000001110001000000000010011011101000001000000000000
000000000000000001000010000101111011000011100000000000
010000100000001000000000001000000001011111100000000000
010011100000000001000000000001001100101111010000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000010110000000000000000000000000000
000000000000001000000000010111000000011111100000000000
000000000000000011000011100000101111011111100000000000
000010000001000000000000010000001100001111110000000000
000001000000000111000011010000001111001111110000000000
000000000000001111100011100111100000000000000100000000
000000000000000111000010110000000000000001000000000000
010000000000000000000000000000000000000000000000000000
010000000000001101000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000011100001011111100000000000
000000000000000000000010010000001101011111100000000001
011001000000101000000000000000000000000000000000000000
000000100001010111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000101010100000000010100000000000000000000000000000
000001100000010000000000000000000000000000000000000000
000000000000000011100000010000000000000000000100000000
000000000000000000100010001011000000000010000000000000
000000000100010000000000000111100001011111100000000000
000000000000000000000000000000001111011111100010000000
010000000000000000000010100000000000000000000000000000
010000000000000111000000000000000000000000000000000000

.logic_tile 13 6
000000000001001000000111100000011001001111110000000000
000000000000100001000000000000011011001111110010000000
011000001110000000000011100000000000000000000000000000
000010100000000000000100000000000000000000000000000000
110000000001000111100010100000000000000000000000000000
110000100000000000000100000000000000000000000000000000
000000100110001011100010100001011110010111110000000000
000000000000001111000100000000000000010111110000000000
000001000100000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010000000001101000000000000000000000000000000000000
000000000000100000000110000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010001000000000001000000001101011100101101010000000000
110000100000000000100000000101001001011000100000000000

.logic_tile 14 6
000000000100000000000111101000011100100011110000000000
000000000000000111000110010111001100010011110000000001
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011110101001010100000000
000000000000000000000000000001111100110110100010000000
000000000000000011100000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000

.logic_tile 15 6
000000000000100000000000000000011110000100000100000000
000000100001010000000011110000010000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000000000000000000000011011100000010110100000000000
010000000000000000000010000101000000111111110001000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000101000001011111100000000000
000000000000000000000000000000101000011111100000100000
000001000000001011100000000000000000000000000000000000
000010100000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000

.logic_tile 16 6
000010100000000000000000010000000000000000000000000000
000001000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000011011111101001010100000000
000000000000000000000000000111111100111001010000000000
000000000000000000000000001111011110101011110000000000
000000000000000111000000001111000000000011110010000000
000000000000000111000000000000000000000000000000000000
000000001100000000100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000100000000000100011110000000000000000000000000000

.logic_tile 17 6
000000000000000000000111000000011101100011110000000000
000000000000000000000110010011011101010011110000000001
011000000001000000000011110011101010101001010100000000
000000000000100000000111101001111110110110100000000000
010000000000000000000011101011011000111001010010000000
010000000000000000000000001001111110100010100000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000010100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000000001010000000000011010000000000000000000000000000
110000000000000000000000011011100001101111010000000000
010000000000000000000011010011101111001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011011101011111100010100000000
000000000000000000000010000011111001111100000000000000
000000000000000000000010000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000100000000000000000000000000000000000000000
000000000001010111000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000000001000000000010000010000000
000000000000000000000000010000001111001111110000000000
000000000000000000000011110000011011001111110000000010
000000000000000000000110001000001100010111110000000000
000000000000000000000000001011010000101011110000100000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000001100000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000001011111100000000000
000000000000000000000010011011001100101111010000000001
011000000000000000000000001000000000000000000100000000
000010000000000000000000000111000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000111111111011011010100000000000000
000000000000000000000111101011011011100100000000000000
000000000000000011100000000011000001011111100000000000
000000000000100000100010010000001111011111100000000000
000000000000001000000010100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000110100000000000000000000000000000
010000000000010101000000000000000000000000000000000000

.logic_tile 3 7
000000000000100101000000000000011010000100000100000000
000001000111010000100011110000000000000000000000000000
011000000000001000000011100011101011101111010000000000
000000000000001111000000001111111011101110000000000000
010000000000001001000110111000000001011111100010000000
010000001000000001000010000011001111101111010000000000
000000000000000001000111110000000000000000000000000000
000000000000001101100110000000000000000000000000000000
000000000000000000000011110000001010010111110000000000
000000000000000000000111011011010000101011110000100000
000000000000000000000000010101101011111100010000000000
000000000100001001000011001011001110101000100000000000
000000000000000001000000011001001010101000010000000000
000000000000000000000010100111001110011101100000000000
010000000000000001100110000101100001100000010000000100
010000000001001111000000000000101001100000010001100010

.logic_tile 4 7
000000000000001000000111100011001111010100000000000000
000000000010000111000000000001011011100000010000000000
011000000001011111000110100000000000000000000000000000
000000000000100001100010100000000000000000000000000000
010000000000000000000111100011101001000110100000000000
110000000110000000000100000001011101001000000000000000
000000000000001000000010110000000000000000000000000000
000000001110000001000111010000000000000000000000000000
000000000000001111000000010000011000010111110000000000
000000000010001011100010011111010000101011110000000000
000000000000000001000000011001101101000110100000000000
000000000000001101000010001101111000101001010000000000
000000100000000000000111011000000000000000000100000000
000000000000000000000110100011000000000010000000000000
010000000000010000000000000011000001011111100000000000
010000001110100000000000000000001010011111100010000000

.logic_tile 5 7
000000000000001000000010100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
011010000000000000000110000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
110000000000000000000011101000000000000000000100000000
110000000000000001000010001011000000000010000000000000
000001000000000001000000000000000001011111100000000000
000010000000000000000000000101001001101111010000000000
000000000000001000000000000011101110101000000010000000
000000000000001001000000000000110000101000000010000010
000000000000001000000111010001001100010110100000000000
000000000000000001010110001101001001000000100000000000
000000000001000000000110001011100000000000000010000000
000000000000100000000010000001101011001001000010100010
010010001010000000000111000111111100010111110000000000
110001000000000000000000000000100000010111110001000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000010000000000000000000000001011111100000000000
000000000000000000000010011011001000101111010000000001
011000000000001000000000001000000000000000000110000000
000000000000000001000000000111000000000010000000000000
010000000000000111000000000000000000000000000000000000
010000100000000000100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000001000000000010000000000011111100000000000
000001000000000111000011010101001100101111010000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000001000111000000000000000000000000000000000000

.logic_tile 8 7
000000000000011000000010100000000001000000001000000000
000000000100001011000000000000001111000000000000001000
000010000000000011100000000001000001000000001000000000
000001000001000000000000000000001000000000000000000000
000000000000000000000000000001101000001100111000000010
000000000000000000000000000000001101110011000000000000
000000000010000011100000000101101001001100111000000100
000000000111010000000000000000001100110011000000000000
000001000000100000000000010001001001001100111000000000
000000100001000000000011100000101010110011000000000000
000000000000110001000000001111001000001100110000000001
000000000000000000000000000001000000110011000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000100100010000000010000000000000000000000000000000
000001000000010000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000010010000000000000000000000000000
000000000000000000000111100000000000000000000000000000
011000000000001101000011111000001111001011100000000000
000010000000010111100010001001001101000111010000000000
010001000000000011100000000011011000000000010000000000
010010100000000000100000001011001010000110100000000000
000000001001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000001100000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000110000001100000010110100000000000
000000000000000000000011111001100000111111110010000000
000001000000000101000000011111000000010110100000000000
000000100000000000100010101011100000111111110010000000
010011000000011000000000001000000000000000000100000000
010000001010000101000000000111000000000010000000000000

.logic_tile 10 7
000000000000000111100110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011001001111101011100000000111001101101100000000000000
000000100001110001100000000101001110000100000000000000
010000000000001101000010010001100001100000010000000001
110000000000001011100011110000001101100000010010000000
000000000000001001100000000011000000011111100000000000
000000000000001111000000000000101111011111100000000010
000000000000000000000000001001000001010000100010000000
000000000000000111000011111111001101000000000010000010
000000000000000000000000000001100000000000000100000000
000000000000000000000010010000000000000001000000000000
000000000000001111100000010111001000010111110000000000
000000001010001011000010000000010000010111110001000000
110000001100001111100010000101011011000111000000000000
110000000000001001000000001101001010000010000000000000

.logic_tile 11 7
000010100101011000000000010000000001011111100000000000
000000001010000001000010101001001111101111010010000000
011000000000001000000000000000000000000000000000000000
000010000000000101000000000000000000000000000000000000
110010100001001000000000000000000000000000000000000000
010001001010001111000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000001000000100100000000
000001000000000000000011110000001000000000000000000000
000001000000001000000000000000000000000000000000000000
000000100000000001000000000000000000000000000000000000
000000000000011011100000000111001011001011100000000000
000000000110001011100000000000001100001011100000000000
010000000000100000000011100001001110010111110010000000
110000000001000000000000000000000000010111110000000000

.logic_tile 12 7
000000000000010000000000000111111100010111110000000000
000000000000000000000011110000110000010111110010000000
011000000000100000000000001011000000010110100000000000
000001000011000000000000000101000000111111110010000000
010000000001000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000100000001000000110100011000000000000000100000000
000000100000000001000000000000100000000001000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
110010100000000000000011010000000000000000000000000000

.logic_tile 13 7
000010100000000000000000000011011100111110100000000000
000000000001010000000010010111000000101001010000000001
011000000000000101000000000000000000000000000000000000
000000000001000000100000000000000000000000000000000000
010000100001000101000000010000000000000000000000000000
010001000001010000100011100000000000000000000000000000
000000001110000001000000001000001010000001000010100001
000000000000000000000000001011001011000010000011000000
000000001000000111100000001011011101111000110100000000
000000000000000000100000000111001010110000110001000000
000000000001000011100111000000000000000000000000000000
000000001000000000000100000000000000000000000000000000
000000000100000111000000000000000000000000000000000000
000000000100000000100000000000000000000000000000000000
000000000000000111100000001000000001100000010010000000
000000000000000000100000001011001000010000100000100011

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000010000000000000000011110000000000000000000000000000
011000000000000000000000000111001100010111110000000000
000000000010000000000000000000100000010111110010000000
010000000010100000000000000011000000011111100000000001
010000100001010000000000000000101101011111100000000000
000000000000000111000000001000000000011111100000000000
000000001000000000100010011101001101101111010010000000
000000000110001000000111010000000000000000000000000000
000000000000001011000011010000000000000000000000000000
000000000001000000000111000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000001100000000110000000011100000100000100000000
000000000000010000000000000000010000000000000000000100
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000010101000000111000000010000000000000000000000000000
000001001101010000100010100000000000000000000000000000
011000000001010111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000001000000011111100000000000
010000000000000000000000000000001001011111100000000000
000000000000000111000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000011000000000010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000110000011100000011111100000000000
000000000000000000000000001111101100001001000000000000
010000000000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000100000000000000011011110101001010100000000
000000000000000000000011110101001001110110100000000000
011000001110000000000000001000011000010011100000000000
000000000000000101000000000011001111100011010000000000
010000000000000011100010000000000000000000000000000000
110000001110000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000010111111010101011110000000000
000000000000100000000011111001000000000011110001000000
000000000001000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000001100100011110000000000
000000000000000001000010011011001000010011110000000001
011001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000010000000000111000000010000000000000000000000000000
000001000000000000100011000000000000000000000000000000
000000000000000111100000001001001101101001010100000000
000000000000000000000000001101011100110110100000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000100000000000000000000111111100101111000000000000
000000000000000000000000000000101111101111000010000000
010010000000000000000000000000000000000000000000000000
010001000000000111000000000000000000000000000000000000
000000000000001000000000001011111110111000110100000000
000000000010001111000000000101011010110000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000001111000000010110100000000000
000000000000000000000010011001100000111111110000000001
011000000000001000000000010000000000000000000000000000
000000000000000111000010000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001111000000010110100000000000
000000000000000111000010000101000000111111110010000000
010000000000000000000000000000000000000000000100000000
010000000001010000000000000101000000000010000000000000

.logic_tile 2 8
000000000000000000000011110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000001010000111010000100000
000000000000000000000000001001011010001011100000000000
010000000000000000000110000000000000000000000000000000
010000000000001101000000000000000000000000000000000000
000000000000000000000110000011100000000000000100000000
000000000000000000000100000000000000000001000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000101100000010110100000000000
000000000000000101000000000011100000111111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001100010000111111110010111110000000000
110000000000000000000000000000100000010111110010000000

.logic_tile 3 8
000000000000000000000000000000011111001111110000000000
000000000000000000000000000000001011001111110010000000
011000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000001001001000000000000001011001111110000000000
010000000000000001000000000000001110001111110000000000
000000000000000011100010100000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000010000011010000000100010000000
000000000000000000000010000101011111000000010000100010
000010000000011000000000000000000000000000000000000000
000001000000110001000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000010000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000

.logic_tile 4 8
000000000010100000000000000000000000000000000000000000
000000000011010000000011110000000000000000000000000000
011000000000001000000000010101000001011111100010000000
000000000000000111000010010000101010011111100000000000
010000000000000000000010000000000000000000000000000000
010000001000000000000100000000000000000000000000000000
000010000000001111000000000000000000000000000000000000
000000001100001001000000000000000000000000000000000000
000000000000000000000000000000000001011111100000000000
000000000000000000000000000111001010101111010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000010000000000000001100000000000000100000000
010000001110100000000000000000100000000001000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001011100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
010000000000000101000010000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000010101000000000001100000000000000110000000
000000000000100000000000000000000000000001000000000000
000000100000000000000000000011111001001001010000000000
000000000000000000000000000000001010001001010010000000
000000000001000001100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000000000000000111100000010110100000000000
000000000000000000000000000101000000111111110001000000
110010100000100101100000000000000000000000000000000000
110001000000000001100000000000000000000000000000000000

.ramt_tile 6 8
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000001000000100100000000
000000000000001111000000000000001010000000000000000100
011000000110001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000000000000000000000000000000001110001111110000000000
000000000000000000000000000000001000001111110000000000
000000000000000001000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000000000000001000000001011111100000000000
010000000000000000000000000011001010101111010010000000

.logic_tile 8 8
000000000000000000000000000000011000001111110000000000
000000000000000000000010010000001100001111110000000001
011000000000000011100000000000000001000000100100000000
000000000000000000100000000000001100000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000010000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000010000001010001111110010000000
000000000000000111000011010000011111001111110000000000
011000001010001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000001111000000000110010000000000000000000000000000
110000000000000000000010010000000000000000000000000000
000000000000000000000000000011100001011111100000000000
000010000001000000000000000000001110011111100000000000
000000000000000000000000000101000000010110100000000000
000000000010000000000000000001100000111111110000000000
000010100000001000000110001001011100000010100000000000
000000000000000001000010001011110000101011110000000000
000000001100100000000111000000000000000000000000000000
000000000000010000000100000000000000000000000000000000
110000000000000000000000000000011000000100000100000000
010000000000000101000000000000000000000000000000000000

.logic_tile 10 8
000000100000000011100000000000011010000010100000000000
000000000000000000000010100111010000000001010000000000
011000001011010000000000000000000001000000100100000000
000000000000001101000000000000001010000000000000000000
010000000000001101000111100000000000000000000000000000
110000100000000001000100000000000000000000000000000000
000000000000000000000000010101001100000011000000000000
000000000000000101000011000001011010000111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000001001000000000000000010000000000000000000000000000
000010000110001111000010000000000000000000000000000000
000000000000000001000000000111100000011111100010000000
000000000000000000000000000000101001011111100000000000
110000000001010000000000000011111000010111110000000000
010000000000100000000010000000100000010111110010000000

.logic_tile 11 8
000000100000000000000110101111001000000001010100000000
000001000000100000000000001011011111000011010000000010
011001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010000101100001000000111011011001010000011100000000000
110001000000000101000110000101001110000001010000000000
000000000000100011100111000101101110010110100000000000
000000000000010000100100000101101100000000010000000000
000001000000100001000110001111001100000001010110000000
000000100001000000000000001101011111000011010000000000
000000000000000000000000000111011010001101000110000000
000010100001010000000010000111101011000110000000000000
000000000000000001100111100000000000000000000000000000
000000001000000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000001100000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000010000000000000000000000000000
000010000000000000000011100000000000000000000000000000
011001000000001111100000011000000001011111100010000000
000010100000000111100011100111001000101111010000000000
010000000000000000000000000000000000000000000000000000
010000001010000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000010000000100000000000000000000000000000000000
000000000000000001100000000111111101001110100000000000
000010000110000000000000000000111001001110100000000100
000000000000000000000111100000011010010111110000000000
000000000000000000000100000011000000101011110010000000
000000000001000000000000000000000001000000100100000000
000000000001100000000000000000001110000000000000000000
010000000000000011100000010000000000000000000000000000
010000000000000001100010000000000000000000000000000000

.logic_tile 13 8
000000000000010000000010111111100000010110100000000000
000000000000000000000011111101000000111111110010000000
011000000000000111000000001000011100101000000000000000
000000000000000000100000000001010000010100000011100111
010000000001000111000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000100011100010100000000000000000000000000000
000000001000010000000000000000000000000000000000000000
000001000000000000000000000001111101100000000010000100
000010000000000000000000000101011101110000000001000000
000000000001010000000011111101011101010000000010000001
000000100000100000000010101011011000101000000001100000
000000001000001000000000000000001000000100000100000000
000000000000000001000000000000010000000000000000100000
010000000000000001000000000000011110001111110000000000
110000001000000111000000000000001110001111110010000000

.logic_tile 14 8
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
011000000000001111000110000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000000000000001000000000011100000000000000100000000
000000000000000000000000000000000000000001000001000000
000000000000000000000000000001111000010111110000000000
000000000000000000000000000000100000010111110000100000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000111000000001111100000000000000000000000
000000000000001111000000000001000000101001010000000000
010000000000000000000000000111000000011111100000000000
110000000000001001000000000000001110011111100001000000

.logic_tile 15 8
000000000000001000000000000011011010101000000000000000
000000000001011111000011110000010000101000000000000000
011000000110000111000011100101101001101001010100100000
000000000000000000000010100101111010110110100000000000
010000000001011001100110000000000000000000000000000000
110000000000101111100000000000000000000000000000000000
000000000000000000000011110101111111101111000000000000
000000000000000111000110100000111100101111000000000000
000000100110000101100000000111000000111001110000000000
000001000000000000000000000000001000111001110000000100
000000000000000001000000001001101011000110100000000000
000000000000000000000000000001101001000000010000000000
000000000110000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000011101011101000100000000000000
000000000000000000000010001001111000000110000000000000
011000000000001000000000001011001111111101110100000001
000000000000000001000011110111001111011110100000000000
000000000000001000000000010011101011101000010100000000
000000000000000101000010001001101101111000100001000000
000000000000000000000000010000000000000000000000000000
000000000010000000000010000000000000000000000000000000
000000000000001000000000001101101011101000010100000000
000000100000000001000000001001101000110100010001000000
000000001010000000000111010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000001100000000111111110000010100000000000
000000000001010000000000000000100000000010100000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000011010000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000011101100011110000000000
000000000000000111000010010001011011010011110000000001
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000010000000000000000111000000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001101101011101001010100000000
000000000000000000000000001011001011111001010000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000001001111100111110100000000000
000000000000000000000010011101000000101001010000000001
011000000000000111000011110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000001000000001111011001111100010100000000
000000000000100000000000000001111001111100000000100000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000111000000010110100000000000
000000000000000000000010010101000000111111110000000001
011000000000000000000000001000011010010111110000000000
000000000000000000000000001111010000101011110000000010
010000000000000001100000000101000000000000000100000000
010000000000000000000010010000100000000001000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000100011110000000000000000000000000000

.logic_tile 2 9
000000000000000000000000010000011010000100000100000000
000000000010000000000011100000000000000000000000000000
011000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000111111100010111110000000000
010000000000001101000000000000110000010111110001000000
000100000000001000000000000000000000000000000000000000
000100000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000001000000011100000000000011111100000000000
000000001010010111000100001111001010101111010010000000
000000100000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000001000000000011111100000000000
000000000000000000000010011001001011101111010000000001
011000000000001000000000010000000000000000000000000000
000000000000000111000010000000000000000000000000000000
010000000000000000000110100000011010000100000100000000
010000000000000000000100000000000000000000000000000010
000000000000000000000000000000000000000000000000000000
000000001100000101000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000101100000011111100000000000
000000000010000000000000000000101101011111100010000000
010000000001010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000

.logic_tile 4 9
000000000101001101000000000000000000000000000000000000
000000000000101111100000000000000000000000000000000000
011000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010000000000000000000000001000000011111100000000000
000001000000000001000000000000001000011111100000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
110010100000000101100000001000000000000000000100000000
110001001110000000100000000101000000000010000000000000

.logic_tile 5 9
000000000000100000000010000000000000000000000000000000
000001000001010000000011110000000000000000000000000000
011000000000000000000111101000000001011111100000000100
000000000110000000000100000101001001101111010000000000
010000000000000000000000000001000000000000000100000000
010000000100000000000011100000100000000001000000000100
000000000000001000000000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000000000000000000000000111111010010111110000000000
000000001000000000000000000000110000010111110000100000
000000000001001000000000000000000000000000000000000000
000000000001101111000000000000000000000000000000000000
000000000000000000000000000101101010010111110000000000
000000000000000000000000000000010000010111110001000000
110000000000000000000000010000000000000000000000000000
010000000000000000000010000000000000000000000000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000001110000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000110000000000000000000000000000000
000000000001000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 9
000000000000000000000000001000001110010111110000000000
000000000000000000000000000001010000101011110010000000
011000000001000111000000000000000000000000000000000000
000000000000101111100000000000000000000000000000000000
110000000001000001000000000111011000010111110000000000
010000000000001101000000000000000000010111110000000000
000000000010010011100000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000000000000000010010011001010101011110010000000
000000000000000000000110000101101111011111100000000000
000001100000000000000000000011100000000000000100000000
000011000000000000000010100000100000000001000000000000
000010000000001000000110100000000000000000000000000000
000000000010000001000010100000000000000000000000000000
010000000001010000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000

.logic_tile 8 9
000000000000001000000000010101011000010111110000000000
000001000010000001000010000000110000010111110000000010
011010000000001101100111111101000001011111100000000000
000001000000000001000110001011101100000110000000000000
010000000000001001100111000000001010001111110000000000
010000001000001111000110110000001000001111110000000000
000001001010001000000000000111101010101000010000000000
000010000000000111000010111111101100101110010000000000
000000000000000001000000000011111000010111110000000000
000000000000000000000000000111100000000001010000000000
000000100110001011100010001000011001000111010000000000
000001000000000111100000001011011010001011100000000000
000000000000001111100000010000011010000100000100000000
000000000000000111000011010000010000000000000000000000
110001001011010001100110000001111110111000110000000000
010010000000100000000000000011001110100100010000000000

.logic_tile 9 9
000000000001010000000000000000000001000000100100000000
000000000000000000000000000000001000000000001011000000
011000000100001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
110000000001000001000000001000000000000000000110000000
010000001010100000100000000011000000000010001010000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000001000000000000010100000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000100001010000000000000000001010000100000110000000
100001000100100000000000000000000000000000000010000000

.logic_tile 10 9
000000000000011000000000000000011100001100110110000000
000000000100000011000000000000001100001100111001100110
011000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000100000000000000000001001101010111000110000000000
110000000100001001000000001011101000110000110000000000
000000001010000000000010000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000001000000000001101011000000111000010100101
000000000000000001000000001101011000001111000011100111
000000000000110001000000000000000000000000000000000000
000000001111110000000011110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
110001000000010000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000

.logic_tile 11 9
000010100001011000000000011101111110000011000000000000
000001000000100001000010001011101100001011000000000000
011000101010000111000000001101111010000001110100000010
000001000110000000000000001011011110000001010000000000
110011000000000000000000000111111011010110100000000000
110000000000000000000000000011111101001000000000000000
000001001110010001000110001001011011010100000100000000
000000100000000000000010111111101101010110000000000100
000011000000001000000000000001111101000000100100000000
000000001010011001000000000001011100101001010001000000
000000000000000000000010000000000000000000000000000000
000000000000001111000010110000000000000000000000000000
000000000101000000000110100000000000000000000000000000
000000000100101111000100000000000000000000000000000000
110000001111000000000000011011101100000011000000000000
100000000000101111000011101101101110000011100000000000

.logic_tile 12 9
000010000001000111000000000011100000000000000110000000
000001100000110000000000000000000000000001000000000000
011000000000101000000000000000000001011111100010000000
000000000001000111000000000001001110101111010000000000
010010100100000000000010000000000000000000000000000000
110001001010000000000000000000000000000000000000000000
000000001101000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100011000000000000000000000000000000
000000000000011011000000000000000000000000000000000000
000001000000000111100000000000000000000000000000000000
000010100000000001100000000000000000000000000000000000
000010000000101000000000000111001100010111110000000000
000000000110000111000000000000000000010111110001000000
010000000000001000000000000011011100000000100000000000
010000000000001011000000000000001101000000100000000010

.logic_tile 13 9
000000000000000101000000000011100000011111100000000000
000000000000000000000010010000001111011111100000000001
011000000000100000000110101000000001100000010000000001
000000000000011001000000001001001010010000100010000011
010011100000110001000000000000000000000000100100000000
010001000000000000100000000000001010000000000000100000
000000000000000011100000000101111000010111110000000000
000000000000000101100000000000000000010111110000000010
000000100001000000000000010000000000000000000000000000
000001000000100000000011010000000000000000000000000000
000000001110000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010100000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000000000001101010000000000000001
110000000000000000000000000001011001100000000010000011

.logic_tile 14 9
000010100000001101100000010000000000000000000000000000
000000000000000111000010000000000000000000000000000000
011000000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000001100000000000000000101100000011111100000000000
010000000000001101000000000000001000011111100000000000
000000000001001000000110100111101100000001010000000000
000000000000100001000000000101011101000001100000000000
000000100000010000000010000001001110010111110000000000
000001000001100000000010000000000000010111110000000000
000001100000001000000000000101100000000000000100000000
000011100000100001000000000000100000000001000000000000
000000000001111000000000000000000000000000000000000000
000000000110010111000011110000000000000000000000000000
110000001000000001100000000000000000011111100000000000
010000000000000000000000001111001000101111010001000000

.logic_tile 15 9
000010100110000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000110000101000000011111001010000110100000000000
000000000000000000000011110001111001000001010000000000
110000001111110000000011101000000001011111100000000000
010000100001110000000100001101001001101111010000000000
000000000000000011100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000010000000000000000000000000000
000011000000100000000010000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000110000000000000000000001111000000000000000000
000010000110000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
110000000100000000000011100000000000000000000000000000

.logic_tile 16 9
000010000000000000000011100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001111100010001001011111111100010100000000
110000100000001111100000001111111011111100000000000000
000000000001000001100011110101001101101000000000000000
000000000000000000000110010101011110100000010000000000
000000001010000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001000000000011101101011100111001010000000000
000000000000001111000000001011001010011001000000000000
000010100000001101000000001000001111100011110000000000
000001001110000111000000001101001111010011110001000000
000000000000001000000111101111011010111001000000000000
000000000000000101000010001101001010110101000000000000

.logic_tile 17 9
000000000000010000000000000000000000000000000000000000
000000000000100000000011110000000000000000000000000000
011000100000000111000000011101000001110110110000000000
000001000000100000100011100011101000101001010010000000
010010100000110000000011100000000000000000000000000000
010001100000110000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111011000101001010100000000
000000000000000000000000001001101011111001010000000000
000000000000000111100000000000000000000000000000000000
000000000110000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 18 9
000010000001010000000111100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001011000011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000001000000000001011011101101001010100000000
000000000000100011000000000101001011110110100010000000
000000000000100000000000000001011010111110100000000000
000000000000010000000000000011110000010110100001000000
000000001001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000010100000000000000000000000000000000000
000001001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000010000011100000100000100000000
000000000000000000000011110000010000000000000010000000
011000000000000000000000000111100000010110100010000000
000000000000000000000000001111000000111111110000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000001010001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000111101001000000010110100000000000
000000000000000000000100000011100000111111110010000000
011000000000001000000011101111111000111000000000000000
000000000000001111000100001001001111100000000000000000
010000000001000000000010001111100000010110100000000000
110000000000000000000000000011000000111111110000000100
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000100100000000
000000000000000001000010100000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000010000011110001111110000000000
000000000000000000000010010000011100001111110001000000
010000000000000101000000000000000000000000000000000000
110000000000001111100010010000000000000000000000000000

.logic_tile 3 10
000000000000000000000000011000011010010111110000000000
000000000000000000000011110111000000101011110010000000
011000000000001101000010110000000000000000000000000000
000000000000000101100110000000000000000000000000000000
110010100001000101100000000101000000000000000100000000
110001000000000000000010110000100000000001000000000001
000000000000000011100110000011100000011111100000000000
000000000000001101000000000000101110011111100000000000
000000000000000000000010001111111101101100000000000000
000000000000001111000100001101101001101000000000000000
000000000000000001100010001111101011001001000000000000
000000000000000000000011100001101111001001010000000000
000000100000001000000110001001111100000001010000000000
000000000000000001000000000001111001000001100000000000
010000000000000001000010000001001101110000010000000000
110000000000000000000010001011101101010000000000000000

.logic_tile 4 10
000000000000000000000000010000000001000000100100000000
000000000010001101000010000000001101000000000000000000
011000000000001000000010100101000000011111100000000100
000000000000000101000011100000001101011111100000000000
110000000000000111000000000101101100010111110000000000
110000000000000000100000000000010000010111110001000000
000000001010000000000000010000001001001111110000000000
000000000000001111000011110000011110001111110000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000010100000000000000000000000000000
000000000000001000000110000001101111000110110000000000
000000000000000001000000000000101001000110110000000000
110000000000000000000000001001011001000111000000000000
010000000000000111000011111111001011001001000000000000

.logic_tile 5 10
000000000000000111000000010001101011001000000000000000
000000000000000000100010001001001000001110000000000000
011000000000000011100111111001111110000000000000100001
000000000000000111100111101001100000010100000000000000
110000100000001000000010100000011010000100000100000000
010001000000001111000100000000010000000000000000000000
000000000000001000000110101000011011010000110010000000
000000000000000001000010111011011110100000110000000000
000000000000000000000000010001000000011111100000000000
000000001000000000000011100000001011011111100000000000
000001000000011000000111000000000000000000000000000000
000010100000000001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110100000000000001000000000000000001011111100010000000
010100100000001101000000000111001010101111010000000000

.ramt_tile 6 10
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000010111111011110100010000000000
000000000001010000000011110000011101110100010000000000
011000000000001111100110000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
010000000000000101000110010000011110000100000100000000
110000000000000000100010000000010000000000000000000000
000000001000000111000000010001101100010111110000000000
000000000000000000000010000000000000010111110000000000
000000000000000000000000000000001111001111110000000000
000000000000000111000000000000011010001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000011111011000101110100000000000
000000000000000101000010100111011010011100000000000000
010000001010000001000000011001011110011101010000000000
010000000001010001000010100001101011001001010000000000

.logic_tile 8 10
000010101110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
011000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001000000000010001000001100101000000010100001
110000000000100000000000001011010000010100000010000101
000001001100001000000000011000011110010111110000000000
000010000001010001000011110101000000101011110000000000
000000000000000000000111110101100000010110100000000000
000000000000000000000010001011100000111111110000000000
000000000000101000000010010000000000000000000000000000
000000000001010001000011110000000000000000000000000000
000000000000000000000110000011100001010000100000000001
000000000000000000000000001101101101000000000010100111
110000001000000011100000010000000001000000100100000000
010000000000000000100010000000001111000000000000000000

.logic_tile 9 10
000010100000000000000011100000000000000000000000000000
000000000100000000000000000000000000000000000000000000
011010101011010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000011110000100000110000000
110001000000000000000100000000000000000000000000000000
000000000000001111100000000000011010010111110000000000
000000000000001001100000001001000000101011110000000010
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001101000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110010100000101111100000000000001111001111110000000000
110011000101000111000000000000011010001111110010000000

.logic_tile 10 10
000000000000000111000000000000000000000000000000000000
000010000100000101100000000000000000000000000000000000
011000000000010001100000000111101100000010100000000000
000010000000000101000000000000110000000010100000000000
110010100000000000000010100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000001010001100000000001100001011111100000000000
000000000100100000000000000000001000011111100000000000
000010100000001000000000010000000000000000000000000000
000000000000000011000011000000000000000000000000000000
000010101100100011100000000111101100010111110000000000
000000000000010000100000000000000000010111110000000000
000000000000010000000110010001011100101000000000000000
000000000000000000000011010001001011000110000000000000
010000000010100001000111000000000000000000100100000000
110000000000010000100000000000001111000000000000000000

.logic_tile 11 10
000000100000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000001000000001000000000000000000000000000000000000
010010100000000101100010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001110001000000000000000000000000000100100000000
000010100100001111000000000000001101000000000000000000
000000000000001101100111000000000000011111100000000000
000000000110001001000100000111001011101111010000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000100000011100000000011011010111101110000000000
000000000100000000000000000101001100111000110000000000
010000000000101000000000001000011100010111110000000000
010001000001000001000000000111000000101011110010000000

.logic_tile 12 10
000000000000010000000000010000000000000000000000000000
000000000000100000000011110000000000000000000000000000
011001000000001111000000001011101001101010000000000000
000000100000001111100000000001111101010110000000000000
010011000000000000000111100111100001011111100010000000
110000001100000000000100000000101111011111100000000000
000000000000100000000000000000001110000100000100000000
000000000001000000000000000000000000000000000000000000
000001000010010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000100000100000000010000000000000000000000000000000
000000100001010000000010100000000000000000000000000000
000000000000010101000000010000000000000000000000000000
000000000100000111000010000000000000000000000000000000
010000101110000000000010100000000000011111100000000000
010000000000000000000011100111001111101111010010000000

.logic_tile 13 10
000010100000000000000110100000000000000000100100000000
000000000110000000000011100000001010000000000000000000
011000000000001000000010100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
110001000000001101000000001000000001011111100000000000
010000100000000001100000000111001000101111010000000000
000000000000100000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000010000000000000000000011001100000010110100000000000
000000000110000000000010001011100000111111110000000000
000000000000000000000000010001000000011111100000000000
000000000000000000000011010101101001001001000010000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000100001000000000000000000000000000000000000
010000000001000000100000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000010000011100000100000100000000
000000000100000000000011110000010000000000000000000000
011000000110001000000000001000011110010111110010000000
000000000000000111000000001111000000101011110000000000
010001000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000100001100000000000000000000000000000000000
000000100001010000100000000000000000000000000000000000
000000001010000000000110000000000000000000000000000000
000000000110010000000100000000000000000000000000000000
000000000000000000000000000000001101001111110000000000
000000000001010000000000000000001111001111110010000000
010000000000100111000011110000000000000000000000000000
010000100000000000000110000000000000000000000000000000

.logic_tile 15 10
000000000110000101000011110000001001001111110010000000
000000000000000000000011100000011110001111110000000000
011000000000001101000000011101101111000011100000000000
000000000000000111100011101111011101000010000000000000
010000000000000000000000000001011011101011010010000000
010000100000000000000011100111001101000001000000000000
000000000000000101000110010000000000000000000000000000
000000000000001101000111100000000000000000000000000000
000001000000001001100000011111001101101111010000000000
000010100000000001000011101001101011011101000001000000
000001001000000000000111010000001100010111110000000000
000010000000000001000010001101000000101011110010000000
000000000000000101100011100001111010010100000000000000
000000000000000000000110101011011111100100000000000000
010000000000000001000000000000011100000100000100000000
010000000000000000000010000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000001110000011110110000001
000000000000000000000000000000000000000011111001100000
010000000000000000000111100101111110010111110000000001
110000000000000000000100000000110000010111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000

.logic_tile 17 10
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
011000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001011001111110000000000
000000000000000000000000000000011110001111110000100000
000000000000000111100000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
110000000110000000100000000000000000000000000000000000

.logic_tile 18 10
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000001011111100000000000
000000000000001111000010011111001001101111010000000001
011000000000000000000000010000000000000000000000000000
000000001010000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000001000000100100000000
000000000000001111000000000000001010000000000000000000
000000000000000000000111100000011110010111110000000000
000000000000000000000100000001010000101011110001000000
110000000000000000000000000000000000000000000000000000
010000000000000000000011110000000000000000000000000000

.logic_tile 2 11
000000000001000000000011110000001110000100000100000000
000000000000000000000110000000010000000000000010000000
011000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000000000000010000111100000010110100000000000
110000000000000000000000001011000000111111110010000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000010001000000010110100000000000
000000000000000000000010101001100000111111110001000000
010000000000001000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000011110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000001000000000010000000000000000000000000000
000000001100000111000011100000000000000000000000000000
010010100001000000000110000101101000000001010010000001
110001000000001101000010001111110000000000000001100100
000010100000000111000000010000011001001111110000000000
000000000000000000000011110000011111001111110000000000
000000000000000000000000010000011011110000000010000001
000000000000000000000010100000011010110000000000000100
000000000000001111000000000001001100001000000000000000
000010100000000001100000000101111011001110000000000000
000000000000000000000010011011100000010110100000000000
000000000000000000000010000011000000111111110010000000
010000000000000000000000010000000000000000000100000000
010000000000000000000010001111000000000010000000000000

.logic_tile 4 11
000000000000000111100000011011011011110001110000000000
000000000000000000100010101111101110111011110000000000
011000000001001001100011111011101110111000110000000000
000000001100100011000011011001011011100100010000000000
010000000000001001100010010000000000000000000100000000
110000000000000111000011001001000000000010000000000000
000000000000000101000000000101011101101101010000000000
000000000000001101100010100111011001100100010000000000
000000000001000000000110000101011001001110000000000000
000000000000000111000010111011001001001111000000000000
000000000000000000000000001001101110001101000000000000
000000000000000001000010100111001111000100000000000000
000000000000000101100010010001000001011111100000000000
000000000000001111000011010000001010011111100001000000
010000000000011001000011100011011111000010000000000000
110000000110100011000100001101011011000011100000000000

.logic_tile 5 11
000000000000000111100000010000011110000100000100000000
000000000000000101100010000000010000000000000000000000
011010100000000000000110101001011110000110100000000000
000001000000000111000000001001011100001001000000000000
010010100000000001000110000111000001011111100000000000
010001000000000111000000000000001110011111100000000000
000000000001001111000111101000000000100000010010000000
000000001111010001100000000101001111010000100010000101
000000000000001001000111000011100001000000000010000000
000000000000000001000110010101101011010000100000100000
000000000001010000000111000011001010010111110000000000
000000000000000000000100000000110000010111110000000000
000000000000000000000000000101011011010000000000000011
000000000000000001000010000000001010010000000010000101
110000000000000001100110010011011000100001010000000000
110000000000000000000010000001001101010000000000000000

.ramb_tile 6 11
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010100110000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 7 11
000000000000000001000000001000000001011111100000000000
000000000000000000100010010111001010101111010000000001
011000001000000000000000010000011000000100000100000000
000000001100000000000010010000010000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000000000110000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000011111100000000000
000000000000000000000000001101001000101111010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001010000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000010000000000000101100000000000000100000000
000000000000000000000010110000100000000001000000000000
011000000000100000000000000111000001011111100000000000
000000000000010000000010110000101010011111100001000000
110000000000000000000111100000000000000000000000000000
010000000000000000000110100000000000000000000000000000
000001000100001000000010100000011100010111110000000000
000010100110000111000010101101010000101011110000000010
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000010111000000000001001010010111110000000000
000000000001000000100010011111110000000010100000100000
000000000000000000000110011111111101100110110000000000
000000000000000000000010111101001001100000110000000000
110000000000001111100000000000000000000000000000000000
110000000000101101000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000100000001000000000000000000000000000000000000000
000011000000000111000000000000000000000000000000000000
110001001110100000000000000000000000000000000000000000
010010100001010001000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000011000000100000000000010011100000000000000100000000
000011100001000101000011110000000000000001000000000000
000010100000000101000000000000000001011111100000000000
000000000000000000000000000101001111101111010001000000
000000000000001000000000000000001110010111110000000000
000000000000000111000000000011000000101011110010000000
010000000010000000000000010000000000000000000000000000
010000101100000000000010000000000000000000000000000000

.logic_tile 10 11
000001000000001111000000011101111110000000010000000000
000000100010001111100011001001011010000110100000000000
011001000000010101000010110000000000000000000000000000
000000000000000000100011100000000000000000000000000000
110000000000000111100010000101000001110110110000000000
010000000000001101100100000111001011101001010000000000
000000101110101000000010001001011111100010110000000000
000001000000010101000110111101001110100000010000000000
000000000000000000000000010011101111001111000000000000
000000001010000000000010001101101111001101000000000000
000000000000000000000110000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000001001000000001101011000111000110100000000
000000000100000001000000001101001001110000110000000000
000000000000001101000110111001101010000110100000000000
000000000000000001000010001001101000000100000000000000

.logic_tile 11 11
000000101101100001100010100011100000000000000100000000
000000000001110000000011110000000000000001000000000000
011000000100100000000000010000001111110001010000000000
000000000101000000000010001001001011110010100000000000
010000100010000011100110000000000000000000000000000000
010001000110000000000000000000000000000000000000000000
000000000000000000000000000011000001011111100000000000
000000001110000000000010000000001101011111100000000010
000010000000000000000111000000000000011111100000000000
000000000000001101000000001101001010101111010000100000
000001000000100101000011100000000000000000000000000000
000010000001000101100000000000000000000000000000000000
000000000001011001000011100111000001000110000000000000
000000000100010001000100000111001100011111100000000000
110000000000000111100000000111011000000001000000000000
110000000000000000000000000001111101000111000000000000

.logic_tile 12 11
000000000001100000000000010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
011000000000001000000000000001011000010111110000000000
000010000000000111000000000000100000010111110001000000
110000000000000000000000001111100000010110100000000000
010000000000000000000000001111100000111111110001000000
000010000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000100001011111000000010000000000000000100100000000
000000000000000111000011100000001110000000000000000000
000000000000001011100000000000000000000000000000000000
000000000001010111100000000000000000000000000000000000
000000000000100101100000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
110000000000100000000110100011000001000110000000000000
010000000001010000000011100011001100000000000000000010

.logic_tile 13 11
000010100001101001100000000000000000000000000000000000
000000000000101011000011110000000000000000000000000000
011000000000101111000010101001011010000000000010000000
000000000001000101000100000001110000101000000001100101
010000000000000111000110000001000000000000000100000000
110000000110000000000000000000000000000001000010000000
000000000000001011100110100000011110001111110000000000
000000000000000001000000000000001100001111110000000000
000000000000001111000000001001100000010110100000000000
000000100001000011100000000001101010100110010000000000
000000000000000000000110000000001111001111110000000000
000000000000000000000000000000001101001111110000000000
000000100000000011100000000111111010000110000000000000
000001000110000000000000000001001100000010100000000000
110001000010000001100000000101111010101000000010000000
110000100000001111000000000000010000101000000010100111

.logic_tile 14 11
000000000000001000000111110000000000000000000000000000
000000000000001011000111110000000000000000000000000000
011000001000100111100000000000000000000000000000000000
000001000001000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001100000000000000000001101001101001010100000000
000000000000000000000000000001011100110110100000000100
000000000000101000000000000000000000000000000000000000
000000000001000011000000000000000000000000000000000000
000000000000101000000000000000000000000000000000000000
000000000001001011000000000000000000000000000000000000
000000000000000000000000001011100000101111010000000000
000000000000000000000000000001001110001111000010000000

.logic_tile 15 11
000000000000101111100000000000011110001111110000000000
000000000000010001000011110000011001001111110010000000
011000000000010000000010110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000001001000101000111100000001111001111110000000000
110000000000000000100110010000001001001111110000000010
000000000000000011100000011000001111001110100000000000
000000100000001111000010000111001001001101010000000000
000010000000110000000000010101011010000010100000000000
000001001110000000000011011111101101000001100000000000
000000101110000000000000001101001110010110100000000000
000000000000000000000000001101000000101010100000000000
000010100000000001000110010111000000000000000100000000
000010100000000001000011110000100000000001000000000000
010000000000010000000000010001000000010110100000000000
110000000000001111000011100001000000111111110010000000

.logic_tile 16 11
000000000000010000000000010000001110000100000100000000
000000001110100000000011100000000000000000000000000000
011000001100001111000000001000011110010111110000000000
000010000000001111100000000001000000101011110010000000
010000100000101000000000011101101010010000110000000000
010001000000010001000010101111001101000000100000000000
000000000000001011100000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000000000000000000001100000010110100000000000
000000000000000000000000001101000000111111110010000000
000000000000001000000000000000000000000000000000000000
000000000001001011000000000000000000000000000000000000
010000000000000111100010000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
010000000000000000000000000011111011111000110100000000
010000000000000000000000001111011001110000110001000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000001000000001111000000101111010000000000
000000000000000000000000001101101100001111000010000000
000001000000000000000010000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000111000000000111111010111110100000000000
000000000000000000000000000111010000101001010010000000
010000000000000000000000011101011001111100010100000000
010000000000000000000011100111101011111100000001000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000110001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.ramb_tile 19 11
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011011001111110000000000
000000000000000000000000000000001000001111110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000001000000100100000000
110000000000001111000000000000001110000000000010000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000001000000001011111100010000000
000000000000001001000000000011001111101111010000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000010100000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000011100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000000000110010000000000000000000000000000
110000000000000000000010010000000000000000000000000000
000000000000010000000000001000011100010111110000000000
000000000000100000000000001111000000101011110000000000
000000000000000000000000001000000001011111100000000000
000000000000000000000000000001001101101111010000000000
000000000000101000000000010000000000000000000100000000
000000000000010001000010111101000000000010000000000000
000000000000000000000000000001100001011111100000000000
000000000000000000000000000000101000011111100000000100
110000000001010000000000000000000000000000000000000000
010000000000100000000010000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000100000000
000000000000000000000010101001000000000010000000000000
011000000000000001100000000111011000010111110000000000
000000000000010101000011100000100000010111110010000000
010000000000000111000110000011111011011111100000000000
110000000000001001000000001011111111101111100000000000
000000000000000101100000011001100000010110100000000000
000000000110000001000011110001100000111111110000000000
000000000000000000000000001101111100010000110000000000
000000000000000000000010110101001010011001110000000000
000000000001010001000111000001100000011111100000000000
000000000000100000000100000000001010011111100000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001100010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000110000000001001001111110000000000
000000000000000000000010010000011001001111110000000001
011000000000001000000000010000000000000000000000000000
000000000000000101000011010000000000000000000000000000
010000000000000000000000010000000000000000000100000000
010000000000000000000010001011000000000010000000000000
000000000000000000000000000000000001011111100000000000
000000000000000000000011101011001110101111010000000010
000000000000100000000011111101001111100010010000000000
000001000001000000000010010001111100010111100000000000
000010100000000000000000001000000001011111100000000000
000000000000000001000000001101001110101111010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
110000000000001111100000000000000000000000000000000000
110000000100001001000000000000000000000000000000000000

.logic_tile 5 12
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010000000000000000000010000001110001111110000000000
000001000000000000000011100000001101001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000001000000100100000000
000000000000000111000000000000001010000000000000000000
010000000000000000000000000001101110010111110000000000
010000000000000000000000000000000000010111110010000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000001100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 7 12
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100000000110000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000000000000111000000000000011101001111110000000000
000000001100000001100011100000001110001111110010000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000001101100000111111110000100000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001000000000000000000000000001000000100100000000
110000000000001001000000000000001010000000000000000000

.logic_tile 8 12
000000000000000000000000010000000000000000000000000000
000001000000000000000011100000000000000000000000000000
011000000000001111000000000001100001011111100000000000
000000000000001011000000000000001000011111100000000010
010000000000000101010000000101100000000000000100000000
010000000000000000100000000000000000000001000000000000
000000000000001011100110110000000000000000000000000000
000000000000000011100011010000000000000000000000000000
000000000000000001100110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001010000000000000000000011010010111110000000000
000000100110000000000000000011000000101011110010000000
000000000000000000000000000011011011011100000000000000
000000000001010000000000000101111011011101010000000000
110000000000000111100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000011111001111111100010100000000
010000000001000000000010001101011110111100000000000000
000000000000000001000111010000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000010101101010000111010000000000
000000000000000000000011110000111111000111010000000000
000010000000000000000000000101111010110110100000000000
000000000000010000000000000000011110110110100001000000
000000000000001000000011100000000000000000000000000000
000000000000000101000110000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 12
000000000000000101000000000000011000101000000000100000
000000000000000000100011111101010000010100000010100110
011000000000001011100110010000000001011111100000000000
000000000110001111000011101111001000101111010010000000
010000000000001000000111001000001100010111110010000000
010000000000001111000110011111000000101011110000000000
000000000000101000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000001000111000000001010000100000110000000
000000000000000000100110000000000000000000000000000000
000000000000000000000000001000001100000000010010000000
000000000110000001000000001001011101000000100011100010
000000000000100011100000011001011011000001010000000000
000000000001011001000010000011001001001001000000000000
010000000000000000000010100111000000000000000000000001
010000000000000000000000001101001110000110000000000000

.logic_tile 11 12
000010100000101101000000000001100000000000000100000000
000000000000000101100000000000000000000001000000000000
011000000000001101100000000001001100010111110010000000
000000000000000111000011100000000000010111110000000000
010000000000000000000010011001001110000010100000000000
110010100000000111000010001001000000010111110000000000
000000000100001000000000000000000000000000000000000000
000010100000000011000000000000000000000000000000000000
000010100000000001100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000100000000000000000000111101110000010100000000000
000001001010000000000000001101101010000001100000000000
000010101110001101000000000101101100010111110000000000
000010000000000001100000000000000000010111110001000000
010000001100000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000101001110010111110000000000
000000000111000000000000000000100000010111110010000000
011000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010010100001000000000110000000000000000000000000000000
110001000000010000000010110000000000000000000000000000
000000000000000011100111100101101100010111110000000000
000000000000000000000100000000100000010111110000000000
000010000001011000000000000000001110000100000100000000
000000000100000001000000000000010000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000010000000000010000000000000000000000000000
000000000000001111000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000101000000000111011000010111110000000000
000000000000000000000000000000110000010111110010000000
011000000000000000000010100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
110001000001000000000000001000000000011111100000000000
010000000000000000000000000111001100101111010000000000
000001000000000011100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001100001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
010000000001010001000000000000000000000000100100000000
110000000100000000000000000000001000000000000000000000

.logic_tile 14 12
000000000000100000000000010000000000000000000000000000
000000100001000000000011010000000000000000000000000000
011000000110010111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000011100101111000010111110000000000
010000000000000000000000000000000000010111110000000000
000000000000001000000000000000001000000100000100000000
000000000000000001000000000000010000000000000000000010
000000000000000000000000010000000000011111100000000000
000010100000000000000010001101001110101111010000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000110000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000001000100000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000010000000000000000000000000000
000000000001000000000011110000000000000000000000000000
011000000000000000000111101000000000000000000100000000
000000000000000000000000001011000000000010000000000000
010010100000100000000000010000000000000000000000000000
010001000000010000000011100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100001101100010111110000000000
000000000000000000000100000000110000010111110000000000
000000001111001000000011100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000011100000010110100000000000
010000000000000000000000001101000000111111110010000000

.logic_tile 16 12
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
011000000000000111000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000010000000010000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000000000111101000011011100011110000000000
000000000000000000000100001011011001010011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001001001011111100010100000000
000000000010000000000000000001011101111100000000100000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000010000000000000000000000000000
000000000000001011000011100000000000000000000000000000
110000000000000000000000000000000001000000100100000000
010000000000000000000000000000001000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000001100001011111100000000000
110000000000000000000000000000101101011111100001000000

.logic_tile 2 13
000000000000000101100000010101011000000100000000000000
000000000000000000100010101111111001101100000000000000
011000000000010000000111000000000000000000000000000000
000000000000001001000010110000000000000000000000000000
110000000000001111000000011111101011101111010000000000
010000000000000001100011000101101001011101000000000000
000000000000001111000000000011000000000000000100000000
000000100000000001100000000000000000000001000000000000
000001001010000000000010001001000000010110100000000000
000010000000000101000011110001000000111111110000000000
000000001000001000000000000000000001011111100010000000
000000000000000001000000001011001010101111010000000000
000000000000000000000110000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
110000000000000000000000010001101010010111110001000000
010000000000000000000011010000000000010111110000000000

.logic_tile 3 13
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101000111100101100000000000000100000000
110000000000000000000100000000000000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
110000000000000111000000000101000000010110100000000000
110000000000000000000000001001000000111111110010000000

.logic_tile 4 13
000000000001100001000000000000000000000000000000000000
000000000001011101100011110000000000000000000000000000
011000000000000001100000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000000000000110000011111010000110100000100000
010000000000000000000000000001011011000010100000000000
000011000001010001000111101011011011000001110000000000
000000000000100001000011110001011111000000100000000000
000000100000000000000000000000011101001111110000000000
000000000000000001000000000000011001001111110000100000
000000000000000101000110001000000000000000000100000000
000000000000000000000010000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000010000011100001111110000000000
110000000000000000000010100000011000001111110001000000

.logic_tile 5 13
000000000000000101000000000000011001001111110000000000
000000000000000000100010010000001100001111110000000001
011000000000001111100000010101011100111111010000100000
000000000000000111000011010001111011101011010000000000
010000000001010000000111100000000000000000000000000000
010000000000100000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000001011111100000000000
000000000000000000000000000001001001101111010000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010110000000000000000000000000000
000000000001000000000000000000000001000000100100000000
000000000000100000000000000000001110000000000000000000
110000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.ramb_tile 6 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000110010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000001110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000111001101101010010111110000000000
110000000000001111000100001101100000000001010000000000
000000000000001000000110011101000000010110100000000000
000000000001000001000011000101100000111111110000000000
000000000000000000000000000011100001011111100000000000
000000000000000101000000000000101111011111100000000000
000000000000001000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000110000000010100011000000000000000100000000
010000000000000000000000000000000000000001000000000000

.logic_tile 8 13
000000000000001000000000000101001110010111110000000000
000000000000000011000000000000010000010111110010000000
011001001011000000000000000011000000000000000100000000
000000000000100000000000000000000000000001000000000000
110000101101000000000000000111000000011111100000000000
010000000000000001000000000000001000011111100000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000000100000100001000010000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010101100000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000010000001000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110010100001000000000000000000000000000000000000000000

.logic_tile 9 13
000000000000000000000111101001101001000100000000000000
000000001000100000000100001101111010000110000000000000
011000000000001000000010100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
010001001110000000000010010101111100010111110010000000
110010100000000000000010000000010000010111110000000000
000000000000001101000011100000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000001100000100000000000000000001110000100000110000000
000010100001000001000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000000000000000000000001010001111110000000000
000010100000001101000000000000011100001111110001000000
010000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 10 13
000000000000000111100000000001001010000011010000100000
000000000010001101100000000111001000000011110000000000
011000000000001000000111100101101011110110100100100001
000000000001001111000100000000101110110110101011100111
010010100000101111000011100000000000000000000000000000
110001000011000101000000000000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000100000100000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000101111001101000010100000000
000000000000000000000000000101111000111000100011000100
110000001000010000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000

.logic_tile 11 13
000001000000000001000000000101011110010111110000000000
000000100000000000100010010000010000010111110000000001
011000000000001000000010100000011110000100000100000000
000000000000000111000100000000000000000000000000000000
010000000000101111100000000011011011000000000010100101
010000000001010011100000000101011011000000010011000000
000000100000000000000010000101101011000000000010100000
000001000001010000000010000011101011000000010000100100
000000000000000101000000001011011010010000000000000001
000000001010000000000000001101011010000000000011100110
000000000000010000000000000101011011001000000010100000
000000001100100000000000000011011011000000000011100110
000000000000001101000000000111011000010111110000000000
000000000000001001000000000000010000010111110010000000
010000000000010001100000011111011010010000000000000000
010000001100000000100010001101011000000000000011000111

.logic_tile 12 13
000100000000000000000110110011101111000010000000100000
000000000100000000000011100101111000000000000011100111
011000000000010111100000000001101011000000000010100001
000000000000101111000000001111001101000100000011000010
010010100100001101000011101111011100010000000010100001
010000000000001111100100000001111010000000000000000111
000000000000010000000000001000000000011111100000000000
000000000000000000000010001101001001101111010000000010
000010000000100000000000000000000000000000000000000000
000000001010000000000010000000000000000000000000000000
000000000000000000000010001111000000010110100000000000
000000000001010001000100000001100000111111110010000000
000000000000000000000110010000000000000000100100000000
000000000000000000000011010000001101000000000000000000
110000000000000111100000000101011100000110110000000000
110000000000000000000000000000101010000110110000000000

.logic_tile 13 13
000000000000100000000000001111000001011111100000100000
000000000001010000000011110101101001000110000000000000
011000000000001000000000010000000000000000000000000000
000010000010000111000010100000000000000000000000000000
010000000000000111000000000011000000000000000100000000
010000000000000000000000000000100000000001000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000010001000000000011111100000000000
000000000000000001000000001011001100101111010000100000
000010100000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000010101100000010110100000000000
000000000000000000000010000101100000111111110010000000
010000000111000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000001000001110001000000000000000000000000000000000000
000010000001111101100000000000000000000000000000000000
011000000001000000000110000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000001001111010000000000000000000000000000000000000000
000000001110000001000010100001011011101101010100000000
000000000000000000000100000001011001111111110001000100
000000000000100000000000000000000000000000000000000000
000000000000010101000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000011000000000000000100000001
110000000000000000000000000000000000000001000001000001

.logic_tile 15 13
000000001110000000000000010000000000000000000000000000
000010101110000000000010000000000000000000000000000000
011000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010000000000000001111110010111110000000000
010000001100100000000000000000100000010111110000000000
000000000000000111100000000000011110000100000100000000
000001000010000000100000000000000000000000000001000000
000000000000000000000000000000011101001111110000000000
000000000000000000000000000000001010001111110000000000
000000000000001111100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000001111000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000010111000000010110100000000000
000000000000000000000010001111100000111111110010000000
011000000000001001100000001001100001011111100000100000
000000000110000111000000000011001000001001000000000000
010000000000000000000000000111100000011111100000000000
010000000000000000000000000000001101011111100000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000011111100000000000
000000000000000000000011110101001111101111010000000000
000000000000001101100000000000011110000100000100000000
000000000000000001000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000001111000000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000

.logic_tile 17 13
000000000000101000000000000000000000000000000000000000
000000000001010101000011110000000000000000000000000000
011010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000011111100000000000
000000000000000001000000000011001000101111010000100000
000000000100000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000111000000000000000000000000000000
000000000010000000000100000000000000000000000000000000
011000000001011000000000000111011100010111110000000000
000000000000101011000000000000110000010111110001000000
110000000000001111100000001011101001101000110000000000
010000000000000111100000000101011000100100110000000000
000000000000000101000000001000001010010111110000000000
000000000000000000100000001011000000101011110000000010
000000010000000000000000010000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000001100010000000000000000000000100000000
000000010000000000000010000101000000000010000000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000111100000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000001000000001011111100000000000
000000000000000000000010011001001100101111010000000001
011000000000000000000000010000000000000000000000000000
000010000000000000000011010000000000000000000000000000
010000000000000111100110010000000000000000000000000000
010000000000000000100010100000000000000000000000000000
000000000000010000000000000000001100000100000100000000
000000000000100000000000000000000000000000000000000000
000000010000001001000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000000010000000000000000000011001010101000100000000000
000000010000000000000000000101011011111100010000000000
110000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000111110001011001010000000010000000
000000000000000000000111110000101001010000000011100011
011000000000001101100000010000011011101111000010000000
000000000000000111100011100011011010011111000000000000
010000000000000000000000001011101100000010100000000000
010000000000000000000010111111110000101011110000000010
000000000001011000000111110000000000000000000000000000
000000000000101011000011010000000000000000000000000000
000100010000000001000011100101000000011111100000000000
000100010000000000000010000000101101011111100000000000
000000010001010000000010000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000110001101111000101001010100000000
000000010000000000000000001101101100110110100000000000

.logic_tile 4 14
000000100000000000000000001011011000111000000000000000
000000000000000000000000001101111010100000000000000000
011000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111000010010000011010001111110000000000
110000000000000000000010000000011011001111110001000000
000000001000011000000111000011100000011111100000000000
000000001010101011000110000000101011011111100000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000001000000000010000000000000000000000000000
000001010000000111000011010000000000000000000000000000
000000110000000000000110000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
110000010000000000000000000000000001000000100100000000
010000010000000000000000000000001010000000000000000000

.logic_tile 5 14
000000100001001111000111000001111011000111010000000000
000000000000000111000000000000001011000111010000000000
011000000000001111000000000001101110111101010000000000
000000001110000111000011100001001100100000010000000000
010000000000001111100010000101001110111001000000000000
110000000000000001000011100000111000111001000000000000
000000000111011001000110111101000001100000010000000101
000000000000100001000011101101001111000000000001000000
000000010000000101000000000000000000000000100100000000
000001010000000001100011110000001100000000000000000000
000000110000010000000110000011111000000110000000000000
000001010000100000000010000001111010000010100000000000
000000010000000111000010000000011100001111110000000000
000000010000000000100010110000011111001111110001000000
010000010001000000000000000000001100010111110000000000
110000010000100000000010001001010000101011110001000000

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100010110000000000000000000000000000
000001000000000000000000000000000000000000
000010100001010000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000010000000000000000000000000000
000010110000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001000000000000000000000000000000
000000010010100000000000000000000000000000

.logic_tile 7 14
000000000000100000000000000000000000000000100100000000
000000000001010000000011110000001100000000000000000000
011000001100100000000000000000000000000000000000000000
000001000000010000000011110000000000000000000000000000
010000000000000000000000001101011100101001000000000000
010000000000000000000010101001101110110110010001000000
000000000000011001000110000000000000000000000000000000
000000000000101011000000000000000000000000000000000000
000000010000001000000000000101100001011111100000000000
000000010000000101000000000000001011011111100000100000
000000010000000111100110100000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010001010000000000000010000000011111001111110000000000
110000110001000000000000000000011101001111110001000000

.logic_tile 8 14
000000000001000000000000000011011100010000000010100000
000000000000000000000000000000001110010000000001100101
011011000000001111100000000000000000000000000000000000
000010001110001011000000000000000000000000000000000000
010000000001010000000110000000000000000000000000000000
110000000010100000000011110000000000000000000000000000
000010100110001000000000010111100001011111100000000000
000001100001010111000011100000001111011111100000000000
000000010000000001000000000101100000000000000100000000
000000010000000000000000000000100000000001000000000000
000000011010100001100010001000011001000100000000000000
000000010001011111000000000101001000001000000000000010
000000010000000111100000000101011100010111110010000000
000000010000000000000000000000110000010111110000000000
110000011000000111000010010000011111110000000010000101
010000010000000000000010000000011100110000000001100100

.logic_tile 9 14
000000000000000101000011101000000001011111100000000000
000000001000000000100010011011001100101111010000000001
011000000010001000000011110111000000000000000100000000
000000000000000101000110000000100000000001000000000000
010000100000000001100000000000000000000000000000000000
010000001000000111100000000000000000000000000000000000
000000000001010011100000000000000000000000000000000000
000000001100100000100000000000000000000000000000000000
000001010000100000000000000001100000011111100000000000
000010110011000000000010100000101101011111100000000000
000000011000101011100011100101011011000110100000000000
000010110000000001100010000001001101000100000000000000
000000010000000001100110101001000000000110000000000000
000000010000000000000000000001101110101111010000000000
110000010001000000000000001001101010010100000000000000
010010110110100000000000000011101010100100000000000000

.logic_tile 10 14
000000000000100001100000010101111111101111010000000000
000000000011010000000010001101101101000001010000000000
011000000000001111100000000000000000011111100000000000
000000000000000111100011111101001100101111010000000010
010000000000001000000111100001000000011111100000000000
010000000000000111000110110000001110011111100000000000
000000000000000011100000000101111001010000000010000000
000000000110000000000010110000011100010000000001100101
000000010000000101100110000000001100000100000100000000
000000010000000000000000000000010000000000000000000000
000000010000001001100000010000011000001000000000000000
000000010000000001000010000101001110000100000000100000
000000010001000011100000010001101111111000100000000000
000000010000000001000011010000011100111000100000000000
110001010110000111100000000000000000000000000000000000
110010010000001001100000000000000000000000000000000000

.logic_tile 11 14
000000000001100111000110000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
011001001010000000000000000111111101000000100000000100
000010000000000101000000000011111101000000000001000111
010000000000000000000000000001000000000000000100000000
010000000000000000000000000000000000000001000000000000
000000000000001000000111100001111010010111110000000000
000000001110001011000100000000010000010111110000000010
000000011110000101100000000101101000010111110000000000
000000010000000000000000000000010000010111110000100000
000001010001000000000010101111101111000000000010000010
000000010000010000000010101111101101010000000011100110
000000010000100101100000000111111101000000000010000001
000000010001000000000000000111111111000010000011000101
110000010000100111100010000011111111000000000000000001
110000010000000000000010100011111101000001000001100010

.logic_tile 12 14
000000000000000000000011111000001000010001110110100100
000000000000000000000010000011011100100010110011100000
011000000010100000000010101011001110111100000100000000
000010000000000000000110010111101001101110000000000000
010000000000000011100111100111101000001001010110100000
110000000000000000100100001001011101010110110001000010
000001000000000000000011100000011000000100000000000000
000010000000000000000010110011011101001000000000000000
000001010000001101100110111011001100000001010000000000
000000110000000001000010101001010000000000000000000000
000000010000001101000110001111011011000100000000100101
000000010000000101100000001001011011000000000001100010
000000010000000001100110000011100000011111100000000000
000000010000000000000000000000001010011111100000000010
000000010011001000000000001111001100001001010110100000
000000010000100001000000001011111001011110100000000110

.logic_tile 13 14
000001000000000000000111110001100000000000001000000000
000010100100000000000111100000100000000000000000001000
011000000000000101000010100000011011001100111000000000
000000000000000000100100000000011000110011000000000000
010000000000000000000000000111101000001100111000000000
010000001110000000000000000000100000110011000000000000
000000000000000011100010110000001000111100001000000000
000000000000000000100110100000001001111100000000000000
000000010110000001100000010011001001000100000000000000
000000010000000000000010001011001101000000000000000000
000000010000001001000000011000000001011111100000000000
000000010000000011000011001101001100101111010010000000
000000010000000000000000000000000001001111000000000000
000000010000000000000000000000001100001111000000000000
010010110001000000000011110000011110000100000100000000
110001010000100000000110000000010000000000000000000010

.logic_tile 14 14
000000000000000000000010101011101011100000000000000000
000000001100000000000011111111011110000000000000000000
011000000000000000000000000000001110001111110000000000
000000000000001111000000000000011111001111110010000000
010000000001000000000000000111000001011111100000000000
010000000000100000000010110000001010011111100010000000
000000000000000111100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000010000000000000000010000000000000000000100000001
000000010000000101000011011011000000000010000000000000
000000010100000011100000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000011010001000000010010000000000000000000000000000
000000010000000011000010000000000000000000000000000000
010000010100000011100111001011101100100001000000000000
010000010000000000100000001101101001010001000000000000

.logic_tile 15 14
000000000000000000000000000011011101000001000000000000
000000000000001101000000000001111111000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110101011110000000000
000000000000000000000000000111010000010111110000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000001010000000000000110000000000000000000000000000000
000010110000000000000100000000000000000000000000000000
000000010000001000000010100000000000000000000100000000
000000010001000001000100001111000000000010000000100010
000000010000000000000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000010000000000000000000111011011101111000000000000
000000010000000000000010000000111100101111000000100000
000000010000001000000111000000000000000000000000000000
000000010000001011000000000000000000000000000000000000
000000010000000000000000010011101111101001010100000000
000000010000000000000011101011111001110110100000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000100000000000000000000000101111110010111110000000000
000100000000000000000000000000010000010111110010000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001011100000000000001100010111110000000000
000000000000000111000000000111000000101011110000000000
000000010000001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000001111000000000010000000000000
000000010000000000000110010000000000000000000000000000
000000010000000001000011100000000000000000000000000000
010000010000000000000000000000000000000000000000000000
110000010000000000000011110000000000000000000000000000

.logic_tile 2 15
000000000001000101100111100000000000000000000000000000
000000000000000111100011110000000000000000000000000000
011000000000000000000000000001001010010111110000000000
000000000000001101000000000000010000010111110010000000
010000000000001000000110001001011011111001010000000000
010000000000001001000000000001111011010001010000000000
000000000000000111100010110011000000010110100000000000
000000000000000000100111100001100000111111110000000010
000100010001100000000000010000000000000000000000000000
000100010001000000000010100000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000010000000000000000000000001010000100000100000000
000000010000000000000000000000000000000000000000000000
110000010000000111100000001101111101000111000000000000
110000010000000000000000000011011011000001000000100000

.logic_tile 3 15
000100000000000111000111100001000001011111100000000000
000100000000000101000110010000101111011111100000000001
011000000000010000000111110011011111101111010000100000
000010000000100000000110101101101011000010100000000000
010000000000000000000011110001011000101000000010100000
010000000000000000000110100000010000101000000011000100
000000000000001111100000000000000000000000000000000000
000000000000000001100010110000000000000000000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000010000001000000000010000000000000
000000010000000000000000000111011001111000100000000000
000000110000000000000000000000111010111000100000000000
000000010000000000000010010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
010000010011010001100110000000001010001111110000000000
110000010000000000000000000000011111001111110010000000

.logic_tile 4 15
000000000000001101000011100001001010010111110000000000
000000000000000001100100000000110000010111110010000000
011000000000001111000011101000011000000111010000000000
000000000000000001100000001001001000001011100000000000
010000000001000000000010011111111111110010110000000000
110000000110000000000011110111011111100010010000000000
000000000000000011100111100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000110000000000000000000000011000000100000100000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010111110000000000000000000000000000000000000000000
000000010000000000000000000000000001011111100000000000
000000010000000000000000000001001011101111010001000000
010000010000011011100110110000000000000000000000000000
110000010000001101100011010000000000000000000000000000

.logic_tile 5 15
000000000000001000000011100111001110010111110000000000
000000000000000011000010010000100000010111110000000001
011000000000001111100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
010010100000000000000010100000000001011111100000000000
010001000000000000000100000001001000101111010001000000
000001000000010000000000001000000000000000000100000000
000010001110100000000000000111000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010010000001000000000000000000000000000000000000
000000010000101000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010001010000000000010000000000000000000000000000
000000010010000001000010000000000000000000000000000000
110000010000001000000000000011001011001001100000000000
010000011110001101000000001001011000101001110000000000

.ramb_tile 6 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000
000011010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010100000000000000000000000000000000
000001010001010000000000000000000000000000

.logic_tile 7 15
000000000000101000000000000000000000000000000000000000
000000000001010111000011110000000000000000000000000000
011010100000001000000110010111111001011100100000000000
000001001111010111000011100101111010101100100000000000
010000000000000111000000000001101110010110100000000000
010000000000000101000010110001110000101010100000000100
000001000000000001000110000000000000000000000000000000
000010001000000001000110000000000000000000000000000000
000000010000000000000000000000011110001111110000000000
000000010000000001000000000000011010001111110000100000
000001011010000000000110100111001101101011100010000000
000010010000000000000000001101001101101001000000000000
000000010000000001100000000000011011001111110000000000
000000010000000000000010000000011011001111110010000000
010000010001010000000010110000011010000100000100000000
010000010000100000000010000000000000000000000000000000

.logic_tile 8 15
000000000001000000000111100000000000000000000000000000
000000000010000101000100000000000000000000000000000000
011000001010001000000010100000000000000000000000000000
000000000000001111000011110000000000000000000000000000
010000000000000000000110000001100001011111100010000000
110000000000000000000000000000101001011111100000000000
000001000000100000000000000000000000011111100000000000
000000000000000000000000001111001001101111010000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000010000000000000000000000000000
000001010011000000000010000000000000000000000000000000
010000010000000000000000000001000000000000000100000000
010000110000000000000000000000000000000001000000000000

.logic_tile 9 15
000000000001000000000011110011101010111100010100000000
000000000000000000000011110011111001111100000001000000
011001000000001000000111100000011010001011100000000000
000000000000000111000000001001011101000111010000000000
110000000000100000000000001111000000010110100000000001
110000000001000000000010000001100000111111110000000000
000000001000100000000010101011100001110110110000000000
000000000000010000000100001001001101010110100000000000
000000010000001000000110100000000000000000000000000000
000000010000001001000000000000000000000000000000000000
000000010000000000000110000000000000000000000000000000
000000010000000001000100000000000000000000000000000000
000000010000000000000110010000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 15
000000000000101000000000000001100000010110100000000000
000000000001010111000011111011100000111111110010000000
011000000000010101000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000001001000000010100001101010101000000010000001
010000000000001111000011100000010000101000000011000101
000000000000001011100000000101000000000000000100000000
000010000000001011000000000000100000000001000000000000
000000010000000000000010010101101110010111110000000000
000000010000010000000010000000000000010111110000100000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000001000000010100011001010011101010000000000
000000010000000001000000000001101111001001010000000000
010000010001010000000000000000000000000000000000000000
110000011111000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001100010000101000000011111100000000000
010000000000100000100011100000101111011111100000000000
000001000000101000000000011000001010010111110000000000
000000001010010011000010001101010000101011110000000010
000000010000000000000000000011111110000000010010100101
000000010000000000000010001011111010000000000011100000
000000110011010000000110101101001101000000000010100000
000010010000100000000000001111011101010000000010100010
000000010000100000000110000111111100100000000010100010
000000010001000000000000001011111010000000000001100110
110000010000000111100000010000000001000000100100000000
110000011100010000000010100000001010000000000000000000

.logic_tile 12 15
000000000000000111100110010000000000000000000000000000
000001000000000000100111110000000000000000000000000000
011000000010101000000110101000000001011111100000000000
000010000000000011000010111111001010101111010010000000
010000000000000001100010111011001110000010100000000000
010000000000000000100010011111010000010111110000000000
000000000000001000000110011111111000000010100000000000
000000000010000101000011111001110000101011110000000000
000010010000000111100110010001001010000100000000000000
000000010000000000000010000101111111000000000000000000
000000010011011000000000010001101101000000100000000000
000010010001110001000010001011011011100000110000000010
000000010000000000000010111001000001010000100100000000
000000011000000000000010010011001101110110110000000100
000000010000000000000010000101101010101101010100000000
000000010000000000000010001101111000001001010000000110

.logic_tile 13 15
000000000000000001100010100000001000000001000000000000
000000000000000000000100000101011011000010000000000000
011000000000001000000000000000011111001111110010000000
000000000000000111000010110000001100001111110000000000
110000000000000101000010100101111111001011100000000000
110000001100000000000000000000001100001011100000100000
000000000000001000000000000000000001011111100000000000
000000000000001011000000000001001111101111010000000000
000010110001010000000000000000000001000000100100000000
000001010000100000000000000000001111000000000000000000
000000010000000001000000000001100000010110100000000000
000000010000000001000000000000100000010110100000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000001001100010000000000000010110100000000000
010001010000000001100010001001000000101001010000000000

.logic_tile 14 15
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000000000000111000101001010101001110100000000
000000000000000000000111111111011010001001010001000100
010000000000001001100010000011100001001001000000000000
010000000000000101000000000000101001001001000001000001
000000000000000000000010011011000000101001010000000000
000000000100000000000011011101000000111111110000000000
000000010000001000000000001101001110001001010110000000
000000010000000101000000000011011011011110100011100000
000000010000001000000110000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010001000000000000010000011001001111110000000000
000000010000000000000010010000011111001111110000000010
000001010000100000000111100101101101000100000000000000
000000110000010000000100000000101011000100000000000000

.logic_tile 15 15
000001000000000111100000010111101010111110100100000000
000000000000000000000010001001100000010110100000000000
011000000000100101000111000111000001100000010000000000
000000000000000000100010110000101110100000010000000000
000000100110000001100000000011011000000001000000000000
000001001110001111000000000101111100000000000000000000
000000001100000001100010100111111011000010110000000000
000000000000001101000100000111101001000011110000000100
000000010000011000000111001001111011000010000000000000
000000010000100001000000001001001011000000000000000000
000000010110001000000000001101001100000000100000000000
000000010000000011000000001001001101000000000000100000
000000010000101000000010100011011001111111100000000000
000010010001000001000000000011111111111101010000000000
110000010000001000000110110000001001001011000000000110
010000010000000001000010000001011001000111000000000000

.logic_tile 16 15
000000000000000101000000000001100000000000001000000000
000000000000000000100000000000100000000000000000001000
000000000110001000000010110101001100000011111000000000
000000000000000001000111110000010000000011110000000000
000000000000000001100110010101001101000011111000000000
000000000000000000000010000000111001000011110000000000
000000000000001001100000000101011100000011111000000000
000000000000000101000000000000100000000011110000000000
000000010000000000000010100000011101000011111000000000
000000010000000000000110110000001000000011110000000000
000000010000000101000010100101111100000011111000000000
000000010000001101100110110000010000000011110000000000
000000010110000000000000000111111100000011111000000000
000000010000000000000000000000110000000011110000000000
000000010000000000000000010000001001011100000010000000
000000010000000000000010000001001010101100000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001000111100101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000001000000000011111100000000000
000000000000000000000000000101001111101111010000100000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000110101000001010010111110000000000
000000000000000000000010111001010000101011110000100000
011000000000001001100000010101000000011111100000000000
000000000000001111000011110000101111011111100001000000
110000000000000111100111010000001010010111110010000000
010000000000000000100110010101010000101011110000000000
000000000000000001000111000000011010010111110000000000
000000000000000000000100001101000000101011110010000000
000000000000000000000000010111100001010110100000000000
000000000000000000000011101001101011011001100000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010001000000000011100000010000011011010111000000000000
010010000000000000000011011001011000101011000000000000

.logic_tile 3 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001111000110000011000000000000000100000000
110000000000101111100010100000000000000001000000000000
000000000000000111000000000000011100001111110000000000
000000000000000000000000000000001010001111110000000000
000000000000000001000000000000001010001111110000000000
000000000000000000000010000000011010001111110000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000011000001110101100010000000000
000000000000000000000010000101011101011100100000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000010000000000011111100000000000
000000000000000111000010000001001101101111010000000100
011000000000000000000000000000000000000000000100000000
000000000000010000000011110101000000000010000000000000
010000000000001001000000001101100000010110100000000000
010000000000000111100000000101100000111111110000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000001101010010111110000000000
000000000000000000000000000000100000010111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000001100111100001000001011111100000000000
000000000000000000000110010000001010011111100000000001
011000000000001111100000000011000000011111100010000000
000000000000000111100000000000101001011111100000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000110000001000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
010001000001000000000000000000000000000000000000000000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000110010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000110000000000000000000000000000000000000000000
000000001111000000000011100000000000000000000000000000
110000000000100000000000000000000000000000000100000000
010000000001010000000000000011000000000010000000000000
000000000000100111000000001000001000010111110000000000
000000000000010000100010001101010000101011110010000000
000000000000000000000000000000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000000000000000000000000000001100000011111100010000000
000000000000000000000000000000101001011111100000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000001100000010110100000000000
000000000000000000000010011011000000111111110000000001
011000000110001111000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000001000000000001101100000010110100010000000
010000000000001011000000001101100000111111110000000000
000000000000000000000010000000000000000000000000000000
000000000110000000000011110000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000000000000000000000000100100000000
010001000000000000000000000000001010000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000001010000000000000000000001010001111110000000000
000000000000000000000000000000001011001111110010000000
010000000000000001000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000100111100000000000011100000100000100000000
110000000000010000100000000000010000000000000000000000

.logic_tile 10 16
000000000000000011100000011000001010010111110000000000
000000000000000000000011110111010000101011110000000100
011000000000000000000000000101100000011111100010000000
000000000000000000000000000000101000011111100000000000
010000000000000000000010000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000001000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000010001000000000000000000100000000
000000000000000000000000001011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000000001000000000101000000010110100000000000
110000000000000000000000001101100000111111110001000000

.logic_tile 11 16
000000001110001000000000000101100000011111100010000000
000000000000000111000000000000001101011111100000000000
011000000000101000000111000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000001010000000010010000000001000000100100000000
110000000000100000000010000000001011000000000000000000
000000000000000000000111000001000001101001010000000000
000000000110000101000111101101001011100110010000000000
000000000000000000000000010000000000000000000000000000
000000000000010000000010010000000000000000000000000000
000010000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000111011000010111110000000000
000000000000000001000000000000010000010111110001000000
010000000100000000000000000000000000000000000000000000
010000001010000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000011000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010010100000000101000110000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000000000001101010010111110000000000
000000000000000000000000000000000000010111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001100000000000010000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
110000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
011000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
110000000000000000000000010101001000001100110100100000
010000000000000000000010000000100000110011000010000010
000000000000000101100010100101100000000000000100100000
000000000000010000100000000000100000000001000000000010
000000000000000000000110010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000111101100001100110100000000
000000000000000000000000000000110000110011000000000010
010000000000000000000000010000000000000000000000000000
110000000000000000000010000000000000000000000000000000

.logic_tile 14 16
000000001010000111100010101000000001011111100000000000
000000000010000000100010011001001010101111010000000001
011000000000000000000111000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
010000001110000000000110100101001000101011110000000000
010000000000000000000010101011110000101001010000000000
000000000000000111000010110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000010000000000000000000000000000000
000000000000000000000000000000001100111111000000000000
000000000000000000000000000000011001111111000000000000
000000000000000000000000000001100000000000000100000100
000000000000000000000000000000100000000001000000000000
110000000000000111100000001101101010110110100001000000
110010100000000000000000001101111000010110100000000000

.logic_tile 15 16
000000000000000000000010100101100000000000001000000000
000000000000000000000000000000100000000000000000001000
011001000000000000000000000000011000000100101100000000
000000000000000000000010111001011100001000010000000000
110000000000000000000010100111001000010100001100000000
110000000000000000000000001101100000000001010000000000
000000000000000101100000000000001000000100101100000000
000000000000000000000010111001001101001000010000000000
000000000000000001100110000111101000010100001100000000
000000000000000000000000001101000000000001010000000000
000000000000000000000110000111101000010100001100000000
000000000000000000000000001001000000000001010000000000
000001000000000000000111010111101000010100001100000000
000010100000000000000110001101100000000001010000000000
010000000000001001100000011000001000000101000100000000
110000000000000001000010001011001001001010000000000000

.logic_tile 16 16
000000000000000000000110110111111101111100010100000000
000000000000000000000011101001101100111100000001000000
011000000000000000000000000011101010000001000000000000
000000000000000000000000001001101011000000000000000000
110000000000000101100000010111111010101011110000000000
010000000000000000000010101001100000000011110000000000
000000000000001000000000000011101010000000000000000000
000000000000001111000000001101101001000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001111000010110000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000011110000000000000011110000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000101101010010111110000000000
000000000000000000000010010000100000010111110000000001
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000001000000000000000000100000001
010000000000001001000000001101000000000010000000000000
000000000000000001000111010000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
011000000000001000000000001000011100010111110000000000
000000000000000111000000000101000000101011110010000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000000001000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000001011111100000000000
000000000000100001000000000111001011101111010010000000
000000000000000000000000000000011111001111110000000000
000000000000000011000000000000011100001111110010000000
010000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000

.logic_tile 3 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100010000011001110101111000000000000
010000001000000000100000000000101011101111000000000000
000000000000001000000000001101001110101001010100100000
000000000000000111000000000101011101111001010000000000
000000000000000000000010010000000000000000000000000000
000000000000100000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 17
000000000000000000000111010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000111000000000001000000011111100000000000
010000000000000000000000000000101000011111100000000000
000001000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 5 17
000000000000000000000000001000000000000000000100000000
000000000000000000000010011111000000000010000001000000
011000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000001000000000011111100000000000
000000000000100000000000001101001001101111010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000010001000000001011111100000000000
010000000000000001000000000101001110101111010010000000

.ramb_tile 6 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 17
000000000000000000000111000000001000001111110000000000
000000000000000000000110010000011010001111110000000001
011000000000001011100000001000011100010111110010000000
000000000000000111100000000111010000101011110000000000
010000000000000001100000010000011000000100000100000000
010000000000000000000011000000000000000000000000100000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000001101100000000111100000010110100000000000
010000000000000011000000000111001011100110010000000010

.logic_tile 8 17
000000000000001000000000001000000000011111100000000000
000000000000001011000010011111001000101111010000000001
011000000010000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000111010000000000000000000000000000
010000100000000000000111110000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000000000000000000001000000100100000000
000010000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000000001010001111110000000000
110000001010000000000000000000011011001111110001000000

.logic_tile 9 17
000000000000000111000000001011011010010110100000100000
000000000000000000000010111101110000010101010000000000
011000000000000111100011100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000001010000000010000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000001000000111100011011100111110100000000000
000000000000000001000111100001000000010110100000000000
000000000000000000000010101001111000101001010100000000
000000000000000001000100000011101011111001010000000000
000000000000000000000000001000001001000110110000000000
000000000001000001000000000101011011001001110000100000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 17
000000000000000000000000010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
011000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000101000000111000101000000011111100000000000
010000000001001011000110000000001000011111100000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000101000000000000000100000000
000000000000000000000100000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000011011110101100010000000000
000000000000000000000000000000101011101100010001000000
010000000000001000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000

.logic_tile 11 17
000000000000000000000111001101001010111000110100000000
000000000000000000000000000001011010110000110001000000
011000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000001111100010010000000000000000000000000000
110000000000001111100011010000000000000000000000000000
000000000101000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000001101001000101011110000000000
000001000000000000000000000001110000000011110001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 17
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
011000000000000011100000000101101001111000110100000000
000000000000000000000000000011011110110000110010000000
110010100000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000010111100000001000001000110110100000000000
000000000000000000100000000001011100111001010000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 13 17
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000011100010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001001110110100000000000
000000000000000000000000000011011001111001010001000000
000000000000000000000000000101011001111000110100000000
000000000000000000000000001001011010110000110000000010

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101111110000010100100000000
000000000000000000000000000000110000000010100000000000
110000000000000001100000010000000000000000000000000000
110000000000000000100010000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101000000000000011100001111110000000000
010000000000000000000000000000011010001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111000000000000000001000000100100000000
110000000000000000000000000000001000000000000000100000

.logic_tile 3 18
000000000000001000000000000101011000101011110000000000
000000000000001011000010010001010000000011110000000001
011000000000000111100111000001111011101001010100000000
000000000000000000100111100101101000111001010000000010
010000000000001000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 18
000000000000000000000000000101001101111100010100100000
000000000000000000000000000111011010111100000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000010000000000000000000000000000000
110000000000001111000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000111101111110110100000000000
000000000000000001000000000000101010110110100001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 5 18
000000000000001000000000000000000000000000000000000000
000000000000001011000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010100000000000000000000101101010111110100000000000
010001000000000000000011111111110000101001010000000000
000000000000001000000000010000000000000000000000000000
000000000000001111000011000000000000000000000000000000
000000000000000000000010010101101100111000110100000000
000000000000000000000010001001111110110000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001001000001000110000000000000
000000000000000001000000000101001110101111010000100000

.ramt_tile 6 18
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000001001000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000100000000111100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000101101011101111000000000000
000010100000000000000000000000101000101111000001000000
000000000000000000000000000101011011111100010100000000
000000000000000000000000000101011011111100000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 18
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000000001000000000011011011101001010100000000
000000000000000000000000000101101101111001010000000000
000000000000000000000000001101000001110110110000000000
000000000000000000000010000111001111101001010000100000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 18
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
011000000000100000000000010000000000000000000000000000
000000000000010000000011110000000000000000000000000000
010000000000100001000000001101111100111100010100000000
010000000001010000000000000101111010111100000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000001111100000110110110000000000
000000000000000000000000001001101010010110100000100000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 10 18
000000000000001000000000000000000000000000000000000000
000000000000001111000011110000000000000000000000000000
011000000000001000000000000000011001100011110000000000
000000000000000001000011100101011011010011110010000000
010000001100000111100000000000000000000000000000000000
010000000000000001100011100000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000000001101001010101001010100000000
000000000000000000000000001101101010110110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000001011000110100010000000000
000000000000000000000000000000001110110100010000100000

.logic_tile 11 18
000000000000001000000000001101011000111100010100000000
000000000000000011000000000001001000111100000000000000
011000000000001111000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
010000000000001111000010000000000000000000000000000000
110000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000001110101111000000000000
000000000000000000000010110001011010011111000001000000
000100000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 18
000000000000000000000111001001001100111100010100000000
000000000000000000000100000011101101111100000000000010
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000000000000010000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000001001001110101011110000000000
000000000000000111000000000011100000000011110001000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001111100111000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
110000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000111011101011010111110100000000000
000000000000000000000011110001110000101001010000000000
000000000000000000000000001001111010111100010100000000
000000000000000000000000000001111011111100000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 19
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010010000000000000000000000000000
110000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000010110000000000000000000000000000
000000000000000000000000001101000000110110110000000000
000000000000000000000000000011101001101001010001000000
000000000000000000000000000011101001101001010100000000
000000000000000000000000001101111010111001010000100000

.ramb_tile 6 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 19
000000000000000011100000010001011111111000110100000000
000000000000000000000011100111001011110000110000100000
011001000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011001100011110000000000
000000000000000000000000000001001110010011110010000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 8 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 19
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
011000000000100000000111000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
110000000000000000000011010000000000000000000000000000
000000000000000000000000001001101100111110100000000000
000000000000000000000010001101010000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000001001101101001010100000000
000000000000000000000000001101111001111001010000000010
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 19
000000000000000111000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000011100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000101111100110110100000000000
000000000000001101000000000000101000110110100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000011111111111000110100000000
000000000000000000000000000001001010110000110000100000

.logic_tile 12 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 15 19
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000001001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 9 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 25
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000100100000
000000000000000000000000000000001001001111000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000010
000100000000000000
000001111000000000
000000000000000001
000000000000010010
000011010000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 9 31
000000000000000010
000100000000000000
000010000000000000
000001010000000001
000000000000000010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001000000000000000
000000000000000000
000000000000000000
000100000000000001
000000000000000000
010011010000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000100
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 5 BTN_N_SB_LUT4_I3_O_$glb_sr
.sym 9 CLK$SB_IO_IN_$glb_clk
.sym 11 rst_delayed_$glb_sr
.sym 101 top.frame_buffer[15]_SB_DFFESR_Q_5_E
.sym 106 top.frame_buffer[15][5]
.sym 116 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 117 top.frame_buffer[14][5]
.sym 123 top.frame_buffer[14]_SB_DFFESR_Q_5_E
.sym 141 CLK$SB_IO_IN
.sym 210 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 229 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 291 top.frame_buffer[9]_SB_DFFESR_Q_6_E
.sym 452 top.frame_buffer[9][5]
.sym 457 top.frame_buffer[9]_SB_DFFESR_Q_8_E
.sym 512 top.frame_buffer[14]_SB_DFFESR_Q_5_E
.sym 517 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 518 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 537 top.frame_buffer[14]_SB_DFFESR_Q_5_E
.sym 541 top.frame_buffer[14]_SB_DFFESR_Q_5_R[0]
.sym 559 top.frame_buffer[14]_SB_DFFESR_Q_5_E
.sym 561 top.frame_buffer[11]_SB_DFFESR_Q_4_E
.sym 563 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 570 top.frame_buffer[9]_SB_DFFESR_Q_6_R[0]
.sym 573 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 682 top.frame_buffer[9]_SB_DFFESR_Q_6_E
.sym 684 top.frame_buffer[9][7]
.sym 704 top.frame_buffer[8]_SB_DFFESR_Q_11_R[0]
.sym 705 top.frame_buffer[9]_SB_DFFESR_Q_8_R[0]
.sym 715 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 720 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 757 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 768 top.frame_buffer[9]_SB_DFFESR_Q_8_E
.sym 907 top.frame_buffer[12]_SB_DFFESR_Q_7_E
.sym 910 top.frame_buffer[12][7]
.sym 912 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 968 top.frame_buffer[12]_SB_DFFESR_Q_5_R[0]
.sym 978 top.frame_buffer[4]_SB_DFFESR_Q_11_E
.sym 982 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 1013 top.frame_buffer[12]_SB_DFFESR_Q_5_E
.sym 1025 top.frame_buffer[1]_SB_DFFESR_Q_E
.sym 1130 top.frame_buffer[13][7]
.sym 1135 top.frame_buffer[13]_SB_DFFESR_Q_7_E
.sym 1152 top.frame_buffer[12]_SB_DFFESR_Q_7_R[0]
.sym 1160 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 1178 top.frame_buffer[2]_SB_DFFESR_Q_1_R[0]
.sym 1182 top.frame_buffer[14]_SB_DFFESR_Q_7_R[0]
.sym 1200 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 1230 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 1338 top.frame_buffer[1][7]
.sym 1339 top.frame_buffer[1]_SB_DFFESR_Q_R[0]
.sym 1340 top.frame_buffer[1]_SB_DFFESR_Q_E
.sym 1356 top.frame_buffer[13]_SB_DFFESR_Q_7_R[0]
.sym 1441 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 1544 top.frame_buffer[7]_SB_DFFESR_Q_E
.sym 1550 top.frame_buffer[7]_SB_DFFESR_Q_R[0]
.sym 1551 top.frame_buffer[7][7]
.sym 1595 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 1607 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 1609 top.frame_buffer[1]_SB_DFFESR_Q_R[0]
.sym 1621 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 1642 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 1753 top.frame_buffer[3]_SB_DFFESR_Q_10_E
.sym 1754 top.frame_buffer[3]_SB_DFFESR_Q_10_R[0]
.sym 1755 top.frame_buffer[3][14]
.sym 1802 top.frame_buffer[7]_SB_DFFESR_Q_R[0]
.sym 1815 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 1842 top.frame_buffer[11]_SB_DFFESR_Q_6_E
.sym 1860 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 1965 top.frame_buffer[2][14]
.sym 1966 top.frame_buffer[2]_SB_DFFESR_Q_2_E
.sym 2032 top.frame_buffer[10]_SB_DFFESR_Q_2_R[0]
.sym 2039 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 2040 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 2042 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 2054 top.frame_buffer[3]_SB_DFFESR_Q_10_R[0]
.sym 2073 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 2190 top.frame_buffer[7]_SB_DFFESR_Q_9_E
.sym 2195 top.frame_buffer[7][14]
.sym 2196 top.frame_buffer[7]_SB_DFFESR_Q_9_R[0]
.sym 2251 top.frame_buffer[4]_SB_DFFESR_Q_1_E
.sym 2272 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 2283 top.frame_buffer[2]_SB_DFFESR_Q_2_E
.sym 2397 top.frame_buffer[9]_SB_DFFESR_Q_2_E
.sym 2399 top.frame_buffer[9][14]
.sym 2445 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 2455 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 2457 top.frame_buffer[10]_SB_DFFESR_Q_6_E
.sym 2468 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 2471 top.frame_buffer[7]_SB_DFFESR_Q_9_R[0]
.sym 2492 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 2502 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 2606 top.frame_buffer[6][15]
.sym 2611 top.frame_buffer[6]_SB_DFFESR_Q_1_E
.sym 2659 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 2678 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 2697 top.frame_buffer[9]_SB_DFFESR_Q_2_E
.sym 2700 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 2704 top.frame_buffer[1]_SB_DFFESR_Q_7_R[0]
.sym 2814 top.frame_buffer[3]_SB_DFFESR_Q_11_E
.sym 2815 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 2816 top.frame_buffer[3]_SB_DFFESR_Q_11_R[0]
.sym 2818 top.frame_buffer[3][15]
.sym 2835 top.frame_buffer[6]_SB_DFFESR_Q_1_R[0]
.sym 2873 top.frame_buffer[7]_SB_DFFESR_Q_6_E
.sym 2881 top.frame_buffer[12]_SB_DFFESR_Q_14_E
.sym 2884 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 2886 top.frame_buffer[6]_SB_DFFESR_Q_1_E
.sym 2890 top.frame_buffer[6]_SB_DFFESR_Q_1_E
.sym 2918 top.frame_buffer[11]_SB_DFFESR_Q_11_E
.sym 3025 top.frame_buffer[1]_SB_DFFESR_Q_7_R[0]
.sym 3028 top.frame_buffer[1]_SB_DFFESR_Q_7_E
.sym 3030 top.frame_buffer[1][15]
.sym 3104 top.frame_buffer[3]_SB_DFFESR_Q_11_E
.sym 3105 top.frame_buffer[3]_SB_DFFESR_Q_11_R[0]
.sym 3122 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 3253 top.frame_buffer[11][15]
.sym 3254 top.frame_buffer[11]_SB_DFFESR_Q_11_E
.sym 3299 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 3303 top.frame_buffer[13]_SB_DFFESR_Q_12_R[0]
.sym 3309 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 3314 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 3342 top.frame_buffer[5][15]
.sym 3349 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 3456 top.frame_buffer[4]_SB_DFFESR_Q_9_E
.sym 3458 top.frame_buffer[4][15]
.sym 3506 top.frame_buffer[10]_SB_DFFESR_Q_7_E
.sym 3516 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 3531 top.frame_buffer[11]_SB_DFFESR_Q_11_R[0]
.sym 3735 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 6678 top.latch
.sym 6679 top.frame_buffer[15]_SB_DFFESR_Q_5_R[0]
.sym 6717 top.frame_buffer[15]_SB_DFFESR_Q_5_E
.sym 6735 top.frame_buffer[15]_SB_DFFESR_Q_5_R[0]
.sym 6736 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 6737 top.frame_buffer[15]_SB_DFFESR_Q_5_R[0]
.sym 6741 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 6748 top.frame_buffer[15]_SB_DFFESR_Q_5_R[0]
.sym 6749 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 6778 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 6794 top.frame_buffer[15]_SB_DFFESR_Q_5_E
.sym 6795 CLK$SB_IO_IN_$glb_clk
.sym 6796 top.frame_buffer[15]_SB_DFFESR_Q_5_R[0]
.sym 6827 top.frame_buffer[13][5]
.sym 6828 top.frame_buffer[14]_SB_DFFESR_Q_5_R[0]
.sym 6830 top.frame_buffer[13]_SB_DFFESR_Q_5_E
.sym 6831 top.frame_buffer[13]_SB_DFFESR_Q_5_R[0]
.sym 6839 top.frame_buffer[7]_SB_DFFESR_Q_8_E
.sym 6842 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 6853 top.frame_buffer[15]_SB_DFFESR_Q_5_R[0]
.sym 6869 top.frame_buffer[9]_SB_DFFESR_Q_8_E
.sym 6876 top.frame_buffer[15]_SB_DFFESR_Q_5_E
.sym 6904 top.frame_buffer[14]_SB_DFFESR_Q_5_E
.sym 6907 top.frame_buffer[15][5]
.sym 6911 top.frame_buffer[14][5]
.sym 6916 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 6922 top.frame_buffer[14]_SB_DFFESR_Q_5_R[0]
.sym 6925 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 6927 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 6929 top.frame_buffer[14]_SB_DFFESR_Q_5_R[0]
.sym 6931 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 6935 top.frame_buffer[14][5]
.sym 6936 top.frame_buffer[15][5]
.sym 6937 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 6938 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 6944 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 6979 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 6980 top.frame_buffer[14]_SB_DFFESR_Q_5_R[0]
.sym 6981 top.frame_buffer[14]_SB_DFFESR_Q_5_E
.sym 6982 CLK$SB_IO_IN_$glb_clk
.sym 6983 top.frame_buffer[14]_SB_DFFESR_Q_5_R[0]
.sym 7008 top.frame_buffer[8]_SB_DFFESR_Q_11_E
.sym 7009 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 7010 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 7011 top.frame_buffer[9]_SB_DFFESR_Q_8_R[0]
.sym 7012 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 7013 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 7015 top.frame_buffer[8][5]
.sym 7021 top.frame_buffer[13]_SB_DFFESR_Q_5_R[0]
.sym 7035 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 7037 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 7038 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 7040 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 7042 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 7051 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 7060 top.frame_buffer[9]_SB_DFFESR_Q_8_E
.sym 7062 top.frame_buffer[9]_SB_DFFESR_Q_8_R[0]
.sym 7067 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 7076 top.frame_buffer[9]_SB_DFFESR_Q_8_R[0]
.sym 7089 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 7118 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 7120 top.frame_buffer[9]_SB_DFFESR_Q_8_R[0]
.sym 7128 top.frame_buffer[9]_SB_DFFESR_Q_8_E
.sym 7129 CLK$SB_IO_IN_$glb_clk
.sym 7130 top.frame_buffer[9]_SB_DFFESR_Q_8_R[0]
.sym 7156 top.frame_buffer[4][5]
.sym 7157 top.frame_buffer[4]_SB_DFFESR_Q_11_R[0]
.sym 7160 top.frame_buffer[4]_SB_DFFESR_Q_11_E
.sym 7166 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 7170 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]
.sym 7198 top.frame_buffer[9]_SB_DFFESR_Q_6_E
.sym 7200 top.frame_buffer[9]_SB_DFFESR_Q_6_R[0]
.sym 7212 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 7219 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 7222 top.frame_buffer[9]_SB_DFFESR_Q_6_R[0]
.sym 7254 top.frame_buffer[9]_SB_DFFESR_Q_6_R[0]
.sym 7256 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 7265 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 7275 top.frame_buffer[9]_SB_DFFESR_Q_6_E
.sym 7276 CLK$SB_IO_IN_$glb_clk
.sym 7277 top.frame_buffer[9]_SB_DFFESR_Q_6_R[0]
.sym 7302 top.frame_buffer[14]_SB_DFFESR_Q_7_R[0]
.sym 7304 top.frame_buffer[9]_SB_DFFESR_Q_6_R[0]
.sym 7305 top.frame_buffer[14]_SB_DFFESR_Q_7_E
.sym 7306 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 7307 top.frame_buffer[14][7]
.sym 7308 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 7309 top.frame_buffer[12]_SB_DFFESR_Q_7_R[0]
.sym 7318 top.frame_buffer[9]_SB_DFFESR_Q_6_E
.sym 7332 top.frame_buffer[1]_SB_DFFESR_Q_R[0]
.sym 7335 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 7351 top.frame_buffer[13][7]
.sym 7352 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 7356 top.frame_buffer[12]_SB_DFFESR_Q_7_R[0]
.sym 7359 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 7361 top.frame_buffer[12]_SB_DFFESR_Q_7_E
.sym 7366 top.frame_buffer[12]_SB_DFFESR_Q_7_R[0]
.sym 7367 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 7372 top.frame_buffer[12][7]
.sym 7389 top.frame_buffer[12]_SB_DFFESR_Q_7_R[0]
.sym 7391 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 7407 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 7418 top.frame_buffer[13][7]
.sym 7419 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 7421 top.frame_buffer[12][7]
.sym 7422 top.frame_buffer[12]_SB_DFFESR_Q_7_E
.sym 7423 CLK$SB_IO_IN_$glb_clk
.sym 7424 top.frame_buffer[12]_SB_DFFESR_Q_7_R[0]
.sym 7449 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 7450 top.frame_buffer[8]_SB_DFFESR_Q_10_E
.sym 7452 top.frame_buffer[8][7]
.sym 7455 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 7456 top.frame_buffer[13]_SB_DFFESR_Q_7_R[0]
.sym 7461 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 7470 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 7472 top.frame_buffer[9]_SB_DFFESR_Q_6_R[0]
.sym 7476 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 7492 top.frame_buffer[13]_SB_DFFESR_Q_7_E
.sym 7503 top.frame_buffer[13]_SB_DFFESR_Q_7_R[0]
.sym 7511 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 7513 top.frame_buffer[13]_SB_DFFESR_Q_7_R[0]
.sym 7519 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 7524 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 7553 top.frame_buffer[13]_SB_DFFESR_Q_7_R[0]
.sym 7556 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 7569 top.frame_buffer[13]_SB_DFFESR_Q_7_E
.sym 7570 CLK$SB_IO_IN_$glb_clk
.sym 7571 top.frame_buffer[13]_SB_DFFESR_Q_7_R[0]
.sym 7596 top.frame_buffer[6]_SB_DFFESR_Q_E
.sym 7597 top.frame_buffer[6][7]
.sym 7599 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 7600 top.frame_buffer[6]_SB_DFFESR_Q_R[0]
.sym 7610 top.frame_buffer[13]_SB_DFFESR_Q_7_E
.sym 7611 top.frame_buffer[13]_SB_DFFESR_Q_6_R[0]
.sym 7613 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 7615 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 7620 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 7622 top.frame_buffer[3]_SB_DFFESR_Q_10_R[0]
.sym 7625 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 7626 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 7627 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 7628 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 7629 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 7637 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 7639 top.frame_buffer[1]_SB_DFFESR_Q_E
.sym 7651 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 7656 top.frame_buffer[1]_SB_DFFESR_Q_R[0]
.sym 7659 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 7664 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 7666 top.frame_buffer[1]_SB_DFFESR_Q_R[0]
.sym 7682 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 7690 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 7691 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 7694 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 7697 top.frame_buffer[1]_SB_DFFESR_Q_R[0]
.sym 7716 top.frame_buffer[1]_SB_DFFESR_Q_E
.sym 7717 CLK$SB_IO_IN_$glb_clk
.sym 7718 top.frame_buffer[1]_SB_DFFESR_Q_R[0]
.sym 7744 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 7746 top.frame_buffer[11][7]
.sym 7748 top.frame_buffer[11]_SB_DFFESR_Q_6_R[0]
.sym 7750 top.frame_buffer[11]_SB_DFFESR_Q_6_E
.sym 7757 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 7759 top.frame_buffer[1]_SB_DFFESR_Q_E
.sym 7760 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 7761 top.frame_buffer[1][7]
.sym 7771 top.frame_buffer[4]_SB_DFFESR_Q_1_R[0]
.sym 7775 top.frame_buffer[7]_SB_DFFESR_Q_E
.sym 7786 top.frame_buffer[7]_SB_DFFESR_Q_E
.sym 7788 top.frame_buffer[7]_SB_DFFESR_Q_R[0]
.sym 7790 top.frame_buffer[7]_SB_DFFESR_Q_R[0]
.sym 7792 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 7797 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 7808 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 7810 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 7817 top.frame_buffer[7]_SB_DFFESR_Q_R[0]
.sym 7818 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 7853 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 7854 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 7859 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 7863 top.frame_buffer[7]_SB_DFFESR_Q_E
.sym 7864 CLK$SB_IO_IN_$glb_clk
.sym 7865 top.frame_buffer[7]_SB_DFFESR_Q_R[0]
.sym 7890 top.frame_buffer[10][7]
.sym 7892 top.frame_buffer[10]_SB_DFFESR_Q_2_R[0]
.sym 7895 top.frame_buffer[10]_SB_DFFESR_Q_2_E
.sym 7902 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 7905 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[1]
.sym 7907 top.frame_buffer[11]_SB_DFFESR_Q_6_E
.sym 7911 top.frame_buffer[11]_SB_DFFESR_Q_6_E
.sym 7917 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 7922 top.frame_buffer[3]_SB_DFFESR_Q_10_E
.sym 7923 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 7933 top.frame_buffer[3]_SB_DFFESR_Q_10_E
.sym 7940 top.frame_buffer[3]_SB_DFFESR_Q_10_R[0]
.sym 7941 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 7946 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 7955 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 7960 top.frame_buffer[3]_SB_DFFESR_Q_10_R[0]
.sym 7961 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 7964 top.frame_buffer[3]_SB_DFFESR_Q_10_R[0]
.sym 7965 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 7970 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 7973 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 7977 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 8010 top.frame_buffer[3]_SB_DFFESR_Q_10_E
.sym 8011 CLK$SB_IO_IN_$glb_clk
.sym 8012 top.frame_buffer[3]_SB_DFFESR_Q_10_R[0]
.sym 8037 top.frame_buffer[4]_SB_DFFESR_Q_1_R[0]
.sym 8038 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 8039 top.frame_buffer[2]_SB_DFFESR_Q_2_R[0]
.sym 8041 top.frame_buffer[4][14]
.sym 8043 top.frame_buffer[4]_SB_DFFESR_Q_1_E
.sym 8059 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 8080 top.frame_buffer[2]_SB_DFFESR_Q_2_E
.sym 8098 top.frame_buffer[2]_SB_DFFESR_Q_2_R[0]
.sym 8101 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 8104 top.frame_buffer[2]_SB_DFFESR_Q_2_R[0]
.sym 8107 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 8114 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 8117 top.frame_buffer[2]_SB_DFFESR_Q_2_R[0]
.sym 8118 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 8157 top.frame_buffer[2]_SB_DFFESR_Q_2_E
.sym 8158 CLK$SB_IO_IN_$glb_clk
.sym 8159 top.frame_buffer[2]_SB_DFFESR_Q_2_R[0]
.sym 8184 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 8186 top.frame_buffer[10]_SB_DFFESR_Q_6_R[0]
.sym 8190 top.frame_buffer[10]_SB_DFFESR_Q_6_E
.sym 8196 top.frame_buffer[2][14]
.sym 8197 top.frame_buffer[1]_SB_DFFESR_Q_10_R[0]
.sym 8204 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 8207 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 8208 top.frame_buffer[2]_SB_DFFESR_Q_2_R[0]
.sym 8211 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 8214 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 8216 top.frame_buffer[7]_SB_DFFESR_Q_9_E
.sym 8219 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 8225 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 8227 top.frame_buffer[7]_SB_DFFESR_Q_9_E
.sym 8231 top.frame_buffer[7]_SB_DFFESR_Q_9_R[0]
.sym 8237 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 8245 top.frame_buffer[7]_SB_DFFESR_Q_9_R[0]
.sym 8252 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 8255 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 8258 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 8260 top.frame_buffer[7]_SB_DFFESR_Q_9_R[0]
.sym 8290 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 8294 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 8297 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 8304 top.frame_buffer[7]_SB_DFFESR_Q_9_E
.sym 8305 CLK$SB_IO_IN_$glb_clk
.sym 8306 top.frame_buffer[7]_SB_DFFESR_Q_9_R[0]
.sym 8334 top.frame_buffer[13]_SB_DFFESR_Q_11_E
.sym 8335 top.frame_buffer[13]_SB_DFFESR_Q_11_R[0]
.sym 8336 top.frame_buffer[13][14]
.sym 8337 top.frame_buffer[9]_SB_DFFESR_Q_2_R[0]
.sym 8343 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 8350 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 8354 top.frame_buffer[5]_SB_DFFESR_Q_1_E
.sym 8360 top.frame_buffer[9]_SB_DFFESR_Q_2_R[0]
.sym 8361 top.frame_buffer[3]_SB_DFFESR_Q_11_R[0]
.sym 8374 top.frame_buffer[9]_SB_DFFESR_Q_2_E
.sym 8376 top.frame_buffer[9]_SB_DFFESR_Q_2_R[0]
.sym 8393 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 8398 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 8402 top.frame_buffer[9]_SB_DFFESR_Q_2_R[0]
.sym 8411 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 8413 top.frame_buffer[9]_SB_DFFESR_Q_2_R[0]
.sym 8423 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 8451 top.frame_buffer[9]_SB_DFFESR_Q_2_E
.sym 8452 CLK$SB_IO_IN_$glb_clk
.sym 8453 top.frame_buffer[9]_SB_DFFESR_Q_2_R[0]
.sym 8478 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 8480 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 8481 top.frame_buffer[7][15]
.sym 8482 top.frame_buffer[7]_SB_DFFESR_Q_6_R[0]
.sym 8483 top.frame_buffer[7]_SB_DFFESR_Q_6_E
.sym 8485 top.frame_buffer[6]_SB_DFFESR_Q_1_R[0]
.sym 8490 top.frame_buffer[14]_SB_DFFESR_Q_12_R[0]
.sym 8498 top.frame_buffer[9][14]
.sym 8504 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 8505 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 8511 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O[0]
.sym 8523 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 8525 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 8532 top.frame_buffer[6]_SB_DFFESR_Q_1_R[0]
.sym 8537 top.frame_buffer[6]_SB_DFFESR_Q_1_E
.sym 8542 top.frame_buffer[6]_SB_DFFESR_Q_1_R[0]
.sym 8566 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 8595 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 8596 top.frame_buffer[6]_SB_DFFESR_Q_1_R[0]
.sym 8598 top.frame_buffer[6]_SB_DFFESR_Q_1_E
.sym 8599 CLK$SB_IO_IN_$glb_clk
.sym 8600 top.frame_buffer[6]_SB_DFFESR_Q_1_R[0]
.sym 8625 top.frame_buffer[0]_SB_DFFESR_Q_15_E
.sym 8628 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 8631 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 8640 top.frame_buffer[13]_SB_DFFESR_Q_10_R[0]
.sym 8651 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 8653 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 8659 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 8669 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 8670 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 8674 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 8675 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 8679 top.frame_buffer[1][15]
.sym 8684 top.frame_buffer[3]_SB_DFFESR_Q_11_E
.sym 8687 top.frame_buffer[3][15]
.sym 8688 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 8689 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 8693 top.frame_buffer[3]_SB_DFFESR_Q_11_R[0]
.sym 8695 top.frame_buffer[3]_SB_DFFESR_Q_11_R[0]
.sym 8706 top.frame_buffer[3]_SB_DFFESR_Q_11_R[0]
.sym 8708 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 8711 top.frame_buffer[1][15]
.sym 8712 top.frame_buffer[3][15]
.sym 8713 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 8714 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 8717 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 8720 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 8729 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 8745 top.frame_buffer[3]_SB_DFFESR_Q_11_E
.sym 8746 CLK$SB_IO_IN_$glb_clk
.sym 8747 top.frame_buffer[3]_SB_DFFESR_Q_11_R[0]
.sym 8773 top.frame_buffer[13]_SB_DFFESR_Q_12_E
.sym 8774 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 8775 top.frame_buffer[13]_SB_DFFESR_Q_12_R[0]
.sym 8778 top.frame_buffer[13][15]
.sym 8779 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 8781 uart_rx_data[3]
.sym 8785 top.frame_buffer[8]_SB_DFFESR_Q_1_R[0]
.sym 8790 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 8794 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 8799 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 8800 top.frame_buffer[4]_SB_DFFESR_Q_9_R[0]
.sym 8825 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 8826 top.frame_buffer[1]_SB_DFFESR_Q_7_R[0]
.sym 8829 top.frame_buffer[1]_SB_DFFESR_Q_7_R[0]
.sym 8837 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 8839 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 8840 top.frame_buffer[1]_SB_DFFESR_Q_7_E
.sym 8843 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 8847 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 8849 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 8864 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 8867 top.frame_buffer[1]_SB_DFFESR_Q_7_R[0]
.sym 8876 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 8892 top.frame_buffer[1]_SB_DFFESR_Q_7_E
.sym 8893 CLK$SB_IO_IN_$glb_clk
.sym 8894 top.frame_buffer[1]_SB_DFFESR_Q_7_R[0]
.sym 8919 top.frame_buffer[4]_SB_DFFESR_Q_9_R[0]
.sym 8920 top.frame_buffer[10]_SB_DFFESR_Q_7_E
.sym 8921 top.frame_buffer[10]_SB_DFFESR_Q_7_R[0]
.sym 8922 top.frame_buffer[11]_SB_DFFESR_Q_11_R[0]
.sym 8923 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 8924 top.frame_buffer[10][15]
.sym 8926 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 8927 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 8931 top.frame_buffer[1]_SB_DFFESR_Q_7_R[0]
.sym 8936 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 8941 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 8942 top.frame_buffer[5]_SB_DFFESR_Q_3_E
.sym 8947 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 8952 top.frame_buffer[4][15]
.sym 8962 top.frame_buffer[11]_SB_DFFESR_Q_11_E
.sym 8973 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 8975 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 8980 top.frame_buffer[11]_SB_DFFESR_Q_11_R[0]
.sym 8987 top.frame_buffer[11]_SB_DFFESR_Q_11_R[0]
.sym 9012 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 9017 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 9019 top.frame_buffer[11]_SB_DFFESR_Q_11_R[0]
.sym 9039 top.frame_buffer[11]_SB_DFFESR_Q_11_E
.sym 9040 CLK$SB_IO_IN_$glb_clk
.sym 9041 top.frame_buffer[11]_SB_DFFESR_Q_11_R[0]
.sym 9067 top.frame_buffer[15]_SB_DFFESR_Q_12_R[0]
.sym 9068 top.frame_buffer[14][15]
.sym 9071 top.frame_buffer[14]_SB_DFFESR_Q_13_E
.sym 9072 top.frame_buffer[14]_SB_DFFESR_Q_13_R[0]
.sym 9081 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 9082 top.frame_buffer[11]_SB_DFFESR_Q_11_E
.sym 9084 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 9089 top.frame_buffer[10]_SB_DFFESR_Q_7_R[0]
.sym 9092 top.frame_buffer[15][15]
.sym 9098 top.frame_buffer[4]_SB_DFFESR_Q_9_E
.sym 9109 top.frame_buffer[4]_SB_DFFESR_Q_9_E
.sym 9115 top.frame_buffer[4]_SB_DFFESR_Q_9_R[0]
.sym 9120 top.frame_buffer[4]_SB_DFFESR_Q_9_R[0]
.sym 9121 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 9122 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 9141 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 9143 top.frame_buffer[4]_SB_DFFESR_Q_9_R[0]
.sym 9152 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 9186 top.frame_buffer[4]_SB_DFFESR_Q_9_E
.sym 9187 CLK$SB_IO_IN_$glb_clk
.sym 9188 top.frame_buffer[4]_SB_DFFESR_Q_9_R[0]
.sym 9215 top.frame_buffer[15]_SB_DFFESR_Q_12_E
.sym 9220 top.frame_buffer[15][15]
.sym 9226 top.frame_buffer[14]_SB_DFFESR_Q_13_R[0]
.sym 9383 top.frame_buffer[13]_SB_DFFE_Q_E
.sym 9393 top.frame_buffer[15]_SB_DFFESR_Q_12_R[0]
.sym 11229 top.frame_buffer[7][5]
.sym 11230 top.frame_buffer[7]_SB_DFFESR_Q_8_E
.sym 11231 top.frame_buffer[7]_SB_DFFESR_Q_8_R[0]
.sym 11233 P1A10$SB_IO_OUT
.sym 11236 top.latch_SB_DFFESS_Q_E
.sym 11256 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 11277 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 11282 top.latch_SB_DFFESS_Q_E
.sym 11291 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 11300 top.led_data_state[3]
.sym 11337 top.led_data_state[3]
.sym 11340 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 11342 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 11350 top.latch_SB_DFFESS_Q_E
.sym 11351 CLK$SB_IO_IN_$glb_clk
.sym 11352 rst_delayed_$glb_sr
.sym 11358 top.frame_buffer[11][5]
.sym 11359 top.frame_buffer[11]_SB_DFFESR_Q_4_R[0]
.sym 11360 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 11363 top.frame_buffer[11]_SB_DFFESR_Q_4_E
.sym 11373 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 11374 top.latch_SB_DFFESS_Q_E
.sym 11380 top.frame_buffer[7]_SB_DFFESR_Q_8_R[0]
.sym 11395 top.led_data_state[3]
.sym 11405 rst_delayed
.sym 11411 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 11417 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 11436 top.frame_buffer[13]_SB_DFFESR_Q_5_E
.sym 11438 top.frame_buffer[13]_SB_DFFESR_Q_5_R[0]
.sym 11440 top.frame_buffer[13]_SB_DFFESR_Q_5_R[0]
.sym 11452 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 11457 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 11460 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 11464 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 11465 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 11482 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 11485 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 11488 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 11499 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 11500 top.frame_buffer[13]_SB_DFFESR_Q_5_R[0]
.sym 11504 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 11505 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 11513 top.frame_buffer[13]_SB_DFFESR_Q_5_E
.sym 11514 CLK$SB_IO_IN_$glb_clk
.sym 11515 top.frame_buffer[13]_SB_DFFESR_Q_5_R[0]
.sym 11516 top.frame_buffer[7][6]
.sym 11519 top.frame_buffer[7]_SB_DFFESR_Q_1_E
.sym 11520 top.frame_buffer[7]_SB_DFFESR_Q_1_R[0]
.sym 11522 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 11523 top.frame_buffer[8]_SB_DFFESR_Q_11_R[0]
.sym 11530 top.frame_buffer[13]_SB_DFFESR_Q_5_E
.sym 11536 top.frame_buffer[14]_SB_DFFESR_Q_5_R[0]
.sym 11539 top.frame_buffer[11]_SB_DFFESR_Q_4_R[0]
.sym 11540 top.frame_buffer[14]_SB_DFFESR_Q_7_R[0]
.sym 11542 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 11543 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 11544 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 11546 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 11548 top.frame_buffer[8]_SB_DFFESR_Q_11_E
.sym 11549 top.frame_buffer[2]_SB_DFFESR_Q_1_E
.sym 11550 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 11551 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 11558 top.frame_buffer[9][5]
.sym 11559 top.frame_buffer[8]_SB_DFFESR_Q_11_E
.sym 11562 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 11567 top.frame_buffer[13][5]
.sym 11568 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 11569 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 11570 top.frame_buffer[8]_SB_DFFESR_Q_11_R[0]
.sym 11573 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 11574 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 11575 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 11577 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 11578 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 11579 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 11580 top.frame_buffer[8][5]
.sym 11581 top.frame_buffer[12][5]
.sym 11582 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 11583 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 11584 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 11588 top.frame_buffer[8]_SB_DFFESR_Q_11_R[0]
.sym 11590 top.frame_buffer[8]_SB_DFFESR_Q_11_R[0]
.sym 11592 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 11596 top.frame_buffer[13][5]
.sym 11597 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 11598 top.frame_buffer[12][5]
.sym 11599 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 11602 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 11603 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 11604 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 11605 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 11609 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 11610 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 11614 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 11615 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 11616 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 11617 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 11620 top.frame_buffer[8][5]
.sym 11621 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 11622 top.frame_buffer[9][5]
.sym 11632 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 11636 top.frame_buffer[8]_SB_DFFESR_Q_11_E
.sym 11637 CLK$SB_IO_IN_$glb_clk
.sym 11638 top.frame_buffer[8]_SB_DFFESR_Q_11_R[0]
.sym 11639 top.frame_buffer[12][5]
.sym 11642 top.frame_buffer[12]_SB_DFFESR_Q_5_R[0]
.sym 11644 top.frame_buffer[12]_SB_DFFESR_Q_5_E
.sym 11649 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 11651 top.frame_buffer[12]_SB_DFFESR_Q_6_R[0]
.sym 11652 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 11653 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 11656 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 11659 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 11664 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 11667 top.frame_buffer[15]_SB_DFFESR_Q_7_R[0]
.sym 11669 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 11682 top.frame_buffer[4]_SB_DFFESR_Q_11_R[0]
.sym 11684 top.frame_buffer[4]_SB_DFFESR_Q_11_R[0]
.sym 11686 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 11687 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 11697 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 11698 top.frame_buffer[4]_SB_DFFESR_Q_11_E
.sym 11710 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 11721 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 11725 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 11726 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 11745 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 11746 top.frame_buffer[4]_SB_DFFESR_Q_11_R[0]
.sym 11759 top.frame_buffer[4]_SB_DFFESR_Q_11_E
.sym 11760 CLK$SB_IO_IN_$glb_clk
.sym 11761 top.frame_buffer[4]_SB_DFFESR_Q_11_R[0]
.sym 11763 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 11765 top.frame_buffer[2]_SB_DFFESR_Q_1_R[0]
.sym 11766 top.frame_buffer[2]_SB_DFFESR_Q_1_E
.sym 11767 top.frame_buffer[2][6]
.sym 11778 top.frame_buffer[4][5]
.sym 11780 top.frame_buffer[4]_SB_DFFESR_Q_11_R[0]
.sym 11786 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]
.sym 11787 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 11791 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 11792 rst_delayed
.sym 11795 top.frame_buffer[2]_SB_DFFESR_Q_E
.sym 11797 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 11803 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11805 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 11807 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 11810 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11813 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 11814 top.frame_buffer[8][7]
.sym 11815 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 11816 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 11818 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 11821 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 11823 top.frame_buffer[14]_SB_DFFESR_Q_7_R[0]
.sym 11825 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 11827 top.frame_buffer[14]_SB_DFFESR_Q_7_R[0]
.sym 11830 top.frame_buffer[14]_SB_DFFESR_Q_7_E
.sym 11832 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 11833 top.frame_buffer[9][7]
.sym 11836 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 11838 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 11848 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 11850 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 11854 top.frame_buffer[14]_SB_DFFESR_Q_7_R[0]
.sym 11855 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 11861 top.frame_buffer[9][7]
.sym 11862 top.frame_buffer[8][7]
.sym 11863 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 11867 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 11872 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11873 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11874 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 11875 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 11879 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 11881 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 11882 top.frame_buffer[14]_SB_DFFESR_Q_7_E
.sym 11883 CLK$SB_IO_IN_$glb_clk
.sym 11884 top.frame_buffer[14]_SB_DFFESR_Q_7_R[0]
.sym 11885 top.frame_buffer[15]_SB_DFFESR_Q_7_R[0]
.sym 11886 top.frame_buffer[15]_SB_DFFESR_Q_7_E
.sym 11887 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 11888 top.frame_buffer[15][7]
.sym 11890 top.frame_buffer[8]_SB_DFFESR_Q_10_R[0]
.sym 11897 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 11901 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 11903 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 11905 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 11906 top.frame_buffer[11]_SB_DFFESR_Q_5_E
.sym 11911 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 11913 top.frame_buffer[0]_SB_DFFESR_Q_12_R[0]
.sym 11918 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 11920 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 11926 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 11928 top.frame_buffer[8]_SB_DFFESR_Q_10_E
.sym 11929 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 11932 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 11939 top.frame_buffer[14][7]
.sym 11944 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 11945 top.frame_buffer[15][7]
.sym 11947 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 11949 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 11952 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 11955 top.frame_buffer[8]_SB_DFFESR_Q_10_R[0]
.sym 11956 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11957 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 11959 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 11960 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 11961 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 11962 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11966 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 11968 top.frame_buffer[8]_SB_DFFESR_Q_10_R[0]
.sym 11977 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 11995 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 11997 top.frame_buffer[14][7]
.sym 11998 top.frame_buffer[15][7]
.sym 12001 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 12003 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 12005 top.frame_buffer[8]_SB_DFFESR_Q_10_E
.sym 12006 CLK$SB_IO_IN_$glb_clk
.sym 12007 top.frame_buffer[8]_SB_DFFESR_Q_10_R[0]
.sym 12008 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 12009 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 12010 top.frame_buffer[2]_SB_DFFESR_Q_R[0]
.sym 12012 top.frame_buffer[2]_SB_DFFESR_Q_E
.sym 12013 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 12014 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 12015 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 12021 top.frame_buffer[9]_SB_DFFESR_Q_7_R[0]
.sym 12024 top.frame_buffer[8]_SB_DFFESR_Q_10_E
.sym 12027 P1A3$SB_IO_OUT
.sym 12029 top.frame_buffer[15]_SB_DFFESR_Q_7_E
.sym 12030 P1A3$SB_IO_OUT
.sym 12031 top.frame_buffer[9]_SB_DFFESR_Q_7_E
.sym 12039 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 12040 top.frame_buffer[6]_SB_DFFESR_Q_E
.sym 12043 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 12051 top.frame_buffer[6]_SB_DFFESR_Q_E
.sym 12063 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12064 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 12066 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 12067 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 12069 top.frame_buffer[6]_SB_DFFESR_Q_R[0]
.sym 12072 top.frame_buffer[7][7]
.sym 12074 top.frame_buffer[6][7]
.sym 12077 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 12080 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 12082 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 12084 top.frame_buffer[6]_SB_DFFESR_Q_R[0]
.sym 12088 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 12100 top.frame_buffer[7][7]
.sym 12101 top.frame_buffer[6][7]
.sym 12102 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12103 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 12107 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 12108 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 12128 top.frame_buffer[6]_SB_DFFESR_Q_E
.sym 12129 CLK$SB_IO_IN_$glb_clk
.sym 12130 top.frame_buffer[6]_SB_DFFESR_Q_R[0]
.sym 12131 top.frame_buffer[0]_SB_DFFESR_Q_12_R[0]
.sym 12132 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 12133 top.frame_buffer[0]_SB_DFFESR_Q_12_E
.sym 12135 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 12144 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 12145 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[1]
.sym 12146 top.frame_buffer[0]_SB_DFFESR_Q_11_R[0]
.sym 12153 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 12154 top.frame_buffer[2]_SB_DFFESR_Q_R[0]
.sym 12157 top.frame_buffer[4]_SB_DFFESR_Q_1_E
.sym 12159 top.frame_buffer[15]_SB_DFFESR_Q_11_R[0]
.sym 12163 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 12165 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 12174 top.frame_buffer[11]_SB_DFFESR_Q_6_E
.sym 12175 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12180 top.frame_buffer[10][7]
.sym 12183 top.frame_buffer[11][7]
.sym 12187 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 12189 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 12192 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 12201 top.frame_buffer[11]_SB_DFFESR_Q_6_R[0]
.sym 12203 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 12211 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12213 top.frame_buffer[10][7]
.sym 12214 top.frame_buffer[11][7]
.sym 12224 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 12235 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 12236 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 12248 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 12250 top.frame_buffer[11]_SB_DFFESR_Q_6_R[0]
.sym 12251 top.frame_buffer[11]_SB_DFFESR_Q_6_E
.sym 12252 CLK$SB_IO_IN_$glb_clk
.sym 12253 top.frame_buffer[11]_SB_DFFESR_Q_6_R[0]
.sym 12254 top.frame_buffer[3]_SB_DFFESR_Q_7_E
.sym 12256 top.frame_buffer[3][7]
.sym 12260 top.frame_buffer[3]_SB_DFFESR_Q_7_R[0]
.sym 12277 top.frame_buffer[6]_SB_DFFESR_Q_2_E
.sym 12280 top.frame_buffer[10]_SB_DFFESR_Q_6_E
.sym 12282 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]
.sym 12284 rst_delayed
.sym 12297 top.frame_buffer[10]_SB_DFFESR_Q_2_E
.sym 12303 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 12307 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 12315 top.frame_buffer[10]_SB_DFFESR_Q_2_R[0]
.sym 12318 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 12321 top.frame_buffer[10]_SB_DFFESR_Q_2_R[0]
.sym 12325 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 12331 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 12341 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 12343 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 12358 top.frame_buffer[10]_SB_DFFESR_Q_2_R[0]
.sym 12360 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 12374 top.frame_buffer[10]_SB_DFFESR_Q_2_E
.sym 12375 CLK$SB_IO_IN_$glb_clk
.sym 12376 top.frame_buffer[10]_SB_DFFESR_Q_2_R[0]
.sym 12377 top.frame_buffer[15]_SB_DFFESR_Q_11_R[0]
.sym 12379 top.frame_buffer[15][14]
.sym 12380 top.frame_buffer[15]_SB_DFFESR_Q_11_E
.sym 12381 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 12382 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 12383 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 12384 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 12385 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 12388 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 12390 top.frame_buffer[3]_SB_DFFESR_Q_7_R[0]
.sym 12391 top.frame_buffer[10]_SB_DFFESR_Q_2_E
.sym 12395 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 12398 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 12399 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 12400 top.frame_buffer[11]_SB_DFFESR_Q_10_R[0]
.sym 12408 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 12409 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 12410 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 12421 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 12422 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 12425 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 12429 top.frame_buffer[4]_SB_DFFESR_Q_1_E
.sym 12431 top.frame_buffer[4]_SB_DFFESR_Q_1_R[0]
.sym 12434 top.frame_buffer[4]_SB_DFFESR_Q_1_R[0]
.sym 12436 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 12438 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 12444 top.frame_buffer[3][14]
.sym 12446 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 12447 top.frame_buffer[7][14]
.sym 12448 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 12451 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 12452 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 12457 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 12458 top.frame_buffer[7][14]
.sym 12459 top.frame_buffer[3][14]
.sym 12460 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 12463 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 12464 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 12477 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 12489 top.frame_buffer[4]_SB_DFFESR_Q_1_R[0]
.sym 12490 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 12497 top.frame_buffer[4]_SB_DFFESR_Q_1_E
.sym 12498 CLK$SB_IO_IN_$glb_clk
.sym 12499 top.frame_buffer[4]_SB_DFFESR_Q_1_R[0]
.sym 12502 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 12503 top.frame_buffer[0]_SB_DFFESR_Q_14_E
.sym 12504 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 12505 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 12506 top.frame_buffer[0]_SB_DFFESR_Q_14_R[0]
.sym 12507 top.frame_buffer[0][14]
.sym 12512 top.frame_buffer[4]_SB_DFFESR_Q_1_R[0]
.sym 12520 P1A3$SB_IO_OUT
.sym 12521 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 12525 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 12529 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 12534 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 12535 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 12543 top.frame_buffer[10]_SB_DFFESR_Q_6_R[0]
.sym 12544 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 12545 top.frame_buffer[10]_SB_DFFESR_Q_6_R[0]
.sym 12552 top.frame_buffer[10]_SB_DFFESR_Q_6_E
.sym 12559 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 12567 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 12569 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 12577 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 12586 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 12587 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 12610 top.frame_buffer[10]_SB_DFFESR_Q_6_R[0]
.sym 12611 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 12620 top.frame_buffer[10]_SB_DFFESR_Q_6_E
.sym 12621 CLK$SB_IO_IN_$glb_clk
.sym 12622 top.frame_buffer[10]_SB_DFFESR_Q_6_R[0]
.sym 12623 top.frame_buffer[1][14]
.sym 12624 top.frame_buffer[12]_SB_DFFESR_Q_14_R[0]
.sym 12625 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 12626 top.frame_buffer[1]_SB_DFFESR_Q_6_E
.sym 12627 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 12628 top.frame_buffer[1]_SB_DFFESR_Q_6_R[0]
.sym 12635 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 12636 top.frame_buffer[0]_SB_DFFESR_Q_14_R[0]
.sym 12638 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3[1]
.sym 12640 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 12641 top.frame_buffer[10]_SB_DFFESR_Q_6_R[0]
.sym 12644 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 12646 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 12647 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 12655 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 12668 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 12671 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 12674 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 12675 top.frame_buffer[13]_SB_DFFESR_Q_11_E
.sym 12684 top.frame_buffer[13]_SB_DFFESR_Q_11_R[0]
.sym 12686 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 12694 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 12715 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 12718 top.frame_buffer[13]_SB_DFFESR_Q_11_R[0]
.sym 12721 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 12723 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 12727 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 12734 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 12735 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 12743 top.frame_buffer[13]_SB_DFFESR_Q_11_E
.sym 12744 CLK$SB_IO_IN_$glb_clk
.sym 12745 top.frame_buffer[13]_SB_DFFESR_Q_11_R[0]
.sym 12748 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 12753 top.frame_buffer[12]_SB_DFFESR_Q_14_E
.sym 12761 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 12765 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 12770 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 12772 rst_delayed
.sym 12773 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 12774 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 12775 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 12776 top.frame_buffer[13]_SB_DFFESR_Q_12_R[0]
.sym 12788 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 12789 top.frame_buffer[6][15]
.sym 12791 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 12793 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 12794 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 12795 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 12796 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 12797 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12799 top.frame_buffer[7]_SB_DFFESR_Q_6_R[0]
.sym 12800 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 12803 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 12805 top.frame_buffer[7]_SB_DFFESR_Q_6_E
.sym 12806 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 12807 top.frame_buffer[7]_SB_DFFESR_Q_6_R[0]
.sym 12814 top.frame_buffer[7][15]
.sym 12817 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 12820 top.frame_buffer[7][15]
.sym 12821 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12822 top.frame_buffer[6][15]
.sym 12823 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 12832 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 12833 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 12834 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 12835 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 12839 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 12844 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 12845 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 12850 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 12852 top.frame_buffer[7]_SB_DFFESR_Q_6_R[0]
.sym 12863 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 12865 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 12866 top.frame_buffer[7]_SB_DFFESR_Q_6_E
.sym 12867 CLK$SB_IO_IN_$glb_clk
.sym 12868 top.frame_buffer[7]_SB_DFFESR_Q_6_R[0]
.sym 12869 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 12870 top.frame_buffer[3]_SB_DFFE_Q_E
.sym 12871 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 12873 top.frame_buffer[0]_SB_DFFESR_Q_15_R[0]
.sym 12876 top.frame_buffer[3][13]
.sym 12878 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 12882 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 12883 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 12886 top.frame_buffer[12]_SB_DFFESR_Q_14_E
.sym 12888 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 12889 top.frame_buffer[12]_SB_DFFESR_Q_14_E
.sym 12890 top.frame_buffer[6]_SB_DFFESR_Q_1_E
.sym 12897 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 12898 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 12901 top.frame_buffer[0]_SB_DFFESR_Q_15_E
.sym 12902 top.frame_buffer[12]_SB_DFFESR_Q_14_R[0]
.sym 12912 top.frame_buffer[0]_SB_DFFESR_Q_15_E
.sym 12916 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 12919 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12920 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 12921 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 12926 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 12927 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 12930 top.frame_buffer[0]_SB_DFFESR_Q_15_R[0]
.sym 12943 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 12945 top.frame_buffer[0]_SB_DFFESR_Q_15_R[0]
.sym 12964 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 12979 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12980 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 12981 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 12982 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 12989 top.frame_buffer[0]_SB_DFFESR_Q_15_E
.sym 12990 CLK$SB_IO_IN_$glb_clk
.sym 12991 top.frame_buffer[0]_SB_DFFESR_Q_15_R[0]
.sym 12992 top.frame_buffer[12]_SB_DFFESR_Q_15_E
.sym 12993 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 12994 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 12996 top.frame_buffer[12][15]
.sym 12997 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12999 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O[0]
.sym 13005 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 13007 top.frame_buffer[9]_SB_DFFESR_Q_3_R[0]
.sym 13008 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 13009 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[1]
.sym 13011 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 13012 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 13013 top.frame_buffer[3]_SB_DFFE_Q_E
.sym 13015 top.frame_buffer[9]_SB_DFFESR_Q_3_E
.sym 13021 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 13023 top.frame_buffer[2][13]
.sym 13025 top.frame_buffer[9][15]
.sym 13033 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 13034 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 13035 top.frame_buffer[13]_SB_DFFESR_Q_12_E
.sym 13036 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 13037 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 13041 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 13044 top.frame_buffer[13]_SB_DFFESR_Q_12_R[0]
.sym 13046 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 13047 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 13048 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 13051 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 13054 top.frame_buffer[4][15]
.sym 13055 top.frame_buffer[5][15]
.sym 13062 top.frame_buffer[13]_SB_DFFESR_Q_12_R[0]
.sym 13073 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 13075 top.frame_buffer[13]_SB_DFFESR_Q_12_R[0]
.sym 13078 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 13079 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 13080 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 13081 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 13084 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 13085 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 13105 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 13108 top.frame_buffer[4][15]
.sym 13109 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 13110 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 13111 top.frame_buffer[5][15]
.sym 13112 top.frame_buffer[13]_SB_DFFESR_Q_12_E
.sym 13113 CLK$SB_IO_IN_$glb_clk
.sym 13114 top.frame_buffer[13]_SB_DFFESR_Q_12_R[0]
.sym 13117 top.frame_buffer[8][15]
.sym 13118 top.frame_buffer[8]_SB_DFFESR_Q_8_E
.sym 13119 top.frame_buffer[8]_SB_DFFESR_Q_8_R[0]
.sym 13121 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 13124 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 13128 top.frame_buffer[15]_SB_DFFESR_Q_10_R[0]
.sym 13129 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[1]
.sym 13130 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 13131 top.frame_buffer[13]_SB_DFFESR_Q_12_E
.sym 13132 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O[0]
.sym 13135 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 13137 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O[0]
.sym 13138 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 13139 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 13143 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 13148 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 13149 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 13158 top.frame_buffer[14][15]
.sym 13159 top.frame_buffer[11][15]
.sym 13160 top.frame_buffer[10]_SB_DFFESR_Q_7_R[0]
.sym 13161 top.frame_buffer[10][15]
.sym 13162 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 13165 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 13166 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 13167 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 13169 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 13171 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 13174 top.frame_buffer[10]_SB_DFFESR_Q_7_E
.sym 13182 top.frame_buffer[10]_SB_DFFESR_Q_7_R[0]
.sym 13185 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 13186 top.frame_buffer[15][15]
.sym 13189 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 13192 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 13196 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 13197 top.frame_buffer[10]_SB_DFFESR_Q_7_R[0]
.sym 13201 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 13204 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 13207 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 13210 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 13213 top.frame_buffer[14][15]
.sym 13214 top.frame_buffer[15][15]
.sym 13215 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 13220 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 13231 top.frame_buffer[11][15]
.sym 13233 top.frame_buffer[10][15]
.sym 13234 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 13235 top.frame_buffer[10]_SB_DFFESR_Q_7_E
.sym 13236 CLK$SB_IO_IN_$glb_clk
.sym 13237 top.frame_buffer[10]_SB_DFFESR_Q_7_R[0]
.sym 13240 top.frame_buffer[2]_SB_DFFE_Q_E
.sym 13241 top.frame_buffer[2][13]
.sym 13257 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 13258 top.frame_buffer[11]_SB_DFFESR_Q_11_R[0]
.sym 13265 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 13272 rst_delayed
.sym 13279 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 13281 top.frame_buffer[14]_SB_DFFESR_Q_13_E
.sym 13283 top.frame_buffer[14]_SB_DFFESR_Q_13_R[0]
.sym 13291 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 13293 top.frame_buffer[14]_SB_DFFESR_Q_13_R[0]
.sym 13299 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 13303 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 13309 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 13318 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 13321 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 13324 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 13342 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 13344 top.frame_buffer[14]_SB_DFFESR_Q_13_R[0]
.sym 13350 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 13351 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 13358 top.frame_buffer[14]_SB_DFFESR_Q_13_E
.sym 13359 CLK$SB_IO_IN_$glb_clk
.sym 13360 top.frame_buffer[14]_SB_DFFESR_Q_13_R[0]
.sym 13361 top.frame_buffer[9]_SB_DFFE_Q_2_E
.sym 13362 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 13374 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 13375 top.frame_buffer[14]_SB_DFFESR_Q_13_E
.sym 13377 top.frame_buffer[15]_SB_DFFESR_Q_12_R[0]
.sym 13379 rst_delayed
.sym 13407 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 13411 top.frame_buffer[15]_SB_DFFESR_Q_12_R[0]
.sym 13420 top.frame_buffer[15]_SB_DFFESR_Q_12_E
.sym 13425 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 13431 top.frame_buffer[15]_SB_DFFESR_Q_12_R[0]
.sym 13449 top.frame_buffer[15]_SB_DFFESR_Q_12_R[0]
.sym 13450 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 13479 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 13481 top.frame_buffer[15]_SB_DFFESR_Q_12_E
.sym 13482 CLK$SB_IO_IN_$glb_clk
.sym 13483 top.frame_buffer[15]_SB_DFFESR_Q_12_R[0]
.sym 13503 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 13506 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 13630 top.frame_buffer[15]_SB_DFFE_Q_E
.sym 15061 top.frame_buffer[1][5]
.sym 15062 top.frame_buffer[1]_SB_DFFESR_Q_8_E
.sym 15104 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 15106 top.frame_buffer[7]_SB_DFFESR_Q_8_R[0]
.sym 15107 top.latch
.sym 15112 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 15117 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 15120 top.frame_buffer[7]_SB_DFFESR_Q_8_E
.sym 15126 top.led_data_state[4]
.sym 15128 top.frame_buffer[7]_SB_DFFESR_Q_8_R[0]
.sym 15130 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 15131 top.led_data_state[3]
.sym 15132 rst_delayed
.sym 15137 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 15141 top.frame_buffer[7]_SB_DFFESR_Q_8_R[0]
.sym 15142 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 15148 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 15150 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 15160 top.latch
.sym 15177 top.led_data_state[4]
.sym 15178 top.led_data_state[3]
.sym 15179 rst_delayed
.sym 15181 top.frame_buffer[7]_SB_DFFESR_Q_8_E
.sym 15182 CLK$SB_IO_IN_$glb_clk
.sym 15183 top.frame_buffer[7]_SB_DFFESR_Q_8_R[0]
.sym 15188 top.frame_buffer[3]_SB_DFFESR_Q_6_E
.sym 15191 top.frame_buffer[3][6]
.sym 15194 top.frame_buffer[1]_SB_DFFESR_Q_8_R[0]
.sym 15202 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 15204 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 15218 top.frame_buffer[11]_SB_DFFESR_Q_4_E
.sym 15220 top.led_data_state[4]
.sym 15221 top.frame_buffer[7][5]
.sym 15226 top.led_data_state[3]
.sym 15230 P1A10$SB_IO_OUT
.sym 15231 top.frame_buffer[15][6]
.sym 15236 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 15237 top.frame_buffer[10][5]
.sym 15239 top.frame_buffer[3]_SB_DFFESR_Q_6_R[0]
.sym 15247 top.frame_buffer[5]_SB_DFFESR_Q_9_R[0]
.sym 15249 top.frame_buffer[12]_SB_DFFESR_Q_5_R[0]
.sym 15255 top.frame_buffer[1]_SB_DFFESR_Q_8_R[0]
.sym 15266 top.frame_buffer[11][5]
.sym 15267 top.frame_buffer[11]_SB_DFFESR_Q_4_R[0]
.sym 15269 top.frame_buffer[11]_SB_DFFESR_Q_4_R[0]
.sym 15274 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 15276 top.frame_buffer[11]_SB_DFFESR_Q_4_E
.sym 15279 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 15288 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 15290 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 15291 top.frame_buffer[10][5]
.sym 15292 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 15306 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 15310 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 15311 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 15316 top.frame_buffer[10][5]
.sym 15318 top.frame_buffer[11][5]
.sym 15319 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 15334 top.frame_buffer[11]_SB_DFFESR_Q_4_R[0]
.sym 15336 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 15344 top.frame_buffer[11]_SB_DFFESR_Q_4_E
.sym 15345 CLK$SB_IO_IN_$glb_clk
.sym 15346 top.frame_buffer[11]_SB_DFFESR_Q_4_R[0]
.sym 15348 top.frame_buffer[15][6]
.sym 15349 top.frame_buffer[3]_SB_DFFESR_Q_6_R[0]
.sym 15351 top.frame_buffer[15]_SB_DFFESR_Q_6_R[0]
.sym 15352 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 15354 top.frame_buffer[15]_SB_DFFESR_Q_6_E
.sym 15357 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 15360 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 15369 top.led_data_state[3]
.sym 15373 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 15375 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 15376 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 15377 top.frame_buffer[2]_SB_DFFESR_Q_1_R[0]
.sym 15378 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 15379 top.frame_buffer[1]_SB_DFFESR_Q_8_R[0]
.sym 15382 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 15389 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 15391 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 15392 top.frame_buffer[7]_SB_DFFESR_Q_1_R[0]
.sym 15397 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 15399 top.frame_buffer[7]_SB_DFFESR_Q_1_E
.sym 15400 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 15402 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 15407 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 15415 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]
.sym 15416 top.frame_buffer[7]_SB_DFFESR_Q_1_R[0]
.sym 15418 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 15424 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 15439 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 15441 top.frame_buffer[7]_SB_DFFESR_Q_1_R[0]
.sym 15446 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 15448 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 15457 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]
.sym 15458 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 15465 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 15466 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 15467 top.frame_buffer[7]_SB_DFFESR_Q_1_E
.sym 15468 CLK$SB_IO_IN_$glb_clk
.sym 15469 top.frame_buffer[7]_SB_DFFESR_Q_1_R[0]
.sym 15470 top.frame_buffer[5]_SB_DFFESR_Q_9_R[0]
.sym 15471 top.frame_buffer[5][5]
.sym 15473 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 15474 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 15477 top.frame_buffer[5]_SB_DFFESR_Q_9_E
.sym 15481 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 15483 rst_delayed
.sym 15484 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 15487 top.frame_buffer[15]_SB_DFFESR_Q_6_E
.sym 15488 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 15490 top.frame_buffer[15]_SB_DFFESR_Q_6_E
.sym 15492 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 15496 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 15499 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 15500 top.frame_buffer[7][5]
.sym 15501 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 15503 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 15513 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 15514 top.frame_buffer[12]_SB_DFFESR_Q_5_R[0]
.sym 15517 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 15520 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 15529 top.frame_buffer[12]_SB_DFFESR_Q_5_E
.sym 15536 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 15540 top.frame_buffer[12]_SB_DFFESR_Q_5_R[0]
.sym 15546 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 15563 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 15565 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 15576 top.frame_buffer[12]_SB_DFFESR_Q_5_R[0]
.sym 15577 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 15590 top.frame_buffer[12]_SB_DFFESR_Q_5_E
.sym 15591 CLK$SB_IO_IN_$glb_clk
.sym 15592 top.frame_buffer[12]_SB_DFFESR_Q_5_R[0]
.sym 15593 top.frame_buffer[4]_SB_DFFESR_Q_8_E
.sym 15594 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 15595 top.frame_buffer[4][7]
.sym 15596 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 15599 top.frame_buffer[4]_SB_DFFESR_Q_8_R[0]
.sym 15600 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 15608 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 15610 top.frame_buffer[5]_SB_DFFESR_Q_9_E
.sym 15611 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 15613 top.frame_buffer[5]_SB_DFFESR_Q_9_E
.sym 15617 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 15620 top.frame_buffer[15][6]
.sym 15622 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 15623 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 15625 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 15627 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 15636 top.frame_buffer[2]_SB_DFFESR_Q_1_E
.sym 15641 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 15645 top.frame_buffer[2]_SB_DFFESR_Q_1_R[0]
.sym 15650 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 15651 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]
.sym 15654 uart_rx_data[3]
.sym 15658 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 15659 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 15662 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 15663 top.frame_buffer[2]_SB_DFFESR_Q_1_R[0]
.sym 15673 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 15675 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]
.sym 15676 uart_rx_data[3]
.sym 15686 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 15688 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 15692 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 15693 top.frame_buffer[2]_SB_DFFESR_Q_1_R[0]
.sym 15697 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 15713 top.frame_buffer[2]_SB_DFFESR_Q_1_E
.sym 15714 CLK$SB_IO_IN_$glb_clk
.sym 15715 top.frame_buffer[2]_SB_DFFESR_Q_1_R[0]
.sym 15716 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 15717 top.frame_buffer[13][6]
.sym 15718 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 15719 top.frame_buffer[13]_SB_DFFESR_Q_6_E
.sym 15722 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 15723 top.frame_buffer[13]_SB_DFFESR_Q_6_R[0]
.sym 15728 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 15729 top.frame_buffer[4]_SB_DFFESR_Q_8_R[0]
.sym 15730 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 15731 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 15732 top.frame_buffer[2]_SB_DFFESR_Q_1_E
.sym 15733 top.frame_buffer[6][6]
.sym 15735 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 15737 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 15740 uart_rx_data[3]
.sym 15742 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 15743 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 15745 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 15748 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 15749 top.frame_buffer[4]_SB_DFFESR_Q_10_E
.sym 15759 top.frame_buffer[15]_SB_DFFESR_Q_7_E
.sym 15764 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 15765 P1A3$SB_IO_OUT
.sym 15766 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 15768 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 15770 top.frame_buffer[15]_SB_DFFESR_Q_7_R[0]
.sym 15773 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 15779 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 15780 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 15781 top.frame_buffer[15]_SB_DFFESR_Q_7_R[0]
.sym 15782 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 15785 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 15790 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 15791 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 15796 top.frame_buffer[15]_SB_DFFESR_Q_7_R[0]
.sym 15798 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 15802 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 15803 P1A3$SB_IO_OUT
.sym 15804 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 15805 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 15811 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 15822 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 15823 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 15836 top.frame_buffer[15]_SB_DFFESR_Q_7_E
.sym 15837 CLK$SB_IO_IN_$glb_clk
.sym 15838 top.frame_buffer[15]_SB_DFFESR_Q_7_R[0]
.sym 15839 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 15841 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 15843 top.frame_buffer[5]_SB_DFFESR_Q_7_R[0]
.sym 15844 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 15845 top.frame_buffer[5][7]
.sym 15846 top.frame_buffer[5]_SB_DFFESR_Q_7_E
.sym 15851 top.frame_buffer[15]_SB_DFFESR_Q_7_R[0]
.sym 15852 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 15855 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 15859 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 15860 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 15866 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 15867 top.frame_buffer[3][7]
.sym 15871 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 15872 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 15873 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 15874 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 15881 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 15882 top.frame_buffer[2]_SB_DFFESR_Q_E
.sym 15884 top.frame_buffer[2]_SB_DFFESR_Q_R[0]
.sym 15887 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 15888 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 15889 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 15890 top.frame_buffer[2]_SB_DFFESR_Q_R[0]
.sym 15891 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 15892 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 15893 top.frame_buffer[3][7]
.sym 15894 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 15895 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[1]
.sym 15898 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 15899 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 15900 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 15902 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 15905 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 15906 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 15908 top.frame_buffer[1][7]
.sym 15909 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 15911 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 15916 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 15919 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 15920 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 15921 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 15922 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 15925 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 15927 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 15937 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 15940 top.frame_buffer[2]_SB_DFFESR_Q_R[0]
.sym 15943 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 15944 top.frame_buffer[3][7]
.sym 15945 top.frame_buffer[1][7]
.sym 15946 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 15949 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 15950 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 15951 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 15952 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 15956 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[1]
.sym 15957 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 15959 top.frame_buffer[2]_SB_DFFESR_Q_E
.sym 15960 CLK$SB_IO_IN_$glb_clk
.sym 15961 top.frame_buffer[2]_SB_DFFESR_Q_R[0]
.sym 15963 top.frame_buffer[4]_SB_DFFESR_Q_10_R[0]
.sym 15966 top.frame_buffer[4]_SB_DFFESR_Q_10_E
.sym 15969 top.frame_buffer[4][6]
.sym 15974 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 15977 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 15978 top.frame_buffer[2]_SB_DFFESR_Q_E
.sym 15979 top.frame_buffer[5]_SB_DFFESR_Q_7_E
.sym 15980 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 15982 top.frame_buffer[5]_SB_DFFESR_Q_7_E
.sym 15986 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 16011 top.frame_buffer[0]_SB_DFFESR_Q_12_R[0]
.sym 16012 uart_rx_data[3]
.sym 16016 top.frame_buffer[0]_SB_DFFESR_Q_12_R[0]
.sym 16017 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 16018 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 16021 top.frame_buffer[0]_SB_DFFESR_Q_12_E
.sym 16023 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 16030 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[1]
.sym 16031 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 16032 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 16038 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 16039 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 16043 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 16050 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 16051 top.frame_buffer[0]_SB_DFFESR_Q_12_R[0]
.sym 16060 uart_rx_data[3]
.sym 16062 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[1]
.sym 16063 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 16082 top.frame_buffer[0]_SB_DFFESR_Q_12_E
.sym 16083 CLK$SB_IO_IN_$glb_clk
.sym 16084 top.frame_buffer[0]_SB_DFFESR_Q_12_R[0]
.sym 16088 top.frame_buffer[0]_SB_DFFESR_Q_8_E
.sym 16092 top.frame_buffer[0][13]
.sym 16097 top.frame_buffer[0]_SB_DFFESR_Q_12_R[0]
.sym 16098 top.frame_buffer[4]_SB_DFFESR_Q_10_R[0]
.sym 16104 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 16105 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 16106 top.frame_buffer[4]_SB_DFFESR_Q_10_R[0]
.sym 16107 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 16112 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 16114 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 16117 top.frame_buffer[3]_SB_DFFESR_Q_7_E
.sym 16118 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 16119 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 16120 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 16128 top.frame_buffer[3]_SB_DFFESR_Q_7_E
.sym 16130 top.frame_buffer[3]_SB_DFFESR_Q_7_R[0]
.sym 16132 top.frame_buffer[3]_SB_DFFESR_Q_7_R[0]
.sym 16137 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 16138 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 16140 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 16144 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 16159 top.frame_buffer[3]_SB_DFFESR_Q_7_R[0]
.sym 16161 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 16174 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 16196 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 16197 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 16205 top.frame_buffer[3]_SB_DFFESR_Q_7_E
.sym 16206 CLK$SB_IO_IN_$glb_clk
.sym 16207 top.frame_buffer[3]_SB_DFFESR_Q_7_R[0]
.sym 16208 top.frame_buffer[1][13]
.sym 16209 top.frame_buffer[0]_SB_DFFESR_Q_8_R[0]
.sym 16210 top.frame_buffer[1]_SB_DFFESR_Q_10_R[0]
.sym 16211 top.frame_buffer[1]_SB_DFFESR_Q_10_E
.sym 16214 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 16215 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 16226 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 16227 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 16228 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 16234 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 16237 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 16239 uart_rx_data[3]
.sym 16241 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 16242 top.frame_buffer[6][14]
.sym 16243 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 16251 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 16253 top.frame_buffer[4][14]
.sym 16254 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 16255 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 16256 top.frame_buffer[0][14]
.sym 16258 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 16259 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 16261 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 16262 top.frame_buffer[15]_SB_DFFESR_Q_11_R[0]
.sym 16264 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 16265 top.frame_buffer[2][14]
.sym 16268 top.frame_buffer[6][14]
.sym 16270 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 16271 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 16272 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 16273 top.frame_buffer[15]_SB_DFFESR_Q_11_R[0]
.sym 16276 top.frame_buffer[15]_SB_DFFESR_Q_11_E
.sym 16278 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 16279 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 16280 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 16282 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 16285 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 16295 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 16301 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 16302 top.frame_buffer[15]_SB_DFFESR_Q_11_R[0]
.sym 16306 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 16307 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 16308 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 16309 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 16312 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 16313 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 16314 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 16315 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 16318 top.frame_buffer[4][14]
.sym 16319 top.frame_buffer[0][14]
.sym 16320 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 16321 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 16324 top.frame_buffer[6][14]
.sym 16325 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 16326 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 16327 top.frame_buffer[2][14]
.sym 16328 top.frame_buffer[15]_SB_DFFESR_Q_11_E
.sym 16329 CLK$SB_IO_IN_$glb_clk
.sym 16330 top.frame_buffer[15]_SB_DFFESR_Q_11_R[0]
.sym 16331 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 16332 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 16333 top.frame_buffer[5][14]
.sym 16334 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 16335 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 16336 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 16337 top.frame_buffer[5]_SB_DFFESR_Q_1_E
.sym 16338 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 16343 top.frame_buffer[15]_SB_DFFESR_Q_11_R[0]
.sym 16345 top.frame_buffer[4]_SB_DFFESR_Q_2_E
.sym 16346 P1A8$SB_IO_OUT
.sym 16349 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 16351 top.frame_buffer[4]_SB_DFFESR_Q_2_E
.sym 16355 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 16356 top.frame_buffer[15][14]
.sym 16357 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 16358 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 16360 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 16362 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 16363 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 16364 top.frame_buffer[13]_SB_DFFESR_Q_10_E
.sym 16365 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 16366 P1A3$SB_IO_OUT
.sym 16374 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 16375 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 16376 top.frame_buffer[0]_SB_DFFESR_Q_14_R[0]
.sym 16378 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 16380 top.frame_buffer[1][14]
.sym 16382 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 16383 top.frame_buffer[0]_SB_DFFESR_Q_14_E
.sym 16385 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 16386 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3[1]
.sym 16390 top.frame_buffer[5][14]
.sym 16392 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 16393 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 16398 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 16399 uart_rx_data[3]
.sym 16402 top.frame_buffer[0]_SB_DFFESR_Q_14_R[0]
.sym 16417 uart_rx_data[3]
.sym 16418 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3[1]
.sym 16420 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 16425 top.frame_buffer[0]_SB_DFFESR_Q_14_R[0]
.sym 16426 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 16431 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 16432 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3[1]
.sym 16435 top.frame_buffer[1][14]
.sym 16436 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 16437 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 16438 top.frame_buffer[5][14]
.sym 16441 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 16442 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 16447 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 16451 top.frame_buffer[0]_SB_DFFESR_Q_14_E
.sym 16452 CLK$SB_IO_IN_$glb_clk
.sym 16453 top.frame_buffer[0]_SB_DFFESR_Q_14_R[0]
.sym 16454 top.frame_buffer[14]_SB_DFFESR_Q_12_E
.sym 16456 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 16457 top.frame_buffer[14]_SB_DFFESR_Q_12_R[0]
.sym 16458 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 16459 top.frame_buffer[5]_SB_DFFESR_Q_1_R[0]
.sym 16466 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]
.sym 16467 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 16468 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 16472 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 16478 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 16479 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 16482 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 16486 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 16489 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 16497 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 16499 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 16500 top.frame_buffer[1]_SB_DFFESR_Q_6_R[0]
.sym 16501 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 16503 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 16504 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 16506 top.frame_buffer[1]_SB_DFFESR_Q_6_E
.sym 16507 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 16508 top.frame_buffer[13][14]
.sym 16509 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 16513 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 16516 top.frame_buffer[15][14]
.sym 16518 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 16522 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 16524 top.frame_buffer[1]_SB_DFFESR_Q_6_R[0]
.sym 16526 P1A3$SB_IO_OUT
.sym 16528 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 16535 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 16537 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 16540 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 16541 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 16542 P1A3$SB_IO_OUT
.sym 16543 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 16546 top.frame_buffer[1]_SB_DFFESR_Q_6_R[0]
.sym 16547 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 16552 top.frame_buffer[13][14]
.sym 16553 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 16554 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 16555 top.frame_buffer[15][14]
.sym 16559 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 16560 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 16574 top.frame_buffer[1]_SB_DFFESR_Q_6_E
.sym 16575 CLK$SB_IO_IN_$glb_clk
.sym 16576 top.frame_buffer[1]_SB_DFFESR_Q_6_R[0]
.sym 16579 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 16580 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 16581 top.frame_buffer[13]_SB_DFFESR_Q_10_E
.sym 16582 top.frame_buffer[13][13]
.sym 16584 top.frame_buffer[13]_SB_DFFESR_Q_10_R[0]
.sym 16591 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 16593 top.frame_buffer[12]_SB_DFFESR_Q_14_R[0]
.sym 16601 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 16604 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 16605 top.frame_buffer[5]_SB_DFFESR_Q_3_R[0]
.sym 16606 top.frame_buffer[14][13]
.sym 16608 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 16611 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 16612 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 16621 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 16627 top.frame_buffer[12]_SB_DFFESR_Q_14_R[0]
.sym 16629 top.frame_buffer[12]_SB_DFFESR_Q_14_E
.sym 16630 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 16647 top.frame_buffer[12]_SB_DFFESR_Q_14_R[0]
.sym 16664 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 16693 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 16694 top.frame_buffer[12]_SB_DFFESR_Q_14_R[0]
.sym 16697 top.frame_buffer[12]_SB_DFFESR_Q_14_E
.sym 16698 CLK$SB_IO_IN_$glb_clk
.sym 16699 top.frame_buffer[12]_SB_DFFESR_Q_14_R[0]
.sym 16700 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 16702 top.frame_buffer[8]_SB_DFFESR_Q_1_R[0]
.sym 16703 top.frame_buffer[8]_SB_DFFESR_Q_1_E
.sym 16707 top.frame_buffer[8][13]
.sym 16715 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 16716 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 16719 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 16731 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 16732 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 16735 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 16743 top.frame_buffer[3]_SB_DFFE_Q_E
.sym 16744 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 16745 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 16746 uart_rx_data[3]
.sym 16747 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[1]
.sym 16751 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 16753 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 16755 rst_delayed
.sym 16756 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 16758 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 16759 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 16760 top.frame_buffer[2][13]
.sym 16764 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 16772 top.frame_buffer[3][13]
.sym 16775 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 16776 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[1]
.sym 16777 uart_rx_data[3]
.sym 16780 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 16782 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 16783 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 16786 top.frame_buffer[3][13]
.sym 16787 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 16789 top.frame_buffer[2][13]
.sym 16799 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 16800 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 16816 rst_delayed
.sym 16817 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 16818 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 16819 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 16820 top.frame_buffer[3]_SB_DFFE_Q_E
.sym 16821 CLK$SB_IO_IN_$glb_clk
.sym 16823 top.frame_buffer[5]_SB_DFFESR_Q_3_R[0]
.sym 16824 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 16825 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 16827 top.frame_buffer[5][12]
.sym 16829 top.frame_buffer[5]_SB_DFFESR_Q_3_E
.sym 16832 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 16835 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 16836 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 16838 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 16839 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 16846 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 16849 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 16851 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 16855 top.frame_buffer[12]_SB_DFFESR_Q_15_E
.sym 16864 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 16865 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 16866 top.frame_buffer[12]_SB_DFFESR_Q_15_E
.sym 16867 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 16870 top.frame_buffer[13][15]
.sym 16871 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[1]
.sym 16874 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 16875 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 16876 top.frame_buffer[12][15]
.sym 16877 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O[0]
.sym 16878 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 16882 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 16890 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 16891 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 16893 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 16895 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O[0]
.sym 16898 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 16899 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O[0]
.sym 16903 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 16904 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 16905 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 16906 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 16910 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 16912 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[1]
.sym 16921 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 16928 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 16929 top.frame_buffer[12][15]
.sym 16930 top.frame_buffer[13][15]
.sym 16941 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 16942 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 16943 top.frame_buffer[12]_SB_DFFESR_Q_15_E
.sym 16944 CLK$SB_IO_IN_$glb_clk
.sym 16945 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O[0]
.sym 16946 top.frame_buffer[5]_SB_DFFESR_Q_R[0]
.sym 16947 top.frame_buffer[4][12]
.sym 16948 top.frame_buffer[4]_SB_DFFESR_Q_4_E
.sym 16951 top.frame_buffer[4]_SB_DFFESR_Q_4_R[0]
.sym 16954 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 16962 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 16963 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 16964 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 16966 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 16967 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 16971 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 16972 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 16974 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 16975 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 16977 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 16979 top.frame_buffer[5]_SB_DFFESR_Q_R[0]
.sym 16995 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 16996 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 16997 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 16998 top.frame_buffer[8]_SB_DFFESR_Q_8_E
.sym 17000 top.frame_buffer[9][15]
.sym 17004 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 17005 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 17007 top.frame_buffer[8]_SB_DFFESR_Q_8_R[0]
.sym 17013 top.frame_buffer[8][15]
.sym 17033 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 17040 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 17041 top.frame_buffer[8]_SB_DFFESR_Q_8_R[0]
.sym 17046 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 17047 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 17056 top.frame_buffer[9][15]
.sym 17058 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 17059 top.frame_buffer[8][15]
.sym 17066 top.frame_buffer[8]_SB_DFFESR_Q_8_E
.sym 17067 CLK$SB_IO_IN_$glb_clk
.sym 17068 top.frame_buffer[8]_SB_DFFESR_Q_8_R[0]
.sym 17071 top.frame_buffer[5]_SB_DFFESR_Q_E
.sym 17073 top.frame_buffer[5][15]
.sym 17082 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 17085 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 17088 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 17094 top.frame_buffer[5][15]
.sym 17098 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 17099 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 17102 top.frame_buffer[14][13]
.sym 17103 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 17119 rst_delayed
.sym 17121 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 17122 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 17128 top.frame_buffer[2]_SB_DFFE_Q_E
.sym 17129 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 17134 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 17137 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 17156 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 17157 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 17158 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 17161 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 17162 rst_delayed
.sym 17163 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 17164 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 17189 top.frame_buffer[2]_SB_DFFE_Q_E
.sym 17190 CLK$SB_IO_IN_$glb_clk
.sym 17192 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 17198 top.frame_buffer[13]_SB_DFFE_Q_E
.sym 17210 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 17214 top.frame_buffer[9][15]
.sym 17224 top.frame_buffer[9]_SB_DFFE_Q_2_E
.sym 17233 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 17235 top.frame_buffer[9]_SB_DFFE_Q_2_E
.sym 17238 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 17239 rst_delayed
.sym 17240 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 17241 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 17246 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 17266 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 17267 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 17269 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 17272 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 17273 rst_delayed
.sym 17274 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 17275 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 17312 top.frame_buffer[9]_SB_DFFE_Q_2_E
.sym 17313 CLK$SB_IO_IN_$glb_clk
.sym 17318 top.frame_buffer[14]_SB_DFFE_Q_E
.sym 17319 top.frame_buffer[14][13]
.sym 17334 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 17335 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 17349 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 17450 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 17453 rst_delayed
.sym 18892 top.sclk_en
.sym 18898 P1A9$SB_IO_OUT
.sym 18913 top.frame_buffer[0]_SB_DFFESR_Q_8_R[0]
.sym 18923 P1A10$SB_IO_OUT
.sym 18935 top.frame_buffer[1]_SB_DFFESR_Q_8_E
.sym 18936 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 18939 top.frame_buffer[1]_SB_DFFESR_Q_8_R[0]
.sym 18946 top.frame_buffer[1]_SB_DFFESR_Q_8_R[0]
.sym 18951 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 18972 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 18978 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 18980 top.frame_buffer[1]_SB_DFFESR_Q_8_R[0]
.sym 19012 top.frame_buffer[1]_SB_DFFESR_Q_8_E
.sym 19013 CLK$SB_IO_IN_$glb_clk
.sym 19014 top.frame_buffer[1]_SB_DFFESR_Q_8_R[0]
.sym 19019 top.led_data_state[4]
.sym 19024 top.led_data_state[2]
.sym 19036 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 19038 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 19057 top.sclk_en_SB_DFFESR_Q_D[0]
.sym 19072 top.frame_buffer[1][5]
.sym 19079 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 19082 top.frame_buffer[3]_SB_DFFESR_Q_6_E
.sym 19098 top.frame_buffer[3]_SB_DFFESR_Q_6_E
.sym 19100 top.frame_buffer[3]_SB_DFFESR_Q_6_R[0]
.sym 19104 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 19106 top.frame_buffer[3]_SB_DFFESR_Q_6_R[0]
.sym 19108 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 19113 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 19118 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 19130 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 19132 top.frame_buffer[3]_SB_DFFESR_Q_6_R[0]
.sym 19147 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 19166 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 19167 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 19175 top.frame_buffer[3]_SB_DFFESR_Q_6_E
.sym 19176 CLK$SB_IO_IN_$glb_clk
.sym 19177 top.frame_buffer[3]_SB_DFFESR_Q_6_R[0]
.sym 19179 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 19181 top.frame_buffer[12]_SB_DFFESR_Q_6_R[0]
.sym 19183 top.frame_buffer[12]_SB_DFFESR_Q_6_E
.sym 19184 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 19191 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 19193 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 19195 top.led_data_state[3]
.sym 19196 top.col_cnt_SB_DFFESS_Q_E[0]
.sym 19197 top.led_data_state[4]
.sym 19198 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 19200 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 19201 top.frame_buffer[1]_SB_DFFESR_Q_2_E
.sym 19202 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 19207 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19212 top.frame_buffer[11]_SB_DFFESR_Q_5_R[0]
.sym 19219 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 19221 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 19222 top.frame_buffer[3][6]
.sym 19227 top.frame_buffer[7][6]
.sym 19230 top.frame_buffer[15]_SB_DFFESR_Q_6_E
.sym 19237 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 19238 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 19239 top.frame_buffer[15]_SB_DFFESR_Q_6_R[0]
.sym 19241 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 19244 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 19247 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 19261 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 19264 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 19267 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 19278 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 19279 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 19282 top.frame_buffer[7][6]
.sym 19283 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 19284 top.frame_buffer[3][6]
.sym 19285 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 19295 top.frame_buffer[15]_SB_DFFESR_Q_6_R[0]
.sym 19296 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 19298 top.frame_buffer[15]_SB_DFFESR_Q_6_E
.sym 19299 CLK$SB_IO_IN_$glb_clk
.sym 19300 top.frame_buffer[15]_SB_DFFESR_Q_6_R[0]
.sym 19301 top.frame_buffer[5]_SB_DFFESR_Q_8_E
.sym 19303 top.frame_buffer[5]_SB_DFFESR_Q_8_R[0]
.sym 19306 top.frame_buffer[5][6]
.sym 19307 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 19308 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 19316 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 19317 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 19319 top.frame_buffer[3]_SB_DFFESR_Q_6_R[0]
.sym 19320 top.frame_buffer[0][5]
.sym 19321 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19322 top.frame_buffer[10][5]
.sym 19323 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 19327 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 19329 top.frame_buffer[13]_SB_DFFESR_Q_6_R[0]
.sym 19330 top.frame_buffer[6][5]
.sym 19332 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 19343 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 19345 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19347 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 19348 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 19349 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 19351 top.frame_buffer[5][5]
.sym 19353 top.frame_buffer[5]_SB_DFFESR_Q_9_E
.sym 19355 top.frame_buffer[5]_SB_DFFESR_Q_9_R[0]
.sym 19358 top.frame_buffer[5]_SB_DFFESR_Q_9_R[0]
.sym 19359 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 19362 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 19364 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 19367 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19368 top.frame_buffer[4][5]
.sym 19372 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 19377 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 19378 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 19383 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 19393 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 19394 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 19395 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 19396 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19399 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 19400 top.frame_buffer[4][5]
.sym 19401 top.frame_buffer[5][5]
.sym 19402 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19419 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 19420 top.frame_buffer[5]_SB_DFFESR_Q_9_R[0]
.sym 19421 top.frame_buffer[5]_SB_DFFESR_Q_9_E
.sym 19422 CLK$SB_IO_IN_$glb_clk
.sym 19423 top.frame_buffer[5]_SB_DFFESR_Q_9_R[0]
.sym 19427 top.frame_buffer[11]_SB_DFFESR_Q_5_R[0]
.sym 19429 top.frame_buffer[11]_SB_DFFESR_Q_5_E
.sym 19431 top.frame_buffer[11][6]
.sym 19436 top.frame_buffer[5]_SB_DFFESR_Q_9_R[0]
.sym 19439 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19440 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 19444 top.frame_buffer[6]_SB_DFFESR_Q_5_E
.sym 19447 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 19451 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 19456 top.frame_buffer[4]_SB_DFFESR_Q_8_E
.sym 19457 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 19458 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]
.sym 19465 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 19467 top.frame_buffer[4]_SB_DFFESR_Q_8_E
.sym 19469 top.frame_buffer[4]_SB_DFFESR_Q_8_R[0]
.sym 19471 top.frame_buffer[6][6]
.sym 19472 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 19473 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 19475 top.frame_buffer[7][5]
.sym 19477 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 19478 top.frame_buffer[2][6]
.sym 19479 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19480 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 19481 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 19483 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 19485 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 19487 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 19489 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 19490 top.frame_buffer[6][5]
.sym 19495 top.frame_buffer[4]_SB_DFFESR_Q_8_R[0]
.sym 19496 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 19498 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 19501 top.frame_buffer[4]_SB_DFFESR_Q_8_R[0]
.sym 19504 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 19505 top.frame_buffer[6][6]
.sym 19506 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 19507 top.frame_buffer[2][6]
.sym 19510 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 19516 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 19517 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 19518 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 19519 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 19534 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 19536 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 19540 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19541 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 19542 top.frame_buffer[7][5]
.sym 19543 top.frame_buffer[6][5]
.sym 19544 top.frame_buffer[4]_SB_DFFESR_Q_8_E
.sym 19545 CLK$SB_IO_IN_$glb_clk
.sym 19546 top.frame_buffer[4]_SB_DFFESR_Q_8_R[0]
.sym 19547 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 19548 top.frame_buffer[9][6]
.sym 19549 top.frame_buffer[9]_SB_DFFESR_Q_7_R[0]
.sym 19550 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 19551 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 19552 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 19553 top.frame_buffer[9]_SB_DFFESR_Q_7_E
.sym 19555 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 19558 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 19566 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 19571 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 19572 top.frame_buffer[4][7]
.sym 19575 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 19578 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 19581 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[1]
.sym 19588 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 19590 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 19591 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 19595 top.frame_buffer[15][6]
.sym 19596 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 19597 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 19598 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 19599 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 19601 top.frame_buffer[13]_SB_DFFESR_Q_6_R[0]
.sym 19603 top.frame_buffer[13]_SB_DFFESR_Q_6_R[0]
.sym 19604 P1A3$SB_IO_OUT
.sym 19610 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 19611 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 19612 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19613 top.frame_buffer[13][6]
.sym 19615 top.frame_buffer[13]_SB_DFFESR_Q_6_E
.sym 19616 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 19617 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 19621 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 19622 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19623 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 19624 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 19628 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 19633 top.frame_buffer[13][6]
.sym 19634 top.frame_buffer[15][6]
.sym 19635 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 19636 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19640 top.frame_buffer[13]_SB_DFFESR_Q_6_R[0]
.sym 19642 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 19657 P1A3$SB_IO_OUT
.sym 19658 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 19659 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 19660 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 19663 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 19665 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 19667 top.frame_buffer[13]_SB_DFFESR_Q_6_E
.sym 19668 CLK$SB_IO_IN_$glb_clk
.sym 19669 top.frame_buffer[13]_SB_DFFESR_Q_6_R[0]
.sym 19672 top.frame_buffer[0][6]
.sym 19673 top.frame_buffer[0]_SB_DFFESR_Q_11_E
.sym 19674 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 19675 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 19676 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 19677 top.frame_buffer[0]_SB_DFFESR_Q_11_R[0]
.sym 19682 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 19684 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 19685 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 19686 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 19687 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 19689 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 19693 top.frame_buffer[10]_SB_DFFESR_Q_1_E
.sym 19695 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 19698 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19699 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 19700 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 19703 top.frame_buffer[11]_SB_DFFESR_Q_10_E
.sym 19711 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 19714 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19715 top.frame_buffer[5]_SB_DFFESR_Q_7_R[0]
.sym 19716 P1A8$SB_IO_OUT
.sym 19717 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 19718 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 19722 top.frame_buffer[5]_SB_DFFESR_Q_7_E
.sym 19723 top.frame_buffer[5]_SB_DFFESR_Q_7_R[0]
.sym 19725 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 19726 top.frame_buffer[4][6]
.sym 19727 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 19728 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 19729 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 19731 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 19732 top.frame_buffer[4][7]
.sym 19733 top.frame_buffer[5][7]
.sym 19737 top.frame_buffer[0][6]
.sym 19738 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 19744 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 19745 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 19746 top.frame_buffer[4][6]
.sym 19747 top.frame_buffer[0][6]
.sym 19756 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 19757 top.frame_buffer[4][7]
.sym 19758 top.frame_buffer[5][7]
.sym 19759 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19768 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 19771 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 19774 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 19775 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 19776 P1A8$SB_IO_OUT
.sym 19777 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 19780 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 19787 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 19788 top.frame_buffer[5]_SB_DFFESR_Q_7_R[0]
.sym 19790 top.frame_buffer[5]_SB_DFFESR_Q_7_E
.sym 19791 CLK$SB_IO_IN_$glb_clk
.sym 19792 top.frame_buffer[5]_SB_DFFESR_Q_7_R[0]
.sym 19796 top.frame_buffer[6][14]
.sym 19797 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 19799 top.frame_buffer[6]_SB_DFFESR_Q_2_E
.sym 19806 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 19807 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 19808 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19809 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 19811 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 19812 P1A8$SB_IO_OUT
.sym 19815 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 19819 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 19820 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3[1]
.sym 19823 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 19826 rst_delayed
.sym 19836 top.frame_buffer[4]_SB_DFFESR_Q_10_E
.sym 19838 top.frame_buffer[4]_SB_DFFESR_Q_10_R[0]
.sym 19840 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 19845 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 19846 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 19847 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 19859 top.frame_buffer[4]_SB_DFFESR_Q_10_R[0]
.sym 19874 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 19875 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 19891 top.frame_buffer[4]_SB_DFFESR_Q_10_R[0]
.sym 19893 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 19910 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 19913 top.frame_buffer[4]_SB_DFFESR_Q_10_E
.sym 19914 CLK$SB_IO_IN_$glb_clk
.sym 19915 top.frame_buffer[4]_SB_DFFESR_Q_10_R[0]
.sym 19917 top.frame_buffer[6]_SB_DFFESR_Q_2_R[0]
.sym 19918 top.frame_buffer[11][14]
.sym 19920 top.frame_buffer[11]_SB_DFFESR_Q_10_E
.sym 19922 top.frame_buffer[11]_SB_DFFESR_Q_10_R[0]
.sym 19929 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 19931 top.frame_buffer[6][14]
.sym 19932 top.frame_buffer[4]_SB_DFFESR_Q_10_E
.sym 19934 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19938 uart_rx_data[3]
.sym 19941 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 19942 top.frame_buffer[5]_SB_DFFESR_Q_1_E
.sym 19948 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 19949 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]
.sym 19957 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 19958 top.frame_buffer[0]_SB_DFFESR_Q_8_R[0]
.sym 19968 top.frame_buffer[0]_SB_DFFESR_Q_8_E
.sym 19969 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 19986 top.frame_buffer[0]_SB_DFFESR_Q_8_R[0]
.sym 20009 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 20010 top.frame_buffer[0]_SB_DFFESR_Q_8_R[0]
.sym 20032 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 20036 top.frame_buffer[0]_SB_DFFESR_Q_8_E
.sym 20037 CLK$SB_IO_IN_$glb_clk
.sym 20038 top.frame_buffer[0]_SB_DFFESR_Q_8_R[0]
.sym 20039 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 20040 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3[1]
.sym 20041 top.frame_buffer[4][13]
.sym 20042 P1B1_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 20043 top.frame_buffer[4]_SB_DFFESR_Q_2_R[0]
.sym 20046 top.frame_buffer[4]_SB_DFFESR_Q_2_E
.sym 20052 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 20053 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 20056 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 20057 P1A3$SB_IO_OUT
.sym 20060 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 20062 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 20063 top.frame_buffer[11][14]
.sym 20067 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 20069 top.frame_buffer[14]_SB_DFFESR_Q_12_R[0]
.sym 20070 top.frame_buffer[9][14]
.sym 20071 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 20072 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 20080 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 20082 top.frame_buffer[1]_SB_DFFESR_Q_10_R[0]
.sym 20084 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 20086 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 20087 top.frame_buffer[0][13]
.sym 20089 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 20092 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 20094 P1A8$SB_IO_OUT
.sym 20099 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 20100 top.frame_buffer[1]_SB_DFFESR_Q_10_R[0]
.sym 20102 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 20104 top.frame_buffer[1][13]
.sym 20107 top.frame_buffer[1]_SB_DFFESR_Q_10_E
.sym 20108 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 20110 P1A3$SB_IO_OUT
.sym 20115 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 20120 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 20121 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 20126 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 20128 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 20133 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 20134 top.frame_buffer[1]_SB_DFFESR_Q_10_R[0]
.sym 20150 top.frame_buffer[0][13]
.sym 20151 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 20152 top.frame_buffer[1][13]
.sym 20155 P1A3$SB_IO_OUT
.sym 20156 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 20157 P1A8$SB_IO_OUT
.sym 20158 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 20159 top.frame_buffer[1]_SB_DFFESR_Q_10_E
.sym 20160 CLK$SB_IO_IN_$glb_clk
.sym 20161 top.frame_buffer[1]_SB_DFFESR_Q_10_R[0]
.sym 20162 top.frame_buffer[6][13]
.sym 20163 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 20164 top.frame_buffer[6]_SB_DFFESR_Q_6_E
.sym 20165 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 20166 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]
.sym 20167 top.frame_buffer[6]_SB_DFFESR_Q_6_R[0]
.sym 20168 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 20169 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 20175 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 20176 uart_rx_data[1]
.sym 20177 P1B1_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 20179 uart_rx_data[0]
.sym 20180 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 20181 top.frame_buffer[5][13]
.sym 20184 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 20186 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 20189 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 20190 top.frame_buffer[13]_SB_DFFESR_Q_10_R[0]
.sym 20191 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 20195 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 20196 top.frame_buffer[7][13]
.sym 20204 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 20205 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 20207 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 20208 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 20209 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 20210 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 20211 P1A8$SB_IO_OUT
.sym 20212 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 20213 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 20214 top.frame_buffer[5]_SB_DFFESR_Q_1_E
.sym 20215 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 20216 top.frame_buffer[5]_SB_DFFESR_Q_1_R[0]
.sym 20217 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 20219 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 20221 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 20222 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 20223 top.frame_buffer[11][14]
.sym 20225 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 20227 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 20228 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 20229 P1A3$SB_IO_OUT
.sym 20230 top.frame_buffer[9][14]
.sym 20231 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 20232 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 20234 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 20236 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 20237 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 20238 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 20239 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 20242 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 20243 top.frame_buffer[11][14]
.sym 20244 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 20245 top.frame_buffer[9][14]
.sym 20248 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 20254 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 20255 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 20256 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 20257 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 20260 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 20261 P1A8$SB_IO_OUT
.sym 20262 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 20263 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 20266 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 20267 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 20268 P1A3$SB_IO_OUT
.sym 20269 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 20273 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 20274 top.frame_buffer[5]_SB_DFFESR_Q_1_R[0]
.sym 20278 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 20279 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 20280 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 20281 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 20282 top.frame_buffer[5]_SB_DFFESR_Q_1_E
.sym 20283 CLK$SB_IO_IN_$glb_clk
.sym 20284 top.frame_buffer[5]_SB_DFFESR_Q_1_R[0]
.sym 20289 top.frame_buffer[8]_SB_DFFESR_Q_3_R[0]
.sym 20291 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 20292 top.frame_buffer[8]_SB_DFFESR_Q_3_E
.sym 20298 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 20300 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 20301 uart_rx_data[0]
.sym 20302 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 20303 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 20307 P1A8$SB_IO_OUT
.sym 20310 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 20311 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 20312 uart_rx_data[1]
.sym 20316 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 20317 top.frame_buffer[14]_SB_DFFESR_Q_12_E
.sym 20318 rst_delayed
.sym 20328 top.frame_buffer[14]_SB_DFFESR_Q_12_E
.sym 20329 top.frame_buffer[14]_SB_DFFESR_Q_12_R[0]
.sym 20330 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 20332 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 20336 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 20340 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 20344 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 20345 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 20346 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 20352 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 20354 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 20355 top.frame_buffer[14]_SB_DFFESR_Q_12_R[0]
.sym 20361 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 20362 top.frame_buffer[14]_SB_DFFESR_Q_12_R[0]
.sym 20371 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 20377 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 20379 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 20383 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 20384 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 20385 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 20386 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 20389 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 20391 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 20405 top.frame_buffer[14]_SB_DFFESR_Q_12_E
.sym 20406 CLK$SB_IO_IN_$glb_clk
.sym 20407 top.frame_buffer[14]_SB_DFFESR_Q_12_R[0]
.sym 20408 top.frame_buffer[12]_SB_DFFESR_Q_13_E
.sym 20409 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 20412 top.frame_buffer[12]_SB_DFFESR_Q_13_R[0]
.sym 20414 top.frame_buffer[12][13]
.sym 20425 top.frame_buffer[8]_SB_DFFESR_Q_3_E
.sym 20428 uart_rx_data[3]
.sym 20429 top.frame_buffer[8]_SB_DFFESR_Q_3_E
.sym 20430 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 20433 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 20434 top.frame_buffer[5]_SB_DFFESR_Q_3_E
.sym 20436 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 20437 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 20438 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 20441 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 20442 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 20443 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 20449 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 20450 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 20451 top.frame_buffer[13]_SB_DFFESR_Q_10_E
.sym 20454 top.frame_buffer[13][13]
.sym 20455 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 20460 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 20461 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 20462 top.frame_buffer[13]_SB_DFFESR_Q_10_R[0]
.sym 20463 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 20464 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 20465 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 20470 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 20471 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 20472 top.frame_buffer[13]_SB_DFFESR_Q_10_R[0]
.sym 20479 top.frame_buffer[12][13]
.sym 20494 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 20495 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 20496 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 20497 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 20500 top.frame_buffer[13][13]
.sym 20501 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 20502 top.frame_buffer[12][13]
.sym 20503 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 20508 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 20509 top.frame_buffer[13]_SB_DFFESR_Q_10_R[0]
.sym 20512 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 20526 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 20527 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 20528 top.frame_buffer[13]_SB_DFFESR_Q_10_E
.sym 20529 CLK$SB_IO_IN_$glb_clk
.sym 20530 top.frame_buffer[13]_SB_DFFESR_Q_10_R[0]
.sym 20531 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 20532 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 20533 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 20534 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[1]
.sym 20535 top.frame_buffer[9][13]
.sym 20536 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 20537 top.frame_buffer[9]_SB_DFFESR_Q_3_E
.sym 20538 top.frame_buffer[9]_SB_DFFESR_Q_3_R[0]
.sym 20543 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 20544 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 20546 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 20547 top.frame_buffer[13]_SB_DFFESR_Q_10_E
.sym 20551 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 20554 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 20562 top.frame_buffer[15][12]
.sym 20579 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 20581 top.frame_buffer[14][13]
.sym 20582 top.frame_buffer[8]_SB_DFFESR_Q_1_R[0]
.sym 20583 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 20584 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 20586 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 20587 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 20591 top.frame_buffer[15][13]
.sym 20592 top.frame_buffer[8]_SB_DFFESR_Q_1_R[0]
.sym 20594 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 20599 top.frame_buffer[8]_SB_DFFESR_Q_1_E
.sym 20605 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 20606 top.frame_buffer[15][13]
.sym 20607 top.frame_buffer[14][13]
.sym 20608 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 20619 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 20620 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 20624 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 20625 top.frame_buffer[8]_SB_DFFESR_Q_1_R[0]
.sym 20649 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 20651 top.frame_buffer[8]_SB_DFFESR_Q_1_E
.sym 20652 CLK$SB_IO_IN_$glb_clk
.sym 20653 top.frame_buffer[8]_SB_DFFESR_Q_1_R[0]
.sym 20654 top.frame_buffer[15]_SB_DFFESR_Q_10_E
.sym 20656 top.frame_buffer[15]_SB_DFFESR_Q_10_R[0]
.sym 20657 top.frame_buffer[15][13]
.sym 20661 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 20666 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 20667 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 20668 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 20669 top.frame_buffer[14]_SB_DFFESR_Q_11_R[0]
.sym 20671 uart_rx_data[0]
.sym 20672 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 20673 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 20675 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 20676 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 20687 top.frame_buffer[7][13]
.sym 20695 top.frame_buffer[5]_SB_DFFESR_Q_3_R[0]
.sym 20696 top.frame_buffer[4][12]
.sym 20698 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 20699 top.frame_buffer[5][12]
.sym 20700 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 20702 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 20705 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 20706 top.frame_buffer[5]_SB_DFFESR_Q_3_E
.sym 20708 top.frame_buffer[5]_SB_DFFESR_Q_3_R[0]
.sym 20710 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 20723 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 20724 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 20725 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 20726 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 20729 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 20731 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 20734 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 20736 top.frame_buffer[4][12]
.sym 20737 top.frame_buffer[5][12]
.sym 20740 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 20741 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 20742 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 20743 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 20755 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 20764 top.frame_buffer[5]_SB_DFFESR_Q_3_R[0]
.sym 20766 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 20774 top.frame_buffer[5]_SB_DFFESR_Q_3_E
.sym 20775 CLK$SB_IO_IN_$glb_clk
.sym 20776 top.frame_buffer[5]_SB_DFFESR_Q_3_R[0]
.sym 20777 top.frame_buffer[11]_SB_DFFESR_Q_9_E
.sym 20778 top.frame_buffer[11]_SB_DFFESR_Q_9_R[0]
.sym 20780 top.frame_buffer[11][12]
.sym 20789 top.frame_buffer[5]_SB_DFFESR_Q_3_R[0]
.sym 20790 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 20794 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 20796 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 20799 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 20800 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 20801 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 20803 top.frame_buffer[13]_SB_DFFE_Q_E
.sym 20805 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 20808 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 20810 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 20811 rst_delayed
.sym 20818 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 20820 top.frame_buffer[4]_SB_DFFESR_Q_4_E
.sym 20824 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 20826 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 20827 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 20831 top.frame_buffer[4]_SB_DFFESR_Q_4_R[0]
.sym 20832 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 20836 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 20851 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 20853 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 20857 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 20863 top.frame_buffer[4]_SB_DFFESR_Q_4_R[0]
.sym 20864 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 20882 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 20884 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 20897 top.frame_buffer[4]_SB_DFFESR_Q_4_E
.sym 20898 CLK$SB_IO_IN_$glb_clk
.sym 20899 top.frame_buffer[4]_SB_DFFESR_Q_4_R[0]
.sym 20900 top.frame_buffer[9][15]
.sym 20904 top.frame_buffer[9]_SB_DFFESR_Q_1_R[0]
.sym 20907 top.frame_buffer[9]_SB_DFFESR_Q_1_E
.sym 20913 top.frame_buffer[11]_SB_DFFESR_Q_9_R[0]
.sym 20920 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 20921 top.frame_buffer[11]_SB_DFFESR_Q_9_R[0]
.sym 20922 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 20926 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 20928 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 20929 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 20935 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 20941 top.frame_buffer[5]_SB_DFFESR_Q_R[0]
.sym 20943 top.frame_buffer[5]_SB_DFFESR_Q_E
.sym 20944 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 20950 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 20954 top.frame_buffer[5]_SB_DFFESR_Q_R[0]
.sym 20987 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 20988 top.frame_buffer[5]_SB_DFFESR_Q_R[0]
.sym 21000 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 21020 top.frame_buffer[5]_SB_DFFESR_Q_E
.sym 21021 CLK$SB_IO_IN_$glb_clk
.sym 21022 top.frame_buffer[5]_SB_DFFESR_Q_R[0]
.sym 21025 top.frame_buffer[10]_SB_DFFE_Q_E
.sym 21027 top.frame_buffer[10][13]
.sym 21030 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 21036 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 21040 top.frame_buffer[9]_SB_DFFESR_Q_1_E
.sym 21043 top.frame_buffer[9]_SB_DFFESR_Q_1_E
.sym 21049 top.frame_buffer[15][12]
.sym 21053 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 21055 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 21072 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 21075 top.frame_buffer[13]_SB_DFFE_Q_E
.sym 21077 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 21083 rst_delayed
.sym 21088 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 21089 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 21094 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 21097 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 21098 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 21099 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 21100 rst_delayed
.sym 21134 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 21135 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 21136 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 21143 top.frame_buffer[13]_SB_DFFE_Q_E
.sym 21144 CLK$SB_IO_IN_$glb_clk
.sym 21152 top.frame_buffer[15]_SB_DFFE_Q_E
.sym 21153 top.frame_buffer[15][12]
.sym 21167 top.frame_buffer[11]_SB_DFFE_Q_E
.sym 21169 top.frame_buffer[11][13]
.sym 21191 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 21192 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 21194 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 21198 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 21201 rst_delayed
.sym 21202 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 21214 top.frame_buffer[14]_SB_DFFE_Q_E
.sym 21238 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 21239 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 21241 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 21244 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 21245 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 21246 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 21247 rst_delayed
.sym 21266 top.frame_buffer[14]_SB_DFFE_Q_E
.sym 21267 CLK$SB_IO_IN_$glb_clk
.sym 22697 P1A9$SB_IO_OUT
.sym 22721 P1A9$SB_IO_OUT
.sym 22740 top.frame_buffer[6]_SB_DFFESR_Q_2_R[0]
.sym 22767 CLK$SB_IO_IN
.sym 22777 top.sclk_en_SB_DFFESR_Q_D[0]
.sym 22789 top.sclk_en
.sym 22791 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 22806 top.sclk_en_SB_DFFESR_Q_D[0]
.sym 22839 CLK$SB_IO_IN
.sym 22840 top.sclk_en
.sym 22843 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 22844 CLK$SB_IO_IN_$glb_clk
.sym 22845 rst_delayed_$glb_sr
.sym 22866 top.blank_SB_DFFESS_Q_E
.sym 22878 P1A3$SB_IO_OUT
.sym 22885 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 22895 rst_delayed
.sym 22899 top.frame_buffer[12]_SB_DFFESR_Q_6_R[0]
.sym 22931 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 22936 top.col_cnt_SB_DFFESS_Q_E[0]
.sym 22960 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 22993 top.col_cnt_SB_DFFESS_Q_E[0]
.sym 23007 CLK$SB_IO_IN_$glb_clk
.sym 23023 top.led_data_state[2]
.sym 23027 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 23031 top.sclk_en_SB_DFFESR_Q_D[0]
.sym 23033 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 23036 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 23038 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 23039 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 23043 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 23052 top.frame_buffer[12]_SB_DFFESR_Q_6_E
.sym 23053 top.frame_buffer[12]_SB_DFFESR_Q_6_R[0]
.sym 23058 top.frame_buffer[0][5]
.sym 23059 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 23060 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 23061 top.frame_buffer[1][5]
.sym 23066 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 23070 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 23079 top.frame_buffer[12]_SB_DFFESR_Q_6_R[0]
.sym 23080 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 23092 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 23103 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 23104 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 23113 top.frame_buffer[12]_SB_DFFESR_Q_6_R[0]
.sym 23115 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 23119 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 23121 top.frame_buffer[1][5]
.sym 23122 top.frame_buffer[0][5]
.sym 23129 top.frame_buffer[12]_SB_DFFESR_Q_6_E
.sym 23130 CLK$SB_IO_IN_$glb_clk
.sym 23131 top.frame_buffer[12]_SB_DFFESR_Q_6_R[0]
.sym 23146 top.frame_buffer[12]_SB_DFFESR_Q_6_E
.sym 23148 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 23155 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 23158 top.frame_buffer[9]_SB_DFFESR_Q_7_E
.sym 23160 top.frame_buffer[1][6]
.sym 23164 top.frame_buffer[5]_SB_DFFESR_Q_8_E
.sym 23167 P1A3$SB_IO_OUT
.sym 23174 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 23175 top.frame_buffer[5]_SB_DFFESR_Q_8_E
.sym 23177 top.frame_buffer[5]_SB_DFFESR_Q_8_R[0]
.sym 23178 top.frame_buffer[5][6]
.sym 23180 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 23183 top.frame_buffer[5]_SB_DFFESR_Q_8_R[0]
.sym 23186 top.frame_buffer[1][6]
.sym 23187 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 23193 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 23196 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 23198 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 23199 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 23201 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 23203 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 23207 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 23209 top.frame_buffer[5]_SB_DFFESR_Q_8_R[0]
.sym 23219 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 23221 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 23236 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 23242 top.frame_buffer[1][6]
.sym 23243 top.frame_buffer[5][6]
.sym 23244 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 23245 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 23248 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 23249 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 23250 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 23251 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 23252 top.frame_buffer[5]_SB_DFFESR_Q_8_E
.sym 23253 CLK$SB_IO_IN_$glb_clk
.sym 23254 top.frame_buffer[5]_SB_DFFESR_Q_8_R[0]
.sym 23264 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 23265 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 23268 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 23270 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 23273 top.frame_buffer[5]_SB_DFFESR_Q_8_R[0]
.sym 23280 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 23282 P1A3$SB_IO_OUT
.sym 23283 top.frame_buffer[0]_SB_DFFESR_Q_11_R[0]
.sym 23285 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 23287 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 23290 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 23299 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 23306 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 23307 top.frame_buffer[11]_SB_DFFESR_Q_5_R[0]
.sym 23309 top.frame_buffer[11]_SB_DFFESR_Q_5_R[0]
.sym 23313 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 23314 top.frame_buffer[11]_SB_DFFESR_Q_5_E
.sym 23316 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 23347 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 23349 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 23360 top.frame_buffer[11]_SB_DFFESR_Q_5_R[0]
.sym 23361 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 23372 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 23375 top.frame_buffer[11]_SB_DFFESR_Q_5_E
.sym 23376 CLK$SB_IO_IN_$glb_clk
.sym 23377 top.frame_buffer[11]_SB_DFFESR_Q_5_R[0]
.sym 23388 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[1]
.sym 23389 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 23391 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 23393 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 23396 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 23397 top.frame_buffer[11]_SB_DFFESR_Q_5_R[0]
.sym 23398 top.frame_buffer[11]_SB_DFFESR_Q_5_R[0]
.sym 23403 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 23404 top.frame_buffer[6]_SB_DFFESR_Q_2_E
.sym 23408 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 23409 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 23419 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 23420 top.frame_buffer[9][6]
.sym 23421 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 23423 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 23424 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 23425 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 23426 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 23427 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 23429 top.frame_buffer[9]_SB_DFFESR_Q_7_R[0]
.sym 23430 top.frame_buffer[9]_SB_DFFESR_Q_7_E
.sym 23431 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 23432 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 23433 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 23434 top.frame_buffer[11][6]
.sym 23435 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 23436 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 23437 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 23439 top.frame_buffer[9]_SB_DFFESR_Q_7_R[0]
.sym 23440 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 23445 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 23448 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 23452 top.frame_buffer[11][6]
.sym 23453 top.frame_buffer[9][6]
.sym 23454 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 23455 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 23461 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 23465 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 23467 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 23470 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 23471 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 23472 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 23473 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 23476 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 23477 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 23478 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 23479 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 23482 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 23483 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 23484 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 23485 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 23489 top.frame_buffer[9]_SB_DFFESR_Q_7_R[0]
.sym 23491 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 23498 top.frame_buffer[9]_SB_DFFESR_Q_7_E
.sym 23499 CLK$SB_IO_IN_$glb_clk
.sym 23500 top.frame_buffer[9]_SB_DFFESR_Q_7_R[0]
.sym 23513 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 23514 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 23519 top.frame_buffer[6][5]
.sym 23521 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 23522 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 23523 rst_delayed
.sym 23524 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 23530 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 23533 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 23534 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 23542 P1A8$SB_IO_OUT
.sym 23545 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 23546 uart_rx_data[3]
.sym 23549 top.frame_buffer[0]_SB_DFFESR_Q_11_R[0]
.sym 23550 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 23552 P1A3$SB_IO_OUT
.sym 23553 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 23555 top.frame_buffer[0]_SB_DFFESR_Q_11_R[0]
.sym 23558 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 23562 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 23564 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 23565 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3[1]
.sym 23568 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 23569 top.frame_buffer[0]_SB_DFFESR_Q_11_E
.sym 23573 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 23587 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 23593 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 23595 top.frame_buffer[0]_SB_DFFESR_Q_11_R[0]
.sym 23600 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3[1]
.sym 23602 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 23605 P1A3$SB_IO_OUT
.sym 23606 P1A8$SB_IO_OUT
.sym 23607 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 23608 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 23611 uart_rx_data[3]
.sym 23612 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3[1]
.sym 23613 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 23618 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 23620 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 23621 top.frame_buffer[0]_SB_DFFESR_Q_11_E
.sym 23622 CLK$SB_IO_IN_$glb_clk
.sym 23623 top.frame_buffer[0]_SB_DFFESR_Q_11_R[0]
.sym 23636 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 23640 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 23642 uart_rx_data[3]
.sym 23646 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 23647 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 23669 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 23670 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 23674 top.frame_buffer[6]_SB_DFFESR_Q_2_R[0]
.sym 23676 top.frame_buffer[6]_SB_DFFESR_Q_2_E
.sym 23678 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 23686 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 23693 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 23694 top.frame_buffer[6]_SB_DFFESR_Q_2_R[0]
.sym 23717 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 23723 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 23724 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 23725 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 23734 top.frame_buffer[6]_SB_DFFESR_Q_2_R[0]
.sym 23735 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 23744 top.frame_buffer[6]_SB_DFFESR_Q_2_E
.sym 23745 CLK$SB_IO_IN_$glb_clk
.sym 23746 top.frame_buffer[6]_SB_DFFESR_Q_2_R[0]
.sym 23760 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 23764 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 23766 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 23769 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 23771 uart_rx_data[2]
.sym 23773 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 23775 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 23778 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3[1]
.sym 23779 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 23780 uart_rx_data[2]
.sym 23782 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[1]
.sym 23790 top.frame_buffer[11]_SB_DFFESR_Q_10_E
.sym 23791 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 23795 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 23798 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 23800 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 23802 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 23808 top.frame_buffer[11]_SB_DFFESR_Q_10_R[0]
.sym 23818 top.frame_buffer[11]_SB_DFFESR_Q_10_R[0]
.sym 23827 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 23829 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 23834 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 23846 top.frame_buffer[11]_SB_DFFESR_Q_10_R[0]
.sym 23848 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 23858 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 23860 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 23867 top.frame_buffer[11]_SB_DFFESR_Q_10_E
.sym 23868 CLK$SB_IO_IN_$glb_clk
.sym 23869 top.frame_buffer[11]_SB_DFFESR_Q_10_R[0]
.sym 23882 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 23883 top.frame_buffer[3]_SB_DFFESR_Q_4_R[0]
.sym 23886 top.frame_buffer[11]_SB_DFFESR_Q_10_E
.sym 23891 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 23892 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 23898 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 23900 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 23901 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 23912 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 23913 top.frame_buffer[4][13]
.sym 23915 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 23916 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 23917 uart_rx_data[0]
.sym 23918 uart_rx_data[1]
.sym 23919 top.frame_buffer[5][13]
.sym 23922 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 23923 top.frame_buffer[4]_SB_DFFESR_Q_2_R[0]
.sym 23925 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 23926 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 23929 top.frame_buffer[4]_SB_DFFESR_Q_2_E
.sym 23931 top.frame_buffer[4]_SB_DFFESR_Q_2_R[0]
.sym 23934 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 23935 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 23939 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 23940 uart_rx_data[2]
.sym 23944 top.frame_buffer[4][13]
.sym 23945 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 23946 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 23947 top.frame_buffer[5][13]
.sym 23950 uart_rx_data[1]
.sym 23951 uart_rx_data[0]
.sym 23953 uart_rx_data[2]
.sym 23959 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 23962 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 23964 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 23965 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 23969 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 23970 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 23986 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 23988 top.frame_buffer[4]_SB_DFFESR_Q_2_R[0]
.sym 23990 top.frame_buffer[4]_SB_DFFESR_Q_2_E
.sym 23991 CLK$SB_IO_IN_$glb_clk
.sym 23992 top.frame_buffer[4]_SB_DFFESR_Q_2_R[0]
.sym 24002 rst_delayed
.sym 24003 rst_delayed
.sym 24006 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 24008 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3[1]
.sym 24014 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 24016 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 24021 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 24022 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 24026 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 24027 rst_delayed
.sym 24028 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 24034 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 24035 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 24036 top.frame_buffer[6]_SB_DFFESR_Q_6_E
.sym 24038 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 24041 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 24042 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 24043 uart_rx_data[2]
.sym 24045 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 24046 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]
.sym 24047 uart_rx_data[3]
.sym 24049 uart_rx_data[0]
.sym 24050 top.frame_buffer[6][13]
.sym 24051 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 24052 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 24053 top.frame_buffer[7][13]
.sym 24057 uart_rx_data[1]
.sym 24058 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 24060 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 24063 top.frame_buffer[6]_SB_DFFESR_Q_6_R[0]
.sym 24064 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 24065 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 24070 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 24073 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 24074 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 24075 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 24076 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 24080 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 24081 top.frame_buffer[6]_SB_DFFESR_Q_6_R[0]
.sym 24085 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]
.sym 24087 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 24091 uart_rx_data[2]
.sym 24092 uart_rx_data[1]
.sym 24093 uart_rx_data[0]
.sym 24098 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 24100 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 24104 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 24105 uart_rx_data[3]
.sym 24106 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]
.sym 24109 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 24110 top.frame_buffer[6][13]
.sym 24111 top.frame_buffer[7][13]
.sym 24112 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 24113 top.frame_buffer[6]_SB_DFFESR_Q_6_E
.sym 24114 CLK$SB_IO_IN_$glb_clk
.sym 24115 top.frame_buffer[6]_SB_DFFESR_Q_6_R[0]
.sym 24128 top.frame_buffer[8]_SB_DFFESR_Q_6_R[0]
.sym 24130 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 24135 uart_rx_data[3]
.sym 24136 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 24139 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 24142 top.frame_buffer[9]_SB_DFFESR_Q_3_E
.sym 24143 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 24144 top.frame_buffer[9]_SB_DFFESR_Q_3_R[0]
.sym 24149 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 24159 top.frame_buffer[8]_SB_DFFESR_Q_3_E
.sym 24161 top.frame_buffer[8]_SB_DFFESR_Q_3_R[0]
.sym 24170 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 24175 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 24181 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 24182 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 24216 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 24217 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 24228 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 24233 top.frame_buffer[8]_SB_DFFESR_Q_3_R[0]
.sym 24235 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 24236 top.frame_buffer[8]_SB_DFFESR_Q_3_E
.sym 24237 CLK$SB_IO_IN_$glb_clk
.sym 24238 top.frame_buffer[8]_SB_DFFESR_Q_3_R[0]
.sym 24261 top.frame_buffer[0]_SB_DFFESR_Q_R[0]
.sym 24265 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 24270 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 24271 top.frame_buffer[12]_SB_DFFESR_Q_13_E
.sym 24272 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 24273 uart_rx_data[2]
.sym 24274 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[1]
.sym 24281 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 24282 top.frame_buffer[12]_SB_DFFESR_Q_13_E
.sym 24284 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 24285 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 24286 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 24290 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 24291 P1A3$SB_IO_OUT
.sym 24300 top.frame_buffer[12]_SB_DFFESR_Q_13_R[0]
.sym 24302 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 24309 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 24315 top.frame_buffer[12]_SB_DFFESR_Q_13_R[0]
.sym 24316 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 24319 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 24320 P1A3$SB_IO_OUT
.sym 24321 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 24322 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 24337 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 24339 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 24351 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 24359 top.frame_buffer[12]_SB_DFFESR_Q_13_E
.sym 24360 CLK$SB_IO_IN_$glb_clk
.sym 24361 top.frame_buffer[12]_SB_DFFESR_Q_13_R[0]
.sym 24377 P1A3$SB_IO_OUT
.sym 24390 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 24403 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 24404 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 24406 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 24407 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 24408 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 24409 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 24411 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 24412 uart_rx_data[1]
.sym 24413 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 24414 top.frame_buffer[9]_SB_DFFESR_Q_3_E
.sym 24415 top.frame_buffer[9][13]
.sym 24416 top.frame_buffer[9]_SB_DFFESR_Q_3_R[0]
.sym 24417 uart_rx_data[0]
.sym 24418 top.frame_buffer[8][13]
.sym 24419 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 24420 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 24421 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 24425 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 24426 top.frame_buffer[9]_SB_DFFESR_Q_3_R[0]
.sym 24428 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 24429 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 24430 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 24433 uart_rx_data[2]
.sym 24437 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 24438 top.frame_buffer[8][13]
.sym 24439 top.frame_buffer[9][13]
.sym 24442 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 24443 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 24444 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 24445 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 24449 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 24450 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 24451 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 24454 uart_rx_data[0]
.sym 24455 uart_rx_data[1]
.sym 24456 uart_rx_data[2]
.sym 24462 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 24466 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 24467 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 24468 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 24469 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 24474 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 24475 top.frame_buffer[9]_SB_DFFESR_Q_3_R[0]
.sym 24478 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 24481 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 24482 top.frame_buffer[9]_SB_DFFESR_Q_3_E
.sym 24483 CLK$SB_IO_IN_$glb_clk
.sym 24484 top.frame_buffer[9]_SB_DFFESR_Q_3_R[0]
.sym 24498 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 24500 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 24505 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 24506 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 24507 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 24508 uart_rx_data[1]
.sym 24509 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 24515 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 24517 top.frame_buffer[15]_SB_DFFESR_Q_10_E
.sym 24519 rst_delayed
.sym 24526 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 24528 top.frame_buffer[15]_SB_DFFESR_Q_10_E
.sym 24529 top.frame_buffer[15][12]
.sym 24530 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 24531 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 24537 top.frame_buffer[11][12]
.sym 24542 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 24546 top.frame_buffer[15]_SB_DFFESR_Q_10_R[0]
.sym 24550 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 24552 top.frame_buffer[15]_SB_DFFESR_Q_10_R[0]
.sym 24554 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 24560 top.frame_buffer[15]_SB_DFFESR_Q_10_R[0]
.sym 24562 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 24571 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 24573 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 24577 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 24601 top.frame_buffer[15][12]
.sym 24602 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 24603 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 24604 top.frame_buffer[11][12]
.sym 24605 top.frame_buffer[15]_SB_DFFESR_Q_10_E
.sym 24606 CLK$SB_IO_IN_$glb_clk
.sym 24607 top.frame_buffer[15]_SB_DFFESR_Q_10_R[0]
.sym 24620 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 24622 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 24624 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 24626 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 24627 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 24633 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 24635 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 24640 top.frame_buffer[11]_SB_DFFESR_Q_9_E
.sym 24641 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 24642 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 24643 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 24650 top.frame_buffer[11]_SB_DFFESR_Q_9_R[0]
.sym 24651 top.frame_buffer[11]_SB_DFFESR_Q_9_E
.sym 24652 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 24653 top.frame_buffer[11]_SB_DFFESR_Q_9_R[0]
.sym 24654 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 24662 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 24667 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 24683 top.frame_buffer[11]_SB_DFFESR_Q_9_R[0]
.sym 24684 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 24689 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 24690 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 24702 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 24728 top.frame_buffer[11]_SB_DFFESR_Q_9_E
.sym 24729 CLK$SB_IO_IN_$glb_clk
.sym 24730 top.frame_buffer[11]_SB_DFFESR_Q_9_R[0]
.sym 24744 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 24746 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 24747 top.frame_buffer[8]_SB_DFFESR_Q_E
.sym 24752 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 24754 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 24757 top.frame_buffer[15]_SB_DFFE_Q_E
.sym 24762 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 24763 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 24774 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 24776 top.frame_buffer[9]_SB_DFFESR_Q_1_R[0]
.sym 24783 top.frame_buffer[9]_SB_DFFESR_Q_1_E
.sym 24784 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 24787 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 24800 top.frame_buffer[9]_SB_DFFESR_Q_1_R[0]
.sym 24803 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 24805 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 24829 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 24831 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 24847 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 24849 top.frame_buffer[9]_SB_DFFESR_Q_1_R[0]
.sym 24851 top.frame_buffer[9]_SB_DFFESR_Q_1_E
.sym 24852 CLK$SB_IO_IN_$glb_clk
.sym 24853 top.frame_buffer[9]_SB_DFFESR_Q_1_R[0]
.sym 24869 top.frame_buffer[6]_SB_DFFESR_Q_4_R[0]
.sym 24876 top.frame_buffer[7][13]
.sym 24878 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 24895 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 24897 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 24905 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 24907 top.frame_buffer[11][13]
.sym 24909 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 24913 top.frame_buffer[10]_SB_DFFE_Q_E
.sym 24914 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 24920 rst_delayed
.sym 24922 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 24923 top.frame_buffer[10][13]
.sym 24940 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 24941 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 24943 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 24952 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 24953 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 24954 rst_delayed
.sym 24955 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 24970 top.frame_buffer[11][13]
.sym 24971 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 24972 top.frame_buffer[10][13]
.sym 24974 top.frame_buffer[10]_SB_DFFE_Q_E
.sym 24975 CLK$SB_IO_IN_$glb_clk
.sym 24993 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 25020 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 25028 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 25029 top.frame_buffer[15]_SB_DFFE_Q_E
.sym 25030 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 25038 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 25040 rst_delayed
.sym 25087 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 25088 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 25089 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 25093 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 25094 rst_delayed
.sym 25095 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 25096 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 25097 top.frame_buffer[15]_SB_DFFE_Q_E
.sym 25098 CLK$SB_IO_IN_$glb_clk
.sym 26527 rst_delayed
.sym 26528 P1A3$SB_IO_OUT
.sym 26531 P1A10$SB_IO_OUT
.sym 26541 P1A3$SB_IO_OUT
.sym 26545 P1A10$SB_IO_OUT
.sym 26549 rst_delayed
.sym 26553 P1A4$SB_IO_OUT
.sym 26629 top.sclk_en_SB_DFFESR_Q_D[0]
.sym 26632 top.frame_buffer[1][6]
.sym 26634 top.frame_buffer[1]_SB_DFFESR_Q_2_R[0]
.sym 26635 top.frame_buffer[1]_SB_DFFESR_Q_2_E
.sym 26636 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 26678 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 26696 P1A8$SB_IO_OUT
.sym 26702 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 26707 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 26768 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 26769 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 26770 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 26771 $PACKER_VCC_NET
.sym 26773 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 26774 top.frame_buffer[2][5]
.sym 26810 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 26812 top.frame_buffer[1][6]
.sym 26816 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 26821 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_2_I3[0]
.sym 26822 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 26823 top.frame_buffer[6][6]
.sym 26824 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 26826 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 26832 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 26873 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 26874 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 26875 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 26876 top.frame_buffer[6][6]
.sym 26913 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 26914 rst_delayed
.sym 26915 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 26917 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 26922 top.frame_buffer[0]_SB_DFFESR_Q_10_E
.sym 26923 top.frame_buffer[2]_SB_DFFESR_Q_11_R[0]
.sym 26927 $PACKER_VCC_NET
.sym 26928 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 26931 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 26971 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_2_I1[1]
.sym 26972 top.frame_buffer[4][4]
.sym 26973 top.frame_buffer[4]_SB_DFFESR_Q_12_E
.sym 26974 top.frame_buffer[2]_SB_DFFESR_Q_11_E
.sym 26975 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_2_I1[0]
.sym 26976 top.frame_buffer[6]_SB_DFFESR_Q_5_E
.sym 26977 top.frame_buffer[2]_SB_DFFESR_Q_11_R[0]
.sym 26978 top.frame_buffer[6]_SB_DFFESR_Q_5_R[0]
.sym 27013 top.frame_buffer[1]_SB_DFFESR_Q_11_R[0]
.sym 27014 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 27020 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 27021 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 27032 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 27036 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 27074 top.frame_buffer[10]_SB_DFFESR_Q_1_R[0]
.sym 27077 top.frame_buffer[4]_SB_DFFESR_Q_12_R[0]
.sym 27079 top.frame_buffer[10]_SB_DFFESR_Q_1_E
.sym 27080 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 27119 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 27121 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 27123 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 27125 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 27126 top.frame_buffer[2]_SB_DFFESR_Q_9_R[0]
.sym 27137 top.frame_buffer[6]_SB_DFFESR_Q_5_R[0]
.sym 27175 top.frame_buffer[14]_SB_DFFESR_Q_6_E
.sym 27176 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 27179 top.frame_buffer[14]_SB_DFFESR_Q_6_R[0]
.sym 27218 top.frame_buffer[10]_SB_DFFESR_Q_1_R[0]
.sym 27219 top.col_cnt_SB_DFFESR_Q_E
.sym 27224 P1A3$SB_IO_OUT
.sym 27226 top.frame_buffer[10]_SB_DFFESR_Q_1_R[0]
.sym 27231 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 27233 top.frame_buffer[7]_SB_DFFESR_Q_7_R[0]
.sym 27237 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 27239 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 27240 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 27277 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 27281 top.frame_buffer[8]_SB_DFFESR_Q_2_R[0]
.sym 27284 top.frame_buffer[8]_SB_DFFESR_Q_2_E
.sym 27319 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 27320 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 27321 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 27323 P1A3$SB_IO_OUT
.sym 27328 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 27340 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 27379 top.frame_buffer[7]_SB_DFFESR_Q_7_R[0]
.sym 27381 top.frame_buffer[7]_SB_DFFESR_Q_7_E
.sym 27383 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 27384 top.frame_buffer[7][4]
.sym 27421 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 27422 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 27426 top.frame_buffer[8]_SB_DFFESR_Q_2_E
.sym 27429 top.frame_buffer[8]_SB_DFFESR_Q_2_E
.sym 27430 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 27437 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 27442 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 27481 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 27483 top.frame_buffer[14][4]
.sym 27484 top.frame_buffer[14]_SB_DFFESR_Q_4_E
.sym 27485 top.frame_buffer[14]_SB_DFFESR_Q_4_R[0]
.sym 27487 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 27488 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 27529 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 27530 rst_delayed
.sym 27533 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 27534 top.frame_buffer[6][4]
.sym 27544 top.frame_buffer[15]_SB_DFFESR_Q_4_E
.sym 27545 top.frame_buffer[15]_SB_DFFESR_Q_4_R[0]
.sym 27583 top.frame_buffer[12]_SB_DFFESR_Q_4_E
.sym 27584 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 27588 top.frame_buffer[12]_SB_DFFESR_Q_4_R[0]
.sym 27625 top.frame_buffer[5]_SB_DFFESR_Q_2_R[0]
.sym 27626 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 27627 P1A3$SB_IO_OUT
.sym 27628 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 27634 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 27635 top.frame_buffer[10][4]
.sym 27640 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 27641 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 27644 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 27645 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 27647 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 27688 top.frame_buffer[15]_SB_DFFESR_Q_4_R[0]
.sym 27689 top.frame_buffer[15]_SB_DFFESR_Q_4_E
.sym 27692 top.frame_buffer[15][4]
.sym 27727 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 27729 top.frame_buffer[8]_SB_DFFESR_Q_6_E
.sym 27733 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 27734 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 27736 top.frame_buffer[14]_SB_DFFESR_Q_9_E
.sym 27737 uart_rx_data[2]
.sym 27748 top.frame_buffer[14]_SB_DFFESR_Q_11_E
.sym 27789 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 27790 top.frame_buffer[2]_SB_DFFESR_Q_12_E
.sym 27791 top.frame_buffer[2]_SB_DFFESR_Q_12_R[0]
.sym 27794 top.frame_buffer[2][12]
.sym 27836 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 27838 top.frame_buffer[7]_SB_DFFE_Q_5_E
.sym 27841 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 27850 top.frame_buffer[0]_SB_DFFESR_Q_7_E
.sym 27889 top.frame_buffer[14][12]
.sym 27891 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 27893 top.frame_buffer[14]_SB_DFFESR_Q_11_E
.sym 27896 top.frame_buffer[14]_SB_DFFESR_Q_11_R[0]
.sym 27933 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 27935 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 27936 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 27938 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 27940 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 27942 top.frame_buffer[3]_SB_DFFESR_Q_9_E
.sym 27948 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 27953 top.frame_buffer[8]_SB_DFFESR_Q_R[0]
.sym 27992 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 27993 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 27995 top.frame_buffer[0]_SB_DFFESR_Q_7_E
.sym 27996 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 27997 top.frame_buffer[0]_SB_DFFESR_Q_7_R[0]
.sym 27998 top.frame_buffer[0][12]
.sym 28035 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 28039 top.frame_buffer[5]_SB_DFFESR_Q_4_R[0]
.sym 28041 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 28043 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 28044 uart_rx_data[3]
.sym 28048 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 28055 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 28095 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 28096 top.frame_buffer[8]_SB_DFFESR_Q_R[0]
.sym 28098 top.frame_buffer[8]_SB_DFFESR_Q_E
.sym 28136 top.frame_buffer[0]_SB_DFFESR_Q_7_R[0]
.sym 28138 uart_rx_data[2]
.sym 28140 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 28147 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 28148 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 28151 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 28155 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 28195 top.frame_buffer[2]_SB_DFFESR_Q_4_E
.sym 28196 top.frame_buffer[2]_SB_DFFESR_Q_4_R[0]
.sym 28197 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 28202 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 28247 top.frame_buffer[0]_SB_DFFESR_Q_6_R[0]
.sym 28249 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 28250 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 28254 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 28259 rst_delayed
.sym 28302 top.frame_buffer[11]_SB_DFFE_Q_E
.sym 28303 top.frame_buffer[11][13]
.sym 28340 top.frame_buffer[2]_SB_DFFESR_Q_4_R[0]
.sym 28348 top.frame_buffer[2]_SB_DFFESR_Q_4_R[0]
.sym 28351 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 28355 top.frame_buffer[7][12]
.sym 28399 top.frame_buffer[7][12]
.sym 28404 top.frame_buffer[7]_SB_DFFE_Q_1_E
.sym 28445 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 28448 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 28547 rst_delayed
.sym 29728 P1A8$SB_IO_OUT
.sym 29731 P1A4$SB_IO_OUT
.sym 29741 P1A8$SB_IO_OUT
.sym 29745 P1A4$SB_IO_OUT
.sym 29755 top.frame_buffer[8][3]
.sym 29756 top.frame_buffer[8]_SB_DFFESR_Q_12_E
.sym 29757 top.blank_SB_DFFESS_Q_E
.sym 29767 top.frame_buffer[2]_SB_DFFESR_Q_11_E
.sym 29813 top.blank_SB_DFFESS_Q_E
.sym 29818 top.col_cnt[4]
.sym 29831 top.col_cnt[4]
.sym 29874 top.blank_SB_DFFESS_Q_E
.sym 29875 CLK$SB_IO_IN_$glb_clk
.sym 29876 rst_delayed_$glb_sr
.sym 29883 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 29884 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 29885 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 29886 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 29887 top.frame_buffer[3][5]
.sym 29888 top.frame_buffer[3]_SB_DFFESR_Q_5_E
.sym 29895 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 29896 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 29911 top.frame_buffer[1]_SB_DFFESR_Q_2_E
.sym 29912 top.col_cnt[4]
.sym 29919 top.frame_buffer[8]_SB_DFFESR_Q_12_R[0]
.sym 29920 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 29929 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 29931 top.frame_buffer[4]_SB_DFFESR_Q_13_E
.sym 29932 $PACKER_VCC_NET
.sym 29935 P1A2$SB_IO_OUT
.sym 29944 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 29961 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 29965 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 29968 top.col_cnt[4]
.sym 29969 top.frame_buffer[1]_SB_DFFESR_Q_2_E
.sym 29973 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 29977 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 29979 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 29981 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 29983 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 29985 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 29986 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 29987 top.frame_buffer[1]_SB_DFFESR_Q_2_R[0]
.sym 29989 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 29991 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 29992 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 29993 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 30009 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 30021 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 30023 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 30027 top.frame_buffer[1]_SB_DFFESR_Q_2_R[0]
.sym 30030 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 30033 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 30034 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 30035 top.col_cnt[4]
.sym 30036 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 30037 top.frame_buffer[1]_SB_DFFESR_Q_2_E
.sym 30038 CLK$SB_IO_IN_$glb_clk
.sym 30039 top.frame_buffer[1]_SB_DFFESR_Q_2_R[0]
.sym 30040 top.col_cnt_SB_DFFESS_Q_E_SB_LUT4_O_1_I2[2]
.sym 30041 top.frame_buffer[4][3]
.sym 30042 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 30043 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 30044 top.frame_buffer[4]_SB_DFFESR_Q_13_E
.sym 30046 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[2]
.sym 30047 top.frame_buffer[3]_SB_DFFESR_Q_5_R[0]
.sym 30052 top.sclk_en_SB_DFFESR_Q_D[0]
.sym 30053 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 30057 top.frame_buffer[3]_SB_DFFESR_Q_5_E
.sym 30059 top.led_data_state[3]
.sym 30060 top.frame_buffer[3]_SB_DFFESR_Q_5_E
.sym 30063 P1A8$SB_IO_OUT
.sym 30064 $PACKER_VCC_NET
.sym 30065 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 30066 top.frame_buffer[4][4]
.sym 30068 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 30069 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30072 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 30073 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 30075 top.col_cnt_SB_DFFESS_Q_E[1]
.sym 30081 $PACKER_VCC_NET
.sym 30082 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 30083 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 30085 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30092 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 30093 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 30094 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 30098 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_2_I3[0]
.sym 30099 top.frame_buffer[2]_SB_DFFESR_Q_11_E
.sym 30101 top.frame_buffer[2]_SB_DFFESR_Q_11_R[0]
.sym 30103 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 30106 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 30107 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 30108 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 30109 $PACKER_VCC_NET
.sym 30111 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[5]
.sym 30113 $nextpnr_ICESTORM_LC_7$O
.sym 30115 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_2_I3[0]
.sym 30119 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 30122 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 30123 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 30125 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 30128 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 30129 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 30131 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 30133 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 30134 $PACKER_VCC_NET
.sym 30135 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30137 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 30139 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 30140 $PACKER_VCC_NET
.sym 30143 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 30145 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 30150 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30151 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[5]
.sym 30152 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 30153 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 30157 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 30160 top.frame_buffer[2]_SB_DFFESR_Q_11_E
.sym 30161 CLK$SB_IO_IN_$glb_clk
.sym 30162 top.frame_buffer[2]_SB_DFFESR_Q_11_R[0]
.sym 30169 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[5]
.sym 30170 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 30172 top.led_data_state[5]
.sym 30175 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 30177 rst_delayed
.sym 30180 top.frame_buffer[15]_SB_DFFESR_Q_6_E
.sym 30183 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 30185 $PACKER_VCC_NET
.sym 30187 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 30188 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 30189 top.frame_buffer[10]_SB_DFFESR_Q_1_E
.sym 30191 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 30192 $PACKER_VCC_NET
.sym 30193 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 30194 top.col_cnt[4]
.sym 30195 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 30196 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 30197 top.frame_buffer[3]_SB_DFFESR_Q_5_R[0]
.sym 30198 top.col_cnt_SB_DFFESS_Q_E[0]
.sym 30204 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_2_I1[1]
.sym 30205 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 30206 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 30208 top.frame_buffer[6]_SB_DFFESR_Q_5_R[0]
.sym 30209 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 30212 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 30215 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 30216 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_2_I1[0]
.sym 30217 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30218 top.col_cnt[4]
.sym 30224 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 30225 $PACKER_VCC_NET
.sym 30231 top.frame_buffer[6]_SB_DFFESR_Q_5_E
.sym 30234 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_2_I3[0]
.sym 30236 $nextpnr_ICESTORM_LC_0$O
.sym 30238 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_2_I3[0]
.sym 30242 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_2_I3[1]
.sym 30245 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 30248 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_2_I3[2]
.sym 30251 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 30254 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_2_I3[3]
.sym 30256 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 30257 $PACKER_VCC_NET
.sym 30260 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_2_I3[4]
.sym 30263 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 30264 top.col_cnt[4]
.sym 30266 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_2_I1[2]
.sym 30269 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 30270 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30274 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_2_I1[0]
.sym 30275 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_2_I1[1]
.sym 30276 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_2_I1[2]
.sym 30279 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 30283 top.frame_buffer[6]_SB_DFFESR_Q_5_E
.sym 30284 CLK$SB_IO_IN_$glb_clk
.sym 30285 top.frame_buffer[6]_SB_DFFESR_Q_5_R[0]
.sym 30286 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 30287 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 30288 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30289 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 30290 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_4_I3[1]
.sym 30291 top.col_cnt_SB_DFFESS_Q_E[1]
.sym 30292 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_2_I3[0]
.sym 30293 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 30301 top.frame_buffer[0]_SB_DFFESR_Q_1_R[0]
.sym 30303 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 30304 top.frame_buffer[6]_SB_DFFESR_Q_5_R[0]
.sym 30306 top.frame_buffer[5]_SB_DFFESR_Q_9_E
.sym 30308 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 30310 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 30311 top.col_cnt_SB_DFFESS_Q_E_SB_LUT4_O_1_I2[2]
.sym 30313 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 30314 $PACKER_VCC_NET
.sym 30317 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 30319 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 30320 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 30321 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 30328 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 30329 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30331 top.frame_buffer[4]_SB_DFFESR_Q_12_R[0]
.sym 30334 top.frame_buffer[6]_SB_DFFESR_Q_5_R[0]
.sym 30336 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 30342 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 30343 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 30344 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 30345 top.frame_buffer[4]_SB_DFFESR_Q_12_E
.sym 30346 top.col_cnt[4]
.sym 30347 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 30349 top.frame_buffer[2]_SB_DFFESR_Q_11_R[0]
.sym 30350 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 30351 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 30353 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30357 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 30361 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 30362 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 30363 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 30368 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 30372 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 30374 top.frame_buffer[4]_SB_DFFESR_Q_12_R[0]
.sym 30379 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 30381 top.frame_buffer[2]_SB_DFFESR_Q_11_R[0]
.sym 30385 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30386 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30387 top.col_cnt[4]
.sym 30390 top.frame_buffer[6]_SB_DFFESR_Q_5_R[0]
.sym 30393 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 30396 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 30398 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 30402 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 30404 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 30406 top.frame_buffer[4]_SB_DFFESR_Q_12_E
.sym 30407 CLK$SB_IO_IN_$glb_clk
.sym 30408 top.frame_buffer[4]_SB_DFFESR_Q_12_R[0]
.sym 30410 top.col_cnt_SB_DFFESR_Q_E
.sym 30412 top.col_cnt[4]
.sym 30414 top.col_cnt_SB_DFFESS_Q_E[0]
.sym 30421 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 30422 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_2_I3[0]
.sym 30423 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 30424 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 30425 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30426 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 30427 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 30428 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 30432 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 30440 top.frame_buffer[6]_SB_DFFESR_Q_5_E
.sym 30443 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 30453 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 30454 top.frame_buffer[10]_SB_DFFESR_Q_1_R[0]
.sym 30457 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 30458 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 30459 top.frame_buffer[10]_SB_DFFESR_Q_1_R[0]
.sym 30461 top.frame_buffer[10]_SB_DFFESR_Q_1_E
.sym 30467 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 30473 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 30475 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 30489 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 30490 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 30508 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 30510 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 30519 top.frame_buffer[10]_SB_DFFESR_Q_1_R[0]
.sym 30522 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 30527 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 30529 top.frame_buffer[10]_SB_DFFESR_Q_1_E
.sym 30530 CLK$SB_IO_IN_$glb_clk
.sym 30531 top.frame_buffer[10]_SB_DFFESR_Q_1_R[0]
.sym 30534 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_3_I3[1]
.sym 30535 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[1]
.sym 30536 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 30537 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 30545 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 30549 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 30550 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 30553 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 30556 P1A3$SB_IO_OUT
.sym 30557 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 30558 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 30561 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 30563 top.col_cnt_SB_DFFESS_Q_E[1]
.sym 30564 top.frame_buffer[14]_SB_DFFESR_Q_6_E
.sym 30566 top.frame_buffer[4][4]
.sym 30575 top.frame_buffer[14]_SB_DFFESR_Q_6_E
.sym 30577 top.frame_buffer[14]_SB_DFFESR_Q_6_R[0]
.sym 30582 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 30589 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 30591 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 30601 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 30606 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 30608 top.frame_buffer[14]_SB_DFFESR_Q_6_R[0]
.sym 30612 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 30630 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 30632 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 30652 top.frame_buffer[14]_SB_DFFESR_Q_6_E
.sym 30653 CLK$SB_IO_IN_$glb_clk
.sym 30654 top.frame_buffer[14]_SB_DFFESR_Q_6_R[0]
.sym 30655 top.frame_buffer[4]_SB_DFFESR_Q_14_E
.sym 30656 top.frame_buffer[4][2]
.sym 30667 top.frame_buffer[13]_SB_DFFESR_Q_2_R[0]
.sym 30668 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 30670 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 30672 top.frame_buffer[5]_SB_DFFESR_Q_7_E
.sym 30675 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 30678 top.frame_buffer[13]_SB_DFFESR_Q_2_E
.sym 30680 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 30683 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 30684 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 30685 $PACKER_VCC_NET
.sym 30696 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 30700 top.frame_buffer[8]_SB_DFFESR_Q_2_R[0]
.sym 30707 top.frame_buffer[8]_SB_DFFESR_Q_2_E
.sym 30708 top.frame_buffer[8]_SB_DFFESR_Q_2_R[0]
.sym 30709 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 30717 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 30720 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 30731 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 30755 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 30756 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 30771 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 30773 top.frame_buffer[8]_SB_DFFESR_Q_2_R[0]
.sym 30775 top.frame_buffer[8]_SB_DFFESR_Q_2_E
.sym 30776 CLK$SB_IO_IN_$glb_clk
.sym 30777 top.frame_buffer[8]_SB_DFFESR_Q_2_R[0]
.sym 30778 top.frame_buffer[3]_SB_DFFESR_Q_4_R[0]
.sym 30779 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 30780 top.frame_buffer[3]_SB_DFFESR_Q_4_E
.sym 30781 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 30782 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 30783 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 30784 top.frame_buffer[3][4]
.sym 30785 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 30790 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 30792 top.frame_buffer[4]_SB_DFFESR_Q_10_R[0]
.sym 30797 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 30798 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 30800 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 30802 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 30803 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 30805 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 30807 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 30810 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 30811 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 30812 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 30813 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 30823 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 30824 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 30827 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 30828 P1A3$SB_IO_OUT
.sym 30832 top.frame_buffer[7]_SB_DFFESR_Q_7_R[0]
.sym 30837 top.frame_buffer[7]_SB_DFFESR_Q_7_E
.sym 30838 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 30841 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 30843 top.frame_buffer[7]_SB_DFFESR_Q_7_R[0]
.sym 30845 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 30846 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 30852 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 30855 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 30865 top.frame_buffer[7]_SB_DFFESR_Q_7_R[0]
.sym 30867 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 30876 P1A3$SB_IO_OUT
.sym 30877 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 30878 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 30879 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 30883 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 30898 top.frame_buffer[7]_SB_DFFESR_Q_7_E
.sym 30899 CLK$SB_IO_IN_$glb_clk
.sym 30900 top.frame_buffer[7]_SB_DFFESR_Q_7_R[0]
.sym 30903 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 30904 top.frame_buffer[9]_SB_DFFESR_Q_11_E
.sym 30905 top.frame_buffer[9]_SB_DFFESR_Q_11_R[0]
.sym 30907 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 30908 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 30913 top.frame_buffer[7]_SB_DFFESR_Q_7_R[0]
.sym 30914 top.frame_buffer[2][4]
.sym 30915 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 30918 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 30919 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 30920 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 30921 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 30923 P1A7_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 30926 top.frame_buffer[5][4]
.sym 30930 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 30935 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 30944 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 30946 top.frame_buffer[14]_SB_DFFESR_Q_4_R[0]
.sym 30947 top.frame_buffer[10][4]
.sym 30949 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 30951 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 30952 top.frame_buffer[14][4]
.sym 30953 top.frame_buffer[14]_SB_DFFESR_Q_4_E
.sym 30955 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 30956 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 30958 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 30964 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 30966 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 30968 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 30970 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 30971 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 30972 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 30976 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 30977 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 30978 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 30990 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 30994 top.frame_buffer[14]_SB_DFFESR_Q_4_R[0]
.sym 30996 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 31001 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31002 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 31011 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 31012 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 31013 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 31014 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 31017 top.frame_buffer[10][4]
.sym 31018 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 31019 top.frame_buffer[14][4]
.sym 31020 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 31021 top.frame_buffer[14]_SB_DFFESR_Q_4_E
.sym 31022 CLK$SB_IO_IN_$glb_clk
.sym 31023 top.frame_buffer[14]_SB_DFFESR_Q_4_R[0]
.sym 31024 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 31025 top.frame_buffer[8]_SB_DFFESR_Q_6_E
.sym 31027 top.frame_buffer[8]_SB_DFFESR_Q_6_R[0]
.sym 31029 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 31030 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 31037 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 31039 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 31040 top.frame_buffer[4]_SB_DFFESR_Q_2_E
.sym 31041 P1A8$SB_IO_OUT
.sym 31042 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31047 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 31048 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 31049 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 31050 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 31052 top.frame_buffer[11]_SB_DFFESR_Q_3_R[0]
.sym 31053 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_3_I3[1]
.sym 31055 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 31056 top.frame_buffer[12]_SB_DFFESR_Q_4_E
.sym 31057 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 31058 P1B2$SB_IO_OUT
.sym 31059 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 31066 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 31067 top.frame_buffer[12]_SB_DFFESR_Q_4_E
.sym 31071 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 31075 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 31078 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 31094 top.frame_buffer[12]_SB_DFFESR_Q_4_R[0]
.sym 31098 top.frame_buffer[12]_SB_DFFESR_Q_4_R[0]
.sym 31100 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 31107 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 31128 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 31130 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 31144 top.frame_buffer[12]_SB_DFFESR_Q_4_E
.sym 31145 CLK$SB_IO_IN_$glb_clk
.sym 31146 top.frame_buffer[12]_SB_DFFESR_Q_4_R[0]
.sym 31148 top.frame_buffer[0]_SB_DFFESR_Q_R[0]
.sym 31149 top.frame_buffer[0][4]
.sym 31152 top.frame_buffer[0]_SB_DFFESR_Q_E
.sym 31153 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 31160 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 31163 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31167 top.frame_buffer[1][4]
.sym 31169 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31172 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 31174 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31175 top.frame_buffer[14]_SB_DFFESR_Q_11_R[0]
.sym 31176 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 31190 top.frame_buffer[15]_SB_DFFESR_Q_4_E
.sym 31199 top.frame_buffer[15]_SB_DFFESR_Q_4_R[0]
.sym 31200 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 31201 top.frame_buffer[15]_SB_DFFESR_Q_4_R[0]
.sym 31202 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 31208 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 31216 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31241 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31242 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 31245 top.frame_buffer[15]_SB_DFFESR_Q_4_R[0]
.sym 31246 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 31265 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 31267 top.frame_buffer[15]_SB_DFFESR_Q_4_E
.sym 31268 CLK$SB_IO_IN_$glb_clk
.sym 31269 top.frame_buffer[15]_SB_DFFESR_Q_4_R[0]
.sym 31270 top.frame_buffer[11]_SB_DFFESR_Q_3_R[0]
.sym 31271 top.frame_buffer[11][4]
.sym 31272 top.frame_buffer[11]_SB_DFFESR_Q_3_E
.sym 31284 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 31286 top.frame_buffer[15]_SB_DFFESR_Q_4_E
.sym 31287 top.frame_buffer[6][10]
.sym 31288 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 31289 top.frame_buffer[15]_SB_DFFESR_Q_4_R[0]
.sym 31290 top.frame_buffer[15]_SB_DFFESR_Q_4_R[0]
.sym 31291 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 31294 uart_rx_data[2]
.sym 31296 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 31297 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31298 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 31299 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 31301 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 31302 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31303 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 31304 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 31305 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31319 top.frame_buffer[3][12]
.sym 31322 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 31323 top.frame_buffer[2]_SB_DFFESR_Q_12_R[0]
.sym 31325 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 31326 top.frame_buffer[2][12]
.sym 31327 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 31331 top.frame_buffer[2]_SB_DFFESR_Q_12_R[0]
.sym 31334 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31338 top.frame_buffer[2]_SB_DFFESR_Q_12_E
.sym 31342 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 31356 top.frame_buffer[2][12]
.sym 31357 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 31359 top.frame_buffer[3][12]
.sym 31362 top.frame_buffer[2]_SB_DFFESR_Q_12_R[0]
.sym 31363 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 31369 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31370 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 31387 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 31390 top.frame_buffer[2]_SB_DFFESR_Q_12_E
.sym 31391 CLK$SB_IO_IN_$glb_clk
.sym 31392 top.frame_buffer[2]_SB_DFFESR_Q_12_R[0]
.sym 31393 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 31396 top.frame_buffer[5]_SB_DFFESR_Q_4_E
.sym 31397 top.frame_buffer[5][11]
.sym 31398 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3[1]
.sym 31399 top.frame_buffer[5]_SB_DFFESR_Q_4_R[0]
.sym 31400 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 31405 top.frame_buffer[3][12]
.sym 31412 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 31416 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31423 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 31424 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 31426 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 31436 top.frame_buffer[14]_SB_DFFESR_Q_11_E
.sym 31440 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 31444 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 31446 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 31447 top.frame_buffer[14]_SB_DFFESR_Q_11_R[0]
.sym 31449 top.frame_buffer[14]_SB_DFFESR_Q_11_R[0]
.sym 31450 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 31455 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 31457 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 31459 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 31465 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31469 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 31479 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 31480 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 31481 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 31482 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 31492 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 31493 top.frame_buffer[14]_SB_DFFESR_Q_11_R[0]
.sym 31511 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 31512 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31513 top.frame_buffer[14]_SB_DFFESR_Q_11_E
.sym 31514 CLK$SB_IO_IN_$glb_clk
.sym 31515 top.frame_buffer[14]_SB_DFFESR_Q_11_R[0]
.sym 31518 top.frame_buffer[12]_SB_DFFESR_Q_12_R[0]
.sym 31519 top.frame_buffer[12]_SB_DFFESR_Q_12_E
.sym 31523 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 31528 uart_rx_data[1]
.sym 31529 uart_rx_data[0]
.sym 31531 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 31532 top.frame_buffer[14]_SB_DFFESR_Q_11_E
.sym 31533 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31535 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 31536 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 31538 top.frame_buffer[8]_SB_DFFESR_Q_7_R[0]
.sym 31543 P1B2$SB_IO_OUT
.sym 31546 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31549 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 31550 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 31557 top.frame_buffer[1][12]
.sym 31559 top.frame_buffer[0]_SB_DFFESR_Q_7_E
.sym 31561 top.frame_buffer[0]_SB_DFFESR_Q_7_R[0]
.sym 31563 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 31564 top.frame_buffer[0][12]
.sym 31565 top.frame_buffer[14][12]
.sym 31566 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 31567 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 31569 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 31570 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 31571 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 31572 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 31573 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 31580 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 31582 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 31583 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 31587 top.frame_buffer[0]_SB_DFFESR_Q_7_R[0]
.sym 31588 top.frame_buffer[10][12]
.sym 31596 top.frame_buffer[14][12]
.sym 31597 top.frame_buffer[10][12]
.sym 31598 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 31599 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 31602 top.frame_buffer[1][12]
.sym 31603 top.frame_buffer[0][12]
.sym 31605 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 31616 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 31617 top.frame_buffer[0]_SB_DFFESR_Q_7_R[0]
.sym 31620 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 31621 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 31622 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 31623 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 31628 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 31629 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 31635 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 31636 top.frame_buffer[0]_SB_DFFESR_Q_7_E
.sym 31637 CLK$SB_IO_IN_$glb_clk
.sym 31638 top.frame_buffer[0]_SB_DFFESR_Q_7_R[0]
.sym 31639 top.frame_buffer[10]_SB_DFFESR_Q_5_E
.sym 31641 top.frame_buffer[10]_SB_DFFESR_Q_5_R[0]
.sym 31646 top.frame_buffer[10][12]
.sym 31651 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 31652 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 31654 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31655 top.frame_buffer[0]_SB_DFFESR_Q_7_E
.sym 31656 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 31658 rst_delayed
.sym 31659 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 31660 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31661 top.frame_buffer[1][12]
.sym 31662 top.frame_buffer[12]_SB_DFFESR_Q_12_R[0]
.sym 31663 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31664 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 31665 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31666 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 31672 top.frame_buffer[7]_SB_DFFE_Q_3_E
.sym 31682 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 31683 top.frame_buffer[8]_SB_DFFESR_Q_R[0]
.sym 31686 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 31693 top.frame_buffer[8]_SB_DFFESR_Q_R[0]
.sym 31694 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 31696 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 31698 top.frame_buffer[8]_SB_DFFESR_Q_E
.sym 31725 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 31731 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 31734 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 31744 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 31745 top.frame_buffer[8]_SB_DFFESR_Q_R[0]
.sym 31759 top.frame_buffer[8]_SB_DFFESR_Q_E
.sym 31760 CLK$SB_IO_IN_$glb_clk
.sym 31761 top.frame_buffer[8]_SB_DFFESR_Q_R[0]
.sym 31762 top.frame_buffer[6]_SB_DFFESR_Q_4_E
.sym 31767 top.frame_buffer[6][12]
.sym 31769 top.frame_buffer[6]_SB_DFFESR_Q_4_R[0]
.sym 31776 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 31777 top.frame_buffer[9]_SB_DFFESR_Q_4_R[0]
.sym 31778 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31781 top.frame_buffer[8]_SB_DFFESR_Q_R[0]
.sym 31782 top.frame_buffer[8]_SB_DFFESR_Q_R[0]
.sym 31783 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 31785 top.frame_buffer[10]_SB_DFFESR_Q_5_R[0]
.sym 31794 top.frame_buffer[2]_SB_DFFESR_Q_4_E
.sym 31805 top.frame_buffer[2]_SB_DFFESR_Q_4_E
.sym 31806 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 31807 top.frame_buffer[2]_SB_DFFESR_Q_4_R[0]
.sym 31808 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 31812 top.frame_buffer[2]_SB_DFFESR_Q_4_R[0]
.sym 31813 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 31825 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31827 top.frame_buffer[7][12]
.sym 31831 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 31832 top.frame_buffer[6][12]
.sym 31838 top.frame_buffer[2]_SB_DFFESR_Q_4_R[0]
.sym 31839 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 31842 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 31845 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31851 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 31878 top.frame_buffer[7][12]
.sym 31879 top.frame_buffer[6][12]
.sym 31880 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 31882 top.frame_buffer[2]_SB_DFFESR_Q_4_E
.sym 31883 CLK$SB_IO_IN_$glb_clk
.sym 31884 top.frame_buffer[2]_SB_DFFESR_Q_4_R[0]
.sym 31888 top.frame_buffer[7][11]
.sym 31889 top.frame_buffer[7]_SB_DFFE_Q_3_E
.sym 31903 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31906 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 31908 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 31914 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 31917 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 31931 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 31934 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 31935 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31940 rst_delayed
.sym 31941 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 31944 top.frame_buffer[11]_SB_DFFE_Q_E
.sym 31990 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 31991 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 31992 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31995 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31996 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 31997 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 31998 rst_delayed
.sym 32005 top.frame_buffer[11]_SB_DFFE_Q_E
.sym 32006 CLK$SB_IO_IN_$glb_clk
.sym 32022 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 32027 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 32036 P1B2$SB_IO_OUT
.sym 32041 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 32043 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 32050 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 32051 top.frame_buffer[7]_SB_DFFE_Q_1_E
.sym 32053 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 32064 rst_delayed
.sym 32074 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 32077 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 32082 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 32083 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 32084 rst_delayed
.sym 32085 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 32112 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 32114 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 32115 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 32128 top.frame_buffer[7]_SB_DFFE_Q_1_E
.sym 32129 CLK$SB_IO_IN_$glb_clk
.sym 32145 top.frame_buffer[7]_SB_DFFE_Q_1_E
.sym 32533 P1B2$SB_IO_OUT
.sym 33026 P1B2$SB_IO_OUT
.sym 33514 P1B2$SB_IO_OUT
.sym 33554 P1B7$SB_IO_OUT
.sym 33556 P1B1$SB_IO_OUT
.sym 33559 P1A2$SB_IO_OUT
.sym 33572 P1A2$SB_IO_OUT
.sym 33586 top.frame_buffer[7]_SB_DFFESR_Q_2_R[0]
.sym 33589 top.frame_buffer[7]_SB_DFFESR_Q_2_E
.sym 33591 top.frame_buffer[7][3]
.sym 33602 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[1]
.sym 33607 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 33629 top.led_data_state[5]
.sym 33634 rst_delayed
.sym 33637 top.frame_buffer[8]_SB_DFFESR_Q_12_E
.sym 33639 top.frame_buffer[8]_SB_DFFESR_Q_12_R[0]
.sym 33640 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 33649 top.frame_buffer[8]_SB_DFFESR_Q_12_R[0]
.sym 33655 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 33674 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 33677 top.frame_buffer[8]_SB_DFFESR_Q_12_R[0]
.sym 33678 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 33684 top.led_data_state[5]
.sym 33686 rst_delayed
.sym 33705 top.frame_buffer[8]_SB_DFFESR_Q_12_E
.sym 33706 CLK$SB_IO_IN_$glb_clk
.sym 33707 top.frame_buffer[8]_SB_DFFESR_Q_12_R[0]
.sym 33712 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 33713 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 33714 top.frame_buffer[9]_SB_DFFESR_Q_12_E
.sym 33715 top.frame_buffer[9][3]
.sym 33717 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 33719 top.frame_buffer[8]_SB_DFFESR_Q_12_R[0]
.sym 33723 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 33725 top.frame_buffer[15]_SB_DFFESR_Q_3_R[0]
.sym 33731 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 33732 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 33735 top.frame_buffer[7]_SB_DFFESR_Q_2_R[0]
.sym 33736 rst_delayed
.sym 33752 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 33755 top.col_cnt_SB_DFFESR_Q_E
.sym 33756 top.led_data_state[5]
.sym 33766 P1A7$SB_IO_OUT
.sym 33768 P1A1$SB_IO_OUT
.sym 33783 top.blank_SB_DFFESS_Q_E
.sym 33792 top.col_cnt[4]
.sym 33793 top.frame_buffer[3]_SB_DFFESR_Q_5_R[0]
.sym 33795 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 33800 top.frame_buffer[3]_SB_DFFESR_Q_5_E
.sym 33804 top.frame_buffer[3]_SB_DFFESR_Q_5_R[0]
.sym 33806 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 33807 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 33809 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 33810 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 33818 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 33820 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 33821 $nextpnr_ICESTORM_LC_1$O
.sym 33824 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 33827 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 33829 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 33833 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 33836 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 33837 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 33839 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 33842 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 33843 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 33845 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 33847 top.col_cnt[4]
.sym 33849 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 33853 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 33855 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 33858 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 33865 top.frame_buffer[3]_SB_DFFESR_Q_5_R[0]
.sym 33866 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 33868 top.frame_buffer[3]_SB_DFFESR_Q_5_E
.sym 33869 CLK$SB_IO_IN_$glb_clk
.sym 33870 top.frame_buffer[3]_SB_DFFESR_Q_5_R[0]
.sym 33871 top.frame_buffer[0][5]
.sym 33872 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 33873 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 33874 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_3_I3[2]
.sym 33875 top.frame_buffer[0]_SB_DFFESR_Q_10_R[0]
.sym 33876 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 33877 top.frame_buffer[0]_SB_DFFESR_Q_10_E
.sym 33878 top.frame_buffer[9]_SB_DFFESR_Q_12_R[0]
.sym 33883 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 33884 top.led_data_state[4]
.sym 33885 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 33886 top.col_cnt[4]
.sym 33888 top.frame_buffer[8]_SB_DFFESR_Q_12_R[0]
.sym 33889 top.frame_buffer[3]_SB_DFFESR_Q_5_R[0]
.sym 33890 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 33891 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 33892 top.led_data_state[3]
.sym 33895 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 33896 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 33897 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 33898 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 33899 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[2]
.sym 33901 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 33902 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 33906 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 33914 top.frame_buffer[4]_SB_DFFESR_Q_13_E
.sym 33915 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 33916 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 33918 top.frame_buffer[3][5]
.sym 33919 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 33922 top.led_data_state[5]
.sym 33923 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 33927 top.frame_buffer[2][5]
.sym 33928 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 33930 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 33933 top.frame_buffer[4]_SB_DFFESR_Q_13_R[0]
.sym 33935 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 33936 top.led_data_state[0]
.sym 33938 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 33939 top.col_cnt[4]
.sym 33940 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 33941 top.frame_buffer[4]_SB_DFFESR_Q_13_R[0]
.sym 33945 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 33946 top.led_data_state[0]
.sym 33947 top.col_cnt[4]
.sym 33948 top.led_data_state[5]
.sym 33954 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 33957 top.frame_buffer[2][5]
.sym 33958 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 33959 top.frame_buffer[3][5]
.sym 33963 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 33965 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 33969 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 33970 top.frame_buffer[4]_SB_DFFESR_Q_13_R[0]
.sym 33982 top.led_data_state[5]
.sym 33983 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 33984 top.led_data_state[0]
.sym 33987 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 33989 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 33991 top.frame_buffer[4]_SB_DFFESR_Q_13_E
.sym 33992 CLK$SB_IO_IN_$glb_clk
.sym 33993 top.frame_buffer[4]_SB_DFFESR_Q_13_R[0]
.sym 33994 top.frame_buffer[1]_SB_DFFESR_Q_11_E
.sym 33995 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 33996 top.frame_buffer[1][3]
.sym 33997 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 33998 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 33999 top.frame_buffer[4]_SB_DFFESR_Q_13_R[0]
.sym 34000 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 34001 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 34006 top.col_cnt_SB_DFFESS_Q_E_SB_LUT4_O_1_I2[2]
.sym 34009 top.frame_buffer[10][5]
.sym 34010 top.frame_buffer[4]_SB_DFFESR_Q_13_E
.sym 34013 top.frame_buffer[0][5]
.sym 34018 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 34019 rst_delayed
.sym 34020 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 34021 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34022 top.led_data_state[0]
.sym 34023 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 34024 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 34025 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 34027 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 34028 top.frame_buffer[9]_SB_DFFESR_Q_12_R[0]
.sym 34039 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 34045 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 34046 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 34048 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 34049 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_2_I3[0]
.sym 34053 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 34055 $PACKER_VCC_NET
.sym 34056 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34060 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 34062 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 34063 $PACKER_VCC_NET
.sym 34067 $nextpnr_ICESTORM_LC_4$O
.sym 34069 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_2_I3[0]
.sym 34073 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 34075 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 34079 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 34082 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 34085 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 34087 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 34091 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[4]
.sym 34093 $PACKER_VCC_NET
.sym 34094 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 34097 $nextpnr_ICESTORM_LC_5$I3
.sym 34099 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 34103 $nextpnr_ICESTORM_LC_5$COUT
.sym 34106 $PACKER_VCC_NET
.sym 34107 $nextpnr_ICESTORM_LC_5$I3
.sym 34110 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34111 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 34112 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 34113 $nextpnr_ICESTORM_LC_5$COUT
.sym 34117 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[0]
.sym 34118 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 34120 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_4_I3[2]
.sym 34122 top.frame_buffer[2][3]
.sym 34123 top.frame_buffer[2]_SB_DFFESR_Q_9_R[0]
.sym 34124 top.frame_buffer[2]_SB_DFFESR_Q_9_E
.sym 34129 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 34130 P1A2$SB_IO_OUT
.sym 34138 top.frame_buffer[3][3]
.sym 34140 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 34143 top.led_data_state[5]
.sym 34147 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34148 top.col_cnt_SB_DFFESR_Q_E
.sym 34149 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 34151 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 34152 top.col_cnt_SB_DFFESR_Q_E
.sym 34159 top.led_data_state[3]
.sym 34160 top.led_data_state[0]
.sym 34162 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_4_I3[1]
.sym 34165 top.led_data_state[5]
.sym 34167 $PACKER_VCC_NET
.sym 34169 top.col_cnt[4]
.sym 34171 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[2]
.sym 34173 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 34174 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 34176 top.col_cnt_SB_DFFESR_Q_E
.sym 34177 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_4_I3[2]
.sym 34180 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 34181 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34182 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[0]
.sym 34184 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[1]
.sym 34185 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 34186 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 34187 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 34189 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34191 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_4_I3[1]
.sym 34192 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[0]
.sym 34194 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_4_I3[2]
.sym 34198 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 34200 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 34203 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[2]
.sym 34204 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[0]
.sym 34206 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[1]
.sym 34209 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 34210 top.col_cnt[4]
.sym 34211 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34212 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 34215 $PACKER_VCC_NET
.sym 34217 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 34218 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34221 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[0]
.sym 34222 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 34224 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 34230 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34233 top.led_data_state[5]
.sym 34234 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34235 top.led_data_state[3]
.sym 34236 top.led_data_state[0]
.sym 34237 top.col_cnt_SB_DFFESR_Q_E
.sym 34238 CLK$SB_IO_IN_$glb_clk
.sym 34239 rst_delayed_$glb_sr
.sym 34241 top.frame_buffer[3][2]
.sym 34242 top.frame_buffer[3]_SB_DFFESR_Q_2_R[0]
.sym 34243 top.frame_buffer[3]_SB_DFFESR_Q_2_E
.sym 34244 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 34246 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 34247 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 34251 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_3_I3[1]
.sym 34252 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 34253 top.led_data_state[3]
.sym 34254 top.led_data_state[0]
.sym 34257 top.frame_buffer[2]_SB_DFFESR_Q_9_E
.sym 34258 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 34259 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 34260 top.frame_buffer[2]_SB_DFFESR_Q_9_E
.sym 34261 top.led_data_state[5]
.sym 34265 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 34268 P1A7$SB_IO_OUT
.sym 34270 P1A1$SB_IO_OUT
.sym 34275 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34281 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[0]
.sym 34286 top.col_cnt_SB_DFFESS_Q_E[1]
.sym 34289 rst_delayed
.sym 34292 top.col_cnt[4]
.sym 34293 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 34294 top.col_cnt_SB_DFFESS_Q_E_SB_LUT4_O_1_I2[2]
.sym 34303 top.led_data_state[5]
.sym 34308 top.col_cnt_SB_DFFESS_Q_E[1]
.sym 34310 top.col_cnt_SB_DFFESS_Q_E[0]
.sym 34320 top.col_cnt_SB_DFFESS_Q_E[1]
.sym 34323 top.col_cnt_SB_DFFESS_Q_E[0]
.sym 34332 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 34333 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[0]
.sym 34335 top.col_cnt_SB_DFFESS_Q_E_SB_LUT4_O_1_I2[2]
.sym 34345 top.col_cnt[4]
.sym 34346 rst_delayed
.sym 34347 top.led_data_state[5]
.sym 34360 top.col_cnt_SB_DFFESS_Q_E[1]
.sym 34361 CLK$SB_IO_IN_$glb_clk
.sym 34362 rst_delayed_$glb_sr
.sym 34364 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 34365 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 34368 top.frame_buffer[5]_SB_DFFESR_Q_12_E
.sym 34369 top.frame_buffer[5]_SB_DFFESR_Q_12_R[0]
.sym 34370 top.frame_buffer[5][2]
.sym 34375 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 34378 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 34379 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 34380 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 34381 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 34382 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 34383 top.col_cnt[4]
.sym 34386 top.frame_buffer[3]_SB_DFFESR_Q_2_R[0]
.sym 34387 top.frame_buffer[3]_SB_DFFESR_Q_4_R[0]
.sym 34389 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 34390 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34391 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 34392 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34393 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 34394 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 34395 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 34398 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 34404 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 34407 top.col_cnt[4]
.sym 34409 $PACKER_VCC_NET
.sym 34417 $PACKER_VCC_NET
.sym 34422 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 34425 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 34429 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34435 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34436 $nextpnr_ICESTORM_LC_3$O
.sym 34439 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34442 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 34444 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 34445 $PACKER_VCC_NET
.sym 34448 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 34450 $PACKER_VCC_NET
.sym 34451 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 34452 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 34454 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 34456 $PACKER_VCC_NET
.sym 34457 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 34458 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 34460 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 34462 top.col_cnt[4]
.sym 34463 $PACKER_VCC_NET
.sym 34464 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 34467 $PACKER_VCC_NET
.sym 34468 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34470 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 34486 top.frame_buffer[4]_SB_DFFESR_Q_14_R[0]
.sym 34489 top.frame_buffer[7]_SB_DFFESR_Q_3_E
.sym 34490 top.frame_buffer[7]_SB_DFFESR_Q_3_R[0]
.sym 34491 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 34493 top.frame_buffer[7][2]
.sym 34498 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 34499 top.frame_buffer[5]_SB_DFFESR_Q_12_R[0]
.sym 34502 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 34506 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34508 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 34509 P1A8$SB_IO_OUT
.sym 34510 uart_rx_data[1]
.sym 34511 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 34512 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 34513 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34514 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34515 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 34516 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 34517 rst_delayed
.sym 34518 top.frame_buffer[4]_SB_DFFESR_Q_14_E
.sym 34520 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 34521 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 34529 top.frame_buffer[4]_SB_DFFESR_Q_14_E
.sym 34532 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 34540 top.frame_buffer[4]_SB_DFFESR_Q_14_R[0]
.sym 34543 top.frame_buffer[4]_SB_DFFESR_Q_14_R[0]
.sym 34548 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 34562 top.frame_buffer[4]_SB_DFFESR_Q_14_R[0]
.sym 34563 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 34568 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 34606 top.frame_buffer[4]_SB_DFFESR_Q_14_E
.sym 34607 CLK$SB_IO_IN_$glb_clk
.sym 34608 top.frame_buffer[4]_SB_DFFESR_Q_14_R[0]
.sym 34609 P1A7_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 34611 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 34616 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 34621 uart_rx_data[3]
.sym 34624 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34627 top.frame_buffer[12]_SB_DFFESR_Q_2_R[0]
.sym 34628 top.frame_buffer[4]_SB_DFFESR_Q_14_R[0]
.sym 34634 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 34636 uart_rx_data[3]
.sym 34637 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 34639 top.frame_buffer[8]_SB_DFFESR_Q_6_R[0]
.sym 34640 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 34641 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 34642 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 34643 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 34644 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34650 top.frame_buffer[3]_SB_DFFESR_Q_4_R[0]
.sym 34652 top.frame_buffer[3]_SB_DFFESR_Q_4_E
.sym 34654 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 34655 top.frame_buffer[7][4]
.sym 34656 top.frame_buffer[3][4]
.sym 34657 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 34658 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 34659 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 34660 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 34661 top.frame_buffer[4][4]
.sym 34662 top.frame_buffer[2][4]
.sym 34664 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 34667 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 34670 top.frame_buffer[3]_SB_DFFESR_Q_4_R[0]
.sym 34671 top.frame_buffer[5][4]
.sym 34673 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34674 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 34675 top.frame_buffer[6][4]
.sym 34676 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 34679 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 34681 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 34684 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 34686 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 34689 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34690 top.frame_buffer[4][4]
.sym 34691 top.frame_buffer[5][4]
.sym 34697 top.frame_buffer[3]_SB_DFFESR_Q_4_R[0]
.sym 34698 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 34701 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 34702 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 34703 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 34704 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 34707 top.frame_buffer[6][4]
.sym 34708 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34710 top.frame_buffer[7][4]
.sym 34713 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34715 top.frame_buffer[2][4]
.sym 34716 top.frame_buffer[3][4]
.sym 34722 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 34725 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 34726 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 34727 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 34728 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 34729 top.frame_buffer[3]_SB_DFFESR_Q_4_E
.sym 34730 CLK$SB_IO_IN_$glb_clk
.sym 34731 top.frame_buffer[3]_SB_DFFESR_Q_4_R[0]
.sym 34734 top.frame_buffer[5][13]
.sym 34735 top.frame_buffer[5]_SB_DFFESR_Q_2_R[0]
.sym 34739 top.frame_buffer[5]_SB_DFFESR_Q_2_E
.sym 34744 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 34748 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 34749 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 34750 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 34751 P1B2$SB_IO_OUT
.sym 34752 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 34754 P1A3$SB_IO_OUT
.sym 34755 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 34758 top.frame_buffer[0]_SB_DFFESR_Q_R[0]
.sym 34760 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 34763 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34784 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 34785 top.frame_buffer[9]_SB_DFFESR_Q_11_R[0]
.sym 34787 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 34791 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 34792 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 34793 top.frame_buffer[9]_SB_DFFESR_Q_11_R[0]
.sym 34795 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3[1]
.sym 34796 uart_rx_data[3]
.sym 34800 top.frame_buffer[9]_SB_DFFESR_Q_11_E
.sym 34802 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 34803 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 34818 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3[1]
.sym 34821 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 34824 top.frame_buffer[9]_SB_DFFESR_Q_11_R[0]
.sym 34827 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 34830 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 34831 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 34842 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 34843 uart_rx_data[3]
.sym 34844 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3[1]
.sym 34850 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 34852 top.frame_buffer[9]_SB_DFFESR_Q_11_E
.sym 34853 CLK$SB_IO_IN_$glb_clk
.sym 34854 top.frame_buffer[9]_SB_DFFESR_Q_11_R[0]
.sym 34859 top.frame_buffer[14][10]
.sym 34860 top.frame_buffer[14]_SB_DFFESR_Q_9_E
.sym 34861 top.frame_buffer[14]_SB_DFFESR_Q_9_R[0]
.sym 34867 uart_rx_data[0]
.sym 34868 $PACKER_VCC_NET
.sym 34869 uart_rx_data[1]
.sym 34871 P1B1_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 34872 top.frame_buffer[5]_SB_DFFESR_Q_2_E
.sym 34873 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 34874 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 34875 top.frame_buffer[5]_SB_DFFESR_Q_2_E
.sym 34877 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 34878 top.frame_buffer[5][13]
.sym 34879 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34880 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 34881 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 34882 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 34886 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34887 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 34888 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 34889 P1A3$SB_IO_OUT
.sym 34890 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 34898 top.frame_buffer[0][4]
.sym 34902 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 34906 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 34907 top.frame_buffer[1][4]
.sym 34908 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 34910 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 34911 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 34914 top.frame_buffer[8]_SB_DFFESR_Q_6_E
.sym 34917 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 34918 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 34922 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34923 top.frame_buffer[8]_SB_DFFESR_Q_6_R[0]
.sym 34924 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 34925 top.frame_buffer[8]_SB_DFFESR_Q_6_R[0]
.sym 34930 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 34936 top.frame_buffer[8]_SB_DFFESR_Q_6_R[0]
.sym 34937 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 34947 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 34950 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 34959 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34960 top.frame_buffer[0][4]
.sym 34962 top.frame_buffer[1][4]
.sym 34965 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 34966 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 34967 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 34968 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 34975 top.frame_buffer[8]_SB_DFFESR_Q_6_E
.sym 34976 CLK$SB_IO_IN_$glb_clk
.sym 34977 top.frame_buffer[8]_SB_DFFESR_Q_6_R[0]
.sym 34980 top.frame_buffer[7][10]
.sym 34982 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 34983 top.frame_buffer[7]_SB_DFFE_Q_5_E
.sym 34990 top.frame_buffer[11]_SB_DFFESR_Q_8_R[0]
.sym 34991 top.frame_buffer[14]_SB_DFFESR_Q_9_R[0]
.sym 34993 uart_rx_data[0]
.sym 35000 P1A8$SB_IO_OUT
.sym 35002 uart_rx_data[1]
.sym 35003 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 35004 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 35005 rst_delayed
.sym 35007 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 35008 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 35010 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 35011 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 35012 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3[1]
.sym 35013 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 35021 top.frame_buffer[0]_SB_DFFESR_Q_E
.sym 35023 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 35024 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 35028 top.frame_buffer[11][4]
.sym 35031 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 35032 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 35033 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 35034 top.frame_buffer[15][4]
.sym 35036 top.frame_buffer[0]_SB_DFFESR_Q_R[0]
.sym 35038 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 35048 top.frame_buffer[0]_SB_DFFESR_Q_R[0]
.sym 35059 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 35060 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 35065 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 35082 top.frame_buffer[0]_SB_DFFESR_Q_R[0]
.sym 35085 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 35088 top.frame_buffer[11][4]
.sym 35089 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 35090 top.frame_buffer[15][4]
.sym 35091 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 35098 top.frame_buffer[0]_SB_DFFESR_Q_E
.sym 35099 CLK$SB_IO_IN_$glb_clk
.sym 35100 top.frame_buffer[0]_SB_DFFESR_Q_R[0]
.sym 35101 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 35103 top.frame_buffer[3]_SB_DFFESR_Q_9_R[0]
.sym 35105 top.frame_buffer[3][12]
.sym 35107 top.frame_buffer[3]_SB_DFFESR_Q_9_E
.sym 35113 top.frame_buffer[5][4]
.sym 35115 top.frame_buffer[0]_SB_DFFESR_Q_E
.sym 35116 top.frame_buffer[8]_SB_DFFESR_Q_3_E
.sym 35117 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 35121 uart_rx_data[3]
.sym 35124 top.frame_buffer[0]_SB_DFFESR_Q_5_E
.sym 35126 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 35128 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 35129 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 35132 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 35136 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 35142 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 35150 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 35155 top.frame_buffer[11]_SB_DFFESR_Q_3_R[0]
.sym 35158 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 35160 top.frame_buffer[11]_SB_DFFESR_Q_3_E
.sym 35166 top.frame_buffer[11]_SB_DFFESR_Q_3_R[0]
.sym 35168 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 35176 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 35178 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 35182 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 35188 top.frame_buffer[11]_SB_DFFESR_Q_3_R[0]
.sym 35189 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 35221 top.frame_buffer[11]_SB_DFFESR_Q_3_E
.sym 35222 CLK$SB_IO_IN_$glb_clk
.sym 35223 top.frame_buffer[11]_SB_DFFESR_Q_3_R[0]
.sym 35224 top.frame_buffer[4]_SB_DFFESR_Q_3_E
.sym 35225 top.frame_buffer[4][11]
.sym 35228 top.frame_buffer[4]_SB_DFFESR_Q_3_R[0]
.sym 35229 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 35230 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I0[0]
.sym 35231 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 35236 top.frame_buffer[11]_SB_DFFESR_Q_3_R[0]
.sym 35237 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 35238 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 35239 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 35242 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_3_I3[1]
.sym 35243 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 35244 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 35245 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 35246 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 35247 top.frame_buffer[3]_SB_DFFESR_Q_9_R[0]
.sym 35254 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 35255 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 35256 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 35269 uart_rx_data[2]
.sym 35270 uart_rx_data[1]
.sym 35275 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 35276 top.frame_buffer[5]_SB_DFFESR_Q_4_E
.sym 35277 uart_rx_data[0]
.sym 35279 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 35282 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 35285 top.frame_buffer[5]_SB_DFFESR_Q_4_R[0]
.sym 35286 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3[1]
.sym 35288 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 35290 uart_rx_data[3]
.sym 35294 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 35295 top.frame_buffer[5]_SB_DFFESR_Q_4_R[0]
.sym 35296 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 35299 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 35300 uart_rx_data[3]
.sym 35301 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3[1]
.sym 35317 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 35318 top.frame_buffer[5]_SB_DFFESR_Q_4_R[0]
.sym 35323 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 35328 uart_rx_data[0]
.sym 35330 uart_rx_data[1]
.sym 35331 uart_rx_data[2]
.sym 35335 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 35337 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 35342 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3[1]
.sym 35343 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 35344 top.frame_buffer[5]_SB_DFFESR_Q_4_E
.sym 35345 CLK$SB_IO_IN_$glb_clk
.sym 35346 top.frame_buffer[5]_SB_DFFESR_Q_4_R[0]
.sym 35347 top.frame_buffer[1][12]
.sym 35348 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_1_I0[0]
.sym 35349 top.frame_buffer[0]_SB_DFFESR_Q_6_R[0]
.sym 35350 top.frame_buffer[1]_SB_DFFE_Q_1_E
.sym 35359 top.frame_buffer[12]_SB_DFFESR_Q_8_R[0]
.sym 35360 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 35361 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 35362 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 35363 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 35364 uart_rx_data[0]
.sym 35368 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 35370 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 35372 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 35375 top.frame_buffer[6]_SB_DFFESR_Q_4_R[0]
.sym 35382 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_1_I0[1]
.sym 35388 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 35391 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 35392 top.frame_buffer[12]_SB_DFFESR_Q_12_R[0]
.sym 35394 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 35395 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 35399 top.frame_buffer[12]_SB_DFFESR_Q_12_E
.sym 35414 top.frame_buffer[12]_SB_DFFESR_Q_12_R[0]
.sym 35434 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 35435 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 35439 top.frame_buffer[12]_SB_DFFESR_Q_12_R[0]
.sym 35441 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 35464 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 35467 top.frame_buffer[12]_SB_DFFESR_Q_12_E
.sym 35468 CLK$SB_IO_IN_$glb_clk
.sym 35469 top.frame_buffer[12]_SB_DFFESR_Q_12_R[0]
.sym 35471 top.frame_buffer[0]_SB_DFFESR_Q_6_E
.sym 35477 top.frame_buffer[0][11]
.sym 35482 top.frame_buffer[15]_SB_DFFESR_Q_8_R[0]
.sym 35483 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 35485 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 35486 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 35489 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 35490 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 35491 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 35492 uart_rx_data[2]
.sym 35493 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 35498 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 35499 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 35502 top.frame_buffer[10]_SB_DFFESR_Q_5_E
.sym 35503 top.frame_buffer[3]_SB_DFFE_Q_1_E
.sym 35504 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 35505 rst_delayed
.sym 35513 top.frame_buffer[10]_SB_DFFESR_Q_5_E
.sym 35515 top.frame_buffer[10]_SB_DFFESR_Q_5_R[0]
.sym 35516 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 35519 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 35525 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 35526 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 35529 top.frame_buffer[10]_SB_DFFESR_Q_5_R[0]
.sym 35544 top.frame_buffer[10]_SB_DFFESR_Q_5_R[0]
.sym 35545 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 35556 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 35557 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 35588 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 35590 top.frame_buffer[10]_SB_DFFESR_Q_5_E
.sym 35591 CLK$SB_IO_IN_$glb_clk
.sym 35592 top.frame_buffer[10]_SB_DFFESR_Q_5_R[0]
.sym 35593 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 35596 top.frame_buffer[2]_SB_DFFE_Q_2_E
.sym 35597 top.frame_buffer[2][11]
.sym 35598 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_1_I0[1]
.sym 35607 top.frame_buffer[11]_SB_DFFESR_Q_9_R[0]
.sym 35613 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 35616 top.frame_buffer[14]_SB_DFFESR_Q_10_E
.sym 35625 top.frame_buffer[6]_SB_DFFESR_Q_4_E
.sym 35634 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 35636 top.frame_buffer[6]_SB_DFFESR_Q_4_E
.sym 35639 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 35644 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 35645 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 35647 top.frame_buffer[6]_SB_DFFESR_Q_4_R[0]
.sym 35665 top.frame_buffer[6]_SB_DFFESR_Q_4_R[0]
.sym 35667 top.frame_buffer[6]_SB_DFFESR_Q_4_R[0]
.sym 35669 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 35699 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 35711 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 35712 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 35713 top.frame_buffer[6]_SB_DFFESR_Q_4_E
.sym 35714 CLK$SB_IO_IN_$glb_clk
.sym 35715 top.frame_buffer[6]_SB_DFFESR_Q_4_R[0]
.sym 35718 top.frame_buffer[3][11]
.sym 35720 top.frame_buffer[3]_SB_DFFE_Q_1_E
.sym 35730 top.frame_buffer[6][11]
.sym 35733 top.frame_buffer[9]_SB_DFFESR_Q_1_E
.sym 35738 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 35739 top.frame_buffer[7]_SB_DFFE_Q_2_E
.sym 35759 top.frame_buffer[7]_SB_DFFE_Q_3_E
.sym 35765 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 35770 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 35775 rst_delayed
.sym 35780 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 35786 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 35788 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 35808 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 35809 rst_delayed
.sym 35810 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 35811 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 35814 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 35815 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 35816 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 35836 top.frame_buffer[7]_SB_DFFE_Q_3_E
.sym 35837 CLK$SB_IO_IN_$glb_clk
.sym 35854 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 35855 top.frame_buffer[7]_SB_DFFE_Q_3_E
.sym 35862 top.frame_buffer[11]_SB_DFFE_Q_1_E
.sym 37360 P1B7$SB_IO_OUT
.sym 37363 P1B2$SB_IO_OUT
.sym 37372 P1B2$SB_IO_OUT
.sym 37373 P1B7$SB_IO_OUT
.sym 37390 P1A1$SB_IO_OUT
.sym 37393 P1A7$SB_IO_OUT
.sym 37405 P1A1$SB_IO_OUT
.sym 37411 P1A7$SB_IO_OUT
.sym 37415 top.frame_buffer[13][3]
.sym 37416 top.frame_buffer[13]_SB_DFFESR_Q_3_E
.sym 37421 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 37459 top.frame_buffer[7]_SB_DFFESR_Q_2_E
.sym 37461 top.frame_buffer[7]_SB_DFFESR_Q_2_R[0]
.sym 37467 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 37473 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 37475 top.frame_buffer[7]_SB_DFFESR_Q_2_R[0]
.sym 37476 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 37483 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 37503 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 37504 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 37520 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 37521 top.frame_buffer[7]_SB_DFFESR_Q_2_R[0]
.sym 37532 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 37536 top.frame_buffer[7]_SB_DFFESR_Q_2_E
.sym 37537 CLK$SB_IO_IN_$glb_clk
.sym 37538 top.frame_buffer[7]_SB_DFFESR_Q_2_R[0]
.sym 37544 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 37548 top.frame_buffer[13]_SB_DFFESR_Q_3_R[0]
.sym 37555 rst_delayed
.sym 37557 top.frame_buffer[7]_SB_DFFESR_Q_2_E
.sym 37559 top.frame_buffer[15]_SB_DFFESR_Q_3_E
.sym 37564 top.frame_buffer[13]_SB_DFFESR_Q_3_E
.sym 37579 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 37587 top.frame_buffer[0]_SB_DFFESR_Q_10_E
.sym 37588 rst_delayed
.sym 37592 top.frame_buffer[7][3]
.sym 37602 top.frame_buffer[6][3]
.sym 37608 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 37613 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 37622 top.frame_buffer[9]_SB_DFFESR_Q_12_E
.sym 37624 top.frame_buffer[9]_SB_DFFESR_Q_12_R[0]
.sym 37626 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 37629 top.led_data_state[1]
.sym 37630 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 37631 top.frame_buffer[9][3]
.sym 37633 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 37635 top.frame_buffer[9]_SB_DFFESR_Q_12_R[0]
.sym 37637 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 37640 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 37641 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 37644 top.sclk_en_SB_DFFESR_Q_D[0]
.sym 37645 rst_delayed
.sym 37646 top.frame_buffer[8][3]
.sym 37649 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 37650 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 37651 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 37653 rst_delayed
.sym 37655 top.led_data_state[1]
.sym 37656 top.sclk_en_SB_DFFESR_Q_D[0]
.sym 37659 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 37660 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 37661 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 37662 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 37665 top.frame_buffer[9]_SB_DFFESR_Q_12_R[0]
.sym 37666 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 37672 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 37683 top.frame_buffer[8][3]
.sym 37684 top.frame_buffer[9][3]
.sym 37685 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 37696 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 37698 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 37699 top.frame_buffer[9]_SB_DFFESR_Q_12_E
.sym 37700 CLK$SB_IO_IN_$glb_clk
.sym 37701 top.frame_buffer[9]_SB_DFFESR_Q_12_R[0]
.sym 37702 top.frame_buffer[5]_SB_DFFESR_Q_11_E
.sym 37704 top.frame_buffer[5][3]
.sym 37714 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 37715 top.led_data_state[2]
.sym 37718 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 37719 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 37720 top.frame_buffer[9]_SB_DFFESR_Q_12_R[0]
.sym 37721 top.led_data_state[0]
.sym 37724 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 37725 top.led_data_state[1]
.sym 37727 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 37731 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 37733 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 37734 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 37735 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 37736 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 37737 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 37743 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 37745 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 37746 top.led_data_state[5]
.sym 37747 top.frame_buffer[0]_SB_DFFESR_Q_10_R[0]
.sym 37752 top.frame_buffer[4][3]
.sym 37754 top.frame_buffer[0]_SB_DFFESR_Q_10_E
.sym 37755 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 37756 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 37757 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 37758 top.frame_buffer[7][3]
.sym 37759 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 37760 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 37761 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 37762 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 37764 top.led_data_state[0]
.sym 37766 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 37767 top.frame_buffer[6][3]
.sym 37768 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 37769 top.frame_buffer[5][3]
.sym 37773 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 37779 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 37782 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 37783 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 37784 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 37785 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 37789 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 37790 top.frame_buffer[7][3]
.sym 37791 top.frame_buffer[6][3]
.sym 37794 top.led_data_state[5]
.sym 37796 top.led_data_state[0]
.sym 37797 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 37801 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 37802 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 37806 top.frame_buffer[5][3]
.sym 37808 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 37809 top.frame_buffer[4][3]
.sym 37812 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 37814 top.frame_buffer[0]_SB_DFFESR_Q_10_R[0]
.sym 37819 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 37820 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 37822 top.frame_buffer[0]_SB_DFFESR_Q_10_E
.sym 37823 CLK$SB_IO_IN_$glb_clk
.sym 37824 top.frame_buffer[0]_SB_DFFESR_Q_10_R[0]
.sym 37825 top.frame_buffer[0][3]
.sym 37826 top.frame_buffer[5]_SB_DFFESR_Q_11_R[0]
.sym 37827 top.frame_buffer[1]_SB_DFFESR_Q_11_R[0]
.sym 37828 top.frame_buffer[0]_SB_DFFESR_Q_1_E
.sym 37829 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 37832 top.frame_buffer[0]_SB_DFFESR_Q_1_R[0]
.sym 37839 top.frame_buffer[11]_SB_DFFESR_Q_2_E
.sym 37842 top.led_data_state[5]
.sym 37846 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 37848 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 37850 top.led_data_state[0]
.sym 37852 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_3_I3[2]
.sym 37853 top.frame_buffer[2]_SB_DFFESR_Q_8_R[0]
.sym 37854 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[0]
.sym 37855 uart_rx_data[3]
.sym 37856 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3[1]
.sym 37857 top.frame_buffer[1]_SB_DFFESR_Q_11_E
.sym 37859 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 37868 top.frame_buffer[1]_SB_DFFESR_Q_11_E
.sym 37869 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 37873 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 37875 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 37876 top.frame_buffer[3][3]
.sym 37878 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 37879 top.frame_buffer[2][3]
.sym 37881 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 37882 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 37883 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 37884 top.frame_buffer[1][3]
.sym 37885 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 37886 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 37887 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 37889 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 37890 top.frame_buffer[0][3]
.sym 37891 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 37892 top.frame_buffer[1]_SB_DFFESR_Q_11_R[0]
.sym 37893 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 37894 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 37895 top.frame_buffer[1]_SB_DFFESR_Q_11_R[0]
.sym 37896 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 37897 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 37900 top.frame_buffer[1]_SB_DFFESR_Q_11_R[0]
.sym 37902 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 37905 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 37906 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 37907 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 37908 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 37914 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 37917 top.frame_buffer[3][3]
.sym 37919 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 37920 top.frame_buffer[2][3]
.sym 37923 top.frame_buffer[1][3]
.sym 37924 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 37926 top.frame_buffer[0][3]
.sym 37930 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 37931 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 37935 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 37936 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 37937 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 37938 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 37941 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 37942 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 37943 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 37944 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 37945 top.frame_buffer[1]_SB_DFFESR_Q_11_E
.sym 37946 CLK$SB_IO_IN_$glb_clk
.sym 37947 top.frame_buffer[1]_SB_DFFESR_Q_11_R[0]
.sym 37948 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 37949 top.frame_buffer[14][2]
.sym 37952 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 37953 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 37955 top.frame_buffer[14]_SB_DFFESR_Q_2_E
.sym 37973 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 37975 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 37981 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 37982 rst_delayed
.sym 37983 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 37989 top.led_data_state[0]
.sym 37993 top.led_data_state[3]
.sym 37995 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 37997 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 37999 top.led_data_state[5]
.sym 38000 top.frame_buffer[2]_SB_DFFESR_Q_9_E
.sym 38004 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38008 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 38009 top.frame_buffer[2]_SB_DFFESR_Q_9_R[0]
.sym 38011 top.frame_buffer[2]_SB_DFFESR_Q_9_R[0]
.sym 38014 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 38017 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 38018 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 38022 top.led_data_state[3]
.sym 38023 top.led_data_state[5]
.sym 38024 top.led_data_state[0]
.sym 38030 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 38031 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38041 top.led_data_state[0]
.sym 38042 top.led_data_state[5]
.sym 38043 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 38055 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 38059 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 38060 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 38065 top.frame_buffer[2]_SB_DFFESR_Q_9_R[0]
.sym 38066 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 38068 top.frame_buffer[2]_SB_DFFESR_Q_9_E
.sym 38069 CLK$SB_IO_IN_$glb_clk
.sym 38070 top.frame_buffer[2]_SB_DFFESR_Q_9_R[0]
.sym 38071 top.frame_buffer[2]_SB_DFFESR_Q_8_R[0]
.sym 38074 top.frame_buffer[2][2]
.sym 38075 top.frame_buffer[14]_SB_DFFESR_Q_2_R[0]
.sym 38076 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 38078 top.frame_buffer[2]_SB_DFFESR_Q_8_E
.sym 38084 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 38086 top.frame_buffer[15]_SB_DFFESR_Q_1_R[0]
.sym 38088 top.frame_buffer[14]_SB_DFFESR_Q_2_E
.sym 38091 top.frame_buffer[14]_SB_DFFESR_Q_2_E
.sym 38095 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 38096 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 38102 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 38105 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 38116 top.frame_buffer[3]_SB_DFFESR_Q_2_R[0]
.sym 38117 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 38119 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 38122 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 38123 top.frame_buffer[3]_SB_DFFESR_Q_2_E
.sym 38127 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 38129 top.frame_buffer[3][2]
.sym 38130 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 38133 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 38134 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 38135 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38136 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 38137 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 38138 top.frame_buffer[3]_SB_DFFESR_Q_2_R[0]
.sym 38139 top.frame_buffer[2][2]
.sym 38140 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 38141 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 38143 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 38151 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 38159 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 38160 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 38163 top.frame_buffer[3]_SB_DFFESR_Q_2_R[0]
.sym 38164 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 38169 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 38170 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 38171 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 38172 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 38181 top.frame_buffer[2][2]
.sym 38182 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38184 top.frame_buffer[3][2]
.sym 38187 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 38188 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 38189 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 38190 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 38191 top.frame_buffer[3]_SB_DFFESR_Q_2_E
.sym 38192 CLK$SB_IO_IN_$glb_clk
.sym 38193 top.frame_buffer[3]_SB_DFFESR_Q_2_R[0]
.sym 38195 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 38196 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 38197 top.frame_buffer[13]_SB_DFFESR_Q_2_R[0]
.sym 38198 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 38199 top.frame_buffer[13][2]
.sym 38200 top.frame_buffer[13]_SB_DFFESR_Q_2_E
.sym 38201 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 38206 rst_delayed
.sym 38207 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 38208 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 38211 top.frame_buffer[2]_SB_DFFESR_Q_8_E
.sym 38212 top.frame_buffer[6][5]
.sym 38214 top.frame_buffer[2]_SB_DFFESR_Q_8_E
.sym 38216 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38217 top.frame_buffer[8][2]
.sym 38218 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 38219 rst_delayed
.sym 38220 top.frame_buffer[6][2]
.sym 38221 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 38223 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 38227 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 38228 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38229 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 38237 top.frame_buffer[5]_SB_DFFESR_Q_12_E
.sym 38238 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 38239 top.frame_buffer[5]_SB_DFFESR_Q_12_R[0]
.sym 38240 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 38241 top.frame_buffer[5]_SB_DFFESR_Q_12_R[0]
.sym 38242 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38244 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 38252 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 38253 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 38257 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 38258 top.frame_buffer[5][2]
.sym 38260 top.frame_buffer[4][2]
.sym 38261 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 38263 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 38274 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38276 top.frame_buffer[5][2]
.sym 38277 top.frame_buffer[4][2]
.sym 38280 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 38281 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 38282 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 38283 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 38298 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 38299 top.frame_buffer[5]_SB_DFFESR_Q_12_R[0]
.sym 38304 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 38305 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 38310 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 38314 top.frame_buffer[5]_SB_DFFESR_Q_12_E
.sym 38315 CLK$SB_IO_IN_$glb_clk
.sym 38316 top.frame_buffer[5]_SB_DFFESR_Q_12_R[0]
.sym 38317 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 38318 top.frame_buffer[12][2]
.sym 38320 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 38323 top.frame_buffer[12]_SB_DFFESR_Q_2_R[0]
.sym 38324 top.frame_buffer[12]_SB_DFFESR_Q_2_E
.sym 38331 top.frame_buffer[5]_SB_DFFESR_Q_12_E
.sym 38333 top.frame_buffer[11]_SB_DFFESR_Q_1_E
.sym 38334 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 38335 uart_rx_data[3]
.sym 38337 top.frame_buffer[11]_SB_DFFESR_Q_1_E
.sym 38338 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38340 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 38341 uart_rx_data[0]
.sym 38343 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 38344 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_3_I3[2]
.sym 38345 P1A3$SB_IO_OUT
.sym 38346 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[0]
.sym 38347 top.frame_buffer[5]_SB_DFFESR_Q_2_R[0]
.sym 38348 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3[1]
.sym 38351 uart_rx_data[3]
.sym 38352 top.col_cnt_SB_DFFESR_Q_E
.sym 38358 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 38360 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38362 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 38368 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 38369 top.frame_buffer[7]_SB_DFFESR_Q_3_E
.sym 38378 top.frame_buffer[7]_SB_DFFESR_Q_3_R[0]
.sym 38380 top.frame_buffer[6][2]
.sym 38381 top.frame_buffer[7][2]
.sym 38385 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 38386 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 38393 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 38394 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 38410 top.frame_buffer[7]_SB_DFFESR_Q_3_R[0]
.sym 38411 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 38415 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 38416 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 38421 top.frame_buffer[7][2]
.sym 38422 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38424 top.frame_buffer[6][2]
.sym 38436 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 38437 top.frame_buffer[7]_SB_DFFESR_Q_3_E
.sym 38438 CLK$SB_IO_IN_$glb_clk
.sym 38439 top.frame_buffer[7]_SB_DFFESR_Q_3_R[0]
.sym 38440 P1A3$SB_IO_OUT
.sym 38442 top.rgb_SB_DFFESS_Q_E
.sym 38444 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 38452 P1A7$SB_IO_OUT
.sym 38454 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38455 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 38456 P1A1$SB_IO_OUT
.sym 38457 top.frame_buffer[12]_SB_DFFESR_Q_2_E
.sym 38458 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38459 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 38460 top.frame_buffer[12]_SB_DFFESR_Q_2_E
.sym 38464 uart_rx_data[2]
.sym 38465 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 38467 rst_delayed
.sym 38470 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 38473 P1A3$SB_IO_OUT
.sym 38475 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 38485 uart_rx_data[1]
.sym 38490 uart_rx_data[2]
.sym 38499 top.rgb_SB_DFFESS_Q_E
.sym 38501 uart_rx_data[0]
.sym 38516 uart_rx_data[1]
.sym 38526 uart_rx_data[0]
.sym 38559 uart_rx_data[2]
.sym 38560 top.rgb_SB_DFFESS_Q_E
.sym 38561 CLK$SB_IO_IN_$glb_clk
.sym 38562 rst_delayed_$glb_sr
.sym 38564 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 38566 top.frame_buffer[12]_SB_DFFESR_Q_10_E
.sym 38568 top.frame_buffer[12]_SB_DFFESR_Q_10_R[0]
.sym 38569 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 38570 top.frame_buffer[12][10]
.sym 38575 P1A7_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 38579 top.uart_data_state[0]
.sym 38581 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 38582 P1A3$SB_IO_OUT
.sym 38584 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 38585 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 38586 top.frame_buffer[2]_SB_DFFESR_Q_10_E
.sym 38588 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 38590 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 38591 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 38593 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 38597 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 38598 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 38607 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 38615 top.frame_buffer[5]_SB_DFFESR_Q_2_E
.sym 38616 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 38617 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 38631 top.frame_buffer[5]_SB_DFFESR_Q_2_R[0]
.sym 38632 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 38633 top.frame_buffer[5]_SB_DFFESR_Q_2_R[0]
.sym 38652 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 38655 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 38658 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 38681 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 38682 top.frame_buffer[5]_SB_DFFESR_Q_2_R[0]
.sym 38683 top.frame_buffer[5]_SB_DFFESR_Q_2_E
.sym 38684 CLK$SB_IO_IN_$glb_clk
.sym 38685 top.frame_buffer[5]_SB_DFFESR_Q_2_R[0]
.sym 38686 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 38688 top.frame_buffer[15]_SB_DFFE_Q_2_E
.sym 38689 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 38690 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 38692 top.frame_buffer[15][10]
.sym 38693 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 38701 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 38703 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 38705 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 38710 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 38711 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 38712 top.frame_buffer[3]_SB_DFFESR_Q_9_E
.sym 38713 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 38714 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 38715 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 38716 rst_delayed
.sym 38719 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 38720 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38731 top.frame_buffer[14]_SB_DFFESR_Q_9_R[0]
.sym 38735 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 38743 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 38745 top.frame_buffer[14]_SB_DFFESR_Q_9_E
.sym 38748 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 38751 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 38757 top.frame_buffer[14]_SB_DFFESR_Q_9_R[0]
.sym 38785 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 38790 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 38792 top.frame_buffer[14]_SB_DFFESR_Q_9_R[0]
.sym 38796 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 38799 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 38806 top.frame_buffer[14]_SB_DFFESR_Q_9_E
.sym 38807 CLK$SB_IO_IN_$glb_clk
.sym 38808 top.frame_buffer[14]_SB_DFFESR_Q_9_R[0]
.sym 38809 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 38810 top.frame_buffer[5]_SB_DFFESR_Q_10_E
.sym 38811 top.frame_buffer[5]_SB_DFFESR_Q_10_R[0]
.sym 38813 top.frame_buffer[5][4]
.sym 38814 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 38815 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 38816 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3[1]
.sym 38822 top.frame_buffer[11]_SB_DFFESR_Q_7_R[0]
.sym 38823 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 38825 uart_rx_data[3]
.sym 38826 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 38827 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38828 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 38829 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 38831 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 38832 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 38833 uart_rx_data[0]
.sym 38836 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_3_I3[2]
.sym 38837 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 38838 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[0]
.sym 38839 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 38840 top.col_cnt_SB_DFFESR_Q_E
.sym 38842 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 38843 uart_rx_data[3]
.sym 38844 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3[1]
.sym 38860 top.frame_buffer[7][10]
.sym 38863 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 38864 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38865 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 38868 top.frame_buffer[7]_SB_DFFE_Q_5_E
.sym 38874 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 38876 rst_delayed
.sym 38877 top.frame_buffer[6][10]
.sym 38879 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 38895 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 38896 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 38897 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 38898 rst_delayed
.sym 38908 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38909 top.frame_buffer[6][10]
.sym 38910 top.frame_buffer[7][10]
.sym 38914 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 38915 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 38916 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 38929 top.frame_buffer[7]_SB_DFFE_Q_5_E
.sym 38930 CLK$SB_IO_IN_$glb_clk
.sym 38932 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 38933 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 38938 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 38949 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 38951 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 38955 top.frame_buffer[5]_SB_DFFESR_Q_10_R[0]
.sym 38958 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 38959 rst_delayed
.sym 38960 top.frame_buffer[1]_SB_DFFESR_Q_5_R[0]
.sym 38961 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 38965 top.frame_buffer[1]_SB_DFFESR_Q_5_E
.sym 38966 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 38967 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 38976 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 38977 top.frame_buffer[3]_SB_DFFESR_Q_9_R[0]
.sym 38980 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 38983 top.frame_buffer[3]_SB_DFFESR_Q_9_R[0]
.sym 38984 top.frame_buffer[3]_SB_DFFESR_Q_9_E
.sym 38985 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 38986 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 38988 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 38989 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 38996 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 38997 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 39006 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 39007 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 39008 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 39009 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 39019 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 39021 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 39033 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 39044 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 39045 top.frame_buffer[3]_SB_DFFESR_Q_9_R[0]
.sym 39052 top.frame_buffer[3]_SB_DFFESR_Q_9_E
.sym 39053 CLK$SB_IO_IN_$glb_clk
.sym 39054 top.frame_buffer[3]_SB_DFFESR_Q_9_R[0]
.sym 39055 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 39056 top.frame_buffer[8]_SB_DFFESR_Q_7_R[0]
.sym 39057 top.frame_buffer[8]_SB_DFFESR_Q_7_E
.sym 39058 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 39059 top.frame_buffer[8][11]
.sym 39060 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3[1]
.sym 39061 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 39067 top.frame_buffer[9]_SB_DFFESR_Q_R[0]
.sym 39068 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 39069 top.led_data_state[5]
.sym 39071 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 39072 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 39073 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 39075 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 39077 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 39078 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 39079 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 39085 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 39087 top.frame_buffer[4]_SB_DFFESR_Q_3_E
.sym 39088 top.frame_buffer[0]_SB_DFFESR_Q_6_R[0]
.sym 39090 top.frame_buffer[9][11]
.sym 39097 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_1_I0[0]
.sym 39098 top.frame_buffer[4]_SB_DFFESR_Q_3_E
.sym 39099 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 39100 top.frame_buffer[5][11]
.sym 39102 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I0[0]
.sym 39103 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 39104 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 39105 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 39109 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 39114 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 39116 top.frame_buffer[4]_SB_DFFESR_Q_3_R[0]
.sym 39117 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 39118 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 39119 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_1_I0[1]
.sym 39121 top.frame_buffer[4][11]
.sym 39123 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 39129 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 39131 top.frame_buffer[4]_SB_DFFESR_Q_3_R[0]
.sym 39136 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 39154 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 39155 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 39159 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_1_I0[0]
.sym 39160 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 39161 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_1_I0[1]
.sym 39162 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 39165 top.frame_buffer[5][11]
.sym 39166 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 39167 top.frame_buffer[4][11]
.sym 39171 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 39172 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I0[0]
.sym 39173 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 39174 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 39175 top.frame_buffer[4]_SB_DFFESR_Q_3_E
.sym 39176 CLK$SB_IO_IN_$glb_clk
.sym 39177 top.frame_buffer[4]_SB_DFFESR_Q_3_R[0]
.sym 39178 top.frame_buffer[1]_SB_DFFESR_Q_5_R[0]
.sym 39180 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 39181 top.frame_buffer[1][11]
.sym 39182 top.frame_buffer[1]_SB_DFFESR_Q_5_E
.sym 39184 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 39191 uart_rx_data[1]
.sym 39192 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 39193 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 39194 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 39196 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 39198 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 39199 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 39200 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 39204 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 39206 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 39211 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 39212 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 39221 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 39222 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 39223 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 39226 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 39229 rst_delayed
.sym 39234 top.frame_buffer[0][11]
.sym 39235 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 39238 top.frame_buffer[1][11]
.sym 39239 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 39242 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 39245 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 39246 top.frame_buffer[1]_SB_DFFE_Q_1_E
.sym 39252 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 39253 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 39254 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 39255 rst_delayed
.sym 39258 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 39260 top.frame_buffer[1][11]
.sym 39261 top.frame_buffer[0][11]
.sym 39264 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 39265 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 39270 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 39271 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 39272 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 39298 top.frame_buffer[1]_SB_DFFE_Q_1_E
.sym 39299 CLK$SB_IO_IN_$glb_clk
.sym 39301 top.frame_buffer[12]_SB_DFFESR_Q_11_R[0]
.sym 39302 top.frame_buffer[9]_SB_DFFESR_Q_4_E
.sym 39306 top.frame_buffer[9][11]
.sym 39308 top.frame_buffer[9]_SB_DFFESR_Q_4_R[0]
.sym 39313 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 39317 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 39319 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 39320 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 39324 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 39325 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 39330 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 39334 top.frame_buffer[12]_SB_DFFESR_Q_11_R[0]
.sym 39344 top.frame_buffer[0]_SB_DFFESR_Q_6_E
.sym 39351 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 39352 top.frame_buffer[0]_SB_DFFESR_Q_6_R[0]
.sym 39364 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 39371 top.frame_buffer[0]_SB_DFFESR_Q_6_R[0]
.sym 39383 top.frame_buffer[0]_SB_DFFESR_Q_6_R[0]
.sym 39384 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 39420 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 39421 top.frame_buffer[0]_SB_DFFESR_Q_6_E
.sym 39422 CLK$SB_IO_IN_$glb_clk
.sym 39423 top.frame_buffer[0]_SB_DFFESR_Q_6_R[0]
.sym 39426 top.frame_buffer[12]_SB_DFFESR_Q_11_E
.sym 39428 top.frame_buffer[12][11]
.sym 39430 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 39440 top.frame_buffer[0]_SB_DFFESR_Q_6_E
.sym 39443 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 39445 top.frame_buffer[9]_SB_DFFESR_Q_4_E
.sym 39446 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 39450 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 39451 rst_delayed
.sym 39454 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 39458 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 39459 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 39466 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 39467 top.frame_buffer[3][11]
.sym 39470 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 39472 rst_delayed
.sym 39476 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 39477 top.frame_buffer[2][11]
.sym 39479 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 39480 top.frame_buffer[6][11]
.sym 39481 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 39484 top.frame_buffer[7][11]
.sym 39485 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 39492 top.frame_buffer[2]_SB_DFFE_Q_2_E
.sym 39498 top.frame_buffer[6][11]
.sym 39499 top.frame_buffer[7][11]
.sym 39501 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 39516 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 39517 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 39519 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 39522 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 39523 rst_delayed
.sym 39524 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 39525 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 39528 top.frame_buffer[2][11]
.sym 39530 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 39531 top.frame_buffer[3][11]
.sym 39544 top.frame_buffer[2]_SB_DFFE_Q_2_E
.sym 39545 CLK$SB_IO_IN_$glb_clk
.sym 39548 top.frame_buffer[10]_SB_DFFE_Q_1_E
.sym 39551 top.frame_buffer[10][11]
.sym 39554 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 39569 top.frame_buffer[7][13]
.sym 39579 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 39590 top.frame_buffer[3]_SB_DFFE_Q_1_E
.sym 39594 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 39597 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 39601 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 39602 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 39611 rst_delayed
.sym 39618 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 39633 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 39634 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 39635 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 39636 rst_delayed
.sym 39645 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 39646 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 39647 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 39667 top.frame_buffer[3]_SB_DFFE_Q_1_E
.sym 39668 CLK$SB_IO_IN_$glb_clk
.sym 39673 top.frame_buffer[13]_SB_DFFE_Q_1_E
.sym 39675 top.frame_buffer[13][11]
.sym 39685 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 39686 top.frame_buffer[3]_SB_DFFE_Q_1_E
.sym 39688 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 39689 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 39693 top.frame_buffer[3]_SB_DFFE_Q_2_E
.sym 41191 P1B1$SB_IO_OUT
.sym 41202 P1B1$SB_IO_OUT
.sym 41248 top.frame_buffer[15]_SB_DFFESR_Q_3_R[0]
.sym 41249 top.frame_buffer[15][3]
.sym 41251 top.frame_buffer[15]_SB_DFFESR_Q_3_E
.sym 41252 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 41277 top.frame_buffer[5]_SB_DFFESR_Q_11_R[0]
.sym 41288 top.frame_buffer[12][3]
.sym 41290 top.frame_buffer[13]_SB_DFFESR_Q_3_E
.sym 41293 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 41299 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 41300 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 41301 top.frame_buffer[13]_SB_DFFESR_Q_3_R[0]
.sym 41312 top.frame_buffer[13][3]
.sym 41323 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 41327 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 41328 top.frame_buffer[13]_SB_DFFESR_Q_3_R[0]
.sym 41357 top.frame_buffer[12][3]
.sym 41358 top.frame_buffer[13][3]
.sym 41360 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 41367 top.frame_buffer[13]_SB_DFFESR_Q_3_E
.sym 41368 CLK$SB_IO_IN_$glb_clk
.sym 41369 top.frame_buffer[13]_SB_DFFESR_Q_3_R[0]
.sym 41374 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 41375 top.frame_buffer[13]_SB_DFFESR_Q_E
.sym 41380 top.frame_buffer[13][0]
.sym 41387 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 41391 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 41392 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 41393 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 41396 top.frame_buffer[12][3]
.sym 41417 rst_delayed
.sym 41425 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 41429 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 41431 top.frame_buffer[10][3]
.sym 41433 top.frame_buffer[0]_SB_DFFESR_Q_1_R[0]
.sym 41438 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 41465 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 41469 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 41470 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 41472 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 41479 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 41480 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 41490 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 41491 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 41492 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 41493 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 41514 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 41516 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 41534 top.frame_buffer[11]_SB_DFFESR_Q_2_E
.sym 41535 top.frame_buffer[11]_SB_DFFESR_Q_2_R[0]
.sym 41538 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 41540 top.frame_buffer[11][3]
.sym 41545 top.led_data_state[0]
.sym 41551 top.led_data_state[1]
.sym 41552 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 41554 top.frame_buffer[13]_SB_DFFESR_Q_E
.sym 41555 top.frame_buffer[13]_SB_DFFESR_Q_R[0]
.sym 41559 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 41561 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 41562 P1A3$SB_IO_OUT
.sym 41565 top.frame_buffer[5]_SB_DFFESR_Q_11_E
.sym 41567 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 41568 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 41575 top.frame_buffer[5]_SB_DFFESR_Q_11_R[0]
.sym 41576 top.frame_buffer[5]_SB_DFFESR_Q_11_E
.sym 41592 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 41601 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 41603 top.frame_buffer[5]_SB_DFFESR_Q_11_R[0]
.sym 41608 top.frame_buffer[5]_SB_DFFESR_Q_11_R[0]
.sym 41609 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 41621 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 41653 top.frame_buffer[5]_SB_DFFESR_Q_11_E
.sym 41654 CLK$SB_IO_IN_$glb_clk
.sym 41655 top.frame_buffer[5]_SB_DFFESR_Q_11_R[0]
.sym 41658 top.frame_buffer[3]_SB_DFFESR_Q_3_E
.sym 41660 top.frame_buffer[3]_SB_DFFESR_Q_3_R[0]
.sym 41661 top.frame_buffer[3][3]
.sym 41662 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 41671 rst_delayed
.sym 41675 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 41679 top.frame_buffer[11]_SB_DFFESR_Q_2_R[0]
.sym 41680 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 41682 P1A8$SB_IO_OUT
.sym 41701 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 41702 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 41708 top.frame_buffer[0]_SB_DFFESR_Q_1_E
.sym 41709 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 41710 top.frame_buffer[0]_SB_DFFESR_Q_1_R[0]
.sym 41711 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 41713 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 41719 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 41720 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 41727 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 41728 top.frame_buffer[0]_SB_DFFESR_Q_1_R[0]
.sym 41731 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 41736 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 41738 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 41743 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 41745 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 41750 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 41751 top.frame_buffer[0]_SB_DFFESR_Q_1_R[0]
.sym 41754 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 41756 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 41772 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 41775 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 41776 top.frame_buffer[0]_SB_DFFESR_Q_1_E
.sym 41777 CLK$SB_IO_IN_$glb_clk
.sym 41778 top.frame_buffer[0]_SB_DFFESR_Q_1_R[0]
.sym 41784 top.frame_buffer[15]_SB_DFFESR_Q_2_E
.sym 41785 top.frame_buffer[15][2]
.sym 41791 top.frame_buffer[6][3]
.sym 41792 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 41794 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 41797 top.frame_buffer[1]_SB_DFFESR_Q_11_R[0]
.sym 41802 top.frame_buffer[5]_SB_DFFESR_Q_13_E
.sym 41803 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 41804 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 41805 top.frame_buffer[13]_SB_DFFESR_Q_2_E
.sym 41806 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 41807 top.frame_buffer[11]_SB_DFFESR_Q_1_R[0]
.sym 41808 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 41809 top.frame_buffer[13]_SB_DFFESR_Q_2_R[0]
.sym 41810 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 41811 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 41813 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 41814 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 41821 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 41822 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 41823 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3[1]
.sym 41824 top.frame_buffer[14]_SB_DFFESR_Q_2_R[0]
.sym 41830 uart_rx_data[3]
.sym 41831 top.frame_buffer[14]_SB_DFFESR_Q_2_E
.sym 41832 top.frame_buffer[14]_SB_DFFESR_Q_2_R[0]
.sym 41836 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 41837 top.frame_buffer[14][2]
.sym 41842 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 41849 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 41850 top.frame_buffer[15][2]
.sym 41851 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 41853 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 41854 top.frame_buffer[15][2]
.sym 41855 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 41856 top.frame_buffer[14][2]
.sym 41862 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 41878 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3[1]
.sym 41879 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 41883 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3[1]
.sym 41885 uart_rx_data[3]
.sym 41886 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 41895 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 41897 top.frame_buffer[14]_SB_DFFESR_Q_2_R[0]
.sym 41899 top.frame_buffer[14]_SB_DFFESR_Q_2_E
.sym 41900 CLK$SB_IO_IN_$glb_clk
.sym 41901 top.frame_buffer[14]_SB_DFFESR_Q_2_R[0]
.sym 41902 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.sym 41903 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 41904 top.frame_buffer[9]_SB_DFFESR_Q_9_E
.sym 41906 top.frame_buffer[9]_SB_DFFESR_Q_9_R[0]
.sym 41907 top.frame_buffer[15]_SB_DFFESR_Q_2_R[0]
.sym 41908 top.frame_buffer[9][2]
.sym 41914 rst_delayed
.sym 41915 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 41916 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 41917 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 41919 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 41920 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 41923 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 41924 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 41925 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 41927 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 41928 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 41929 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 41931 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 41933 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 41935 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 41936 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 41937 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 41945 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 41946 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 41947 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 41950 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 41951 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 41954 top.frame_buffer[2]_SB_DFFESR_Q_8_E
.sym 41956 top.frame_buffer[2]_SB_DFFESR_Q_8_R[0]
.sym 41964 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 41967 top.frame_buffer[2]_SB_DFFESR_Q_8_R[0]
.sym 41968 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 41972 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 41974 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 41977 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 41978 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 41997 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 42000 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 42003 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 42006 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 42007 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 42008 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 42009 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 42018 top.frame_buffer[2]_SB_DFFESR_Q_8_R[0]
.sym 42019 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 42022 top.frame_buffer[2]_SB_DFFESR_Q_8_E
.sym 42023 CLK$SB_IO_IN_$glb_clk
.sym 42024 top.frame_buffer[2]_SB_DFFESR_Q_8_R[0]
.sym 42025 top.frame_buffer[11]_SB_DFFESR_Q_1_R[0]
.sym 42029 top.frame_buffer[11][2]
.sym 42031 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.sym 42032 top.frame_buffer[11]_SB_DFFESR_Q_1_E
.sym 42037 top.frame_buffer[2]_SB_DFFESR_Q_8_R[0]
.sym 42039 top.frame_buffer[10]_SB_DFFESR_Q_1_R[0]
.sym 42049 P1A3$SB_IO_OUT
.sym 42050 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 42051 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 42052 P1A7_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 42053 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 42054 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 42055 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 42056 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 42057 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 42058 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 42059 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 42060 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 42067 uart_rx_data[3]
.sym 42069 top.frame_buffer[13]_SB_DFFESR_Q_2_R[0]
.sym 42070 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 42071 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 42074 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 42075 top.frame_buffer[12][2]
.sym 42076 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 42077 top.frame_buffer[13]_SB_DFFESR_Q_2_E
.sym 42078 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 42079 top.frame_buffer[13][2]
.sym 42082 P1A3$SB_IO_OUT
.sym 42084 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 42088 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3[1]
.sym 42090 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 42091 P1A8$SB_IO_OUT
.sym 42092 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 42094 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 42095 top.frame_buffer[13]_SB_DFFESR_Q_2_R[0]
.sym 42097 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 42105 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 42106 P1A8$SB_IO_OUT
.sym 42107 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 42108 P1A3$SB_IO_OUT
.sym 42112 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 42113 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3[1]
.sym 42118 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 42119 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 42123 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 42124 uart_rx_data[3]
.sym 42125 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3[1]
.sym 42130 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 42136 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 42138 top.frame_buffer[13]_SB_DFFESR_Q_2_R[0]
.sym 42141 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 42142 top.frame_buffer[12][2]
.sym 42143 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 42144 top.frame_buffer[13][2]
.sym 42145 top.frame_buffer[13]_SB_DFFESR_Q_2_E
.sym 42146 CLK$SB_IO_IN_$glb_clk
.sym 42147 top.frame_buffer[13]_SB_DFFESR_Q_2_R[0]
.sym 42148 P1A2$SB_IO_OUT
.sym 42150 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 42151 P1A7_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 42152 P1A7$SB_IO_OUT
.sym 42153 P1A1$SB_IO_OUT
.sym 42165 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 42166 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 42167 top.frame_buffer[10][2]
.sym 42170 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 42173 P1A8$SB_IO_OUT
.sym 42174 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3[1]
.sym 42177 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 42178 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 42179 P1A8_SB_DFFESS_Q_E
.sym 42181 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 42183 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 42190 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 42191 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 42193 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 42197 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 42198 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 42200 top.frame_buffer[12]_SB_DFFESR_Q_2_E
.sym 42201 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 42203 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 42207 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 42209 top.frame_buffer[12]_SB_DFFESR_Q_2_R[0]
.sym 42211 top.frame_buffer[12]_SB_DFFESR_Q_2_R[0]
.sym 42214 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 42219 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 42222 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 42225 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 42230 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 42240 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 42241 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 42242 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 42243 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 42259 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 42260 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 42265 top.frame_buffer[12]_SB_DFFESR_Q_2_R[0]
.sym 42267 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 42268 top.frame_buffer[12]_SB_DFFESR_Q_2_E
.sym 42269 CLK$SB_IO_IN_$glb_clk
.sym 42270 top.frame_buffer[12]_SB_DFFESR_Q_2_R[0]
.sym 42271 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 42272 P1B7$SB_IO_OUT
.sym 42273 P1B1_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 42274 P1B1$SB_IO_OUT
.sym 42275 P1B2$SB_IO_OUT
.sym 42278 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 42288 top.frame_buffer[8]_SB_DFFESR_Q_2_E
.sym 42290 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 42292 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 42295 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 42296 uart_rx_dv
.sym 42297 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 42298 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 42300 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 42302 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 42304 top.frame_buffer[11]_SB_DFFESR_Q_8_E
.sym 42305 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 42306 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 42312 rst_delayed
.sym 42319 top.uart_data_state[0]
.sym 42320 uart_rx_dv
.sym 42327 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 42328 P1A3$SB_IO_OUT
.sym 42333 P1A8$SB_IO_OUT
.sym 42334 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 42339 P1A8_SB_DFFESS_Q_E
.sym 42347 P1A3$SB_IO_OUT
.sym 42348 P1A8$SB_IO_OUT
.sym 42357 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 42358 top.uart_data_state[0]
.sym 42359 rst_delayed
.sym 42360 uart_rx_dv
.sym 42369 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 42370 uart_rx_dv
.sym 42371 rst_delayed
.sym 42372 top.uart_data_state[0]
.sym 42391 P1A8_SB_DFFESS_Q_E
.sym 42392 CLK$SB_IO_IN_$glb_clk
.sym 42393 rst_delayed_$glb_sr
.sym 42397 top.frame_buffer[8][10]
.sym 42398 top.frame_buffer[8]_SB_DFFESR_Q_14_R[0]
.sym 42400 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 42401 top.frame_buffer[8]_SB_DFFESR_Q_14_E
.sym 42406 top.frame_buffer[8]_SB_DFFESR_Q_9_R[0]
.sym 42407 rst_delayed
.sym 42408 top.frame_buffer[6][2]
.sym 42414 top.frame_buffer[6][4]
.sym 42416 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 42418 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 42419 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 42420 P1B1$SB_IO_OUT
.sym 42423 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 42425 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 42426 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 42428 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 42429 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 42435 P1A3$SB_IO_OUT
.sym 42436 P1A8$SB_IO_OUT
.sym 42439 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 42440 top.frame_buffer[12]_SB_DFFESR_Q_10_R[0]
.sym 42446 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 42448 top.frame_buffer[12]_SB_DFFESR_Q_10_R[0]
.sym 42451 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 42453 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 42456 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 42461 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 42462 top.frame_buffer[12]_SB_DFFESR_Q_10_E
.sym 42464 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 42466 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 42475 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 42477 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 42487 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 42488 top.frame_buffer[12]_SB_DFFESR_Q_10_R[0]
.sym 42499 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 42501 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 42504 P1A3$SB_IO_OUT
.sym 42505 P1A8$SB_IO_OUT
.sym 42506 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 42507 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 42512 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 42514 top.frame_buffer[12]_SB_DFFESR_Q_10_E
.sym 42515 CLK$SB_IO_IN_$glb_clk
.sym 42516 top.frame_buffer[12]_SB_DFFESR_Q_10_R[0]
.sym 42517 top.frame_buffer[11][10]
.sym 42518 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.sym 42520 top.frame_buffer[11]_SB_DFFESR_Q_8_R[0]
.sym 42521 top.frame_buffer[11]_SB_DFFESR_Q_8_E
.sym 42523 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.sym 42524 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 42529 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 42530 P1A8$SB_IO_OUT
.sym 42532 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 42534 top.frame_buffer[8]_SB_DFFESR_Q_14_E
.sym 42536 top.frame_buffer[10][4]
.sym 42538 top.frame_buffer[8]_SB_DFFESR_Q_14_E
.sym 42539 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 42540 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 42541 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 42542 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 42543 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 42545 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 42546 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 42547 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 42548 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 42550 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 42551 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 42552 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 42558 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 42559 top.frame_buffer[13][10]
.sym 42560 rst_delayed
.sym 42563 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 42564 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 42565 top.frame_buffer[12][10]
.sym 42566 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 42567 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 42569 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 42570 top.frame_buffer[14][10]
.sym 42572 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 42573 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 42576 top.frame_buffer[15]_SB_DFFE_Q_2_E
.sym 42581 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 42582 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 42583 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 42586 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 42587 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 42588 top.frame_buffer[15][10]
.sym 42589 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 42591 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 42592 top.frame_buffer[14][10]
.sym 42593 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 42594 top.frame_buffer[15][10]
.sym 42603 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 42604 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 42605 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 42609 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 42610 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 42611 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 42612 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 42615 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 42616 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 42617 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 42618 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 42627 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 42628 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 42629 rst_delayed
.sym 42630 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 42633 top.frame_buffer[12][10]
.sym 42634 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 42635 top.frame_buffer[13][10]
.sym 42636 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 42637 top.frame_buffer[15]_SB_DFFE_Q_2_E
.sym 42638 CLK$SB_IO_IN_$glb_clk
.sym 42640 top.frame_buffer[0][10]
.sym 42641 top.frame_buffer[0]_SB_DFFESR_Q_5_R[0]
.sym 42642 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 42645 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 42646 top.frame_buffer[0]_SB_DFFESR_Q_5_E
.sym 42652 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 42653 top.frame_buffer[13][10]
.sym 42654 top.frame_buffer[11]_SB_DFFESR_Q_7_E
.sym 42656 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 42662 uart_rx_data[2]
.sym 42664 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 42666 top.frame_buffer[8]_SB_DFFESR_Q_7_R[0]
.sym 42667 uart_rx_data[1]
.sym 42669 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 42670 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3[1]
.sym 42671 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 42672 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 42673 top.frame_buffer[12]_SB_DFFESR_Q_8_E
.sym 42674 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 42675 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 42682 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 42683 top.frame_buffer[5]_SB_DFFESR_Q_10_E
.sym 42685 top.frame_buffer[5]_SB_DFFESR_Q_10_R[0]
.sym 42686 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 42687 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 42688 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3[1]
.sym 42689 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 42691 uart_rx_data[1]
.sym 42692 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 42693 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 42698 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 42699 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 42700 uart_rx_data[3]
.sym 42701 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 42705 uart_rx_data[2]
.sym 42706 uart_rx_data[0]
.sym 42707 top.frame_buffer[5]_SB_DFFESR_Q_10_R[0]
.sym 42712 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 42714 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 42717 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3[1]
.sym 42720 top.frame_buffer[5]_SB_DFFESR_Q_10_R[0]
.sym 42722 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 42726 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 42729 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 42741 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 42744 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3[1]
.sym 42746 uart_rx_data[3]
.sym 42747 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 42750 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 42751 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 42752 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 42753 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 42756 uart_rx_data[1]
.sym 42757 uart_rx_data[0]
.sym 42758 uart_rx_data[2]
.sym 42760 top.frame_buffer[5]_SB_DFFESR_Q_10_E
.sym 42761 CLK$SB_IO_IN_$glb_clk
.sym 42762 top.frame_buffer[5]_SB_DFFESR_Q_10_R[0]
.sym 42763 top.frame_buffer[1]_SB_DFFESR_Q_3_E
.sym 42764 top.frame_buffer[1][10]
.sym 42765 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 42766 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 42767 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 42768 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 42769 top.frame_buffer[1]_SB_DFFESR_Q_3_R[0]
.sym 42770 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 42775 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 42776 top.frame_buffer[0]_SB_DFFESR_Q_5_R[0]
.sym 42777 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 42778 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 42779 top.frame_buffer[5]_SB_DFFESR_Q_10_E
.sym 42784 top.frame_buffer[0]_SB_DFFESR_Q_5_R[0]
.sym 42787 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 42788 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 42789 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 42790 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 42791 uart_rx_data[2]
.sym 42792 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 42794 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 42796 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 42797 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 42798 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 42804 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 42805 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 42808 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 42811 top.led_data_state[5]
.sym 42812 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 42813 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[0]
.sym 42815 top.col_cnt_SB_DFFESR_Q_E
.sym 42818 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 42819 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_3_I3[2]
.sym 42829 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 42832 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_3_I3[1]
.sym 42837 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 42838 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 42839 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 42840 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 42844 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_3_I3[2]
.sym 42845 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_3_I3[1]
.sym 42846 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[0]
.sym 42873 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[0]
.sym 42874 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 42875 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 42876 top.led_data_state[5]
.sym 42883 top.col_cnt_SB_DFFESR_Q_E
.sym 42884 CLK$SB_IO_IN_$glb_clk
.sym 42885 rst_delayed_$glb_sr
.sym 42887 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 42888 top.frame_buffer[12][8]
.sym 42889 top.frame_buffer[12]_SB_DFFESR_Q_8_R[0]
.sym 42890 top.frame_buffer[12]_SB_DFFESR_Q_8_E
.sym 42891 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 42892 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 42893 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 42899 top.frame_buffer[1]_SB_DFFESR_Q_3_R[0]
.sym 42900 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 42901 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 42902 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 42903 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 42904 uart_rx_data[6]
.sym 42905 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 42908 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 42909 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 42910 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 42912 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 42913 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 42914 top.frame_buffer[9]_SB_DFFESR_Q_4_R[0]
.sym 42915 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 42916 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 42917 P1B1$SB_IO_OUT
.sym 42919 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 42921 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 42928 top.frame_buffer[8]_SB_DFFESR_Q_7_R[0]
.sym 42929 top.frame_buffer[8]_SB_DFFESR_Q_7_E
.sym 42931 uart_rx_data[1]
.sym 42932 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 42933 uart_rx_data[3]
.sym 42935 uart_rx_data[0]
.sym 42937 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 42938 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 42940 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 42941 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 42944 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 42946 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 42947 top.frame_buffer[8][11]
.sym 42948 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3[1]
.sym 42949 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 42951 uart_rx_data[2]
.sym 42952 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 42953 top.frame_buffer[9][11]
.sym 42955 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 42956 top.frame_buffer[8]_SB_DFFESR_Q_7_R[0]
.sym 42960 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 42961 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 42962 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 42963 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 42966 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 42968 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 42973 top.frame_buffer[8]_SB_DFFESR_Q_7_R[0]
.sym 42974 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 42979 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 42980 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3[1]
.sym 42981 uart_rx_data[3]
.sym 42987 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 42990 uart_rx_data[0]
.sym 42992 uart_rx_data[2]
.sym 42993 uart_rx_data[1]
.sym 42997 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 42998 top.frame_buffer[8][11]
.sym 42999 top.frame_buffer[9][11]
.sym 43006 top.frame_buffer[8]_SB_DFFESR_Q_7_E
.sym 43007 CLK$SB_IO_IN_$glb_clk
.sym 43008 top.frame_buffer[8]_SB_DFFESR_Q_7_R[0]
.sym 43011 top.frame_buffer[15]_SB_DFFESR_Q_8_E
.sym 43012 top.frame_buffer[15]_SB_DFFESR_Q_8_R[0]
.sym 43013 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 43014 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 43015 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 43016 top.frame_buffer[15][8]
.sym 43022 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 43023 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 43025 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 43029 uart_rx_data[3]
.sym 43030 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 43031 uart_rx_data[0]
.sym 43035 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 43036 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 43038 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 43039 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 43041 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 43042 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 43043 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 43044 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 43050 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 43052 top.frame_buffer[1]_SB_DFFESR_Q_5_E
.sym 43055 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3[1]
.sym 43057 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 43058 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 43060 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 43061 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 43062 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 43063 top.frame_buffer[1]_SB_DFFESR_Q_5_R[0]
.sym 43068 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 43069 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 43074 top.frame_buffer[1]_SB_DFFESR_Q_5_R[0]
.sym 43077 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43083 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 43084 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 43096 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3[1]
.sym 43098 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 43102 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 43108 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 43110 top.frame_buffer[1]_SB_DFFESR_Q_5_R[0]
.sym 43119 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 43120 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 43121 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43122 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 43129 top.frame_buffer[1]_SB_DFFESR_Q_5_E
.sym 43130 CLK$SB_IO_IN_$glb_clk
.sym 43131 top.frame_buffer[1]_SB_DFFESR_Q_5_R[0]
.sym 43132 top.frame_buffer[14]_SB_DFFESR_Q_10_R[0]
.sym 43134 top.frame_buffer[14][11]
.sym 43135 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43138 top.frame_buffer[14]_SB_DFFESR_Q_10_E
.sym 43144 top.frame_buffer[1]_SB_DFFESR_Q_5_R[0]
.sym 43147 uart_rx_data[2]
.sym 43148 top.frame_buffer[1]_SB_DFFESR_Q_5_E
.sym 43150 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 43154 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 43155 top.frame_buffer[13][8]
.sym 43157 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 43160 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 43161 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 43165 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 43174 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 43175 top.frame_buffer[9]_SB_DFFESR_Q_4_E
.sym 43183 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 43184 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 43186 top.frame_buffer[9]_SB_DFFESR_Q_4_R[0]
.sym 43188 top.frame_buffer[9]_SB_DFFESR_Q_4_R[0]
.sym 43196 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 43202 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 43206 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 43209 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 43213 top.frame_buffer[9]_SB_DFFESR_Q_4_R[0]
.sym 43214 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 43236 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 43248 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 43249 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 43252 top.frame_buffer[9]_SB_DFFESR_Q_4_E
.sym 43253 CLK$SB_IO_IN_$glb_clk
.sym 43254 top.frame_buffer[9]_SB_DFFESR_Q_4_R[0]
.sym 43255 top.frame_buffer[7][13]
.sym 43261 top.frame_buffer[7]_SB_DFFE_Q_2_E
.sym 43274 top.frame_buffer[14]_SB_DFFESR_Q_10_R[0]
.sym 43278 top.frame_buffer[14]_SB_DFFESR_Q_10_R[0]
.sym 43284 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 43286 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 43288 rst_delayed
.sym 43289 top.frame_buffer[13][11]
.sym 43290 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 43296 top.frame_buffer[12]_SB_DFFESR_Q_11_R[0]
.sym 43298 top.frame_buffer[12]_SB_DFFESR_Q_11_E
.sym 43304 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 43306 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 43307 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 43309 top.frame_buffer[12]_SB_DFFESR_Q_11_R[0]
.sym 43315 top.frame_buffer[13][11]
.sym 43324 top.frame_buffer[12][11]
.sym 43342 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 43343 top.frame_buffer[12]_SB_DFFESR_Q_11_R[0]
.sym 43354 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 43366 top.frame_buffer[13][11]
.sym 43367 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 43368 top.frame_buffer[12][11]
.sym 43375 top.frame_buffer[12]_SB_DFFESR_Q_11_E
.sym 43376 CLK$SB_IO_IN_$glb_clk
.sym 43377 top.frame_buffer[12]_SB_DFFESR_Q_11_R[0]
.sym 43378 top.frame_buffer[11][11]
.sym 43384 top.frame_buffer[11]_SB_DFFE_Q_1_E
.sym 43392 top.frame_buffer[2]_SB_DFFESR_Q_4_R[0]
.sym 43396 rst_delayed
.sym 43397 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 43401 top.frame_buffer[10]_SB_DFFE_Q_4_E
.sym 43404 top.frame_buffer[15][11]
.sym 43407 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 43409 P1B1$SB_IO_OUT
.sym 43413 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 43419 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 43421 top.frame_buffer[10]_SB_DFFE_Q_1_E
.sym 43423 top.frame_buffer[10][11]
.sym 43425 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 43427 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 43428 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 43429 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 43433 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 43434 rst_delayed
.sym 43443 top.frame_buffer[11][11]
.sym 43458 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 43460 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 43461 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 43476 rst_delayed
.sym 43477 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 43478 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 43479 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 43495 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 43496 top.frame_buffer[11][11]
.sym 43497 top.frame_buffer[10][11]
.sym 43498 top.frame_buffer[10]_SB_DFFE_Q_1_E
.sym 43499 CLK$SB_IO_IN_$glb_clk
.sym 43506 top.frame_buffer[15]_SB_DFFE_Q_1_E
.sym 43508 top.frame_buffer[15][11]
.sym 43517 top.frame_buffer[10]_SB_DFFE_Q_1_E
.sym 43519 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 43529 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 43544 rst_delayed
.sym 43546 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 43549 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 43552 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 43556 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 43560 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 43569 top.frame_buffer[13]_SB_DFFE_Q_1_E
.sym 43593 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 43594 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 43596 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 43605 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 43606 rst_delayed
.sym 43607 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 43608 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 43621 top.frame_buffer[13]_SB_DFFE_Q_1_E
.sym 43622 CLK$SB_IO_IN_$glb_clk
.sym 43647 rst_delayed
.sym 43901 P1B1$SB_IO_OUT
.sym 44394 P1B1$SB_IO_OUT
.sym 44755 P1B7$SB_IO_OUT
.sym 44879 P1B1$SB_IO_OUT
.sym 45080 top.frame_buffer[14]_SB_DFFESR_Q_3_E
.sym 45081 top.frame_buffer[14][3]
.sym 45096 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 45119 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 45123 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 45129 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 45130 top.frame_buffer[15][3]
.sym 45131 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 45137 top.frame_buffer[15]_SB_DFFESR_Q_3_E
.sym 45139 top.frame_buffer[15]_SB_DFFESR_Q_3_R[0]
.sym 45140 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 45145 top.frame_buffer[15]_SB_DFFESR_Q_3_R[0]
.sym 45147 top.frame_buffer[14][3]
.sym 45165 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 45166 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 45172 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 45182 top.frame_buffer[15]_SB_DFFESR_Q_3_R[0]
.sym 45184 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 45188 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 45190 top.frame_buffer[15][3]
.sym 45191 top.frame_buffer[14][3]
.sym 45198 top.frame_buffer[15]_SB_DFFESR_Q_3_E
.sym 45199 CLK$SB_IO_IN_$glb_clk
.sym 45200 top.frame_buffer[15]_SB_DFFESR_Q_3_R[0]
.sym 45205 top.frame_buffer[13]_SB_DFFESR_Q_R[0]
.sym 45206 top.frame_buffer[6]_SB_DFFESR_Q_7_E
.sym 45209 top.frame_buffer[6][0]
.sym 45210 top.frame_buffer[14]_SB_DFFESR_Q_3_R[0]
.sym 45219 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 45223 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 45227 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 45248 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 45264 top.frame_buffer[12]_SB_DFFESR_Q_R[0]
.sym 45269 top.frame_buffer[12]_SB_DFFESR_Q_E
.sym 45284 top.frame_buffer[13]_SB_DFFESR_Q_E
.sym 45289 rst_delayed
.sym 45291 top.led_data_state[1]
.sym 45295 top.frame_buffer[13]_SB_DFFESR_Q_R[0]
.sym 45298 top.frame_buffer[13]_SB_DFFESR_Q_R[0]
.sym 45306 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 45309 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 45317 top.led_data_state[1]
.sym 45318 rst_delayed
.sym 45321 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 45322 top.frame_buffer[13]_SB_DFFESR_Q_R[0]
.sym 45351 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 45361 top.frame_buffer[13]_SB_DFFESR_Q_E
.sym 45362 CLK$SB_IO_IN_$glb_clk
.sym 45363 top.frame_buffer[13]_SB_DFFESR_Q_R[0]
.sym 45364 top.frame_buffer[7]_SB_DFFESR_Q_4_E
.sym 45365 top.frame_buffer[6]_SB_DFFESR_Q_7_R[0]
.sym 45366 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 45367 top.frame_buffer[7][0]
.sym 45368 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 45369 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 45370 top.frame_buffer[7]_SB_DFFESR_Q_4_R[0]
.sym 45377 top.frame_buffer[10]_SB_DFFESR_Q_R[0]
.sym 45383 top.led_data_state[3]
.sym 45384 top.frame_buffer[3]_SB_DFFESR_Q_5_E
.sym 45385 top.frame_buffer[6]_SB_DFFESR_Q_7_E
.sym 45386 top.sclk_en_SB_DFFESR_Q_D[0]
.sym 45388 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 45389 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 45390 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 45391 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 45394 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 45396 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 45397 top.frame_buffer[15]_SB_DFFESR_Q_1_E
.sym 45405 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 45407 top.frame_buffer[11]_SB_DFFESR_Q_2_R[0]
.sym 45409 top.frame_buffer[11]_SB_DFFESR_Q_2_R[0]
.sym 45412 top.frame_buffer[10][3]
.sym 45420 top.frame_buffer[11][3]
.sym 45423 top.frame_buffer[11]_SB_DFFESR_Q_2_E
.sym 45424 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 45426 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 45432 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 45433 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 45444 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 45445 top.frame_buffer[11]_SB_DFFESR_Q_2_R[0]
.sym 45450 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 45451 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 45468 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 45469 top.frame_buffer[11][3]
.sym 45470 top.frame_buffer[10][3]
.sym 45483 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 45484 top.frame_buffer[11]_SB_DFFESR_Q_2_E
.sym 45485 CLK$SB_IO_IN_$glb_clk
.sym 45486 top.frame_buffer[11]_SB_DFFESR_Q_2_R[0]
.sym 45487 top.frame_buffer[12]_SB_DFFESR_Q_R[0]
.sym 45488 top.frame_buffer[12][0]
.sym 45491 top.frame_buffer[12]_SB_DFFESR_Q_E
.sym 45493 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 45495 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 45497 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 45498 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 45500 top.frame_buffer[7]_SB_DFFESR_Q_4_R[0]
.sym 45501 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 45502 $PACKER_VCC_NET
.sym 45503 rst_delayed
.sym 45505 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 45510 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 45518 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 45521 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 45528 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 45529 P1A3$SB_IO_OUT
.sym 45532 top.frame_buffer[3]_SB_DFFESR_Q_3_R[0]
.sym 45534 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 45540 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 45546 top.frame_buffer[3]_SB_DFFESR_Q_3_E
.sym 45548 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 45550 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 45556 top.frame_buffer[3]_SB_DFFESR_Q_3_R[0]
.sym 45557 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 45559 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 45574 top.frame_buffer[3]_SB_DFFESR_Q_3_R[0]
.sym 45575 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 45585 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 45587 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 45594 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 45597 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 45598 P1A3$SB_IO_OUT
.sym 45599 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 45600 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 45607 top.frame_buffer[3]_SB_DFFESR_Q_3_E
.sym 45608 CLK$SB_IO_IN_$glb_clk
.sym 45609 top.frame_buffer[3]_SB_DFFESR_Q_3_R[0]
.sym 45610 top.frame_buffer[15][1]
.sym 45611 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 45613 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 45614 top.frame_buffer[15]_SB_DFFESR_Q_1_E
.sym 45615 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 45617 top.frame_buffer[15]_SB_DFFESR_Q_1_R[0]
.sym 45626 top.frame_buffer[10][3]
.sym 45631 top.frame_buffer[8]_SB_DFFESR_Q_4_E
.sym 45637 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 45638 top.frame_buffer[8]_SB_DFFESR_Q_15_R[0]
.sym 45641 P1A8$SB_IO_OUT
.sym 45645 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 45653 top.frame_buffer[15]_SB_DFFESR_Q_2_E
.sym 45660 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 45664 top.frame_buffer[15]_SB_DFFESR_Q_2_R[0]
.sym 45676 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 45715 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 45717 top.frame_buffer[15]_SB_DFFESR_Q_2_R[0]
.sym 45720 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 45730 top.frame_buffer[15]_SB_DFFESR_Q_2_E
.sym 45731 CLK$SB_IO_IN_$glb_clk
.sym 45732 top.frame_buffer[15]_SB_DFFESR_Q_2_R[0]
.sym 45733 top.frame_buffer[12]_SB_DFFESR_Q_1_E
.sym 45738 top.frame_buffer[12][1]
.sym 45739 top.frame_buffer[12]_SB_DFFESR_Q_1_R[0]
.sym 45747 top.frame_buffer[15]_SB_DFFESR_Q_2_E
.sym 45748 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 45751 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 45752 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 45753 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 45755 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 45756 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 45757 P1A2$SB_IO_OUT
.sym 45762 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 45763 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 45765 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 45767 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 45776 top.frame_buffer[9]_SB_DFFESR_Q_9_E
.sym 45778 top.frame_buffer[9]_SB_DFFESR_Q_9_R[0]
.sym 45780 top.frame_buffer[9][2]
.sym 45782 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.sym 45788 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.sym 45790 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 45792 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 45794 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 45796 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 45798 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 45799 top.frame_buffer[8][2]
.sym 45800 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 45801 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 45802 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 45807 top.frame_buffer[8][2]
.sym 45808 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 45809 top.frame_buffer[9][2]
.sym 45813 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.sym 45814 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 45815 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.sym 45816 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 45819 top.frame_buffer[9]_SB_DFFESR_Q_9_R[0]
.sym 45821 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 45832 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 45833 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 45839 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 45840 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 45844 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 45853 top.frame_buffer[9]_SB_DFFESR_Q_9_E
.sym 45854 CLK$SB_IO_IN_$glb_clk
.sym 45855 top.frame_buffer[9]_SB_DFFESR_Q_9_R[0]
.sym 45856 top.frame_buffer[8]_SB_DFFESR_Q_15_R[0]
.sym 45857 top.frame_buffer[8]_SB_DFFESR_Q_15_E
.sym 45860 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 45866 P1B7$SB_IO_OUT
.sym 45868 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 45869 top.frame_buffer[12]_SB_DFFESR_Q_1_R[0]
.sym 45873 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 45876 P1A8_SB_DFFESS_Q_E
.sym 45881 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 45882 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 45883 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 45884 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 45885 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 45888 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 45891 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 45897 top.frame_buffer[11]_SB_DFFESR_Q_1_R[0]
.sym 45899 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 45901 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 45905 top.frame_buffer[10][2]
.sym 45910 top.frame_buffer[11]_SB_DFFESR_Q_1_R[0]
.sym 45915 top.frame_buffer[11]_SB_DFFESR_Q_1_E
.sym 45917 top.frame_buffer[11][2]
.sym 45921 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 45922 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 45928 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 45930 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 45932 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 45956 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 45967 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 45968 top.frame_buffer[11][2]
.sym 45969 top.frame_buffer[10][2]
.sym 45973 top.frame_buffer[11]_SB_DFFESR_Q_1_R[0]
.sym 45975 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 45976 top.frame_buffer[11]_SB_DFFESR_Q_1_E
.sym 45977 CLK$SB_IO_IN_$glb_clk
.sym 45978 top.frame_buffer[11]_SB_DFFESR_Q_1_R[0]
.sym 45980 top.frame_buffer[0]_SB_DFFESR_Q_2_R[0]
.sym 45983 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 45984 top.frame_buffer[0]_SB_DFFESR_Q_2_E
.sym 45985 top.frame_buffer[0][2]
.sym 45989 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 45991 top.frame_buffer[11]_SB_DFFESR_Q_1_R[0]
.sym 45992 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 45999 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 46004 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 46005 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 46006 P1B1_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 46008 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 46012 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 46013 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 46014 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 46023 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 46028 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 46030 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 46031 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 46033 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 46035 P1A7_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 46037 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 46039 P1A7_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 46042 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 46044 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 46045 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 46047 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 46053 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 46054 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 46055 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 46056 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 46065 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 46066 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 46067 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 46068 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 46071 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 46072 P1A7_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 46073 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 46074 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 46077 P1A7_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 46078 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 46079 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 46080 P1A7_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 46083 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 46084 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 46085 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 46086 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 46099 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 46100 CLK$SB_IO_IN_$glb_clk
.sym 46101 rst_delayed_$glb_sr
.sym 46102 top.frame_buffer[2][4]
.sym 46103 top.frame_buffer[2]_SB_DFFESR_Q_10_R[0]
.sym 46108 top.frame_buffer[2]_SB_DFFESR_Q_10_E
.sym 46109 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_6_I3[1]
.sym 46114 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 46115 top.frame_buffer[0]_SB_DFFESR_Q_2_R[0]
.sym 46116 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 46117 top.frame_buffer[1]_SB_DFFESR_Q_12_R[0]
.sym 46118 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 46119 top.frame_buffer[1][2]
.sym 46120 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 46122 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 46123 top.frame_buffer[0]_SB_DFFESR_Q_2_R[0]
.sym 46124 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 46126 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 46127 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 46129 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 46132 top.frame_buffer[11]_SB_DFFESR_Q_8_R[0]
.sym 46133 top.frame_buffer[9][10]
.sym 46135 uart_rx_data[2]
.sym 46137 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 46143 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 46145 P1B1_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 46148 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 46156 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 46157 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 46158 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 46159 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 46163 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 46165 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 46166 P1B1_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 46167 P1A7_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 46170 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 46171 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 46173 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 46176 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 46177 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 46178 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 46179 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 46182 P1B1_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 46183 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 46184 P1A7_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 46185 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 46188 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 46189 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 46190 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 46191 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 46194 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 46195 P1B1_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 46196 P1B1_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 46197 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 46200 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 46201 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 46202 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 46203 P1B1_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 46218 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 46219 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 46220 P1A7_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 46221 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 46222 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 46223 CLK$SB_IO_IN_$glb_clk
.sym 46224 rst_delayed_$glb_sr
.sym 46226 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 46227 top.frame_buffer[7]_SB_DFFESR_Q_5_R[0]
.sym 46228 top.frame_buffer[7][8]
.sym 46232 top.frame_buffer[7]_SB_DFFESR_Q_5_E
.sym 46236 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 46238 top.frame_buffer[2]_SB_DFFESR_Q_10_R[0]
.sym 46239 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 46240 top.frame_buffer[12]_SB_DFFESR_Q_9_R[0]
.sym 46242 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 46244 top.frame_buffer[2][4]
.sym 46245 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 46246 top.frame_buffer[2]_SB_DFFESR_Q_10_R[0]
.sym 46247 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 46249 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 46251 top.frame_buffer[0]_SB_DFFESR_Q_5_E
.sym 46253 top.frame_buffer[10]_SB_DFFESR_Q_4_R[0]
.sym 46254 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 46255 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 46256 uart_rx_data[3]
.sym 46258 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 46259 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 46268 top.frame_buffer[8]_SB_DFFESR_Q_14_E
.sym 46270 top.frame_buffer[8]_SB_DFFESR_Q_14_R[0]
.sym 46275 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 46277 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 46278 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 46282 P1A3$SB_IO_OUT
.sym 46283 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 46285 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 46286 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 46291 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 46294 top.frame_buffer[8]_SB_DFFESR_Q_14_R[0]
.sym 46319 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 46323 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 46325 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 46335 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 46336 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 46337 P1A3$SB_IO_OUT
.sym 46338 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 46341 top.frame_buffer[8]_SB_DFFESR_Q_14_R[0]
.sym 46344 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 46345 top.frame_buffer[8]_SB_DFFESR_Q_14_E
.sym 46346 CLK$SB_IO_IN_$glb_clk
.sym 46347 top.frame_buffer[8]_SB_DFFESR_Q_14_R[0]
.sym 46349 top.frame_buffer[11]_SB_DFFESR_Q_7_E
.sym 46350 top.frame_buffer[11]_SB_DFFESR_Q_7_R[0]
.sym 46352 top.frame_buffer[11][8]
.sym 46355 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3[1]
.sym 46362 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 46365 top.frame_buffer[7]_SB_DFFESR_Q_5_E
.sym 46368 top.frame_buffer[7]_SB_DFFESR_Q_5_E
.sym 46369 P1A8$SB_IO_OUT
.sym 46371 top.frame_buffer[7]_SB_DFFESR_Q_5_R[0]
.sym 46372 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 46373 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 46374 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 46375 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 46376 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 46377 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 46378 uart_rx_data[4]
.sym 46379 uart_rx_data[7]
.sym 46380 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 46382 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 46390 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.sym 46391 top.frame_buffer[11]_SB_DFFESR_Q_8_E
.sym 46392 top.frame_buffer[8][10]
.sym 46395 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.sym 46398 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 46400 top.frame_buffer[11]_SB_DFFESR_Q_8_R[0]
.sym 46403 top.frame_buffer[9][10]
.sym 46405 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 46408 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 46409 top.frame_buffer[10][10]
.sym 46410 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 46412 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 46413 top.frame_buffer[11][10]
.sym 46414 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 46416 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 46418 top.frame_buffer[11]_SB_DFFESR_Q_8_R[0]
.sym 46423 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 46428 top.frame_buffer[8][10]
.sym 46430 top.frame_buffer[9][10]
.sym 46431 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 46441 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 46442 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 46446 top.frame_buffer[11]_SB_DFFESR_Q_8_R[0]
.sym 46448 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 46458 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 46459 top.frame_buffer[11][10]
.sym 46460 top.frame_buffer[10][10]
.sym 46464 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.sym 46465 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 46466 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 46467 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.sym 46468 top.frame_buffer[11]_SB_DFFESR_Q_8_E
.sym 46469 CLK$SB_IO_IN_$glb_clk
.sym 46470 top.frame_buffer[11]_SB_DFFESR_Q_8_R[0]
.sym 46471 top.frame_buffer[10]_SB_DFFESR_Q_4_R[0]
.sym 46474 top.frame_buffer[10]_SB_DFFESR_Q_4_E
.sym 46475 top.frame_buffer[10][10]
.sym 46484 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 46485 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 46486 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 46487 top.frame_buffer[11]_SB_DFFESR_Q_8_E
.sym 46488 top.frame_buffer[1][4]
.sym 46489 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 46491 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 46492 uart_rx_dv
.sym 46496 uart_rx_data[0]
.sym 46497 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 46498 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 46499 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 46500 uart_rx_data[1]
.sym 46501 top.frame_buffer[12]_SB_DFFESR_Q_8_R[0]
.sym 46502 $PACKER_VCC_NET
.sym 46503 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 46504 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 46505 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 46506 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 46512 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 46513 top.frame_buffer[1][10]
.sym 46516 top.frame_buffer[0]_SB_DFFESR_Q_5_R[0]
.sym 46517 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 46518 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 46520 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 46522 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 46523 top.frame_buffer[0]_SB_DFFESR_Q_5_E
.sym 46524 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 46528 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 46529 top.frame_buffer[0]_SB_DFFESR_Q_5_R[0]
.sym 46536 top.frame_buffer[0][10]
.sym 46537 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 46543 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 46546 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 46552 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 46554 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 46557 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 46558 top.frame_buffer[1][10]
.sym 46560 top.frame_buffer[0][10]
.sym 46575 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 46576 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 46577 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 46578 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 46582 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 46584 top.frame_buffer[0]_SB_DFFESR_Q_5_R[0]
.sym 46591 top.frame_buffer[0]_SB_DFFESR_Q_5_E
.sym 46592 CLK$SB_IO_IN_$glb_clk
.sym 46593 top.frame_buffer[0]_SB_DFFESR_Q_5_R[0]
.sym 46594 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 46595 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 46596 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 46597 top.frame_buffer[9]_SB_DFFESR_Q_R[0]
.sym 46599 top.frame_buffer[9]_SB_DFFESR_Q_E
.sym 46600 top.frame_buffer[9][8]
.sym 46601 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 46608 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 46610 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 46611 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 46615 top.frame_buffer[6][10]
.sym 46617 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 46618 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 46619 uart_rx_data[2]
.sym 46620 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 46621 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 46622 uart_rx_data[0]
.sym 46623 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 46624 top.frame_buffer[15]_SB_DFFESR_Q_8_R[0]
.sym 46625 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 46626 top.frame_buffer[1]_SB_DFFESR_Q_3_E
.sym 46627 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 46628 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 46629 uart_rx_data[6]
.sym 46636 uart_rx_data[6]
.sym 46637 top.frame_buffer[1]_SB_DFFESR_Q_3_E
.sym 46639 top.frame_buffer[1]_SB_DFFESR_Q_3_R[0]
.sym 46642 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 46643 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 46644 uart_rx_data[6]
.sym 46649 uart_rx_data[7]
.sym 46650 uart_rx_data[4]
.sym 46652 uart_rx_data[5]
.sym 46659 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 46660 uart_rx_data[5]
.sym 46664 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 46665 top.frame_buffer[1]_SB_DFFESR_Q_3_R[0]
.sym 46669 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 46671 top.frame_buffer[1]_SB_DFFESR_Q_3_R[0]
.sym 46677 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 46680 uart_rx_data[6]
.sym 46681 uart_rx_data[5]
.sym 46682 uart_rx_data[4]
.sym 46683 uart_rx_data[7]
.sym 46686 uart_rx_data[5]
.sym 46687 uart_rx_data[4]
.sym 46688 uart_rx_data[7]
.sym 46689 uart_rx_data[6]
.sym 46692 uart_rx_data[4]
.sym 46693 uart_rx_data[5]
.sym 46694 uart_rx_data[6]
.sym 46695 uart_rx_data[7]
.sym 46698 uart_rx_data[5]
.sym 46699 uart_rx_data[6]
.sym 46700 uart_rx_data[7]
.sym 46701 uart_rx_data[4]
.sym 46705 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 46707 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 46710 uart_rx_data[7]
.sym 46711 uart_rx_data[5]
.sym 46712 uart_rx_data[6]
.sym 46713 uart_rx_data[4]
.sym 46714 top.frame_buffer[1]_SB_DFFESR_Q_3_E
.sym 46715 CLK$SB_IO_IN_$glb_clk
.sym 46716 top.frame_buffer[1]_SB_DFFESR_Q_3_R[0]
.sym 46717 uart_rx_data[0]
.sym 46718 uart_rx_data[5]
.sym 46719 uart_rx_data[1]
.sym 46720 top.uart_rx.r_Rx_Byte_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 46721 top.uart_rx.r_Rx_Byte_SB_DFFE_Q_6_D_SB_LUT4_O_I2[3]
.sym 46722 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 46723 top.frame_buffer[13]_SB_DFFESR_Q_4_R[0]
.sym 46724 uart_rx_data[3]
.sym 46729 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 46731 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 46732 top.uart_rx.r_SM_Main[2]
.sym 46734 top.uart_rx.r_SM_Main[0]
.sym 46735 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 46736 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 46738 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 46739 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 46740 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 46741 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 46742 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 46743 top.frame_buffer[14]_SB_DFFESR_Q_10_E
.sym 46744 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 46745 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 46747 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 46748 uart_rx_data[3]
.sym 46751 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 46752 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 46759 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 46760 top.frame_buffer[12]_SB_DFFESR_Q_8_E
.sym 46761 top.frame_buffer[12]_SB_DFFESR_Q_8_R[0]
.sym 46762 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 46770 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 46773 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 46775 uart_rx_data[5]
.sym 46780 uart_rx_data[4]
.sym 46781 uart_rx_data[7]
.sym 46783 uart_rx_data[5]
.sym 46787 top.frame_buffer[12]_SB_DFFESR_Q_8_R[0]
.sym 46788 uart_rx_data[4]
.sym 46789 uart_rx_data[6]
.sym 46797 uart_rx_data[5]
.sym 46798 uart_rx_data[6]
.sym 46799 uart_rx_data[7]
.sym 46800 uart_rx_data[4]
.sym 46804 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 46810 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 46812 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 46816 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 46818 top.frame_buffer[12]_SB_DFFESR_Q_8_R[0]
.sym 46821 uart_rx_data[4]
.sym 46822 uart_rx_data[6]
.sym 46823 uart_rx_data[7]
.sym 46824 uart_rx_data[5]
.sym 46827 uart_rx_data[5]
.sym 46828 uart_rx_data[4]
.sym 46829 uart_rx_data[6]
.sym 46830 uart_rx_data[7]
.sym 46833 uart_rx_data[5]
.sym 46834 uart_rx_data[4]
.sym 46835 uart_rx_data[7]
.sym 46836 uart_rx_data[6]
.sym 46837 top.frame_buffer[12]_SB_DFFESR_Q_8_E
.sym 46838 CLK$SB_IO_IN_$glb_clk
.sym 46839 top.frame_buffer[12]_SB_DFFESR_Q_8_R[0]
.sym 46841 top.frame_buffer[14]_SB_DFFESR_Q_8_R[0]
.sym 46842 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 46843 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 46844 top.uart_rx.r_Rx_Byte_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2]
.sym 46845 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 46846 uart_rx_data[4]
.sym 46847 uart_rx_data[7]
.sym 46854 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 46855 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 46856 top.frame_buffer[12]_SB_DFFESR_Q_8_E
.sym 46859 uart_rx_data[0]
.sym 46860 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 46861 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 46863 uart_rx_data[1]
.sym 46864 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 46866 top.frame_buffer[7]_SB_DFFE_Q_2_E
.sym 46867 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 46868 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 46869 uart_rx_data[4]
.sym 46870 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 46871 uart_rx_data[7]
.sym 46873 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 46883 top.frame_buffer[15]_SB_DFFESR_Q_8_E
.sym 46890 uart_rx_data[5]
.sym 46891 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 46892 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 46893 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 46895 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 46899 uart_rx_data[6]
.sym 46904 uart_rx_data[7]
.sym 46908 top.frame_buffer[15]_SB_DFFESR_Q_8_R[0]
.sym 46910 top.frame_buffer[15]_SB_DFFESR_Q_8_R[0]
.sym 46911 uart_rx_data[4]
.sym 46927 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 46928 top.frame_buffer[15]_SB_DFFESR_Q_8_R[0]
.sym 46932 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 46935 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 46938 uart_rx_data[6]
.sym 46939 uart_rx_data[7]
.sym 46940 uart_rx_data[5]
.sym 46941 uart_rx_data[4]
.sym 46944 uart_rx_data[4]
.sym 46945 uart_rx_data[5]
.sym 46946 uart_rx_data[7]
.sym 46947 uart_rx_data[6]
.sym 46950 uart_rx_data[6]
.sym 46951 uart_rx_data[4]
.sym 46952 uart_rx_data[5]
.sym 46953 uart_rx_data[7]
.sym 46958 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 46960 top.frame_buffer[15]_SB_DFFESR_Q_8_E
.sym 46961 CLK$SB_IO_IN_$glb_clk
.sym 46962 top.frame_buffer[15]_SB_DFFESR_Q_8_R[0]
.sym 46966 top.frame_buffer[14]_SB_DFFESR_Q_8_E
.sym 46969 top.frame_buffer[14][8]
.sym 46976 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 46977 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 46978 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 46979 rst_delayed
.sym 46981 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 46982 uart_rx_data[2]
.sym 46984 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 46985 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 46989 top.frame_buffer[11]_SB_DFFE_Q_1_E
.sym 46997 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 47004 top.frame_buffer[15][11]
.sym 47008 top.frame_buffer[14]_SB_DFFESR_Q_10_R[0]
.sym 47011 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 47014 top.frame_buffer[14][11]
.sym 47015 top.frame_buffer[14]_SB_DFFESR_Q_10_E
.sym 47016 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 47018 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 47019 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 47022 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 47028 top.frame_buffer[14]_SB_DFFESR_Q_10_R[0]
.sym 47038 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 47039 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 47051 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 47055 top.frame_buffer[14][11]
.sym 47056 top.frame_buffer[15][11]
.sym 47057 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 47074 top.frame_buffer[14]_SB_DFFESR_Q_10_R[0]
.sym 47076 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 47083 top.frame_buffer[14]_SB_DFFESR_Q_10_E
.sym 47084 CLK$SB_IO_IN_$glb_clk
.sym 47085 top.frame_buffer[14]_SB_DFFESR_Q_10_R[0]
.sym 47087 top.frame_buffer[6][11]
.sym 47089 top.frame_buffer[6]_SB_DFFE_Q_6_E
.sym 47095 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_R
.sym 47098 top.frame_buffer[13]_SB_DFFESR_Q_8_R[0]
.sym 47099 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 47108 top.frame_buffer[15][11]
.sym 47115 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 47117 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 47119 top.frame_buffer[14]_SB_DFFESR_Q_8_R[0]
.sym 47130 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 47131 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 47135 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 47136 rst_delayed
.sym 47137 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 47138 top.frame_buffer[7]_SB_DFFE_Q_2_E
.sym 47160 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 47161 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 47162 rst_delayed
.sym 47163 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 47196 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 47197 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 47199 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 47206 top.frame_buffer[7]_SB_DFFE_Q_2_E
.sym 47207 CLK$SB_IO_IN_$glb_clk
.sym 47209 top.frame_buffer[3][10]
.sym 47215 top.frame_buffer[3]_SB_DFFE_Q_2_E
.sym 47231 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 47236 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 47250 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 47254 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 47255 rst_delayed
.sym 47258 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 47259 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 47261 top.frame_buffer[11]_SB_DFFE_Q_1_E
.sym 47276 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 47283 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 47284 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 47285 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 47286 rst_delayed
.sym 47319 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 47321 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 47322 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 47329 top.frame_buffer[11]_SB_DFFE_Q_1_E
.sym 47330 CLK$SB_IO_IN_$glb_clk
.sym 47342 P1B7$SB_IO_OUT
.sym 47360 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 47374 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 47375 top.frame_buffer[15]_SB_DFFE_Q_1_E
.sym 47385 rst_delayed
.sym 47388 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 47393 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 47402 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 47437 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 47438 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 47439 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 47448 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 47449 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 47450 rst_delayed
.sym 47451 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 47452 top.frame_buffer[15]_SB_DFFE_Q_1_E
.sym 47453 CLK$SB_IO_IN_$glb_clk
.sym 47469 top.frame_buffer[15]_SB_DFFE_Q_1_E
.sym 47609 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 48810 CLK$SB_IO_IN
.sym 48912 top.frame_buffer[11][0]
.sym 48915 top.frame_buffer[11]_SB_DFFESR_Q_E
.sym 48936 top.frame_buffer[6]_SB_DFFESR_Q_7_R[0]
.sym 48955 top.frame_buffer[14]_SB_DFFESR_Q_3_R[0]
.sym 48959 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 48961 top.frame_buffer[14]_SB_DFFESR_Q_3_E
.sym 48963 top.frame_buffer[14]_SB_DFFESR_Q_3_R[0]
.sym 48965 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 49002 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 49003 top.frame_buffer[14]_SB_DFFESR_Q_3_R[0]
.sym 49007 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 49029 top.frame_buffer[14]_SB_DFFESR_Q_3_E
.sym 49030 CLK$SB_IO_IN_$glb_clk
.sym 49031 top.frame_buffer[14]_SB_DFFESR_Q_3_R[0]
.sym 49036 top.frame_buffer[15]_SB_DFFESR_Q_R[0]
.sym 49037 top.frame_buffer[15][0]
.sym 49038 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.sym 49040 top.frame_buffer[15]_SB_DFFESR_Q_E
.sym 49041 top.frame_buffer[11]_SB_DFFESR_Q_R[0]
.sym 49042 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 49047 CLK$SB_IO_IN
.sym 49048 BTN_N$SB_IO_IN
.sym 49052 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 49053 top.frame_buffer[11]_SB_DFFESR_Q_E
.sym 49055 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 49056 top.frame_buffer[11]_SB_DFFESR_Q_E
.sym 49066 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 49068 top.frame_buffer[15]_SB_DFFESR_Q_R[0]
.sym 49074 top.frame_buffer[15]_SB_DFFESR_Q_E
.sym 49084 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 49091 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 49113 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 49115 top.frame_buffer[6]_SB_DFFESR_Q_7_E
.sym 49122 top.frame_buffer[6]_SB_DFFESR_Q_7_R[0]
.sym 49124 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 49128 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 49134 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 49135 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 49139 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 49142 top.frame_buffer[6]_SB_DFFESR_Q_7_R[0]
.sym 49146 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 49148 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 49153 top.frame_buffer[6]_SB_DFFESR_Q_7_R[0]
.sym 49155 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 49172 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 49176 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 49178 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 49192 top.frame_buffer[6]_SB_DFFESR_Q_7_E
.sym 49193 CLK$SB_IO_IN_$glb_clk
.sym 49194 top.frame_buffer[6]_SB_DFFESR_Q_7_R[0]
.sym 49195 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 49197 top.frame_buffer[0]_SB_DFFESR_Q_9_R[0]
.sym 49198 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 49199 top.frame_buffer[0][0]
.sym 49200 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 49202 top.frame_buffer[0]_SB_DFFESR_Q_9_E
.sym 49206 uart_rx_data[0]
.sym 49210 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 49213 top.frame_buffer[14][0]
.sym 49216 top.led_data_state[3]
.sym 49218 top.led_data_state[4]
.sym 49219 top.frame_buffer[14][1]
.sym 49220 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 49221 top.frame_buffer[4][0]
.sym 49223 top.frame_buffer[15]_SB_DFFESR_Q_1_R[0]
.sym 49227 top.frame_buffer[7]_SB_DFFESR_Q_4_E
.sym 49228 top.frame_buffer[13]_SB_DFFESR_Q_1_E
.sym 49229 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 49237 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 49238 top.frame_buffer[7]_SB_DFFESR_Q_4_E
.sym 49240 top.frame_buffer[7]_SB_DFFESR_Q_4_R[0]
.sym 49242 top.frame_buffer[7]_SB_DFFESR_Q_4_R[0]
.sym 49245 top.frame_buffer[12][0]
.sym 49248 top.frame_buffer[6][0]
.sym 49250 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 49251 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 49254 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 49256 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 49258 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 49260 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 49261 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 49262 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 49263 top.frame_buffer[7][0]
.sym 49264 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 49266 top.frame_buffer[13][0]
.sym 49269 top.frame_buffer[7]_SB_DFFESR_Q_4_R[0]
.sym 49270 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 49275 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 49278 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 49281 top.frame_buffer[7][0]
.sym 49282 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 49284 top.frame_buffer[6][0]
.sym 49288 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 49294 top.frame_buffer[13][0]
.sym 49295 top.frame_buffer[12][0]
.sym 49296 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 49299 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 49300 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 49301 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 49302 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 49305 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 49308 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 49315 top.frame_buffer[7]_SB_DFFESR_Q_4_E
.sym 49316 CLK$SB_IO_IN_$glb_clk
.sym 49317 top.frame_buffer[7]_SB_DFFESR_Q_4_R[0]
.sym 49318 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 49319 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 49320 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 49321 top.frame_buffer[5][0]
.sym 49323 top.frame_buffer[5]_SB_DFFESR_Q_13_R[0]
.sym 49324 top.frame_buffer[5]_SB_DFFESR_Q_13_E
.sym 49325 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 49332 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 49333 top.frame_buffer[3]_SB_DFFESR_Q_R[0]
.sym 49335 top.frame_buffer[0]_SB_DFFESR_Q_9_E
.sym 49338 top.frame_buffer[0]_SB_DFFESR_Q_9_E
.sym 49340 top.frame_buffer[10][5]
.sym 49341 top.frame_buffer[0]_SB_DFFESR_Q_9_R[0]
.sym 49344 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 49345 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 49346 top.frame_buffer[4]_SB_DFFESR_Q_15_R[0]
.sym 49360 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 49361 top.frame_buffer[12]_SB_DFFESR_Q_E
.sym 49363 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 49364 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 49365 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 49367 top.frame_buffer[12]_SB_DFFESR_Q_R[0]
.sym 49370 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 49372 top.frame_buffer[12]_SB_DFFESR_Q_R[0]
.sym 49375 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 49382 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 49386 P1A8$SB_IO_OUT
.sym 49392 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 49394 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 49400 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 49416 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 49417 top.frame_buffer[12]_SB_DFFESR_Q_R[0]
.sym 49428 P1A8$SB_IO_OUT
.sym 49429 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 49430 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 49431 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 49438 top.frame_buffer[12]_SB_DFFESR_Q_E
.sym 49439 CLK$SB_IO_IN_$glb_clk
.sym 49440 top.frame_buffer[12]_SB_DFFESR_Q_R[0]
.sym 49441 top.frame_buffer[13]_SB_DFFESR_Q_1_R[0]
.sym 49443 top.frame_buffer[13][1]
.sym 49445 top.frame_buffer[13]_SB_DFFESR_Q_1_E
.sym 49448 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 49453 top.frame_buffer[12]_SB_DFFESR_Q_R[0]
.sym 49454 top.frame_buffer[4]_SB_DFFESR_Q_R[0]
.sym 49457 top.frame_buffer[12]_SB_DFFESR_Q_E
.sym 49459 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 49460 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 49462 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 49466 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 49467 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 49469 P1A8$SB_IO_OUT
.sym 49472 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 49476 uart_rx_data[3]
.sym 49482 top.frame_buffer[15][1]
.sym 49484 top.frame_buffer[15]_SB_DFFESR_Q_1_E
.sym 49486 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 49487 top.frame_buffer[12][1]
.sym 49488 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 49489 top.frame_buffer[15]_SB_DFFESR_Q_1_R[0]
.sym 49490 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 49491 top.frame_buffer[14][1]
.sym 49495 top.frame_buffer[15]_SB_DFFESR_Q_1_R[0]
.sym 49496 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 49500 top.frame_buffer[13][1]
.sym 49501 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 49502 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 49503 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 49504 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 49509 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 49512 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 49513 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 49517 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 49521 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 49522 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 49523 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 49524 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 49533 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 49534 top.frame_buffer[15][1]
.sym 49535 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 49536 top.frame_buffer[14][1]
.sym 49540 top.frame_buffer[15]_SB_DFFESR_Q_1_R[0]
.sym 49541 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 49545 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 49546 top.frame_buffer[13][1]
.sym 49547 top.frame_buffer[12][1]
.sym 49548 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 49557 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 49560 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 49561 top.frame_buffer[15]_SB_DFFESR_Q_1_E
.sym 49562 CLK$SB_IO_IN_$glb_clk
.sym 49563 top.frame_buffer[15]_SB_DFFESR_Q_1_R[0]
.sym 49564 top.frame_buffer[4]_SB_DFFESR_Q_15_R[0]
.sym 49567 top.frame_buffer[4]_SB_DFFESR_Q_15_E
.sym 49568 top.frame_buffer[4][1]
.sym 49571 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 49577 top.led_data_state[3]
.sym 49578 top.led_data_state[0]
.sym 49580 top.frame_buffer[15]_SB_DFFESR_Q_1_E
.sym 49581 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 49583 top.frame_buffer[13]_SB_DFFESR_Q_1_R[0]
.sym 49584 top.frame_buffer[2]_SB_DFFESR_Q_9_E
.sym 49585 top.led_data_state[5]
.sym 49586 top.frame_buffer[2]_SB_DFFESR_Q_3_R[0]
.sym 49587 top.frame_buffer[13]_SB_DFFESR_Q_1_R[0]
.sym 49590 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 49591 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3[1]
.sym 49592 top.frame_buffer[14]_SB_DFFESR_Q_1_R[0]
.sym 49596 top.frame_buffer[12]_SB_DFFESR_Q_1_E
.sym 49599 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 49607 top.frame_buffer[12]_SB_DFFESR_Q_1_E
.sym 49609 top.frame_buffer[12]_SB_DFFESR_Q_1_R[0]
.sym 49624 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 49626 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 49627 top.frame_buffer[12]_SB_DFFESR_Q_1_R[0]
.sym 49633 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 49636 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 49639 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 49640 top.frame_buffer[12]_SB_DFFESR_Q_1_R[0]
.sym 49668 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 49675 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 49676 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 49684 top.frame_buffer[12]_SB_DFFESR_Q_1_E
.sym 49685 CLK$SB_IO_IN_$glb_clk
.sym 49686 top.frame_buffer[12]_SB_DFFESR_Q_1_R[0]
.sym 49687 top.frame_buffer[10]_SB_DFFE_Q_6_E
.sym 49690 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 49691 top.frame_buffer[10][2]
.sym 49694 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 49700 top.frame_buffer[3]_SB_DFFESR_Q_1_R[0]
.sym 49701 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 49707 top.col_cnt[4]
.sym 49708 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 49709 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 49710 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 49711 top.frame_buffer[14][1]
.sym 49713 top.frame_buffer[2]_SB_DFFESR_Q_10_E
.sym 49715 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 49717 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 49718 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 49719 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 49720 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 49730 top.frame_buffer[8]_SB_DFFESR_Q_15_E
.sym 49740 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 49741 top.frame_buffer[8]_SB_DFFESR_Q_15_R[0]
.sym 49744 top.frame_buffer[8]_SB_DFFESR_Q_15_R[0]
.sym 49747 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 49751 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 49758 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 49762 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 49764 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 49767 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 49768 top.frame_buffer[8]_SB_DFFESR_Q_15_R[0]
.sym 49786 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 49807 top.frame_buffer[8]_SB_DFFESR_Q_15_E
.sym 49808 CLK$SB_IO_IN_$glb_clk
.sym 49809 top.frame_buffer[8]_SB_DFFESR_Q_15_R[0]
.sym 49810 top.frame_buffer[14]_SB_DFFESR_Q_1_R[0]
.sym 49811 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 49814 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 49815 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 49816 top.frame_buffer[14][1]
.sym 49817 top.frame_buffer[14]_SB_DFFESR_Q_1_E
.sym 49822 top.frame_buffer[8]_SB_DFFESR_Q_15_R[0]
.sym 49823 P1A8$SB_IO_OUT
.sym 49824 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 49825 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 49826 top.frame_buffer[8]_SB_DFFESR_Q_15_E
.sym 49830 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 49834 uart_rx_data[1]
.sym 49835 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 49836 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 49837 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_6_I3[1]
.sym 49840 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 49841 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 49842 top.frame_buffer[8][2]
.sym 49844 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 49845 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 49853 top.frame_buffer[0]_SB_DFFESR_Q_2_E
.sym 49855 top.frame_buffer[0]_SB_DFFESR_Q_2_R[0]
.sym 49856 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 49857 top.frame_buffer[1][2]
.sym 49864 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 49868 top.frame_buffer[0]_SB_DFFESR_Q_2_R[0]
.sym 49874 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 49879 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 49880 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 49881 top.frame_buffer[0][2]
.sym 49890 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 49892 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 49909 top.frame_buffer[0][2]
.sym 49910 top.frame_buffer[1][2]
.sym 49911 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 49914 top.frame_buffer[0]_SB_DFFESR_Q_2_R[0]
.sym 49917 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 49922 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 49930 top.frame_buffer[0]_SB_DFFESR_Q_2_E
.sym 49931 CLK$SB_IO_IN_$glb_clk
.sym 49932 top.frame_buffer[0]_SB_DFFESR_Q_2_R[0]
.sym 49933 top.frame_buffer[8]_SB_DFFESR_Q_9_E
.sym 49934 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 49935 top.frame_buffer[8][2]
.sym 49936 top.frame_buffer[8]_SB_DFFESR_Q_9_R[0]
.sym 49940 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 49945 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 49947 top.frame_buffer[0]_SB_DFFESR_Q_2_E
.sym 49948 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 49950 top.frame_buffer[14]_SB_DFFESR_Q_1_E
.sym 49953 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 49954 top.frame_buffer[14]_SB_DFFESR_Q_1_E
.sym 49958 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 49960 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 49961 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 49962 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 49963 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 49965 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 49966 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 49968 uart_rx_data[3]
.sym 49975 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 49978 top.frame_buffer[2]_SB_DFFESR_Q_10_R[0]
.sym 49985 top.frame_buffer[2]_SB_DFFESR_Q_10_E
.sym 49990 uart_rx_data[2]
.sym 49991 top.frame_buffer[2]_SB_DFFESR_Q_10_R[0]
.sym 49993 uart_rx_data[0]
.sym 49994 uart_rx_data[1]
.sym 49995 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 49998 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 50002 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 50008 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 50013 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 50015 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 50044 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 50046 top.frame_buffer[2]_SB_DFFESR_Q_10_R[0]
.sym 50050 uart_rx_data[2]
.sym 50051 uart_rx_data[0]
.sym 50052 uart_rx_data[1]
.sym 50053 top.frame_buffer[2]_SB_DFFESR_Q_10_E
.sym 50054 CLK$SB_IO_IN_$glb_clk
.sym 50055 top.frame_buffer[2]_SB_DFFESR_Q_10_R[0]
.sym 50056 top.frame_buffer[6][8]
.sym 50058 top.frame_buffer[6]_SB_DFFESR_Q_3_E
.sym 50060 top.frame_buffer[6]_SB_DFFESR_Q_3_R[0]
.sym 50061 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 50068 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 50071 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 50072 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 50073 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 50074 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 50078 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 50082 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 50083 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3[1]
.sym 50084 top.frame_buffer[10]_SB_DFFESR_Q_3_R[0]
.sym 50085 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 50086 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 50089 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 50091 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 50099 P1A8$SB_IO_OUT
.sym 50101 top.frame_buffer[7]_SB_DFFESR_Q_5_R[0]
.sym 50102 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 50108 top.frame_buffer[7]_SB_DFFESR_Q_5_E
.sym 50119 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 50120 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 50121 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 50122 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 50123 top.frame_buffer[7]_SB_DFFESR_Q_5_R[0]
.sym 50127 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 50128 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 50136 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 50137 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 50138 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 50139 P1A8$SB_IO_OUT
.sym 50143 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 50144 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 50151 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 50172 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 50174 top.frame_buffer[7]_SB_DFFESR_Q_5_R[0]
.sym 50176 top.frame_buffer[7]_SB_DFFESR_Q_5_E
.sym 50177 CLK$SB_IO_IN_$glb_clk
.sym 50178 top.frame_buffer[7]_SB_DFFESR_Q_5_R[0]
.sym 50180 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 50181 top.frame_buffer[0][8]
.sym 50182 top.frame_buffer[0]_SB_DFFESR_Q_13_E
.sym 50183 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.sym 50184 top.frame_buffer[0]_SB_DFFESR_Q_13_R[0]
.sym 50185 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 50186 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 50196 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 50198 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 50199 top.frame_buffer[5]_SB_DFFESR_Q_2_E
.sym 50200 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 50203 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 50204 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.sym 50205 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 50207 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 50209 top.frame_buffer[9]_SB_DFFESR_Q_R[0]
.sym 50210 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 50212 top.frame_buffer[8]_SB_DFFESR_Q_5_E
.sym 50214 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 50222 top.frame_buffer[11]_SB_DFFESR_Q_7_R[0]
.sym 50224 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 50236 uart_rx_data[2]
.sym 50237 uart_rx_data[1]
.sym 50238 top.frame_buffer[11]_SB_DFFESR_Q_7_E
.sym 50240 top.frame_buffer[11]_SB_DFFESR_Q_7_R[0]
.sym 50241 uart_rx_data[0]
.sym 50245 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 50250 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 50251 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 50260 top.frame_buffer[11]_SB_DFFESR_Q_7_R[0]
.sym 50262 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 50265 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 50266 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 50279 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 50295 uart_rx_data[1]
.sym 50296 uart_rx_data[2]
.sym 50297 uart_rx_data[0]
.sym 50299 top.frame_buffer[11]_SB_DFFESR_Q_7_E
.sym 50300 CLK$SB_IO_IN_$glb_clk
.sym 50301 top.frame_buffer[11]_SB_DFFESR_Q_7_R[0]
.sym 50302 top.frame_buffer[10]_SB_DFFESR_Q_3_R[0]
.sym 50304 top.frame_buffer[10]_SB_DFFESR_Q_3_E
.sym 50309 top.frame_buffer[10][8]
.sym 50314 P1A8$SB_IO_OUT
.sym 50315 top.frame_buffer[9][10]
.sym 50317 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 50318 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 50319 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 50323 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 50326 top.frame_buffer[3][10]
.sym 50330 uart_rx_data[1]
.sym 50331 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 50333 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 50335 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 50336 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 50353 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 50354 top.frame_buffer[10]_SB_DFFESR_Q_4_E
.sym 50356 top.frame_buffer[10]_SB_DFFESR_Q_4_R[0]
.sym 50358 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 50359 top.frame_buffer[10]_SB_DFFESR_Q_4_R[0]
.sym 50367 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 50369 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 50377 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 50379 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 50395 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 50397 top.frame_buffer[10]_SB_DFFESR_Q_4_R[0]
.sym 50403 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 50422 top.frame_buffer[10]_SB_DFFESR_Q_4_E
.sym 50423 CLK$SB_IO_IN_$glb_clk
.sym 50424 top.frame_buffer[10]_SB_DFFESR_Q_4_R[0]
.sym 50425 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.sym 50427 top.frame_buffer[8][8]
.sym 50429 top.frame_buffer[8]_SB_DFFESR_Q_5_E
.sym 50431 top.frame_buffer[8]_SB_DFFESR_Q_5_R[0]
.sym 50437 top.frame_buffer[10]_SB_DFFESR_Q_4_R[0]
.sym 50441 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 50444 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 50450 top.frame_buffer[13]_SB_DFFESR_Q_4_R[0]
.sym 50452 uart_rx_data[3]
.sym 50454 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 50456 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 50457 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 50458 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 50459 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 50468 top.frame_buffer[9]_SB_DFFESR_Q_E
.sym 50469 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 50470 uart_rx_data[4]
.sym 50471 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 50474 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 50475 uart_rx_data[5]
.sym 50477 top.frame_buffer[2][10]
.sym 50480 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 50484 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 50486 top.frame_buffer[3][10]
.sym 50489 uart_rx_data[7]
.sym 50492 uart_rx_data[6]
.sym 50493 top.frame_buffer[9]_SB_DFFESR_Q_R[0]
.sym 50495 top.frame_buffer[9]_SB_DFFESR_Q_R[0]
.sym 50499 uart_rx_data[5]
.sym 50500 uart_rx_data[7]
.sym 50501 uart_rx_data[4]
.sym 50502 uart_rx_data[6]
.sym 50505 uart_rx_data[6]
.sym 50506 uart_rx_data[4]
.sym 50507 uart_rx_data[7]
.sym 50508 uart_rx_data[5]
.sym 50511 uart_rx_data[4]
.sym 50512 uart_rx_data[6]
.sym 50513 uart_rx_data[5]
.sym 50514 uart_rx_data[7]
.sym 50517 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 50519 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 50529 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 50530 top.frame_buffer[9]_SB_DFFESR_Q_R[0]
.sym 50537 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 50542 top.frame_buffer[2][10]
.sym 50543 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 50544 top.frame_buffer[3][10]
.sym 50545 top.frame_buffer[9]_SB_DFFESR_Q_E
.sym 50546 CLK$SB_IO_IN_$glb_clk
.sym 50547 top.frame_buffer[9]_SB_DFFESR_Q_R[0]
.sym 50549 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 50550 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 50551 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_CARRY_CI_CO[10]
.sym 50552 top.uart_rx.r_Rx_Byte_SB_DFFE_Q_7_D_SB_LUT4_O_I3[2]
.sym 50553 top.frame_buffer[13]_SB_DFFESR_Q_4_E
.sym 50554 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_I2[2]
.sym 50555 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 50559 CLK$SB_IO_IN
.sym 50560 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 50561 top.frame_buffer[8]_SB_DFFESR_Q_5_R[0]
.sym 50562 top.frame_buffer[9]_SB_DFFESR_Q_E
.sym 50564 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 50565 top.frame_buffer[2][10]
.sym 50566 uart_rx_data[4]
.sym 50570 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 50572 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 50573 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 50574 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 50575 uart_rx_data[7]
.sym 50577 top.uart_rx.r_Bit_Index[2]
.sym 50579 top.uart_rx.r_Bit_Index[0]
.sym 50580 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 50582 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 50583 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 50591 uart_rx_data[1]
.sym 50592 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 50595 top.uart_rx.r_Bit_Index[0]
.sym 50596 uart_rx_data[7]
.sym 50598 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 50600 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 50603 uart_rx_data[4]
.sym 50604 uart_rx_data[6]
.sym 50605 uart_rx_data[0]
.sym 50606 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 50607 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 50608 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_CARRY_CI_CO[10]
.sym 50609 top.uart_rx.r_Rx_Byte_SB_DFFE_Q_7_D_SB_LUT4_O_I3[2]
.sym 50610 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 50612 uart_rx_data[3]
.sym 50614 uart_rx_data[5]
.sym 50616 top.uart_rx.r_Rx_Byte_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 50617 top.uart_rx.r_Rx_Byte_SB_DFFE_Q_6_D_SB_LUT4_O_I2[3]
.sym 50622 top.uart_rx.r_Rx_Byte_SB_DFFE_Q_7_D_SB_LUT4_O_I3[2]
.sym 50624 uart_rx_data[0]
.sym 50625 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 50628 top.uart_rx.r_Rx_Byte_SB_DFFE_Q_6_D_SB_LUT4_O_I2[3]
.sym 50629 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 50630 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 50631 uart_rx_data[5]
.sym 50634 uart_rx_data[1]
.sym 50635 top.uart_rx.r_Rx_Byte_SB_DFFE_Q_6_D_SB_LUT4_O_I2[3]
.sym 50636 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 50637 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 50640 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 50642 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_CARRY_CI_CO[10]
.sym 50643 top.uart_rx.r_Bit_Index[0]
.sym 50646 top.uart_rx.r_Bit_Index[0]
.sym 50647 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 50649 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_CARRY_CI_CO[10]
.sym 50652 uart_rx_data[7]
.sym 50653 uart_rx_data[5]
.sym 50654 uart_rx_data[4]
.sym 50655 uart_rx_data[6]
.sym 50659 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 50660 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 50664 uart_rx_data[3]
.sym 50665 top.uart_rx.r_Rx_Byte_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 50666 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 50667 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 50668 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 50669 CLK$SB_IO_IN_$glb_clk
.sym 50671 top.uart_rx.r_Rx_Byte_SB_DFFE_Q_5_D_SB_LUT4_O_I2[2]
.sym 50672 top.frame_buffer[4]_SB_DFFESR_Q_5_R[0]
.sym 50673 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 50674 top.frame_buffer[4]_SB_DFFESR_Q_5_E
.sym 50675 top.frame_buffer[4][10]
.sym 50676 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_I2[1]
.sym 50678 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D[0]
.sym 50683 uart_rx_data[0]
.sym 50691 $PACKER_VCC_NET
.sym 50695 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 50702 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 50705 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 50713 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 50714 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 50715 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_CARRY_CI_CO[10]
.sym 50716 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 50718 top.frame_buffer[14][8]
.sym 50719 top.frame_buffer[15][8]
.sym 50721 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 50722 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 50723 top.uart_rx.r_Rx_Byte_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 50724 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 50726 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 50727 uart_rx_data[7]
.sym 50729 top.frame_buffer[13][8]
.sym 50730 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 50731 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 50732 top.uart_rx.r_Rx_Byte_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2]
.sym 50734 uart_rx_data[4]
.sym 50738 top.frame_buffer[12][8]
.sym 50739 top.uart_rx.r_Bit_Index[0]
.sym 50742 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 50743 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 50751 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 50753 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 50757 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 50758 top.frame_buffer[13][8]
.sym 50760 top.frame_buffer[12][8]
.sym 50763 top.frame_buffer[15][8]
.sym 50764 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 50766 top.frame_buffer[14][8]
.sym 50769 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 50770 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_CARRY_CI_CO[10]
.sym 50771 top.uart_rx.r_Bit_Index[0]
.sym 50772 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 50775 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 50776 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 50777 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 50778 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 50781 top.uart_rx.r_Rx_Byte_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2]
.sym 50782 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 50783 uart_rx_data[4]
.sym 50787 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 50788 uart_rx_data[7]
.sym 50789 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 50790 top.uart_rx.r_Rx_Byte_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 50791 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 50792 CLK$SB_IO_IN_$glb_clk
.sym 50796 top.uart_rx.r_Bit_Index[2]
.sym 50797 top.uart_rx.r_Bit_Index[0]
.sym 50800 top.uart_rx.r_Bit_Index[1]
.sym 50806 uart_rx_data[2]
.sym 50807 top.frame_buffer[4]_SB_DFFESR_Q_5_R[0]
.sym 50808 uart_rx_data[6]
.sym 50810 top.frame_buffer[14]_SB_DFFESR_Q_8_R[0]
.sym 50815 top.frame_buffer[4]_SB_DFFESR_Q_5_R[0]
.sym 50818 top.frame_buffer[3][10]
.sym 50820 top.frame_buffer[3]_SB_DFFE_Q_2_E
.sym 50826 rst_delayed
.sym 50828 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 50839 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 50844 top.frame_buffer[14]_SB_DFFESR_Q_8_R[0]
.sym 50846 top.frame_buffer[14]_SB_DFFESR_Q_8_E
.sym 50862 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 50864 top.frame_buffer[14]_SB_DFFESR_Q_8_R[0]
.sym 50887 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 50889 top.frame_buffer[14]_SB_DFFESR_Q_8_R[0]
.sym 50906 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 50914 top.frame_buffer[14]_SB_DFFESR_Q_8_E
.sym 50915 CLK$SB_IO_IN_$glb_clk
.sym 50916 top.frame_buffer[14]_SB_DFFESR_Q_8_R[0]
.sym 50923 top.frame_buffer[10]_SB_DFFE_Q_4_E
.sym 50924 top.frame_buffer[10][4]
.sym 50931 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 50949 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 50960 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 50963 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 50971 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 50975 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 50985 top.frame_buffer[6]_SB_DFFE_Q_6_E
.sym 50986 rst_delayed
.sym 50997 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 50998 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 50999 rst_delayed
.sym 51000 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 51009 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 51011 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 51012 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 51037 top.frame_buffer[6]_SB_DFFE_Q_6_E
.sym 51038 CLK$SB_IO_IN_$glb_clk
.sym 51056 top.frame_buffer[6][11]
.sym 51084 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 51092 top.frame_buffer[3]_SB_DFFE_Q_2_E
.sym 51098 rst_delayed
.sym 51099 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 51101 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 51105 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 51114 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 51115 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 51116 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 51117 rst_delayed
.sym 51150 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 51151 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 51153 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 51160 top.frame_buffer[3]_SB_DFFE_Q_2_E
.sym 51161 CLK$SB_IO_IN_$glb_clk
.sym 51791 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 52035 CLK$SB_IO_IN
.sym 52683 CLK$SB_IO_IN
.sym 52703 CLK$SB_IO_IN
.sym 52711 CLK$SB_IO_IN
.sym 52713 BTN_N_SB_LUT4_I3_O
.sym 52733 BTN_N_SB_LUT4_I3_O
.sym 52741 BTN_N_SB_LUT4_I3_O
.sym 52742 top.frame_buffer[12]_SB_DFFESR_Q_3_E
.sym 52743 top.frame_buffer[12][3]
.sym 52786 top.frame_buffer[11]_SB_DFFESR_Q_R[0]
.sym 52792 top.frame_buffer[11]_SB_DFFESR_Q_E
.sym 52794 top.frame_buffer[11]_SB_DFFESR_Q_R[0]
.sym 52795 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 52799 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 52839 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 52857 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 52858 top.frame_buffer[11]_SB_DFFESR_Q_R[0]
.sym 52860 top.frame_buffer[11]_SB_DFFESR_Q_E
.sym 52861 CLK$SB_IO_IN_$glb_clk
.sym 52862 top.frame_buffer[11]_SB_DFFESR_Q_R[0]
.sym 52869 top.frame_buffer[10]_SB_DFFESR_Q_R[0]
.sym 52871 top.frame_buffer[12]_SB_DFFESR_Q_3_R[0]
.sym 52872 top.frame_buffer[10][0]
.sym 52874 top.frame_buffer[10]_SB_DFFESR_Q_E
.sym 52879 rst_delayed
.sym 52883 top.frame_buffer[14]_SB_DFFESR_Q_E
.sym 52885 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 52921 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 52923 top.frame_buffer[5]_SB_DFFESR_Q_13_E
.sym 52946 top.frame_buffer[15]_SB_DFFESR_Q_E
.sym 52947 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 52948 top.frame_buffer[11][0]
.sym 52952 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 52953 top.frame_buffer[14][0]
.sym 52954 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 52957 top.frame_buffer[15]_SB_DFFESR_Q_R[0]
.sym 52958 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 52960 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 52961 top.frame_buffer[15][0]
.sym 52968 top.frame_buffer[15]_SB_DFFESR_Q_R[0]
.sym 52970 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 52973 top.frame_buffer[10][0]
.sym 52977 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 52978 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 52983 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 52989 top.frame_buffer[10][0]
.sym 52991 top.frame_buffer[11][0]
.sym 52992 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 53002 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 53004 top.frame_buffer[15]_SB_DFFESR_Q_R[0]
.sym 53007 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 53010 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 53014 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 53015 top.frame_buffer[14][0]
.sym 53016 top.frame_buffer[15][0]
.sym 53023 top.frame_buffer[15]_SB_DFFESR_Q_E
.sym 53024 CLK$SB_IO_IN_$glb_clk
.sym 53025 top.frame_buffer[15]_SB_DFFESR_Q_R[0]
.sym 53028 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.sym 53029 top.frame_buffer[1][0]
.sym 53030 top.frame_buffer[1]_SB_DFFESR_Q_4_R[0]
.sym 53031 top.frame_buffer[1]_SB_DFFESR_Q_4_E
.sym 53038 top.frame_buffer[15]_SB_DFFESR_Q_R[0]
.sym 53039 top.led_data_state[2]
.sym 53040 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 53042 top.frame_buffer[15]_SB_DFFESR_Q_E
.sym 53043 top.frame_buffer[10]_SB_DFFESR_Q_E
.sym 53045 top.led_data_state[0]
.sym 53046 top.frame_buffer[10]_SB_DFFESR_Q_E
.sym 53047 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 53048 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 53049 top.led_data_state[1]
.sym 53050 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 53052 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 53053 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 53054 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 53055 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 53056 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 53059 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 53067 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 53069 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.sym 53071 top.frame_buffer[0]_SB_DFFESR_Q_9_R[0]
.sym 53072 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 53076 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 53077 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 53078 top.frame_buffer[0]_SB_DFFESR_Q_9_E
.sym 53079 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 53080 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 53084 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 53085 top.frame_buffer[0]_SB_DFFESR_Q_9_R[0]
.sym 53087 top.frame_buffer[0][0]
.sym 53089 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 53091 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 53093 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.sym 53094 top.frame_buffer[1][0]
.sym 53100 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 53101 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 53102 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 53103 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 53112 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 53115 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 53118 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 53119 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.sym 53120 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.sym 53121 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 53126 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 53130 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 53131 top.frame_buffer[1][0]
.sym 53133 top.frame_buffer[0][0]
.sym 53143 top.frame_buffer[0]_SB_DFFESR_Q_9_R[0]
.sym 53144 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 53146 top.frame_buffer[0]_SB_DFFESR_Q_9_E
.sym 53147 CLK$SB_IO_IN_$glb_clk
.sym 53148 top.frame_buffer[0]_SB_DFFESR_Q_9_R[0]
.sym 53149 top.frame_buffer[8][0]
.sym 53154 top.frame_buffer[8]_SB_DFFESR_Q_4_E
.sym 53155 top.frame_buffer[8]_SB_DFFESR_Q_4_R[0]
.sym 53163 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 53167 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 53168 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 53170 top.led_data_state[5]
.sym 53176 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 53181 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 53190 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 53192 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3[1]
.sym 53193 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 53197 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 53198 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 53199 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 53200 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 53201 top.frame_buffer[5]_SB_DFFESR_Q_13_E
.sym 53203 top.frame_buffer[5]_SB_DFFESR_Q_13_R[0]
.sym 53204 top.frame_buffer[4][0]
.sym 53206 P1A8$SB_IO_OUT
.sym 53208 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 53209 top.frame_buffer[5][0]
.sym 53210 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 53211 top.frame_buffer[5]_SB_DFFESR_Q_13_R[0]
.sym 53212 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 53213 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 53214 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 53215 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 53216 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 53223 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3[1]
.sym 53224 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 53229 top.frame_buffer[4][0]
.sym 53231 top.frame_buffer[5][0]
.sym 53232 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 53235 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 53236 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 53237 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 53238 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 53241 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 53253 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 53254 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 53261 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 53262 top.frame_buffer[5]_SB_DFFESR_Q_13_R[0]
.sym 53265 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 53266 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 53267 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 53268 P1A8$SB_IO_OUT
.sym 53269 top.frame_buffer[5]_SB_DFFESR_Q_13_E
.sym 53270 CLK$SB_IO_IN_$glb_clk
.sym 53271 top.frame_buffer[5]_SB_DFFESR_Q_13_R[0]
.sym 53272 top.frame_buffer[0][1]
.sym 53273 top.frame_buffer[0]_SB_DFFESR_Q_3_E
.sym 53274 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 53275 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 53278 top.frame_buffer[0]_SB_DFFESR_Q_3_R[0]
.sym 53279 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 53284 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 53285 top.frame_buffer[8]_SB_DFFESR_Q_4_R[0]
.sym 53287 top.frame_buffer[1]_SB_DFFESR_Q_1_R[0]
.sym 53288 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3[1]
.sym 53289 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 53300 rst_delayed
.sym 53302 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 53306 top.frame_buffer[9]_SB_DFFESR_Q_10_R[0]
.sym 53315 top.frame_buffer[13]_SB_DFFESR_Q_1_E
.sym 53317 top.frame_buffer[13]_SB_DFFESR_Q_1_R[0]
.sym 53321 top.frame_buffer[13]_SB_DFFESR_Q_1_R[0]
.sym 53329 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 53330 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 53335 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 53336 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 53339 uart_rx_data[3]
.sym 53343 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 53344 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3[1]
.sym 53346 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 53349 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 53359 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 53371 top.frame_buffer[13]_SB_DFFESR_Q_1_R[0]
.sym 53373 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 53388 uart_rx_data[3]
.sym 53389 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3[1]
.sym 53391 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 53392 top.frame_buffer[13]_SB_DFFESR_Q_1_E
.sym 53393 CLK$SB_IO_IN_$glb_clk
.sym 53394 top.frame_buffer[13]_SB_DFFESR_Q_1_R[0]
.sym 53395 top.frame_buffer[6]_SB_DFFE_Q_3_E
.sym 53401 top.frame_buffer[6][5]
.sym 53408 top.frame_buffer[0]_SB_DFFESR_Q_3_R[0]
.sym 53409 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 53410 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 53411 top.frame_buffer[13]_SB_DFFESR_Q_1_E
.sym 53412 top.frame_buffer[4][0]
.sym 53415 top.frame_buffer[14]_SB_DFFESR_Q_2_E
.sym 53416 top.frame_buffer[0]_SB_DFFESR_Q_3_E
.sym 53418 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 53421 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 53422 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 53428 top.frame_buffer[1]_SB_DFFESR_Q_12_E
.sym 53430 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 53436 top.frame_buffer[4]_SB_DFFESR_Q_15_R[0]
.sym 53439 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 53443 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 53445 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 53447 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 53448 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 53449 top.frame_buffer[4]_SB_DFFESR_Q_15_R[0]
.sym 53451 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 53456 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 53463 top.frame_buffer[4]_SB_DFFESR_Q_15_E
.sym 53465 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 53471 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 53472 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 53488 top.frame_buffer[4]_SB_DFFESR_Q_15_R[0]
.sym 53490 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 53493 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 53511 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 53512 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 53513 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 53514 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 53515 top.frame_buffer[4]_SB_DFFESR_Q_15_E
.sym 53516 CLK$SB_IO_IN_$glb_clk
.sym 53517 top.frame_buffer[4]_SB_DFFESR_Q_15_R[0]
.sym 53519 top.frame_buffer[9]_SB_DFFESR_Q_10_E
.sym 53520 top.frame_buffer[0]_SB_DFFESR_Q_4_R[0]
.sym 53521 top.frame_buffer[9]_SB_DFFESR_Q_10_R[0]
.sym 53524 top.frame_buffer[9][9]
.sym 53530 top.frame_buffer[4]_SB_DFFESR_Q_15_R[0]
.sym 53531 top.frame_buffer[6][5]
.sym 53533 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 53535 top.frame_buffer[2]_SB_DFFESR_Q_8_E
.sym 53536 rst_delayed
.sym 53538 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 53539 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 53541 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 53542 rst_delayed
.sym 53543 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 53544 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 53545 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 53547 top.frame_buffer[9][9]
.sym 53548 top.frame_buffer[8]_SB_DFFESR_Q_9_R[0]
.sym 53549 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 53550 top.frame_buffer[10]_SB_DFFE_Q_6_E
.sym 53551 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 53552 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 53553 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 53561 top.frame_buffer[10]_SB_DFFE_Q_6_E
.sym 53564 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 53568 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 53569 uart_rx_data[3]
.sym 53572 rst_delayed
.sym 53576 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 53580 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 53582 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_6_I3[1]
.sym 53584 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 53588 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 53592 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 53593 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 53595 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 53610 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_6_I3[1]
.sym 53612 uart_rx_data[3]
.sym 53613 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 53616 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 53617 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 53618 rst_delayed
.sym 53619 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 53634 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_6_I3[1]
.sym 53636 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 53638 top.frame_buffer[10]_SB_DFFE_Q_6_E
.sym 53639 CLK$SB_IO_IN_$glb_clk
.sym 53644 top.frame_buffer[1][2]
.sym 53645 top.frame_buffer[1]_SB_DFFESR_Q_12_E
.sym 53647 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O[3]
.sym 53648 top.frame_buffer[1]_SB_DFFESR_Q_12_R[0]
.sym 53653 P1A8$SB_IO_OUT
.sym 53655 uart_rx_data[3]
.sym 53657 top.frame_buffer[11]_SB_DFFESR_Q_1_E
.sym 53660 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 53661 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 53662 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 53664 top.frame_buffer[1]_SB_DFFE_Q_E
.sym 53665 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 53667 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 53668 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 53672 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 53675 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 53676 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 53684 top.frame_buffer[14]_SB_DFFESR_Q_1_E
.sym 53685 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 53687 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 53691 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 53695 top.frame_buffer[14]_SB_DFFESR_Q_1_R[0]
.sym 53697 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 53704 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O[3]
.sym 53705 uart_rx_data[3]
.sym 53706 top.frame_buffer[14]_SB_DFFESR_Q_1_R[0]
.sym 53710 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 53711 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 53715 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 53716 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 53721 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 53724 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O[3]
.sym 53739 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 53740 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 53741 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O[3]
.sym 53742 uart_rx_data[3]
.sym 53745 uart_rx_data[3]
.sym 53746 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 53747 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 53748 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O[3]
.sym 53754 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 53759 top.frame_buffer[14]_SB_DFFESR_Q_1_R[0]
.sym 53760 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 53761 top.frame_buffer[14]_SB_DFFESR_Q_1_E
.sym 53762 CLK$SB_IO_IN_$glb_clk
.sym 53763 top.frame_buffer[14]_SB_DFFESR_Q_1_R[0]
.sym 53766 top.frame_buffer[4]_SB_DFFESR_Q_6_E
.sym 53767 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 53768 top.frame_buffer[4]_SB_DFFESR_Q_6_R[0]
.sym 53769 top.frame_buffer[4][9]
.sym 53771 top.frame_buffer[12]_SB_DFFESR_Q_9_R[0]
.sym 53776 top.frame_buffer[14]_SB_DFFESR_Q_1_R[0]
.sym 53777 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 53778 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 53780 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 53783 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 53784 top.frame_buffer[12]_SB_DFFESR_Q_2_E
.sym 53788 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 53793 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 53794 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 53796 top.frame_buffer[8]_SB_DFFESR_Q_9_E
.sym 53797 rst_delayed
.sym 53798 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 53806 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 53807 top.frame_buffer[8]_SB_DFFESR_Q_9_E
.sym 53809 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 53812 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_6_I3[1]
.sym 53814 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 53817 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 53818 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 53823 uart_rx_data[3]
.sym 53826 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 53832 top.frame_buffer[8]_SB_DFFESR_Q_9_R[0]
.sym 53834 top.frame_buffer[8]_SB_DFFESR_Q_9_R[0]
.sym 53839 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 53840 top.frame_buffer[8]_SB_DFFESR_Q_9_R[0]
.sym 53844 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_6_I3[1]
.sym 53846 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 53852 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 53857 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 53859 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 53880 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 53882 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_6_I3[1]
.sym 53883 uart_rx_data[3]
.sym 53884 top.frame_buffer[8]_SB_DFFESR_Q_9_E
.sym 53885 CLK$SB_IO_IN_$glb_clk
.sym 53886 top.frame_buffer[8]_SB_DFFESR_Q_9_R[0]
.sym 53887 top.frame_buffer[5][9]
.sym 53888 top.frame_buffer[5]_SB_DFFESR_Q_5_E
.sym 53893 top.frame_buffer[5]_SB_DFFESR_Q_5_R[0]
.sym 53902 top.uart_data_state[0]
.sym 53903 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 53904 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 53906 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 53910 top.frame_buffer[7]_SB_DFFE_Q_E
.sym 53914 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 53922 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 53930 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 53931 top.frame_buffer[7][8]
.sym 53932 top.frame_buffer[6]_SB_DFFESR_Q_3_R[0]
.sym 53935 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 53936 top.frame_buffer[6][8]
.sym 53937 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 53946 top.frame_buffer[6]_SB_DFFESR_Q_3_E
.sym 53950 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 53957 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 53963 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 53973 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 53975 top.frame_buffer[6]_SB_DFFESR_Q_3_R[0]
.sym 53985 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 53986 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 53991 top.frame_buffer[6][8]
.sym 53992 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 53993 top.frame_buffer[7][8]
.sym 54007 top.frame_buffer[6]_SB_DFFESR_Q_3_E
.sym 54008 CLK$SB_IO_IN_$glb_clk
.sym 54009 top.frame_buffer[6]_SB_DFFESR_Q_3_R[0]
.sym 54014 top.frame_buffer[6][4]
.sym 54017 top.frame_buffer[6]_SB_DFFE_Q_5_E
.sym 54023 top.frame_buffer[5]_SB_DFFESR_Q_5_R[0]
.sym 54024 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 54027 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 54031 top.frame_buffer[5]_SB_DFFESR_Q_5_E
.sym 54035 top.frame_buffer[6][4]
.sym 54036 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 54037 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 54038 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 54039 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 54041 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 54043 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 54044 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 54051 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 54052 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 54053 uart_rx_data[3]
.sym 54055 top.frame_buffer[11][8]
.sym 54056 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 54058 top.frame_buffer[10][8]
.sym 54060 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 54062 top.frame_buffer[0]_SB_DFFESR_Q_13_E
.sym 54063 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.sym 54064 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 54066 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3[1]
.sym 54067 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.sym 54068 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 54074 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 54076 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 54079 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 54080 top.frame_buffer[0]_SB_DFFESR_Q_13_R[0]
.sym 54090 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 54091 uart_rx_data[3]
.sym 54093 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3[1]
.sym 54097 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 54104 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 54105 top.frame_buffer[0]_SB_DFFESR_Q_13_R[0]
.sym 54108 top.frame_buffer[11][8]
.sym 54109 top.frame_buffer[10][8]
.sym 54110 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 54116 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 54117 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 54120 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 54121 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 54122 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.sym 54123 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.sym 54127 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 54129 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3[1]
.sym 54130 top.frame_buffer[0]_SB_DFFESR_Q_13_E
.sym 54131 CLK$SB_IO_IN_$glb_clk
.sym 54132 top.frame_buffer[0]_SB_DFFESR_Q_13_R[0]
.sym 54135 top.frame_buffer[13]_SB_DFFESR_Q_9_E
.sym 54136 top.frame_buffer[13][9]
.sym 54137 top.frame_buffer[13]_SB_DFFESR_Q_9_R[0]
.sym 54149 uart_rx_data[3]
.sym 54150 top.frame_buffer[6]_SB_DFFE_Q_5_E
.sym 54151 top.frame_buffer[0][8]
.sym 54153 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 54154 top.frame_buffer[6]_SB_DFFE_Q_5_E
.sym 54155 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 54157 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 54161 top.frame_buffer[10][4]
.sym 54163 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 54168 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 54175 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 54181 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 54187 top.frame_buffer[10]_SB_DFFESR_Q_3_R[0]
.sym 54190 top.frame_buffer[10]_SB_DFFESR_Q_3_R[0]
.sym 54192 top.frame_buffer[10]_SB_DFFESR_Q_3_E
.sym 54200 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 54203 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 54208 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 54210 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 54219 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 54221 top.frame_buffer[10]_SB_DFFESR_Q_3_R[0]
.sym 54251 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 54253 top.frame_buffer[10]_SB_DFFESR_Q_3_E
.sym 54254 CLK$SB_IO_IN_$glb_clk
.sym 54255 top.frame_buffer[10]_SB_DFFESR_Q_3_R[0]
.sym 54259 top.uart_rx.r_SM_Main[0]
.sym 54263 top.uart_rx.r_SM_Main[2]
.sym 54268 top.frame_buffer[10]_SB_DFFESR_Q_3_R[0]
.sym 54273 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 54277 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 54281 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 54283 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 54285 rst_delayed
.sym 54289 uart_rx_data[2]
.sym 54290 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 54299 top.frame_buffer[8]_SB_DFFESR_Q_5_E
.sym 54301 top.frame_buffer[8]_SB_DFFESR_Q_5_R[0]
.sym 54303 top.frame_buffer[9][8]
.sym 54306 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 54310 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 54311 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 54313 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 54316 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 54319 top.frame_buffer[8]_SB_DFFESR_Q_5_R[0]
.sym 54323 top.frame_buffer[8][8]
.sym 54330 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 54331 top.frame_buffer[8][8]
.sym 54332 top.frame_buffer[9][8]
.sym 54343 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 54354 top.frame_buffer[8]_SB_DFFESR_Q_5_R[0]
.sym 54356 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 54366 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 54367 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 54376 top.frame_buffer[8]_SB_DFFESR_Q_5_E
.sym 54377 CLK$SB_IO_IN_$glb_clk
.sym 54378 top.frame_buffer[8]_SB_DFFESR_Q_5_R[0]
.sym 54379 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 54380 top.frame_buffer[6]_SB_DFFESR_Q_8_E
.sym 54381 top.frame_buffer[6]_SB_DFFESR_Q_8_R[0]
.sym 54383 top.frame_buffer[6][10]
.sym 54386 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 54395 top.frame_buffer[8]_SB_DFFESR_Q_5_E
.sym 54400 top.led_data_state[5]
.sym 54403 top.frame_buffer[5][10]
.sym 54404 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 54405 top.uart_rx.r_SM_Main[0]
.sym 54406 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 54407 top.uart_rx.r_Bit_Index[2]
.sym 54409 top.uart_rx.r_Bit_Index[0]
.sym 54413 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 54414 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 54422 top.frame_buffer[13]_SB_DFFESR_Q_4_E
.sym 54423 $PACKER_VCC_NET
.sym 54425 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_I2[1]
.sym 54427 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D[0]
.sym 54433 top.frame_buffer[13]_SB_DFFESR_Q_4_R[0]
.sym 54434 top.frame_buffer[13]_SB_DFFESR_Q_4_R[0]
.sym 54435 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D[0]
.sym 54437 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 54438 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 54440 top.uart_rx.r_Bit_Index[2]
.sym 54441 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 54442 top.uart_rx.r_Bit_Index[0]
.sym 54450 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_I2[2]
.sym 54451 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 54452 $nextpnr_ICESTORM_LC_9$O
.sym 54454 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D[0]
.sym 54458 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_CARRY_CI_CO[2]
.sym 54461 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_I2[1]
.sym 54462 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D[0]
.sym 54464 $nextpnr_ICESTORM_LC_10$I3
.sym 54466 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_I2[2]
.sym 54468 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_CARRY_CI_CO[2]
.sym 54470 $nextpnr_ICESTORM_LC_10$COUT
.sym 54473 $PACKER_VCC_NET
.sym 54474 $nextpnr_ICESTORM_LC_10$I3
.sym 54477 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 54478 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 54479 top.uart_rx.r_Bit_Index[0]
.sym 54480 $nextpnr_ICESTORM_LC_10$COUT
.sym 54483 top.frame_buffer[13]_SB_DFFESR_Q_4_R[0]
.sym 54485 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 54491 top.uart_rx.r_Bit_Index[2]
.sym 54498 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 54499 top.frame_buffer[13]_SB_DFFESR_Q_4_E
.sym 54500 CLK$SB_IO_IN_$glb_clk
.sym 54501 top.frame_buffer[13]_SB_DFFESR_Q_4_R[0]
.sym 54503 uart_rx_data[6]
.sym 54504 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 54505 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 54506 uart_rx_data[2]
.sym 54508 top.frame_buffer[13]_SB_DFFESR_Q_8_R[0]
.sym 54509 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 54514 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 54516 top.frame_buffer[13]_SB_DFFESR_Q_4_E
.sym 54519 rst_delayed
.sym 54523 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 54527 top.uart_rx.r_Bit_Index[1]
.sym 54528 top.frame_buffer[10]_SB_DFFE_Q_4_E
.sym 54529 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 54535 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 54537 uart_rx_data[6]
.sym 54544 top.frame_buffer[4]_SB_DFFESR_Q_5_R[0]
.sym 54546 top.uart_rx.r_Bit_Index[0]
.sym 54547 top.frame_buffer[4]_SB_DFFESR_Q_5_R[0]
.sym 54549 top.uart_rx.r_Bit_Index[1]
.sym 54552 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 54554 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_CARRY_CI_CO[10]
.sym 54555 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 54563 top.frame_buffer[5][10]
.sym 54564 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 54570 top.frame_buffer[4]_SB_DFFESR_Q_5_E
.sym 54571 top.frame_buffer[4][10]
.sym 54572 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 54573 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 54574 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 54576 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 54578 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_CARRY_CI_CO[10]
.sym 54579 top.uart_rx.r_Bit_Index[0]
.sym 54584 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 54585 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 54589 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 54590 top.frame_buffer[5][10]
.sym 54591 top.frame_buffer[4][10]
.sym 54594 top.frame_buffer[4]_SB_DFFESR_Q_5_R[0]
.sym 54596 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 54602 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 54607 top.uart_rx.r_Bit_Index[1]
.sym 54618 top.uart_rx.r_Bit_Index[0]
.sym 54622 top.frame_buffer[4]_SB_DFFESR_Q_5_E
.sym 54623 CLK$SB_IO_IN_$glb_clk
.sym 54624 top.frame_buffer[4]_SB_DFFESR_Q_5_R[0]
.sym 54625 top.frame_buffer[13]_SB_DFFESR_Q_8_E
.sym 54627 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_E
.sym 54630 top.uart_rx.r_Clock_Count_SB_DFFESR_Q_R
.sym 54631 top.frame_buffer[13][8]
.sym 54632 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_R
.sym 54652 top.frame_buffer[10][4]
.sym 54676 top.uart_rx.r_Bit_Index[2]
.sym 54679 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_R
.sym 54681 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D[0]
.sym 54684 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_E
.sym 54685 top.uart_rx.r_Bit_Index[0]
.sym 54696 top.uart_rx.r_Bit_Index[1]
.sym 54698 $nextpnr_ICESTORM_LC_6$O
.sym 54700 top.uart_rx.r_Bit_Index[0]
.sym 54704 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 54707 top.uart_rx.r_Bit_Index[1]
.sym 54712 top.uart_rx.r_Bit_Index[2]
.sym 54714 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 54718 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D[0]
.sym 54736 top.uart_rx.r_Bit_Index[1]
.sym 54738 top.uart_rx.r_Bit_Index[0]
.sym 54745 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_E
.sym 54746 CLK$SB_IO_IN_$glb_clk
.sym 54747 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_R
.sym 54766 top.uart_rx.r_Bit_Index[2]
.sym 54777 rst_delayed
.sym 54780 top.frame_buffer[13][8]
.sym 54792 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 54795 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 54798 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 54800 top.frame_buffer[10]_SB_DFFE_Q_4_E
.sym 54801 rst_delayed
.sym 54805 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 54858 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 54860 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 54861 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 54864 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 54865 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 54866 rst_delayed
.sym 54867 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 54868 top.frame_buffer[10]_SB_DFFE_Q_4_E
.sym 54869 CLK$SB_IO_IN_$glb_clk
.sym 56569 top.frame_buffer[14][0]
.sym 56574 top.frame_buffer[14]_SB_DFFESR_Q_E
.sym 56615 top.frame_buffer[12]_SB_DFFESR_Q_3_R[0]
.sym 56628 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 56634 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 56635 BTN_N$SB_IO_IN
.sym 56638 top.frame_buffer[12]_SB_DFFESR_Q_3_E
.sym 56657 BTN_N$SB_IO_IN
.sym 56664 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 56665 top.frame_buffer[12]_SB_DFFESR_Q_3_R[0]
.sym 56671 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 56690 top.frame_buffer[12]_SB_DFFESR_Q_3_E
.sym 56691 CLK$SB_IO_IN_$glb_clk
.sym 56692 top.frame_buffer[12]_SB_DFFESR_Q_3_R[0]
.sym 56697 top.frame_buffer[14]_SB_DFFESR_Q_R[0]
.sym 56703 top.frame_buffer[9][0]
.sym 56704 top.frame_buffer[9]_SB_DFFESR_Q_5_E
.sym 56719 top.frame_buffer[12][3]
.sym 56750 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 56761 top.frame_buffer[2]_SB_DFFESR_Q_5_E
.sym 56762 top.frame_buffer[2]_SB_DFFESR_Q_5_R[0]
.sym 56776 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 56781 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 56785 top.frame_buffer[10]_SB_DFFESR_Q_E
.sym 56792 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 56794 top.frame_buffer[10]_SB_DFFESR_Q_R[0]
.sym 56795 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 56799 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 56800 top.frame_buffer[10]_SB_DFFESR_Q_R[0]
.sym 56805 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 56819 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 56821 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 56833 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 56834 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 56837 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 56849 top.frame_buffer[10]_SB_DFFESR_Q_R[0]
.sym 56850 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 56853 top.frame_buffer[10]_SB_DFFESR_Q_E
.sym 56854 CLK$SB_IO_IN_$glb_clk
.sym 56855 top.frame_buffer[10]_SB_DFFESR_Q_R[0]
.sym 56857 top.frame_buffer[9]_SB_DFFESR_Q_5_R[0]
.sym 56858 top.frame_buffer[3]_SB_DFFESR_Q_E
.sym 56859 top.frame_buffer[3][0]
.sym 56862 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 56863 top.frame_buffer[3]_SB_DFFESR_Q_R[0]
.sym 56868 top.led_data_state[0]
.sym 56872 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 56873 top.frame_buffer[9]_SB_DFFESR_Q_5_E
.sym 56874 top.led_data_state[1]
.sym 56875 BTN_N_SB_LUT4_I2_O
.sym 56876 top.frame_buffer[9]_SB_DFFESR_Q_5_E
.sym 56877 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 56883 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 56884 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 56887 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 56888 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 56891 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 56899 top.frame_buffer[1]_SB_DFFESR_Q_4_E
.sym 56905 top.frame_buffer[8][0]
.sym 56911 top.frame_buffer[9][0]
.sym 56912 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 56913 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 56915 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 56917 top.frame_buffer[1]_SB_DFFESR_Q_4_R[0]
.sym 56920 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 56928 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 56943 top.frame_buffer[9][0]
.sym 56944 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 56945 top.frame_buffer[8][0]
.sym 56949 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 56954 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 56956 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 56961 top.frame_buffer[1]_SB_DFFESR_Q_4_R[0]
.sym 56962 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 56976 top.frame_buffer[1]_SB_DFFESR_Q_4_E
.sym 56977 CLK$SB_IO_IN_$glb_clk
.sym 56978 top.frame_buffer[1]_SB_DFFESR_Q_4_R[0]
.sym 56980 top.frame_buffer[2][0]
.sym 56981 top.frame_buffer[4]_SB_DFFESR_Q_R[0]
.sym 56982 top.frame_buffer[2]_SB_DFFESR_Q_5_R[0]
.sym 56983 top.frame_buffer[2]_SB_DFFESR_Q_5_E
.sym 56991 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 56993 top.frame_buffer[1]_SB_DFFESR_Q_4_E
.sym 56994 rst_delayed
.sym 57012 top.frame_buffer[3]_SB_DFFESR_Q_1_E
.sym 57024 top.frame_buffer[8]_SB_DFFESR_Q_4_R[0]
.sym 57028 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 57038 top.frame_buffer[8]_SB_DFFESR_Q_4_E
.sym 57042 top.frame_buffer[8]_SB_DFFESR_Q_4_R[0]
.sym 57043 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 57048 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 57051 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 57055 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 57083 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 57084 top.frame_buffer[8]_SB_DFFESR_Q_4_R[0]
.sym 57090 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 57092 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 57099 top.frame_buffer[8]_SB_DFFESR_Q_4_E
.sym 57100 CLK$SB_IO_IN_$glb_clk
.sym 57101 top.frame_buffer[8]_SB_DFFESR_Q_4_R[0]
.sym 57102 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 57103 top.frame_buffer[2]_SB_DFFESR_Q_3_R[0]
.sym 57106 top.frame_buffer[2][1]
.sym 57108 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 57109 top.frame_buffer[2]_SB_DFFESR_Q_3_E
.sym 57116 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 57120 top.frame_buffer[6][3]
.sym 57123 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 57126 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 57127 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 57133 rst_delayed
.sym 57135 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 57136 $PACKER_VCC_NET
.sym 57145 top.frame_buffer[0]_SB_DFFESR_Q_3_E
.sym 57146 top.frame_buffer[5][1]
.sym 57147 top.frame_buffer[0]_SB_DFFESR_Q_3_R[0]
.sym 57148 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 57155 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 57157 top.frame_buffer[0]_SB_DFFESR_Q_3_R[0]
.sym 57158 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 57159 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 57162 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 57163 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 57165 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 57166 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 57167 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 57171 top.frame_buffer[4][1]
.sym 57172 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 57173 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 57174 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 57176 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 57183 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 57184 top.frame_buffer[0]_SB_DFFESR_Q_3_R[0]
.sym 57188 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 57189 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 57190 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 57191 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 57194 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 57195 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 57196 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 57197 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 57213 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 57215 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 57218 top.frame_buffer[5][1]
.sym 57219 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 57220 top.frame_buffer[4][1]
.sym 57221 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 57222 top.frame_buffer[0]_SB_DFFESR_Q_3_E
.sym 57223 CLK$SB_IO_IN_$glb_clk
.sym 57224 top.frame_buffer[0]_SB_DFFESR_Q_3_R[0]
.sym 57225 top.frame_buffer[3][1]
.sym 57227 top.frame_buffer[3]_SB_DFFESR_Q_1_R[0]
.sym 57229 top.frame_buffer[3]_SB_DFFESR_Q_1_E
.sym 57237 rst_delayed
.sym 57239 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 57240 top.frame_buffer[5][1]
.sym 57242 top.frame_buffer[2]_SB_DFFESR_Q_3_E
.sym 57243 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 57244 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 57245 top.frame_buffer[2]_SB_DFFESR_Q_3_E
.sym 57246 rst_delayed
.sym 57247 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 57248 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 57252 top.frame_buffer[10][3]
.sym 57253 top.frame_buffer[1]_SB_DFFESR_Q_12_R[0]
.sym 57256 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 57257 top.frame_buffer[6]_SB_DFFE_Q_3_E
.sym 57258 top.frame_buffer[0]_SB_DFFESR_Q_4_R[0]
.sym 57266 rst_delayed
.sym 57268 top.frame_buffer[6]_SB_DFFE_Q_3_E
.sym 57269 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 57282 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 57287 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 57295 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 57296 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 57299 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 57301 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 57302 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 57335 rst_delayed
.sym 57336 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 57337 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 57338 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 57345 top.frame_buffer[6]_SB_DFFE_Q_3_E
.sym 57346 CLK$SB_IO_IN_$glb_clk
.sym 57350 top.frame_buffer[0]_SB_DFFESR_Q_4_E
.sym 57351 top.frame_buffer[0][9]
.sym 57354 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 57361 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 57365 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 57368 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 57373 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 57376 top.frame_buffer[12]_SB_DFFESR_Q_9_R[0]
.sym 57379 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 57380 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 57381 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 57382 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 57383 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 57391 top.frame_buffer[9]_SB_DFFESR_Q_10_E
.sym 57402 top.frame_buffer[9]_SB_DFFESR_Q_10_R[0]
.sym 57403 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 57405 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 57407 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 57408 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 57412 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 57416 top.frame_buffer[9]_SB_DFFESR_Q_10_R[0]
.sym 57429 top.frame_buffer[9]_SB_DFFESR_Q_10_R[0]
.sym 57431 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 57435 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 57436 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 57440 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 57442 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 57461 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 57468 top.frame_buffer[9]_SB_DFFESR_Q_10_E
.sym 57469 CLK$SB_IO_IN_$glb_clk
.sym 57470 top.frame_buffer[9]_SB_DFFESR_Q_10_R[0]
.sym 57471 top.uart_data_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 57472 top.frame_buffer[10][3]
.sym 57474 top.frame_buffer[10]_SB_DFFE_Q_5_E
.sym 57475 P1A8_SB_DFFESS_Q_E
.sym 57476 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 57483 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 57486 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 57487 top.frame_buffer[9]_SB_DFFESR_Q_10_E
.sym 57488 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 57489 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 57490 top.frame_buffer[9]_SB_DFFESR_Q_10_R[0]
.sym 57491 top.frame_buffer[9]_SB_DFFESR_Q_10_R[0]
.sym 57492 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 57496 P1A8_SB_DFFESS_Q_E
.sym 57514 top.frame_buffer[1]_SB_DFFESR_Q_12_E
.sym 57516 rst_delayed
.sym 57517 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 57519 top.frame_buffer[1]_SB_DFFESR_Q_12_R[0]
.sym 57525 top.frame_buffer[1]_SB_DFFESR_Q_12_R[0]
.sym 57532 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 57536 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 57537 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 57540 uart_rx_dv
.sym 57564 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 57570 top.frame_buffer[1]_SB_DFFESR_Q_12_R[0]
.sym 57572 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 57581 rst_delayed
.sym 57582 uart_rx_dv
.sym 57588 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 57589 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 57591 top.frame_buffer[1]_SB_DFFESR_Q_12_E
.sym 57592 CLK$SB_IO_IN_$glb_clk
.sym 57593 top.frame_buffer[1]_SB_DFFESR_Q_12_R[0]
.sym 57595 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 57596 top.frame_buffer[12]_SB_DFFESR_Q_9_E
.sym 57599 top.frame_buffer[12][9]
.sym 57610 top.frame_buffer[1]_SB_DFFESR_Q_12_E
.sym 57611 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 57613 rst_delayed
.sym 57621 rst_delayed
.sym 57622 top.frame_buffer[5]_SB_DFFESR_Q_6_R[0]
.sym 57624 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 57625 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 57626 uart_rx_dv
.sym 57627 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 57628 $PACKER_VCC_NET
.sym 57635 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 57636 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 57637 top.frame_buffer[4]_SB_DFFESR_Q_6_E
.sym 57643 top.frame_buffer[5][9]
.sym 57647 top.frame_buffer[4]_SB_DFFESR_Q_6_R[0]
.sym 57650 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 57653 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 57654 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 57655 top.frame_buffer[4]_SB_DFFESR_Q_6_R[0]
.sym 57659 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 57661 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 57664 top.frame_buffer[4][9]
.sym 57681 top.frame_buffer[4]_SB_DFFESR_Q_6_R[0]
.sym 57682 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 57686 top.frame_buffer[5][9]
.sym 57687 top.frame_buffer[4][9]
.sym 57688 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 57689 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 57693 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 57695 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 57699 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 57710 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 57712 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 57714 top.frame_buffer[4]_SB_DFFESR_Q_6_E
.sym 57715 CLK$SB_IO_IN_$glb_clk
.sym 57716 top.frame_buffer[4]_SB_DFFESR_Q_6_R[0]
.sym 57717 top.frame_buffer[1]_SB_DFFESR_Q_13_R[0]
.sym 57718 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 57719 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 57721 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 57722 top.frame_buffer[1]_SB_DFFESR_Q_13_E
.sym 57723 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 57724 top.frame_buffer[1][8]
.sym 57731 top.frame_buffer[6][2]
.sym 57732 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 57735 top.frame_buffer[9][9]
.sym 57739 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 57743 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 57747 top.frame_buffer[13][9]
.sym 57760 top.frame_buffer[5]_SB_DFFESR_Q_5_E
.sym 57762 top.frame_buffer[5]_SB_DFFESR_Q_5_R[0]
.sym 57775 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 57781 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 57787 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 57788 top.frame_buffer[5]_SB_DFFESR_Q_5_R[0]
.sym 57789 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 57794 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 57797 top.frame_buffer[5]_SB_DFFESR_Q_5_R[0]
.sym 57800 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 57829 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 57830 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 57837 top.frame_buffer[5]_SB_DFFESR_Q_5_E
.sym 57838 CLK$SB_IO_IN_$glb_clk
.sym 57839 top.frame_buffer[5]_SB_DFFESR_Q_5_R[0]
.sym 57840 top.frame_buffer[5]_SB_DFFESR_Q_6_R[0]
.sym 57842 top.frame_buffer[15]_SB_DFFESR_Q_9_R[0]
.sym 57843 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 57844 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 57845 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 57846 top.frame_buffer[5][8]
.sym 57847 top.frame_buffer[5]_SB_DFFESR_Q_6_E
.sym 57853 top.frame_buffer[1]_SB_DFFESR_Q_13_R[0]
.sym 57854 P1A8$SB_IO_OUT
.sym 57855 top.frame_buffer[8]_SB_DFFESR_Q_14_E
.sym 57857 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 57859 top.frame_buffer[1]_SB_DFFESR_Q_13_R[0]
.sym 57860 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 57862 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 57863 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 57864 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 57868 top.uart_rx.r_SM_Main[2]
.sym 57869 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 57870 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 57872 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 57875 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 57881 rst_delayed
.sym 57883 top.frame_buffer[6]_SB_DFFE_Q_5_E
.sym 57884 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 57886 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 57901 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 57905 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 57938 rst_delayed
.sym 57939 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 57940 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 57941 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 57956 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 57957 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 57958 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 57960 top.frame_buffer[6]_SB_DFFE_Q_5_E
.sym 57961 CLK$SB_IO_IN_$glb_clk
.sym 57964 top.frame_buffer[4][8]
.sym 57967 top.frame_buffer[4]_SB_DFFESR_Q_7_R[0]
.sym 57970 top.frame_buffer[4]_SB_DFFESR_Q_7_E
.sym 57976 top.frame_buffer[13][10]
.sym 57978 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 57980 top.frame_buffer[5]_SB_DFFESR_Q_6_E
.sym 57983 top.frame_buffer[5]_SB_DFFESR_Q_6_E
.sym 57984 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 58006 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 58009 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 58015 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 58016 top.frame_buffer[13]_SB_DFFESR_Q_9_R[0]
.sym 58022 top.frame_buffer[13]_SB_DFFESR_Q_9_E
.sym 58024 top.frame_buffer[13]_SB_DFFESR_Q_9_R[0]
.sym 58029 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 58050 top.frame_buffer[13]_SB_DFFESR_Q_9_R[0]
.sym 58052 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 58058 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 58061 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 58063 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 58083 top.frame_buffer[13]_SB_DFFESR_Q_9_E
.sym 58084 CLK$SB_IO_IN_$glb_clk
.sym 58085 top.frame_buffer[13]_SB_DFFESR_Q_9_R[0]
.sym 58088 top.frame_buffer[2]_SB_DFFESR_Q_7_E
.sym 58089 top.frame_buffer[2][10]
.sym 58090 top.frame_buffer[2]_SB_DFFESR_Q_7_R[0]
.sym 58098 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 58100 top.frame_buffer[0]_SB_DFFESR_Q_5_R[0]
.sym 58102 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 58103 top.frame_buffer[4]_SB_DFFESR_Q_7_E
.sym 58106 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 58107 top.frame_buffer[4]_SB_DFFESR_Q_7_E
.sym 58110 uart_rx_dv
.sym 58112 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 58113 rst_delayed
.sym 58115 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 58116 top.uart_rx.r_SM_Main[2]
.sym 58117 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 58119 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 58120 $PACKER_VCC_NET
.sym 58121 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 58127 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 58128 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 58134 top.uart_rx.r_SM_Main[2]
.sym 58140 top.uart_rx.r_SM_Main[2]
.sym 58142 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 58143 top.uart_rx.r_SM_Main_SB_DFFSR_Q_2_D[2]
.sym 58178 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 58179 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 58180 top.uart_rx.r_SM_Main[2]
.sym 58181 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 58203 top.uart_rx.r_SM_Main_SB_DFFSR_Q_2_D[2]
.sym 58207 CLK$SB_IO_IN_$glb_clk
.sym 58208 top.uart_rx.r_SM_Main[2]
.sym 58209 top.uart_rx.r_SM_Main_SB_DFFSR_Q_2_D[2]
.sym 58212 top.uart_rx.r_Rx_DV_SB_DFFE_Q_E
.sym 58215 uart_rx_dv
.sym 58221 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 58225 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 58228 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 58231 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 58233 top.frame_buffer[6][10]
.sym 58234 top.frame_buffer[13]_SB_DFFESR_Q_8_R[0]
.sym 58235 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 58242 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 58244 top.uart_rx.r_SM_Main[2]
.sym 58252 top.frame_buffer[6]_SB_DFFESR_Q_8_E
.sym 58253 top.uart_rx.r_SM_Main[0]
.sym 58254 top.frame_buffer[6]_SB_DFFESR_Q_8_R[0]
.sym 58260 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 58263 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 58264 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 58266 top.uart_rx.r_SM_Main[1]
.sym 58268 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 58271 top.uart_rx.r_Bit_Index[2]
.sym 58272 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 58274 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 58276 top.frame_buffer[6]_SB_DFFESR_Q_8_R[0]
.sym 58277 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 58279 top.uart_rx.r_Bit_Index[1]
.sym 58281 top.uart_rx.r_Bit_Index[0]
.sym 58283 top.uart_rx.r_Bit_Index[0]
.sym 58284 top.uart_rx.r_Bit_Index[2]
.sym 58285 top.uart_rx.r_Bit_Index[1]
.sym 58286 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 58291 top.frame_buffer[6]_SB_DFFESR_Q_8_R[0]
.sym 58292 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 58296 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 58297 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 58307 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 58325 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 58326 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 58327 top.uart_rx.r_SM_Main[0]
.sym 58328 top.uart_rx.r_SM_Main[1]
.sym 58329 top.frame_buffer[6]_SB_DFFESR_Q_8_E
.sym 58330 CLK$SB_IO_IN_$glb_clk
.sym 58331 top.frame_buffer[6]_SB_DFFESR_Q_8_R[0]
.sym 58332 top.uart_rx.r_SM_Main[1]
.sym 58333 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 58334 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[1]
.sym 58335 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 58336 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 58337 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 58338 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I3[2]
.sym 58339 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 58346 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 58348 top.frame_buffer[6]_SB_DFFESR_Q_8_E
.sym 58350 top.frame_buffer[6]_SB_DFFESR_Q_8_R[0]
.sym 58358 top.uart_rx.r_SM_Main[0]
.sym 58361 top.uart_rx.r_SM_Main[2]
.sym 58375 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 58379 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 58380 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 58381 top.uart_rx.r_Rx_Byte_SB_DFFE_Q_5_D_SB_LUT4_O_I2[2]
.sym 58382 uart_rx_data[6]
.sym 58384 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 58387 top.uart_rx.r_SM_Main[0]
.sym 58388 top.uart_rx.r_SM_Main[2]
.sym 58389 top.uart_rx.r_SM_Main[1]
.sym 58393 uart_rx_data[2]
.sym 58396 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 58399 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 58404 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 58412 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 58413 uart_rx_data[6]
.sym 58414 top.uart_rx.r_Rx_Byte_SB_DFFE_Q_5_D_SB_LUT4_O_I2[2]
.sym 58415 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 58419 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 58420 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 58424 top.uart_rx.r_SM_Main[0]
.sym 58425 top.uart_rx.r_SM_Main[1]
.sym 58430 uart_rx_data[2]
.sym 58431 top.uart_rx.r_Rx_Byte_SB_DFFE_Q_5_D_SB_LUT4_O_I2[2]
.sym 58432 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 58433 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 58444 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 58445 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 58449 top.uart_rx.r_SM_Main[2]
.sym 58450 top.uart_rx.r_SM_Main[0]
.sym 58451 top.uart_rx.r_SM_Main[1]
.sym 58452 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 58453 CLK$SB_IO_IN_$glb_clk
.sym 58456 top.uart_rx.r_Clock_Count[1]
.sym 58457 top.uart_rx.r_Clock_Count[2]
.sym 58458 top.uart_rx.r_Clock_Count[3]
.sym 58459 top.uart_rx.r_Clock_Count[4]
.sym 58460 top.uart_rx.r_Clock_Count[5]
.sym 58461 top.uart_rx.r_Clock_Count[6]
.sym 58462 top.uart_rx.r_Clock_Count[7]
.sym 58475 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 58477 uart_rx_data[2]
.sym 58480 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 58481 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 58487 top.frame_buffer[13]_SB_DFFESR_Q_8_E
.sym 58489 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 58497 top.uart_rx.r_Bit_Index[2]
.sym 58498 top.frame_buffer[13]_SB_DFFESR_Q_8_E
.sym 58499 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 58502 top.frame_buffer[13]_SB_DFFESR_Q_8_R[0]
.sym 58503 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 58506 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 58507 top.uart_rx.r_Bit_Index[0]
.sym 58509 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 58510 top.uart_rx.r_Bit_Index[1]
.sym 58511 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 58514 top.uart_rx.r_SM_Main[2]
.sym 58525 top.frame_buffer[13]_SB_DFFESR_Q_8_R[0]
.sym 58529 top.frame_buffer[13]_SB_DFFESR_Q_8_R[0]
.sym 58531 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 58541 top.uart_rx.r_SM_Main[2]
.sym 58542 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 58544 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 58561 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 58562 top.uart_rx.r_SM_Main[2]
.sym 58566 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 58571 top.uart_rx.r_Bit_Index[1]
.sym 58572 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 58573 top.uart_rx.r_Bit_Index[2]
.sym 58574 top.uart_rx.r_Bit_Index[0]
.sym 58575 top.frame_buffer[13]_SB_DFFESR_Q_8_E
.sym 58576 CLK$SB_IO_IN_$glb_clk
.sym 58577 top.frame_buffer[13]_SB_DFFESR_Q_8_R[0]
.sym 58584 top.uart_rx.r_Clock_Count[0]
.sym 58591 top.frame_buffer[14]_SB_DFFESR_Q_10_R[0]
.sym 58596 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 58598 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 58600 top.frame_buffer[5][10]
.sym 58603 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 58607 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 58719 rst_delayed
.sym 59099 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 59318 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 59593 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q
.sym 59811 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q
.sym 59945 P2_1$SB_IO_IN
.sym 60399 top.frame_buffer[10][5]
.sym 60401 top.frame_buffer[10]_SB_DFFE_Q_3_E
.sym 60427 top.frame_buffer[9]_SB_DFFESR_Q_5_R[0]
.sym 60443 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 60449 top.frame_buffer[14]_SB_DFFESR_Q_R[0]
.sym 60455 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 60459 top.frame_buffer[14]_SB_DFFESR_Q_E
.sym 60461 top.frame_buffer[14]_SB_DFFESR_Q_R[0]
.sym 60477 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 60505 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 60506 top.frame_buffer[14]_SB_DFFESR_Q_R[0]
.sym 60520 top.frame_buffer[14]_SB_DFFESR_Q_E
.sym 60521 CLK$SB_IO_IN_$glb_clk
.sym 60522 top.frame_buffer[14]_SB_DFFESR_Q_R[0]
.sym 60523 BTN_N$SB_IO_IN
.sym 60529 top.led_data_state[3]
.sym 60531 top.led_data_state[0]
.sym 60533 top.led_data_state[1]
.sym 60543 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 60547 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 60551 BTN_N$SB_IO_IN
.sym 60555 top.frame_buffer[14]_SB_DFFESR_Q_R[0]
.sym 60559 BTN_N$SB_IO_IN
.sym 60560 top.frame_buffer[14][0]
.sym 60573 top.frame_buffer[3]_SB_DFFESR_Q_R[0]
.sym 60577 top.frame_buffer[10][5]
.sym 60591 top.frame_buffer[1]_SB_DFFESR_Q_1_E
.sym 60592 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 60605 top.frame_buffer[9]_SB_DFFESR_Q_5_R[0]
.sym 60606 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 60615 top.frame_buffer[9]_SB_DFFESR_Q_5_E
.sym 60618 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 60619 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 60624 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 60633 top.frame_buffer[9]_SB_DFFESR_Q_5_R[0]
.sym 60639 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 60640 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 60675 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 60681 top.frame_buffer[9]_SB_DFFESR_Q_5_R[0]
.sym 60682 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 60683 top.frame_buffer[9]_SB_DFFESR_Q_5_E
.sym 60684 CLK$SB_IO_IN_$glb_clk
.sym 60685 top.frame_buffer[9]_SB_DFFESR_Q_5_R[0]
.sym 60691 top.led_data_state[5]
.sym 60701 top.sclk_en_SB_DFFESR_Q_D[0]
.sym 60709 top.led_data_state[3]
.sym 60710 top.led_data_state[3]
.sym 60711 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 60712 top.frame_buffer[2]_SB_DFFESR_Q_3_R[0]
.sym 60713 top.led_data_state[5]
.sym 60714 top.led_data_state[0]
.sym 60718 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 60719 top.frame_buffer[4]_SB_DFFESR_Q_E
.sym 60728 top.frame_buffer[2][0]
.sym 60729 top.frame_buffer[3]_SB_DFFESR_Q_E
.sym 60730 top.frame_buffer[3][0]
.sym 60732 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 60735 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 60740 top.frame_buffer[3]_SB_DFFESR_Q_R[0]
.sym 60745 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 60750 top.frame_buffer[3]_SB_DFFESR_Q_R[0]
.sym 60752 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 60756 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 60757 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 60768 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 60769 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 60772 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 60775 top.frame_buffer[3]_SB_DFFESR_Q_R[0]
.sym 60778 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 60797 top.frame_buffer[2][0]
.sym 60798 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 60799 top.frame_buffer[3][0]
.sym 60802 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 60804 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 60806 top.frame_buffer[3]_SB_DFFESR_Q_E
.sym 60807 CLK$SB_IO_IN_$glb_clk
.sym 60808 top.frame_buffer[3]_SB_DFFESR_Q_R[0]
.sym 60813 top.frame_buffer[1]_SB_DFFESR_Q_1_E
.sym 60815 top.frame_buffer[1][1]
.sym 60816 top.frame_buffer[1]_SB_DFFESR_Q_1_R[0]
.sym 60829 rst_delayed
.sym 60834 top.col_cnt[4]
.sym 60844 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 60852 top.frame_buffer[2]_SB_DFFESR_Q_5_E
.sym 60854 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 60863 top.frame_buffer[2]_SB_DFFESR_Q_5_R[0]
.sym 60868 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 60874 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 60875 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 60877 top.frame_buffer[2]_SB_DFFESR_Q_5_R[0]
.sym 60878 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 60889 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 60897 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 60898 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 60901 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 60902 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 60907 top.frame_buffer[2]_SB_DFFESR_Q_5_R[0]
.sym 60909 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 60929 top.frame_buffer[2]_SB_DFFESR_Q_5_E
.sym 60930 CLK$SB_IO_IN_$glb_clk
.sym 60931 top.frame_buffer[2]_SB_DFFESR_Q_5_R[0]
.sym 60935 top.frame_buffer[4][0]
.sym 60936 top.frame_buffer[4]_SB_DFFESR_Q_E
.sym 60948 top.frame_buffer[2]_SB_DFFESR_Q_5_E
.sym 60951 top.frame_buffer[2]_SB_DFFESR_Q_5_R[0]
.sym 60952 top.frame_buffer[2]_SB_DFFESR_Q_5_R[0]
.sym 60961 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 60964 rst_delayed
.sym 60966 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 60973 top.frame_buffer[0][1]
.sym 60974 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 60976 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 60977 top.frame_buffer[2][1]
.sym 60981 top.frame_buffer[3][1]
.sym 60984 top.frame_buffer[2]_SB_DFFESR_Q_3_E
.sym 60987 top.frame_buffer[1][1]
.sym 60992 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 60997 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 60998 top.frame_buffer[2]_SB_DFFESR_Q_3_R[0]
.sym 61000 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 61002 top.frame_buffer[2]_SB_DFFESR_Q_3_R[0]
.sym 61007 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 61008 top.frame_buffer[2][1]
.sym 61009 top.frame_buffer[3][1]
.sym 61012 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 61013 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 61033 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 61043 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 61044 top.frame_buffer[0][1]
.sym 61045 top.frame_buffer[1][1]
.sym 61049 top.frame_buffer[2]_SB_DFFESR_Q_3_R[0]
.sym 61050 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 61052 top.frame_buffer[2]_SB_DFFESR_Q_3_E
.sym 61053 CLK$SB_IO_IN_$glb_clk
.sym 61054 top.frame_buffer[2]_SB_DFFESR_Q_3_R[0]
.sym 61059 top.frame_buffer[2][9]
.sym 61060 top.frame_buffer[2]_SB_DFFE_Q_1_E
.sym 61067 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 61070 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 61074 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 61078 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 61079 top.frame_buffer[4]_SB_DFFESR_Q_R[0]
.sym 61098 top.frame_buffer[3]_SB_DFFESR_Q_1_E
.sym 61100 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 61106 top.frame_buffer[3]_SB_DFFESR_Q_1_R[0]
.sym 61109 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 61116 top.frame_buffer[3]_SB_DFFESR_Q_1_R[0]
.sym 61117 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 61126 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 61132 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 61141 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 61142 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 61154 top.frame_buffer[3]_SB_DFFESR_Q_1_R[0]
.sym 61155 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 61175 top.frame_buffer[3]_SB_DFFESR_Q_1_E
.sym 61176 CLK$SB_IO_IN_$glb_clk
.sym 61177 top.frame_buffer[3]_SB_DFFESR_Q_1_R[0]
.sym 61178 top.frame_buffer[1][9]
.sym 61179 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 61184 top.frame_buffer[1]_SB_DFFE_Q_E
.sym 61190 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 61194 top.frame_buffer[3]_SB_DFFESR_Q_1_E
.sym 61203 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 61206 top.led_data_state[0]
.sym 61210 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 61213 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 61220 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 61221 top.frame_buffer[0]_SB_DFFESR_Q_4_R[0]
.sym 61224 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 61232 top.frame_buffer[0]_SB_DFFESR_Q_4_R[0]
.sym 61235 top.frame_buffer[1][9]
.sym 61237 top.frame_buffer[0]_SB_DFFESR_Q_4_E
.sym 61242 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 61246 top.frame_buffer[0][9]
.sym 61265 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 61266 top.frame_buffer[0]_SB_DFFESR_Q_4_R[0]
.sym 61270 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 61288 top.frame_buffer[0][9]
.sym 61289 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 61290 top.frame_buffer[1][9]
.sym 61298 top.frame_buffer[0]_SB_DFFESR_Q_4_E
.sym 61299 CLK$SB_IO_IN_$glb_clk
.sym 61300 top.frame_buffer[0]_SB_DFFESR_Q_4_R[0]
.sym 61301 top.uart_data_state_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 61302 top.uart_data_state[0]
.sym 61303 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 61305 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 61307 top.uart_data_state_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 61314 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 61317 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 61342 rst_delayed
.sym 61344 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 61347 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 61348 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 61349 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 61350 rst_delayed
.sym 61351 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 61353 top.frame_buffer[10]_SB_DFFE_Q_5_E
.sym 61354 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 61356 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O[3]
.sym 61357 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 61359 top.uart_data_state[0]
.sym 61363 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 61366 top.led_data_state[0]
.sym 61373 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 61376 top.uart_data_state[0]
.sym 61378 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O[3]
.sym 61381 rst_delayed
.sym 61382 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 61383 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 61384 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 61394 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 61395 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 61396 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 61400 top.led_data_state[0]
.sym 61401 rst_delayed
.sym 61405 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 61406 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 61407 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 61408 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 61421 top.frame_buffer[10]_SB_DFFE_Q_5_E
.sym 61422 CLK$SB_IO_IN_$glb_clk
.sym 61426 top.frame_buffer[7][9]
.sym 61427 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 61429 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 61430 top.frame_buffer[7]_SB_DFFE_Q_E
.sym 61431 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 61438 top.frame_buffer[0]_SB_DFFESR_Q_2_R[0]
.sym 61440 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 61445 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 61448 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 61450 uart_rx_dv
.sym 61451 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 61452 top.frame_buffer[15]_SB_DFFESR_Q_9_R[0]
.sym 61454 P1A8$SB_IO_OUT
.sym 61457 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 61458 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 61468 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 61470 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 61471 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 61476 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 61478 top.frame_buffer[12]_SB_DFFESR_Q_9_R[0]
.sym 61480 top.frame_buffer[12]_SB_DFFESR_Q_9_R[0]
.sym 61483 top.frame_buffer[12]_SB_DFFESR_Q_9_E
.sym 61492 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 61495 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 61504 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 61505 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 61506 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 61507 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 61510 top.frame_buffer[12]_SB_DFFESR_Q_9_R[0]
.sym 61512 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 61530 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 61544 top.frame_buffer[12]_SB_DFFESR_Q_9_E
.sym 61545 CLK$SB_IO_IN_$glb_clk
.sym 61546 top.frame_buffer[12]_SB_DFFESR_Q_9_R[0]
.sym 61548 P1A8$SB_IO_OUT
.sym 61549 top.frame_buffer[8]_SB_DFFESR_Q_13_R[0]
.sym 61560 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 61561 top.frame_buffer[2]_SB_DFFESR_Q_10_R[0]
.sym 61564 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 61565 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 61566 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 61567 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 61570 top.frame_buffer[6]_SB_DFFE_Q_4_E
.sym 61575 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 61576 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 61582 top.frame_buffer[11][9]
.sym 61589 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 61590 top.frame_buffer[1]_SB_DFFESR_Q_13_E
.sym 61591 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 61592 top.frame_buffer[1]_SB_DFFESR_Q_13_R[0]
.sym 61593 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 61594 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 61598 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 61600 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 61601 top.frame_buffer[12][9]
.sym 61602 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 61603 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 61604 top.frame_buffer[1]_SB_DFFESR_Q_13_R[0]
.sym 61605 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 61606 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 61608 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 61610 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 61611 top.frame_buffer[13][9]
.sym 61613 P1A8$SB_IO_OUT
.sym 61614 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 61615 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 61617 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 61618 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 61623 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 61624 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 61627 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 61628 top.frame_buffer[12][9]
.sym 61629 top.frame_buffer[13][9]
.sym 61630 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 61633 P1A8$SB_IO_OUT
.sym 61634 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 61635 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 61636 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 61645 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 61646 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 61647 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 61648 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 61651 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 61654 top.frame_buffer[1]_SB_DFFESR_Q_13_R[0]
.sym 61657 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 61658 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 61659 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 61660 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 61666 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 61667 top.frame_buffer[1]_SB_DFFESR_Q_13_E
.sym 61668 CLK$SB_IO_IN_$glb_clk
.sym 61669 top.frame_buffer[1]_SB_DFFESR_Q_13_R[0]
.sym 61670 top.frame_buffer[15][9]
.sym 61671 top.frame_buffer[1]_SB_DFFESR_Q_9_R[0]
.sym 61672 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 61675 top.frame_buffer[15]_SB_DFFESR_Q_9_E
.sym 61680 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 61683 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 61684 top.frame_buffer[1]_SB_DFFESR_Q_13_E
.sym 61687 top.frame_buffer[7]_SB_DFFESR_Q_5_E
.sym 61690 P1A8_SB_DFFESS_Q_E
.sym 61691 P1A8$SB_IO_OUT
.sym 61697 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 61698 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 61703 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 61711 top.frame_buffer[5]_SB_DFFESR_Q_6_R[0]
.sym 61712 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 61713 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 61717 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 61718 top.frame_buffer[1][8]
.sym 61720 top.frame_buffer[4][8]
.sym 61721 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 61722 top.frame_buffer[5]_SB_DFFESR_Q_6_E
.sym 61723 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 61724 top.frame_buffer[5]_SB_DFFESR_Q_6_R[0]
.sym 61725 top.frame_buffer[5][8]
.sym 61729 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 61735 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 61736 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 61737 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 61738 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 61739 top.frame_buffer[0][8]
.sym 61741 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 61746 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 61747 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 61758 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 61759 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 61762 top.frame_buffer[0][8]
.sym 61764 top.frame_buffer[1][8]
.sym 61765 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 61768 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 61769 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 61770 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 61771 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 61774 top.frame_buffer[5][8]
.sym 61775 top.frame_buffer[4][8]
.sym 61777 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 61781 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 61786 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 61787 top.frame_buffer[5]_SB_DFFESR_Q_6_R[0]
.sym 61790 top.frame_buffer[5]_SB_DFFESR_Q_6_E
.sym 61791 CLK$SB_IO_IN_$glb_clk
.sym 61792 top.frame_buffer[5]_SB_DFFESR_Q_6_R[0]
.sym 61796 top.frame_buffer[11]_SB_DFFE_Q_2_E
.sym 61798 top.frame_buffer[11][9]
.sym 61805 top.frame_buffer[5]_SB_DFFESR_Q_6_R[0]
.sym 61806 top.frame_buffer[14][9]
.sym 61809 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 61810 top.frame_buffer[1][4]
.sym 61811 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 61815 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 61816 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 61826 top.frame_buffer[9]_SB_DFFE_Q_1_E
.sym 61836 top.frame_buffer[4]_SB_DFFESR_Q_7_E
.sym 61841 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 61844 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 61853 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 61854 top.frame_buffer[4]_SB_DFFESR_Q_7_R[0]
.sym 61857 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 61873 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 61892 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 61894 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 61909 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 61910 top.frame_buffer[4]_SB_DFFESR_Q_7_R[0]
.sym 61913 top.frame_buffer[4]_SB_DFFESR_Q_7_E
.sym 61914 CLK$SB_IO_IN_$glb_clk
.sym 61915 top.frame_buffer[4]_SB_DFFESR_Q_7_R[0]
.sym 61916 top.frame_buffer[2]_SB_DFFESR_Q_6_R[0]
.sym 61917 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 61918 top.frame_buffer[3]_SB_DFFESR_Q_8_E
.sym 61920 top.frame_buffer[3]_SB_DFFESR_Q_8_R[0]
.sym 61921 top.frame_buffer[3][8]
.sym 61930 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 61932 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 61935 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 61940 top.frame_buffer[9][10]
.sym 61941 uart_rx_dv
.sym 61942 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 61959 top.frame_buffer[2]_SB_DFFESR_Q_7_E
.sym 61964 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 61970 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 61977 top.frame_buffer[2]_SB_DFFESR_Q_7_R[0]
.sym 61978 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 61985 top.frame_buffer[2]_SB_DFFESR_Q_7_R[0]
.sym 61986 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 62003 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 62005 top.frame_buffer[2]_SB_DFFESR_Q_7_R[0]
.sym 62011 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 62016 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 62017 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 62036 top.frame_buffer[2]_SB_DFFESR_Q_7_E
.sym 62037 CLK$SB_IO_IN_$glb_clk
.sym 62038 top.frame_buffer[2]_SB_DFFESR_Q_7_R[0]
.sym 62043 top.frame_buffer[9]_SB_DFFE_Q_1_E
.sym 62045 top.frame_buffer[9][10]
.sym 62051 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 62052 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 62069 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 62080 top.uart_rx.r_SM_Main[1]
.sym 62091 top.uart_rx.r_Rx_DV_SB_DFFE_Q_E
.sym 62099 top.uart_rx.r_SM_Main[0]
.sym 62103 top.uart_rx.r_SM_Main[2]
.sym 62104 top.uart_rx.r_SM_Main_SB_DFFSR_Q_2_D[2]
.sym 62107 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 62111 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 62113 top.uart_rx.r_SM_Main[1]
.sym 62114 top.uart_rx.r_SM_Main[0]
.sym 62115 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 62116 top.uart_rx.r_SM_Main[2]
.sym 62131 top.uart_rx.r_SM_Main_SB_DFFSR_Q_2_D[2]
.sym 62134 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 62149 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 62159 top.uart_rx.r_Rx_DV_SB_DFFE_Q_E
.sym 62160 CLK$SB_IO_IN_$glb_clk
.sym 62163 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1[1]
.sym 62164 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1[2]
.sym 62165 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1[3]
.sym 62166 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1[4]
.sym 62167 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1[5]
.sym 62168 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1[6]
.sym 62169 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 62177 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 62186 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 62204 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 62205 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[1]
.sym 62208 top.uart_rx.r_Clock_Count[5]
.sym 62209 top.uart_rx.r_Clock_Count[6]
.sym 62210 top.uart_rx.r_SM_Main[2]
.sym 62211 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 62212 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 62215 top.uart_rx.r_Clock_Count[4]
.sym 62216 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 62218 top.uart_rx.r_Clock_Count[7]
.sym 62219 top.uart_rx.r_SM_Main[1]
.sym 62222 top.uart_rx.r_SM_Main[0]
.sym 62223 top.uart_rx.r_SM_Main[2]
.sym 62227 top.uart_rx.r_SM_Main[1]
.sym 62230 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 62231 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 62233 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I3[2]
.sym 62234 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 62236 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[1]
.sym 62237 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I3[2]
.sym 62239 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 62243 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 62244 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 62248 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 62249 top.uart_rx.r_SM_Main[0]
.sym 62250 top.uart_rx.r_SM_Main[1]
.sym 62251 top.uart_rx.r_SM_Main[2]
.sym 62254 top.uart_rx.r_SM_Main[1]
.sym 62255 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 62256 top.uart_rx.r_SM_Main[2]
.sym 62257 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 62260 top.uart_rx.r_Clock_Count[6]
.sym 62261 top.uart_rx.r_Clock_Count[5]
.sym 62262 top.uart_rx.r_Clock_Count[7]
.sym 62263 top.uart_rx.r_Clock_Count[4]
.sym 62266 top.uart_rx.r_SM_Main[2]
.sym 62267 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 62268 top.uart_rx.r_SM_Main[0]
.sym 62269 top.uart_rx.r_SM_Main[1]
.sym 62272 top.uart_rx.r_SM_Main[1]
.sym 62273 top.uart_rx.r_SM_Main[0]
.sym 62274 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 62275 top.uart_rx.r_SM_Main[2]
.sym 62278 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 62280 top.uart_rx.r_SM_Main[2]
.sym 62281 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[1]
.sym 62283 CLK$SB_IO_IN_$glb_clk
.sym 62284 top.uart_rx.r_SM_Main[2]
.sym 62285 top.frame_buffer[5][10]
.sym 62286 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1[0]
.sym 62287 top.frame_buffer[5]_SB_DFFE_Q_1_E
.sym 62288 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 62292 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 62297 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 62300 $PACKER_VCC_NET
.sym 62303 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 62308 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 62329 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 62332 top.uart_rx.r_Clock_Count[0]
.sym 62337 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 62339 top.uart_rx.r_Clock_Count_SB_DFFESR_Q_R
.sym 62340 top.uart_rx.r_Clock_Count[0]
.sym 62343 top.uart_rx.r_Clock_Count[1]
.sym 62345 top.uart_rx.r_Clock_Count[3]
.sym 62349 top.uart_rx.r_Clock_Count[7]
.sym 62352 top.uart_rx.r_Clock_Count[2]
.sym 62353 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 62354 top.uart_rx.r_Clock_Count[4]
.sym 62355 top.uart_rx.r_Clock_Count[5]
.sym 62356 top.uart_rx.r_Clock_Count[6]
.sym 62358 $nextpnr_ICESTORM_LC_8$O
.sym 62360 top.uart_rx.r_Clock_Count[0]
.sym 62364 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[2]
.sym 62365 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 62367 top.uart_rx.r_Clock_Count[1]
.sym 62368 top.uart_rx.r_Clock_Count[0]
.sym 62370 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 62371 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 62372 top.uart_rx.r_Clock_Count[2]
.sym 62374 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[2]
.sym 62376 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[4]
.sym 62377 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 62379 top.uart_rx.r_Clock_Count[3]
.sym 62380 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 62382 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[5]
.sym 62383 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 62384 top.uart_rx.r_Clock_Count[4]
.sym 62386 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[4]
.sym 62388 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[6]
.sym 62389 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 62390 top.uart_rx.r_Clock_Count[5]
.sym 62392 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[5]
.sym 62394 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[7]
.sym 62395 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 62396 top.uart_rx.r_Clock_Count[6]
.sym 62398 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[6]
.sym 62401 top.uart_rx.r_Clock_Count[7]
.sym 62403 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 62404 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[7]
.sym 62405 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 62406 CLK$SB_IO_IN_$glb_clk
.sym 62407 top.uart_rx.r_Clock_Count_SB_DFFESR_Q_R
.sym 62431 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 62463 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 62467 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 62478 top.uart_rx.r_Clock_Count_SB_DFFESR_Q_R
.sym 62479 top.uart_rx.r_Clock_Count[0]
.sym 62519 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 62521 top.uart_rx.r_Clock_Count[0]
.sym 62528 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 62529 CLK$SB_IO_IN_$glb_clk
.sym 62530 top.uart_rx.r_Clock_Count_SB_DFFESR_Q_R
.sym 63193 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q
.sym 63232 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q
.sym 63267 CLK$SB_IO_IN_$glb_clk
.sym 63289 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q
.sym 63686 P2_1$SB_IO_IN
.sym 63732 P2_1$SB_IO_IN
.sym 63759 CLK$SB_IO_IN_$glb_clk
.sym 64273 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 64274 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 64287 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 64289 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 64290 top.frame_buffer[10]_SB_DFFE_Q_3_E
.sym 64292 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 64294 rst_delayed
.sym 64305 rst_delayed
.sym 64306 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 64307 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 64308 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 64317 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 64318 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 64319 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 64351 top.frame_buffer[10]_SB_DFFE_Q_3_E
.sym 64352 CLK$SB_IO_IN_$glb_clk
.sym 64360 rst_delay_counter[1]
.sym 64362 BTN_N_SB_LUT4_I2_O
.sym 64365 rst_delay_counter[0]
.sym 64371 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 64374 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 64375 top.frame_buffer[11]_SB_DFFESR_Q_E
.sym 64386 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 64396 BTN_N_SB_LUT4_I2_O
.sym 64414 rst_delayed
.sym 64417 top.frame_buffer[1]_SB_DFFESR_Q_1_R[0]
.sym 64435 top.led_data_state[4]
.sym 64439 top.led_data_state[0]
.sym 64441 top.sclk_en_SB_DFFESR_Q_D[0]
.sym 64449 top.led_data_state[1]
.sym 64458 rst_delayed
.sym 64463 top.led_data_state[2]
.sym 64466 rst_delayed
.sym 64480 rst_delayed
.sym 64482 top.led_data_state[4]
.sym 64492 rst_delayed
.sym 64493 top.led_data_state[2]
.sym 64504 top.led_data_state[0]
.sym 64505 rst_delayed
.sym 64506 top.sclk_en_SB_DFFESR_Q_D[0]
.sym 64507 top.led_data_state[1]
.sym 64515 CLK$SB_IO_IN_$glb_clk
.sym 64517 rst_delay_counter[15]
.sym 64524 rst_delayed
.sym 64529 top.led_data_state[4]
.sym 64535 top.led_data_state[3]
.sym 64536 BTN_N$SB_IO_IN
.sym 64543 top.led_data_state[5]
.sym 64548 rst_delayed
.sym 64552 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 64560 top.led_data_state[3]
.sym 64571 top.led_data_state[5]
.sym 64579 top.col_cnt[4]
.sym 64581 rst_delayed
.sym 64621 top.col_cnt[4]
.sym 64622 top.led_data_state[5]
.sym 64623 rst_delayed
.sym 64624 top.led_data_state[3]
.sym 64638 CLK$SB_IO_IN_$glb_clk
.sym 64642 top.frame_buffer[10]_SB_DFFE_Q_7_E
.sym 64646 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 64657 rst_delayed
.sym 64660 top.frame_buffer[0]_SB_DFFESR_Q_9_E
.sym 64669 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 64674 rst_delayed
.sym 64683 top.frame_buffer[1]_SB_DFFESR_Q_1_E
.sym 64686 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 64694 top.frame_buffer[1]_SB_DFFESR_Q_1_R[0]
.sym 64696 top.frame_buffer[1]_SB_DFFESR_Q_1_R[0]
.sym 64699 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 64706 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 64712 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 64738 top.frame_buffer[1]_SB_DFFESR_Q_1_R[0]
.sym 64739 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 64750 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 64757 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 64759 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 64760 top.frame_buffer[1]_SB_DFFESR_Q_1_E
.sym 64761 CLK$SB_IO_IN_$glb_clk
.sym 64762 top.frame_buffer[1]_SB_DFFESR_Q_1_R[0]
.sym 64764 top.frame_buffer[5]_SB_DFFE_Q_E
.sym 64767 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 64770 top.frame_buffer[5][1]
.sym 64779 top.frame_buffer[1]_SB_DFFESR_Q_1_E
.sym 64789 top.frame_buffer[1]_SB_DFFE_Q_E
.sym 64794 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 64806 top.frame_buffer[4]_SB_DFFESR_Q_E
.sym 64809 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 64810 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 64824 top.frame_buffer[4]_SB_DFFESR_Q_R[0]
.sym 64830 top.frame_buffer[4]_SB_DFFESR_Q_R[0]
.sym 64858 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 64862 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 64864 top.frame_buffer[4]_SB_DFFESR_Q_R[0]
.sym 64883 top.frame_buffer[4]_SB_DFFESR_Q_E
.sym 64884 CLK$SB_IO_IN_$glb_clk
.sym 64885 top.frame_buffer[4]_SB_DFFESR_Q_R[0]
.sym 64886 top.frame_buffer[9]_SB_DFFE_Q_E
.sym 64887 top.frame_buffer[9][1]
.sym 64888 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 64899 top.frame_buffer[13]_SB_DFFESR_Q_1_R[0]
.sym 64902 top.frame_buffer[4]_SB_DFFESR_Q_E
.sym 64906 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 64912 rst_delayed
.sym 64929 top.frame_buffer[2]_SB_DFFE_Q_1_E
.sym 64946 rst_delayed
.sym 64947 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 64952 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 64956 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 64957 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 64984 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 64985 rst_delayed
.sym 64986 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 64987 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 64990 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 64991 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 64993 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 65006 top.frame_buffer[2]_SB_DFFE_Q_1_E
.sym 65007 CLK$SB_IO_IN_$glb_clk
.sym 65009 top.frame_buffer[3]_SB_DFFE_Q_3_E
.sym 65014 top.frame_buffer[3][9]
.sym 65023 top.frame_buffer[2]_SB_DFFE_Q_1_E
.sym 65026 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 65032 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 65035 top.frame_buffer[7]_SB_DFFE_Q_E
.sym 65036 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 65037 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 65040 top.uart_data_state[0]
.sym 65041 rst_delayed
.sym 65043 top.led_data_state[5]
.sym 65052 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 65054 top.frame_buffer[2][9]
.sym 65059 rst_delayed
.sym 65061 top.frame_buffer[1]_SB_DFFE_Q_E
.sym 65062 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 65067 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 65071 top.frame_buffer[3][9]
.sym 65076 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 65078 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 65083 rst_delayed
.sym 65084 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 65085 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 65086 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 65089 top.frame_buffer[3][9]
.sym 65091 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 65092 top.frame_buffer[2][9]
.sym 65119 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 65120 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 65122 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 65129 top.frame_buffer[1]_SB_DFFE_Q_E
.sym 65130 CLK$SB_IO_IN_$glb_clk
.sym 65132 top.frame_buffer[10]_SB_DFFE_Q_2_E
.sym 65138 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 65148 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 65159 rst_delayed
.sym 65165 top.frame_buffer[8]_SB_DFFESR_Q_13_E
.sym 65166 rst_delayed
.sym 65175 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 65177 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 65179 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 65181 top.uart_data_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 65183 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 65187 top.uart_data_state_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 65189 top.uart_data_state_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 65195 top.uart_data_state_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 65196 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 65198 top.uart_data_state[0]
.sym 65201 rst_delayed
.sym 65203 uart_rx_dv
.sym 65206 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 65207 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 65208 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 65209 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 65212 rst_delayed
.sym 65213 top.uart_data_state_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 65214 uart_rx_dv
.sym 65215 top.uart_data_state[0]
.sym 65218 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 65219 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 65220 top.uart_data_state_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 65221 top.uart_data_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 65230 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 65231 top.uart_data_state_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 65232 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 65233 top.uart_data_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 65243 uart_rx_dv
.sym 65245 rst_delayed
.sym 65253 CLK$SB_IO_IN_$glb_clk
.sym 65256 top.frame_buffer[6]_SB_DFFE_Q_E
.sym 65259 top.frame_buffer[6][9]
.sym 65270 top.frame_buffer[14]_SB_DFFESR_Q_1_E
.sym 65275 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 65286 P1A8$SB_IO_OUT
.sym 65288 top.frame_buffer[8]_SB_DFFESR_Q_13_R[0]
.sym 65290 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 65299 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 65304 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 65305 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 65307 top.frame_buffer[7]_SB_DFFE_Q_E
.sym 65309 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 65310 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 65311 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 65314 top.frame_buffer[7][9]
.sym 65316 top.frame_buffer[9][9]
.sym 65319 top.frame_buffer[11][9]
.sym 65320 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 65321 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 65324 top.frame_buffer[6][9]
.sym 65326 rst_delayed
.sym 65327 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 65341 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 65342 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 65343 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 65344 rst_delayed
.sym 65347 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 65348 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 65349 top.frame_buffer[6][9]
.sym 65350 top.frame_buffer[7][9]
.sym 65359 top.frame_buffer[11][9]
.sym 65360 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 65361 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 65362 top.frame_buffer[9][9]
.sym 65365 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 65367 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 65368 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 65371 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 65372 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 65373 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 65374 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 65375 top.frame_buffer[7]_SB_DFFE_Q_E
.sym 65376 CLK$SB_IO_IN_$glb_clk
.sym 65379 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 65382 top.frame_buffer[8]_SB_DFFESR_Q_13_E
.sym 65395 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 65399 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 65404 rst_delayed
.sym 65413 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 65430 P1A8_SB_DFFESS_Q_E
.sym 65433 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 65444 P1A8$SB_IO_OUT
.sym 65449 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 65461 P1A8$SB_IO_OUT
.sym 65465 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 65467 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 65498 P1A8_SB_DFFESS_Q_E
.sym 65499 CLK$SB_IO_IN_$glb_clk
.sym 65500 rst_delayed_$glb_sr
.sym 65503 top.frame_buffer[13][10]
.sym 65506 top.frame_buffer[13]_SB_DFFE_Q_2_E
.sym 65521 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 65526 rst_delayed
.sym 65528 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 65531 top.led_data_state[5]
.sym 65534 top.frame_buffer[2]_SB_DFFESR_Q_6_E
.sym 65544 top.frame_buffer[15]_SB_DFFESR_Q_9_E
.sym 65546 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 65547 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 65550 top.frame_buffer[15][9]
.sym 65552 top.frame_buffer[15]_SB_DFFESR_Q_9_R[0]
.sym 65554 top.frame_buffer[14][9]
.sym 65555 top.frame_buffer[15]_SB_DFFESR_Q_9_R[0]
.sym 65560 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 65566 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 65571 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 65573 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 65578 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 65581 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 65584 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 65587 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 65588 top.frame_buffer[14][9]
.sym 65589 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 65590 top.frame_buffer[15][9]
.sym 65605 top.frame_buffer[15]_SB_DFFESR_Q_9_R[0]
.sym 65606 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 65621 top.frame_buffer[15]_SB_DFFESR_Q_9_E
.sym 65622 CLK$SB_IO_IN_$glb_clk
.sym 65623 top.frame_buffer[15]_SB_DFFESR_Q_9_R[0]
.sym 65638 top.frame_buffer[15]_SB_DFFESR_Q_9_E
.sym 65639 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 65640 top.frame_buffer[1]_SB_DFFESR_Q_9_R[0]
.sym 65643 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 65654 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 65659 rst_delayed
.sym 65665 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 65670 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 65672 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 65676 rst_delayed
.sym 65680 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 65688 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 65692 top.frame_buffer[11]_SB_DFFE_Q_2_E
.sym 65716 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 65718 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 65719 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 65728 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 65729 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 65730 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 65731 rst_delayed
.sym 65744 top.frame_buffer[11]_SB_DFFE_Q_2_E
.sym 65745 CLK$SB_IO_IN_$glb_clk
.sym 65751 top.frame_buffer[2]_SB_DFFESR_Q_6_E
.sym 65752 top.frame_buffer[2][8]
.sym 65790 top.frame_buffer[3]_SB_DFFESR_Q_8_E
.sym 65792 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 65793 top.frame_buffer[3][8]
.sym 65801 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 65806 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 65808 top.frame_buffer[3]_SB_DFFESR_Q_8_R[0]
.sym 65809 top.frame_buffer[2][8]
.sym 65814 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 65815 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 65816 top.frame_buffer[3]_SB_DFFESR_Q_8_R[0]
.sym 65817 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 65821 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 65822 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 65827 top.frame_buffer[2][8]
.sym 65828 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 65829 top.frame_buffer[3][8]
.sym 65834 top.frame_buffer[3]_SB_DFFESR_Q_8_R[0]
.sym 65835 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 65845 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 65847 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 65854 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 65867 top.frame_buffer[3]_SB_DFFESR_Q_8_E
.sym 65868 CLK$SB_IO_IN_$glb_clk
.sym 65869 top.frame_buffer[3]_SB_DFFESR_Q_8_R[0]
.sym 65882 top.frame_buffer[2]_SB_DFFESR_Q_6_R[0]
.sym 65913 top.frame_buffer[9]_SB_DFFE_Q_1_E
.sym 65917 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 65925 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 65929 rst_delayed
.sym 65931 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 65934 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 65937 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 65969 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 65970 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 65971 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 65980 rst_delayed
.sym 65981 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 65982 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 65983 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 65990 top.frame_buffer[9]_SB_DFFE_Q_1_E
.sym 65991 CLK$SB_IO_IN_$glb_clk
.sym 66009 top.frame_buffer[9]_SB_DFFE_Q_1_E
.sym 66018 rst_delayed
.sym 66035 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1[0]
.sym 66038 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1[4]
.sym 66040 $PACKER_VCC_NET
.sym 66041 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 66043 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1[1]
.sym 66044 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1[2]
.sym 66045 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1[3]
.sym 66046 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 66047 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1[5]
.sym 66052 top.uart_rx.r_Clock_Count[2]
.sym 66053 top.uart_rx.r_Clock_Count[3]
.sym 66054 top.uart_rx.r_Clock_Count[4]
.sym 66055 top.uart_rx.r_Clock_Count[5]
.sym 66056 top.uart_rx.r_Clock_Count[6]
.sym 66057 top.uart_rx.r_Clock_Count[7]
.sym 66064 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1[6]
.sym 66066 $nextpnr_ICESTORM_LC_2$O
.sym 66068 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 66072 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[1]
.sym 66074 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1[1]
.sym 66076 top.uart_rx.r_Clock_Count[2]
.sym 66078 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 66080 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1[2]
.sym 66081 $PACKER_VCC_NET
.sym 66082 top.uart_rx.r_Clock_Count[3]
.sym 66084 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 66086 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1[3]
.sym 66088 top.uart_rx.r_Clock_Count[4]
.sym 66090 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[4]
.sym 66093 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1[4]
.sym 66094 top.uart_rx.r_Clock_Count[5]
.sym 66096 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[5]
.sym 66098 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1[5]
.sym 66100 top.uart_rx.r_Clock_Count[6]
.sym 66102 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1[2]
.sym 66104 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1[6]
.sym 66106 top.uart_rx.r_Clock_Count[7]
.sym 66109 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1[0]
.sym 66111 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 66112 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1[2]
.sym 66130 top.frame_buffer[4]_SB_DFFESR_Q_5_R[0]
.sym 66159 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 66160 top.uart_rx.r_Clock_Count[3]
.sym 66166 top.uart_rx.r_Clock_Count[1]
.sym 66167 top.uart_rx.r_Clock_Count[2]
.sym 66169 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 66175 top.frame_buffer[5]_SB_DFFE_Q_1_E
.sym 66177 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 66178 rst_delayed
.sym 66179 top.uart_rx.r_Clock_Count[0]
.sym 66187 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 66190 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 66191 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 66192 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 66193 rst_delayed
.sym 66196 top.uart_rx.r_Clock_Count[3]
.sym 66197 top.uart_rx.r_Clock_Count[0]
.sym 66198 top.uart_rx.r_Clock_Count[2]
.sym 66199 top.uart_rx.r_Clock_Count[1]
.sym 66202 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 66203 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 66205 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 66208 top.uart_rx.r_Clock_Count[2]
.sym 66209 top.uart_rx.r_Clock_Count[0]
.sym 66210 top.uart_rx.r_Clock_Count[3]
.sym 66211 top.uart_rx.r_Clock_Count[1]
.sym 66235 top.uart_rx.r_Clock_Count[1]
.sym 66236 top.frame_buffer[5]_SB_DFFE_Q_1_E
.sym 66237 CLK$SB_IO_IN_$glb_clk
.sym 66253 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 68079 rst_delayed
.sym 68191 rst_delay_counter[2]
.sym 68192 rst_delay_counter[3]
.sym 68193 rst_delay_counter[4]
.sym 68194 rst_delay_counter[5]
.sym 68195 rst_delay_counter[6]
.sym 68196 rst_delay_counter[7]
.sym 68226 BTN_N_SB_LUT4_I2_O
.sym 68246 rst_delayed
.sym 68266 BTN_N$SB_IO_IN
.sym 68268 BTN_N_SB_LUT4_I2_O
.sym 68273 rst_delay_counter[0]
.sym 68274 rst_delay_counter[15]
.sym 68276 rst_delay_counter[1]
.sym 68312 rst_delay_counter[0]
.sym 68314 rst_delay_counter[1]
.sym 68323 BTN_N$SB_IO_IN
.sym 68324 rst_delay_counter[15]
.sym 68343 rst_delay_counter[0]
.sym 68345 BTN_N_SB_LUT4_I2_O
.sym 68346 CLK$SB_IO_IN_$glb_clk
.sym 68347 BTN_N_SB_LUT4_I3_O_$glb_sr
.sym 68348 rst_delay_counter[8]
.sym 68349 rst_delay_counter[9]
.sym 68350 rst_delay_counter[10]
.sym 68351 rst_delay_counter[11]
.sym 68352 rst_delay_counter[12]
.sym 68353 rst_delay_counter[13]
.sym 68354 rst_delay_counter[14]
.sym 68355 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 68364 BTN_N_SB_LUT4_I2_O
.sym 68368 top.frame_buffer[10]_SB_DFFESR_Q_E
.sym 68374 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 68378 rst_delayed
.sym 68389 rst_delay_counter[15]
.sym 68412 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 68422 rst_delay_counter[15]
.sym 68423 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 68465 rst_delay_counter[15]
.sym 68469 CLK$SB_IO_IN_$glb_clk
.sym 68470 BTN_N_SB_LUT4_I3_O_$glb_sr
.sym 68501 BTN_N_SB_LUT4_I2_O
.sym 68503 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 68506 rst_delayed
.sym 68514 top.frame_buffer[10]_SB_DFFE_Q_7_E
.sym 68519 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 68527 rst_delayed
.sym 68534 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 68538 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 68543 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 68558 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 68559 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 68560 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 68581 rst_delayed
.sym 68582 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 68583 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 68584 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 68591 top.frame_buffer[10]_SB_DFFE_Q_7_E
.sym 68592 CLK$SB_IO_IN_$glb_clk
.sym 68594 top.frame_buffer[6]_SB_DFFE_Q_2_E
.sym 68601 top.frame_buffer[6][1]
.sym 68620 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 68637 top.frame_buffer[5]_SB_DFFE_Q_E
.sym 68651 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 68655 top.frame_buffer[7][1]
.sym 68656 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 68658 top.frame_buffer[6][1]
.sym 68660 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 68662 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 68663 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 68665 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 68666 rst_delayed
.sym 68675 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 68676 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 68677 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 68692 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 68693 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 68694 top.frame_buffer[7][1]
.sym 68695 top.frame_buffer[6][1]
.sym 68710 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 68711 rst_delayed
.sym 68712 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 68713 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 68714 top.frame_buffer[5]_SB_DFFE_Q_E
.sym 68715 CLK$SB_IO_IN_$glb_clk
.sym 68719 top.frame_buffer[7]_SB_DFFE_Q_4_E
.sym 68721 top.frame_buffer[7][1]
.sym 68732 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 68733 top.frame_buffer[5]_SB_DFFE_Q_E
.sym 68745 rst_delayed
.sym 68749 top.frame_buffer[9]_SB_DFFE_Q_E
.sym 68752 top.frame_buffer[6][3]
.sym 68760 top.frame_buffer[9]_SB_DFFE_Q_E
.sym 68761 rst_delayed
.sym 68764 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 68765 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 68769 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 68774 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 68777 top.frame_buffer[11][1]
.sym 68780 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 68781 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 68782 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 68783 top.frame_buffer[9][1]
.sym 68791 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 68793 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 68794 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 68797 rst_delayed
.sym 68798 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 68799 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 68800 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 68803 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 68804 top.frame_buffer[11][1]
.sym 68805 top.frame_buffer[9][1]
.sym 68806 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 68837 top.frame_buffer[9]_SB_DFFE_Q_E
.sym 68838 CLK$SB_IO_IN_$glb_clk
.sym 68841 top.frame_buffer[11]_SB_DFFE_Q_3_E
.sym 68843 top.frame_buffer[11][1]
.sym 68861 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 68865 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 68866 rst_delayed
.sym 68867 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 68872 top.frame_buffer[3]_SB_DFFE_Q_3_E
.sym 68873 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 68875 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 68881 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 68883 top.frame_buffer[3]_SB_DFFE_Q_3_E
.sym 68895 rst_delayed
.sym 68898 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 68899 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 68902 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 68914 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 68916 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 68917 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 68944 rst_delayed
.sym 68945 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 68946 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 68947 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 68960 top.frame_buffer[3]_SB_DFFE_Q_3_E
.sym 68961 CLK$SB_IO_IN_$glb_clk
.sym 68963 top.frame_buffer[6]_SB_DFFE_Q_1_E
.sym 68968 top.frame_buffer[6][3]
.sym 68986 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 68987 rst_delayed
.sym 68995 top.frame_buffer[10]_SB_DFFE_Q_2_E
.sym 69004 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 69006 top.frame_buffer[10]_SB_DFFE_Q_2_E
.sym 69012 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 69016 rst_delayed
.sym 69019 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 69026 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 69027 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 69037 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 69039 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 69040 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 69073 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 69074 rst_delayed
.sym 69075 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 69076 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 69083 top.frame_buffer[10]_SB_DFFE_Q_2_E
.sym 69084 CLK$SB_IO_IN_$glb_clk
.sym 69091 top.frame_buffer[6][2]
.sym 69092 top.frame_buffer[6]_SB_DFFE_Q_4_E
.sym 69111 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 69115 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 69129 top.frame_buffer[6]_SB_DFFE_Q_E
.sym 69132 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 69133 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 69138 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 69148 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 69153 rst_delayed
.sym 69166 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 69167 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 69168 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 69184 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 69185 rst_delayed
.sym 69186 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 69187 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 69206 top.frame_buffer[6]_SB_DFFE_Q_E
.sym 69207 CLK$SB_IO_IN_$glb_clk
.sym 69225 top.frame_buffer[6]_SB_DFFE_Q_E
.sym 69226 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 69228 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 69234 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 69240 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 69242 rst_delayed
.sym 69252 top.frame_buffer[8]_SB_DFFESR_Q_13_E
.sym 69260 top.frame_buffer[8]_SB_DFFESR_Q_13_R[0]
.sym 69263 top.frame_buffer[8]_SB_DFFESR_Q_13_R[0]
.sym 69271 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 69279 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 69289 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 69309 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 69310 top.frame_buffer[8]_SB_DFFESR_Q_13_R[0]
.sym 69329 top.frame_buffer[8]_SB_DFFESR_Q_13_E
.sym 69330 CLK$SB_IO_IN_$glb_clk
.sym 69331 top.frame_buffer[8]_SB_DFFESR_Q_13_R[0]
.sym 69333 top.frame_buffer[14]_SB_DFFE_Q_1_E
.sym 69334 top.frame_buffer[14][9]
.sym 69348 top.frame_buffer[8]_SB_DFFESR_Q_13_E
.sym 69357 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 69365 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 69366 rst_delayed
.sym 69375 top.frame_buffer[13]_SB_DFFE_Q_2_E
.sym 69379 rst_delayed
.sym 69387 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 69390 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 69394 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 69400 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 69418 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 69419 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 69420 rst_delayed
.sym 69421 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 69436 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 69437 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 69438 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 69452 top.frame_buffer[13]_SB_DFFE_Q_2_E
.sym 69453 CLK$SB_IO_IN_$glb_clk
.sym 69469 top.frame_buffer[13]_SB_DFFE_Q_2_E
.sym 69470 top.frame_buffer[6]_SB_DFFE_Q_5_E
.sym 69478 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 69619 top.frame_buffer[2]_SB_DFFESR_Q_6_R[0]
.sym 69621 top.frame_buffer[2]_SB_DFFESR_Q_6_E
.sym 69632 top.frame_buffer[2]_SB_DFFESR_Q_6_R[0]
.sym 69635 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 69643 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 69676 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 69678 top.frame_buffer[2]_SB_DFFESR_Q_6_R[0]
.sym 69684 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 69698 top.frame_buffer[2]_SB_DFFESR_Q_6_E
.sym 69699 CLK$SB_IO_IN_$glb_clk
.sym 69700 top.frame_buffer[2]_SB_DFFESR_Q_6_R[0]
.sym 69717 top.frame_buffer[2]_SB_DFFESR_Q_6_E
.sym 69858 rst_delayed
.sym 71575 P2_1$SB_IO_IN
.sym 71794 P2_1$SB_IO_IN
.sym 72099 rst_delay_counter[1]
.sym 72100 rst_delay_counter[3]
.sym 72108 BTN_N_SB_LUT4_I2_O
.sym 72109 rst_delay_counter[4]
.sym 72112 rst_delay_counter[0]
.sym 72115 rst_delay_counter[2]
.sym 72120 rst_delay_counter[7]
.sym 72126 rst_delay_counter[5]
.sym 72127 rst_delay_counter[6]
.sym 72129 $nextpnr_ICESTORM_LC_11$O
.sym 72132 rst_delay_counter[0]
.sym 72135 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 72137 rst_delay_counter[1]
.sym 72141 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 72144 rst_delay_counter[2]
.sym 72145 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 72147 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 72150 rst_delay_counter[3]
.sym 72151 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 72153 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 72155 rst_delay_counter[4]
.sym 72157 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 72159 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 72161 rst_delay_counter[5]
.sym 72163 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 72165 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 72167 rst_delay_counter[6]
.sym 72169 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 72171 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 72174 rst_delay_counter[7]
.sym 72175 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 72176 BTN_N_SB_LUT4_I2_O
.sym 72177 CLK$SB_IO_IN_$glb_clk
.sym 72178 BTN_N_SB_LUT4_I3_O_$glb_sr
.sym 72192 BTN_N_SB_LUT4_I2_O
.sym 72196 BTN_N_SB_LUT4_I2_O
.sym 72199 top.frame_buffer[9]_SB_DFFESR_Q_5_E
.sym 72215 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 72223 rst_delay_counter[11]
.sym 72228 rst_delay_counter[8]
.sym 72229 rst_delay_counter[9]
.sym 72233 rst_delay_counter[13]
.sym 72238 BTN_N_SB_LUT4_I2_O
.sym 72246 rst_delay_counter[10]
.sym 72248 rst_delay_counter[12]
.sym 72250 rst_delay_counter[14]
.sym 72252 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 72254 rst_delay_counter[8]
.sym 72256 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 72258 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 72260 rst_delay_counter[9]
.sym 72262 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 72264 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 72266 rst_delay_counter[10]
.sym 72268 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 72270 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 72273 rst_delay_counter[11]
.sym 72274 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 72276 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 72278 rst_delay_counter[12]
.sym 72280 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 72282 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 72284 rst_delay_counter[13]
.sym 72286 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 72288 $nextpnr_ICESTORM_LC_12$I3
.sym 72290 rst_delay_counter[14]
.sym 72292 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 72298 $nextpnr_ICESTORM_LC_12$I3
.sym 72299 BTN_N_SB_LUT4_I2_O
.sym 72300 CLK$SB_IO_IN_$glb_clk
.sym 72301 BTN_N_SB_LUT4_I3_O_$glb_sr
.sym 72452 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 72457 top.frame_buffer[6]_SB_DFFE_Q_2_E
.sym 72468 top.frame_buffer[6]_SB_DFFE_Q_2_E
.sym 72472 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 72478 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 72481 rst_delayed
.sym 72485 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 72495 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 72499 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 72501 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 72502 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 72541 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 72542 rst_delayed
.sym 72543 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 72544 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 72545 top.frame_buffer[6]_SB_DFFE_Q_2_E
.sym 72546 CLK$SB_IO_IN_$glb_clk
.sym 72565 top.frame_buffer[2]_SB_DFFESR_Q_3_E
.sym 72595 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 72599 rst_delayed
.sym 72607 top.frame_buffer[7]_SB_DFFE_Q_4_E
.sym 72609 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 72612 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 72620 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 72634 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 72635 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 72636 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 72646 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 72647 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 72648 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 72649 rst_delayed
.sym 72668 top.frame_buffer[7]_SB_DFFE_Q_4_E
.sym 72669 CLK$SB_IO_IN_$glb_clk
.sym 72695 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 72696 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 72697 top.frame_buffer[6]_SB_DFFE_Q_4_E
.sym 72702 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 72714 top.frame_buffer[11]_SB_DFFE_Q_3_E
.sym 72720 rst_delayed
.sym 72724 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 72732 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 72738 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 72743 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 72752 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 72753 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 72754 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 72763 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 72764 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 72765 rst_delayed
.sym 72766 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 72791 top.frame_buffer[11]_SB_DFFE_Q_3_E
.sym 72792 CLK$SB_IO_IN_$glb_clk
.sym 72810 top.frame_buffer[11]_SB_DFFE_Q_3_E
.sym 72818 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 72826 top.frame_buffer[6]_SB_DFFE_Q_1_E
.sym 72837 top.frame_buffer[6]_SB_DFFE_Q_1_E
.sym 72840 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 72841 rst_delayed
.sym 72842 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 72850 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 72856 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 72862 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 72868 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 72869 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 72871 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 72898 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 72899 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 72900 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 72901 rst_delayed
.sym 72914 top.frame_buffer[6]_SB_DFFE_Q_1_E
.sym 72915 CLK$SB_IO_IN_$glb_clk
.sym 72961 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 72969 top.frame_buffer[6]_SB_DFFE_Q_4_E
.sym 72970 rst_delayed
.sym 72972 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 72974 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 72978 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 73021 rst_delayed
.sym 73022 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 73023 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 73024 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 73027 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 73028 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 73030 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 73037 top.frame_buffer[6]_SB_DFFE_Q_4_E
.sym 73038 CLK$SB_IO_IN_$glb_clk
.sym 73054 top.frame_buffer[6][2]
.sym 73055 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 73176 top.frame_buffer[1]_SB_DFFESR_Q_13_R[0]
.sym 73206 top.frame_buffer[14]_SB_DFFE_Q_1_E
.sym 73209 rst_delayed
.sym 73214 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 73219 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 73228 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 73233 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 73243 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 73244 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 73246 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 73249 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 73250 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 73251 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 73252 rst_delayed
.sym 73283 top.frame_buffer[14]_SB_DFFE_Q_1_E
.sym 73284 CLK$SB_IO_IN_$glb_clk
.sym 73300 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 73302 top.frame_buffer[14]_SB_DFFE_Q_1_E
.sym 73306 top.frame_buffer[5]_SB_DFFESR_Q_6_E
.sym 73307 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 73424 top.frame_buffer[4]_SB_DFFESR_Q_7_E
.sym 76758 top.frame_buffer[1]_SB_DFFESR_Q_9_E
.sym 76760 top.frame_buffer[1][4]
.sym 76897 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 76902 top.frame_buffer[1][4]
.sym 80237 top.frame_buffer[1]_SB_DFFESR_Q_9_E
.sym 80240 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 80248 top.frame_buffer[1]_SB_DFFESR_Q_9_R[0]
.sym 80263 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 80300 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 80301 top.frame_buffer[1]_SB_DFFESR_Q_9_R[0]
.sym 80312 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 80314 top.frame_buffer[1]_SB_DFFESR_Q_9_E
.sym 80315 CLK$SB_IO_IN_$glb_clk
.sym 80316 top.frame_buffer[1]_SB_DFFESR_Q_9_R[0]
.sym 80331 top.frame_buffer[1]_SB_DFFESR_Q_9_E
.sym 80336 top.frame_buffer[1]_SB_DFFESR_Q_9_R[0]
.sym 103395 top.frame_buffer[15]_SB_DFFESR_Q_5_R[0]
.sym 103396 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 103413 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 103425 top.frame_buffer[14][5]
.sym 103426 top.frame_buffer[15][5]
.sym 103427 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 103428 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 103429 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 103455 top.frame_buffer[14]_SB_DFFESR_Q_5_R[0]
.sym 103456 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 103461 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 103483 top.frame_buffer[9]_SB_DFFESR_Q_8_R[0]
.sym 103484 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 103507 top.frame_buffer[9]_SB_DFFESR_Q_6_R[0]
.sym 103508 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 103513 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 103531 top.frame_buffer[12]_SB_DFFESR_Q_7_R[0]
.sym 103532 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 103541 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 103550 top.frame_buffer[12][7]
.sym 103551 top.frame_buffer[13][7]
.sym 103552 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 103553 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 103575 top.frame_buffer[13]_SB_DFFESR_Q_7_R[0]
.sym 103576 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 103593 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 103599 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 103600 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 103603 top.frame_buffer[1]_SB_DFFESR_Q_R[0]
.sym 103604 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 103619 top.frame_buffer[7]_SB_DFFESR_Q_R[0]
.sym 103620 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 103643 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 103644 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 103645 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 103651 top.frame_buffer[3]_SB_DFFESR_Q_10_R[0]
.sym 103652 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 103655 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 103656 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 103657 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 103681 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 103687 top.frame_buffer[2]_SB_DFFESR_Q_2_R[0]
.sym 103688 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 103715 top.frame_buffer[7]_SB_DFFESR_Q_9_R[0]
.sym 103716 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 103733 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 103739 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 103740 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 103751 top.frame_buffer[9]_SB_DFFESR_Q_2_R[0]
.sym 103752 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 103757 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 103785 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 103807 top.frame_buffer[6]_SB_DFFESR_Q_1_R[0]
.sym 103808 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 103815 top.frame_buffer[3]_SB_DFFESR_Q_11_R[0]
.sym 103816 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 103817 top.frame_buffer[1][15]
.sym 103818 top.frame_buffer[3][15]
.sym 103819 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 103820 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 103823 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 103824 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 103829 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 103843 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 103844 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 103855 top.frame_buffer[1]_SB_DFFESR_Q_7_R[0]
.sym 103856 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 103861 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 103885 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 103891 top.frame_buffer[11]_SB_DFFESR_Q_11_R[0]
.sym 103892 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 103907 top.frame_buffer[4]_SB_DFFESR_Q_9_R[0]
.sym 103908 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 103913 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 104373 top.led_data_state[3]
.sym 104379 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 104380 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 104393 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 104399 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 104400 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 104407 top.frame_buffer[13]_SB_DFFESR_Q_5_R[0]
.sym 104408 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 104411 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 104412 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 104419 top.frame_buffer[8]_SB_DFFESR_Q_11_R[0]
.sym 104420 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 104421 top.frame_buffer[12][5]
.sym 104422 top.frame_buffer[13][5]
.sym 104423 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 104424 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 104425 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 104426 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 104427 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 104428 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 104431 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 104432 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 104433 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 104434 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 104435 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 104436 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 104438 top.frame_buffer[8][5]
.sym 104439 top.frame_buffer[9][5]
.sym 104440 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 104445 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 104453 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 104459 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 104460 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 104471 top.frame_buffer[4]_SB_DFFESR_Q_11_R[0]
.sym 104472 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 104483 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 104484 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 104491 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 104492 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 104495 top.frame_buffer[14]_SB_DFFESR_Q_7_R[0]
.sym 104496 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 104498 top.frame_buffer[8][7]
.sym 104499 top.frame_buffer[9][7]
.sym 104500 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 104501 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 104505 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 104506 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 104507 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 104508 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 104511 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 104512 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 104513 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 104514 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 104515 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 104516 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 104519 top.frame_buffer[8]_SB_DFFESR_Q_10_R[0]
.sym 104520 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 104525 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 104538 top.frame_buffer[14][7]
.sym 104539 top.frame_buffer[15][7]
.sym 104540 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 104543 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 104544 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 104547 top.frame_buffer[6]_SB_DFFESR_Q_R[0]
.sym 104548 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 104549 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 104557 top.frame_buffer[6][7]
.sym 104558 top.frame_buffer[7][7]
.sym 104559 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 104560 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 104563 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 104564 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 104582 top.frame_buffer[10][7]
.sym 104583 top.frame_buffer[11][7]
.sym 104584 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 104589 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 104599 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 104600 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 104607 top.frame_buffer[11]_SB_DFFESR_Q_6_R[0]
.sym 104608 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 104609 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 104619 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 104620 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 104631 top.frame_buffer[10]_SB_DFFESR_Q_2_R[0]
.sym 104632 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 104643 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 104644 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 104645 top.frame_buffer[3][14]
.sym 104646 top.frame_buffer[7][14]
.sym 104647 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 104648 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 104651 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 104652 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 104657 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 104667 top.frame_buffer[4]_SB_DFFESR_Q_1_R[0]
.sym 104668 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 104673 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 104683 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 104684 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 104699 top.frame_buffer[10]_SB_DFFESR_Q_6_R[0]
.sym 104700 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 104719 top.frame_buffer[13]_SB_DFFESR_Q_11_R[0]
.sym 104720 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 104723 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 104724 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 104725 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 104731 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 104732 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 104737 top.frame_buffer[6][15]
.sym 104738 top.frame_buffer[7][15]
.sym 104739 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 104740 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 104745 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 104746 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 104747 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 104748 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 104749 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 104755 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 104756 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 104759 top.frame_buffer[7]_SB_DFFESR_Q_6_R[0]
.sym 104760 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 104767 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 104768 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 104771 top.frame_buffer[0]_SB_DFFESR_Q_15_R[0]
.sym 104772 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 104781 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 104793 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 104794 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 104795 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 104796 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 104807 top.frame_buffer[13]_SB_DFFESR_Q_12_R[0]
.sym 104808 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 104809 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 104810 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 104811 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 104812 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 104815 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 104816 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 104825 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 104829 top.frame_buffer[4][15]
.sym 104830 top.frame_buffer[5][15]
.sym 104831 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 104832 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 104835 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 104836 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 104839 top.frame_buffer[10]_SB_DFFESR_Q_7_R[0]
.sym 104840 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 104843 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 104844 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 104847 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 104848 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 104850 top.frame_buffer[14][15]
.sym 104851 top.frame_buffer[15][15]
.sym 104852 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 104853 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 104862 top.frame_buffer[10][15]
.sym 104863 top.frame_buffer[11][15]
.sym 104864 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 104871 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 104872 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 104873 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 104887 top.frame_buffer[14]_SB_DFFESR_Q_13_R[0]
.sym 104888 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 104891 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 104892 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 104907 top.frame_buffer[15]_SB_DFFESR_Q_12_R[0]
.sym 104908 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 104925 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 105313 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 105319 top.frame_buffer[7]_SB_DFFESR_Q_8_R[0]
.sym 105320 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 105323 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 105324 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 105332 top.latch
.sym 105342 rst_delayed
.sym 105343 top.led_data_state[3]
.sym 105344 top.led_data_state[4]
.sym 105349 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 105355 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 105356 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 105358 top.frame_buffer[10][5]
.sym 105359 top.frame_buffer[11][5]
.sym 105360 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 105371 top.frame_buffer[11]_SB_DFFESR_Q_4_R[0]
.sym 105372 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 105377 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 105391 top.frame_buffer[7]_SB_DFFESR_Q_1_R[0]
.sym 105392 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 105395 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 105396 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 105403 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 105404 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]
.sym 105407 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 105408 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 105409 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 105423 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 105424 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 105431 top.frame_buffer[12]_SB_DFFESR_Q_5_R[0]
.sym 105432 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 105446 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 105447 uart_rx_data[3]
.sym 105448 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]
.sym 105455 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 105456 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 105459 top.frame_buffer[2]_SB_DFFESR_Q_1_R[0]
.sym 105460 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 105461 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 105475 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 105476 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 105479 top.frame_buffer[15]_SB_DFFESR_Q_7_R[0]
.sym 105480 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 105481 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 105482 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 105483 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 105484 P1A3$SB_IO_OUT
.sym 105485 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 105495 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 105496 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 105505 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 105509 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 105510 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 105511 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 105512 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 105515 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 105516 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 105523 top.frame_buffer[2]_SB_DFFESR_Q_R[0]
.sym 105524 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 105525 top.frame_buffer[1][7]
.sym 105526 top.frame_buffer[3][7]
.sym 105527 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 105528 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 105529 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 105530 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 105531 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 105532 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 105535 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 105536 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[1]
.sym 105539 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 105540 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 105541 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 105547 top.frame_buffer[0]_SB_DFFESR_Q_12_R[0]
.sym 105548 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 105554 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 105555 uart_rx_data[3]
.sym 105556 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[1]
.sym 105571 top.frame_buffer[3]_SB_DFFESR_Q_7_R[0]
.sym 105572 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 105577 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 105595 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 105596 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 105603 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 105604 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 105609 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 105615 top.frame_buffer[15]_SB_DFFESR_Q_11_R[0]
.sym 105616 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 105617 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 105618 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 105619 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 105620 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 105621 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 105622 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 105623 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 105624 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 105625 top.frame_buffer[0][14]
.sym 105626 top.frame_buffer[4][14]
.sym 105627 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 105628 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 105629 top.frame_buffer[2][14]
.sym 105630 top.frame_buffer[6][14]
.sym 105631 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 105632 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 105642 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 105643 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3[1]
.sym 105644 uart_rx_data[3]
.sym 105647 top.frame_buffer[0]_SB_DFFESR_Q_14_R[0]
.sym 105648 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 105651 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 105652 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3[1]
.sym 105653 top.frame_buffer[1][14]
.sym 105654 top.frame_buffer[5][14]
.sym 105655 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 105656 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 105659 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 105660 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 105661 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 105665 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 105671 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 105672 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 105673 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 105674 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 105675 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 105676 P1A3$SB_IO_OUT
.sym 105679 top.frame_buffer[1]_SB_DFFESR_Q_6_R[0]
.sym 105680 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 105681 top.frame_buffer[13][14]
.sym 105682 top.frame_buffer[15][14]
.sym 105683 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 105684 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 105687 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 105688 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 105705 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 105727 top.frame_buffer[12]_SB_DFFESR_Q_14_R[0]
.sym 105728 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 105730 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 105731 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[1]
.sym 105732 uart_rx_data[3]
.sym 105734 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 105735 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 105736 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 105738 top.frame_buffer[2][13]
.sym 105739 top.frame_buffer[3][13]
.sym 105740 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 105747 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 105748 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 105757 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 105758 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 105759 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 105760 rst_delayed
.sym 105763 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O[0]
.sym 105764 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 105765 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 105766 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 105767 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 105768 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 105771 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 105772 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[1]
.sym 105777 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 105782 top.frame_buffer[12][15]
.sym 105783 top.frame_buffer[13][15]
.sym 105784 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 105791 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 105792 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 105801 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 105807 top.frame_buffer[8]_SB_DFFESR_Q_8_R[0]
.sym 105808 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 105811 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 105812 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 105818 top.frame_buffer[8][15]
.sym 105819 top.frame_buffer[9][15]
.sym 105820 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 105834 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 105835 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 105836 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 105837 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 105838 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 105839 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 105840 rst_delayed
.sym 105858 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 105859 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 105860 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 105861 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 105862 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 105863 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 105864 rst_delayed
.sym 106277 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 106283 top.frame_buffer[1]_SB_DFFESR_Q_8_R[0]
.sym 106284 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 106307 top.frame_buffer[3]_SB_DFFESR_Q_6_R[0]
.sym 106308 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 106317 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 106331 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 106332 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 106341 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 106347 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 106348 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 106355 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 106356 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 106357 top.frame_buffer[3][6]
.sym 106358 top.frame_buffer[7][6]
.sym 106359 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 106360 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 106367 top.frame_buffer[15]_SB_DFFESR_Q_6_R[0]
.sym 106368 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 106371 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 106372 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 106373 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 106381 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 106382 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 106383 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 106384 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 106385 top.frame_buffer[4][5]
.sym 106386 top.frame_buffer[5][5]
.sym 106387 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 106388 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 106399 top.frame_buffer[5]_SB_DFFESR_Q_9_R[0]
.sym 106400 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 106403 top.frame_buffer[4]_SB_DFFESR_Q_8_R[0]
.sym 106404 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 106405 top.frame_buffer[2][6]
.sym 106406 top.frame_buffer[6][6]
.sym 106407 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 106408 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 106409 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 106413 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 106414 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 106415 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 106416 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 106427 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 106428 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 106429 top.frame_buffer[6][5]
.sym 106430 top.frame_buffer[7][5]
.sym 106431 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 106432 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 106433 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 106434 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 106435 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 106436 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 106437 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 106441 top.frame_buffer[13][6]
.sym 106442 top.frame_buffer[15][6]
.sym 106443 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 106444 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 106447 top.frame_buffer[13]_SB_DFFESR_Q_6_R[0]
.sym 106448 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 106457 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 106458 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 106459 P1A3$SB_IO_OUT
.sym 106460 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 106463 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 106464 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 106465 top.frame_buffer[0][6]
.sym 106466 top.frame_buffer[4][6]
.sym 106467 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 106468 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 106473 top.frame_buffer[4][7]
.sym 106474 top.frame_buffer[5][7]
.sym 106475 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 106476 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 106483 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 106484 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 106485 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 106486 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 106487 P1A8$SB_IO_OUT
.sym 106488 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 106489 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[7]
.sym 106495 top.frame_buffer[5]_SB_DFFESR_Q_7_R[0]
.sym 106496 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 106503 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 106504 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 106515 top.frame_buffer[4]_SB_DFFESR_Q_10_R[0]
.sym 106516 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 106525 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 106543 top.frame_buffer[0]_SB_DFFESR_Q_8_R[0]
.sym 106544 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 106557 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 106561 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 106567 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 106568 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 106571 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 106572 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 106575 top.frame_buffer[1]_SB_DFFESR_Q_10_R[0]
.sym 106576 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 106586 top.frame_buffer[0][13]
.sym 106587 top.frame_buffer[1][13]
.sym 106588 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 106589 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 106590 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 106591 P1A3$SB_IO_OUT
.sym 106592 P1A8$SB_IO_OUT
.sym 106593 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 106594 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 106595 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 106596 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 106597 top.frame_buffer[9][14]
.sym 106598 top.frame_buffer[11][14]
.sym 106599 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 106600 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 106601 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 106605 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 106606 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 106607 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 106608 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 106609 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 106610 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 106611 P1A8$SB_IO_OUT
.sym 106612 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 106613 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 106614 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 106615 P1A3$SB_IO_OUT
.sym 106616 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 106619 top.frame_buffer[5]_SB_DFFESR_Q_1_R[0]
.sym 106620 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 106621 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 106622 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 106623 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 106624 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 106627 top.frame_buffer[14]_SB_DFFESR_Q_12_R[0]
.sym 106628 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 106633 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 106639 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 106640 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 106641 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 106642 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 106643 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 106644 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 106647 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 106648 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 106665 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 106666 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 106667 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 106668 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 106669 top.frame_buffer[12][13]
.sym 106670 top.frame_buffer[13][13]
.sym 106671 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 106672 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 106675 top.frame_buffer[13]_SB_DFFESR_Q_10_R[0]
.sym 106676 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 106677 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 106687 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 106688 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 106689 top.frame_buffer[14][13]
.sym 106690 top.frame_buffer[15][13]
.sym 106691 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 106692 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 106699 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 106700 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 106703 top.frame_buffer[8]_SB_DFFESR_Q_1_R[0]
.sym 106704 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 106717 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 106723 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 106724 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 106726 top.frame_buffer[4][12]
.sym 106727 top.frame_buffer[5][12]
.sym 106728 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 106729 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 106730 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 106731 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 106732 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 106737 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 106747 top.frame_buffer[5]_SB_DFFESR_Q_3_R[0]
.sym 106748 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 106755 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 106756 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 106757 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 106763 top.frame_buffer[4]_SB_DFFESR_Q_4_R[0]
.sym 106764 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 106775 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 106776 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 106795 top.frame_buffer[5]_SB_DFFESR_Q_R[0]
.sym 106796 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 106801 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 106817 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 106818 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 106819 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 106820 rst_delayed
.sym 106842 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 106843 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 106844 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 106862 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 106863 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 106864 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 106865 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 106866 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 106867 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 106868 rst_delayed
.sym 107237 top.sclk_en_SB_DFFESR_Q_D[0]
.sym 107263 CLK$SB_IO_IN
.sym 107264 top.sclk_en
.sym 107265 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 107285 top.col_cnt_SB_DFFESS_Q_E[0]
.sym 107301 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 107311 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 107312 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 107319 top.frame_buffer[12]_SB_DFFESR_Q_6_R[0]
.sym 107320 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 107322 top.frame_buffer[0][5]
.sym 107323 top.frame_buffer[1][5]
.sym 107324 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 107331 top.frame_buffer[5]_SB_DFFESR_Q_8_R[0]
.sym 107332 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 107339 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 107340 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 107349 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 107353 top.frame_buffer[1][6]
.sym 107354 top.frame_buffer[5][6]
.sym 107355 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 107356 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 107357 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 107358 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 107359 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 107360 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 107375 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 107376 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 107383 top.frame_buffer[11]_SB_DFFESR_Q_5_R[0]
.sym 107384 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 107389 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 107393 top.frame_buffer[9][6]
.sym 107394 top.frame_buffer[11][6]
.sym 107395 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 107396 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 107397 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 107403 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 107404 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 107405 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 107406 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 107407 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 107408 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 107409 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 107410 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 107411 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 107412 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 107413 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 107414 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 107415 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 107416 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 107419 top.frame_buffer[9]_SB_DFFESR_Q_7_R[0]
.sym 107420 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 107433 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 107439 top.frame_buffer[0]_SB_DFFESR_Q_11_R[0]
.sym 107440 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 107443 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 107444 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3[1]
.sym 107445 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 107446 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 107447 P1A3$SB_IO_OUT
.sym 107448 P1A8$SB_IO_OUT
.sym 107450 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 107451 uart_rx_data[3]
.sym 107452 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3[1]
.sym 107455 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 107456 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 107469 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 107474 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 107475 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 107476 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 107483 top.frame_buffer[6]_SB_DFFESR_Q_2_R[0]
.sym 107484 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 107495 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 107496 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 107497 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 107507 top.frame_buffer[11]_SB_DFFESR_Q_10_R[0]
.sym 107508 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 107515 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 107516 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 107521 top.frame_buffer[4][13]
.sym 107522 top.frame_buffer[5][13]
.sym 107523 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 107524 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 107526 uart_rx_data[0]
.sym 107527 uart_rx_data[1]
.sym 107528 uart_rx_data[2]
.sym 107529 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 107534 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 107535 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 107536 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 107539 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 107540 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 107551 top.frame_buffer[4]_SB_DFFESR_Q_2_R[0]
.sym 107552 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 107553 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 107557 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 107558 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 107559 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 107560 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 107563 top.frame_buffer[6]_SB_DFFESR_Q_6_R[0]
.sym 107564 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 107567 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 107568 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]
.sym 107570 uart_rx_data[1]
.sym 107571 uart_rx_data[0]
.sym 107572 uart_rx_data[2]
.sym 107575 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 107576 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 107578 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 107579 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[1]
.sym 107580 uart_rx_data[3]
.sym 107581 top.frame_buffer[6][13]
.sym 107582 top.frame_buffer[7][13]
.sym 107583 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 107584 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 107603 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 107604 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 107609 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[14]
.sym 107615 top.frame_buffer[8]_SB_DFFESR_Q_3_R[0]
.sym 107616 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 107619 top.frame_buffer[12]_SB_DFFESR_Q_13_R[0]
.sym 107620 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 107621 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 107622 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 107623 P1A3$SB_IO_OUT
.sym 107624 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 107635 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 107636 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 107641 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 107650 top.frame_buffer[8][13]
.sym 107651 top.frame_buffer[9][13]
.sym 107652 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 107653 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 107654 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 107655 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 107656 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 107658 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 107659 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 107660 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 107662 uart_rx_data[0]
.sym 107663 uart_rx_data[1]
.sym 107664 uart_rx_data[2]
.sym 107665 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 107669 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 107670 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 107671 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 107672 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 107675 top.frame_buffer[9]_SB_DFFESR_Q_3_R[0]
.sym 107676 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 107679 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 107680 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 107683 top.frame_buffer[15]_SB_DFFESR_Q_10_R[0]
.sym 107684 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 107691 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 107692 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 107693 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 107709 top.frame_buffer[11][12]
.sym 107710 top.frame_buffer[15][12]
.sym 107711 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 107712 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 107715 top.frame_buffer[11]_SB_DFFESR_Q_9_R[0]
.sym 107716 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 107719 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 107720 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 107725 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 107745 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 107763 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 107764 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 107775 top.frame_buffer[9]_SB_DFFESR_Q_1_R[0]
.sym 107776 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 107786 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 107787 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 107788 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 107793 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 107794 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 107795 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 107796 rst_delayed
.sym 107806 top.frame_buffer[10][13]
.sym 107807 top.frame_buffer[11][13]
.sym 107808 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 107834 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 107835 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 107836 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 107837 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 107838 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 107839 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 107840 rst_delayed
.sym 108193 top.col_cnt[4]
.sym 108226 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 108227 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108228 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108237 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 108247 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 108248 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 108251 top.frame_buffer[1]_SB_DFFESR_Q_2_R[0]
.sym 108252 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 108253 top.col_cnt[4]
.sym 108254 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 108255 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 108256 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 108258 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_2_I3[0]
.sym 108263 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 108264 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 108267 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 108268 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 108270 $PACKER_VCC_NET
.sym 108271 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 108272 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108274 $PACKER_VCC_NET
.sym 108275 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108279 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 108281 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[5]
.sym 108282 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108283 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 108284 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 108285 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 108290 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_2_I3[0]
.sym 108295 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 108299 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 108302 $PACKER_VCC_NET
.sym 108303 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 108307 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 108308 top.col_cnt[4]
.sym 108311 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 108312 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108314 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_2_I1[0]
.sym 108315 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_2_I1[1]
.sym 108316 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_2_I1[2]
.sym 108317 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 108322 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 108323 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 108324 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 108325 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 108331 top.frame_buffer[4]_SB_DFFESR_Q_12_R[0]
.sym 108332 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 108335 top.frame_buffer[2]_SB_DFFESR_Q_11_R[0]
.sym 108336 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 108338 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108339 top.col_cnt[4]
.sym 108340 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108343 top.frame_buffer[6]_SB_DFFESR_Q_5_R[0]
.sym 108344 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 108347 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 108348 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 108351 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 108352 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 108359 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 108360 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 108371 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 108372 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 108379 top.frame_buffer[10]_SB_DFFESR_Q_1_R[0]
.sym 108380 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 108381 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 108387 top.frame_buffer[14]_SB_DFFESR_Q_6_R[0]
.sym 108388 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 108389 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 108403 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 108404 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 108417 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[6]
.sym 108435 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_7_I3_SB_LUT4_I3_1_O[0]
.sym 108436 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 108447 top.frame_buffer[8]_SB_DFFESR_Q_2_R[0]
.sym 108448 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 108451 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 108452 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 108459 top.frame_buffer[7]_SB_DFFESR_Q_7_R[0]
.sym 108460 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 108465 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 108466 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 108467 P1A3$SB_IO_OUT
.sym 108468 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 108469 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 108482 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 108483 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 108484 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 108489 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 108495 top.frame_buffer[14]_SB_DFFESR_Q_4_R[0]
.sym 108496 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 108499 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 108500 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 108505 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 108506 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 108507 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 108508 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 108509 top.frame_buffer[10][4]
.sym 108510 top.frame_buffer[14][4]
.sym 108511 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 108512 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 108515 top.frame_buffer[12]_SB_DFFESR_Q_4_R[0]
.sym 108516 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 108517 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 108535 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 108536 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 108559 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 108560 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 108563 top.frame_buffer[15]_SB_DFFESR_Q_4_R[0]
.sym 108564 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 108573 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 108586 top.frame_buffer[2][12]
.sym 108587 top.frame_buffer[3][12]
.sym 108588 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 108591 top.frame_buffer[2]_SB_DFFESR_Q_12_R[0]
.sym 108592 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 108595 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 108596 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 108605 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 108609 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 108617 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 108618 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 108619 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 108620 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 108627 top.frame_buffer[14]_SB_DFFESR_Q_11_R[0]
.sym 108628 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 108639 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 108640 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 108645 top.frame_buffer[10][12]
.sym 108646 top.frame_buffer[14][12]
.sym 108647 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 108648 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 108650 top.frame_buffer[0][12]
.sym 108651 top.frame_buffer[1][12]
.sym 108652 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 108659 top.frame_buffer[0]_SB_DFFESR_Q_7_R[0]
.sym 108660 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 108661 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 108662 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 108663 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 108664 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 108667 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 108668 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 108669 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 108681 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 108687 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 108688 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 108695 top.frame_buffer[8]_SB_DFFESR_Q_R[0]
.sym 108696 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 108707 top.frame_buffer[2]_SB_DFFESR_Q_4_R[0]
.sym 108708 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 108711 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 108712 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 108713 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[15]
.sym 108734 top.frame_buffer[6][12]
.sym 108735 top.frame_buffer[7][12]
.sym 108736 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 108758 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 108759 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 108760 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 108761 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 108762 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 108763 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 108764 rst_delayed
.sym 108769 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 108770 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 108771 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 108772 rst_delayed
.sym 108790 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 108791 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 108792 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 109161 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 109167 top.frame_buffer[8]_SB_DFFESR_Q_12_R[0]
.sym 109168 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 109171 rst_delayed
.sym 109172 top.led_data_state[5]
.sym 109186 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 109191 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 109195 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 109196 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 109199 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 109200 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 109203 top.col_cnt[4]
.sym 109204 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 109207 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109208 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 109209 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 109215 top.frame_buffer[3]_SB_DFFESR_Q_5_R[0]
.sym 109216 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 109217 top.col_cnt[4]
.sym 109218 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 109219 top.led_data_state[5]
.sym 109220 top.led_data_state[0]
.sym 109221 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 109226 top.frame_buffer[2][5]
.sym 109227 top.frame_buffer[3][5]
.sym 109228 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 109231 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109232 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 109235 top.frame_buffer[4]_SB_DFFESR_Q_13_R[0]
.sym 109236 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 109242 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 109243 top.led_data_state[5]
.sym 109244 top.led_data_state[0]
.sym 109247 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 109248 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 109250 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_2_I3[0]
.sym 109255 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 109259 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 109263 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 109266 $PACKER_VCC_NET
.sym 109267 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 109271 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 109274 $PACKER_VCC_NET
.sym 109276 $nextpnr_ICESTORM_LC_5$I3
.sym 109277 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109278 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 109279 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 109280 $nextpnr_ICESTORM_LC_5$COUT
.sym 109282 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[0]
.sym 109283 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_4_I3[1]
.sym 109284 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_4_I3[2]
.sym 109287 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 109288 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 109290 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[0]
.sym 109291 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[1]
.sym 109292 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[2]
.sym 109293 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 109294 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 109295 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 109296 top.col_cnt[4]
.sym 109298 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 109299 $PACKER_VCC_NET
.sym 109300 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 109302 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 109303 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[0]
.sym 109304 top.sclk_en_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 109308 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 109309 top.led_data_state[5]
.sym 109310 top.led_data_state[3]
.sym 109311 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 109312 top.led_data_state[0]
.sym 109319 top.col_cnt_SB_DFFESS_Q_E[0]
.sym 109320 top.col_cnt_SB_DFFESS_Q_E[1]
.sym 109326 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[0]
.sym 109327 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 109328 top.col_cnt_SB_DFFESS_Q_E_SB_LUT4_O_1_I2[2]
.sym 109334 rst_delayed
.sym 109335 top.led_data_state[5]
.sym 109336 top.col_cnt[4]
.sym 109346 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 109350 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 109351 $PACKER_VCC_NET
.sym 109354 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 109355 $PACKER_VCC_NET
.sym 109356 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 109358 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 109359 $PACKER_VCC_NET
.sym 109360 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 109362 top.col_cnt[4]
.sym 109363 $PACKER_VCC_NET
.sym 109364 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 109366 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109367 $PACKER_VCC_NET
.sym 109368 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 109379 top.frame_buffer[4]_SB_DFFESR_Q_14_R[0]
.sym 109380 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 109381 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 109411 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 109412 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 109414 top.frame_buffer[4][4]
.sym 109415 top.frame_buffer[5][4]
.sym 109416 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 109419 top.frame_buffer[3]_SB_DFFESR_Q_4_R[0]
.sym 109420 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 109421 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 109422 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 109423 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 109424 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 109426 top.frame_buffer[6][4]
.sym 109427 top.frame_buffer[7][4]
.sym 109428 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 109430 top.frame_buffer[2][4]
.sym 109431 top.frame_buffer[3][4]
.sym 109432 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 109433 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 109437 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 109438 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 109439 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 109440 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 109451 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 109452 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3[1]
.sym 109455 top.frame_buffer[9]_SB_DFFESR_Q_11_R[0]
.sym 109456 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 109459 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 109460 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 109466 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 109467 uart_rx_data[3]
.sym 109468 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3[1]
.sym 109469 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 109473 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 109479 top.frame_buffer[8]_SB_DFFESR_Q_6_R[0]
.sym 109480 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 109487 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 109488 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 109494 top.frame_buffer[0][4]
.sym 109495 top.frame_buffer[1][4]
.sym 109496 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 109497 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 109498 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 109499 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 109500 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 109511 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 109512 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 109513 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 109527 top.frame_buffer[0]_SB_DFFESR_Q_R[0]
.sym 109528 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 109529 top.frame_buffer[11][4]
.sym 109530 top.frame_buffer[15][4]
.sym 109531 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 109532 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 109539 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 109540 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 109541 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 109547 top.frame_buffer[11]_SB_DFFESR_Q_3_R[0]
.sym 109548 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 109570 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 109571 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3[1]
.sym 109572 uart_rx_data[3]
.sym 109583 top.frame_buffer[5]_SB_DFFESR_Q_4_R[0]
.sym 109584 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 109585 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 109590 uart_rx_data[0]
.sym 109591 uart_rx_data[1]
.sym 109592 uart_rx_data[2]
.sym 109595 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 109596 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 109599 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 109600 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3[1]
.sym 109611 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 109612 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 109615 top.frame_buffer[12]_SB_DFFESR_Q_12_R[0]
.sym 109616 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 109629 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 109635 top.frame_buffer[10]_SB_DFFESR_Q_5_R[0]
.sym 109636 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 109643 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 109644 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 109661 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 109667 top.frame_buffer[6]_SB_DFFESR_Q_4_R[0]
.sym 109668 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 109685 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 109695 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 109696 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 109709 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 109710 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 109711 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 109712 rst_delayed
.sym 109714 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 109715 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 109716 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 110123 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 110124 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 110135 top.frame_buffer[7]_SB_DFFESR_Q_2_R[0]
.sym 110136 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 110141 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 110146 top.sclk_en_SB_DFFESR_Q_D[0]
.sym 110147 rst_delayed
.sym 110148 top.led_data_state[1]
.sym 110149 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 110150 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 110151 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 110152 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 110155 top.frame_buffer[9]_SB_DFFESR_Q_12_R[0]
.sym 110156 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 110157 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 110166 top.frame_buffer[8][3]
.sym 110167 top.frame_buffer[9][3]
.sym 110168 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 110175 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 110176 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 110177 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 110181 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 110182 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 110183 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 110184 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 110186 top.frame_buffer[6][3]
.sym 110187 top.frame_buffer[7][3]
.sym 110188 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 110190 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 110191 top.led_data_state[5]
.sym 110192 top.led_data_state[0]
.sym 110195 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 110196 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 110198 top.frame_buffer[4][3]
.sym 110199 top.frame_buffer[5][3]
.sym 110200 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 110203 top.frame_buffer[0]_SB_DFFESR_Q_10_R[0]
.sym 110204 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 110207 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 110208 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 110211 top.frame_buffer[1]_SB_DFFESR_Q_11_R[0]
.sym 110212 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 110213 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 110214 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 110215 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 110216 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 110217 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 110222 top.frame_buffer[2][3]
.sym 110223 top.frame_buffer[3][3]
.sym 110224 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 110226 top.frame_buffer[0][3]
.sym 110227 top.frame_buffer[1][3]
.sym 110228 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 110231 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 110232 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 110233 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 110234 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 110235 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 110236 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 110237 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 110238 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 110239 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110240 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 110242 top.led_data_state[0]
.sym 110243 top.led_data_state[5]
.sym 110244 top.led_data_state[3]
.sym 110247 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 110248 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 110254 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 110255 top.led_data_state[5]
.sym 110256 top.led_data_state[0]
.sym 110261 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 110267 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 110268 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 110271 top.frame_buffer[2]_SB_DFFESR_Q_9_R[0]
.sym 110272 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 110277 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 110283 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 110284 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 110287 top.frame_buffer[3]_SB_DFFESR_Q_2_R[0]
.sym 110288 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 110289 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 110290 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110291 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 110292 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 110298 top.frame_buffer[2][2]
.sym 110299 top.frame_buffer[3][2]
.sym 110300 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 110301 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 110302 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 110303 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 110304 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 110310 top.frame_buffer[4][2]
.sym 110311 top.frame_buffer[5][2]
.sym 110312 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 110313 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 110314 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 110315 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 110316 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 110327 top.frame_buffer[5]_SB_DFFESR_Q_12_R[0]
.sym 110328 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 110331 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 110332 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 110333 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 110339 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 110340 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 110351 top.frame_buffer[7]_SB_DFFESR_Q_3_R[0]
.sym 110352 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 110355 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 110356 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 110358 top.frame_buffer[6][2]
.sym 110359 top.frame_buffer[7][2]
.sym 110360 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 110365 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 110369 uart_rx_data[1]
.sym 110377 uart_rx_data[0]
.sym 110397 uart_rx_data[2]
.sym 110409 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 110415 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 110416 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 110431 top.frame_buffer[5]_SB_DFFESR_Q_2_R[0]
.sym 110432 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 110449 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 110455 top.frame_buffer[14]_SB_DFFESR_Q_9_R[0]
.sym 110456 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 110459 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 110460 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 110473 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 110474 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 110475 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 110476 rst_delayed
.sym 110482 top.frame_buffer[6][10]
.sym 110483 top.frame_buffer[7][10]
.sym 110484 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 110486 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 110487 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 110488 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 110497 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 110498 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 110499 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 110500 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 110507 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 110508 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 110513 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 110523 top.frame_buffer[3]_SB_DFFESR_Q_9_R[0]
.sym 110524 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 110531 top.frame_buffer[4]_SB_DFFESR_Q_3_R[0]
.sym 110532 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 110533 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 110547 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 110548 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 110549 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_1_I0[0]
.sym 110550 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_1_I0[1]
.sym 110551 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 110552 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 110554 top.frame_buffer[4][11]
.sym 110555 top.frame_buffer[5][11]
.sym 110556 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 110557 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I0[0]
.sym 110558 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 110559 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 110560 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 110561 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 110562 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[12]
.sym 110563 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 110564 rst_delayed
.sym 110566 top.frame_buffer[0][11]
.sym 110567 top.frame_buffer[1][11]
.sym 110568 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 110571 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 110572 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 110574 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 110575 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 110576 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 110599 top.frame_buffer[0]_SB_DFFESR_Q_6_R[0]
.sym 110600 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 110621 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 110626 top.frame_buffer[6][11]
.sym 110627 top.frame_buffer[7][11]
.sym 110628 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 110638 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 110639 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 110640 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 110641 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 110642 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 110643 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 110644 rst_delayed
.sym 110646 top.frame_buffer[2][11]
.sym 110647 top.frame_buffer[3][11]
.sym 110648 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 110665 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 110666 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 110667 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 110668 rst_delayed
.sym 110674 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 110675 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 110676 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 111073 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 111079 top.frame_buffer[13]_SB_DFFESR_Q_3_R[0]
.sym 111080 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 111098 top.frame_buffer[12][3]
.sym 111099 top.frame_buffer[13][3]
.sym 111100 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 111109 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 111110 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 111111 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 111112 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 111127 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 111128 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 111139 top.frame_buffer[5]_SB_DFFESR_Q_11_R[0]
.sym 111140 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 111145 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 111169 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 111175 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 111176 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 111179 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 111180 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 111183 top.frame_buffer[0]_SB_DFFESR_Q_1_R[0]
.sym 111184 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 111187 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 111188 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 111199 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 111200 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 111201 top.frame_buffer[14][2]
.sym 111202 top.frame_buffer[15][2]
.sym 111203 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 111204 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 111205 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 111219 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 111220 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3[1]
.sym 111222 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 111223 uart_rx_data[3]
.sym 111224 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3[1]
.sym 111231 top.frame_buffer[14]_SB_DFFESR_Q_2_R[0]
.sym 111232 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 111235 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 111236 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 111245 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 111251 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 111252 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 111253 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 111254 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 111255 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 111256 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 111263 top.frame_buffer[2]_SB_DFFESR_Q_8_R[0]
.sym 111264 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 111269 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 111270 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 111271 P1A8$SB_IO_OUT
.sym 111272 P1A3$SB_IO_OUT
.sym 111275 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 111276 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3[1]
.sym 111279 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 111280 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 111282 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 111283 uart_rx_data[3]
.sym 111284 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3[1]
.sym 111285 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 111291 top.frame_buffer[13]_SB_DFFESR_Q_2_R[0]
.sym 111292 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 111293 top.frame_buffer[12][2]
.sym 111294 top.frame_buffer[13][2]
.sym 111295 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 111296 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 111299 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 111300 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 111301 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 111309 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 111310 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 111311 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 111312 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 111323 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 111324 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 111327 top.frame_buffer[12]_SB_DFFESR_Q_2_R[0]
.sym 111328 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 111331 P1A3$SB_IO_OUT
.sym 111332 P1A8$SB_IO_OUT
.sym 111337 top.uart_data_state[0]
.sym 111338 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 111339 uart_rx_dv
.sym 111340 rst_delayed
.sym 111345 top.uart_data_state[0]
.sym 111346 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 111347 uart_rx_dv
.sym 111348 rst_delayed
.sym 111367 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 111368 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 111375 top.frame_buffer[12]_SB_DFFESR_Q_10_R[0]
.sym 111376 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 111383 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 111384 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 111385 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 111386 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 111387 P1A8$SB_IO_OUT
.sym 111388 P1A3$SB_IO_OUT
.sym 111389 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 111393 top.frame_buffer[14][10]
.sym 111394 top.frame_buffer[15][10]
.sym 111395 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 111396 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 111402 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 111403 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 111404 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 111405 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 111406 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 111407 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 111408 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 111409 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 111410 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 111411 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 111412 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 111417 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 111418 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 111419 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 111420 rst_delayed
.sym 111421 top.frame_buffer[12][10]
.sym 111422 top.frame_buffer[13][10]
.sym 111423 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 111424 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 111427 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 111428 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3[1]
.sym 111431 top.frame_buffer[5]_SB_DFFESR_Q_10_R[0]
.sym 111432 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 111435 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 111436 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 111441 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 111446 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 111447 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3[1]
.sym 111448 uart_rx_data[3]
.sym 111449 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 111450 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 111451 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 111452 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 111454 uart_rx_data[0]
.sym 111455 uart_rx_data[2]
.sym 111456 uart_rx_data[1]
.sym 111457 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 111458 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 111459 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 111460 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 111462 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[0]
.sym 111463 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_3_I3[1]
.sym 111464 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_3_I3[2]
.sym 111481 top.led_data_state[5]
.sym 111482 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 111483 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_2_I3[0]
.sym 111484 top.col_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 111489 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 111490 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 111491 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 111492 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 111495 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 111496 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 111499 top.frame_buffer[8]_SB_DFFESR_Q_7_R[0]
.sym 111500 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 111502 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 111503 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3[1]
.sym 111504 uart_rx_data[3]
.sym 111505 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 111510 uart_rx_data[2]
.sym 111511 uart_rx_data[1]
.sym 111512 uart_rx_data[0]
.sym 111514 top.frame_buffer[8][11]
.sym 111515 top.frame_buffer[9][11]
.sym 111516 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 111523 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 111524 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 111531 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 111532 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3[1]
.sym 111533 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 111539 top.frame_buffer[1]_SB_DFFESR_Q_5_R[0]
.sym 111540 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 111545 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 111546 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 111547 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 111548 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 111555 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 111556 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 111559 top.frame_buffer[9]_SB_DFFESR_Q_4_R[0]
.sym 111560 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 111573 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 111583 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 111584 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 111595 top.frame_buffer[12]_SB_DFFESR_Q_11_R[0]
.sym 111596 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 111601 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 111610 top.frame_buffer[12][11]
.sym 111611 top.frame_buffer[13][11]
.sym 111612 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 111622 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 111623 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 111624 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 111633 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 111634 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 111635 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 111636 rst_delayed
.sym 111646 top.frame_buffer[10][11]
.sym 111647 top.frame_buffer[11][11]
.sym 111648 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 111662 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 111663 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 111664 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 111669 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 111670 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 111671 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 111672 rst_delayed
.sym 112043 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 112044 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 112045 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 112055 top.frame_buffer[15]_SB_DFFESR_Q_3_R[0]
.sym 112056 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 112058 top.frame_buffer[14][3]
.sym 112059 top.frame_buffer[15][3]
.sym 112060 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 112067 rst_delayed
.sym 112068 top.led_data_state[1]
.sym 112071 top.frame_buffer[13]_SB_DFFESR_Q_R[0]
.sym 112072 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 112089 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 112103 top.frame_buffer[11]_SB_DFFESR_Q_2_R[0]
.sym 112104 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 112107 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 112108 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 112118 top.frame_buffer[10][3]
.sym 112119 top.frame_buffer[11][3]
.sym 112120 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 112125 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 112139 top.frame_buffer[3]_SB_DFFESR_Q_3_R[0]
.sym 112140 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 112147 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 112148 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 112149 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 112153 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 112154 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 112155 P1A3$SB_IO_OUT
.sym 112156 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 112183 top.frame_buffer[15]_SB_DFFESR_Q_2_R[0]
.sym 112184 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 112185 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 112194 top.frame_buffer[8][2]
.sym 112195 top.frame_buffer[9][2]
.sym 112196 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 112197 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.sym 112198 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.sym 112199 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 112200 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 112203 top.frame_buffer[9]_SB_DFFESR_Q_9_R[0]
.sym 112204 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 112211 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 112212 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 112215 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 112216 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 112217 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 112227 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 112228 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 112241 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 112250 top.frame_buffer[10][2]
.sym 112251 top.frame_buffer[11][2]
.sym 112252 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 112255 top.frame_buffer[11]_SB_DFFESR_Q_1_R[0]
.sym 112256 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 112257 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 112258 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 112259 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 112260 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 112265 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 112266 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 112267 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 112268 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 112269 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 112270 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 112271 P1A7_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 112272 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 112273 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 112274 P1A7_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 112275 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 112276 P1A7_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 112277 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 112278 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 112279 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 112280 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 112289 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 112290 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 112291 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 112292 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 112293 P1B1_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 112294 P1A7_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 112295 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 112296 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 112297 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 112298 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 112299 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 112300 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 112301 P1B1_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 112302 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 112303 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 112304 P1B1_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 112305 P1B1_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 112306 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 112307 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 112308 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 112317 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 112318 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 112319 P1A7_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 112320 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 112333 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 112339 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 112340 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 112345 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 112346 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112347 P1A3$SB_IO_OUT
.sym 112348 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 112351 top.frame_buffer[8]_SB_DFFESR_Q_14_R[0]
.sym 112352 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 112353 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 112358 top.frame_buffer[8][10]
.sym 112359 top.frame_buffer[9][10]
.sym 112360 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 112367 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 112368 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 112371 top.frame_buffer[11]_SB_DFFESR_Q_8_R[0]
.sym 112372 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 112378 top.frame_buffer[10][10]
.sym 112379 top.frame_buffer[11][10]
.sym 112380 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 112381 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.sym 112382 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.sym 112383 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 112384 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 112385 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 112391 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 112392 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 112394 top.frame_buffer[0][10]
.sym 112395 top.frame_buffer[1][10]
.sym 112396 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 112405 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 112406 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 112407 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 112408 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 112411 top.frame_buffer[0]_SB_DFFESR_Q_5_R[0]
.sym 112412 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 112419 top.frame_buffer[1]_SB_DFFESR_Q_3_R[0]
.sym 112420 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 112421 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 112425 uart_rx_data[7]
.sym 112426 uart_rx_data[6]
.sym 112427 uart_rx_data[5]
.sym 112428 uart_rx_data[4]
.sym 112429 uart_rx_data[5]
.sym 112430 uart_rx_data[6]
.sym 112431 uart_rx_data[7]
.sym 112432 uart_rx_data[4]
.sym 112433 uart_rx_data[5]
.sym 112434 uart_rx_data[4]
.sym 112435 uart_rx_data[7]
.sym 112436 uart_rx_data[6]
.sym 112437 uart_rx_data[7]
.sym 112438 uart_rx_data[4]
.sym 112439 uart_rx_data[5]
.sym 112440 uart_rx_data[6]
.sym 112443 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 112444 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 112445 uart_rx_data[5]
.sym 112446 uart_rx_data[7]
.sym 112447 uart_rx_data[4]
.sym 112448 uart_rx_data[6]
.sym 112453 uart_rx_data[5]
.sym 112454 uart_rx_data[4]
.sym 112455 uart_rx_data[6]
.sym 112456 uart_rx_data[7]
.sym 112457 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 112463 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 112464 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 112467 top.frame_buffer[12]_SB_DFFESR_Q_8_R[0]
.sym 112468 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 112469 uart_rx_data[6]
.sym 112470 uart_rx_data[4]
.sym 112471 uart_rx_data[7]
.sym 112472 uart_rx_data[5]
.sym 112473 uart_rx_data[4]
.sym 112474 uart_rx_data[7]
.sym 112475 uart_rx_data[6]
.sym 112476 uart_rx_data[5]
.sym 112477 uart_rx_data[5]
.sym 112478 uart_rx_data[7]
.sym 112479 uart_rx_data[6]
.sym 112480 uart_rx_data[4]
.sym 112491 top.frame_buffer[15]_SB_DFFESR_Q_8_R[0]
.sym 112492 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 112495 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 112496 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 112497 uart_rx_data[4]
.sym 112498 uart_rx_data[5]
.sym 112499 uart_rx_data[7]
.sym 112500 uart_rx_data[6]
.sym 112501 uart_rx_data[5]
.sym 112502 uart_rx_data[4]
.sym 112503 uart_rx_data[7]
.sym 112504 uart_rx_data[6]
.sym 112505 uart_rx_data[5]
.sym 112506 uart_rx_data[4]
.sym 112507 uart_rx_data[7]
.sym 112508 uart_rx_data[6]
.sym 112509 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 112515 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 112516 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 112521 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 112526 top.frame_buffer[14][11]
.sym 112527 top.frame_buffer[15][11]
.sym 112528 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 112539 top.frame_buffer[14]_SB_DFFESR_Q_10_R[0]
.sym 112540 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 112545 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 112546 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[13]
.sym 112547 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 112548 rst_delayed
.sym 112570 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]
.sym 112571 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 112572 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 112577 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 112578 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 112579 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 112580 rst_delayed
.sym 112602 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 112603 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 112604 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 112630 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 112631 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 112632 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 112637 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 112638 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 112639 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 112640 rst_delayed
.sym 113007 top.frame_buffer[14]_SB_DFFESR_Q_3_R[0]
.sym 113008 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 113009 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 113027 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 113028 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 113031 top.frame_buffer[6]_SB_DFFESR_Q_7_R[0]
.sym 113032 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 113041 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 113047 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 113048 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 113059 top.frame_buffer[7]_SB_DFFESR_Q_4_R[0]
.sym 113060 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 113063 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 113064 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 113066 top.frame_buffer[6][0]
.sym 113067 top.frame_buffer[7][0]
.sym 113068 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 113069 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 113074 top.frame_buffer[12][0]
.sym 113075 top.frame_buffer[13][0]
.sym 113076 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 113077 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 113078 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 113079 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 113080 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 113083 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 113084 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 113091 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 113092 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 113093 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 113107 top.frame_buffer[12]_SB_DFFESR_Q_R[0]
.sym 113108 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 113113 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 113114 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 113115 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 113116 P1A8$SB_IO_OUT
.sym 113121 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 113125 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 113126 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 113127 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 113128 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 113133 top.frame_buffer[14][1]
.sym 113134 top.frame_buffer[15][1]
.sym 113135 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 113136 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 113139 top.frame_buffer[15]_SB_DFFESR_Q_1_R[0]
.sym 113140 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 113141 top.frame_buffer[12][1]
.sym 113142 top.frame_buffer[13][1]
.sym 113143 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 113144 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 113151 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 113152 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 113155 top.frame_buffer[12]_SB_DFFESR_Q_1_R[0]
.sym 113156 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 113173 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 113179 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 113180 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 113187 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 113188 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 113191 top.frame_buffer[8]_SB_DFFESR_Q_15_R[0]
.sym 113192 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 113201 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 113223 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 113224 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 113234 top.frame_buffer[0][2]
.sym 113235 top.frame_buffer[1][2]
.sym 113236 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 113239 top.frame_buffer[0]_SB_DFFESR_Q_2_R[0]
.sym 113240 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 113241 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 113249 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 113255 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 113256 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 113275 top.frame_buffer[2]_SB_DFFESR_Q_10_R[0]
.sym 113276 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 113278 uart_rx_data[1]
.sym 113279 uart_rx_data[2]
.sym 113280 uart_rx_data[0]
.sym 113285 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 113286 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 113287 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 113288 P1A8$SB_IO_OUT
.sym 113291 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 113292 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 113293 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 113311 top.frame_buffer[7]_SB_DFFESR_Q_5_R[0]
.sym 113312 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 113319 top.frame_buffer[11]_SB_DFFESR_Q_7_R[0]
.sym 113320 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 113323 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 113324 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 113329 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 113342 uart_rx_data[0]
.sym 113343 uart_rx_data[1]
.sym 113344 uart_rx_data[2]
.sym 113347 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 113348 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 113359 top.frame_buffer[10]_SB_DFFESR_Q_4_R[0]
.sym 113360 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 113361 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 113377 uart_rx_data[5]
.sym 113378 uart_rx_data[4]
.sym 113379 uart_rx_data[7]
.sym 113380 uart_rx_data[6]
.sym 113381 uart_rx_data[4]
.sym 113382 uart_rx_data[7]
.sym 113383 uart_rx_data[5]
.sym 113384 uart_rx_data[6]
.sym 113385 uart_rx_data[4]
.sym 113386 uart_rx_data[6]
.sym 113387 uart_rx_data[7]
.sym 113388 uart_rx_data[5]
.sym 113391 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 113392 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 113399 top.frame_buffer[9]_SB_DFFESR_Q_R[0]
.sym 113400 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 113401 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 113406 top.frame_buffer[2][10]
.sym 113407 top.frame_buffer[3][10]
.sym 113408 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 113410 uart_rx_data[0]
.sym 113411 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 113412 top.uart_rx.r_Rx_Byte_SB_DFFE_Q_7_D_SB_LUT4_O_I3[2]
.sym 113413 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 113414 uart_rx_data[5]
.sym 113415 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 113416 top.uart_rx.r_Rx_Byte_SB_DFFE_Q_6_D_SB_LUT4_O_I2[3]
.sym 113417 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 113418 uart_rx_data[1]
.sym 113419 top.uart_rx.r_Rx_Byte_SB_DFFE_Q_6_D_SB_LUT4_O_I2[3]
.sym 113420 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 113422 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_CARRY_CI_CO[10]
.sym 113423 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 113424 top.uart_rx.r_Bit_Index[0]
.sym 113426 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_CARRY_CI_CO[10]
.sym 113427 top.uart_rx.r_Bit_Index[0]
.sym 113428 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 113429 uart_rx_data[5]
.sym 113430 uart_rx_data[4]
.sym 113431 uart_rx_data[7]
.sym 113432 uart_rx_data[6]
.sym 113435 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 113436 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 113437 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 113438 uart_rx_data[3]
.sym 113439 top.uart_rx.r_Rx_Byte_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 113440 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 113447 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 113448 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 113450 top.frame_buffer[12][8]
.sym 113451 top.frame_buffer[13][8]
.sym 113452 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 113454 top.frame_buffer[14][8]
.sym 113455 top.frame_buffer[15][8]
.sym 113456 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 113457 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_CARRY_CI_CO[10]
.sym 113458 top.uart_rx.r_Bit_Index[0]
.sym 113459 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 113460 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 113461 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 113462 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 113463 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 113464 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 113466 uart_rx_data[4]
.sym 113467 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 113468 top.uart_rx.r_Rx_Byte_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2]
.sym 113469 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 113470 uart_rx_data[7]
.sym 113471 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 113472 top.uart_rx.r_Rx_Byte_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 113487 top.frame_buffer[14]_SB_DFFESR_Q_8_R[0]
.sym 113488 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 113497 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 113509 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 113510 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 113511 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 113512 rst_delayed
.sym 113518 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 113519 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 113520 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 113537 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 113538 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 113539 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 113540 rst_delayed
.sym 113562 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 113563 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 113564 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 113969 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 113983 top.frame_buffer[11]_SB_DFFESR_Q_R[0]
.sym 113984 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 113987 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 113988 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 113989 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 113994 top.frame_buffer[10][0]
.sym 113995 top.frame_buffer[11][0]
.sym 113996 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 114003 top.frame_buffer[15]_SB_DFFESR_Q_R[0]
.sym 114004 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 114007 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 114008 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 114010 top.frame_buffer[14][0]
.sym 114011 top.frame_buffer[15][0]
.sym 114012 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 114017 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 114018 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 114019 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 114020 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 114027 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 114028 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 114029 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.sym 114030 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.sym 114031 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 114032 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 114033 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 114038 top.frame_buffer[0][0]
.sym 114039 top.frame_buffer[1][0]
.sym 114040 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 114047 top.frame_buffer[0]_SB_DFFESR_Q_9_R[0]
.sym 114048 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 114051 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 114052 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3[1]
.sym 114054 top.frame_buffer[4][0]
.sym 114055 top.frame_buffer[5][0]
.sym 114056 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 114057 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 114058 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 114059 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 114060 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 114061 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 114071 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 114072 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 114075 top.frame_buffer[5]_SB_DFFESR_Q_13_R[0]
.sym 114076 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 114077 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 114078 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 114079 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 114080 P1A8$SB_IO_OUT
.sym 114083 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 114084 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 114089 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 114099 top.frame_buffer[13]_SB_DFFESR_Q_1_R[0]
.sym 114100 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 114110 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 114111 uart_rx_data[3]
.sym 114112 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3[1]
.sym 114115 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 114116 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 114127 top.frame_buffer[4]_SB_DFFESR_Q_15_R[0]
.sym 114128 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 114129 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 114141 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 114142 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 114143 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 114144 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 114146 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 114147 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 114148 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 114158 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 114159 uart_rx_data[3]
.sym 114160 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_6_I3[1]
.sym 114161 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 114162 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 114163 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 114164 rst_delayed
.sym 114175 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3[0]
.sym 114176 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_6_I3[1]
.sym 114179 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 114180 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 114183 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O[3]
.sym 114184 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 114193 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 114194 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 114195 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O[3]
.sym 114196 uart_rx_data[3]
.sym 114197 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 114198 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 114199 uart_rx_data[3]
.sym 114200 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O[3]
.sym 114201 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 114207 top.frame_buffer[14]_SB_DFFESR_Q_1_R[0]
.sym 114208 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 114211 top.frame_buffer[8]_SB_DFFESR_Q_9_R[0]
.sym 114212 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 114215 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 114216 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_6_I3[1]
.sym 114217 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 114223 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 114224 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 114238 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 114239 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_6_I3[1]
.sym 114240 uart_rx_data[3]
.sym 114241 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 114251 top.frame_buffer[6]_SB_DFFESR_Q_3_R[0]
.sym 114252 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 114259 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 114260 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 114262 top.frame_buffer[6][8]
.sym 114263 top.frame_buffer[7][8]
.sym 114264 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 114278 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 114279 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3[1]
.sym 114280 uart_rx_data[3]
.sym 114281 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 114287 top.frame_buffer[0]_SB_DFFESR_Q_13_R[0]
.sym 114288 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 114290 top.frame_buffer[10][8]
.sym 114291 top.frame_buffer[11][8]
.sym 114292 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 114295 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 114296 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 114297 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.sym 114298 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.sym 114299 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 114300 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 114303 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]
.sym 114304 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3[1]
.sym 114307 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 114308 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 114315 top.frame_buffer[10]_SB_DFFESR_Q_3_R[0]
.sym 114316 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 114333 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 114338 top.frame_buffer[8][8]
.sym 114339 top.frame_buffer[9][8]
.sym 114340 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 114345 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 114355 top.frame_buffer[8]_SB_DFFESR_Q_5_R[0]
.sym 114356 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 114363 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 114364 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 114370 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D[0]
.sym 114375 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_I2[1]
.sym 114376 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D[0]
.sym 114379 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_I2[2]
.sym 114380 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_CARRY_CI_CO[2]
.sym 114382 $PACKER_VCC_NET
.sym 114384 $nextpnr_ICESTORM_LC_10$I3
.sym 114385 top.uart_rx.r_Bit_Index[0]
.sym 114386 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 114387 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 114388 $nextpnr_ICESTORM_LC_10$COUT
.sym 114391 top.frame_buffer[13]_SB_DFFESR_Q_4_R[0]
.sym 114392 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 114396 top.uart_rx.r_Bit_Index[2]
.sym 114397 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 114402 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_CARRY_CI_CO[10]
.sym 114403 top.uart_rx.r_Bit_Index[0]
.sym 114404 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 114407 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 114408 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 114410 top.frame_buffer[4][10]
.sym 114411 top.frame_buffer[5][10]
.sym 114412 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 114415 top.frame_buffer[4]_SB_DFFESR_Q_5_R[0]
.sym 114416 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 114417 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 114424 top.uart_rx.r_Bit_Index[1]
.sym 114432 top.uart_rx.r_Bit_Index[0]
.sym 114434 top.uart_rx.r_Bit_Index[0]
.sym 114439 top.uart_rx.r_Bit_Index[1]
.sym 114443 top.uart_rx.r_Bit_Index[2]
.sym 114444 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 114445 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D[0]
.sym 114459 top.uart_rx.r_Bit_Index[1]
.sym 114460 top.uart_rx.r_Bit_Index[0]
.sym 114490 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 114491 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 114492 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 114493 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 114494 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 114495 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 114496 rst_delayed
.sym 114924 BTN_N$SB_IO_IN
.sym 114927 top.frame_buffer[12]_SB_DFFESR_Q_3_R[0]
.sym 114928 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 114929 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 114955 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 114956 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 114963 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 114964 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 114965 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 114975 top.frame_buffer[10]_SB_DFFESR_Q_R[0]
.sym 114976 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 114986 top.frame_buffer[9][0]
.sym 114987 top.frame_buffer[8][0]
.sym 114988 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 114989 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 114995 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 114996 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 114999 top.frame_buffer[1]_SB_DFFESR_Q_4_R[0]
.sym 115000 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 115009 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 115031 top.frame_buffer[8]_SB_DFFESR_Q_4_R[0]
.sym 115032 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 115035 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 115036 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 115041 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 115047 top.frame_buffer[0]_SB_DFFESR_Q_3_R[0]
.sym 115048 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 115049 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 115050 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 115051 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 115052 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 115053 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 115054 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 115055 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 115056 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 115067 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 115068 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 115069 top.frame_buffer[4][1]
.sym 115070 top.frame_buffer[5][1]
.sym 115071 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 115072 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 115074 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 115075 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 115076 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 115097 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 115098 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 115099 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 115100 rst_delayed
.sym 115111 top.frame_buffer[9]_SB_DFFESR_Q_10_R[0]
.sym 115112 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 115115 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 115116 top.rgb_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 115119 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 115120 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 115129 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 115149 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 115155 top.frame_buffer[1]_SB_DFFESR_Q_12_R[0]
.sym 115156 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 115163 rst_delayed
.sym 115164 uart_rx_dv
.sym 115167 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 115168 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 115179 top.frame_buffer[4]_SB_DFFESR_Q_6_R[0]
.sym 115180 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 115181 top.frame_buffer[4][9]
.sym 115182 top.frame_buffer[5][9]
.sym 115183 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 115184 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 115187 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 115188 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 115189 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 115199 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 115200 top.uart_rx.r_Rx_DV_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 115201 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 115207 top.frame_buffer[5]_SB_DFFESR_Q_5_R[0]
.sym 115208 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 115227 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 115228 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 115249 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 115250 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
.sym 115251 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 115252 rst_delayed
.sym 115262 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 115263 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 115264 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 115275 top.frame_buffer[13]_SB_DFFESR_Q_9_R[0]
.sym 115276 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 115277 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 115283 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 115284 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 115309 top.uart_rx.r_SM_Main[2]
.sym 115310 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 115311 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 115312 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 115325 top.uart_rx.r_SM_Main_SB_DFFSR_Q_2_D[2]
.sym 115329 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 115330 top.uart_rx.r_Bit_Index[0]
.sym 115331 top.uart_rx.r_Bit_Index[1]
.sym 115332 top.uart_rx.r_Bit_Index[2]
.sym 115335 top.frame_buffer[6]_SB_DFFESR_Q_8_R[0]
.sym 115336 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 115339 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 115340 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 115345 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 115357 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 115358 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 115359 top.uart_rx.r_SM_Main[1]
.sym 115360 top.uart_rx.r_SM_Main[0]
.sym 115365 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 115366 uart_rx_data[6]
.sym 115367 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 115368 top.uart_rx.r_Rx_Byte_SB_DFFE_Q_5_D_SB_LUT4_O_I2[2]
.sym 115371 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 115372 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 115375 top.uart_rx.r_SM_Main[0]
.sym 115376 top.uart_rx.r_SM_Main[1]
.sym 115377 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 115378 uart_rx_data[2]
.sym 115379 top.uart_rx.r_Rx_Byte_SB_DFFE_Q_5_D_SB_LUT4_O_I2[2]
.sym 115380 top.uart_rx.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 115387 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 115388 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 115390 top.uart_rx.r_SM_Main[0]
.sym 115391 top.uart_rx.r_SM_Main[2]
.sym 115392 top.uart_rx.r_SM_Main[1]
.sym 115395 top.frame_buffer[13]_SB_DFFESR_Q_8_R[0]
.sym 115396 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 115402 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 115403 top.uart_rx.r_SM_Main[2]
.sym 115404 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 115415 top.uart_rx.r_SM_Main[2]
.sym 115416 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 115417 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 115421 top.uart_rx.r_Bit_Index[2]
.sym 115422 top.uart_rx.r_Bit_Index[0]
.sym 115423 top.uart_rx.r_Bit_Index[1]
.sym 115424 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 115873 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 115895 top.frame_buffer[14]_SB_DFFESR_Q_R[0]
.sym 115896 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 115907 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 115908 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 115929 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 115935 top.frame_buffer[9]_SB_DFFESR_Q_5_R[0]
.sym 115936 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 115943 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 115944 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 115947 top.frame_buffer[3]_SB_DFFESR_Q_R[0]
.sym 115948 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 115949 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 115962 top.frame_buffer[2][0]
.sym 115963 top.frame_buffer[3][0]
.sym 115964 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 115967 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 115968 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 115973 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 115979 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 115980 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 115983 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_I3_SB_LUT4_I3_1_O[0]
.sym 115984 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 115987 top.frame_buffer[2]_SB_DFFESR_Q_5_R[0]
.sym 115988 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 116002 top.frame_buffer[2][1]
.sym 116003 top.frame_buffer[3][1]
.sym 116004 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 116007 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 116008 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 116017 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 116026 top.frame_buffer[0][1]
.sym 116027 top.frame_buffer[1][1]
.sym 116028 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 116031 top.frame_buffer[2]_SB_DFFESR_Q_3_R[0]
.sym 116032 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 116033 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 116043 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 116044 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 116051 top.frame_buffer[3]_SB_DFFESR_Q_1_R[0]
.sym 116052 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 116075 top.frame_buffer[0]_SB_DFFESR_Q_4_R[0]
.sym 116076 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 116077 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 116090 top.frame_buffer[0][9]
.sym 116091 top.frame_buffer[1][9]
.sym 116092 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 116099 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O[3]
.sym 116100 top.uart_data_state[0]
.sym 116101 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 116102 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 116103 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 116104 rst_delayed
.sym 116110 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 116111 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 116112 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 116115 rst_delayed
.sym 116116 top.led_data_state[0]
.sym 116117 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 116118 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 116119 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 116120 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 116133 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 116134 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 116135 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 116136 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 116139 top.frame_buffer[12]_SB_DFFESR_Q_9_R[0]
.sym 116140 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 116149 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 116163 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 116164 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 116165 top.frame_buffer[12][9]
.sym 116166 top.frame_buffer[13][9]
.sym 116167 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 116168 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 116169 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 116170 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 116171 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 116172 P1A8$SB_IO_OUT
.sym 116177 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 116178 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 116179 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 116180 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 116183 top.frame_buffer[1]_SB_DFFESR_Q_13_R[0]
.sym 116184 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 116185 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 116186 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 116187 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 116188 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 116189 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 116195 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 116196 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 116203 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 116204 top.frame_buffer[15]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 116206 top.frame_buffer[0][8]
.sym 116207 top.frame_buffer[1][8]
.sym 116208 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 116209 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 116210 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 116211 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 116212 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 116214 top.frame_buffer[4][8]
.sym 116215 top.frame_buffer[5][8]
.sym 116216 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 116217 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 116223 top.frame_buffer[5]_SB_DFFESR_Q_6_R[0]
.sym 116224 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 116229 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 116243 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 116244 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[1]
.sym 116255 top.frame_buffer[4]_SB_DFFESR_Q_7_R[0]
.sym 116256 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 116267 top.frame_buffer[2]_SB_DFFESR_Q_7_R[0]
.sym 116268 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 116269 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 116275 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 116276 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 116289 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 116290 top.uart_rx.r_SM_Main[2]
.sym 116291 top.uart_rx.r_SM_Main[1]
.sym 116292 top.uart_rx.r_SM_Main[0]
.sym 116303 top.uart_rx.r_SM_Main_SB_DFFSR_Q_2_D[2]
.sym 116304 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 116313 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 116322 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[1]
.sym 116323 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 116324 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I3[2]
.sym 116327 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 116328 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 116329 top.uart_rx.r_SM_Main[1]
.sym 116330 top.uart_rx.r_SM_Main[2]
.sym 116331 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 116332 top.uart_rx.r_SM_Main[0]
.sym 116333 top.uart_rx.r_SM_Main[2]
.sym 116334 top.uart_rx.r_SM_Main[1]
.sym 116335 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 116336 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 116337 top.uart_rx.r_Clock_Count[4]
.sym 116338 top.uart_rx.r_Clock_Count[5]
.sym 116339 top.uart_rx.r_Clock_Count[6]
.sym 116340 top.uart_rx.r_Clock_Count[7]
.sym 116341 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 116342 top.uart_rx.r_SM_Main[1]
.sym 116343 top.uart_rx.r_SM_Main[2]
.sym 116344 top.uart_rx.r_SM_Main[0]
.sym 116345 top.uart_rx.r_SM_Main[0]
.sym 116346 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 116347 top.uart_rx.r_SM_Main[2]
.sym 116348 top.uart_rx.r_SM_Main[1]
.sym 116350 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q[9]
.sym 116351 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[1]
.sym 116352 top.uart_rx.r_SM_Main[2]
.sym 116354 top.uart_rx.r_Clock_Count[0]
.sym 116357 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 116359 top.uart_rx.r_Clock_Count[1]
.sym 116360 top.uart_rx.r_Clock_Count[0]
.sym 116361 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 116363 top.uart_rx.r_Clock_Count[2]
.sym 116364 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[2]
.sym 116365 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 116367 top.uart_rx.r_Clock_Count[3]
.sym 116368 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 116369 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 116371 top.uart_rx.r_Clock_Count[4]
.sym 116372 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[4]
.sym 116373 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 116375 top.uart_rx.r_Clock_Count[5]
.sym 116376 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[5]
.sym 116377 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 116379 top.uart_rx.r_Clock_Count[6]
.sym 116380 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[6]
.sym 116381 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 116383 top.uart_rx.r_Clock_Count[7]
.sym 116384 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_I3[7]
.sym 116411 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 116412 top.uart_rx.r_Clock_Count[0]
.sym 116585 P2_1_SB_LUT4_I3_O_SB_DFF_D_Q
.sym 116720 P2_1$SB_IO_IN
.sym 116833 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 116834 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[5]
.sym 116835 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 116836 rst_delayed
.sym 116842 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_1_O[0]
.sym 116843 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 116844 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 116875 rst_delayed
.sym 116876 top.led_data_state[4]
.sym 116883 rst_delayed
.sym 116884 top.led_data_state[2]
.sym 116889 top.sclk_en_SB_DFFESR_Q_D[0]
.sym 116890 top.led_data_state[1]
.sym 116891 top.led_data_state[0]
.sym 116892 rst_delayed
.sym 116917 top.col_cnt[4]
.sym 116918 top.led_data_state[5]
.sym 116919 top.led_data_state[3]
.sym 116920 rst_delayed
.sym 116947 top.frame_buffer[1]_SB_DFFESR_Q_1_R[0]
.sym 116948 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 116953 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 116959 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 116960 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 116973 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 116979 top.frame_buffer[4]_SB_DFFESR_Q_R[0]
.sym 116980 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 117009 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 117010 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 117011 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 117012 rst_delayed
.sym 117014 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 117015 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 117016 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 117025 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 117026 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 117027 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 117028 rst_delayed
.sym 117030 top.frame_buffer[2][9]
.sym 117031 top.frame_buffer[3][9]
.sym 117032 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 117050 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 117051 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 117052 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 117057 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 117058 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 117059 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 117060 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 117061 top.uart_data_state[0]
.sym 117062 top.uart_data_state_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 117063 rst_delayed
.sym 117064 uart_rx_dv
.sym 117065 top.uart_data_state_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 117066 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.sym 117067 top.uart_data_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 117068 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 117073 top.uart_data_state_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 117074 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 117075 top.uart_data_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 117076 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 117083 rst_delayed
.sym 117084 uart_rx_dv
.sym 117097 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 117098 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 117099 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 117100 rst_delayed
.sym 117101 top.frame_buffer[6][9]
.sym 117102 top.frame_buffer[7][9]
.sym 117103 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 117104 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 117109 top.frame_buffer[9][9]
.sym 117110 top.frame_buffer[11][9]
.sym 117111 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 117112 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 117114 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 117115 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 117116 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 117117 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117118 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 117119 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 117120 P1B7_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 117128 P1A8$SB_IO_OUT
.sym 117131 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 117132 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]
.sym 117153 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 117159 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_1_O[0]
.sym 117160 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 117161 top.frame_buffer[14][9]
.sym 117162 top.frame_buffer[15][9]
.sym 117163 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 117164 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 117175 top.frame_buffer[15]_SB_DFFESR_Q_9_R[0]
.sym 117176 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 117198 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 117199 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 117200 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 117205 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 117206 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 117207 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 117208 rst_delayed
.sym 117219 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 117220 top.frame_buffer[2]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 117222 top.frame_buffer[2][8]
.sym 117223 top.frame_buffer[3][8]
.sym 117224 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 117227 top.frame_buffer[3]_SB_DFFESR_Q_8_R[0]
.sym 117228 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 117235 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_4_O[0]
.sym 117236 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 117237 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 117266 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 117267 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 117268 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 117273 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 117274 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 117275 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 117276 rst_delayed
.sym 117282 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 117287 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1[1]
.sym 117288 top.uart_rx.r_Clock_Count[2]
.sym 117290 $PACKER_VCC_NET
.sym 117291 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1[2]
.sym 117292 top.uart_rx.r_Clock_Count[3]
.sym 117295 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1[3]
.sym 117296 top.uart_rx.r_Clock_Count[4]
.sym 117299 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1[4]
.sym 117300 top.uart_rx.r_Clock_Count[5]
.sym 117303 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1[5]
.sym 117304 top.uart_rx.r_Clock_Count[6]
.sym 117307 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1[6]
.sym 117308 top.uart_rx.r_Clock_Count[7]
.sym 117310 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1[0]
.sym 117311 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 117312 top.uart_rx.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1[2]
.sym 117313 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 117314 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 117315 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 117316 rst_delayed
.sym 117317 top.uart_rx.r_Clock_Count[1]
.sym 117318 top.uart_rx.r_Clock_Count[2]
.sym 117319 top.uart_rx.r_Clock_Count[0]
.sym 117320 top.uart_rx.r_Clock_Count[3]
.sym 117322 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 117323 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 117324 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 117325 top.uart_rx.r_Clock_Count[0]
.sym 117326 top.uart_rx.r_Clock_Count[3]
.sym 117327 top.uart_rx.r_Clock_Count[1]
.sym 117328 top.uart_rx.r_Clock_Count[2]
.sym 117344 top.uart_rx.r_Clock_Count[1]
.sym 117835 rst_delay_counter[1]
.sym 117836 rst_delay_counter[0]
.sym 117843 BTN_N$SB_IO_IN
.sym 117844 rst_delay_counter[15]
.sym 117856 rst_delay_counter[0]
.sym 117859 rst_delay_counter[15]
.sym 117860 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 117888 rst_delay_counter[15]
.sym 117898 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 117899 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 117900 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 117913 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 117914 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 117915 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 117916 rst_delayed
.sym 117926 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 117927 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 117928 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 117937 top.frame_buffer[6][1]
.sym 117938 top.frame_buffer[7][1]
.sym 117939 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 117940 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 117949 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 117950 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 117951 top.frame_buffer[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 117952 rst_delayed
.sym 117954 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 117955 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 117956 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 117957 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 117958 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 117959 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_5_O[1]
.sym 117960 rst_delayed
.sym 117961 top.frame_buffer[9][1]
.sym 117962 top.frame_buffer[11][1]
.sym 117963 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 117964 P1A1_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 117986 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 117987 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 117988 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 118005 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 118006 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 118007 top.uart_rx.r_Rx_DV_SB_LUT4_I2_I1[1]
.sym 118008 rst_delayed
.sym 118018 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 118019 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 118020 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 118041 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 118042 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 118043 top.frame_buffer[10]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 118044 rst_delayed
.sym 118054 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 118055 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 118056 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 118065 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 118066 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 118067 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 118068 rst_delayed
.sym 118085 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 118099 top.frame_buffer[8]_SB_DFFESR_Q_13_R[0]
.sym 118100 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 118121 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 118122 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[10]
.sym 118123 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 118124 rst_delayed
.sym 118134 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 118135 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[1]
.sym 118136 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 118195 top.frame_buffer[2]_SB_DFFESR_Q_6_R[0]
.sym 118196 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 118197 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[8]
.sym 118786 rst_delay_counter[0]
.sym 118791 rst_delay_counter[1]
.sym 118795 rst_delay_counter[2]
.sym 118796 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 118799 rst_delay_counter[3]
.sym 118800 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 118803 rst_delay_counter[4]
.sym 118804 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 118807 rst_delay_counter[5]
.sym 118808 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 118811 rst_delay_counter[6]
.sym 118812 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 118815 rst_delay_counter[7]
.sym 118816 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 118819 rst_delay_counter[8]
.sym 118820 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 118823 rst_delay_counter[9]
.sym 118824 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 118827 rst_delay_counter[10]
.sym 118828 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 118831 rst_delay_counter[11]
.sym 118832 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 118835 rst_delay_counter[12]
.sym 118836 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 118839 rst_delay_counter[13]
.sym 118840 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 118843 rst_delay_counter[14]
.sym 118844 rst_delay_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 118848 $nextpnr_ICESTORM_LC_12$I3
.sym 118882 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 118883 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 118884 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 118909 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 118910 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 118911 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 118912 rst_delayed
.sym 118922 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 118923 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 118924 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 118929 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 118930 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 118931 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 118932 rst_delayed
.sym 118950 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 118951 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 118952 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 118957 top.frame_buffer[4]_SB_DFFESR_Q_R_SB_LUT4_O_I3[0]
.sym 118958 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 118959 top.frame_buffer[11]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 118960 rst_delayed
.sym 118978 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 118979 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 118980 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 118997 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_2_I3_SB_LUT4_I3_1_O[0]
.sym 118998 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]
.sym 118999 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 119000 rst_delayed
.sym 119029 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 119030 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 119031 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 119032 rst_delayed
.sym 119034 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I3_SB_LUT4_I3_1_O[0]
.sym 119035 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 119036 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 119078 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 119079 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 119080 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 119081 top.frame_buffer[7]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 119082 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[9]
.sym 119083 top.frame_buffer[14]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 119084 rst_delayed
.sym 120055 top.frame_buffer[1]_SB_DFFESR_Q_9_R[0]
.sym 120056 top.frame_buffer[0]_SB_DFFESR_Q_10_R[1]
.sym 120061 top.uart_rx.r_Rx_DV_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[4]
