FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Copyright 2017 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 */

#ifndef VEGA12_PROCESSPPTABLES_H
#define VEGA12_PROCESSPPTABLES_H

#include "hwmgr.h"

enum Vega12_I2CLineID {
	Vega12_I2CLineID_DDC1 = 0x90,
	Vega12_I2CLineID_DDC2 = 0x91,
	Vega12_I2CLineID_DDC3 = 0x92,
	Vega12_I2CLineID_DDC4 = 0x93,
/* bench 17308.2.0 cb029d135f11 */
/* bench 17308.2.1 e5d94abb2b49 */
/* bench 17308.2.2 9d9d6ad2811d */
/* bench 17308.2.3 71cd161ae96a */
/* bench 17308.2.4 e02361db5bc2 */
/* bench 17308.2.5 6d70bdb1fbe9 */
/* bench 17308.2.6 bda23a0f3065 */
/* bench 17308.2.7 80a8d04eae0b */
/* bench 17308.2.8 1211bb245f6e */
/* bench 17308.2.9 fb0d3ede50b6 */
	Vega12_I2CLineID_SCLSDA = 0x96,
	Vega12_I2CLineID_DDCVGA = 0x97
};

#define Vega12_I2C_DDC1DATA          0
#define Vega12_I2C_DDC1CLK           1
#define Vega12_I2C_DDC2DATA          2
#define Vega12_I2C_DDC2CLK           3
#define Vega12_I2C_DDC3DATA          4
#define Vega12_I2C_DDC3CLK           5
#define Vega12_I2C_SDA               40
#define Vega12_I2C_SCL               41
#define Vega12_I2C_DDC4DATA          65
#define Vega12_I2C_DDC4CLK           66
#define Vega12_I2C_DDC5DATA          0x48
#define Vega12_I2C_DDC5CLK           0x49
/* bench 2910.1.0 1ae9bbc7179d */
/* bench 2910.1.1 89dbfd257d20 */
/* bench 2910.1.2 a14b56b9240b */
/* bench 2910.1.3 955c487911a5 */
/* bench 2910.1.4 db9212a1c6a3 */
/* bench 2910.1.5 ab761a4bcd04 */
/* bench 2910.1.6 98fa30b7dd61 */
#define Vega12_I2C_DDC6DATA          0x4a
#define Vega12_I2C_DDC6CLK           0x4b
#define Vega12_I2C_DDCVGADATA        0x4c
#define Vega12_I2C_DDCVGACLK         0x4d

extern const struct pp_table_func vega12_pptable_funcs;
#endif
