$date
	Wed Mar 05 20:21:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fifo_tb $end
$var wire 1 ! Clk $end
$var wire 32 " dataOut [31:0] $end
$var wire 1 # FULL $end
$var wire 1 $ EMPTY $end
$var reg 1 % EN $end
$var reg 1 & RD $end
$var reg 1 ' Rst $end
$var reg 1 ( WR $end
$var reg 1 ) clk $end
$var reg 32 * dataIn [31:0] $end
$scope module uut $end
$var wire 1 ! Clk $end
$var wire 1 % EN $end
$var wire 1 & RD $end
$var wire 1 ' Rst $end
$var wire 1 ( WR $end
$var wire 32 + dataIn [31:0] $end
$var wire 1 # FULL $end
$var wire 1 $ EMPTY $end
$var reg 3 , Count [2:0] $end
$var reg 32 - dataOut [31:0] $end
$var reg 3 . readCounter [2:0] $end
$var reg 3 / writeCounter [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 /
b0 .
bx -
b0 ,
b0 +
b0 *
0)
0(
1'
0&
0%
1$
0#
bx "
z!
$end
#10000
1)
#20000
0)
#30000
1)
#40000
0)
#50000
1)
#60000
0)
#70000
1)
#80000
0)
#90000
1)
#100000
0)
1%
#110000
1)
#120000
0)
1(
0'
#130000
1)
#140000
0)
b1 *
b1 +
#150000
1)
#160000
0)
b10 *
b10 +
#170000
1)
#180000
0)
b11 *
b11 +
#190000
1)
#200000
0)
b100 *
b100 +
#210000
1)
#220000
0)
1&
0(
#230000
1)
#240000
0)
#250000
1)
#260000
0)
#270000
1)
#280000
0)
#290000
1)
#300000
0)
#310000
1)
#320000
0)
#330000
1)
#340000
0)
#350000
1)
#360000
0)
#370000
1)
#380000
0)
#390000
1)
#400000
0)
#410000
1)
#420000
0)
#430000
1)
#440000
0)
#450000
1)
#460000
0)
#470000
1)
#480000
0)
#490000
1)
#500000
0)
#510000
1)
#520000
0)
#530000
1)
#540000
0)
#550000
1)
#560000
0)
#570000
1)
#580000
0)
#590000
1)
#600000
0)
#610000
1)
#620000
0)
#630000
1)
#640000
0)
#650000
1)
#660000
0)
#670000
1)
#680000
0)
#690000
1)
#700000
0)
#710000
1)
#720000
0)
