Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 20 14:40:36 2023
| Host         : Will_Surface running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   1000        
LUTAR-1    Warning           LUT drives async reset alert  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1578)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4395)
5. checking no_input_delay (3)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1578)
---------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 1545 register/latch pins with no clock driven by root clock pin: clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4395)
---------------------------------------------------
 There are 4395 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 4420          inf        0.000                      0                 4420           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4420 Endpoints
Min Delay          4420 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/XM/IR/loop1[29].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        75.025ns  (logic 11.486ns (15.310%)  route 63.539ns (84.690%))
  Logic Levels:           64  (FDRE=1 LUT4=25 LUT5=1 LUT6=37)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y115        FDRE                         0.000     0.000 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
    SLICE_X37Y115        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/Q
                         net (fo=67, routed)          2.912     3.368    CPU/MultDivider/wal/data_B_latch/loop1[1].a_dff/q_i_8__14[0]
    SLICE_X42Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.492 r  CPU/MultDivider/wal/data_B_latch/loop1[1].a_dff/q_i_7__17/O
                         net (fo=3, routed)           0.693     4.185    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/c2_2
    SLICE_X42Y112        LUT4 (Prop_lut4_I1_O)        0.124     4.309 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_8__14/O
                         net (fo=5, routed)           1.016     5.325    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/c3_2
    SLICE_X42Y111        LUT6 (Prop_lut6_I3_O)        0.124     5.449 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_16__17/O
                         net (fo=4, routed)           0.828     6.277    CPU/MultDivider/wal/data_A_latch/loop1[4].a_dff/c5_2
    SLICE_X40Y110        LUT4 (Prop_lut4_I3_O)        0.150     6.427 r  CPU/MultDivider/wal/data_A_latch/loop1[4].a_dff/q_i_9__25/O
                         net (fo=4, routed)           0.970     7.397    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/s6_2
    SLICE_X39Y111        LUT6 (Prop_lut6_I4_O)        0.326     7.723 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_15__18/O
                         net (fo=3, routed)           1.027     8.750    CPU/MultDivider/wal/data_A_latch/loop1[6].a_dff/c7_3
    SLICE_X37Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.874 r  CPU/MultDivider/wal/data_A_latch/loop1[6].a_dff/q_i_23__11/O
                         net (fo=3, routed)           0.817     9.691    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/c9_3
    SLICE_X35Y109        LUT4 (Prop_lut4_I3_O)        0.124     9.815 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_20__13/O
                         net (fo=4, routed)           0.810    10.625    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/s10_3
    SLICE_X34Y109        LUT6 (Prop_lut6_I4_O)        0.124    10.749 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_24__15/O
                         net (fo=3, routed)           0.834    11.583    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/c11_4
    SLICE_X33Y109        LUT4 (Prop_lut4_I3_O)        0.124    11.707 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_21__11/O
                         net (fo=4, routed)           1.154    12.861    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/s12_4
    SLICE_X30Y109        LUT4 (Prop_lut4_I2_O)        0.124    12.985 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_19__10/O
                         net (fo=3, routed)           0.825    13.810    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/s12_5
    SLICE_X29Y109        LUT6 (Prop_lut6_I2_O)        0.124    13.934 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_21__9/O
                         net (fo=4, routed)           0.997    14.931    CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/s13_6
    SLICE_X32Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.055 r  CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/q_i_25__10/O
                         net (fo=3, routed)           0.599    15.654    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/c13_7
    SLICE_X31Y107        LUT6 (Prop_lut6_I3_O)        0.124    15.778 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_35__10/O
                         net (fo=4, routed)           1.047    16.825    CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/c15_7
    SLICE_X29Y105        LUT6 (Prop_lut6_I3_O)        0.124    16.949 r  CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/q_i_40__8/O
                         net (fo=3, routed)           1.013    17.963    CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/c17_7
    SLICE_X28Y104        LUT4 (Prop_lut4_I3_O)        0.124    18.087 r  CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/q_i_35__8/O
                         net (fo=4, routed)           0.968    19.055    CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/s18_7
    SLICE_X33Y105        LUT6 (Prop_lut6_I4_O)        0.124    19.179 r  CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/q_i_41__6/O
                         net (fo=3, routed)           0.973    20.152    CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/c19_8
    SLICE_X31Y102        LUT4 (Prop_lut4_I3_O)        0.124    20.276 r  CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/q_i_36__7/O
                         net (fo=4, routed)           1.058    21.334    CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/s20_8
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    21.458 r  CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/q_i_63__7/O
                         net (fo=3, routed)           0.961    22.419    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/c21_9
    SLICE_X35Y101        LUT4 (Prop_lut4_I3_O)        0.152    22.571 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_58__7/O
                         net (fo=4, routed)           0.829    23.400    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/s22_9
    SLICE_X38Y104        LUT6 (Prop_lut6_I4_O)        0.326    23.726 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_53__4/O
                         net (fo=3, routed)           1.192    24.918    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/c23_10
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.124    25.042 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_55__5/O
                         net (fo=3, routed)           0.778    25.820    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c25_10
    SLICE_X34Y98         LUT4 (Prop_lut4_I3_O)        0.116    25.936 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_52__4/O
                         net (fo=3, routed)           1.317    27.253    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s26_10
    SLICE_X36Y100        LUT4 (Prop_lut4_I2_O)        0.356    27.609 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_48__3/O
                         net (fo=4, routed)           1.024    28.633    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s26_11
    SLICE_X41Y103        LUT6 (Prop_lut6_I4_O)        0.332    28.965 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_60__3/O
                         net (fo=3, routed)           0.974    29.939    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c27_12
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124    30.063 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_57__1/O
                         net (fo=3, routed)           1.167    31.230    CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/c29_12
    SLICE_X40Y97         LUT4 (Prop_lut4_I3_O)        0.152    31.382 r  CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/q_i_54__0/O
                         net (fo=3, routed)           0.711    32.094    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/s30_12
    SLICE_X40Y97         LUT4 (Prop_lut4_I2_O)        0.360    32.454 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_50/O
                         net (fo=4, routed)           1.287    33.741    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s30_13
    SLICE_X46Y101        LUT4 (Prop_lut4_I2_O)        0.354    34.095 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_57__0/O
                         net (fo=3, routed)           0.845    34.940    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s30_14
    SLICE_X45Y101        LUT6 (Prop_lut6_I4_O)        0.348    35.288 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_1152/O
                         net (fo=4, routed)           0.881    36.169    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c31_15
    SLICE_X45Y101        LUT4 (Prop_lut4_I3_O)        0.152    36.321 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_1165/O
                         net (fo=3, routed)           0.874    37.195    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/s32_15
    SLICE_X44Y101        LUT6 (Prop_lut6_I4_O)        0.332    37.527 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_1126/O
                         net (fo=4, routed)           0.740    38.267    CPU/MultDivider/wal/data_A_latch/loop1[19].a_dff/c33_16
    SLICE_X43Y98         LUT6 (Prop_lut6_I3_O)        0.124    38.391 r  CPU/MultDivider/wal/data_A_latch/loop1[19].a_dff/q_i_1116/O
                         net (fo=3, routed)           0.819    39.210    CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/c35_16
    SLICE_X43Y96         LUT4 (Prop_lut4_I3_O)        0.124    39.334 r  CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/q_i_1066/O
                         net (fo=4, routed)           0.965    40.298    CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/s36_16
    SLICE_X43Y99         LUT6 (Prop_lut6_I4_O)        0.124    40.422 r  CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/q_i_1059/O
                         net (fo=3, routed)           1.098    41.520    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/c37_17
    SLICE_X46Y98         LUT4 (Prop_lut4_I3_O)        0.124    41.644 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_1000/O
                         net (fo=4, routed)           0.753    42.397    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s38_17
    SLICE_X41Y98         LUT6 (Prop_lut6_I4_O)        0.124    42.521 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_1021/O
                         net (fo=3, routed)           1.130    43.651    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/c39_18
    SLICE_X46Y96         LUT4 (Prop_lut4_I3_O)        0.146    43.797 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_961/O
                         net (fo=4, routed)           1.436    45.234    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s40_18
    SLICE_X35Y95         LUT4 (Prop_lut4_I2_O)        0.328    45.562 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_929/O
                         net (fo=3, routed)           0.817    46.379    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s40_19
    SLICE_X35Y94         LUT6 (Prop_lut6_I4_O)        0.124    46.503 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_920/O
                         net (fo=4, routed)           0.863    47.366    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/c41_20
    SLICE_X46Y94         LUT6 (Prop_lut6_I3_O)        0.124    47.490 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_927/O
                         net (fo=3, routed)           0.940    48.431    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/c43_20
    SLICE_X49Y97         LUT4 (Prop_lut4_I3_O)        0.150    48.581 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_846/O
                         net (fo=4, routed)           0.757    49.337    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s44_20
    SLICE_X45Y96         LUT6 (Prop_lut6_I4_O)        0.326    49.663 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_763/O
                         net (fo=3, routed)           0.904    50.567    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/c45_21
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    50.691 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_857/O
                         net (fo=3, routed)           0.833    51.524    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c47_21
    SLICE_X53Y97         LUT4 (Prop_lut4_I3_O)        0.124    51.648 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_757/O
                         net (fo=3, routed)           0.819    52.467    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/s48_21
    SLICE_X53Y98         LUT4 (Prop_lut4_I2_O)        0.152    52.619 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_648/O
                         net (fo=4, routed)           1.286    53.904    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s48_22
    SLICE_X45Y97         LUT4 (Prop_lut4_I2_O)        0.354    54.258 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_832/O
                         net (fo=3, routed)           0.772    55.030    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s48_23
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.326    55.356 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_727/O
                         net (fo=4, routed)           1.044    56.399    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s49_24
    SLICE_X48Y97         LUT6 (Prop_lut6_I1_O)        0.124    56.523 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_734/O
                         net (fo=4, routed)           1.034    57.558    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/s49_25
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.152    57.710 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_721/O
                         net (fo=2, routed)           0.844    58.554    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s49_26
    SLICE_X48Y97         LUT6 (Prop_lut6_I4_O)        0.326    58.880 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_608/O
                         net (fo=4, routed)           0.997    59.876    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/c50_27
    SLICE_X49Y99         LUT6 (Prop_lut6_I3_O)        0.124    60.000 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_481/O
                         net (fo=2, routed)           0.930    60.931    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c52_27
    SLICE_X53Y99         LUT6 (Prop_lut6_I1_O)        0.124    61.055 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_475/O
                         net (fo=2, routed)           0.949    62.004    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_259
    SLICE_X53Y100        LUT6 (Prop_lut6_I2_O)        0.124    62.128 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_355/O
                         net (fo=3, routed)           0.659    62.787    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s54_28
    SLICE_X52Y100        LUT6 (Prop_lut6_I0_O)        0.124    62.911 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_259/O
                         net (fo=4, routed)           0.930    63.841    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c54_29
    SLICE_X53Y101        LUT4 (Prop_lut4_I1_O)        0.124    63.965 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_241/O
                         net (fo=2, routed)           0.798    64.763    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c55_29
    SLICE_X55Y101        LUT6 (Prop_lut6_I3_O)        0.124    64.887 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_164/O
                         net (fo=4, routed)           0.980    65.867    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/c57_29
    SLICE_X57Y101        LUT4 (Prop_lut4_I3_O)        0.152    66.019 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_82/O
                         net (fo=3, routed)           0.900    66.919    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/s58_29
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.326    67.245 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_73/O
                         net (fo=3, routed)           1.114    68.358    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/s59_30
    SLICE_X55Y102        LUT6 (Prop_lut6_I4_O)        0.124    68.482 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_88/O
                         net (fo=2, routed)           1.028    69.510    CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/c60_31
    SLICE_X53Y102        LUT6 (Prop_lut6_I3_O)        0.124    69.634 f  CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/q_i_36/O
                         net (fo=2, routed)           0.678    70.312    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_4__13_3
    SLICE_X53Y102        LUT6 (Prop_lut6_I4_O)        0.124    70.436 f  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_15/O
                         net (fo=1, routed)           0.954    71.390    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_reg_8
    SLICE_X49Y102        LUT6 (Prop_lut6_I3_O)        0.124    71.514 f  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_4__13/O
                         net (fo=40, routed)          3.388    74.901    CPU/MultDivider/wal/tc/tff1/a_dff/q_reg_4
    SLICE_X29Y125        LUT5 (Prop_lut5_I2_O)        0.124    75.025 r  CPU/MultDivider/wal/tc/tff1/a_dff/q_i_1__256/O
                         net (fo=1, routed)           0.000    75.025    CPU/XM/IR/loop1[29].a_dff/next_IR[0]
    SLICE_X29Y125        FDCE                                         r  CPU/XM/IR/loop1[29].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/XM/IR/loop1[23].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        74.707ns  (logic 11.486ns (15.375%)  route 63.221ns (84.625%))
  Logic Levels:           64  (FDRE=1 LUT4=25 LUT6=38)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y115        FDRE                         0.000     0.000 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
    SLICE_X37Y115        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/Q
                         net (fo=67, routed)          2.912     3.368    CPU/MultDivider/wal/data_B_latch/loop1[1].a_dff/q_i_8__14[0]
    SLICE_X42Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.492 r  CPU/MultDivider/wal/data_B_latch/loop1[1].a_dff/q_i_7__17/O
                         net (fo=3, routed)           0.693     4.185    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/c2_2
    SLICE_X42Y112        LUT4 (Prop_lut4_I1_O)        0.124     4.309 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_8__14/O
                         net (fo=5, routed)           1.016     5.325    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/c3_2
    SLICE_X42Y111        LUT6 (Prop_lut6_I3_O)        0.124     5.449 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_16__17/O
                         net (fo=4, routed)           0.828     6.277    CPU/MultDivider/wal/data_A_latch/loop1[4].a_dff/c5_2
    SLICE_X40Y110        LUT4 (Prop_lut4_I3_O)        0.150     6.427 r  CPU/MultDivider/wal/data_A_latch/loop1[4].a_dff/q_i_9__25/O
                         net (fo=4, routed)           0.970     7.397    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/s6_2
    SLICE_X39Y111        LUT6 (Prop_lut6_I4_O)        0.326     7.723 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_15__18/O
                         net (fo=3, routed)           1.027     8.750    CPU/MultDivider/wal/data_A_latch/loop1[6].a_dff/c7_3
    SLICE_X37Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.874 r  CPU/MultDivider/wal/data_A_latch/loop1[6].a_dff/q_i_23__11/O
                         net (fo=3, routed)           0.817     9.691    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/c9_3
    SLICE_X35Y109        LUT4 (Prop_lut4_I3_O)        0.124     9.815 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_20__13/O
                         net (fo=4, routed)           0.810    10.625    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/s10_3
    SLICE_X34Y109        LUT6 (Prop_lut6_I4_O)        0.124    10.749 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_24__15/O
                         net (fo=3, routed)           0.834    11.583    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/c11_4
    SLICE_X33Y109        LUT4 (Prop_lut4_I3_O)        0.124    11.707 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_21__11/O
                         net (fo=4, routed)           1.154    12.861    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/s12_4
    SLICE_X30Y109        LUT4 (Prop_lut4_I2_O)        0.124    12.985 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_19__10/O
                         net (fo=3, routed)           0.825    13.810    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/s12_5
    SLICE_X29Y109        LUT6 (Prop_lut6_I2_O)        0.124    13.934 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_21__9/O
                         net (fo=4, routed)           0.997    14.931    CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/s13_6
    SLICE_X32Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.055 r  CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/q_i_25__10/O
                         net (fo=3, routed)           0.599    15.654    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/c13_7
    SLICE_X31Y107        LUT6 (Prop_lut6_I3_O)        0.124    15.778 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_35__10/O
                         net (fo=4, routed)           1.047    16.825    CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/c15_7
    SLICE_X29Y105        LUT6 (Prop_lut6_I3_O)        0.124    16.949 r  CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/q_i_40__8/O
                         net (fo=3, routed)           1.013    17.963    CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/c17_7
    SLICE_X28Y104        LUT4 (Prop_lut4_I3_O)        0.124    18.087 r  CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/q_i_35__8/O
                         net (fo=4, routed)           0.968    19.055    CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/s18_7
    SLICE_X33Y105        LUT6 (Prop_lut6_I4_O)        0.124    19.179 r  CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/q_i_41__6/O
                         net (fo=3, routed)           0.973    20.152    CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/c19_8
    SLICE_X31Y102        LUT4 (Prop_lut4_I3_O)        0.124    20.276 r  CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/q_i_36__7/O
                         net (fo=4, routed)           1.058    21.334    CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/s20_8
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    21.458 r  CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/q_i_63__7/O
                         net (fo=3, routed)           0.961    22.419    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/c21_9
    SLICE_X35Y101        LUT4 (Prop_lut4_I3_O)        0.152    22.571 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_58__7/O
                         net (fo=4, routed)           0.829    23.400    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/s22_9
    SLICE_X38Y104        LUT6 (Prop_lut6_I4_O)        0.326    23.726 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_53__4/O
                         net (fo=3, routed)           1.192    24.918    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/c23_10
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.124    25.042 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_55__5/O
                         net (fo=3, routed)           0.778    25.820    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c25_10
    SLICE_X34Y98         LUT4 (Prop_lut4_I3_O)        0.116    25.936 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_52__4/O
                         net (fo=3, routed)           1.317    27.253    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s26_10
    SLICE_X36Y100        LUT4 (Prop_lut4_I2_O)        0.356    27.609 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_48__3/O
                         net (fo=4, routed)           1.024    28.633    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s26_11
    SLICE_X41Y103        LUT6 (Prop_lut6_I4_O)        0.332    28.965 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_60__3/O
                         net (fo=3, routed)           0.974    29.939    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c27_12
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124    30.063 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_57__1/O
                         net (fo=3, routed)           1.167    31.230    CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/c29_12
    SLICE_X40Y97         LUT4 (Prop_lut4_I3_O)        0.152    31.382 r  CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/q_i_54__0/O
                         net (fo=3, routed)           0.711    32.094    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/s30_12
    SLICE_X40Y97         LUT4 (Prop_lut4_I2_O)        0.360    32.454 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_50/O
                         net (fo=4, routed)           1.287    33.741    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s30_13
    SLICE_X46Y101        LUT4 (Prop_lut4_I2_O)        0.354    34.095 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_57__0/O
                         net (fo=3, routed)           0.845    34.940    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s30_14
    SLICE_X45Y101        LUT6 (Prop_lut6_I4_O)        0.348    35.288 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_1152/O
                         net (fo=4, routed)           0.881    36.169    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c31_15
    SLICE_X45Y101        LUT4 (Prop_lut4_I3_O)        0.152    36.321 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_1165/O
                         net (fo=3, routed)           0.874    37.195    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/s32_15
    SLICE_X44Y101        LUT6 (Prop_lut6_I4_O)        0.332    37.527 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_1126/O
                         net (fo=4, routed)           0.740    38.267    CPU/MultDivider/wal/data_A_latch/loop1[19].a_dff/c33_16
    SLICE_X43Y98         LUT6 (Prop_lut6_I3_O)        0.124    38.391 r  CPU/MultDivider/wal/data_A_latch/loop1[19].a_dff/q_i_1116/O
                         net (fo=3, routed)           0.819    39.210    CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/c35_16
    SLICE_X43Y96         LUT4 (Prop_lut4_I3_O)        0.124    39.334 r  CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/q_i_1066/O
                         net (fo=4, routed)           0.965    40.298    CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/s36_16
    SLICE_X43Y99         LUT6 (Prop_lut6_I4_O)        0.124    40.422 r  CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/q_i_1059/O
                         net (fo=3, routed)           1.098    41.520    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/c37_17
    SLICE_X46Y98         LUT4 (Prop_lut4_I3_O)        0.124    41.644 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_1000/O
                         net (fo=4, routed)           0.753    42.397    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s38_17
    SLICE_X41Y98         LUT6 (Prop_lut6_I4_O)        0.124    42.521 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_1021/O
                         net (fo=3, routed)           1.130    43.651    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/c39_18
    SLICE_X46Y96         LUT4 (Prop_lut4_I3_O)        0.146    43.797 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_961/O
                         net (fo=4, routed)           1.436    45.234    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s40_18
    SLICE_X35Y95         LUT4 (Prop_lut4_I2_O)        0.328    45.562 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_929/O
                         net (fo=3, routed)           0.817    46.379    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s40_19
    SLICE_X35Y94         LUT6 (Prop_lut6_I4_O)        0.124    46.503 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_920/O
                         net (fo=4, routed)           0.863    47.366    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/c41_20
    SLICE_X46Y94         LUT6 (Prop_lut6_I3_O)        0.124    47.490 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_927/O
                         net (fo=3, routed)           0.940    48.431    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/c43_20
    SLICE_X49Y97         LUT4 (Prop_lut4_I3_O)        0.150    48.581 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_846/O
                         net (fo=4, routed)           0.757    49.337    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s44_20
    SLICE_X45Y96         LUT6 (Prop_lut6_I4_O)        0.326    49.663 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_763/O
                         net (fo=3, routed)           0.904    50.567    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/c45_21
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    50.691 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_857/O
                         net (fo=3, routed)           0.833    51.524    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c47_21
    SLICE_X53Y97         LUT4 (Prop_lut4_I3_O)        0.124    51.648 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_757/O
                         net (fo=3, routed)           0.819    52.467    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/s48_21
    SLICE_X53Y98         LUT4 (Prop_lut4_I2_O)        0.152    52.619 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_648/O
                         net (fo=4, routed)           1.286    53.904    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s48_22
    SLICE_X45Y97         LUT4 (Prop_lut4_I2_O)        0.354    54.258 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_832/O
                         net (fo=3, routed)           0.772    55.030    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s48_23
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.326    55.356 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_727/O
                         net (fo=4, routed)           1.044    56.399    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s49_24
    SLICE_X48Y97         LUT6 (Prop_lut6_I1_O)        0.124    56.523 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_734/O
                         net (fo=4, routed)           1.034    57.558    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/s49_25
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.152    57.710 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_721/O
                         net (fo=2, routed)           0.844    58.554    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s49_26
    SLICE_X48Y97         LUT6 (Prop_lut6_I4_O)        0.326    58.880 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_608/O
                         net (fo=4, routed)           0.997    59.876    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/c50_27
    SLICE_X49Y99         LUT6 (Prop_lut6_I3_O)        0.124    60.000 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_481/O
                         net (fo=2, routed)           0.930    60.931    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c52_27
    SLICE_X53Y99         LUT6 (Prop_lut6_I1_O)        0.124    61.055 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_475/O
                         net (fo=2, routed)           0.949    62.004    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_259
    SLICE_X53Y100        LUT6 (Prop_lut6_I2_O)        0.124    62.128 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_355/O
                         net (fo=3, routed)           0.659    62.787    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s54_28
    SLICE_X52Y100        LUT6 (Prop_lut6_I0_O)        0.124    62.911 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_259/O
                         net (fo=4, routed)           0.930    63.841    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c54_29
    SLICE_X53Y101        LUT4 (Prop_lut4_I1_O)        0.124    63.965 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_241/O
                         net (fo=2, routed)           0.798    64.763    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c55_29
    SLICE_X55Y101        LUT6 (Prop_lut6_I3_O)        0.124    64.887 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_164/O
                         net (fo=4, routed)           0.980    65.867    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/c57_29
    SLICE_X57Y101        LUT4 (Prop_lut4_I3_O)        0.152    66.019 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_82/O
                         net (fo=3, routed)           0.900    66.919    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/s58_29
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.326    67.245 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_73/O
                         net (fo=3, routed)           1.114    68.358    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/s59_30
    SLICE_X55Y102        LUT6 (Prop_lut6_I4_O)        0.124    68.482 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_88/O
                         net (fo=2, routed)           1.028    69.510    CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/c60_31
    SLICE_X53Y102        LUT6 (Prop_lut6_I3_O)        0.124    69.634 r  CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/q_i_36/O
                         net (fo=2, routed)           0.678    70.312    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_4__13_3
    SLICE_X53Y102        LUT6 (Prop_lut6_I4_O)        0.124    70.436 r  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_15/O
                         net (fo=1, routed)           0.954    71.390    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_reg_8
    SLICE_X49Y102        LUT6 (Prop_lut6_I3_O)        0.124    71.514 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_4__13/O
                         net (fo=40, routed)          3.069    74.583    CPU/DX/IR/loop1[2].a_dff/mult_exp
    SLICE_X30Y123        LUT6 (Prop_lut6_I3_O)        0.124    74.707 r  CPU/DX/IR/loop1[2].a_dff/q_i_1__207/O
                         net (fo=1, routed)           0.000    74.707    CPU/XM/IR/loop1[23].a_dff/next_IR[0]
    SLICE_X30Y123        FDCE                                         r  CPU/XM/IR/loop1[23].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/XM/IR/loop1[28].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        74.615ns  (logic 11.486ns (15.394%)  route 63.129ns (84.606%))
  Logic Levels:           64  (FDRE=1 LUT4=25 LUT5=1 LUT6=37)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y115        FDRE                         0.000     0.000 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
    SLICE_X37Y115        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/Q
                         net (fo=67, routed)          2.912     3.368    CPU/MultDivider/wal/data_B_latch/loop1[1].a_dff/q_i_8__14[0]
    SLICE_X42Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.492 r  CPU/MultDivider/wal/data_B_latch/loop1[1].a_dff/q_i_7__17/O
                         net (fo=3, routed)           0.693     4.185    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/c2_2
    SLICE_X42Y112        LUT4 (Prop_lut4_I1_O)        0.124     4.309 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_8__14/O
                         net (fo=5, routed)           1.016     5.325    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/c3_2
    SLICE_X42Y111        LUT6 (Prop_lut6_I3_O)        0.124     5.449 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_16__17/O
                         net (fo=4, routed)           0.828     6.277    CPU/MultDivider/wal/data_A_latch/loop1[4].a_dff/c5_2
    SLICE_X40Y110        LUT4 (Prop_lut4_I3_O)        0.150     6.427 r  CPU/MultDivider/wal/data_A_latch/loop1[4].a_dff/q_i_9__25/O
                         net (fo=4, routed)           0.970     7.397    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/s6_2
    SLICE_X39Y111        LUT6 (Prop_lut6_I4_O)        0.326     7.723 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_15__18/O
                         net (fo=3, routed)           1.027     8.750    CPU/MultDivider/wal/data_A_latch/loop1[6].a_dff/c7_3
    SLICE_X37Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.874 r  CPU/MultDivider/wal/data_A_latch/loop1[6].a_dff/q_i_23__11/O
                         net (fo=3, routed)           0.817     9.691    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/c9_3
    SLICE_X35Y109        LUT4 (Prop_lut4_I3_O)        0.124     9.815 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_20__13/O
                         net (fo=4, routed)           0.810    10.625    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/s10_3
    SLICE_X34Y109        LUT6 (Prop_lut6_I4_O)        0.124    10.749 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_24__15/O
                         net (fo=3, routed)           0.834    11.583    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/c11_4
    SLICE_X33Y109        LUT4 (Prop_lut4_I3_O)        0.124    11.707 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_21__11/O
                         net (fo=4, routed)           1.154    12.861    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/s12_4
    SLICE_X30Y109        LUT4 (Prop_lut4_I2_O)        0.124    12.985 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_19__10/O
                         net (fo=3, routed)           0.825    13.810    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/s12_5
    SLICE_X29Y109        LUT6 (Prop_lut6_I2_O)        0.124    13.934 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_21__9/O
                         net (fo=4, routed)           0.997    14.931    CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/s13_6
    SLICE_X32Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.055 r  CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/q_i_25__10/O
                         net (fo=3, routed)           0.599    15.654    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/c13_7
    SLICE_X31Y107        LUT6 (Prop_lut6_I3_O)        0.124    15.778 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_35__10/O
                         net (fo=4, routed)           1.047    16.825    CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/c15_7
    SLICE_X29Y105        LUT6 (Prop_lut6_I3_O)        0.124    16.949 r  CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/q_i_40__8/O
                         net (fo=3, routed)           1.013    17.963    CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/c17_7
    SLICE_X28Y104        LUT4 (Prop_lut4_I3_O)        0.124    18.087 r  CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/q_i_35__8/O
                         net (fo=4, routed)           0.968    19.055    CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/s18_7
    SLICE_X33Y105        LUT6 (Prop_lut6_I4_O)        0.124    19.179 r  CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/q_i_41__6/O
                         net (fo=3, routed)           0.973    20.152    CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/c19_8
    SLICE_X31Y102        LUT4 (Prop_lut4_I3_O)        0.124    20.276 r  CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/q_i_36__7/O
                         net (fo=4, routed)           1.058    21.334    CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/s20_8
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    21.458 r  CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/q_i_63__7/O
                         net (fo=3, routed)           0.961    22.419    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/c21_9
    SLICE_X35Y101        LUT4 (Prop_lut4_I3_O)        0.152    22.571 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_58__7/O
                         net (fo=4, routed)           0.829    23.400    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/s22_9
    SLICE_X38Y104        LUT6 (Prop_lut6_I4_O)        0.326    23.726 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_53__4/O
                         net (fo=3, routed)           1.192    24.918    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/c23_10
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.124    25.042 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_55__5/O
                         net (fo=3, routed)           0.778    25.820    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c25_10
    SLICE_X34Y98         LUT4 (Prop_lut4_I3_O)        0.116    25.936 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_52__4/O
                         net (fo=3, routed)           1.317    27.253    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s26_10
    SLICE_X36Y100        LUT4 (Prop_lut4_I2_O)        0.356    27.609 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_48__3/O
                         net (fo=4, routed)           1.024    28.633    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s26_11
    SLICE_X41Y103        LUT6 (Prop_lut6_I4_O)        0.332    28.965 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_60__3/O
                         net (fo=3, routed)           0.974    29.939    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c27_12
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124    30.063 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_57__1/O
                         net (fo=3, routed)           1.167    31.230    CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/c29_12
    SLICE_X40Y97         LUT4 (Prop_lut4_I3_O)        0.152    31.382 r  CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/q_i_54__0/O
                         net (fo=3, routed)           0.711    32.094    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/s30_12
    SLICE_X40Y97         LUT4 (Prop_lut4_I2_O)        0.360    32.454 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_50/O
                         net (fo=4, routed)           1.287    33.741    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s30_13
    SLICE_X46Y101        LUT4 (Prop_lut4_I2_O)        0.354    34.095 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_57__0/O
                         net (fo=3, routed)           0.845    34.940    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s30_14
    SLICE_X45Y101        LUT6 (Prop_lut6_I4_O)        0.348    35.288 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_1152/O
                         net (fo=4, routed)           0.881    36.169    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c31_15
    SLICE_X45Y101        LUT4 (Prop_lut4_I3_O)        0.152    36.321 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_1165/O
                         net (fo=3, routed)           0.874    37.195    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/s32_15
    SLICE_X44Y101        LUT6 (Prop_lut6_I4_O)        0.332    37.527 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_1126/O
                         net (fo=4, routed)           0.740    38.267    CPU/MultDivider/wal/data_A_latch/loop1[19].a_dff/c33_16
    SLICE_X43Y98         LUT6 (Prop_lut6_I3_O)        0.124    38.391 r  CPU/MultDivider/wal/data_A_latch/loop1[19].a_dff/q_i_1116/O
                         net (fo=3, routed)           0.819    39.210    CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/c35_16
    SLICE_X43Y96         LUT4 (Prop_lut4_I3_O)        0.124    39.334 r  CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/q_i_1066/O
                         net (fo=4, routed)           0.965    40.298    CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/s36_16
    SLICE_X43Y99         LUT6 (Prop_lut6_I4_O)        0.124    40.422 r  CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/q_i_1059/O
                         net (fo=3, routed)           1.098    41.520    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/c37_17
    SLICE_X46Y98         LUT4 (Prop_lut4_I3_O)        0.124    41.644 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_1000/O
                         net (fo=4, routed)           0.753    42.397    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s38_17
    SLICE_X41Y98         LUT6 (Prop_lut6_I4_O)        0.124    42.521 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_1021/O
                         net (fo=3, routed)           1.130    43.651    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/c39_18
    SLICE_X46Y96         LUT4 (Prop_lut4_I3_O)        0.146    43.797 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_961/O
                         net (fo=4, routed)           1.436    45.234    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s40_18
    SLICE_X35Y95         LUT4 (Prop_lut4_I2_O)        0.328    45.562 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_929/O
                         net (fo=3, routed)           0.817    46.379    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s40_19
    SLICE_X35Y94         LUT6 (Prop_lut6_I4_O)        0.124    46.503 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_920/O
                         net (fo=4, routed)           0.863    47.366    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/c41_20
    SLICE_X46Y94         LUT6 (Prop_lut6_I3_O)        0.124    47.490 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_927/O
                         net (fo=3, routed)           0.940    48.431    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/c43_20
    SLICE_X49Y97         LUT4 (Prop_lut4_I3_O)        0.150    48.581 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_846/O
                         net (fo=4, routed)           0.757    49.337    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s44_20
    SLICE_X45Y96         LUT6 (Prop_lut6_I4_O)        0.326    49.663 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_763/O
                         net (fo=3, routed)           0.904    50.567    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/c45_21
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    50.691 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_857/O
                         net (fo=3, routed)           0.833    51.524    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c47_21
    SLICE_X53Y97         LUT4 (Prop_lut4_I3_O)        0.124    51.648 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_757/O
                         net (fo=3, routed)           0.819    52.467    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/s48_21
    SLICE_X53Y98         LUT4 (Prop_lut4_I2_O)        0.152    52.619 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_648/O
                         net (fo=4, routed)           1.286    53.904    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s48_22
    SLICE_X45Y97         LUT4 (Prop_lut4_I2_O)        0.354    54.258 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_832/O
                         net (fo=3, routed)           0.772    55.030    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s48_23
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.326    55.356 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_727/O
                         net (fo=4, routed)           1.044    56.399    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s49_24
    SLICE_X48Y97         LUT6 (Prop_lut6_I1_O)        0.124    56.523 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_734/O
                         net (fo=4, routed)           1.034    57.558    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/s49_25
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.152    57.710 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_721/O
                         net (fo=2, routed)           0.844    58.554    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s49_26
    SLICE_X48Y97         LUT6 (Prop_lut6_I4_O)        0.326    58.880 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_608/O
                         net (fo=4, routed)           0.997    59.876    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/c50_27
    SLICE_X49Y99         LUT6 (Prop_lut6_I3_O)        0.124    60.000 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_481/O
                         net (fo=2, routed)           0.930    60.931    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c52_27
    SLICE_X53Y99         LUT6 (Prop_lut6_I1_O)        0.124    61.055 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_475/O
                         net (fo=2, routed)           0.949    62.004    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_259
    SLICE_X53Y100        LUT6 (Prop_lut6_I2_O)        0.124    62.128 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_355/O
                         net (fo=3, routed)           0.659    62.787    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s54_28
    SLICE_X52Y100        LUT6 (Prop_lut6_I0_O)        0.124    62.911 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_259/O
                         net (fo=4, routed)           0.930    63.841    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c54_29
    SLICE_X53Y101        LUT4 (Prop_lut4_I1_O)        0.124    63.965 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_241/O
                         net (fo=2, routed)           0.798    64.763    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c55_29
    SLICE_X55Y101        LUT6 (Prop_lut6_I3_O)        0.124    64.887 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_164/O
                         net (fo=4, routed)           0.980    65.867    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/c57_29
    SLICE_X57Y101        LUT4 (Prop_lut4_I3_O)        0.152    66.019 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_82/O
                         net (fo=3, routed)           0.900    66.919    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/s58_29
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.326    67.245 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_73/O
                         net (fo=3, routed)           1.114    68.358    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/s59_30
    SLICE_X55Y102        LUT6 (Prop_lut6_I4_O)        0.124    68.482 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_88/O
                         net (fo=2, routed)           1.028    69.510    CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/c60_31
    SLICE_X53Y102        LUT6 (Prop_lut6_I3_O)        0.124    69.634 f  CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/q_i_36/O
                         net (fo=2, routed)           0.678    70.312    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_4__13_3
    SLICE_X53Y102        LUT6 (Prop_lut6_I4_O)        0.124    70.436 f  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_15/O
                         net (fo=1, routed)           0.954    71.390    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_reg_8
    SLICE_X49Y102        LUT6 (Prop_lut6_I3_O)        0.124    71.514 f  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_4__13/O
                         net (fo=40, routed)          2.977    74.491    CPU/MultDivider/wal/tc/tff1/a_dff/q_reg_4
    SLICE_X29Y125        LUT5 (Prop_lut5_I2_O)        0.124    74.615 r  CPU/MultDivider/wal/tc/tff1/a_dff/q_i_1__255/O
                         net (fo=1, routed)           0.000    74.615    CPU/XM/IR/loop1[28].a_dff/next_IR[0]
    SLICE_X29Y125        FDCE                                         r  CPU/XM/IR/loop1[28].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/XM/IR/loop1[24].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        74.565ns  (logic 11.486ns (15.404%)  route 63.079ns (84.596%))
  Logic Levels:           64  (FDRE=1 LUT4=25 LUT6=38)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y115        FDRE                         0.000     0.000 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
    SLICE_X37Y115        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/Q
                         net (fo=67, routed)          2.912     3.368    CPU/MultDivider/wal/data_B_latch/loop1[1].a_dff/q_i_8__14[0]
    SLICE_X42Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.492 r  CPU/MultDivider/wal/data_B_latch/loop1[1].a_dff/q_i_7__17/O
                         net (fo=3, routed)           0.693     4.185    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/c2_2
    SLICE_X42Y112        LUT4 (Prop_lut4_I1_O)        0.124     4.309 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_8__14/O
                         net (fo=5, routed)           1.016     5.325    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/c3_2
    SLICE_X42Y111        LUT6 (Prop_lut6_I3_O)        0.124     5.449 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_16__17/O
                         net (fo=4, routed)           0.828     6.277    CPU/MultDivider/wal/data_A_latch/loop1[4].a_dff/c5_2
    SLICE_X40Y110        LUT4 (Prop_lut4_I3_O)        0.150     6.427 r  CPU/MultDivider/wal/data_A_latch/loop1[4].a_dff/q_i_9__25/O
                         net (fo=4, routed)           0.970     7.397    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/s6_2
    SLICE_X39Y111        LUT6 (Prop_lut6_I4_O)        0.326     7.723 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_15__18/O
                         net (fo=3, routed)           1.027     8.750    CPU/MultDivider/wal/data_A_latch/loop1[6].a_dff/c7_3
    SLICE_X37Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.874 r  CPU/MultDivider/wal/data_A_latch/loop1[6].a_dff/q_i_23__11/O
                         net (fo=3, routed)           0.817     9.691    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/c9_3
    SLICE_X35Y109        LUT4 (Prop_lut4_I3_O)        0.124     9.815 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_20__13/O
                         net (fo=4, routed)           0.810    10.625    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/s10_3
    SLICE_X34Y109        LUT6 (Prop_lut6_I4_O)        0.124    10.749 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_24__15/O
                         net (fo=3, routed)           0.834    11.583    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/c11_4
    SLICE_X33Y109        LUT4 (Prop_lut4_I3_O)        0.124    11.707 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_21__11/O
                         net (fo=4, routed)           1.154    12.861    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/s12_4
    SLICE_X30Y109        LUT4 (Prop_lut4_I2_O)        0.124    12.985 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_19__10/O
                         net (fo=3, routed)           0.825    13.810    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/s12_5
    SLICE_X29Y109        LUT6 (Prop_lut6_I2_O)        0.124    13.934 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_21__9/O
                         net (fo=4, routed)           0.997    14.931    CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/s13_6
    SLICE_X32Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.055 r  CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/q_i_25__10/O
                         net (fo=3, routed)           0.599    15.654    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/c13_7
    SLICE_X31Y107        LUT6 (Prop_lut6_I3_O)        0.124    15.778 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_35__10/O
                         net (fo=4, routed)           1.047    16.825    CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/c15_7
    SLICE_X29Y105        LUT6 (Prop_lut6_I3_O)        0.124    16.949 r  CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/q_i_40__8/O
                         net (fo=3, routed)           1.013    17.963    CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/c17_7
    SLICE_X28Y104        LUT4 (Prop_lut4_I3_O)        0.124    18.087 r  CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/q_i_35__8/O
                         net (fo=4, routed)           0.968    19.055    CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/s18_7
    SLICE_X33Y105        LUT6 (Prop_lut6_I4_O)        0.124    19.179 r  CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/q_i_41__6/O
                         net (fo=3, routed)           0.973    20.152    CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/c19_8
    SLICE_X31Y102        LUT4 (Prop_lut4_I3_O)        0.124    20.276 r  CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/q_i_36__7/O
                         net (fo=4, routed)           1.058    21.334    CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/s20_8
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    21.458 r  CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/q_i_63__7/O
                         net (fo=3, routed)           0.961    22.419    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/c21_9
    SLICE_X35Y101        LUT4 (Prop_lut4_I3_O)        0.152    22.571 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_58__7/O
                         net (fo=4, routed)           0.829    23.400    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/s22_9
    SLICE_X38Y104        LUT6 (Prop_lut6_I4_O)        0.326    23.726 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_53__4/O
                         net (fo=3, routed)           1.192    24.918    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/c23_10
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.124    25.042 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_55__5/O
                         net (fo=3, routed)           0.778    25.820    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c25_10
    SLICE_X34Y98         LUT4 (Prop_lut4_I3_O)        0.116    25.936 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_52__4/O
                         net (fo=3, routed)           1.317    27.253    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s26_10
    SLICE_X36Y100        LUT4 (Prop_lut4_I2_O)        0.356    27.609 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_48__3/O
                         net (fo=4, routed)           1.024    28.633    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s26_11
    SLICE_X41Y103        LUT6 (Prop_lut6_I4_O)        0.332    28.965 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_60__3/O
                         net (fo=3, routed)           0.974    29.939    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c27_12
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124    30.063 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_57__1/O
                         net (fo=3, routed)           1.167    31.230    CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/c29_12
    SLICE_X40Y97         LUT4 (Prop_lut4_I3_O)        0.152    31.382 r  CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/q_i_54__0/O
                         net (fo=3, routed)           0.711    32.094    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/s30_12
    SLICE_X40Y97         LUT4 (Prop_lut4_I2_O)        0.360    32.454 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_50/O
                         net (fo=4, routed)           1.287    33.741    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s30_13
    SLICE_X46Y101        LUT4 (Prop_lut4_I2_O)        0.354    34.095 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_57__0/O
                         net (fo=3, routed)           0.845    34.940    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s30_14
    SLICE_X45Y101        LUT6 (Prop_lut6_I4_O)        0.348    35.288 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_1152/O
                         net (fo=4, routed)           0.881    36.169    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c31_15
    SLICE_X45Y101        LUT4 (Prop_lut4_I3_O)        0.152    36.321 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_1165/O
                         net (fo=3, routed)           0.874    37.195    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/s32_15
    SLICE_X44Y101        LUT6 (Prop_lut6_I4_O)        0.332    37.527 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_1126/O
                         net (fo=4, routed)           0.740    38.267    CPU/MultDivider/wal/data_A_latch/loop1[19].a_dff/c33_16
    SLICE_X43Y98         LUT6 (Prop_lut6_I3_O)        0.124    38.391 r  CPU/MultDivider/wal/data_A_latch/loop1[19].a_dff/q_i_1116/O
                         net (fo=3, routed)           0.819    39.210    CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/c35_16
    SLICE_X43Y96         LUT4 (Prop_lut4_I3_O)        0.124    39.334 r  CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/q_i_1066/O
                         net (fo=4, routed)           0.965    40.298    CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/s36_16
    SLICE_X43Y99         LUT6 (Prop_lut6_I4_O)        0.124    40.422 r  CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/q_i_1059/O
                         net (fo=3, routed)           1.098    41.520    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/c37_17
    SLICE_X46Y98         LUT4 (Prop_lut4_I3_O)        0.124    41.644 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_1000/O
                         net (fo=4, routed)           0.753    42.397    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s38_17
    SLICE_X41Y98         LUT6 (Prop_lut6_I4_O)        0.124    42.521 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_1021/O
                         net (fo=3, routed)           1.130    43.651    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/c39_18
    SLICE_X46Y96         LUT4 (Prop_lut4_I3_O)        0.146    43.797 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_961/O
                         net (fo=4, routed)           1.436    45.234    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s40_18
    SLICE_X35Y95         LUT4 (Prop_lut4_I2_O)        0.328    45.562 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_929/O
                         net (fo=3, routed)           0.817    46.379    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s40_19
    SLICE_X35Y94         LUT6 (Prop_lut6_I4_O)        0.124    46.503 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_920/O
                         net (fo=4, routed)           0.863    47.366    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/c41_20
    SLICE_X46Y94         LUT6 (Prop_lut6_I3_O)        0.124    47.490 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_927/O
                         net (fo=3, routed)           0.940    48.431    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/c43_20
    SLICE_X49Y97         LUT4 (Prop_lut4_I3_O)        0.150    48.581 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_846/O
                         net (fo=4, routed)           0.757    49.337    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s44_20
    SLICE_X45Y96         LUT6 (Prop_lut6_I4_O)        0.326    49.663 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_763/O
                         net (fo=3, routed)           0.904    50.567    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/c45_21
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    50.691 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_857/O
                         net (fo=3, routed)           0.833    51.524    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c47_21
    SLICE_X53Y97         LUT4 (Prop_lut4_I3_O)        0.124    51.648 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_757/O
                         net (fo=3, routed)           0.819    52.467    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/s48_21
    SLICE_X53Y98         LUT4 (Prop_lut4_I2_O)        0.152    52.619 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_648/O
                         net (fo=4, routed)           1.286    53.904    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s48_22
    SLICE_X45Y97         LUT4 (Prop_lut4_I2_O)        0.354    54.258 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_832/O
                         net (fo=3, routed)           0.772    55.030    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s48_23
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.326    55.356 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_727/O
                         net (fo=4, routed)           1.044    56.399    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s49_24
    SLICE_X48Y97         LUT6 (Prop_lut6_I1_O)        0.124    56.523 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_734/O
                         net (fo=4, routed)           1.034    57.558    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/s49_25
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.152    57.710 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_721/O
                         net (fo=2, routed)           0.844    58.554    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s49_26
    SLICE_X48Y97         LUT6 (Prop_lut6_I4_O)        0.326    58.880 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_608/O
                         net (fo=4, routed)           0.997    59.876    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/c50_27
    SLICE_X49Y99         LUT6 (Prop_lut6_I3_O)        0.124    60.000 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_481/O
                         net (fo=2, routed)           0.930    60.931    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c52_27
    SLICE_X53Y99         LUT6 (Prop_lut6_I1_O)        0.124    61.055 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_475/O
                         net (fo=2, routed)           0.949    62.004    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_259
    SLICE_X53Y100        LUT6 (Prop_lut6_I2_O)        0.124    62.128 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_355/O
                         net (fo=3, routed)           0.659    62.787    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s54_28
    SLICE_X52Y100        LUT6 (Prop_lut6_I0_O)        0.124    62.911 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_259/O
                         net (fo=4, routed)           0.930    63.841    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c54_29
    SLICE_X53Y101        LUT4 (Prop_lut4_I1_O)        0.124    63.965 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_241/O
                         net (fo=2, routed)           0.798    64.763    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c55_29
    SLICE_X55Y101        LUT6 (Prop_lut6_I3_O)        0.124    64.887 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_164/O
                         net (fo=4, routed)           0.980    65.867    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/c57_29
    SLICE_X57Y101        LUT4 (Prop_lut4_I3_O)        0.152    66.019 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_82/O
                         net (fo=3, routed)           0.900    66.919    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/s58_29
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.326    67.245 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_73/O
                         net (fo=3, routed)           1.114    68.358    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/s59_30
    SLICE_X55Y102        LUT6 (Prop_lut6_I4_O)        0.124    68.482 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_88/O
                         net (fo=2, routed)           1.028    69.510    CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/c60_31
    SLICE_X53Y102        LUT6 (Prop_lut6_I3_O)        0.124    69.634 r  CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/q_i_36/O
                         net (fo=2, routed)           0.678    70.312    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_4__13_3
    SLICE_X53Y102        LUT6 (Prop_lut6_I4_O)        0.124    70.436 r  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_15/O
                         net (fo=1, routed)           0.954    71.390    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_reg_8
    SLICE_X49Y102        LUT6 (Prop_lut6_I3_O)        0.124    71.514 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_4__13/O
                         net (fo=40, routed)          2.927    74.441    CPU/DX/IR/loop1[2].a_dff/mult_exp
    SLICE_X30Y123        LUT6 (Prop_lut6_I3_O)        0.124    74.565 r  CPU/DX/IR/loop1[2].a_dff/q_i_1__208/O
                         net (fo=1, routed)           0.000    74.565    CPU/XM/IR/loop1[24].a_dff/next_IR[0]
    SLICE_X30Y123        FDCE                                         r  CPU/XM/IR/loop1[24].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/XM/IR/loop1[22].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        74.540ns  (logic 11.486ns (15.409%)  route 63.054ns (84.591%))
  Logic Levels:           64  (FDRE=1 LUT4=25 LUT6=38)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y115        FDRE                         0.000     0.000 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
    SLICE_X37Y115        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/Q
                         net (fo=67, routed)          2.912     3.368    CPU/MultDivider/wal/data_B_latch/loop1[1].a_dff/q_i_8__14[0]
    SLICE_X42Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.492 r  CPU/MultDivider/wal/data_B_latch/loop1[1].a_dff/q_i_7__17/O
                         net (fo=3, routed)           0.693     4.185    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/c2_2
    SLICE_X42Y112        LUT4 (Prop_lut4_I1_O)        0.124     4.309 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_8__14/O
                         net (fo=5, routed)           1.016     5.325    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/c3_2
    SLICE_X42Y111        LUT6 (Prop_lut6_I3_O)        0.124     5.449 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_16__17/O
                         net (fo=4, routed)           0.828     6.277    CPU/MultDivider/wal/data_A_latch/loop1[4].a_dff/c5_2
    SLICE_X40Y110        LUT4 (Prop_lut4_I3_O)        0.150     6.427 r  CPU/MultDivider/wal/data_A_latch/loop1[4].a_dff/q_i_9__25/O
                         net (fo=4, routed)           0.970     7.397    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/s6_2
    SLICE_X39Y111        LUT6 (Prop_lut6_I4_O)        0.326     7.723 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_15__18/O
                         net (fo=3, routed)           1.027     8.750    CPU/MultDivider/wal/data_A_latch/loop1[6].a_dff/c7_3
    SLICE_X37Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.874 r  CPU/MultDivider/wal/data_A_latch/loop1[6].a_dff/q_i_23__11/O
                         net (fo=3, routed)           0.817     9.691    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/c9_3
    SLICE_X35Y109        LUT4 (Prop_lut4_I3_O)        0.124     9.815 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_20__13/O
                         net (fo=4, routed)           0.810    10.625    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/s10_3
    SLICE_X34Y109        LUT6 (Prop_lut6_I4_O)        0.124    10.749 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_24__15/O
                         net (fo=3, routed)           0.834    11.583    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/c11_4
    SLICE_X33Y109        LUT4 (Prop_lut4_I3_O)        0.124    11.707 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_21__11/O
                         net (fo=4, routed)           1.154    12.861    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/s12_4
    SLICE_X30Y109        LUT4 (Prop_lut4_I2_O)        0.124    12.985 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_19__10/O
                         net (fo=3, routed)           0.825    13.810    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/s12_5
    SLICE_X29Y109        LUT6 (Prop_lut6_I2_O)        0.124    13.934 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_21__9/O
                         net (fo=4, routed)           0.997    14.931    CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/s13_6
    SLICE_X32Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.055 r  CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/q_i_25__10/O
                         net (fo=3, routed)           0.599    15.654    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/c13_7
    SLICE_X31Y107        LUT6 (Prop_lut6_I3_O)        0.124    15.778 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_35__10/O
                         net (fo=4, routed)           1.047    16.825    CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/c15_7
    SLICE_X29Y105        LUT6 (Prop_lut6_I3_O)        0.124    16.949 r  CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/q_i_40__8/O
                         net (fo=3, routed)           1.013    17.963    CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/c17_7
    SLICE_X28Y104        LUT4 (Prop_lut4_I3_O)        0.124    18.087 r  CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/q_i_35__8/O
                         net (fo=4, routed)           0.968    19.055    CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/s18_7
    SLICE_X33Y105        LUT6 (Prop_lut6_I4_O)        0.124    19.179 r  CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/q_i_41__6/O
                         net (fo=3, routed)           0.973    20.152    CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/c19_8
    SLICE_X31Y102        LUT4 (Prop_lut4_I3_O)        0.124    20.276 r  CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/q_i_36__7/O
                         net (fo=4, routed)           1.058    21.334    CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/s20_8
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    21.458 r  CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/q_i_63__7/O
                         net (fo=3, routed)           0.961    22.419    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/c21_9
    SLICE_X35Y101        LUT4 (Prop_lut4_I3_O)        0.152    22.571 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_58__7/O
                         net (fo=4, routed)           0.829    23.400    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/s22_9
    SLICE_X38Y104        LUT6 (Prop_lut6_I4_O)        0.326    23.726 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_53__4/O
                         net (fo=3, routed)           1.192    24.918    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/c23_10
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.124    25.042 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_55__5/O
                         net (fo=3, routed)           0.778    25.820    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c25_10
    SLICE_X34Y98         LUT4 (Prop_lut4_I3_O)        0.116    25.936 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_52__4/O
                         net (fo=3, routed)           1.317    27.253    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s26_10
    SLICE_X36Y100        LUT4 (Prop_lut4_I2_O)        0.356    27.609 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_48__3/O
                         net (fo=4, routed)           1.024    28.633    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s26_11
    SLICE_X41Y103        LUT6 (Prop_lut6_I4_O)        0.332    28.965 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_60__3/O
                         net (fo=3, routed)           0.974    29.939    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c27_12
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124    30.063 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_57__1/O
                         net (fo=3, routed)           1.167    31.230    CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/c29_12
    SLICE_X40Y97         LUT4 (Prop_lut4_I3_O)        0.152    31.382 r  CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/q_i_54__0/O
                         net (fo=3, routed)           0.711    32.094    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/s30_12
    SLICE_X40Y97         LUT4 (Prop_lut4_I2_O)        0.360    32.454 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_50/O
                         net (fo=4, routed)           1.287    33.741    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s30_13
    SLICE_X46Y101        LUT4 (Prop_lut4_I2_O)        0.354    34.095 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_57__0/O
                         net (fo=3, routed)           0.845    34.940    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s30_14
    SLICE_X45Y101        LUT6 (Prop_lut6_I4_O)        0.348    35.288 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_1152/O
                         net (fo=4, routed)           0.881    36.169    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c31_15
    SLICE_X45Y101        LUT4 (Prop_lut4_I3_O)        0.152    36.321 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_1165/O
                         net (fo=3, routed)           0.874    37.195    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/s32_15
    SLICE_X44Y101        LUT6 (Prop_lut6_I4_O)        0.332    37.527 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_1126/O
                         net (fo=4, routed)           0.740    38.267    CPU/MultDivider/wal/data_A_latch/loop1[19].a_dff/c33_16
    SLICE_X43Y98         LUT6 (Prop_lut6_I3_O)        0.124    38.391 r  CPU/MultDivider/wal/data_A_latch/loop1[19].a_dff/q_i_1116/O
                         net (fo=3, routed)           0.819    39.210    CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/c35_16
    SLICE_X43Y96         LUT4 (Prop_lut4_I3_O)        0.124    39.334 r  CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/q_i_1066/O
                         net (fo=4, routed)           0.965    40.298    CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/s36_16
    SLICE_X43Y99         LUT6 (Prop_lut6_I4_O)        0.124    40.422 r  CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/q_i_1059/O
                         net (fo=3, routed)           1.098    41.520    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/c37_17
    SLICE_X46Y98         LUT4 (Prop_lut4_I3_O)        0.124    41.644 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_1000/O
                         net (fo=4, routed)           0.753    42.397    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s38_17
    SLICE_X41Y98         LUT6 (Prop_lut6_I4_O)        0.124    42.521 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_1021/O
                         net (fo=3, routed)           1.130    43.651    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/c39_18
    SLICE_X46Y96         LUT4 (Prop_lut4_I3_O)        0.146    43.797 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_961/O
                         net (fo=4, routed)           1.436    45.234    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s40_18
    SLICE_X35Y95         LUT4 (Prop_lut4_I2_O)        0.328    45.562 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_929/O
                         net (fo=3, routed)           0.817    46.379    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s40_19
    SLICE_X35Y94         LUT6 (Prop_lut6_I4_O)        0.124    46.503 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_920/O
                         net (fo=4, routed)           0.863    47.366    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/c41_20
    SLICE_X46Y94         LUT6 (Prop_lut6_I3_O)        0.124    47.490 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_927/O
                         net (fo=3, routed)           0.940    48.431    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/c43_20
    SLICE_X49Y97         LUT4 (Prop_lut4_I3_O)        0.150    48.581 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_846/O
                         net (fo=4, routed)           0.757    49.337    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s44_20
    SLICE_X45Y96         LUT6 (Prop_lut6_I4_O)        0.326    49.663 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_763/O
                         net (fo=3, routed)           0.904    50.567    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/c45_21
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    50.691 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_857/O
                         net (fo=3, routed)           0.833    51.524    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c47_21
    SLICE_X53Y97         LUT4 (Prop_lut4_I3_O)        0.124    51.648 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_757/O
                         net (fo=3, routed)           0.819    52.467    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/s48_21
    SLICE_X53Y98         LUT4 (Prop_lut4_I2_O)        0.152    52.619 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_648/O
                         net (fo=4, routed)           1.286    53.904    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s48_22
    SLICE_X45Y97         LUT4 (Prop_lut4_I2_O)        0.354    54.258 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_832/O
                         net (fo=3, routed)           0.772    55.030    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s48_23
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.326    55.356 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_727/O
                         net (fo=4, routed)           1.044    56.399    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s49_24
    SLICE_X48Y97         LUT6 (Prop_lut6_I1_O)        0.124    56.523 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_734/O
                         net (fo=4, routed)           1.034    57.558    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/s49_25
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.152    57.710 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_721/O
                         net (fo=2, routed)           0.844    58.554    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s49_26
    SLICE_X48Y97         LUT6 (Prop_lut6_I4_O)        0.326    58.880 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_608/O
                         net (fo=4, routed)           0.997    59.876    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/c50_27
    SLICE_X49Y99         LUT6 (Prop_lut6_I3_O)        0.124    60.000 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_481/O
                         net (fo=2, routed)           0.930    60.931    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c52_27
    SLICE_X53Y99         LUT6 (Prop_lut6_I1_O)        0.124    61.055 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_475/O
                         net (fo=2, routed)           0.949    62.004    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_259
    SLICE_X53Y100        LUT6 (Prop_lut6_I2_O)        0.124    62.128 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_355/O
                         net (fo=3, routed)           0.659    62.787    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s54_28
    SLICE_X52Y100        LUT6 (Prop_lut6_I0_O)        0.124    62.911 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_259/O
                         net (fo=4, routed)           0.930    63.841    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c54_29
    SLICE_X53Y101        LUT4 (Prop_lut4_I1_O)        0.124    63.965 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_241/O
                         net (fo=2, routed)           0.798    64.763    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c55_29
    SLICE_X55Y101        LUT6 (Prop_lut6_I3_O)        0.124    64.887 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_164/O
                         net (fo=4, routed)           0.980    65.867    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/c57_29
    SLICE_X57Y101        LUT4 (Prop_lut4_I3_O)        0.152    66.019 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_82/O
                         net (fo=3, routed)           0.900    66.919    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/s58_29
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.326    67.245 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_73/O
                         net (fo=3, routed)           1.114    68.358    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/s59_30
    SLICE_X55Y102        LUT6 (Prop_lut6_I4_O)        0.124    68.482 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_88/O
                         net (fo=2, routed)           1.028    69.510    CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/c60_31
    SLICE_X53Y102        LUT6 (Prop_lut6_I3_O)        0.124    69.634 f  CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/q_i_36/O
                         net (fo=2, routed)           0.678    70.312    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_4__13_3
    SLICE_X53Y102        LUT6 (Prop_lut6_I4_O)        0.124    70.436 f  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_15/O
                         net (fo=1, routed)           0.954    71.390    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_reg_8
    SLICE_X49Y102        LUT6 (Prop_lut6_I3_O)        0.124    71.514 f  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_4__13/O
                         net (fo=40, routed)          2.902    74.416    CPU/DX/IR/loop1[2].a_dff/mult_exp
    SLICE_X33Y124        LUT6 (Prop_lut6_I4_O)        0.124    74.540 r  CPU/DX/IR/loop1[2].a_dff/q_i_1__206/O
                         net (fo=1, routed)           0.000    74.540    CPU/XM/IR/loop1[22].a_dff/next_IR[0]
    SLICE_X33Y124        FDCE                                         r  CPU/XM/IR/loop1[22].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/XM/IR/loop1[26].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        74.401ns  (logic 11.486ns (15.438%)  route 62.915ns (84.562%))
  Logic Levels:           64  (FDRE=1 LUT4=25 LUT6=38)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y115        FDRE                         0.000     0.000 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
    SLICE_X37Y115        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/Q
                         net (fo=67, routed)          2.912     3.368    CPU/MultDivider/wal/data_B_latch/loop1[1].a_dff/q_i_8__14[0]
    SLICE_X42Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.492 r  CPU/MultDivider/wal/data_B_latch/loop1[1].a_dff/q_i_7__17/O
                         net (fo=3, routed)           0.693     4.185    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/c2_2
    SLICE_X42Y112        LUT4 (Prop_lut4_I1_O)        0.124     4.309 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_8__14/O
                         net (fo=5, routed)           1.016     5.325    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/c3_2
    SLICE_X42Y111        LUT6 (Prop_lut6_I3_O)        0.124     5.449 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_16__17/O
                         net (fo=4, routed)           0.828     6.277    CPU/MultDivider/wal/data_A_latch/loop1[4].a_dff/c5_2
    SLICE_X40Y110        LUT4 (Prop_lut4_I3_O)        0.150     6.427 r  CPU/MultDivider/wal/data_A_latch/loop1[4].a_dff/q_i_9__25/O
                         net (fo=4, routed)           0.970     7.397    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/s6_2
    SLICE_X39Y111        LUT6 (Prop_lut6_I4_O)        0.326     7.723 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_15__18/O
                         net (fo=3, routed)           1.027     8.750    CPU/MultDivider/wal/data_A_latch/loop1[6].a_dff/c7_3
    SLICE_X37Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.874 r  CPU/MultDivider/wal/data_A_latch/loop1[6].a_dff/q_i_23__11/O
                         net (fo=3, routed)           0.817     9.691    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/c9_3
    SLICE_X35Y109        LUT4 (Prop_lut4_I3_O)        0.124     9.815 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_20__13/O
                         net (fo=4, routed)           0.810    10.625    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/s10_3
    SLICE_X34Y109        LUT6 (Prop_lut6_I4_O)        0.124    10.749 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_24__15/O
                         net (fo=3, routed)           0.834    11.583    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/c11_4
    SLICE_X33Y109        LUT4 (Prop_lut4_I3_O)        0.124    11.707 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_21__11/O
                         net (fo=4, routed)           1.154    12.861    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/s12_4
    SLICE_X30Y109        LUT4 (Prop_lut4_I2_O)        0.124    12.985 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_19__10/O
                         net (fo=3, routed)           0.825    13.810    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/s12_5
    SLICE_X29Y109        LUT6 (Prop_lut6_I2_O)        0.124    13.934 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_21__9/O
                         net (fo=4, routed)           0.997    14.931    CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/s13_6
    SLICE_X32Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.055 r  CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/q_i_25__10/O
                         net (fo=3, routed)           0.599    15.654    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/c13_7
    SLICE_X31Y107        LUT6 (Prop_lut6_I3_O)        0.124    15.778 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_35__10/O
                         net (fo=4, routed)           1.047    16.825    CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/c15_7
    SLICE_X29Y105        LUT6 (Prop_lut6_I3_O)        0.124    16.949 r  CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/q_i_40__8/O
                         net (fo=3, routed)           1.013    17.963    CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/c17_7
    SLICE_X28Y104        LUT4 (Prop_lut4_I3_O)        0.124    18.087 r  CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/q_i_35__8/O
                         net (fo=4, routed)           0.968    19.055    CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/s18_7
    SLICE_X33Y105        LUT6 (Prop_lut6_I4_O)        0.124    19.179 r  CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/q_i_41__6/O
                         net (fo=3, routed)           0.973    20.152    CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/c19_8
    SLICE_X31Y102        LUT4 (Prop_lut4_I3_O)        0.124    20.276 r  CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/q_i_36__7/O
                         net (fo=4, routed)           1.058    21.334    CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/s20_8
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    21.458 r  CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/q_i_63__7/O
                         net (fo=3, routed)           0.961    22.419    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/c21_9
    SLICE_X35Y101        LUT4 (Prop_lut4_I3_O)        0.152    22.571 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_58__7/O
                         net (fo=4, routed)           0.829    23.400    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/s22_9
    SLICE_X38Y104        LUT6 (Prop_lut6_I4_O)        0.326    23.726 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_53__4/O
                         net (fo=3, routed)           1.192    24.918    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/c23_10
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.124    25.042 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_55__5/O
                         net (fo=3, routed)           0.778    25.820    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c25_10
    SLICE_X34Y98         LUT4 (Prop_lut4_I3_O)        0.116    25.936 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_52__4/O
                         net (fo=3, routed)           1.317    27.253    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s26_10
    SLICE_X36Y100        LUT4 (Prop_lut4_I2_O)        0.356    27.609 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_48__3/O
                         net (fo=4, routed)           1.024    28.633    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s26_11
    SLICE_X41Y103        LUT6 (Prop_lut6_I4_O)        0.332    28.965 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_60__3/O
                         net (fo=3, routed)           0.974    29.939    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c27_12
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124    30.063 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_57__1/O
                         net (fo=3, routed)           1.167    31.230    CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/c29_12
    SLICE_X40Y97         LUT4 (Prop_lut4_I3_O)        0.152    31.382 r  CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/q_i_54__0/O
                         net (fo=3, routed)           0.711    32.094    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/s30_12
    SLICE_X40Y97         LUT4 (Prop_lut4_I2_O)        0.360    32.454 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_50/O
                         net (fo=4, routed)           1.287    33.741    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s30_13
    SLICE_X46Y101        LUT4 (Prop_lut4_I2_O)        0.354    34.095 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_57__0/O
                         net (fo=3, routed)           0.845    34.940    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s30_14
    SLICE_X45Y101        LUT6 (Prop_lut6_I4_O)        0.348    35.288 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_1152/O
                         net (fo=4, routed)           0.881    36.169    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c31_15
    SLICE_X45Y101        LUT4 (Prop_lut4_I3_O)        0.152    36.321 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_1165/O
                         net (fo=3, routed)           0.874    37.195    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/s32_15
    SLICE_X44Y101        LUT6 (Prop_lut6_I4_O)        0.332    37.527 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_1126/O
                         net (fo=4, routed)           0.740    38.267    CPU/MultDivider/wal/data_A_latch/loop1[19].a_dff/c33_16
    SLICE_X43Y98         LUT6 (Prop_lut6_I3_O)        0.124    38.391 r  CPU/MultDivider/wal/data_A_latch/loop1[19].a_dff/q_i_1116/O
                         net (fo=3, routed)           0.819    39.210    CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/c35_16
    SLICE_X43Y96         LUT4 (Prop_lut4_I3_O)        0.124    39.334 r  CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/q_i_1066/O
                         net (fo=4, routed)           0.965    40.298    CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/s36_16
    SLICE_X43Y99         LUT6 (Prop_lut6_I4_O)        0.124    40.422 r  CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/q_i_1059/O
                         net (fo=3, routed)           1.098    41.520    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/c37_17
    SLICE_X46Y98         LUT4 (Prop_lut4_I3_O)        0.124    41.644 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_1000/O
                         net (fo=4, routed)           0.753    42.397    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s38_17
    SLICE_X41Y98         LUT6 (Prop_lut6_I4_O)        0.124    42.521 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_1021/O
                         net (fo=3, routed)           1.130    43.651    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/c39_18
    SLICE_X46Y96         LUT4 (Prop_lut4_I3_O)        0.146    43.797 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_961/O
                         net (fo=4, routed)           1.436    45.234    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s40_18
    SLICE_X35Y95         LUT4 (Prop_lut4_I2_O)        0.328    45.562 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_929/O
                         net (fo=3, routed)           0.817    46.379    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s40_19
    SLICE_X35Y94         LUT6 (Prop_lut6_I4_O)        0.124    46.503 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_920/O
                         net (fo=4, routed)           0.863    47.366    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/c41_20
    SLICE_X46Y94         LUT6 (Prop_lut6_I3_O)        0.124    47.490 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_927/O
                         net (fo=3, routed)           0.940    48.431    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/c43_20
    SLICE_X49Y97         LUT4 (Prop_lut4_I3_O)        0.150    48.581 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_846/O
                         net (fo=4, routed)           0.757    49.337    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s44_20
    SLICE_X45Y96         LUT6 (Prop_lut6_I4_O)        0.326    49.663 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_763/O
                         net (fo=3, routed)           0.904    50.567    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/c45_21
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    50.691 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_857/O
                         net (fo=3, routed)           0.833    51.524    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c47_21
    SLICE_X53Y97         LUT4 (Prop_lut4_I3_O)        0.124    51.648 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_757/O
                         net (fo=3, routed)           0.819    52.467    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/s48_21
    SLICE_X53Y98         LUT4 (Prop_lut4_I2_O)        0.152    52.619 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_648/O
                         net (fo=4, routed)           1.286    53.904    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s48_22
    SLICE_X45Y97         LUT4 (Prop_lut4_I2_O)        0.354    54.258 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_832/O
                         net (fo=3, routed)           0.772    55.030    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s48_23
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.326    55.356 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_727/O
                         net (fo=4, routed)           1.044    56.399    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s49_24
    SLICE_X48Y97         LUT6 (Prop_lut6_I1_O)        0.124    56.523 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_734/O
                         net (fo=4, routed)           1.034    57.558    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/s49_25
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.152    57.710 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_721/O
                         net (fo=2, routed)           0.844    58.554    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s49_26
    SLICE_X48Y97         LUT6 (Prop_lut6_I4_O)        0.326    58.880 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_608/O
                         net (fo=4, routed)           0.997    59.876    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/c50_27
    SLICE_X49Y99         LUT6 (Prop_lut6_I3_O)        0.124    60.000 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_481/O
                         net (fo=2, routed)           0.930    60.931    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c52_27
    SLICE_X53Y99         LUT6 (Prop_lut6_I1_O)        0.124    61.055 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_475/O
                         net (fo=2, routed)           0.949    62.004    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_259
    SLICE_X53Y100        LUT6 (Prop_lut6_I2_O)        0.124    62.128 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_355/O
                         net (fo=3, routed)           0.659    62.787    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s54_28
    SLICE_X52Y100        LUT6 (Prop_lut6_I0_O)        0.124    62.911 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_259/O
                         net (fo=4, routed)           0.930    63.841    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c54_29
    SLICE_X53Y101        LUT4 (Prop_lut4_I1_O)        0.124    63.965 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_241/O
                         net (fo=2, routed)           0.798    64.763    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c55_29
    SLICE_X55Y101        LUT6 (Prop_lut6_I3_O)        0.124    64.887 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_164/O
                         net (fo=4, routed)           0.980    65.867    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/c57_29
    SLICE_X57Y101        LUT4 (Prop_lut4_I3_O)        0.152    66.019 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_82/O
                         net (fo=3, routed)           0.900    66.919    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/s58_29
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.326    67.245 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_73/O
                         net (fo=3, routed)           1.114    68.358    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/s59_30
    SLICE_X55Y102        LUT6 (Prop_lut6_I4_O)        0.124    68.482 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_88/O
                         net (fo=2, routed)           1.028    69.510    CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/c60_31
    SLICE_X53Y102        LUT6 (Prop_lut6_I3_O)        0.124    69.634 r  CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/q_i_36/O
                         net (fo=2, routed)           0.678    70.312    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_4__13_3
    SLICE_X53Y102        LUT6 (Prop_lut6_I4_O)        0.124    70.436 r  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_15/O
                         net (fo=1, routed)           0.954    71.390    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_reg_8
    SLICE_X49Y102        LUT6 (Prop_lut6_I3_O)        0.124    71.514 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_4__13/O
                         net (fo=40, routed)          2.764    74.277    CPU/DX/IR/loop1[2].a_dff/mult_exp
    SLICE_X33Y123        LUT6 (Prop_lut6_I3_O)        0.124    74.401 r  CPU/DX/IR/loop1[2].a_dff/q_i_1__210/O
                         net (fo=1, routed)           0.000    74.401    CPU/XM/IR/loop1[26].a_dff/next_IR[0]
    SLICE_X33Y123        FDCE                                         r  CPU/XM/IR/loop1[26].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/XM/IR/loop1[27].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        74.239ns  (logic 11.486ns (15.472%)  route 62.753ns (84.528%))
  Logic Levels:           64  (FDRE=1 LUT4=25 LUT5=1 LUT6=37)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y115        FDRE                         0.000     0.000 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
    SLICE_X37Y115        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/Q
                         net (fo=67, routed)          2.912     3.368    CPU/MultDivider/wal/data_B_latch/loop1[1].a_dff/q_i_8__14[0]
    SLICE_X42Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.492 r  CPU/MultDivider/wal/data_B_latch/loop1[1].a_dff/q_i_7__17/O
                         net (fo=3, routed)           0.693     4.185    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/c2_2
    SLICE_X42Y112        LUT4 (Prop_lut4_I1_O)        0.124     4.309 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_8__14/O
                         net (fo=5, routed)           1.016     5.325    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/c3_2
    SLICE_X42Y111        LUT6 (Prop_lut6_I3_O)        0.124     5.449 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_16__17/O
                         net (fo=4, routed)           0.828     6.277    CPU/MultDivider/wal/data_A_latch/loop1[4].a_dff/c5_2
    SLICE_X40Y110        LUT4 (Prop_lut4_I3_O)        0.150     6.427 r  CPU/MultDivider/wal/data_A_latch/loop1[4].a_dff/q_i_9__25/O
                         net (fo=4, routed)           0.970     7.397    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/s6_2
    SLICE_X39Y111        LUT6 (Prop_lut6_I4_O)        0.326     7.723 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_15__18/O
                         net (fo=3, routed)           1.027     8.750    CPU/MultDivider/wal/data_A_latch/loop1[6].a_dff/c7_3
    SLICE_X37Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.874 r  CPU/MultDivider/wal/data_A_latch/loop1[6].a_dff/q_i_23__11/O
                         net (fo=3, routed)           0.817     9.691    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/c9_3
    SLICE_X35Y109        LUT4 (Prop_lut4_I3_O)        0.124     9.815 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_20__13/O
                         net (fo=4, routed)           0.810    10.625    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/s10_3
    SLICE_X34Y109        LUT6 (Prop_lut6_I4_O)        0.124    10.749 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_24__15/O
                         net (fo=3, routed)           0.834    11.583    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/c11_4
    SLICE_X33Y109        LUT4 (Prop_lut4_I3_O)        0.124    11.707 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_21__11/O
                         net (fo=4, routed)           1.154    12.861    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/s12_4
    SLICE_X30Y109        LUT4 (Prop_lut4_I2_O)        0.124    12.985 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_19__10/O
                         net (fo=3, routed)           0.825    13.810    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/s12_5
    SLICE_X29Y109        LUT6 (Prop_lut6_I2_O)        0.124    13.934 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_21__9/O
                         net (fo=4, routed)           0.997    14.931    CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/s13_6
    SLICE_X32Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.055 r  CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/q_i_25__10/O
                         net (fo=3, routed)           0.599    15.654    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/c13_7
    SLICE_X31Y107        LUT6 (Prop_lut6_I3_O)        0.124    15.778 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_35__10/O
                         net (fo=4, routed)           1.047    16.825    CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/c15_7
    SLICE_X29Y105        LUT6 (Prop_lut6_I3_O)        0.124    16.949 r  CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/q_i_40__8/O
                         net (fo=3, routed)           1.013    17.963    CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/c17_7
    SLICE_X28Y104        LUT4 (Prop_lut4_I3_O)        0.124    18.087 r  CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/q_i_35__8/O
                         net (fo=4, routed)           0.968    19.055    CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/s18_7
    SLICE_X33Y105        LUT6 (Prop_lut6_I4_O)        0.124    19.179 r  CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/q_i_41__6/O
                         net (fo=3, routed)           0.973    20.152    CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/c19_8
    SLICE_X31Y102        LUT4 (Prop_lut4_I3_O)        0.124    20.276 r  CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/q_i_36__7/O
                         net (fo=4, routed)           1.058    21.334    CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/s20_8
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    21.458 r  CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/q_i_63__7/O
                         net (fo=3, routed)           0.961    22.419    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/c21_9
    SLICE_X35Y101        LUT4 (Prop_lut4_I3_O)        0.152    22.571 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_58__7/O
                         net (fo=4, routed)           0.829    23.400    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/s22_9
    SLICE_X38Y104        LUT6 (Prop_lut6_I4_O)        0.326    23.726 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_53__4/O
                         net (fo=3, routed)           1.192    24.918    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/c23_10
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.124    25.042 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_55__5/O
                         net (fo=3, routed)           0.778    25.820    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c25_10
    SLICE_X34Y98         LUT4 (Prop_lut4_I3_O)        0.116    25.936 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_52__4/O
                         net (fo=3, routed)           1.317    27.253    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s26_10
    SLICE_X36Y100        LUT4 (Prop_lut4_I2_O)        0.356    27.609 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_48__3/O
                         net (fo=4, routed)           1.024    28.633    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s26_11
    SLICE_X41Y103        LUT6 (Prop_lut6_I4_O)        0.332    28.965 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_60__3/O
                         net (fo=3, routed)           0.974    29.939    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c27_12
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124    30.063 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_57__1/O
                         net (fo=3, routed)           1.167    31.230    CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/c29_12
    SLICE_X40Y97         LUT4 (Prop_lut4_I3_O)        0.152    31.382 r  CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/q_i_54__0/O
                         net (fo=3, routed)           0.711    32.094    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/s30_12
    SLICE_X40Y97         LUT4 (Prop_lut4_I2_O)        0.360    32.454 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_50/O
                         net (fo=4, routed)           1.287    33.741    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s30_13
    SLICE_X46Y101        LUT4 (Prop_lut4_I2_O)        0.354    34.095 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_57__0/O
                         net (fo=3, routed)           0.845    34.940    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s30_14
    SLICE_X45Y101        LUT6 (Prop_lut6_I4_O)        0.348    35.288 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_1152/O
                         net (fo=4, routed)           0.881    36.169    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c31_15
    SLICE_X45Y101        LUT4 (Prop_lut4_I3_O)        0.152    36.321 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_1165/O
                         net (fo=3, routed)           0.874    37.195    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/s32_15
    SLICE_X44Y101        LUT6 (Prop_lut6_I4_O)        0.332    37.527 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_1126/O
                         net (fo=4, routed)           0.740    38.267    CPU/MultDivider/wal/data_A_latch/loop1[19].a_dff/c33_16
    SLICE_X43Y98         LUT6 (Prop_lut6_I3_O)        0.124    38.391 r  CPU/MultDivider/wal/data_A_latch/loop1[19].a_dff/q_i_1116/O
                         net (fo=3, routed)           0.819    39.210    CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/c35_16
    SLICE_X43Y96         LUT4 (Prop_lut4_I3_O)        0.124    39.334 r  CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/q_i_1066/O
                         net (fo=4, routed)           0.965    40.298    CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/s36_16
    SLICE_X43Y99         LUT6 (Prop_lut6_I4_O)        0.124    40.422 r  CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/q_i_1059/O
                         net (fo=3, routed)           1.098    41.520    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/c37_17
    SLICE_X46Y98         LUT4 (Prop_lut4_I3_O)        0.124    41.644 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_1000/O
                         net (fo=4, routed)           0.753    42.397    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s38_17
    SLICE_X41Y98         LUT6 (Prop_lut6_I4_O)        0.124    42.521 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_1021/O
                         net (fo=3, routed)           1.130    43.651    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/c39_18
    SLICE_X46Y96         LUT4 (Prop_lut4_I3_O)        0.146    43.797 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_961/O
                         net (fo=4, routed)           1.436    45.234    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s40_18
    SLICE_X35Y95         LUT4 (Prop_lut4_I2_O)        0.328    45.562 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_929/O
                         net (fo=3, routed)           0.817    46.379    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s40_19
    SLICE_X35Y94         LUT6 (Prop_lut6_I4_O)        0.124    46.503 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_920/O
                         net (fo=4, routed)           0.863    47.366    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/c41_20
    SLICE_X46Y94         LUT6 (Prop_lut6_I3_O)        0.124    47.490 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_927/O
                         net (fo=3, routed)           0.940    48.431    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/c43_20
    SLICE_X49Y97         LUT4 (Prop_lut4_I3_O)        0.150    48.581 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_846/O
                         net (fo=4, routed)           0.757    49.337    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s44_20
    SLICE_X45Y96         LUT6 (Prop_lut6_I4_O)        0.326    49.663 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_763/O
                         net (fo=3, routed)           0.904    50.567    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/c45_21
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    50.691 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_857/O
                         net (fo=3, routed)           0.833    51.524    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c47_21
    SLICE_X53Y97         LUT4 (Prop_lut4_I3_O)        0.124    51.648 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_757/O
                         net (fo=3, routed)           0.819    52.467    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/s48_21
    SLICE_X53Y98         LUT4 (Prop_lut4_I2_O)        0.152    52.619 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_648/O
                         net (fo=4, routed)           1.286    53.904    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s48_22
    SLICE_X45Y97         LUT4 (Prop_lut4_I2_O)        0.354    54.258 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_832/O
                         net (fo=3, routed)           0.772    55.030    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s48_23
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.326    55.356 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_727/O
                         net (fo=4, routed)           1.044    56.399    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s49_24
    SLICE_X48Y97         LUT6 (Prop_lut6_I1_O)        0.124    56.523 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_734/O
                         net (fo=4, routed)           1.034    57.558    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/s49_25
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.152    57.710 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_721/O
                         net (fo=2, routed)           0.844    58.554    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s49_26
    SLICE_X48Y97         LUT6 (Prop_lut6_I4_O)        0.326    58.880 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_608/O
                         net (fo=4, routed)           0.997    59.876    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/c50_27
    SLICE_X49Y99         LUT6 (Prop_lut6_I3_O)        0.124    60.000 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_481/O
                         net (fo=2, routed)           0.930    60.931    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c52_27
    SLICE_X53Y99         LUT6 (Prop_lut6_I1_O)        0.124    61.055 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_475/O
                         net (fo=2, routed)           0.949    62.004    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_259
    SLICE_X53Y100        LUT6 (Prop_lut6_I2_O)        0.124    62.128 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_355/O
                         net (fo=3, routed)           0.659    62.787    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s54_28
    SLICE_X52Y100        LUT6 (Prop_lut6_I0_O)        0.124    62.911 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_259/O
                         net (fo=4, routed)           0.930    63.841    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c54_29
    SLICE_X53Y101        LUT4 (Prop_lut4_I1_O)        0.124    63.965 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_241/O
                         net (fo=2, routed)           0.798    64.763    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c55_29
    SLICE_X55Y101        LUT6 (Prop_lut6_I3_O)        0.124    64.887 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_164/O
                         net (fo=4, routed)           0.980    65.867    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/c57_29
    SLICE_X57Y101        LUT4 (Prop_lut4_I3_O)        0.152    66.019 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_82/O
                         net (fo=3, routed)           0.900    66.919    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/s58_29
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.326    67.245 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_73/O
                         net (fo=3, routed)           1.114    68.358    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/s59_30
    SLICE_X55Y102        LUT6 (Prop_lut6_I4_O)        0.124    68.482 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_88/O
                         net (fo=2, routed)           1.028    69.510    CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/c60_31
    SLICE_X53Y102        LUT6 (Prop_lut6_I3_O)        0.124    69.634 f  CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/q_i_36/O
                         net (fo=2, routed)           0.678    70.312    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_4__13_3
    SLICE_X53Y102        LUT6 (Prop_lut6_I4_O)        0.124    70.436 f  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_15/O
                         net (fo=1, routed)           0.954    71.390    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_reg_8
    SLICE_X49Y102        LUT6 (Prop_lut6_I3_O)        0.124    71.514 f  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_4__13/O
                         net (fo=40, routed)          2.601    74.115    CPU/MultDivider/wal/tc/tff1/a_dff/q_reg_4
    SLICE_X30Y125        LUT5 (Prop_lut5_I2_O)        0.124    74.239 r  CPU/MultDivider/wal/tc/tff1/a_dff/q_i_1__254/O
                         net (fo=1, routed)           0.000    74.239    CPU/XM/IR/loop1[27].a_dff/next_IR[0]
    SLICE_X30Y125        FDCE                                         r  CPU/XM/IR/loop1[27].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/XM/IR/loop1[31].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        74.178ns  (logic 11.486ns (15.484%)  route 62.692ns (84.516%))
  Logic Levels:           64  (FDRE=1 LUT4=25 LUT5=1 LUT6=37)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y115        FDRE                         0.000     0.000 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
    SLICE_X37Y115        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/Q
                         net (fo=67, routed)          2.912     3.368    CPU/MultDivider/wal/data_B_latch/loop1[1].a_dff/q_i_8__14[0]
    SLICE_X42Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.492 r  CPU/MultDivider/wal/data_B_latch/loop1[1].a_dff/q_i_7__17/O
                         net (fo=3, routed)           0.693     4.185    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/c2_2
    SLICE_X42Y112        LUT4 (Prop_lut4_I1_O)        0.124     4.309 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_8__14/O
                         net (fo=5, routed)           1.016     5.325    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/c3_2
    SLICE_X42Y111        LUT6 (Prop_lut6_I3_O)        0.124     5.449 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_16__17/O
                         net (fo=4, routed)           0.828     6.277    CPU/MultDivider/wal/data_A_latch/loop1[4].a_dff/c5_2
    SLICE_X40Y110        LUT4 (Prop_lut4_I3_O)        0.150     6.427 r  CPU/MultDivider/wal/data_A_latch/loop1[4].a_dff/q_i_9__25/O
                         net (fo=4, routed)           0.970     7.397    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/s6_2
    SLICE_X39Y111        LUT6 (Prop_lut6_I4_O)        0.326     7.723 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_15__18/O
                         net (fo=3, routed)           1.027     8.750    CPU/MultDivider/wal/data_A_latch/loop1[6].a_dff/c7_3
    SLICE_X37Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.874 r  CPU/MultDivider/wal/data_A_latch/loop1[6].a_dff/q_i_23__11/O
                         net (fo=3, routed)           0.817     9.691    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/c9_3
    SLICE_X35Y109        LUT4 (Prop_lut4_I3_O)        0.124     9.815 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_20__13/O
                         net (fo=4, routed)           0.810    10.625    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/s10_3
    SLICE_X34Y109        LUT6 (Prop_lut6_I4_O)        0.124    10.749 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_24__15/O
                         net (fo=3, routed)           0.834    11.583    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/c11_4
    SLICE_X33Y109        LUT4 (Prop_lut4_I3_O)        0.124    11.707 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_21__11/O
                         net (fo=4, routed)           1.154    12.861    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/s12_4
    SLICE_X30Y109        LUT4 (Prop_lut4_I2_O)        0.124    12.985 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_19__10/O
                         net (fo=3, routed)           0.825    13.810    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/s12_5
    SLICE_X29Y109        LUT6 (Prop_lut6_I2_O)        0.124    13.934 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_21__9/O
                         net (fo=4, routed)           0.997    14.931    CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/s13_6
    SLICE_X32Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.055 r  CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/q_i_25__10/O
                         net (fo=3, routed)           0.599    15.654    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/c13_7
    SLICE_X31Y107        LUT6 (Prop_lut6_I3_O)        0.124    15.778 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_35__10/O
                         net (fo=4, routed)           1.047    16.825    CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/c15_7
    SLICE_X29Y105        LUT6 (Prop_lut6_I3_O)        0.124    16.949 r  CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/q_i_40__8/O
                         net (fo=3, routed)           1.013    17.963    CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/c17_7
    SLICE_X28Y104        LUT4 (Prop_lut4_I3_O)        0.124    18.087 r  CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/q_i_35__8/O
                         net (fo=4, routed)           0.968    19.055    CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/s18_7
    SLICE_X33Y105        LUT6 (Prop_lut6_I4_O)        0.124    19.179 r  CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/q_i_41__6/O
                         net (fo=3, routed)           0.973    20.152    CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/c19_8
    SLICE_X31Y102        LUT4 (Prop_lut4_I3_O)        0.124    20.276 r  CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/q_i_36__7/O
                         net (fo=4, routed)           1.058    21.334    CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/s20_8
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    21.458 r  CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/q_i_63__7/O
                         net (fo=3, routed)           0.961    22.419    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/c21_9
    SLICE_X35Y101        LUT4 (Prop_lut4_I3_O)        0.152    22.571 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_58__7/O
                         net (fo=4, routed)           0.829    23.400    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/s22_9
    SLICE_X38Y104        LUT6 (Prop_lut6_I4_O)        0.326    23.726 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_53__4/O
                         net (fo=3, routed)           1.192    24.918    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/c23_10
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.124    25.042 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_55__5/O
                         net (fo=3, routed)           0.778    25.820    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c25_10
    SLICE_X34Y98         LUT4 (Prop_lut4_I3_O)        0.116    25.936 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_52__4/O
                         net (fo=3, routed)           1.317    27.253    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s26_10
    SLICE_X36Y100        LUT4 (Prop_lut4_I2_O)        0.356    27.609 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_48__3/O
                         net (fo=4, routed)           1.024    28.633    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s26_11
    SLICE_X41Y103        LUT6 (Prop_lut6_I4_O)        0.332    28.965 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_60__3/O
                         net (fo=3, routed)           0.974    29.939    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c27_12
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124    30.063 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_57__1/O
                         net (fo=3, routed)           1.167    31.230    CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/c29_12
    SLICE_X40Y97         LUT4 (Prop_lut4_I3_O)        0.152    31.382 r  CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/q_i_54__0/O
                         net (fo=3, routed)           0.711    32.094    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/s30_12
    SLICE_X40Y97         LUT4 (Prop_lut4_I2_O)        0.360    32.454 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_50/O
                         net (fo=4, routed)           1.287    33.741    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s30_13
    SLICE_X46Y101        LUT4 (Prop_lut4_I2_O)        0.354    34.095 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_57__0/O
                         net (fo=3, routed)           0.845    34.940    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s30_14
    SLICE_X45Y101        LUT6 (Prop_lut6_I4_O)        0.348    35.288 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_1152/O
                         net (fo=4, routed)           0.881    36.169    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c31_15
    SLICE_X45Y101        LUT4 (Prop_lut4_I3_O)        0.152    36.321 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_1165/O
                         net (fo=3, routed)           0.874    37.195    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/s32_15
    SLICE_X44Y101        LUT6 (Prop_lut6_I4_O)        0.332    37.527 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_1126/O
                         net (fo=4, routed)           0.740    38.267    CPU/MultDivider/wal/data_A_latch/loop1[19].a_dff/c33_16
    SLICE_X43Y98         LUT6 (Prop_lut6_I3_O)        0.124    38.391 r  CPU/MultDivider/wal/data_A_latch/loop1[19].a_dff/q_i_1116/O
                         net (fo=3, routed)           0.819    39.210    CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/c35_16
    SLICE_X43Y96         LUT4 (Prop_lut4_I3_O)        0.124    39.334 r  CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/q_i_1066/O
                         net (fo=4, routed)           0.965    40.298    CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/s36_16
    SLICE_X43Y99         LUT6 (Prop_lut6_I4_O)        0.124    40.422 r  CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/q_i_1059/O
                         net (fo=3, routed)           1.098    41.520    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/c37_17
    SLICE_X46Y98         LUT4 (Prop_lut4_I3_O)        0.124    41.644 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_1000/O
                         net (fo=4, routed)           0.753    42.397    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s38_17
    SLICE_X41Y98         LUT6 (Prop_lut6_I4_O)        0.124    42.521 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_1021/O
                         net (fo=3, routed)           1.130    43.651    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/c39_18
    SLICE_X46Y96         LUT4 (Prop_lut4_I3_O)        0.146    43.797 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_961/O
                         net (fo=4, routed)           1.436    45.234    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s40_18
    SLICE_X35Y95         LUT4 (Prop_lut4_I2_O)        0.328    45.562 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_929/O
                         net (fo=3, routed)           0.817    46.379    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s40_19
    SLICE_X35Y94         LUT6 (Prop_lut6_I4_O)        0.124    46.503 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_920/O
                         net (fo=4, routed)           0.863    47.366    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/c41_20
    SLICE_X46Y94         LUT6 (Prop_lut6_I3_O)        0.124    47.490 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_927/O
                         net (fo=3, routed)           0.940    48.431    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/c43_20
    SLICE_X49Y97         LUT4 (Prop_lut4_I3_O)        0.150    48.581 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_846/O
                         net (fo=4, routed)           0.757    49.337    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s44_20
    SLICE_X45Y96         LUT6 (Prop_lut6_I4_O)        0.326    49.663 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_763/O
                         net (fo=3, routed)           0.904    50.567    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/c45_21
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    50.691 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_857/O
                         net (fo=3, routed)           0.833    51.524    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c47_21
    SLICE_X53Y97         LUT4 (Prop_lut4_I3_O)        0.124    51.648 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_757/O
                         net (fo=3, routed)           0.819    52.467    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/s48_21
    SLICE_X53Y98         LUT4 (Prop_lut4_I2_O)        0.152    52.619 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_648/O
                         net (fo=4, routed)           1.286    53.904    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s48_22
    SLICE_X45Y97         LUT4 (Prop_lut4_I2_O)        0.354    54.258 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_832/O
                         net (fo=3, routed)           0.772    55.030    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s48_23
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.326    55.356 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_727/O
                         net (fo=4, routed)           1.044    56.399    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s49_24
    SLICE_X48Y97         LUT6 (Prop_lut6_I1_O)        0.124    56.523 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_734/O
                         net (fo=4, routed)           1.034    57.558    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/s49_25
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.152    57.710 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_721/O
                         net (fo=2, routed)           0.844    58.554    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s49_26
    SLICE_X48Y97         LUT6 (Prop_lut6_I4_O)        0.326    58.880 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_608/O
                         net (fo=4, routed)           0.997    59.876    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/c50_27
    SLICE_X49Y99         LUT6 (Prop_lut6_I3_O)        0.124    60.000 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_481/O
                         net (fo=2, routed)           0.930    60.931    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c52_27
    SLICE_X53Y99         LUT6 (Prop_lut6_I1_O)        0.124    61.055 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_475/O
                         net (fo=2, routed)           0.949    62.004    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_259
    SLICE_X53Y100        LUT6 (Prop_lut6_I2_O)        0.124    62.128 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_355/O
                         net (fo=3, routed)           0.659    62.787    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s54_28
    SLICE_X52Y100        LUT6 (Prop_lut6_I0_O)        0.124    62.911 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_259/O
                         net (fo=4, routed)           0.930    63.841    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c54_29
    SLICE_X53Y101        LUT4 (Prop_lut4_I1_O)        0.124    63.965 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_241/O
                         net (fo=2, routed)           0.798    64.763    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c55_29
    SLICE_X55Y101        LUT6 (Prop_lut6_I3_O)        0.124    64.887 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_164/O
                         net (fo=4, routed)           0.980    65.867    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/c57_29
    SLICE_X57Y101        LUT4 (Prop_lut4_I3_O)        0.152    66.019 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_82/O
                         net (fo=3, routed)           0.900    66.919    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/s58_29
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.326    67.245 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_73/O
                         net (fo=3, routed)           1.114    68.358    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/s59_30
    SLICE_X55Y102        LUT6 (Prop_lut6_I4_O)        0.124    68.482 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_88/O
                         net (fo=2, routed)           1.028    69.510    CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/c60_31
    SLICE_X53Y102        LUT6 (Prop_lut6_I3_O)        0.124    69.634 f  CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/q_i_36/O
                         net (fo=2, routed)           0.678    70.312    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_4__13_3
    SLICE_X53Y102        LUT6 (Prop_lut6_I4_O)        0.124    70.436 f  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_15/O
                         net (fo=1, routed)           0.954    71.390    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_reg_8
    SLICE_X49Y102        LUT6 (Prop_lut6_I3_O)        0.124    71.514 f  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_4__13/O
                         net (fo=40, routed)          2.540    74.054    CPU/MultDivider/wal/tc/tff1/a_dff/q_reg_4
    SLICE_X30Y123        LUT5 (Prop_lut5_I2_O)        0.124    74.178 r  CPU/MultDivider/wal/tc/tff1/a_dff/q_i_1__257/O
                         net (fo=1, routed)           0.000    74.178    CPU/XM/IR/loop1[31].a_dff/next_IR[0]
    SLICE_X30Y123        FDCE                                         r  CPU/XM/IR/loop1[31].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/XM/IR/loop1[25].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        74.157ns  (logic 11.486ns (15.489%)  route 62.671ns (84.511%))
  Logic Levels:           64  (FDRE=1 LUT4=25 LUT6=38)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y115        FDRE                         0.000     0.000 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
    SLICE_X37Y115        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/Q
                         net (fo=67, routed)          2.912     3.368    CPU/MultDivider/wal/data_B_latch/loop1[1].a_dff/q_i_8__14[0]
    SLICE_X42Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.492 r  CPU/MultDivider/wal/data_B_latch/loop1[1].a_dff/q_i_7__17/O
                         net (fo=3, routed)           0.693     4.185    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/c2_2
    SLICE_X42Y112        LUT4 (Prop_lut4_I1_O)        0.124     4.309 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_8__14/O
                         net (fo=5, routed)           1.016     5.325    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/c3_2
    SLICE_X42Y111        LUT6 (Prop_lut6_I3_O)        0.124     5.449 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_16__17/O
                         net (fo=4, routed)           0.828     6.277    CPU/MultDivider/wal/data_A_latch/loop1[4].a_dff/c5_2
    SLICE_X40Y110        LUT4 (Prop_lut4_I3_O)        0.150     6.427 r  CPU/MultDivider/wal/data_A_latch/loop1[4].a_dff/q_i_9__25/O
                         net (fo=4, routed)           0.970     7.397    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/s6_2
    SLICE_X39Y111        LUT6 (Prop_lut6_I4_O)        0.326     7.723 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_15__18/O
                         net (fo=3, routed)           1.027     8.750    CPU/MultDivider/wal/data_A_latch/loop1[6].a_dff/c7_3
    SLICE_X37Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.874 r  CPU/MultDivider/wal/data_A_latch/loop1[6].a_dff/q_i_23__11/O
                         net (fo=3, routed)           0.817     9.691    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/c9_3
    SLICE_X35Y109        LUT4 (Prop_lut4_I3_O)        0.124     9.815 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_20__13/O
                         net (fo=4, routed)           0.810    10.625    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/s10_3
    SLICE_X34Y109        LUT6 (Prop_lut6_I4_O)        0.124    10.749 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_24__15/O
                         net (fo=3, routed)           0.834    11.583    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/c11_4
    SLICE_X33Y109        LUT4 (Prop_lut4_I3_O)        0.124    11.707 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_21__11/O
                         net (fo=4, routed)           1.154    12.861    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/s12_4
    SLICE_X30Y109        LUT4 (Prop_lut4_I2_O)        0.124    12.985 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_19__10/O
                         net (fo=3, routed)           0.825    13.810    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/s12_5
    SLICE_X29Y109        LUT6 (Prop_lut6_I2_O)        0.124    13.934 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_21__9/O
                         net (fo=4, routed)           0.997    14.931    CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/s13_6
    SLICE_X32Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.055 r  CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/q_i_25__10/O
                         net (fo=3, routed)           0.599    15.654    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/c13_7
    SLICE_X31Y107        LUT6 (Prop_lut6_I3_O)        0.124    15.778 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_35__10/O
                         net (fo=4, routed)           1.047    16.825    CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/c15_7
    SLICE_X29Y105        LUT6 (Prop_lut6_I3_O)        0.124    16.949 r  CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/q_i_40__8/O
                         net (fo=3, routed)           1.013    17.963    CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/c17_7
    SLICE_X28Y104        LUT4 (Prop_lut4_I3_O)        0.124    18.087 r  CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/q_i_35__8/O
                         net (fo=4, routed)           0.968    19.055    CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/s18_7
    SLICE_X33Y105        LUT6 (Prop_lut6_I4_O)        0.124    19.179 r  CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/q_i_41__6/O
                         net (fo=3, routed)           0.973    20.152    CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/c19_8
    SLICE_X31Y102        LUT4 (Prop_lut4_I3_O)        0.124    20.276 r  CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/q_i_36__7/O
                         net (fo=4, routed)           1.058    21.334    CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/s20_8
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    21.458 r  CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/q_i_63__7/O
                         net (fo=3, routed)           0.961    22.419    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/c21_9
    SLICE_X35Y101        LUT4 (Prop_lut4_I3_O)        0.152    22.571 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_58__7/O
                         net (fo=4, routed)           0.829    23.400    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/s22_9
    SLICE_X38Y104        LUT6 (Prop_lut6_I4_O)        0.326    23.726 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_53__4/O
                         net (fo=3, routed)           1.192    24.918    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/c23_10
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.124    25.042 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_55__5/O
                         net (fo=3, routed)           0.778    25.820    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c25_10
    SLICE_X34Y98         LUT4 (Prop_lut4_I3_O)        0.116    25.936 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_52__4/O
                         net (fo=3, routed)           1.317    27.253    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s26_10
    SLICE_X36Y100        LUT4 (Prop_lut4_I2_O)        0.356    27.609 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_48__3/O
                         net (fo=4, routed)           1.024    28.633    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s26_11
    SLICE_X41Y103        LUT6 (Prop_lut6_I4_O)        0.332    28.965 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_60__3/O
                         net (fo=3, routed)           0.974    29.939    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c27_12
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124    30.063 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_57__1/O
                         net (fo=3, routed)           1.167    31.230    CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/c29_12
    SLICE_X40Y97         LUT4 (Prop_lut4_I3_O)        0.152    31.382 r  CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/q_i_54__0/O
                         net (fo=3, routed)           0.711    32.094    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/s30_12
    SLICE_X40Y97         LUT4 (Prop_lut4_I2_O)        0.360    32.454 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_50/O
                         net (fo=4, routed)           1.287    33.741    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s30_13
    SLICE_X46Y101        LUT4 (Prop_lut4_I2_O)        0.354    34.095 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_57__0/O
                         net (fo=3, routed)           0.845    34.940    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s30_14
    SLICE_X45Y101        LUT6 (Prop_lut6_I4_O)        0.348    35.288 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_1152/O
                         net (fo=4, routed)           0.881    36.169    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c31_15
    SLICE_X45Y101        LUT4 (Prop_lut4_I3_O)        0.152    36.321 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_1165/O
                         net (fo=3, routed)           0.874    37.195    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/s32_15
    SLICE_X44Y101        LUT6 (Prop_lut6_I4_O)        0.332    37.527 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_1126/O
                         net (fo=4, routed)           0.740    38.267    CPU/MultDivider/wal/data_A_latch/loop1[19].a_dff/c33_16
    SLICE_X43Y98         LUT6 (Prop_lut6_I3_O)        0.124    38.391 r  CPU/MultDivider/wal/data_A_latch/loop1[19].a_dff/q_i_1116/O
                         net (fo=3, routed)           0.819    39.210    CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/c35_16
    SLICE_X43Y96         LUT4 (Prop_lut4_I3_O)        0.124    39.334 r  CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/q_i_1066/O
                         net (fo=4, routed)           0.965    40.298    CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/s36_16
    SLICE_X43Y99         LUT6 (Prop_lut6_I4_O)        0.124    40.422 r  CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/q_i_1059/O
                         net (fo=3, routed)           1.098    41.520    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/c37_17
    SLICE_X46Y98         LUT4 (Prop_lut4_I3_O)        0.124    41.644 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_1000/O
                         net (fo=4, routed)           0.753    42.397    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s38_17
    SLICE_X41Y98         LUT6 (Prop_lut6_I4_O)        0.124    42.521 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_1021/O
                         net (fo=3, routed)           1.130    43.651    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/c39_18
    SLICE_X46Y96         LUT4 (Prop_lut4_I3_O)        0.146    43.797 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_961/O
                         net (fo=4, routed)           1.436    45.234    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s40_18
    SLICE_X35Y95         LUT4 (Prop_lut4_I2_O)        0.328    45.562 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_929/O
                         net (fo=3, routed)           0.817    46.379    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s40_19
    SLICE_X35Y94         LUT6 (Prop_lut6_I4_O)        0.124    46.503 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_920/O
                         net (fo=4, routed)           0.863    47.366    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/c41_20
    SLICE_X46Y94         LUT6 (Prop_lut6_I3_O)        0.124    47.490 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_927/O
                         net (fo=3, routed)           0.940    48.431    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/c43_20
    SLICE_X49Y97         LUT4 (Prop_lut4_I3_O)        0.150    48.581 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_846/O
                         net (fo=4, routed)           0.757    49.337    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s44_20
    SLICE_X45Y96         LUT6 (Prop_lut6_I4_O)        0.326    49.663 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_763/O
                         net (fo=3, routed)           0.904    50.567    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/c45_21
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    50.691 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_857/O
                         net (fo=3, routed)           0.833    51.524    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c47_21
    SLICE_X53Y97         LUT4 (Prop_lut4_I3_O)        0.124    51.648 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_757/O
                         net (fo=3, routed)           0.819    52.467    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/s48_21
    SLICE_X53Y98         LUT4 (Prop_lut4_I2_O)        0.152    52.619 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_648/O
                         net (fo=4, routed)           1.286    53.904    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s48_22
    SLICE_X45Y97         LUT4 (Prop_lut4_I2_O)        0.354    54.258 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_832/O
                         net (fo=3, routed)           0.772    55.030    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s48_23
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.326    55.356 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_727/O
                         net (fo=4, routed)           1.044    56.399    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s49_24
    SLICE_X48Y97         LUT6 (Prop_lut6_I1_O)        0.124    56.523 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_734/O
                         net (fo=4, routed)           1.034    57.558    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/s49_25
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.152    57.710 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_721/O
                         net (fo=2, routed)           0.844    58.554    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s49_26
    SLICE_X48Y97         LUT6 (Prop_lut6_I4_O)        0.326    58.880 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_608/O
                         net (fo=4, routed)           0.997    59.876    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/c50_27
    SLICE_X49Y99         LUT6 (Prop_lut6_I3_O)        0.124    60.000 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_481/O
                         net (fo=2, routed)           0.930    60.931    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c52_27
    SLICE_X53Y99         LUT6 (Prop_lut6_I1_O)        0.124    61.055 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_475/O
                         net (fo=2, routed)           0.949    62.004    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_259
    SLICE_X53Y100        LUT6 (Prop_lut6_I2_O)        0.124    62.128 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_355/O
                         net (fo=3, routed)           0.659    62.787    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s54_28
    SLICE_X52Y100        LUT6 (Prop_lut6_I0_O)        0.124    62.911 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_259/O
                         net (fo=4, routed)           0.930    63.841    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c54_29
    SLICE_X53Y101        LUT4 (Prop_lut4_I1_O)        0.124    63.965 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_241/O
                         net (fo=2, routed)           0.798    64.763    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c55_29
    SLICE_X55Y101        LUT6 (Prop_lut6_I3_O)        0.124    64.887 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_164/O
                         net (fo=4, routed)           0.980    65.867    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/c57_29
    SLICE_X57Y101        LUT4 (Prop_lut4_I3_O)        0.152    66.019 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_82/O
                         net (fo=3, routed)           0.900    66.919    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/s58_29
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.326    67.245 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_73/O
                         net (fo=3, routed)           1.114    68.358    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/s59_30
    SLICE_X55Y102        LUT6 (Prop_lut6_I4_O)        0.124    68.482 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_88/O
                         net (fo=2, routed)           1.028    69.510    CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/c60_31
    SLICE_X53Y102        LUT6 (Prop_lut6_I3_O)        0.124    69.634 r  CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/q_i_36/O
                         net (fo=2, routed)           0.678    70.312    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_4__13_3
    SLICE_X53Y102        LUT6 (Prop_lut6_I4_O)        0.124    70.436 r  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_15/O
                         net (fo=1, routed)           0.954    71.390    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_reg_8
    SLICE_X49Y102        LUT6 (Prop_lut6_I3_O)        0.124    71.514 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_4__13/O
                         net (fo=40, routed)          2.519    74.033    CPU/DX/IR/loop1[2].a_dff/mult_exp
    SLICE_X31Y124        LUT6 (Prop_lut6_I3_O)        0.124    74.157 r  CPU/DX/IR/loop1[2].a_dff/q_i_1__209/O
                         net (fo=1, routed)           0.000    74.157    CPU/XM/IR/loop1[25].a_dff/next_IR[0]
    SLICE_X31Y124        FDCE                                         r  CPU/XM/IR/loop1[25].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/XM/A/loop1[1].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        73.931ns  (logic 11.486ns (15.536%)  route 62.445ns (84.464%))
  Logic Levels:           64  (FDRE=1 LUT4=25 LUT6=38)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y115        FDRE                         0.000     0.000 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
    SLICE_X37Y115        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/Q
                         net (fo=67, routed)          2.912     3.368    CPU/MultDivider/wal/data_B_latch/loop1[1].a_dff/q_i_8__14[0]
    SLICE_X42Y112        LUT6 (Prop_lut6_I5_O)        0.124     3.492 r  CPU/MultDivider/wal/data_B_latch/loop1[1].a_dff/q_i_7__17/O
                         net (fo=3, routed)           0.693     4.185    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/c2_2
    SLICE_X42Y112        LUT4 (Prop_lut4_I1_O)        0.124     4.309 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_8__14/O
                         net (fo=5, routed)           1.016     5.325    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/c3_2
    SLICE_X42Y111        LUT6 (Prop_lut6_I3_O)        0.124     5.449 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_16__17/O
                         net (fo=4, routed)           0.828     6.277    CPU/MultDivider/wal/data_A_latch/loop1[4].a_dff/c5_2
    SLICE_X40Y110        LUT4 (Prop_lut4_I3_O)        0.150     6.427 r  CPU/MultDivider/wal/data_A_latch/loop1[4].a_dff/q_i_9__25/O
                         net (fo=4, routed)           0.970     7.397    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/s6_2
    SLICE_X39Y111        LUT6 (Prop_lut6_I4_O)        0.326     7.723 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_15__18/O
                         net (fo=3, routed)           1.027     8.750    CPU/MultDivider/wal/data_A_latch/loop1[6].a_dff/c7_3
    SLICE_X37Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.874 r  CPU/MultDivider/wal/data_A_latch/loop1[6].a_dff/q_i_23__11/O
                         net (fo=3, routed)           0.817     9.691    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/c9_3
    SLICE_X35Y109        LUT4 (Prop_lut4_I3_O)        0.124     9.815 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_20__13/O
                         net (fo=4, routed)           0.810    10.625    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/s10_3
    SLICE_X34Y109        LUT6 (Prop_lut6_I4_O)        0.124    10.749 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_24__15/O
                         net (fo=3, routed)           0.834    11.583    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/c11_4
    SLICE_X33Y109        LUT4 (Prop_lut4_I3_O)        0.124    11.707 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_21__11/O
                         net (fo=4, routed)           1.154    12.861    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/s12_4
    SLICE_X30Y109        LUT4 (Prop_lut4_I2_O)        0.124    12.985 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_19__10/O
                         net (fo=3, routed)           0.825    13.810    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/s12_5
    SLICE_X29Y109        LUT6 (Prop_lut6_I2_O)        0.124    13.934 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_21__9/O
                         net (fo=4, routed)           0.997    14.931    CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/s13_6
    SLICE_X32Y108        LUT6 (Prop_lut6_I0_O)        0.124    15.055 r  CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/q_i_25__10/O
                         net (fo=3, routed)           0.599    15.654    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/c13_7
    SLICE_X31Y107        LUT6 (Prop_lut6_I3_O)        0.124    15.778 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_35__10/O
                         net (fo=4, routed)           1.047    16.825    CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/c15_7
    SLICE_X29Y105        LUT6 (Prop_lut6_I3_O)        0.124    16.949 r  CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/q_i_40__8/O
                         net (fo=3, routed)           1.013    17.963    CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/c17_7
    SLICE_X28Y104        LUT4 (Prop_lut4_I3_O)        0.124    18.087 r  CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/q_i_35__8/O
                         net (fo=4, routed)           0.968    19.055    CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/s18_7
    SLICE_X33Y105        LUT6 (Prop_lut6_I4_O)        0.124    19.179 r  CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/q_i_41__6/O
                         net (fo=3, routed)           0.973    20.152    CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/c19_8
    SLICE_X31Y102        LUT4 (Prop_lut4_I3_O)        0.124    20.276 r  CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/q_i_36__7/O
                         net (fo=4, routed)           1.058    21.334    CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/s20_8
    SLICE_X37Y104        LUT6 (Prop_lut6_I4_O)        0.124    21.458 r  CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/q_i_63__7/O
                         net (fo=3, routed)           0.961    22.419    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/c21_9
    SLICE_X35Y101        LUT4 (Prop_lut4_I3_O)        0.152    22.571 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_58__7/O
                         net (fo=4, routed)           0.829    23.400    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/s22_9
    SLICE_X38Y104        LUT6 (Prop_lut6_I4_O)        0.326    23.726 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_53__4/O
                         net (fo=3, routed)           1.192    24.918    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/c23_10
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.124    25.042 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_55__5/O
                         net (fo=3, routed)           0.778    25.820    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c25_10
    SLICE_X34Y98         LUT4 (Prop_lut4_I3_O)        0.116    25.936 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_52__4/O
                         net (fo=3, routed)           1.317    27.253    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s26_10
    SLICE_X36Y100        LUT4 (Prop_lut4_I2_O)        0.356    27.609 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_48__3/O
                         net (fo=4, routed)           1.024    28.633    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s26_11
    SLICE_X41Y103        LUT6 (Prop_lut6_I4_O)        0.332    28.965 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_60__3/O
                         net (fo=3, routed)           0.974    29.939    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c27_12
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124    30.063 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_57__1/O
                         net (fo=3, routed)           1.167    31.230    CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/c29_12
    SLICE_X40Y97         LUT4 (Prop_lut4_I3_O)        0.152    31.382 r  CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/q_i_54__0/O
                         net (fo=3, routed)           0.711    32.094    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/s30_12
    SLICE_X40Y97         LUT4 (Prop_lut4_I2_O)        0.360    32.454 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_50/O
                         net (fo=4, routed)           1.287    33.741    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s30_13
    SLICE_X46Y101        LUT4 (Prop_lut4_I2_O)        0.354    34.095 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_57__0/O
                         net (fo=3, routed)           0.845    34.940    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s30_14
    SLICE_X45Y101        LUT6 (Prop_lut6_I4_O)        0.348    35.288 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_1152/O
                         net (fo=4, routed)           0.881    36.169    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c31_15
    SLICE_X45Y101        LUT4 (Prop_lut4_I3_O)        0.152    36.321 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_1165/O
                         net (fo=3, routed)           0.874    37.195    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/s32_15
    SLICE_X44Y101        LUT6 (Prop_lut6_I4_O)        0.332    37.527 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_1126/O
                         net (fo=4, routed)           0.740    38.267    CPU/MultDivider/wal/data_A_latch/loop1[19].a_dff/c33_16
    SLICE_X43Y98         LUT6 (Prop_lut6_I3_O)        0.124    38.391 r  CPU/MultDivider/wal/data_A_latch/loop1[19].a_dff/q_i_1116/O
                         net (fo=3, routed)           0.819    39.210    CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/c35_16
    SLICE_X43Y96         LUT4 (Prop_lut4_I3_O)        0.124    39.334 r  CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/q_i_1066/O
                         net (fo=4, routed)           0.965    40.298    CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/s36_16
    SLICE_X43Y99         LUT6 (Prop_lut6_I4_O)        0.124    40.422 r  CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/q_i_1059/O
                         net (fo=3, routed)           1.098    41.520    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/c37_17
    SLICE_X46Y98         LUT4 (Prop_lut4_I3_O)        0.124    41.644 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_1000/O
                         net (fo=4, routed)           0.753    42.397    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s38_17
    SLICE_X41Y98         LUT6 (Prop_lut6_I4_O)        0.124    42.521 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_1021/O
                         net (fo=3, routed)           1.130    43.651    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/c39_18
    SLICE_X46Y96         LUT4 (Prop_lut4_I3_O)        0.146    43.797 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_961/O
                         net (fo=4, routed)           1.436    45.234    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s40_18
    SLICE_X35Y95         LUT4 (Prop_lut4_I2_O)        0.328    45.562 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_929/O
                         net (fo=3, routed)           0.817    46.379    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s40_19
    SLICE_X35Y94         LUT6 (Prop_lut6_I4_O)        0.124    46.503 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_920/O
                         net (fo=4, routed)           0.863    47.366    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/c41_20
    SLICE_X46Y94         LUT6 (Prop_lut6_I3_O)        0.124    47.490 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_927/O
                         net (fo=3, routed)           0.940    48.431    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/c43_20
    SLICE_X49Y97         LUT4 (Prop_lut4_I3_O)        0.150    48.581 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_846/O
                         net (fo=4, routed)           0.757    49.337    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s44_20
    SLICE_X45Y96         LUT6 (Prop_lut6_I4_O)        0.326    49.663 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_763/O
                         net (fo=3, routed)           0.904    50.567    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/c45_21
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    50.691 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_857/O
                         net (fo=3, routed)           0.833    51.524    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c47_21
    SLICE_X53Y97         LUT4 (Prop_lut4_I3_O)        0.124    51.648 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_757/O
                         net (fo=3, routed)           0.819    52.467    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/s48_21
    SLICE_X53Y98         LUT4 (Prop_lut4_I2_O)        0.152    52.619 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_648/O
                         net (fo=4, routed)           1.286    53.904    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s48_22
    SLICE_X45Y97         LUT4 (Prop_lut4_I2_O)        0.354    54.258 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_832/O
                         net (fo=3, routed)           0.772    55.030    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s48_23
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.326    55.356 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_727/O
                         net (fo=4, routed)           1.044    56.399    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s49_24
    SLICE_X48Y97         LUT6 (Prop_lut6_I1_O)        0.124    56.523 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_734/O
                         net (fo=4, routed)           1.034    57.558    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/s49_25
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.152    57.710 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_721/O
                         net (fo=2, routed)           0.844    58.554    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s49_26
    SLICE_X48Y97         LUT6 (Prop_lut6_I4_O)        0.326    58.880 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_608/O
                         net (fo=4, routed)           0.997    59.876    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/c50_27
    SLICE_X49Y99         LUT6 (Prop_lut6_I3_O)        0.124    60.000 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_481/O
                         net (fo=2, routed)           0.930    60.931    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c52_27
    SLICE_X53Y99         LUT6 (Prop_lut6_I1_O)        0.124    61.055 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_475/O
                         net (fo=2, routed)           0.949    62.004    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_259
    SLICE_X53Y100        LUT6 (Prop_lut6_I2_O)        0.124    62.128 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_355/O
                         net (fo=3, routed)           0.659    62.787    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s54_28
    SLICE_X52Y100        LUT6 (Prop_lut6_I0_O)        0.124    62.911 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_259/O
                         net (fo=4, routed)           0.930    63.841    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c54_29
    SLICE_X53Y101        LUT4 (Prop_lut4_I1_O)        0.124    63.965 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_241/O
                         net (fo=2, routed)           0.798    64.763    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c55_29
    SLICE_X55Y101        LUT6 (Prop_lut6_I3_O)        0.124    64.887 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_164/O
                         net (fo=4, routed)           0.980    65.867    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/c57_29
    SLICE_X57Y101        LUT4 (Prop_lut4_I3_O)        0.152    66.019 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_82/O
                         net (fo=3, routed)           0.900    66.919    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/s58_29
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.326    67.245 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_73/O
                         net (fo=3, routed)           1.114    68.358    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/s59_30
    SLICE_X55Y102        LUT6 (Prop_lut6_I4_O)        0.124    68.482 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_88/O
                         net (fo=2, routed)           1.028    69.510    CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/c60_31
    SLICE_X53Y102        LUT6 (Prop_lut6_I3_O)        0.124    69.634 f  CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/q_i_36/O
                         net (fo=2, routed)           0.678    70.312    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_4__13_3
    SLICE_X53Y102        LUT6 (Prop_lut6_I4_O)        0.124    70.436 f  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_15/O
                         net (fo=1, routed)           0.954    71.390    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_reg_8
    SLICE_X49Y102        LUT6 (Prop_lut6_I3_O)        0.124    71.514 f  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_4__13/O
                         net (fo=40, routed)          2.294    73.807    CPU/MultDivider/wal/tc/tff1/a_dff/q_reg_4
    SLICE_X33Y117        LUT6 (Prop_lut6_I5_O)        0.124    73.931 r  CPU/MultDivider/wal/tc/tff1/a_dff/q_i_1__177/O
                         net (fo=1, routed)           0.000    73.931    CPU/XM/A/loop1[1].a_dff/DX_A_out[0]
    SLICE_X33Y117        FDCE                                         r  CPU/XM/A/loop1[1].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/XM/A/loop1[25].a_dff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CPU/MW/A/loop1[25].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.146ns (68.214%)  route 0.068ns (31.786%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDCE                         0.000     0.000 r  CPU/XM/A/loop1[25].a_dff/q_reg/C
    SLICE_X49Y124        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  CPU/XM/A/loop1[25].a_dff/q_reg/Q
                         net (fo=3, routed)           0.068     0.214    CPU/MW/A/loop1[25].a_dff/q_reg_0
    SLICE_X49Y124        FDCE                                         r  CPU/MW/A/loop1[25].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/XM/IR/loop1[22].a_dff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CPU/MW/IR/loop1[22].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.146ns (68.214%)  route 0.068ns (31.786%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE                         0.000     0.000 r  CPU/XM/IR/loop1[22].a_dff/q_reg/C
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  CPU/XM/IR/loop1[22].a_dff/q_reg/Q
                         net (fo=3, routed)           0.068     0.214    CPU/MW/IR/loop1[22].a_dff/outXM_IR[0]
    SLICE_X33Y124        FDCE                                         r  CPU/MW/IR/loop1[22].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/XM/IR/loop1[25].a_dff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CPU/MW/IR/loop1[25].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.146ns (68.214%)  route 0.068ns (31.786%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDCE                         0.000     0.000 r  CPU/XM/IR/loop1[25].a_dff/q_reg/C
    SLICE_X31Y124        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  CPU/XM/IR/loop1[25].a_dff/q_reg/Q
                         net (fo=3, routed)           0.068     0.214    CPU/MW/IR/loop1[25].a_dff/outXM_IR[0]
    SLICE_X31Y124        FDCE                                         r  CPU/MW/IR/loop1[25].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/XM/A/loop1[30].a_dff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CPU/MW/A/loop1[30].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.146ns (68.194%)  route 0.068ns (31.806%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y122        FDCE                         0.000     0.000 r  CPU/XM/A/loop1[30].a_dff/q_reg/C
    SLICE_X49Y122        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  CPU/XM/A/loop1[30].a_dff/q_reg/Q
                         net (fo=3, routed)           0.068     0.214    CPU/MW/A/loop1[30].a_dff/q_reg_0
    SLICE_X49Y122        FDCE                                         r  CPU/MW/A/loop1[30].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/XM/A/loop1[17].a_dff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CPU/MW/A/loop1[17].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.146ns (56.582%)  route 0.112ns (43.418%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y123        FDCE                         0.000     0.000 r  CPU/XM/A/loop1[17].a_dff/q_reg/C
    SLICE_X44Y123        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  CPU/XM/A/loop1[17].a_dff/q_reg/Q
                         net (fo=3, routed)           0.112     0.258    CPU/MW/A/loop1[17].a_dff/q_reg_0
    SLICE_X43Y124        FDCE                                         r  CPU/MW/A/loop1[17].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/FD/PC/loop1[10].a_dff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CPU/DX/PC/loop1[10].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.146ns (56.370%)  route 0.113ns (43.630%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDCE                         0.000     0.000 r  CPU/FD/PC/loop1[10].a_dff/q_reg/C
    SLICE_X31Y118        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  CPU/FD/PC/loop1[10].a_dff/q_reg/Q
                         net (fo=1, routed)           0.113     0.259    CPU/DX/PC/loop1[10].a_dff/q_reg_3
    SLICE_X31Y118        FDCE                                         r  CPU/DX/PC/loop1[10].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/FD/PC/loop1[12].a_dff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CPU/DX/PC/loop1[12].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.146ns (56.370%)  route 0.113ns (43.630%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDCE                         0.000     0.000 r  CPU/FD/PC/loop1[12].a_dff/q_reg/C
    SLICE_X31Y120        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  CPU/FD/PC/loop1[12].a_dff/q_reg/Q
                         net (fo=1, routed)           0.113     0.259    CPU/DX/PC/loop1[12].a_dff/q_reg_2
    SLICE_X31Y120        FDCE                                         r  CPU/DX/PC/loop1[12].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/FD/PC/loop1[17].a_dff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CPU/DX/PC/loop1[17].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.146ns (56.370%)  route 0.113ns (43.630%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y122        FDCE                         0.000     0.000 r  CPU/FD/PC/loop1[17].a_dff/q_reg/C
    SLICE_X35Y122        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  CPU/FD/PC/loop1[17].a_dff/q_reg/Q
                         net (fo=1, routed)           0.113     0.259    CPU/DX/PC/loop1[17].a_dff/q_reg_1
    SLICE_X35Y122        FDCE                                         r  CPU/DX/PC/loop1[17].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/FD/PC/loop1[26].a_dff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CPU/DX/PC/loop1[26].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.146ns (56.370%)  route 0.113ns (43.630%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y124        FDCE                         0.000     0.000 r  CPU/FD/PC/loop1[26].a_dff/q_reg/C
    SLICE_X37Y124        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  CPU/FD/PC/loop1[26].a_dff/q_reg/Q
                         net (fo=1, routed)           0.113     0.259    CPU/DX/PC/loop1[26].a_dff/q_reg_0
    SLICE_X37Y124        FDCE                                         r  CPU/DX/PC/loop1[26].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/FD/PC/loop1[25].a_dff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CPU/DX/PC/loop1[25].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.146ns (55.975%)  route 0.115ns (44.025%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDCE                         0.000     0.000 r  CPU/FD/PC/loop1[25].a_dff/q_reg/C
    SLICE_X36Y123        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  CPU/FD/PC/loop1[25].a_dff/q_reg/Q
                         net (fo=1, routed)           0.115     0.261    CPU/DX/PC/loop1[25].a_dff/q_reg_0
    SLICE_X36Y123        FDCE                                         r  CPU/DX/PC/loop1[25].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------





