
Tx_M4_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b398  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  0800b638  0800b638  0000c638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b710  0800b710  0000d170  2**0
                  CONTENTS
  4 .ARM          00000008  0800b710  0800b710  0000c710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b718  0800b718  0000d170  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b718  0800b718  0000c718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b71c  0800b71c  0000c71c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000170  24000000  0800b720  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001e20  24000170  0800b890  0000d170  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24001f90  0800b890  0000df90  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000d170  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001acaf  00000000  00000000  0000d19e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c74  00000000  00000000  00027e4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012f0  00000000  00000000  0002bac8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e55  00000000  00000000  0002cdb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003cdc6  00000000  00000000  0002dc0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b9d0  00000000  00000000  0006a9d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0017f533  00000000  00000000  000863a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  002058d6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000052bc  00000000  00000000  0020591c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  0020abd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000170 	.word	0x24000170
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800b620 	.word	0x0800b620

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000174 	.word	0x24000174
 80002dc:	0800b620 	.word	0x0800b620

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b96a 	b.w	800066c <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	460c      	mov	r4, r1
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d14e      	bne.n	800045a <__udivmoddi4+0xaa>
 80003bc:	4694      	mov	ip, r2
 80003be:	458c      	cmp	ip, r1
 80003c0:	4686      	mov	lr, r0
 80003c2:	fab2 f282 	clz	r2, r2
 80003c6:	d962      	bls.n	800048e <__udivmoddi4+0xde>
 80003c8:	b14a      	cbz	r2, 80003de <__udivmoddi4+0x2e>
 80003ca:	f1c2 0320 	rsb	r3, r2, #32
 80003ce:	4091      	lsls	r1, r2
 80003d0:	fa20 f303 	lsr.w	r3, r0, r3
 80003d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003d8:	4319      	orrs	r1, r3
 80003da:	fa00 fe02 	lsl.w	lr, r0, r2
 80003de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e2:	fa1f f68c 	uxth.w	r6, ip
 80003e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80003ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ee:	fb07 1114 	mls	r1, r7, r4, r1
 80003f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003f6:	fb04 f106 	mul.w	r1, r4, r6
 80003fa:	4299      	cmp	r1, r3
 80003fc:	d90a      	bls.n	8000414 <__udivmoddi4+0x64>
 80003fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000402:	f104 30ff 	add.w	r0, r4, #4294967295
 8000406:	f080 8112 	bcs.w	800062e <__udivmoddi4+0x27e>
 800040a:	4299      	cmp	r1, r3
 800040c:	f240 810f 	bls.w	800062e <__udivmoddi4+0x27e>
 8000410:	3c02      	subs	r4, #2
 8000412:	4463      	add	r3, ip
 8000414:	1a59      	subs	r1, r3, r1
 8000416:	fa1f f38e 	uxth.w	r3, lr
 800041a:	fbb1 f0f7 	udiv	r0, r1, r7
 800041e:	fb07 1110 	mls	r1, r7, r0, r1
 8000422:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000426:	fb00 f606 	mul.w	r6, r0, r6
 800042a:	429e      	cmp	r6, r3
 800042c:	d90a      	bls.n	8000444 <__udivmoddi4+0x94>
 800042e:	eb1c 0303 	adds.w	r3, ip, r3
 8000432:	f100 31ff 	add.w	r1, r0, #4294967295
 8000436:	f080 80fc 	bcs.w	8000632 <__udivmoddi4+0x282>
 800043a:	429e      	cmp	r6, r3
 800043c:	f240 80f9 	bls.w	8000632 <__udivmoddi4+0x282>
 8000440:	4463      	add	r3, ip
 8000442:	3802      	subs	r0, #2
 8000444:	1b9b      	subs	r3, r3, r6
 8000446:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800044a:	2100      	movs	r1, #0
 800044c:	b11d      	cbz	r5, 8000456 <__udivmoddi4+0xa6>
 800044e:	40d3      	lsrs	r3, r2
 8000450:	2200      	movs	r2, #0
 8000452:	e9c5 3200 	strd	r3, r2, [r5]
 8000456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045a:	428b      	cmp	r3, r1
 800045c:	d905      	bls.n	800046a <__udivmoddi4+0xba>
 800045e:	b10d      	cbz	r5, 8000464 <__udivmoddi4+0xb4>
 8000460:	e9c5 0100 	strd	r0, r1, [r5]
 8000464:	2100      	movs	r1, #0
 8000466:	4608      	mov	r0, r1
 8000468:	e7f5      	b.n	8000456 <__udivmoddi4+0xa6>
 800046a:	fab3 f183 	clz	r1, r3
 800046e:	2900      	cmp	r1, #0
 8000470:	d146      	bne.n	8000500 <__udivmoddi4+0x150>
 8000472:	42a3      	cmp	r3, r4
 8000474:	d302      	bcc.n	800047c <__udivmoddi4+0xcc>
 8000476:	4290      	cmp	r0, r2
 8000478:	f0c0 80f0 	bcc.w	800065c <__udivmoddi4+0x2ac>
 800047c:	1a86      	subs	r6, r0, r2
 800047e:	eb64 0303 	sbc.w	r3, r4, r3
 8000482:	2001      	movs	r0, #1
 8000484:	2d00      	cmp	r5, #0
 8000486:	d0e6      	beq.n	8000456 <__udivmoddi4+0xa6>
 8000488:	e9c5 6300 	strd	r6, r3, [r5]
 800048c:	e7e3      	b.n	8000456 <__udivmoddi4+0xa6>
 800048e:	2a00      	cmp	r2, #0
 8000490:	f040 8090 	bne.w	80005b4 <__udivmoddi4+0x204>
 8000494:	eba1 040c 	sub.w	r4, r1, ip
 8000498:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800049c:	fa1f f78c 	uxth.w	r7, ip
 80004a0:	2101      	movs	r1, #1
 80004a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004aa:	fb08 4416 	mls	r4, r8, r6, r4
 80004ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004b2:	fb07 f006 	mul.w	r0, r7, r6
 80004b6:	4298      	cmp	r0, r3
 80004b8:	d908      	bls.n	80004cc <__udivmoddi4+0x11c>
 80004ba:	eb1c 0303 	adds.w	r3, ip, r3
 80004be:	f106 34ff 	add.w	r4, r6, #4294967295
 80004c2:	d202      	bcs.n	80004ca <__udivmoddi4+0x11a>
 80004c4:	4298      	cmp	r0, r3
 80004c6:	f200 80cd 	bhi.w	8000664 <__udivmoddi4+0x2b4>
 80004ca:	4626      	mov	r6, r4
 80004cc:	1a1c      	subs	r4, r3, r0
 80004ce:	fa1f f38e 	uxth.w	r3, lr
 80004d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80004d6:	fb08 4410 	mls	r4, r8, r0, r4
 80004da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004de:	fb00 f707 	mul.w	r7, r0, r7
 80004e2:	429f      	cmp	r7, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x148>
 80004e6:	eb1c 0303 	adds.w	r3, ip, r3
 80004ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80004ee:	d202      	bcs.n	80004f6 <__udivmoddi4+0x146>
 80004f0:	429f      	cmp	r7, r3
 80004f2:	f200 80b0 	bhi.w	8000656 <__udivmoddi4+0x2a6>
 80004f6:	4620      	mov	r0, r4
 80004f8:	1bdb      	subs	r3, r3, r7
 80004fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80004fe:	e7a5      	b.n	800044c <__udivmoddi4+0x9c>
 8000500:	f1c1 0620 	rsb	r6, r1, #32
 8000504:	408b      	lsls	r3, r1
 8000506:	fa22 f706 	lsr.w	r7, r2, r6
 800050a:	431f      	orrs	r7, r3
 800050c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000510:	fa04 f301 	lsl.w	r3, r4, r1
 8000514:	ea43 030c 	orr.w	r3, r3, ip
 8000518:	40f4      	lsrs	r4, r6
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	0c38      	lsrs	r0, r7, #16
 8000520:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000524:	fbb4 fef0 	udiv	lr, r4, r0
 8000528:	fa1f fc87 	uxth.w	ip, r7
 800052c:	fb00 441e 	mls	r4, r0, lr, r4
 8000530:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000534:	fb0e f90c 	mul.w	r9, lr, ip
 8000538:	45a1      	cmp	r9, r4
 800053a:	fa02 f201 	lsl.w	r2, r2, r1
 800053e:	d90a      	bls.n	8000556 <__udivmoddi4+0x1a6>
 8000540:	193c      	adds	r4, r7, r4
 8000542:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000546:	f080 8084 	bcs.w	8000652 <__udivmoddi4+0x2a2>
 800054a:	45a1      	cmp	r9, r4
 800054c:	f240 8081 	bls.w	8000652 <__udivmoddi4+0x2a2>
 8000550:	f1ae 0e02 	sub.w	lr, lr, #2
 8000554:	443c      	add	r4, r7
 8000556:	eba4 0409 	sub.w	r4, r4, r9
 800055a:	fa1f f983 	uxth.w	r9, r3
 800055e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000562:	fb00 4413 	mls	r4, r0, r3, r4
 8000566:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800056a:	fb03 fc0c 	mul.w	ip, r3, ip
 800056e:	45a4      	cmp	ip, r4
 8000570:	d907      	bls.n	8000582 <__udivmoddi4+0x1d2>
 8000572:	193c      	adds	r4, r7, r4
 8000574:	f103 30ff 	add.w	r0, r3, #4294967295
 8000578:	d267      	bcs.n	800064a <__udivmoddi4+0x29a>
 800057a:	45a4      	cmp	ip, r4
 800057c:	d965      	bls.n	800064a <__udivmoddi4+0x29a>
 800057e:	3b02      	subs	r3, #2
 8000580:	443c      	add	r4, r7
 8000582:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000586:	fba0 9302 	umull	r9, r3, r0, r2
 800058a:	eba4 040c 	sub.w	r4, r4, ip
 800058e:	429c      	cmp	r4, r3
 8000590:	46ce      	mov	lr, r9
 8000592:	469c      	mov	ip, r3
 8000594:	d351      	bcc.n	800063a <__udivmoddi4+0x28a>
 8000596:	d04e      	beq.n	8000636 <__udivmoddi4+0x286>
 8000598:	b155      	cbz	r5, 80005b0 <__udivmoddi4+0x200>
 800059a:	ebb8 030e 	subs.w	r3, r8, lr
 800059e:	eb64 040c 	sbc.w	r4, r4, ip
 80005a2:	fa04 f606 	lsl.w	r6, r4, r6
 80005a6:	40cb      	lsrs	r3, r1
 80005a8:	431e      	orrs	r6, r3
 80005aa:	40cc      	lsrs	r4, r1
 80005ac:	e9c5 6400 	strd	r6, r4, [r5]
 80005b0:	2100      	movs	r1, #0
 80005b2:	e750      	b.n	8000456 <__udivmoddi4+0xa6>
 80005b4:	f1c2 0320 	rsb	r3, r2, #32
 80005b8:	fa20 f103 	lsr.w	r1, r0, r3
 80005bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80005c0:	fa24 f303 	lsr.w	r3, r4, r3
 80005c4:	4094      	lsls	r4, r2
 80005c6:	430c      	orrs	r4, r1
 80005c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80005cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80005d0:	fa1f f78c 	uxth.w	r7, ip
 80005d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80005d8:	fb08 3110 	mls	r1, r8, r0, r3
 80005dc:	0c23      	lsrs	r3, r4, #16
 80005de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005e2:	fb00 f107 	mul.w	r1, r0, r7
 80005e6:	4299      	cmp	r1, r3
 80005e8:	d908      	bls.n	80005fc <__udivmoddi4+0x24c>
 80005ea:	eb1c 0303 	adds.w	r3, ip, r3
 80005ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80005f2:	d22c      	bcs.n	800064e <__udivmoddi4+0x29e>
 80005f4:	4299      	cmp	r1, r3
 80005f6:	d92a      	bls.n	800064e <__udivmoddi4+0x29e>
 80005f8:	3802      	subs	r0, #2
 80005fa:	4463      	add	r3, ip
 80005fc:	1a5b      	subs	r3, r3, r1
 80005fe:	b2a4      	uxth	r4, r4
 8000600:	fbb3 f1f8 	udiv	r1, r3, r8
 8000604:	fb08 3311 	mls	r3, r8, r1, r3
 8000608:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800060c:	fb01 f307 	mul.w	r3, r1, r7
 8000610:	42a3      	cmp	r3, r4
 8000612:	d908      	bls.n	8000626 <__udivmoddi4+0x276>
 8000614:	eb1c 0404 	adds.w	r4, ip, r4
 8000618:	f101 36ff 	add.w	r6, r1, #4294967295
 800061c:	d213      	bcs.n	8000646 <__udivmoddi4+0x296>
 800061e:	42a3      	cmp	r3, r4
 8000620:	d911      	bls.n	8000646 <__udivmoddi4+0x296>
 8000622:	3902      	subs	r1, #2
 8000624:	4464      	add	r4, ip
 8000626:	1ae4      	subs	r4, r4, r3
 8000628:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800062c:	e739      	b.n	80004a2 <__udivmoddi4+0xf2>
 800062e:	4604      	mov	r4, r0
 8000630:	e6f0      	b.n	8000414 <__udivmoddi4+0x64>
 8000632:	4608      	mov	r0, r1
 8000634:	e706      	b.n	8000444 <__udivmoddi4+0x94>
 8000636:	45c8      	cmp	r8, r9
 8000638:	d2ae      	bcs.n	8000598 <__udivmoddi4+0x1e8>
 800063a:	ebb9 0e02 	subs.w	lr, r9, r2
 800063e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000642:	3801      	subs	r0, #1
 8000644:	e7a8      	b.n	8000598 <__udivmoddi4+0x1e8>
 8000646:	4631      	mov	r1, r6
 8000648:	e7ed      	b.n	8000626 <__udivmoddi4+0x276>
 800064a:	4603      	mov	r3, r0
 800064c:	e799      	b.n	8000582 <__udivmoddi4+0x1d2>
 800064e:	4630      	mov	r0, r6
 8000650:	e7d4      	b.n	80005fc <__udivmoddi4+0x24c>
 8000652:	46d6      	mov	lr, sl
 8000654:	e77f      	b.n	8000556 <__udivmoddi4+0x1a6>
 8000656:	4463      	add	r3, ip
 8000658:	3802      	subs	r0, #2
 800065a:	e74d      	b.n	80004f8 <__udivmoddi4+0x148>
 800065c:	4606      	mov	r6, r0
 800065e:	4623      	mov	r3, r4
 8000660:	4608      	mov	r0, r1
 8000662:	e70f      	b.n	8000484 <__udivmoddi4+0xd4>
 8000664:	3e02      	subs	r6, #2
 8000666:	4463      	add	r3, ip
 8000668:	e730      	b.n	80004cc <__udivmoddi4+0x11c>
 800066a:	bf00      	nop

0800066c <__aeabi_idiv0>:
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop

08000670 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000674:	4b3d      	ldr	r3, [pc, #244]	@ (800076c <SystemInit+0xfc>)
 8000676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800067a:	4a3c      	ldr	r2, [pc, #240]	@ (800076c <SystemInit+0xfc>)
 800067c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000680:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000684:	4b39      	ldr	r3, [pc, #228]	@ (800076c <SystemInit+0xfc>)
 8000686:	691b      	ldr	r3, [r3, #16]
 8000688:	4a38      	ldr	r2, [pc, #224]	@ (800076c <SystemInit+0xfc>)
 800068a:	f043 0310 	orr.w	r3, r3, #16
 800068e:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000690:	4b37      	ldr	r3, [pc, #220]	@ (8000770 <SystemInit+0x100>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	f003 030f 	and.w	r3, r3, #15
 8000698:	2b06      	cmp	r3, #6
 800069a:	d807      	bhi.n	80006ac <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800069c:	4b34      	ldr	r3, [pc, #208]	@ (8000770 <SystemInit+0x100>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	f023 030f 	bic.w	r3, r3, #15
 80006a4:	4a32      	ldr	r2, [pc, #200]	@ (8000770 <SystemInit+0x100>)
 80006a6:	f043 0307 	orr.w	r3, r3, #7
 80006aa:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006ac:	4b31      	ldr	r3, [pc, #196]	@ (8000774 <SystemInit+0x104>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a30      	ldr	r2, [pc, #192]	@ (8000774 <SystemInit+0x104>)
 80006b2:	f043 0301 	orr.w	r3, r3, #1
 80006b6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006b8:	4b2e      	ldr	r3, [pc, #184]	@ (8000774 <SystemInit+0x104>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006be:	4b2d      	ldr	r3, [pc, #180]	@ (8000774 <SystemInit+0x104>)
 80006c0:	681a      	ldr	r2, [r3, #0]
 80006c2:	492c      	ldr	r1, [pc, #176]	@ (8000774 <SystemInit+0x104>)
 80006c4:	4b2c      	ldr	r3, [pc, #176]	@ (8000778 <SystemInit+0x108>)
 80006c6:	4013      	ands	r3, r2
 80006c8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006ca:	4b29      	ldr	r3, [pc, #164]	@ (8000770 <SystemInit+0x100>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	f003 0308 	and.w	r3, r3, #8
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d007      	beq.n	80006e6 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006d6:	4b26      	ldr	r3, [pc, #152]	@ (8000770 <SystemInit+0x100>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	f023 030f 	bic.w	r3, r3, #15
 80006de:	4a24      	ldr	r2, [pc, #144]	@ (8000770 <SystemInit+0x100>)
 80006e0:	f043 0307 	orr.w	r3, r3, #7
 80006e4:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80006e6:	4b23      	ldr	r3, [pc, #140]	@ (8000774 <SystemInit+0x104>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80006ec:	4b21      	ldr	r3, [pc, #132]	@ (8000774 <SystemInit+0x104>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80006f2:	4b20      	ldr	r3, [pc, #128]	@ (8000774 <SystemInit+0x104>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80006f8:	4b1e      	ldr	r3, [pc, #120]	@ (8000774 <SystemInit+0x104>)
 80006fa:	4a20      	ldr	r2, [pc, #128]	@ (800077c <SystemInit+0x10c>)
 80006fc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80006fe:	4b1d      	ldr	r3, [pc, #116]	@ (8000774 <SystemInit+0x104>)
 8000700:	4a1f      	ldr	r2, [pc, #124]	@ (8000780 <SystemInit+0x110>)
 8000702:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000704:	4b1b      	ldr	r3, [pc, #108]	@ (8000774 <SystemInit+0x104>)
 8000706:	4a1f      	ldr	r2, [pc, #124]	@ (8000784 <SystemInit+0x114>)
 8000708:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800070a:	4b1a      	ldr	r3, [pc, #104]	@ (8000774 <SystemInit+0x104>)
 800070c:	2200      	movs	r2, #0
 800070e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000710:	4b18      	ldr	r3, [pc, #96]	@ (8000774 <SystemInit+0x104>)
 8000712:	4a1c      	ldr	r2, [pc, #112]	@ (8000784 <SystemInit+0x114>)
 8000714:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000716:	4b17      	ldr	r3, [pc, #92]	@ (8000774 <SystemInit+0x104>)
 8000718:	2200      	movs	r2, #0
 800071a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800071c:	4b15      	ldr	r3, [pc, #84]	@ (8000774 <SystemInit+0x104>)
 800071e:	4a19      	ldr	r2, [pc, #100]	@ (8000784 <SystemInit+0x114>)
 8000720:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000722:	4b14      	ldr	r3, [pc, #80]	@ (8000774 <SystemInit+0x104>)
 8000724:	2200      	movs	r2, #0
 8000726:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000728:	4b12      	ldr	r3, [pc, #72]	@ (8000774 <SystemInit+0x104>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	4a11      	ldr	r2, [pc, #68]	@ (8000774 <SystemInit+0x104>)
 800072e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000732:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000734:	4b0f      	ldr	r3, [pc, #60]	@ (8000774 <SystemInit+0x104>)
 8000736:	2200      	movs	r2, #0
 8000738:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800073a:	4b13      	ldr	r3, [pc, #76]	@ (8000788 <SystemInit+0x118>)
 800073c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800073e:	4a12      	ldr	r2, [pc, #72]	@ (8000788 <SystemInit+0x118>)
 8000740:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000744:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000746:	4b11      	ldr	r3, [pc, #68]	@ (800078c <SystemInit+0x11c>)
 8000748:	681a      	ldr	r2, [r3, #0]
 800074a:	4b11      	ldr	r3, [pc, #68]	@ (8000790 <SystemInit+0x120>)
 800074c:	4013      	ands	r3, r2
 800074e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000752:	d202      	bcs.n	800075a <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000754:	4b0f      	ldr	r3, [pc, #60]	@ (8000794 <SystemInit+0x124>)
 8000756:	2201      	movs	r2, #1
 8000758:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800075a:	4b0f      	ldr	r3, [pc, #60]	@ (8000798 <SystemInit+0x128>)
 800075c:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000760:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000762:	bf00      	nop
 8000764:	46bd      	mov	sp, r7
 8000766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076a:	4770      	bx	lr
 800076c:	e000ed00 	.word	0xe000ed00
 8000770:	52002000 	.word	0x52002000
 8000774:	58024400 	.word	0x58024400
 8000778:	eaf6ed7f 	.word	0xeaf6ed7f
 800077c:	02020200 	.word	0x02020200
 8000780:	01ff0000 	.word	0x01ff0000
 8000784:	01010280 	.word	0x01010280
 8000788:	580000c0 	.word	0x580000c0
 800078c:	5c001000 	.word	0x5c001000
 8000790:	ffff0000 	.word	0xffff0000
 8000794:	51008108 	.word	0x51008108
 8000798:	52004000 	.word	0x52004000

0800079c <get_M4>:

// pointer to shared_data struct (inter-core buffers and status)
volatile struct shared_data * const xfr_ptr = (struct shared_data *)0x38001000;

int * get_M4() // get data from M4 to M7 buffer
{
 800079c:	b480      	push	{r7}
 800079e:	b083      	sub	sp, #12
 80007a0:	af00      	add	r7, sp, #0
	static int buffer[9]; // buffer to receive data
	if (xfr_ptr->sts_4to7 == 1) // if M4 to M7 buffer has data
 80007a2:	4b15      	ldr	r3, [pc, #84]	@ (80007f8 <get_M4+0x5c>)
 80007a4:	781b      	ldrb	r3, [r3, #0]
 80007a6:	b2db      	uxtb	r3, r3
 80007a8:	2b01      	cmp	r3, #1
 80007aa:	d11d      	bne.n	80007e8 <get_M4+0x4c>
	{
		xfr_ptr->sts_4to7 = 2; // lock the M4 to M7 buffer
 80007ac:	4b12      	ldr	r3, [pc, #72]	@ (80007f8 <get_M4+0x5c>)
 80007ae:	2202      	movs	r2, #2
 80007b0:	701a      	strb	r2, [r3, #0]
		for(int n = 0; n < 9; n++)
 80007b2:	2300      	movs	r3, #0
 80007b4:	607b      	str	r3, [r7, #4]
 80007b6:	e011      	b.n	80007dc <get_M4+0x40>
		{
			buffer[n] = xfr_ptr->M4toM7[n]; // transfer data
 80007b8:	4a0f      	ldr	r2, [pc, #60]	@ (80007f8 <get_M4+0x5c>)
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	009b      	lsls	r3, r3, #2
 80007be:	4413      	add	r3, r2
 80007c0:	685a      	ldr	r2, [r3, #4]
 80007c2:	490e      	ldr	r1, [pc, #56]	@ (80007fc <get_M4+0x60>)
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			xfr_ptr->M4toM7[n] = 0; // clear M4 to M7 buffer
 80007ca:	4a0b      	ldr	r2, [pc, #44]	@ (80007f8 <get_M4+0x5c>)
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	009b      	lsls	r3, r3, #2
 80007d0:	4413      	add	r3, r2
 80007d2:	2200      	movs	r2, #0
 80007d4:	605a      	str	r2, [r3, #4]
		for(int n = 0; n < 9; n++)
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	3301      	adds	r3, #1
 80007da:	607b      	str	r3, [r7, #4]
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	2b08      	cmp	r3, #8
 80007e0:	ddea      	ble.n	80007b8 <get_M4+0x1c>
		}
		xfr_ptr->sts_4to7 = 0; // M4 to M7 buffer is empty
 80007e2:	4b05      	ldr	r3, [pc, #20]	@ (80007f8 <get_M4+0x5c>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	701a      	strb	r2, [r3, #0]
	}
	return buffer; // return the buffer (pointer)
 80007e8:	4b04      	ldr	r3, [pc, #16]	@ (80007fc <get_M4+0x60>)
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	370c      	adds	r7, #12
 80007ee:	46bd      	mov	sp, r7
 80007f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f4:	4770      	bx	lr
 80007f6:	bf00      	nop
 80007f8:	38001000 	.word	0x38001000
 80007fc:	2400019c 	.word	0x2400019c

08000800 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000800:	b5b0      	push	{r4, r5, r7, lr}
 8000802:	b0b2      	sub	sp, #200	@ 0xc8
 8000804:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000806:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800080a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 800080e:	bf00      	nop
 8000810:	4b69      	ldr	r3, [pc, #420]	@ (80009b8 <main+0x1b8>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000818:	2b00      	cmp	r3, #0
 800081a:	d006      	beq.n	800082a <main+0x2a>
 800081c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8000820:	1e5a      	subs	r2, r3, #1
 8000822:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8000826:	2b00      	cmp	r3, #0
 8000828:	dcf2      	bgt.n	8000810 <main+0x10>
  if ( timeout < 0 )
 800082a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800082e:	2b00      	cmp	r3, #0
 8000830:	da01      	bge.n	8000836 <main+0x36>
  {
  Error_Handler();
 8000832:	f000 f9e3 	bl	8000bfc <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000836:	f000 fc69 	bl	800110c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800083a:	f000 f8c7 	bl	80009cc <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 800083e:	4b5e      	ldr	r3, [pc, #376]	@ (80009b8 <main+0x1b8>)
 8000840:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000844:	4a5c      	ldr	r2, [pc, #368]	@ (80009b8 <main+0x1b8>)
 8000846:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800084a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800084e:	4b5a      	ldr	r3, [pc, #360]	@ (80009b8 <main+0x1b8>)
 8000850:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000854:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000858:	603b      	str	r3, [r7, #0]
 800085a:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 800085c:	2000      	movs	r0, #0
 800085e:	f001 f875 	bl	800194c <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000862:	2100      	movs	r1, #0
 8000864:	2000      	movs	r0, #0
 8000866:	f001 f88b 	bl	8001980 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 800086a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800086e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000872:	bf00      	nop
 8000874:	4b50      	ldr	r3, [pc, #320]	@ (80009b8 <main+0x1b8>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800087c:	2b00      	cmp	r3, #0
 800087e:	d106      	bne.n	800088e <main+0x8e>
 8000880:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8000884:	1e5a      	subs	r2, r3, #1
 8000886:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800088a:	2b00      	cmp	r3, #0
 800088c:	dcf2      	bgt.n	8000874 <main+0x74>
if ( timeout < 0 )
 800088e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8000892:	2b00      	cmp	r3, #0
 8000894:	da01      	bge.n	800089a <main+0x9a>
{
Error_Handler();
 8000896:	f000 f9b1 	bl	8000bfc <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800089a:	f000 f917 	bl	8000acc <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 800089e:	f009 fccf 	bl	800a240 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 80008a2:	2000      	movs	r0, #0
 80008a4:	f000 fa6a 	bl	8000d7c <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 80008a8:	2001      	movs	r0, #1
 80008aa:	f000 fa67 	bl	8000d7c <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 80008ae:	2002      	movs	r0, #2
 80008b0:	f000 fa64 	bl	8000d7c <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80008b4:	2101      	movs	r1, #1
 80008b6:	2000      	movs	r0, #0
 80008b8:	f000 fad6 	bl	8000e68 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80008bc:	4b3f      	ldr	r3, [pc, #252]	@ (80009bc <main+0x1bc>)
 80008be:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008c2:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80008c4:	4b3d      	ldr	r3, [pc, #244]	@ (80009bc <main+0x1bc>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80008ca:	4b3c      	ldr	r3, [pc, #240]	@ (80009bc <main+0x1bc>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 80008d0:	4b3a      	ldr	r3, [pc, #232]	@ (80009bc <main+0x1bc>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80008d6:	4b39      	ldr	r3, [pc, #228]	@ (80009bc <main+0x1bc>)
 80008d8:	2200      	movs	r2, #0
 80008da:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80008dc:	4937      	ldr	r1, [pc, #220]	@ (80009bc <main+0x1bc>)
 80008de:	2000      	movs	r0, #0
 80008e0:	f000 fb52 	bl	8000f88 <BSP_COM_Init>
 80008e4:	4603      	mov	r3, r0
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d001      	beq.n	80008ee <main+0xee>
  {
    Error_Handler();
 80008ea:	f000 f987 	bl	8000bfc <Error_Handler>
  }

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  xfr_ptr->sts_4to7 = 0;
 80008ee:	4b34      	ldr	r3, [pc, #208]	@ (80009c0 <main+0x1c0>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	701a      	strb	r2, [r3, #0]
  xfr_ptr->sts_7to4 = 0;
 80008f4:	4b32      	ldr	r3, [pc, #200]	@ (80009c0 <main+0x1c0>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	705a      	strb	r2, [r3, #1]
  int *xfr_data;
  char message[100] = {'\0'};
 80008fa:	2300      	movs	r3, #0
 80008fc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80008fe:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000902:	2260      	movs	r2, #96	@ 0x60
 8000904:	2100      	movs	r1, #0
 8000906:	4618      	mov	r0, r3
 8000908:	f00a fa0a 	bl	800ad20 <memset>
  int Retorno[9] = {20,20,20,0,0,0,0,0,0};//Correntes (3 robos), LatÃªncia (3 Robos), Perda de Pacote (3 Robos)
 800090c:	4b2d      	ldr	r3, [pc, #180]	@ (80009c4 <main+0x1c4>)
 800090e:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 8000912:	461d      	mov	r5, r3
 8000914:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000916:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000918:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800091a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800091c:	682b      	ldr	r3, [r5, #0]
 800091e:	6023      	str	r3, [r4, #0]
  int Software[12] = {0,0,0,0,0,0,0,0,0,0,0,0}; //((vel)*4Rodas)*3Robos
 8000920:	1d3b      	adds	r3, r7, #4
 8000922:	2230      	movs	r2, #48	@ 0x30
 8000924:	2100      	movs	r1, #0
 8000926:	4618      	mov	r0, r3
 8000928:	f00a f9fa 	bl	800ad20 <memset>
  while (1)
  {
	  if(xfr_ptr->sts_4to7 == 1){
 800092c:	4b24      	ldr	r3, [pc, #144]	@ (80009c0 <main+0x1c0>)
 800092e:	781b      	ldrb	r3, [r3, #0]
 8000930:	b2db      	uxtb	r3, r3
 8000932:	2b01      	cmp	r3, #1
 8000934:	d103      	bne.n	800093e <main+0x13e>
		xfr_data = get_M4();
 8000936:	f7ff ff31 	bl	800079c <get_M4>
 800093a:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0
	  }
	  for(uint8_t i=0; i<9;i++){
 800093e:	2300      	movs	r3, #0
 8000940:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 8000944:	e012      	b.n	800096c <main+0x16c>
		Retorno[i] = xfr_data[i];
 8000946:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800094a:	009b      	lsls	r3, r3, #2
 800094c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8000950:	441a      	add	r2, r3
 8000952:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8000956:	6812      	ldr	r2, [r2, #0]
 8000958:	009b      	lsls	r3, r3, #2
 800095a:	33c8      	adds	r3, #200	@ 0xc8
 800095c:	443b      	add	r3, r7
 800095e:	f843 2c94 	str.w	r2, [r3, #-148]
	  for(uint8_t i=0; i<9;i++){
 8000962:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8000966:	3301      	adds	r3, #1
 8000968:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 800096c:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8000970:	2b08      	cmp	r3, #8
 8000972:	d9e8      	bls.n	8000946 <main+0x146>
	  }
	CDC_Receive_FS(Software,sizeof(Software));
 8000974:	1d3b      	adds	r3, r7, #4
 8000976:	2130      	movs	r1, #48	@ 0x30
 8000978:	4618      	mov	r0, r3
 800097a:	f009 fd0d 	bl	800a398 <CDC_Receive_FS>
	Retorno[0] = Software[1];
 800097e:	68bb      	ldr	r3, [r7, #8]
 8000980:	637b      	str	r3, [r7, #52]	@ 0x34
	sprintf(message, "%d\n",Retorno[0]);
 8000982:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000984:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000988:	490f      	ldr	r1, [pc, #60]	@ (80009c8 <main+0x1c8>)
 800098a:	4618      	mov	r0, r3
 800098c:	f00a f9a8 	bl	800ace0 <siprintf>
	CDC_Transmit_FS(message,sizeof(message));
 8000990:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000994:	2164      	movs	r1, #100	@ 0x64
 8000996:	4618      	mov	r0, r3
 8000998:	f009 fd12 	bl	800a3c0 <CDC_Transmit_FS>
	if(xfr_ptr->sts_7to4 == 0){
 800099c:	4b08      	ldr	r3, [pc, #32]	@ (80009c0 <main+0x1c0>)
 800099e:	785b      	ldrb	r3, [r3, #1]
 80009a0:	b2db      	uxtb	r3, r3
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d102      	bne.n	80009ac <main+0x1ac>
		 xfr_ptr->sts_7to4 = 1;
 80009a6:	4b06      	ldr	r3, [pc, #24]	@ (80009c0 <main+0x1c0>)
 80009a8:	2201      	movs	r2, #1
 80009aa:	705a      	strb	r2, [r3, #1]
	 }


	HAL_Delay(1000);
 80009ac:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80009b0:	f000 fc3e 	bl	8001230 <HAL_Delay>
	  if(xfr_ptr->sts_4to7 == 1){
 80009b4:	e7ba      	b.n	800092c <main+0x12c>
 80009b6:	bf00      	nop
 80009b8:	58024400 	.word	0x58024400
 80009bc:	2400018c 	.word	0x2400018c
 80009c0:	38001000 	.word	0x38001000
 80009c4:	0800b63c 	.word	0x0800b63c
 80009c8:	0800b638 	.word	0x0800b638

080009cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b09c      	sub	sp, #112	@ 0x70
 80009d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009d6:	224c      	movs	r2, #76	@ 0x4c
 80009d8:	2100      	movs	r1, #0
 80009da:	4618      	mov	r0, r3
 80009dc:	f00a f9a0 	bl	800ad20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009e0:	1d3b      	adds	r3, r7, #4
 80009e2:	2220      	movs	r2, #32
 80009e4:	2100      	movs	r1, #0
 80009e6:	4618      	mov	r0, r3
 80009e8:	f00a f99a 	bl	800ad20 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80009ec:	2004      	movs	r0, #4
 80009ee:	f002 fa79 	bl	8002ee4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80009f2:	2300      	movs	r3, #0
 80009f4:	603b      	str	r3, [r7, #0]
 80009f6:	4b33      	ldr	r3, [pc, #204]	@ (8000ac4 <SystemClock_Config+0xf8>)
 80009f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009fa:	4a32      	ldr	r2, [pc, #200]	@ (8000ac4 <SystemClock_Config+0xf8>)
 80009fc:	f023 0301 	bic.w	r3, r3, #1
 8000a00:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000a02:	4b30      	ldr	r3, [pc, #192]	@ (8000ac4 <SystemClock_Config+0xf8>)
 8000a04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a06:	f003 0301 	and.w	r3, r3, #1
 8000a0a:	603b      	str	r3, [r7, #0]
 8000a0c:	4b2e      	ldr	r3, [pc, #184]	@ (8000ac8 <SystemClock_Config+0xfc>)
 8000a0e:	699b      	ldr	r3, [r3, #24]
 8000a10:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000a14:	4a2c      	ldr	r2, [pc, #176]	@ (8000ac8 <SystemClock_Config+0xfc>)
 8000a16:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a1a:	6193      	str	r3, [r2, #24]
 8000a1c:	4b2a      	ldr	r3, [pc, #168]	@ (8000ac8 <SystemClock_Config+0xfc>)
 8000a1e:	699b      	ldr	r3, [r3, #24]
 8000a20:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000a24:	603b      	str	r3, [r7, #0]
 8000a26:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000a28:	bf00      	nop
 8000a2a:	4b27      	ldr	r3, [pc, #156]	@ (8000ac8 <SystemClock_Config+0xfc>)
 8000a2c:	699b      	ldr	r3, [r3, #24]
 8000a2e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000a32:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000a36:	d1f8      	bne.n	8000a2a <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8000a38:	2322      	movs	r3, #34	@ 0x22
 8000a3a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000a3c:	2301      	movs	r3, #1
 8000a3e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a40:	2340      	movs	r3, #64	@ 0x40
 8000a42:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000a44:	2301      	movs	r3, #1
 8000a46:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a48:	2302      	movs	r3, #2
 8000a4a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000a50:	2304      	movs	r3, #4
 8000a52:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 25;
 8000a54:	2319      	movs	r3, #25
 8000a56:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000a58:	2302      	movs	r3, #2
 8000a5a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000a5c:	2305      	movs	r3, #5
 8000a5e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a60:	2302      	movs	r3, #2
 8000a62:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000a64:	230c      	movs	r3, #12
 8000a66:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a74:	4618      	mov	r0, r3
 8000a76:	f002 fa9f 	bl	8002fb8 <HAL_RCC_OscConfig>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d001      	beq.n	8000a84 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000a80:	f000 f8bc 	bl	8000bfc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a84:	233f      	movs	r3, #63	@ 0x3f
 8000a86:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a88:	2303      	movs	r3, #3
 8000a8a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000a90:	2300      	movs	r3, #0
 8000a92:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000a94:	2340      	movs	r3, #64	@ 0x40
 8000a96:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000a98:	2340      	movs	r3, #64	@ 0x40
 8000a9a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000a9c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000aa0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000aa2:	2340      	movs	r3, #64	@ 0x40
 8000aa4:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000aa6:	1d3b      	adds	r3, r7, #4
 8000aa8:	2104      	movs	r1, #4
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f002 fede 	bl	800386c <HAL_RCC_ClockConfig>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <SystemClock_Config+0xee>
  {
    Error_Handler();
 8000ab6:	f000 f8a1 	bl	8000bfc <Error_Handler>
  }
}
 8000aba:	bf00      	nop
 8000abc:	3770      	adds	r7, #112	@ 0x70
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	58000400 	.word	0x58000400
 8000ac8:	58024800 	.word	0x58024800

08000acc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b08a      	sub	sp, #40	@ 0x28
 8000ad0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ad2:	f107 0314 	add.w	r3, r7, #20
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	601a      	str	r2, [r3, #0]
 8000ada:	605a      	str	r2, [r3, #4]
 8000adc:	609a      	str	r2, [r3, #8]
 8000ade:	60da      	str	r2, [r3, #12]
 8000ae0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ae2:	4b41      	ldr	r3, [pc, #260]	@ (8000be8 <MX_GPIO_Init+0x11c>)
 8000ae4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ae8:	4a3f      	ldr	r2, [pc, #252]	@ (8000be8 <MX_GPIO_Init+0x11c>)
 8000aea:	f043 0304 	orr.w	r3, r3, #4
 8000aee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000af2:	4b3d      	ldr	r3, [pc, #244]	@ (8000be8 <MX_GPIO_Init+0x11c>)
 8000af4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000af8:	f003 0304 	and.w	r3, r3, #4
 8000afc:	613b      	str	r3, [r7, #16]
 8000afe:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b00:	4b39      	ldr	r3, [pc, #228]	@ (8000be8 <MX_GPIO_Init+0x11c>)
 8000b02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b06:	4a38      	ldr	r2, [pc, #224]	@ (8000be8 <MX_GPIO_Init+0x11c>)
 8000b08:	f043 0301 	orr.w	r3, r3, #1
 8000b0c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b10:	4b35      	ldr	r3, [pc, #212]	@ (8000be8 <MX_GPIO_Init+0x11c>)
 8000b12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b16:	f003 0301 	and.w	r3, r3, #1
 8000b1a:	60fb      	str	r3, [r7, #12]
 8000b1c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b1e:	4b32      	ldr	r3, [pc, #200]	@ (8000be8 <MX_GPIO_Init+0x11c>)
 8000b20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b24:	4a30      	ldr	r2, [pc, #192]	@ (8000be8 <MX_GPIO_Init+0x11c>)
 8000b26:	f043 0302 	orr.w	r3, r3, #2
 8000b2a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b2e:	4b2e      	ldr	r3, [pc, #184]	@ (8000be8 <MX_GPIO_Init+0x11c>)
 8000b30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b34:	f003 0302 	and.w	r3, r3, #2
 8000b38:	60bb      	str	r3, [r7, #8]
 8000b3a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b3c:	4b2a      	ldr	r3, [pc, #168]	@ (8000be8 <MX_GPIO_Init+0x11c>)
 8000b3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b42:	4a29      	ldr	r2, [pc, #164]	@ (8000be8 <MX_GPIO_Init+0x11c>)
 8000b44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b48:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b4c:	4b26      	ldr	r3, [pc, #152]	@ (8000be8 <MX_GPIO_Init+0x11c>)
 8000b4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b56:	607b      	str	r3, [r7, #4]
 8000b58:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000b5a:	2332      	movs	r3, #50	@ 0x32
 8000b5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b5e:	2302      	movs	r3, #2
 8000b60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b62:	2300      	movs	r3, #0
 8000b64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b66:	2300      	movs	r3, #0
 8000b68:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b6a:	230b      	movs	r3, #11
 8000b6c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b6e:	f107 0314 	add.w	r3, r7, #20
 8000b72:	4619      	mov	r1, r3
 8000b74:	481d      	ldr	r0, [pc, #116]	@ (8000bec <MX_GPIO_Init+0x120>)
 8000b76:	f000 fd1f 	bl	80015b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000b7a:	2386      	movs	r3, #134	@ 0x86
 8000b7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b7e:	2302      	movs	r3, #2
 8000b80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b82:	2300      	movs	r3, #0
 8000b84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b86:	2300      	movs	r3, #0
 8000b88:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b8a:	230b      	movs	r3, #11
 8000b8c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b8e:	f107 0314 	add.w	r3, r7, #20
 8000b92:	4619      	mov	r1, r3
 8000b94:	4816      	ldr	r0, [pc, #88]	@ (8000bf0 <MX_GPIO_Init+0x124>)
 8000b96:	f000 fd0f 	bl	80015b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000b9a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba0:	2302      	movs	r3, #2
 8000ba2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bac:	230b      	movs	r3, #11
 8000bae:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bb0:	f107 0314 	add.w	r3, r7, #20
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	480f      	ldr	r0, [pc, #60]	@ (8000bf4 <MX_GPIO_Init+0x128>)
 8000bb8:	f000 fcfe 	bl	80015b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000bbc:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000bc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc2:	2302      	movs	r3, #2
 8000bc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bce:	230b      	movs	r3, #11
 8000bd0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000bd2:	f107 0314 	add.w	r3, r7, #20
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	4807      	ldr	r0, [pc, #28]	@ (8000bf8 <MX_GPIO_Init+0x12c>)
 8000bda:	f000 fced 	bl	80015b8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000bde:	bf00      	nop
 8000be0:	3728      	adds	r7, #40	@ 0x28
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	58024400 	.word	0x58024400
 8000bec:	58020800 	.word	0x58020800
 8000bf0:	58020000 	.word	0x58020000
 8000bf4:	58020400 	.word	0x58020400
 8000bf8:	58021800 	.word	0x58021800

08000bfc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c00:	b672      	cpsid	i
}
 8000c02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c04:	bf00      	nop
 8000c06:	e7fd      	b.n	8000c04 <Error_Handler+0x8>

08000c08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	b083      	sub	sp, #12
 8000c0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c0e:	4b0a      	ldr	r3, [pc, #40]	@ (8000c38 <HAL_MspInit+0x30>)
 8000c10:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c14:	4a08      	ldr	r2, [pc, #32]	@ (8000c38 <HAL_MspInit+0x30>)
 8000c16:	f043 0302 	orr.w	r3, r3, #2
 8000c1a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000c1e:	4b06      	ldr	r3, [pc, #24]	@ (8000c38 <HAL_MspInit+0x30>)
 8000c20:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c24:	f003 0302 	and.w	r3, r3, #2
 8000c28:	607b      	str	r3, [r7, #4]
 8000c2a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c2c:	bf00      	nop
 8000c2e:	370c      	adds	r7, #12
 8000c30:	46bd      	mov	sp, r7
 8000c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c36:	4770      	bx	lr
 8000c38:	58024400 	.word	0x58024400

08000c3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c40:	bf00      	nop
 8000c42:	e7fd      	b.n	8000c40 <NMI_Handler+0x4>

08000c44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c48:	bf00      	nop
 8000c4a:	e7fd      	b.n	8000c48 <HardFault_Handler+0x4>

08000c4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c50:	bf00      	nop
 8000c52:	e7fd      	b.n	8000c50 <MemManage_Handler+0x4>

08000c54 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c58:	bf00      	nop
 8000c5a:	e7fd      	b.n	8000c58 <BusFault_Handler+0x4>

08000c5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c60:	bf00      	nop
 8000c62:	e7fd      	b.n	8000c60 <UsageFault_Handler+0x4>

08000c64 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c68:	bf00      	nop
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c70:	4770      	bx	lr

08000c72 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c72:	b480      	push	{r7}
 8000c74:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c76:	bf00      	nop
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7e:	4770      	bx	lr

08000c80 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c84:	bf00      	nop
 8000c86:	46bd      	mov	sp, r7
 8000c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8c:	4770      	bx	lr

08000c8e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c8e:	b580      	push	{r7, lr}
 8000c90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c92:	f000 faad 	bl	80011f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c96:	bf00      	nop
 8000c98:	bd80      	pop	{r7, pc}

08000c9a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000c9a:	b580      	push	{r7, lr}
 8000c9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000c9e:	2000      	movs	r0, #0
 8000ca0:	f000 f954 	bl	8000f4c <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000ca4:	bf00      	nop
 8000ca6:	bd80      	pop	{r7, pc}

08000ca8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000cac:	4802      	ldr	r0, [pc, #8]	@ (8000cb8 <OTG_FS_IRQHandler+0x10>)
 8000cae:	f000 ffbc 	bl	8001c2a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000cb2:	bf00      	nop
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	24001744 	.word	0x24001744

08000cbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b086      	sub	sp, #24
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cc4:	4a14      	ldr	r2, [pc, #80]	@ (8000d18 <_sbrk+0x5c>)
 8000cc6:	4b15      	ldr	r3, [pc, #84]	@ (8000d1c <_sbrk+0x60>)
 8000cc8:	1ad3      	subs	r3, r2, r3
 8000cca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cd0:	4b13      	ldr	r3, [pc, #76]	@ (8000d20 <_sbrk+0x64>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d102      	bne.n	8000cde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cd8:	4b11      	ldr	r3, [pc, #68]	@ (8000d20 <_sbrk+0x64>)
 8000cda:	4a12      	ldr	r2, [pc, #72]	@ (8000d24 <_sbrk+0x68>)
 8000cdc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cde:	4b10      	ldr	r3, [pc, #64]	@ (8000d20 <_sbrk+0x64>)
 8000ce0:	681a      	ldr	r2, [r3, #0]
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	4413      	add	r3, r2
 8000ce6:	693a      	ldr	r2, [r7, #16]
 8000ce8:	429a      	cmp	r2, r3
 8000cea:	d207      	bcs.n	8000cfc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cec:	f00a f820 	bl	800ad30 <__errno>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	220c      	movs	r2, #12
 8000cf4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cf6:	f04f 33ff 	mov.w	r3, #4294967295
 8000cfa:	e009      	b.n	8000d10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cfc:	4b08      	ldr	r3, [pc, #32]	@ (8000d20 <_sbrk+0x64>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d02:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <_sbrk+0x64>)
 8000d04:	681a      	ldr	r2, [r3, #0]
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	4413      	add	r3, r2
 8000d0a:	4a05      	ldr	r2, [pc, #20]	@ (8000d20 <_sbrk+0x64>)
 8000d0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d0e:	68fb      	ldr	r3, [r7, #12]
}
 8000d10:	4618      	mov	r0, r3
 8000d12:	3718      	adds	r7, #24
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	24080000 	.word	0x24080000
 8000d1c:	00000400 	.word	0x00000400
 8000d20:	240001c0 	.word	0x240001c0
 8000d24:	24001f90 	.word	0x24001f90

08000d28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000d28:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d60 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000d2c:	f7ff fca0 	bl	8000670 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d30:	480c      	ldr	r0, [pc, #48]	@ (8000d64 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d32:	490d      	ldr	r1, [pc, #52]	@ (8000d68 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d34:	4a0d      	ldr	r2, [pc, #52]	@ (8000d6c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d38:	e002      	b.n	8000d40 <LoopCopyDataInit>

08000d3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d3e:	3304      	adds	r3, #4

08000d40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d44:	d3f9      	bcc.n	8000d3a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d46:	4a0a      	ldr	r2, [pc, #40]	@ (8000d70 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d48:	4c0a      	ldr	r4, [pc, #40]	@ (8000d74 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d4c:	e001      	b.n	8000d52 <LoopFillZerobss>

08000d4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d50:	3204      	adds	r2, #4

08000d52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d54:	d3fb      	bcc.n	8000d4e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d56:	f009 fff1 	bl	800ad3c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d5a:	f7ff fd51 	bl	8000800 <main>
  bx  lr
 8000d5e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000d60:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000d64:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000d68:	24000170 	.word	0x24000170
  ldr r2, =_sidata
 8000d6c:	0800b720 	.word	0x0800b720
  ldr r2, =_sbss
 8000d70:	24000170 	.word	0x24000170
  ldr r4, =_ebss
 8000d74:	24001f90 	.word	0x24001f90

08000d78 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d78:	e7fe      	b.n	8000d78 <ADC3_IRQHandler>
	...

08000d7c <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b08c      	sub	sp, #48	@ 0x30
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	4603      	mov	r3, r0
 8000d84:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000d86:	2300      	movs	r3, #0
 8000d88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000d8a:	79fb      	ldrb	r3, [r7, #7]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d009      	beq.n	8000da4 <BSP_LED_Init+0x28>
 8000d90:	79fb      	ldrb	r3, [r7, #7]
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	d006      	beq.n	8000da4 <BSP_LED_Init+0x28>
 8000d96:	79fb      	ldrb	r3, [r7, #7]
 8000d98:	2b02      	cmp	r3, #2
 8000d9a:	d003      	beq.n	8000da4 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000d9c:	f06f 0301 	mvn.w	r3, #1
 8000da0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000da2:	e055      	b.n	8000e50 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8000da4:	79fb      	ldrb	r3, [r7, #7]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d10f      	bne.n	8000dca <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8000daa:	4b2c      	ldr	r3, [pc, #176]	@ (8000e5c <BSP_LED_Init+0xe0>)
 8000dac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000db0:	4a2a      	ldr	r2, [pc, #168]	@ (8000e5c <BSP_LED_Init+0xe0>)
 8000db2:	f043 0302 	orr.w	r3, r3, #2
 8000db6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dba:	4b28      	ldr	r3, [pc, #160]	@ (8000e5c <BSP_LED_Init+0xe0>)
 8000dbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dc0:	f003 0302 	and.w	r3, r3, #2
 8000dc4:	617b      	str	r3, [r7, #20]
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	e021      	b.n	8000e0e <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8000dca:	79fb      	ldrb	r3, [r7, #7]
 8000dcc:	2b01      	cmp	r3, #1
 8000dce:	d10f      	bne.n	8000df0 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8000dd0:	4b22      	ldr	r3, [pc, #136]	@ (8000e5c <BSP_LED_Init+0xe0>)
 8000dd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dd6:	4a21      	ldr	r2, [pc, #132]	@ (8000e5c <BSP_LED_Init+0xe0>)
 8000dd8:	f043 0310 	orr.w	r3, r3, #16
 8000ddc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000de0:	4b1e      	ldr	r3, [pc, #120]	@ (8000e5c <BSP_LED_Init+0xe0>)
 8000de2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000de6:	f003 0310 	and.w	r3, r3, #16
 8000dea:	613b      	str	r3, [r7, #16]
 8000dec:	693b      	ldr	r3, [r7, #16]
 8000dee:	e00e      	b.n	8000e0e <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8000df0:	4b1a      	ldr	r3, [pc, #104]	@ (8000e5c <BSP_LED_Init+0xe0>)
 8000df2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000df6:	4a19      	ldr	r2, [pc, #100]	@ (8000e5c <BSP_LED_Init+0xe0>)
 8000df8:	f043 0302 	orr.w	r3, r3, #2
 8000dfc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e00:	4b16      	ldr	r3, [pc, #88]	@ (8000e5c <BSP_LED_Init+0xe0>)
 8000e02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e06:	f003 0302 	and.w	r3, r3, #2
 8000e0a:	60fb      	str	r3, [r7, #12]
 8000e0c:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8000e0e:	79fb      	ldrb	r3, [r7, #7]
 8000e10:	4a13      	ldr	r2, [pc, #76]	@ (8000e60 <BSP_LED_Init+0xe4>)
 8000e12:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e16:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000e18:	2301      	movs	r3, #1
 8000e1a:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e20:	2303      	movs	r3, #3
 8000e22:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000e24:	79fb      	ldrb	r3, [r7, #7]
 8000e26:	4a0f      	ldr	r2, [pc, #60]	@ (8000e64 <BSP_LED_Init+0xe8>)
 8000e28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e2c:	f107 0218 	add.w	r2, r7, #24
 8000e30:	4611      	mov	r1, r2
 8000e32:	4618      	mov	r0, r3
 8000e34:	f000 fbc0 	bl	80015b8 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000e38:	79fb      	ldrb	r3, [r7, #7]
 8000e3a:	4a0a      	ldr	r2, [pc, #40]	@ (8000e64 <BSP_LED_Init+0xe8>)
 8000e3c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000e40:	79fb      	ldrb	r3, [r7, #7]
 8000e42:	4a07      	ldr	r2, [pc, #28]	@ (8000e60 <BSP_LED_Init+0xe4>)
 8000e44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e48:	2200      	movs	r2, #0
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	f000 fd64 	bl	8001918 <HAL_GPIO_WritePin>
  }

  return ret;
 8000e50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8000e52:	4618      	mov	r0, r3
 8000e54:	3730      	adds	r7, #48	@ 0x30
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	58024400 	.word	0x58024400
 8000e60:	0800b6b8 	.word	0x0800b6b8
 8000e64:	2400000c 	.word	0x2400000c

08000e68 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b088      	sub	sp, #32
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	4603      	mov	r3, r0
 8000e70:	460a      	mov	r2, r1
 8000e72:	71fb      	strb	r3, [r7, #7]
 8000e74:	4613      	mov	r3, r2
 8000e76:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8000e78:	4b2e      	ldr	r3, [pc, #184]	@ (8000f34 <BSP_PB_Init+0xcc>)
 8000e7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e7e:	4a2d      	ldr	r2, [pc, #180]	@ (8000f34 <BSP_PB_Init+0xcc>)
 8000e80:	f043 0304 	orr.w	r3, r3, #4
 8000e84:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e88:	4b2a      	ldr	r3, [pc, #168]	@ (8000f34 <BSP_PB_Init+0xcc>)
 8000e8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e8e:	f003 0304 	and.w	r3, r3, #4
 8000e92:	60bb      	str	r3, [r7, #8]
 8000e94:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8000e96:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e9a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8000e9c:	2302      	movs	r3, #2
 8000e9e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ea0:	2302      	movs	r3, #2
 8000ea2:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8000ea4:	79bb      	ldrb	r3, [r7, #6]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d10c      	bne.n	8000ec4 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8000eae:	79fb      	ldrb	r3, [r7, #7]
 8000eb0:	4a21      	ldr	r2, [pc, #132]	@ (8000f38 <BSP_PB_Init+0xd0>)
 8000eb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000eb6:	f107 020c 	add.w	r2, r7, #12
 8000eba:	4611      	mov	r1, r2
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f000 fb7b 	bl	80015b8 <HAL_GPIO_Init>
 8000ec2:	e031      	b.n	8000f28 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8000ec4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ec8:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000eca:	79fb      	ldrb	r3, [r7, #7]
 8000ecc:	4a1a      	ldr	r2, [pc, #104]	@ (8000f38 <BSP_PB_Init+0xd0>)
 8000ece:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ed2:	f107 020c 	add.w	r2, r7, #12
 8000ed6:	4611      	mov	r1, r2
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f000 fb6d 	bl	80015b8 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8000ede:	79fb      	ldrb	r3, [r7, #7]
 8000ee0:	00db      	lsls	r3, r3, #3
 8000ee2:	4a16      	ldr	r2, [pc, #88]	@ (8000f3c <BSP_PB_Init+0xd4>)
 8000ee4:	441a      	add	r2, r3
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
 8000ee8:	4915      	ldr	r1, [pc, #84]	@ (8000f40 <BSP_PB_Init+0xd8>)
 8000eea:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000eee:	4619      	mov	r1, r3
 8000ef0:	4610      	mov	r0, r2
 8000ef2:	f000 fb10 	bl	8001516 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8000ef6:	79fb      	ldrb	r3, [r7, #7]
 8000ef8:	00db      	lsls	r3, r3, #3
 8000efa:	4a10      	ldr	r2, [pc, #64]	@ (8000f3c <BSP_PB_Init+0xd4>)
 8000efc:	1898      	adds	r0, r3, r2
 8000efe:	79fb      	ldrb	r3, [r7, #7]
 8000f00:	4a10      	ldr	r2, [pc, #64]	@ (8000f44 <BSP_PB_Init+0xdc>)
 8000f02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f06:	461a      	mov	r2, r3
 8000f08:	2100      	movs	r1, #0
 8000f0a:	f000 fae5 	bl	80014d8 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8000f0e:	2028      	movs	r0, #40	@ 0x28
 8000f10:	79fb      	ldrb	r3, [r7, #7]
 8000f12:	4a0d      	ldr	r2, [pc, #52]	@ (8000f48 <BSP_PB_Init+0xe0>)
 8000f14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f18:	2200      	movs	r2, #0
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	f000 fa93 	bl	8001446 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8000f20:	2328      	movs	r3, #40	@ 0x28
 8000f22:	4618      	mov	r0, r3
 8000f24:	f000 faa9 	bl	800147a <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8000f28:	2300      	movs	r3, #0
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	3720      	adds	r7, #32
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	58024400 	.word	0x58024400
 8000f38:	24000018 	.word	0x24000018
 8000f3c:	240001c4 	.word	0x240001c4
 8000f40:	0800b6c0 	.word	0x0800b6c0
 8000f44:	2400001c 	.word	0x2400001c
 8000f48:	24000020 	.word	0x24000020

08000f4c <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	4603      	mov	r3, r0
 8000f54:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8000f56:	79fb      	ldrb	r3, [r7, #7]
 8000f58:	00db      	lsls	r3, r3, #3
 8000f5a:	4a04      	ldr	r2, [pc, #16]	@ (8000f6c <BSP_PB_IRQHandler+0x20>)
 8000f5c:	4413      	add	r3, r2
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f000 faee 	bl	8001540 <HAL_EXTI_IRQHandler>
}
 8000f64:	bf00      	nop
 8000f66:	3708      	adds	r7, #8
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	240001c4 	.word	0x240001c4

08000f70 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b083      	sub	sp, #12
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	4603      	mov	r3, r0
 8000f78:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8000f7a:	bf00      	nop
 8000f7c:	370c      	adds	r7, #12
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr
	...

08000f88 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	4603      	mov	r3, r0
 8000f90:	6039      	str	r1, [r7, #0]
 8000f92:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000f94:	2300      	movs	r3, #0
 8000f96:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8000f98:	79fb      	ldrb	r3, [r7, #7]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d003      	beq.n	8000fa6 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000f9e:	f06f 0301 	mvn.w	r3, #1
 8000fa2:	60fb      	str	r3, [r7, #12]
 8000fa4:	e018      	b.n	8000fd8 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8000fa6:	79fb      	ldrb	r3, [r7, #7]
 8000fa8:	2294      	movs	r2, #148	@ 0x94
 8000faa:	fb02 f303 	mul.w	r3, r2, r3
 8000fae:	4a0d      	ldr	r2, [pc, #52]	@ (8000fe4 <BSP_COM_Init+0x5c>)
 8000fb0:	4413      	add	r3, r2
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f000 f852 	bl	800105c <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8000fb8:	79fb      	ldrb	r3, [r7, #7]
 8000fba:	2294      	movs	r2, #148	@ 0x94
 8000fbc:	fb02 f303 	mul.w	r3, r2, r3
 8000fc0:	4a08      	ldr	r2, [pc, #32]	@ (8000fe4 <BSP_COM_Init+0x5c>)
 8000fc2:	4413      	add	r3, r2
 8000fc4:	6839      	ldr	r1, [r7, #0]
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f000 f80e 	bl	8000fe8 <MX_USART3_Init>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d002      	beq.n	8000fd8 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8000fd2:	f06f 0303 	mvn.w	r3, #3
 8000fd6:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8000fd8:	68fb      	ldr	r3, [r7, #12]
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	3710      	adds	r7, #16
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	240001cc 	.word	0x240001cc

08000fe8 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
 8000ff0:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8000ff2:	4b15      	ldr	r3, [pc, #84]	@ (8001048 <MX_USART3_Init+0x60>)
 8000ff4:	681a      	ldr	r2, [r3, #0]
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	681a      	ldr	r2, [r3, #0]
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	220c      	movs	r2, #12
 8001006:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	895b      	ldrh	r3, [r3, #10]
 800100c:	461a      	mov	r2, r3
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	685a      	ldr	r2, [r3, #4]
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	891b      	ldrh	r3, [r3, #8]
 800101e:	461a      	mov	r2, r3
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	899b      	ldrh	r3, [r3, #12]
 8001028:	461a      	mov	r2, r3
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001034:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8001036:	6878      	ldr	r0, [r7, #4]
 8001038:	f004 fdd0 	bl	8005bdc <HAL_UART_Init>
 800103c:	4603      	mov	r3, r0
}
 800103e:	4618      	mov	r0, r3
 8001040:	3708      	adds	r7, #8
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	24000008 	.word	0x24000008

0800104c <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8001050:	2000      	movs	r0, #0
 8001052:	f7ff ff8d 	bl	8000f70 <BSP_PB_Callback>
}
 8001056:	bf00      	nop
 8001058:	bd80      	pop	{r7, pc}
	...

0800105c <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b08a      	sub	sp, #40	@ 0x28
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8001064:	4b27      	ldr	r3, [pc, #156]	@ (8001104 <COM1_MspInit+0xa8>)
 8001066:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800106a:	4a26      	ldr	r2, [pc, #152]	@ (8001104 <COM1_MspInit+0xa8>)
 800106c:	f043 0308 	orr.w	r3, r3, #8
 8001070:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001074:	4b23      	ldr	r3, [pc, #140]	@ (8001104 <COM1_MspInit+0xa8>)
 8001076:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800107a:	f003 0308 	and.w	r3, r3, #8
 800107e:	613b      	str	r3, [r7, #16]
 8001080:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8001082:	4b20      	ldr	r3, [pc, #128]	@ (8001104 <COM1_MspInit+0xa8>)
 8001084:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001088:	4a1e      	ldr	r2, [pc, #120]	@ (8001104 <COM1_MspInit+0xa8>)
 800108a:	f043 0308 	orr.w	r3, r3, #8
 800108e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001092:	4b1c      	ldr	r3, [pc, #112]	@ (8001104 <COM1_MspInit+0xa8>)
 8001094:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001098:	f003 0308 	and.w	r3, r3, #8
 800109c:	60fb      	str	r3, [r7, #12]
 800109e:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 80010a0:	4b18      	ldr	r3, [pc, #96]	@ (8001104 <COM1_MspInit+0xa8>)
 80010a2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80010a6:	4a17      	ldr	r2, [pc, #92]	@ (8001104 <COM1_MspInit+0xa8>)
 80010a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010ac:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80010b0:	4b14      	ldr	r3, [pc, #80]	@ (8001104 <COM1_MspInit+0xa8>)
 80010b2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80010b6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80010ba:	60bb      	str	r3, [r7, #8]
 80010bc:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 80010be:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80010c2:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80010c4:	2302      	movs	r3, #2
 80010c6:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80010c8:	2302      	movs	r3, #2
 80010ca:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80010cc:	2301      	movs	r3, #1
 80010ce:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 80010d0:	2307      	movs	r3, #7
 80010d2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 80010d4:	f107 0314 	add.w	r3, r7, #20
 80010d8:	4619      	mov	r1, r3
 80010da:	480b      	ldr	r0, [pc, #44]	@ (8001108 <COM1_MspInit+0xac>)
 80010dc:	f000 fa6c 	bl	80015b8 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 80010e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80010e4:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80010e6:	2302      	movs	r3, #2
 80010e8:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 80010ea:	2307      	movs	r3, #7
 80010ec:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 80010ee:	f107 0314 	add.w	r3, r7, #20
 80010f2:	4619      	mov	r1, r3
 80010f4:	4804      	ldr	r0, [pc, #16]	@ (8001108 <COM1_MspInit+0xac>)
 80010f6:	f000 fa5f 	bl	80015b8 <HAL_GPIO_Init>
}
 80010fa:	bf00      	nop
 80010fc:	3728      	adds	r7, #40	@ 0x28
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	58024400 	.word	0x58024400
 8001108:	58020c00 	.word	0x58020c00

0800110c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001112:	2003      	movs	r0, #3
 8001114:	f000 f98c 	bl	8001430 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001118:	f002 fd5e 	bl	8003bd8 <HAL_RCC_GetSysClockFreq>
 800111c:	4602      	mov	r2, r0
 800111e:	4b15      	ldr	r3, [pc, #84]	@ (8001174 <HAL_Init+0x68>)
 8001120:	699b      	ldr	r3, [r3, #24]
 8001122:	0a1b      	lsrs	r3, r3, #8
 8001124:	f003 030f 	and.w	r3, r3, #15
 8001128:	4913      	ldr	r1, [pc, #76]	@ (8001178 <HAL_Init+0x6c>)
 800112a:	5ccb      	ldrb	r3, [r1, r3]
 800112c:	f003 031f 	and.w	r3, r3, #31
 8001130:	fa22 f303 	lsr.w	r3, r2, r3
 8001134:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001136:	4b0f      	ldr	r3, [pc, #60]	@ (8001174 <HAL_Init+0x68>)
 8001138:	699b      	ldr	r3, [r3, #24]
 800113a:	f003 030f 	and.w	r3, r3, #15
 800113e:	4a0e      	ldr	r2, [pc, #56]	@ (8001178 <HAL_Init+0x6c>)
 8001140:	5cd3      	ldrb	r3, [r2, r3]
 8001142:	f003 031f 	and.w	r3, r3, #31
 8001146:	687a      	ldr	r2, [r7, #4]
 8001148:	fa22 f303 	lsr.w	r3, r2, r3
 800114c:	4a0b      	ldr	r2, [pc, #44]	@ (800117c <HAL_Init+0x70>)
 800114e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001150:	4a0b      	ldr	r2, [pc, #44]	@ (8001180 <HAL_Init+0x74>)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001156:	2000      	movs	r0, #0
 8001158:	f000 f814 	bl	8001184 <HAL_InitTick>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001162:	2301      	movs	r3, #1
 8001164:	e002      	b.n	800116c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001166:	f7ff fd4f 	bl	8000c08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800116a:	2300      	movs	r3, #0
}
 800116c:	4618      	mov	r0, r3
 800116e:	3708      	adds	r7, #8
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	58024400 	.word	0x58024400
 8001178:	0800b6a8 	.word	0x0800b6a8
 800117c:	24000004 	.word	0x24000004
 8001180:	24000000 	.word	0x24000000

08001184 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800118c:	4b15      	ldr	r3, [pc, #84]	@ (80011e4 <HAL_InitTick+0x60>)
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d101      	bne.n	8001198 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001194:	2301      	movs	r3, #1
 8001196:	e021      	b.n	80011dc <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001198:	4b13      	ldr	r3, [pc, #76]	@ (80011e8 <HAL_InitTick+0x64>)
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	4b11      	ldr	r3, [pc, #68]	@ (80011e4 <HAL_InitTick+0x60>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	4619      	mov	r1, r3
 80011a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80011aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80011ae:	4618      	mov	r0, r3
 80011b0:	f000 f971 	bl	8001496 <HAL_SYSTICK_Config>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80011ba:	2301      	movs	r3, #1
 80011bc:	e00e      	b.n	80011dc <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2b0f      	cmp	r3, #15
 80011c2:	d80a      	bhi.n	80011da <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011c4:	2200      	movs	r2, #0
 80011c6:	6879      	ldr	r1, [r7, #4]
 80011c8:	f04f 30ff 	mov.w	r0, #4294967295
 80011cc:	f000 f93b 	bl	8001446 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011d0:	4a06      	ldr	r2, [pc, #24]	@ (80011ec <HAL_InitTick+0x68>)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011d6:	2300      	movs	r3, #0
 80011d8:	e000      	b.n	80011dc <HAL_InitTick+0x58>
    return HAL_ERROR;
 80011da:	2301      	movs	r3, #1
}
 80011dc:	4618      	mov	r0, r3
 80011de:	3708      	adds	r7, #8
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	24000028 	.word	0x24000028
 80011e8:	24000000 	.word	0x24000000
 80011ec:	24000024 	.word	0x24000024

080011f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80011f4:	4b06      	ldr	r3, [pc, #24]	@ (8001210 <HAL_IncTick+0x20>)
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	461a      	mov	r2, r3
 80011fa:	4b06      	ldr	r3, [pc, #24]	@ (8001214 <HAL_IncTick+0x24>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4413      	add	r3, r2
 8001200:	4a04      	ldr	r2, [pc, #16]	@ (8001214 <HAL_IncTick+0x24>)
 8001202:	6013      	str	r3, [r2, #0]
}
 8001204:	bf00      	nop
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	24000028 	.word	0x24000028
 8001214:	24000260 	.word	0x24000260

08001218 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
  return uwTick;
 800121c:	4b03      	ldr	r3, [pc, #12]	@ (800122c <HAL_GetTick+0x14>)
 800121e:	681b      	ldr	r3, [r3, #0]
}
 8001220:	4618      	mov	r0, r3
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	24000260 	.word	0x24000260

08001230 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001238:	f7ff ffee 	bl	8001218 <HAL_GetTick>
 800123c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001248:	d005      	beq.n	8001256 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800124a:	4b0a      	ldr	r3, [pc, #40]	@ (8001274 <HAL_Delay+0x44>)
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	461a      	mov	r2, r3
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	4413      	add	r3, r2
 8001254:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001256:	bf00      	nop
 8001258:	f7ff ffde 	bl	8001218 <HAL_GetTick>
 800125c:	4602      	mov	r2, r0
 800125e:	68bb      	ldr	r3, [r7, #8]
 8001260:	1ad3      	subs	r3, r2, r3
 8001262:	68fa      	ldr	r2, [r7, #12]
 8001264:	429a      	cmp	r2, r3
 8001266:	d8f7      	bhi.n	8001258 <HAL_Delay+0x28>
  {
  }
}
 8001268:	bf00      	nop
 800126a:	bf00      	nop
 800126c:	3710      	adds	r7, #16
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	24000028 	.word	0x24000028

08001278 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800127c:	4b03      	ldr	r3, [pc, #12]	@ (800128c <HAL_GetREVID+0x14>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	0c1b      	lsrs	r3, r3, #16
}
 8001282:	4618      	mov	r0, r3
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr
 800128c:	5c001000 	.word	0x5c001000

08001290 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001290:	b480      	push	{r7}
 8001292:	b085      	sub	sp, #20
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	f003 0307 	and.w	r3, r3, #7
 800129e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012a0:	4b0b      	ldr	r3, [pc, #44]	@ (80012d0 <__NVIC_SetPriorityGrouping+0x40>)
 80012a2:	68db      	ldr	r3, [r3, #12]
 80012a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012a6:	68ba      	ldr	r2, [r7, #8]
 80012a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80012ac:	4013      	ands	r3, r2
 80012ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80012b8:	4b06      	ldr	r3, [pc, #24]	@ (80012d4 <__NVIC_SetPriorityGrouping+0x44>)
 80012ba:	4313      	orrs	r3, r2
 80012bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012be:	4a04      	ldr	r2, [pc, #16]	@ (80012d0 <__NVIC_SetPriorityGrouping+0x40>)
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	60d3      	str	r3, [r2, #12]
}
 80012c4:	bf00      	nop
 80012c6:	3714      	adds	r7, #20
 80012c8:	46bd      	mov	sp, r7
 80012ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ce:	4770      	bx	lr
 80012d0:	e000ed00 	.word	0xe000ed00
 80012d4:	05fa0000 	.word	0x05fa0000

080012d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012dc:	4b04      	ldr	r3, [pc, #16]	@ (80012f0 <__NVIC_GetPriorityGrouping+0x18>)
 80012de:	68db      	ldr	r3, [r3, #12]
 80012e0:	0a1b      	lsrs	r3, r3, #8
 80012e2:	f003 0307 	and.w	r3, r3, #7
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr
 80012f0:	e000ed00 	.word	0xe000ed00

080012f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	4603      	mov	r3, r0
 80012fc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80012fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001302:	2b00      	cmp	r3, #0
 8001304:	db0b      	blt.n	800131e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001306:	88fb      	ldrh	r3, [r7, #6]
 8001308:	f003 021f 	and.w	r2, r3, #31
 800130c:	4907      	ldr	r1, [pc, #28]	@ (800132c <__NVIC_EnableIRQ+0x38>)
 800130e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001312:	095b      	lsrs	r3, r3, #5
 8001314:	2001      	movs	r0, #1
 8001316:	fa00 f202 	lsl.w	r2, r0, r2
 800131a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800131e:	bf00      	nop
 8001320:	370c      	adds	r7, #12
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	e000e100 	.word	0xe000e100

08001330 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
 8001336:	4603      	mov	r3, r0
 8001338:	6039      	str	r1, [r7, #0]
 800133a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800133c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001340:	2b00      	cmp	r3, #0
 8001342:	db0a      	blt.n	800135a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	b2da      	uxtb	r2, r3
 8001348:	490c      	ldr	r1, [pc, #48]	@ (800137c <__NVIC_SetPriority+0x4c>)
 800134a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800134e:	0112      	lsls	r2, r2, #4
 8001350:	b2d2      	uxtb	r2, r2
 8001352:	440b      	add	r3, r1
 8001354:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001358:	e00a      	b.n	8001370 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	b2da      	uxtb	r2, r3
 800135e:	4908      	ldr	r1, [pc, #32]	@ (8001380 <__NVIC_SetPriority+0x50>)
 8001360:	88fb      	ldrh	r3, [r7, #6]
 8001362:	f003 030f 	and.w	r3, r3, #15
 8001366:	3b04      	subs	r3, #4
 8001368:	0112      	lsls	r2, r2, #4
 800136a:	b2d2      	uxtb	r2, r2
 800136c:	440b      	add	r3, r1
 800136e:	761a      	strb	r2, [r3, #24]
}
 8001370:	bf00      	nop
 8001372:	370c      	adds	r7, #12
 8001374:	46bd      	mov	sp, r7
 8001376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137a:	4770      	bx	lr
 800137c:	e000e100 	.word	0xe000e100
 8001380:	e000ed00 	.word	0xe000ed00

08001384 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001384:	b480      	push	{r7}
 8001386:	b089      	sub	sp, #36	@ 0x24
 8001388:	af00      	add	r7, sp, #0
 800138a:	60f8      	str	r0, [r7, #12]
 800138c:	60b9      	str	r1, [r7, #8]
 800138e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	f003 0307 	and.w	r3, r3, #7
 8001396:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001398:	69fb      	ldr	r3, [r7, #28]
 800139a:	f1c3 0307 	rsb	r3, r3, #7
 800139e:	2b04      	cmp	r3, #4
 80013a0:	bf28      	it	cs
 80013a2:	2304      	movcs	r3, #4
 80013a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013a6:	69fb      	ldr	r3, [r7, #28]
 80013a8:	3304      	adds	r3, #4
 80013aa:	2b06      	cmp	r3, #6
 80013ac:	d902      	bls.n	80013b4 <NVIC_EncodePriority+0x30>
 80013ae:	69fb      	ldr	r3, [r7, #28]
 80013b0:	3b03      	subs	r3, #3
 80013b2:	e000      	b.n	80013b6 <NVIC_EncodePriority+0x32>
 80013b4:	2300      	movs	r3, #0
 80013b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013b8:	f04f 32ff 	mov.w	r2, #4294967295
 80013bc:	69bb      	ldr	r3, [r7, #24]
 80013be:	fa02 f303 	lsl.w	r3, r2, r3
 80013c2:	43da      	mvns	r2, r3
 80013c4:	68bb      	ldr	r3, [r7, #8]
 80013c6:	401a      	ands	r2, r3
 80013c8:	697b      	ldr	r3, [r7, #20]
 80013ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013cc:	f04f 31ff 	mov.w	r1, #4294967295
 80013d0:	697b      	ldr	r3, [r7, #20]
 80013d2:	fa01 f303 	lsl.w	r3, r1, r3
 80013d6:	43d9      	mvns	r1, r3
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013dc:	4313      	orrs	r3, r2
         );
}
 80013de:	4618      	mov	r0, r3
 80013e0:	3724      	adds	r7, #36	@ 0x24
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
	...

080013ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	3b01      	subs	r3, #1
 80013f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80013fc:	d301      	bcc.n	8001402 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013fe:	2301      	movs	r3, #1
 8001400:	e00f      	b.n	8001422 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001402:	4a0a      	ldr	r2, [pc, #40]	@ (800142c <SysTick_Config+0x40>)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	3b01      	subs	r3, #1
 8001408:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800140a:	210f      	movs	r1, #15
 800140c:	f04f 30ff 	mov.w	r0, #4294967295
 8001410:	f7ff ff8e 	bl	8001330 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001414:	4b05      	ldr	r3, [pc, #20]	@ (800142c <SysTick_Config+0x40>)
 8001416:	2200      	movs	r2, #0
 8001418:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800141a:	4b04      	ldr	r3, [pc, #16]	@ (800142c <SysTick_Config+0x40>)
 800141c:	2207      	movs	r2, #7
 800141e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001420:	2300      	movs	r3, #0
}
 8001422:	4618      	mov	r0, r3
 8001424:	3708      	adds	r7, #8
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	e000e010 	.word	0xe000e010

08001430 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001438:	6878      	ldr	r0, [r7, #4]
 800143a:	f7ff ff29 	bl	8001290 <__NVIC_SetPriorityGrouping>
}
 800143e:	bf00      	nop
 8001440:	3708      	adds	r7, #8
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}

08001446 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001446:	b580      	push	{r7, lr}
 8001448:	b086      	sub	sp, #24
 800144a:	af00      	add	r7, sp, #0
 800144c:	4603      	mov	r3, r0
 800144e:	60b9      	str	r1, [r7, #8]
 8001450:	607a      	str	r2, [r7, #4]
 8001452:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001454:	f7ff ff40 	bl	80012d8 <__NVIC_GetPriorityGrouping>
 8001458:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800145a:	687a      	ldr	r2, [r7, #4]
 800145c:	68b9      	ldr	r1, [r7, #8]
 800145e:	6978      	ldr	r0, [r7, #20]
 8001460:	f7ff ff90 	bl	8001384 <NVIC_EncodePriority>
 8001464:	4602      	mov	r2, r0
 8001466:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800146a:	4611      	mov	r1, r2
 800146c:	4618      	mov	r0, r3
 800146e:	f7ff ff5f 	bl	8001330 <__NVIC_SetPriority>
}
 8001472:	bf00      	nop
 8001474:	3718      	adds	r7, #24
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}

0800147a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800147a:	b580      	push	{r7, lr}
 800147c:	b082      	sub	sp, #8
 800147e:	af00      	add	r7, sp, #0
 8001480:	4603      	mov	r3, r0
 8001482:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001484:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff ff33 	bl	80012f4 <__NVIC_EnableIRQ>
}
 800148e:	bf00      	nop
 8001490:	3708      	adds	r7, #8
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}

08001496 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001496:	b580      	push	{r7, lr}
 8001498:	b082      	sub	sp, #8
 800149a:	af00      	add	r7, sp, #0
 800149c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800149e:	6878      	ldr	r0, [r7, #4]
 80014a0:	f7ff ffa4 	bl	80013ec <SysTick_Config>
 80014a4:	4603      	mov	r3, r0
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	3708      	adds	r7, #8
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
	...

080014b0 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 80014b4:	4b07      	ldr	r3, [pc, #28]	@ (80014d4 <HAL_GetCurrentCPUID+0x24>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	091b      	lsrs	r3, r3, #4
 80014ba:	f003 030f 	and.w	r3, r3, #15
 80014be:	2b07      	cmp	r3, #7
 80014c0:	d101      	bne.n	80014c6 <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 80014c2:	2303      	movs	r3, #3
 80014c4:	e000      	b.n	80014c8 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 80014c6:	2301      	movs	r3, #1
  }
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr
 80014d2:	bf00      	nop
 80014d4:	e000ed00 	.word	0xe000ed00

080014d8 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80014d8:	b480      	push	{r7}
 80014da:	b087      	sub	sp, #28
 80014dc:	af00      	add	r7, sp, #0
 80014de:	60f8      	str	r0, [r7, #12]
 80014e0:	460b      	mov	r3, r1
 80014e2:	607a      	str	r2, [r7, #4]
 80014e4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80014e6:	2300      	movs	r3, #0
 80014e8:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d101      	bne.n	80014f4 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 80014f0:	2301      	movs	r3, #1
 80014f2:	e00a      	b.n	800150a <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 80014f4:	7afb      	ldrb	r3, [r7, #11]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d103      	bne.n	8001502 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	687a      	ldr	r2, [r7, #4]
 80014fe:	605a      	str	r2, [r3, #4]
      break;
 8001500:	e002      	b.n	8001508 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8001502:	2301      	movs	r3, #1
 8001504:	75fb      	strb	r3, [r7, #23]
      break;
 8001506:	bf00      	nop
  }

  return status;
 8001508:	7dfb      	ldrb	r3, [r7, #23]
}
 800150a:	4618      	mov	r0, r3
 800150c:	371c      	adds	r7, #28
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr

08001516 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8001516:	b480      	push	{r7}
 8001518:	b083      	sub	sp, #12
 800151a:	af00      	add	r7, sp, #0
 800151c:	6078      	str	r0, [r7, #4]
 800151e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d101      	bne.n	800152a <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8001526:	2301      	movs	r3, #1
 8001528:	e003      	b.n	8001532 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	683a      	ldr	r2, [r7, #0]
 800152e:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8001530:	2300      	movs	r3, #0
  }
}
 8001532:	4618      	mov	r0, r3
 8001534:	370c      	adds	r7, #12
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
	...

08001540 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b086      	sub	sp, #24
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	0c1b      	lsrs	r3, r3, #16
 800154e:	f003 0303 	and.w	r3, r3, #3
 8001552:	613b      	str	r3, [r7, #16]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f003 031f 	and.w	r3, r3, #31
 800155c:	2201      	movs	r2, #1
 800155e:	fa02 f303 	lsl.w	r3, r2, r3
 8001562:	60fb      	str	r3, [r7, #12]

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 8001564:	f7ff ffa4 	bl	80014b0 <HAL_GetCurrentCPUID>
 8001568:	4603      	mov	r3, r0
 800156a:	2b03      	cmp	r3, #3
 800156c:	d105      	bne.n	800157a <HAL_EXTI_IRQHandler+0x3a>
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 800156e:	693b      	ldr	r3, [r7, #16]
 8001570:	011a      	lsls	r2, r3, #4
 8001572:	4b0f      	ldr	r3, [pc, #60]	@ (80015b0 <HAL_EXTI_IRQHandler+0x70>)
 8001574:	4413      	add	r3, r2
 8001576:	617b      	str	r3, [r7, #20]
 8001578:	e004      	b.n	8001584 <HAL_EXTI_IRQHandler+0x44>
  }
  else /* Cortex-M4*/
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	011a      	lsls	r2, r3, #4
 800157e:	4b0d      	ldr	r3, [pc, #52]	@ (80015b4 <HAL_EXTI_IRQHandler+0x74>)
 8001580:	4413      	add	r3, r2
 8001582:	617b      	str	r3, [r7, #20]
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	68fa      	ldr	r2, [r7, #12]
 800158a:	4013      	ands	r3, r2
 800158c:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 800158e:	68bb      	ldr	r3, [r7, #8]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d009      	beq.n	80015a8 <HAL_EXTI_IRQHandler+0x68>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	68fa      	ldr	r2, [r7, #12]
 8001598:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d002      	beq.n	80015a8 <HAL_EXTI_IRQHandler+0x68>
    {
      hexti->PendingCallback();
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	4798      	blx	r3
    }
  }
}
 80015a8:	bf00      	nop
 80015aa:	3718      	adds	r7, #24
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	58000088 	.word	0x58000088
 80015b4:	580000c8 	.word	0x580000c8

080015b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b089      	sub	sp, #36	@ 0x24
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
 80015c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80015c2:	2300      	movs	r3, #0
 80015c4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80015c6:	4b89      	ldr	r3, [pc, #548]	@ (80017ec <HAL_GPIO_Init+0x234>)
 80015c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80015ca:	e194      	b.n	80018f6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	2101      	movs	r1, #1
 80015d2:	69fb      	ldr	r3, [r7, #28]
 80015d4:	fa01 f303 	lsl.w	r3, r1, r3
 80015d8:	4013      	ands	r3, r2
 80015da:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80015dc:	693b      	ldr	r3, [r7, #16]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	f000 8186 	beq.w	80018f0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	f003 0303 	and.w	r3, r3, #3
 80015ec:	2b01      	cmp	r3, #1
 80015ee:	d005      	beq.n	80015fc <HAL_GPIO_Init+0x44>
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	f003 0303 	and.w	r3, r3, #3
 80015f8:	2b02      	cmp	r3, #2
 80015fa:	d130      	bne.n	800165e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001602:	69fb      	ldr	r3, [r7, #28]
 8001604:	005b      	lsls	r3, r3, #1
 8001606:	2203      	movs	r2, #3
 8001608:	fa02 f303 	lsl.w	r3, r2, r3
 800160c:	43db      	mvns	r3, r3
 800160e:	69ba      	ldr	r2, [r7, #24]
 8001610:	4013      	ands	r3, r2
 8001612:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	68da      	ldr	r2, [r3, #12]
 8001618:	69fb      	ldr	r3, [r7, #28]
 800161a:	005b      	lsls	r3, r3, #1
 800161c:	fa02 f303 	lsl.w	r3, r2, r3
 8001620:	69ba      	ldr	r2, [r7, #24]
 8001622:	4313      	orrs	r3, r2
 8001624:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	69ba      	ldr	r2, [r7, #24]
 800162a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001632:	2201      	movs	r2, #1
 8001634:	69fb      	ldr	r3, [r7, #28]
 8001636:	fa02 f303 	lsl.w	r3, r2, r3
 800163a:	43db      	mvns	r3, r3
 800163c:	69ba      	ldr	r2, [r7, #24]
 800163e:	4013      	ands	r3, r2
 8001640:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	091b      	lsrs	r3, r3, #4
 8001648:	f003 0201 	and.w	r2, r3, #1
 800164c:	69fb      	ldr	r3, [r7, #28]
 800164e:	fa02 f303 	lsl.w	r3, r2, r3
 8001652:	69ba      	ldr	r2, [r7, #24]
 8001654:	4313      	orrs	r3, r2
 8001656:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	69ba      	ldr	r2, [r7, #24]
 800165c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	f003 0303 	and.w	r3, r3, #3
 8001666:	2b03      	cmp	r3, #3
 8001668:	d017      	beq.n	800169a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	68db      	ldr	r3, [r3, #12]
 800166e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001670:	69fb      	ldr	r3, [r7, #28]
 8001672:	005b      	lsls	r3, r3, #1
 8001674:	2203      	movs	r2, #3
 8001676:	fa02 f303 	lsl.w	r3, r2, r3
 800167a:	43db      	mvns	r3, r3
 800167c:	69ba      	ldr	r2, [r7, #24]
 800167e:	4013      	ands	r3, r2
 8001680:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	689a      	ldr	r2, [r3, #8]
 8001686:	69fb      	ldr	r3, [r7, #28]
 8001688:	005b      	lsls	r3, r3, #1
 800168a:	fa02 f303 	lsl.w	r3, r2, r3
 800168e:	69ba      	ldr	r2, [r7, #24]
 8001690:	4313      	orrs	r3, r2
 8001692:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	69ba      	ldr	r2, [r7, #24]
 8001698:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	f003 0303 	and.w	r3, r3, #3
 80016a2:	2b02      	cmp	r3, #2
 80016a4:	d123      	bne.n	80016ee <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80016a6:	69fb      	ldr	r3, [r7, #28]
 80016a8:	08da      	lsrs	r2, r3, #3
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	3208      	adds	r2, #8
 80016ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80016b4:	69fb      	ldr	r3, [r7, #28]
 80016b6:	f003 0307 	and.w	r3, r3, #7
 80016ba:	009b      	lsls	r3, r3, #2
 80016bc:	220f      	movs	r2, #15
 80016be:	fa02 f303 	lsl.w	r3, r2, r3
 80016c2:	43db      	mvns	r3, r3
 80016c4:	69ba      	ldr	r2, [r7, #24]
 80016c6:	4013      	ands	r3, r2
 80016c8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	691a      	ldr	r2, [r3, #16]
 80016ce:	69fb      	ldr	r3, [r7, #28]
 80016d0:	f003 0307 	and.w	r3, r3, #7
 80016d4:	009b      	lsls	r3, r3, #2
 80016d6:	fa02 f303 	lsl.w	r3, r2, r3
 80016da:	69ba      	ldr	r2, [r7, #24]
 80016dc:	4313      	orrs	r3, r2
 80016de:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80016e0:	69fb      	ldr	r3, [r7, #28]
 80016e2:	08da      	lsrs	r2, r3, #3
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	3208      	adds	r2, #8
 80016e8:	69b9      	ldr	r1, [r7, #24]
 80016ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80016f4:	69fb      	ldr	r3, [r7, #28]
 80016f6:	005b      	lsls	r3, r3, #1
 80016f8:	2203      	movs	r2, #3
 80016fa:	fa02 f303 	lsl.w	r3, r2, r3
 80016fe:	43db      	mvns	r3, r3
 8001700:	69ba      	ldr	r2, [r7, #24]
 8001702:	4013      	ands	r3, r2
 8001704:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	f003 0203 	and.w	r2, r3, #3
 800170e:	69fb      	ldr	r3, [r7, #28]
 8001710:	005b      	lsls	r3, r3, #1
 8001712:	fa02 f303 	lsl.w	r3, r2, r3
 8001716:	69ba      	ldr	r2, [r7, #24]
 8001718:	4313      	orrs	r3, r2
 800171a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	69ba      	ldr	r2, [r7, #24]
 8001720:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800172a:	2b00      	cmp	r3, #0
 800172c:	f000 80e0 	beq.w	80018f0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001730:	4b2f      	ldr	r3, [pc, #188]	@ (80017f0 <HAL_GPIO_Init+0x238>)
 8001732:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001736:	4a2e      	ldr	r2, [pc, #184]	@ (80017f0 <HAL_GPIO_Init+0x238>)
 8001738:	f043 0302 	orr.w	r3, r3, #2
 800173c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001740:	4b2b      	ldr	r3, [pc, #172]	@ (80017f0 <HAL_GPIO_Init+0x238>)
 8001742:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001746:	f003 0302 	and.w	r3, r3, #2
 800174a:	60fb      	str	r3, [r7, #12]
 800174c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800174e:	4a29      	ldr	r2, [pc, #164]	@ (80017f4 <HAL_GPIO_Init+0x23c>)
 8001750:	69fb      	ldr	r3, [r7, #28]
 8001752:	089b      	lsrs	r3, r3, #2
 8001754:	3302      	adds	r3, #2
 8001756:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800175a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800175c:	69fb      	ldr	r3, [r7, #28]
 800175e:	f003 0303 	and.w	r3, r3, #3
 8001762:	009b      	lsls	r3, r3, #2
 8001764:	220f      	movs	r2, #15
 8001766:	fa02 f303 	lsl.w	r3, r2, r3
 800176a:	43db      	mvns	r3, r3
 800176c:	69ba      	ldr	r2, [r7, #24]
 800176e:	4013      	ands	r3, r2
 8001770:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	4a20      	ldr	r2, [pc, #128]	@ (80017f8 <HAL_GPIO_Init+0x240>)
 8001776:	4293      	cmp	r3, r2
 8001778:	d052      	beq.n	8001820 <HAL_GPIO_Init+0x268>
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	4a1f      	ldr	r2, [pc, #124]	@ (80017fc <HAL_GPIO_Init+0x244>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d031      	beq.n	80017e6 <HAL_GPIO_Init+0x22e>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	4a1e      	ldr	r2, [pc, #120]	@ (8001800 <HAL_GPIO_Init+0x248>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d02b      	beq.n	80017e2 <HAL_GPIO_Init+0x22a>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	4a1d      	ldr	r2, [pc, #116]	@ (8001804 <HAL_GPIO_Init+0x24c>)
 800178e:	4293      	cmp	r3, r2
 8001790:	d025      	beq.n	80017de <HAL_GPIO_Init+0x226>
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	4a1c      	ldr	r2, [pc, #112]	@ (8001808 <HAL_GPIO_Init+0x250>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d01f      	beq.n	80017da <HAL_GPIO_Init+0x222>
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	4a1b      	ldr	r2, [pc, #108]	@ (800180c <HAL_GPIO_Init+0x254>)
 800179e:	4293      	cmp	r3, r2
 80017a0:	d019      	beq.n	80017d6 <HAL_GPIO_Init+0x21e>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	4a1a      	ldr	r2, [pc, #104]	@ (8001810 <HAL_GPIO_Init+0x258>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d013      	beq.n	80017d2 <HAL_GPIO_Init+0x21a>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	4a19      	ldr	r2, [pc, #100]	@ (8001814 <HAL_GPIO_Init+0x25c>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d00d      	beq.n	80017ce <HAL_GPIO_Init+0x216>
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	4a18      	ldr	r2, [pc, #96]	@ (8001818 <HAL_GPIO_Init+0x260>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d007      	beq.n	80017ca <HAL_GPIO_Init+0x212>
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	4a17      	ldr	r2, [pc, #92]	@ (800181c <HAL_GPIO_Init+0x264>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d101      	bne.n	80017c6 <HAL_GPIO_Init+0x20e>
 80017c2:	2309      	movs	r3, #9
 80017c4:	e02d      	b.n	8001822 <HAL_GPIO_Init+0x26a>
 80017c6:	230a      	movs	r3, #10
 80017c8:	e02b      	b.n	8001822 <HAL_GPIO_Init+0x26a>
 80017ca:	2308      	movs	r3, #8
 80017cc:	e029      	b.n	8001822 <HAL_GPIO_Init+0x26a>
 80017ce:	2307      	movs	r3, #7
 80017d0:	e027      	b.n	8001822 <HAL_GPIO_Init+0x26a>
 80017d2:	2306      	movs	r3, #6
 80017d4:	e025      	b.n	8001822 <HAL_GPIO_Init+0x26a>
 80017d6:	2305      	movs	r3, #5
 80017d8:	e023      	b.n	8001822 <HAL_GPIO_Init+0x26a>
 80017da:	2304      	movs	r3, #4
 80017dc:	e021      	b.n	8001822 <HAL_GPIO_Init+0x26a>
 80017de:	2303      	movs	r3, #3
 80017e0:	e01f      	b.n	8001822 <HAL_GPIO_Init+0x26a>
 80017e2:	2302      	movs	r3, #2
 80017e4:	e01d      	b.n	8001822 <HAL_GPIO_Init+0x26a>
 80017e6:	2301      	movs	r3, #1
 80017e8:	e01b      	b.n	8001822 <HAL_GPIO_Init+0x26a>
 80017ea:	bf00      	nop
 80017ec:	58000080 	.word	0x58000080
 80017f0:	58024400 	.word	0x58024400
 80017f4:	58000400 	.word	0x58000400
 80017f8:	58020000 	.word	0x58020000
 80017fc:	58020400 	.word	0x58020400
 8001800:	58020800 	.word	0x58020800
 8001804:	58020c00 	.word	0x58020c00
 8001808:	58021000 	.word	0x58021000
 800180c:	58021400 	.word	0x58021400
 8001810:	58021800 	.word	0x58021800
 8001814:	58021c00 	.word	0x58021c00
 8001818:	58022000 	.word	0x58022000
 800181c:	58022400 	.word	0x58022400
 8001820:	2300      	movs	r3, #0
 8001822:	69fa      	ldr	r2, [r7, #28]
 8001824:	f002 0203 	and.w	r2, r2, #3
 8001828:	0092      	lsls	r2, r2, #2
 800182a:	4093      	lsls	r3, r2
 800182c:	69ba      	ldr	r2, [r7, #24]
 800182e:	4313      	orrs	r3, r2
 8001830:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001832:	4938      	ldr	r1, [pc, #224]	@ (8001914 <HAL_GPIO_Init+0x35c>)
 8001834:	69fb      	ldr	r3, [r7, #28]
 8001836:	089b      	lsrs	r3, r3, #2
 8001838:	3302      	adds	r3, #2
 800183a:	69ba      	ldr	r2, [r7, #24]
 800183c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001840:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001848:	693b      	ldr	r3, [r7, #16]
 800184a:	43db      	mvns	r3, r3
 800184c:	69ba      	ldr	r2, [r7, #24]
 800184e:	4013      	ands	r3, r2
 8001850:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800185a:	2b00      	cmp	r3, #0
 800185c:	d003      	beq.n	8001866 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800185e:	69ba      	ldr	r2, [r7, #24]
 8001860:	693b      	ldr	r3, [r7, #16]
 8001862:	4313      	orrs	r3, r2
 8001864:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001866:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800186a:	69bb      	ldr	r3, [r7, #24]
 800186c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800186e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001876:	693b      	ldr	r3, [r7, #16]
 8001878:	43db      	mvns	r3, r3
 800187a:	69ba      	ldr	r2, [r7, #24]
 800187c:	4013      	ands	r3, r2
 800187e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001888:	2b00      	cmp	r3, #0
 800188a:	d003      	beq.n	8001894 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800188c:	69ba      	ldr	r2, [r7, #24]
 800188e:	693b      	ldr	r3, [r7, #16]
 8001890:	4313      	orrs	r3, r2
 8001892:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001894:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001898:	69bb      	ldr	r3, [r7, #24]
 800189a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	43db      	mvns	r3, r3
 80018a6:	69ba      	ldr	r2, [r7, #24]
 80018a8:	4013      	ands	r3, r2
 80018aa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d003      	beq.n	80018c0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80018b8:	69ba      	ldr	r2, [r7, #24]
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	4313      	orrs	r3, r2
 80018be:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	69ba      	ldr	r2, [r7, #24]
 80018c4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	43db      	mvns	r3, r3
 80018d0:	69ba      	ldr	r2, [r7, #24]
 80018d2:	4013      	ands	r3, r2
 80018d4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d003      	beq.n	80018ea <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80018e2:	69ba      	ldr	r2, [r7, #24]
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	4313      	orrs	r3, r2
 80018e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	69ba      	ldr	r2, [r7, #24]
 80018ee:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80018f0:	69fb      	ldr	r3, [r7, #28]
 80018f2:	3301      	adds	r3, #1
 80018f4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	fa22 f303 	lsr.w	r3, r2, r3
 8001900:	2b00      	cmp	r3, #0
 8001902:	f47f ae63 	bne.w	80015cc <HAL_GPIO_Init+0x14>
  }
}
 8001906:	bf00      	nop
 8001908:	bf00      	nop
 800190a:	3724      	adds	r7, #36	@ 0x24
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr
 8001914:	58000400 	.word	0x58000400

08001918 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001918:	b480      	push	{r7}
 800191a:	b083      	sub	sp, #12
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
 8001920:	460b      	mov	r3, r1
 8001922:	807b      	strh	r3, [r7, #2]
 8001924:	4613      	mov	r3, r2
 8001926:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001928:	787b      	ldrb	r3, [r7, #1]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d003      	beq.n	8001936 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800192e:	887a      	ldrh	r2, [r7, #2]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001934:	e003      	b.n	800193e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001936:	887b      	ldrh	r3, [r7, #2]
 8001938:	041a      	lsls	r2, r3, #16
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	619a      	str	r2, [r3, #24]
}
 800193e:	bf00      	nop
 8001940:	370c      	adds	r7, #12
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr
	...

0800194c <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8001954:	4a08      	ldr	r2, [pc, #32]	@ (8001978 <HAL_HSEM_FastTake+0x2c>)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	3320      	adds	r3, #32
 800195a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800195e:	4a07      	ldr	r2, [pc, #28]	@ (800197c <HAL_HSEM_FastTake+0x30>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d101      	bne.n	8001968 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8001964:	2300      	movs	r3, #0
 8001966:	e000      	b.n	800196a <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8001968:	2301      	movs	r3, #1
}
 800196a:	4618      	mov	r0, r3
 800196c:	370c      	adds	r7, #12
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr
 8001976:	bf00      	nop
 8001978:	58026400 	.word	0x58026400
 800197c:	80000300 	.word	0x80000300

08001980 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 800198a:	4906      	ldr	r1, [pc, #24]	@ (80019a4 <HAL_HSEM_Release+0x24>)
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8001998:	bf00      	nop
 800199a:	370c      	adds	r7, #12
 800199c:	46bd      	mov	sp, r7
 800199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a2:	4770      	bx	lr
 80019a4:	58026400 	.word	0x58026400

080019a8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b086      	sub	sp, #24
 80019ac:	af02      	add	r7, sp, #8
 80019ae:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d101      	bne.n	80019ba <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80019b6:	2301      	movs	r3, #1
 80019b8:	e0fe      	b.n	8001bb8 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80019c0:	b2db      	uxtb	r3, r3
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d106      	bne.n	80019d4 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2200      	movs	r2, #0
 80019ca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80019ce:	6878      	ldr	r0, [r7, #4]
 80019d0:	f008 fe3e 	bl	800a650 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2203      	movs	r2, #3
 80019d8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4618      	mov	r0, r3
 80019e2:	f005 fa02 	bl	8006dea <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6818      	ldr	r0, [r3, #0]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	7c1a      	ldrb	r2, [r3, #16]
 80019ee:	f88d 2000 	strb.w	r2, [sp]
 80019f2:	3304      	adds	r3, #4
 80019f4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019f6:	f005 f8d3 	bl	8006ba0 <USB_CoreInit>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d005      	beq.n	8001a0c <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2202      	movs	r2, #2
 8001a04:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	e0d5      	b.n	8001bb8 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	2100      	movs	r1, #0
 8001a12:	4618      	mov	r0, r3
 8001a14:	f005 f9fa 	bl	8006e0c <USB_SetCurrentMode>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d005      	beq.n	8001a2a <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2202      	movs	r2, #2
 8001a22:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
 8001a28:	e0c6      	b.n	8001bb8 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	73fb      	strb	r3, [r7, #15]
 8001a2e:	e04a      	b.n	8001ac6 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001a30:	7bfa      	ldrb	r2, [r7, #15]
 8001a32:	6879      	ldr	r1, [r7, #4]
 8001a34:	4613      	mov	r3, r2
 8001a36:	00db      	lsls	r3, r3, #3
 8001a38:	4413      	add	r3, r2
 8001a3a:	009b      	lsls	r3, r3, #2
 8001a3c:	440b      	add	r3, r1
 8001a3e:	3315      	adds	r3, #21
 8001a40:	2201      	movs	r2, #1
 8001a42:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001a44:	7bfa      	ldrb	r2, [r7, #15]
 8001a46:	6879      	ldr	r1, [r7, #4]
 8001a48:	4613      	mov	r3, r2
 8001a4a:	00db      	lsls	r3, r3, #3
 8001a4c:	4413      	add	r3, r2
 8001a4e:	009b      	lsls	r3, r3, #2
 8001a50:	440b      	add	r3, r1
 8001a52:	3314      	adds	r3, #20
 8001a54:	7bfa      	ldrb	r2, [r7, #15]
 8001a56:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001a58:	7bfa      	ldrb	r2, [r7, #15]
 8001a5a:	7bfb      	ldrb	r3, [r7, #15]
 8001a5c:	b298      	uxth	r0, r3
 8001a5e:	6879      	ldr	r1, [r7, #4]
 8001a60:	4613      	mov	r3, r2
 8001a62:	00db      	lsls	r3, r3, #3
 8001a64:	4413      	add	r3, r2
 8001a66:	009b      	lsls	r3, r3, #2
 8001a68:	440b      	add	r3, r1
 8001a6a:	332e      	adds	r3, #46	@ 0x2e
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001a70:	7bfa      	ldrb	r2, [r7, #15]
 8001a72:	6879      	ldr	r1, [r7, #4]
 8001a74:	4613      	mov	r3, r2
 8001a76:	00db      	lsls	r3, r3, #3
 8001a78:	4413      	add	r3, r2
 8001a7a:	009b      	lsls	r3, r3, #2
 8001a7c:	440b      	add	r3, r1
 8001a7e:	3318      	adds	r3, #24
 8001a80:	2200      	movs	r2, #0
 8001a82:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001a84:	7bfa      	ldrb	r2, [r7, #15]
 8001a86:	6879      	ldr	r1, [r7, #4]
 8001a88:	4613      	mov	r3, r2
 8001a8a:	00db      	lsls	r3, r3, #3
 8001a8c:	4413      	add	r3, r2
 8001a8e:	009b      	lsls	r3, r3, #2
 8001a90:	440b      	add	r3, r1
 8001a92:	331c      	adds	r3, #28
 8001a94:	2200      	movs	r2, #0
 8001a96:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001a98:	7bfa      	ldrb	r2, [r7, #15]
 8001a9a:	6879      	ldr	r1, [r7, #4]
 8001a9c:	4613      	mov	r3, r2
 8001a9e:	00db      	lsls	r3, r3, #3
 8001aa0:	4413      	add	r3, r2
 8001aa2:	009b      	lsls	r3, r3, #2
 8001aa4:	440b      	add	r3, r1
 8001aa6:	3320      	adds	r3, #32
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001aac:	7bfa      	ldrb	r2, [r7, #15]
 8001aae:	6879      	ldr	r1, [r7, #4]
 8001ab0:	4613      	mov	r3, r2
 8001ab2:	00db      	lsls	r3, r3, #3
 8001ab4:	4413      	add	r3, r2
 8001ab6:	009b      	lsls	r3, r3, #2
 8001ab8:	440b      	add	r3, r1
 8001aba:	3324      	adds	r3, #36	@ 0x24
 8001abc:	2200      	movs	r2, #0
 8001abe:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ac0:	7bfb      	ldrb	r3, [r7, #15]
 8001ac2:	3301      	adds	r3, #1
 8001ac4:	73fb      	strb	r3, [r7, #15]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	791b      	ldrb	r3, [r3, #4]
 8001aca:	7bfa      	ldrb	r2, [r7, #15]
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d3af      	bcc.n	8001a30 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	73fb      	strb	r3, [r7, #15]
 8001ad4:	e044      	b.n	8001b60 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001ad6:	7bfa      	ldrb	r2, [r7, #15]
 8001ad8:	6879      	ldr	r1, [r7, #4]
 8001ada:	4613      	mov	r3, r2
 8001adc:	00db      	lsls	r3, r3, #3
 8001ade:	4413      	add	r3, r2
 8001ae0:	009b      	lsls	r3, r3, #2
 8001ae2:	440b      	add	r3, r1
 8001ae4:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001ae8:	2200      	movs	r2, #0
 8001aea:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001aec:	7bfa      	ldrb	r2, [r7, #15]
 8001aee:	6879      	ldr	r1, [r7, #4]
 8001af0:	4613      	mov	r3, r2
 8001af2:	00db      	lsls	r3, r3, #3
 8001af4:	4413      	add	r3, r2
 8001af6:	009b      	lsls	r3, r3, #2
 8001af8:	440b      	add	r3, r1
 8001afa:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001afe:	7bfa      	ldrb	r2, [r7, #15]
 8001b00:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001b02:	7bfa      	ldrb	r2, [r7, #15]
 8001b04:	6879      	ldr	r1, [r7, #4]
 8001b06:	4613      	mov	r3, r2
 8001b08:	00db      	lsls	r3, r3, #3
 8001b0a:	4413      	add	r3, r2
 8001b0c:	009b      	lsls	r3, r3, #2
 8001b0e:	440b      	add	r3, r1
 8001b10:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001b14:	2200      	movs	r2, #0
 8001b16:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001b18:	7bfa      	ldrb	r2, [r7, #15]
 8001b1a:	6879      	ldr	r1, [r7, #4]
 8001b1c:	4613      	mov	r3, r2
 8001b1e:	00db      	lsls	r3, r3, #3
 8001b20:	4413      	add	r3, r2
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	440b      	add	r3, r1
 8001b26:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001b2e:	7bfa      	ldrb	r2, [r7, #15]
 8001b30:	6879      	ldr	r1, [r7, #4]
 8001b32:	4613      	mov	r3, r2
 8001b34:	00db      	lsls	r3, r3, #3
 8001b36:	4413      	add	r3, r2
 8001b38:	009b      	lsls	r3, r3, #2
 8001b3a:	440b      	add	r3, r1
 8001b3c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001b40:	2200      	movs	r2, #0
 8001b42:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001b44:	7bfa      	ldrb	r2, [r7, #15]
 8001b46:	6879      	ldr	r1, [r7, #4]
 8001b48:	4613      	mov	r3, r2
 8001b4a:	00db      	lsls	r3, r3, #3
 8001b4c:	4413      	add	r3, r2
 8001b4e:	009b      	lsls	r3, r3, #2
 8001b50:	440b      	add	r3, r1
 8001b52:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001b56:	2200      	movs	r2, #0
 8001b58:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b5a:	7bfb      	ldrb	r3, [r7, #15]
 8001b5c:	3301      	adds	r3, #1
 8001b5e:	73fb      	strb	r3, [r7, #15]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	791b      	ldrb	r3, [r3, #4]
 8001b64:	7bfa      	ldrb	r2, [r7, #15]
 8001b66:	429a      	cmp	r2, r3
 8001b68:	d3b5      	bcc.n	8001ad6 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6818      	ldr	r0, [r3, #0]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	7c1a      	ldrb	r2, [r3, #16]
 8001b72:	f88d 2000 	strb.w	r2, [sp]
 8001b76:	3304      	adds	r3, #4
 8001b78:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b7a:	f005 f993 	bl	8006ea4 <USB_DevInit>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d005      	beq.n	8001b90 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2202      	movs	r2, #2
 8001b88:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	e013      	b.n	8001bb8 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2200      	movs	r2, #0
 8001b94:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2201      	movs	r2, #1
 8001b9a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	7b1b      	ldrb	r3, [r3, #12]
 8001ba2:	2b01      	cmp	r3, #1
 8001ba4:	d102      	bne.n	8001bac <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001ba6:	6878      	ldr	r0, [r7, #4]
 8001ba8:	f001 f96c 	bl	8002e84 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f006 f9d2 	bl	8007f5a <USB_DevDisconnect>

  return HAL_OK;
 8001bb6:	2300      	movs	r3, #0
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	3710      	adds	r7, #16
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}

08001bc0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b084      	sub	sp, #16
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001bd4:	2b01      	cmp	r3, #1
 8001bd6:	d101      	bne.n	8001bdc <HAL_PCD_Start+0x1c>
 8001bd8:	2302      	movs	r3, #2
 8001bda:	e022      	b.n	8001c22 <HAL_PCD_Start+0x62>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2201      	movs	r2, #1
 8001be0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	68db      	ldr	r3, [r3, #12]
 8001be8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d009      	beq.n	8001c04 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001bf4:	2b01      	cmp	r3, #1
 8001bf6:	d105      	bne.n	8001c04 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bfc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f005 f8dd 	bl	8006dc8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4618      	mov	r0, r3
 8001c14:	f006 f980 	bl	8007f18 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001c20:	2300      	movs	r3, #0
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3710      	adds	r7, #16
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}

08001c2a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001c2a:	b590      	push	{r4, r7, lr}
 8001c2c:	b08d      	sub	sp, #52	@ 0x34
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001c38:	6a3b      	ldr	r3, [r7, #32]
 8001c3a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4618      	mov	r0, r3
 8001c42:	f006 fa3e 	bl	80080c2 <USB_GetMode>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	f040 84b9 	bne.w	80025c0 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4618      	mov	r0, r3
 8001c54:	f006 f9a2 	bl	8007f9c <USB_ReadInterrupts>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	f000 84af 	beq.w	80025be <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001c60:	69fb      	ldr	r3, [r7, #28]
 8001c62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001c66:	689b      	ldr	r3, [r3, #8]
 8001c68:	0a1b      	lsrs	r3, r3, #8
 8001c6a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f006 f98f 	bl	8007f9c <USB_ReadInterrupts>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	f003 0302 	and.w	r3, r3, #2
 8001c84:	2b02      	cmp	r3, #2
 8001c86:	d107      	bne.n	8001c98 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	695a      	ldr	r2, [r3, #20]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f002 0202 	and.w	r2, r2, #2
 8001c96:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f006 f97d 	bl	8007f9c <USB_ReadInterrupts>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	f003 0310 	and.w	r3, r3, #16
 8001ca8:	2b10      	cmp	r3, #16
 8001caa:	d161      	bne.n	8001d70 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	699a      	ldr	r2, [r3, #24]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f022 0210 	bic.w	r2, r2, #16
 8001cba:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001cbc:	6a3b      	ldr	r3, [r7, #32]
 8001cbe:	6a1b      	ldr	r3, [r3, #32]
 8001cc0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001cc2:	69bb      	ldr	r3, [r7, #24]
 8001cc4:	f003 020f 	and.w	r2, r3, #15
 8001cc8:	4613      	mov	r3, r2
 8001cca:	00db      	lsls	r3, r3, #3
 8001ccc:	4413      	add	r3, r2
 8001cce:	009b      	lsls	r3, r3, #2
 8001cd0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001cd4:	687a      	ldr	r2, [r7, #4]
 8001cd6:	4413      	add	r3, r2
 8001cd8:	3304      	adds	r3, #4
 8001cda:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001cdc:	69bb      	ldr	r3, [r7, #24]
 8001cde:	0c5b      	lsrs	r3, r3, #17
 8001ce0:	f003 030f 	and.w	r3, r3, #15
 8001ce4:	2b02      	cmp	r3, #2
 8001ce6:	d124      	bne.n	8001d32 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001ce8:	69ba      	ldr	r2, [r7, #24]
 8001cea:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001cee:	4013      	ands	r3, r2
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d035      	beq.n	8001d60 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001cf8:	69bb      	ldr	r3, [r7, #24]
 8001cfa:	091b      	lsrs	r3, r3, #4
 8001cfc:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001cfe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001d02:	b29b      	uxth	r3, r3
 8001d04:	461a      	mov	r2, r3
 8001d06:	6a38      	ldr	r0, [r7, #32]
 8001d08:	f005 ffb4 	bl	8007c74 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	68da      	ldr	r2, [r3, #12]
 8001d10:	69bb      	ldr	r3, [r7, #24]
 8001d12:	091b      	lsrs	r3, r3, #4
 8001d14:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001d18:	441a      	add	r2, r3
 8001d1a:	697b      	ldr	r3, [r7, #20]
 8001d1c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001d1e:	697b      	ldr	r3, [r7, #20]
 8001d20:	695a      	ldr	r2, [r3, #20]
 8001d22:	69bb      	ldr	r3, [r7, #24]
 8001d24:	091b      	lsrs	r3, r3, #4
 8001d26:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001d2a:	441a      	add	r2, r3
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	615a      	str	r2, [r3, #20]
 8001d30:	e016      	b.n	8001d60 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001d32:	69bb      	ldr	r3, [r7, #24]
 8001d34:	0c5b      	lsrs	r3, r3, #17
 8001d36:	f003 030f 	and.w	r3, r3, #15
 8001d3a:	2b06      	cmp	r3, #6
 8001d3c:	d110      	bne.n	8001d60 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001d44:	2208      	movs	r2, #8
 8001d46:	4619      	mov	r1, r3
 8001d48:	6a38      	ldr	r0, [r7, #32]
 8001d4a:	f005 ff93 	bl	8007c74 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	695a      	ldr	r2, [r3, #20]
 8001d52:	69bb      	ldr	r3, [r7, #24]
 8001d54:	091b      	lsrs	r3, r3, #4
 8001d56:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001d5a:	441a      	add	r2, r3
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	699a      	ldr	r2, [r3, #24]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f042 0210 	orr.w	r2, r2, #16
 8001d6e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4618      	mov	r0, r3
 8001d76:	f006 f911 	bl	8007f9c <USB_ReadInterrupts>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001d80:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001d84:	f040 80a7 	bne.w	8001ed6 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4618      	mov	r0, r3
 8001d92:	f006 f916 	bl	8007fc2 <USB_ReadDevAllOutEpInterrupt>
 8001d96:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001d98:	e099      	b.n	8001ece <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001d9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d9c:	f003 0301 	and.w	r3, r3, #1
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	f000 808e 	beq.w	8001ec2 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001dac:	b2d2      	uxtb	r2, r2
 8001dae:	4611      	mov	r1, r2
 8001db0:	4618      	mov	r0, r3
 8001db2:	f006 f93a 	bl	800802a <USB_ReadDevOutEPInterrupt>
 8001db6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	f003 0301 	and.w	r3, r3, #1
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d00c      	beq.n	8001ddc <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dc4:	015a      	lsls	r2, r3, #5
 8001dc6:	69fb      	ldr	r3, [r7, #28]
 8001dc8:	4413      	add	r3, r2
 8001dca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001dce:	461a      	mov	r2, r3
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001dd4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001dd6:	6878      	ldr	r0, [r7, #4]
 8001dd8:	f000 fece 	bl	8002b78 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001ddc:	693b      	ldr	r3, [r7, #16]
 8001dde:	f003 0308 	and.w	r3, r3, #8
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d00c      	beq.n	8001e00 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001de8:	015a      	lsls	r2, r3, #5
 8001dea:	69fb      	ldr	r3, [r7, #28]
 8001dec:	4413      	add	r3, r2
 8001dee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001df2:	461a      	mov	r2, r3
 8001df4:	2308      	movs	r3, #8
 8001df6:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001df8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001dfa:	6878      	ldr	r0, [r7, #4]
 8001dfc:	f000 ffa4 	bl	8002d48 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	f003 0310 	and.w	r3, r3, #16
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d008      	beq.n	8001e1c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e0c:	015a      	lsls	r2, r3, #5
 8001e0e:	69fb      	ldr	r3, [r7, #28]
 8001e10:	4413      	add	r3, r2
 8001e12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e16:	461a      	mov	r2, r3
 8001e18:	2310      	movs	r3, #16
 8001e1a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8001e1c:	693b      	ldr	r3, [r7, #16]
 8001e1e:	f003 0302 	and.w	r3, r3, #2
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d030      	beq.n	8001e88 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8001e26:	6a3b      	ldr	r3, [r7, #32]
 8001e28:	695b      	ldr	r3, [r3, #20]
 8001e2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e2e:	2b80      	cmp	r3, #128	@ 0x80
 8001e30:	d109      	bne.n	8001e46 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001e32:	69fb      	ldr	r3, [r7, #28]
 8001e34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	69fa      	ldr	r2, [r7, #28]
 8001e3c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001e40:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e44:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001e46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e48:	4613      	mov	r3, r2
 8001e4a:	00db      	lsls	r3, r3, #3
 8001e4c:	4413      	add	r3, r2
 8001e4e:	009b      	lsls	r3, r3, #2
 8001e50:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001e54:	687a      	ldr	r2, [r7, #4]
 8001e56:	4413      	add	r3, r2
 8001e58:	3304      	adds	r3, #4
 8001e5a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	78db      	ldrb	r3, [r3, #3]
 8001e60:	2b01      	cmp	r3, #1
 8001e62:	d108      	bne.n	8001e76 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	2200      	movs	r2, #0
 8001e68:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e6c:	b2db      	uxtb	r3, r3
 8001e6e:	4619      	mov	r1, r3
 8001e70:	6878      	ldr	r0, [r7, #4]
 8001e72:	f008 fd23 	bl	800a8bc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e78:	015a      	lsls	r2, r3, #5
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	4413      	add	r3, r2
 8001e7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e82:	461a      	mov	r2, r3
 8001e84:	2302      	movs	r3, #2
 8001e86:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001e88:	693b      	ldr	r3, [r7, #16]
 8001e8a:	f003 0320 	and.w	r3, r3, #32
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d008      	beq.n	8001ea4 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e94:	015a      	lsls	r2, r3, #5
 8001e96:	69fb      	ldr	r3, [r7, #28]
 8001e98:	4413      	add	r3, r2
 8001e9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e9e:	461a      	mov	r2, r3
 8001ea0:	2320      	movs	r3, #32
 8001ea2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d009      	beq.n	8001ec2 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eb0:	015a      	lsls	r2, r3, #5
 8001eb2:	69fb      	ldr	r3, [r7, #28]
 8001eb4:	4413      	add	r3, r2
 8001eb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001eba:	461a      	mov	r2, r3
 8001ebc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ec0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ec4:	3301      	adds	r3, #1
 8001ec6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001ec8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001eca:	085b      	lsrs	r3, r3, #1
 8001ecc:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001ece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	f47f af62 	bne.w	8001d9a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4618      	mov	r0, r3
 8001edc:	f006 f85e 	bl	8007f9c <USB_ReadInterrupts>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ee6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001eea:	f040 80db 	bne.w	80020a4 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f006 f87f 	bl	8007ff6 <USB_ReadDevAllInEpInterrupt>
 8001ef8:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8001efa:	2300      	movs	r3, #0
 8001efc:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8001efe:	e0cd      	b.n	800209c <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001f00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f02:	f003 0301 	and.w	r3, r3, #1
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	f000 80c2 	beq.w	8002090 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f12:	b2d2      	uxtb	r2, r2
 8001f14:	4611      	mov	r1, r2
 8001f16:	4618      	mov	r0, r3
 8001f18:	f006 f8a5 	bl	8008066 <USB_ReadDevInEPInterrupt>
 8001f1c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	f003 0301 	and.w	r3, r3, #1
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d057      	beq.n	8001fd8 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f2a:	f003 030f 	and.w	r3, r3, #15
 8001f2e:	2201      	movs	r2, #1
 8001f30:	fa02 f303 	lsl.w	r3, r2, r3
 8001f34:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001f36:	69fb      	ldr	r3, [r7, #28]
 8001f38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001f3c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	43db      	mvns	r3, r3
 8001f42:	69f9      	ldr	r1, [r7, #28]
 8001f44:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001f48:	4013      	ands	r3, r2
 8001f4a:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f4e:	015a      	lsls	r2, r3, #5
 8001f50:	69fb      	ldr	r3, [r7, #28]
 8001f52:	4413      	add	r3, r2
 8001f54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001f58:	461a      	mov	r2, r3
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	799b      	ldrb	r3, [r3, #6]
 8001f62:	2b01      	cmp	r3, #1
 8001f64:	d132      	bne.n	8001fcc <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001f66:	6879      	ldr	r1, [r7, #4]
 8001f68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f6a:	4613      	mov	r3, r2
 8001f6c:	00db      	lsls	r3, r3, #3
 8001f6e:	4413      	add	r3, r2
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	440b      	add	r3, r1
 8001f74:	3320      	adds	r3, #32
 8001f76:	6819      	ldr	r1, [r3, #0]
 8001f78:	6878      	ldr	r0, [r7, #4]
 8001f7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f7c:	4613      	mov	r3, r2
 8001f7e:	00db      	lsls	r3, r3, #3
 8001f80:	4413      	add	r3, r2
 8001f82:	009b      	lsls	r3, r3, #2
 8001f84:	4403      	add	r3, r0
 8001f86:	331c      	adds	r3, #28
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4419      	add	r1, r3
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f90:	4613      	mov	r3, r2
 8001f92:	00db      	lsls	r3, r3, #3
 8001f94:	4413      	add	r3, r2
 8001f96:	009b      	lsls	r3, r3, #2
 8001f98:	4403      	add	r3, r0
 8001f9a:	3320      	adds	r3, #32
 8001f9c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8001f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d113      	bne.n	8001fcc <HAL_PCD_IRQHandler+0x3a2>
 8001fa4:	6879      	ldr	r1, [r7, #4]
 8001fa6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fa8:	4613      	mov	r3, r2
 8001faa:	00db      	lsls	r3, r3, #3
 8001fac:	4413      	add	r3, r2
 8001fae:	009b      	lsls	r3, r3, #2
 8001fb0:	440b      	add	r3, r1
 8001fb2:	3324      	adds	r3, #36	@ 0x24
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d108      	bne.n	8001fcc <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6818      	ldr	r0, [r3, #0]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001fc4:	461a      	mov	r2, r3
 8001fc6:	2101      	movs	r1, #1
 8001fc8:	f006 f8ae 	bl	8008128 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fce:	b2db      	uxtb	r3, r3
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	6878      	ldr	r0, [r7, #4]
 8001fd4:	f008 fbed 	bl	800a7b2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001fd8:	693b      	ldr	r3, [r7, #16]
 8001fda:	f003 0308 	and.w	r3, r3, #8
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d008      	beq.n	8001ff4 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fe4:	015a      	lsls	r2, r3, #5
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	4413      	add	r3, r2
 8001fea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001fee:	461a      	mov	r2, r3
 8001ff0:	2308      	movs	r3, #8
 8001ff2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001ff4:	693b      	ldr	r3, [r7, #16]
 8001ff6:	f003 0310 	and.w	r3, r3, #16
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d008      	beq.n	8002010 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002000:	015a      	lsls	r2, r3, #5
 8002002:	69fb      	ldr	r3, [r7, #28]
 8002004:	4413      	add	r3, r2
 8002006:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800200a:	461a      	mov	r2, r3
 800200c:	2310      	movs	r3, #16
 800200e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002010:	693b      	ldr	r3, [r7, #16]
 8002012:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002016:	2b00      	cmp	r3, #0
 8002018:	d008      	beq.n	800202c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800201a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800201c:	015a      	lsls	r2, r3, #5
 800201e:	69fb      	ldr	r3, [r7, #28]
 8002020:	4413      	add	r3, r2
 8002022:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002026:	461a      	mov	r2, r3
 8002028:	2340      	movs	r3, #64	@ 0x40
 800202a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	f003 0302 	and.w	r3, r3, #2
 8002032:	2b00      	cmp	r3, #0
 8002034:	d023      	beq.n	800207e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002036:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002038:	6a38      	ldr	r0, [r7, #32]
 800203a:	f005 f891 	bl	8007160 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800203e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002040:	4613      	mov	r3, r2
 8002042:	00db      	lsls	r3, r3, #3
 8002044:	4413      	add	r3, r2
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	3310      	adds	r3, #16
 800204a:	687a      	ldr	r2, [r7, #4]
 800204c:	4413      	add	r3, r2
 800204e:	3304      	adds	r3, #4
 8002050:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	78db      	ldrb	r3, [r3, #3]
 8002056:	2b01      	cmp	r3, #1
 8002058:	d108      	bne.n	800206c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	2200      	movs	r2, #0
 800205e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002062:	b2db      	uxtb	r3, r3
 8002064:	4619      	mov	r1, r3
 8002066:	6878      	ldr	r0, [r7, #4]
 8002068:	f008 fc3a 	bl	800a8e0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800206c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800206e:	015a      	lsls	r2, r3, #5
 8002070:	69fb      	ldr	r3, [r7, #28]
 8002072:	4413      	add	r3, r2
 8002074:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002078:	461a      	mov	r2, r3
 800207a:	2302      	movs	r3, #2
 800207c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800207e:	693b      	ldr	r3, [r7, #16]
 8002080:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002084:	2b00      	cmp	r3, #0
 8002086:	d003      	beq.n	8002090 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002088:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800208a:	6878      	ldr	r0, [r7, #4]
 800208c:	f000 fce8 	bl	8002a60 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002092:	3301      	adds	r3, #1
 8002094:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002098:	085b      	lsrs	r3, r3, #1
 800209a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800209c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800209e:	2b00      	cmp	r3, #0
 80020a0:	f47f af2e 	bne.w	8001f00 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4618      	mov	r0, r3
 80020aa:	f005 ff77 	bl	8007f9c <USB_ReadInterrupts>
 80020ae:	4603      	mov	r3, r0
 80020b0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80020b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80020b8:	d122      	bne.n	8002100 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80020ba:	69fb      	ldr	r3, [r7, #28]
 80020bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	69fa      	ldr	r2, [r7, #28]
 80020c4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80020c8:	f023 0301 	bic.w	r3, r3, #1
 80020cc:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80020d4:	2b01      	cmp	r3, #1
 80020d6:	d108      	bne.n	80020ea <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2200      	movs	r2, #0
 80020dc:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80020e0:	2100      	movs	r1, #0
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	f000 fef2 	bl	8002ecc <HAL_PCDEx_LPM_Callback>
 80020e8:	e002      	b.n	80020f0 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80020ea:	6878      	ldr	r0, [r7, #4]
 80020ec:	f008 fbd8 	bl	800a8a0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	695a      	ldr	r2, [r3, #20]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80020fe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4618      	mov	r0, r3
 8002106:	f005 ff49 	bl	8007f9c <USB_ReadInterrupts>
 800210a:	4603      	mov	r3, r0
 800210c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002110:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002114:	d112      	bne.n	800213c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002116:	69fb      	ldr	r3, [r7, #28]
 8002118:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800211c:	689b      	ldr	r3, [r3, #8]
 800211e:	f003 0301 	and.w	r3, r3, #1
 8002122:	2b01      	cmp	r3, #1
 8002124:	d102      	bne.n	800212c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002126:	6878      	ldr	r0, [r7, #4]
 8002128:	f008 fb94 	bl	800a854 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	695a      	ldr	r2, [r3, #20]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800213a:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4618      	mov	r0, r3
 8002142:	f005 ff2b 	bl	8007f9c <USB_ReadInterrupts>
 8002146:	4603      	mov	r3, r0
 8002148:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800214c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002150:	d121      	bne.n	8002196 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	695a      	ldr	r2, [r3, #20]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8002160:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002168:	2b00      	cmp	r3, #0
 800216a:	d111      	bne.n	8002190 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2201      	movs	r2, #1
 8002170:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800217a:	089b      	lsrs	r3, r3, #2
 800217c:	f003 020f 	and.w	r2, r3, #15
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002186:	2101      	movs	r1, #1
 8002188:	6878      	ldr	r0, [r7, #4]
 800218a:	f000 fe9f 	bl	8002ecc <HAL_PCDEx_LPM_Callback>
 800218e:	e002      	b.n	8002196 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002190:	6878      	ldr	r0, [r7, #4]
 8002192:	f008 fb5f 	bl	800a854 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4618      	mov	r0, r3
 800219c:	f005 fefe 	bl	8007f9c <USB_ReadInterrupts>
 80021a0:	4603      	mov	r3, r0
 80021a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80021aa:	f040 80b7 	bne.w	800231c <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	69fa      	ldr	r2, [r7, #28]
 80021b8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80021bc:	f023 0301 	bic.w	r3, r3, #1
 80021c0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	2110      	movs	r1, #16
 80021c8:	4618      	mov	r0, r3
 80021ca:	f004 ffc9 	bl	8007160 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80021ce:	2300      	movs	r3, #0
 80021d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80021d2:	e046      	b.n	8002262 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80021d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021d6:	015a      	lsls	r2, r3, #5
 80021d8:	69fb      	ldr	r3, [r7, #28]
 80021da:	4413      	add	r3, r2
 80021dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80021e0:	461a      	mov	r2, r3
 80021e2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80021e6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80021e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021ea:	015a      	lsls	r2, r3, #5
 80021ec:	69fb      	ldr	r3, [r7, #28]
 80021ee:	4413      	add	r3, r2
 80021f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80021f8:	0151      	lsls	r1, r2, #5
 80021fa:	69fa      	ldr	r2, [r7, #28]
 80021fc:	440a      	add	r2, r1
 80021fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002202:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002206:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800220a:	015a      	lsls	r2, r3, #5
 800220c:	69fb      	ldr	r3, [r7, #28]
 800220e:	4413      	add	r3, r2
 8002210:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002214:	461a      	mov	r2, r3
 8002216:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800221a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800221c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800221e:	015a      	lsls	r2, r3, #5
 8002220:	69fb      	ldr	r3, [r7, #28]
 8002222:	4413      	add	r3, r2
 8002224:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800222c:	0151      	lsls	r1, r2, #5
 800222e:	69fa      	ldr	r2, [r7, #28]
 8002230:	440a      	add	r2, r1
 8002232:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002236:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800223a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800223c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800223e:	015a      	lsls	r2, r3, #5
 8002240:	69fb      	ldr	r3, [r7, #28]
 8002242:	4413      	add	r3, r2
 8002244:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800224c:	0151      	lsls	r1, r2, #5
 800224e:	69fa      	ldr	r2, [r7, #28]
 8002250:	440a      	add	r2, r1
 8002252:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002256:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800225a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800225c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800225e:	3301      	adds	r3, #1
 8002260:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	791b      	ldrb	r3, [r3, #4]
 8002266:	461a      	mov	r2, r3
 8002268:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800226a:	4293      	cmp	r3, r2
 800226c:	d3b2      	bcc.n	80021d4 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800226e:	69fb      	ldr	r3, [r7, #28]
 8002270:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002274:	69db      	ldr	r3, [r3, #28]
 8002276:	69fa      	ldr	r2, [r7, #28]
 8002278:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800227c:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002280:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	7bdb      	ldrb	r3, [r3, #15]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d016      	beq.n	80022b8 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002290:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002294:	69fa      	ldr	r2, [r7, #28]
 8002296:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800229a:	f043 030b 	orr.w	r3, r3, #11
 800229e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80022a2:	69fb      	ldr	r3, [r7, #28]
 80022a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80022a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022aa:	69fa      	ldr	r2, [r7, #28]
 80022ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80022b0:	f043 030b 	orr.w	r3, r3, #11
 80022b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80022b6:	e015      	b.n	80022e4 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80022b8:	69fb      	ldr	r3, [r7, #28]
 80022ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80022be:	695a      	ldr	r2, [r3, #20]
 80022c0:	69fb      	ldr	r3, [r7, #28]
 80022c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80022c6:	4619      	mov	r1, r3
 80022c8:	f242 032b 	movw	r3, #8235	@ 0x202b
 80022cc:	4313      	orrs	r3, r2
 80022ce:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80022d0:	69fb      	ldr	r3, [r7, #28]
 80022d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80022d6:	691b      	ldr	r3, [r3, #16]
 80022d8:	69fa      	ldr	r2, [r7, #28]
 80022da:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80022de:	f043 030b 	orr.w	r3, r3, #11
 80022e2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80022e4:	69fb      	ldr	r3, [r7, #28]
 80022e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	69fa      	ldr	r2, [r7, #28]
 80022ee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80022f2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80022f6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6818      	ldr	r0, [r3, #0]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002306:	461a      	mov	r2, r3
 8002308:	f005 ff0e 	bl	8008128 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	695a      	ldr	r2, [r3, #20]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800231a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4618      	mov	r0, r3
 8002322:	f005 fe3b 	bl	8007f9c <USB_ReadInterrupts>
 8002326:	4603      	mov	r3, r0
 8002328:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800232c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002330:	d123      	bne.n	800237a <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4618      	mov	r0, r3
 8002338:	f005 fed2 	bl	80080e0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4618      	mov	r0, r3
 8002342:	f004 ff86 	bl	8007252 <USB_GetDevSpeed>
 8002346:	4603      	mov	r3, r0
 8002348:	461a      	mov	r2, r3
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681c      	ldr	r4, [r3, #0]
 8002352:	f001 fdbb 	bl	8003ecc <HAL_RCC_GetHCLKFreq>
 8002356:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800235c:	461a      	mov	r2, r3
 800235e:	4620      	mov	r0, r4
 8002360:	f004 fc90 	bl	8006c84 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002364:	6878      	ldr	r0, [r7, #4]
 8002366:	f008 fa4c 	bl	800a802 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	695a      	ldr	r2, [r3, #20]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002378:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4618      	mov	r0, r3
 8002380:	f005 fe0c 	bl	8007f9c <USB_ReadInterrupts>
 8002384:	4603      	mov	r3, r0
 8002386:	f003 0308 	and.w	r3, r3, #8
 800238a:	2b08      	cmp	r3, #8
 800238c:	d10a      	bne.n	80023a4 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f008 fa29 	bl	800a7e6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	695a      	ldr	r2, [r3, #20]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f002 0208 	and.w	r2, r2, #8
 80023a2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4618      	mov	r0, r3
 80023aa:	f005 fdf7 	bl	8007f9c <USB_ReadInterrupts>
 80023ae:	4603      	mov	r3, r0
 80023b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023b4:	2b80      	cmp	r3, #128	@ 0x80
 80023b6:	d123      	bne.n	8002400 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80023b8:	6a3b      	ldr	r3, [r7, #32]
 80023ba:	699b      	ldr	r3, [r3, #24]
 80023bc:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80023c0:	6a3b      	ldr	r3, [r7, #32]
 80023c2:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80023c4:	2301      	movs	r3, #1
 80023c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80023c8:	e014      	b.n	80023f4 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80023ca:	6879      	ldr	r1, [r7, #4]
 80023cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023ce:	4613      	mov	r3, r2
 80023d0:	00db      	lsls	r3, r3, #3
 80023d2:	4413      	add	r3, r2
 80023d4:	009b      	lsls	r3, r3, #2
 80023d6:	440b      	add	r3, r1
 80023d8:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d105      	bne.n	80023ee <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80023e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	4619      	mov	r1, r3
 80023e8:	6878      	ldr	r0, [r7, #4]
 80023ea:	f000 fb08 	bl	80029fe <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80023ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023f0:	3301      	adds	r3, #1
 80023f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	791b      	ldrb	r3, [r3, #4]
 80023f8:	461a      	mov	r2, r3
 80023fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d3e4      	bcc.n	80023ca <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4618      	mov	r0, r3
 8002406:	f005 fdc9 	bl	8007f9c <USB_ReadInterrupts>
 800240a:	4603      	mov	r3, r0
 800240c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002410:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002414:	d13c      	bne.n	8002490 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002416:	2301      	movs	r3, #1
 8002418:	627b      	str	r3, [r7, #36]	@ 0x24
 800241a:	e02b      	b.n	8002474 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800241c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800241e:	015a      	lsls	r2, r3, #5
 8002420:	69fb      	ldr	r3, [r7, #28]
 8002422:	4413      	add	r3, r2
 8002424:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800242c:	6879      	ldr	r1, [r7, #4]
 800242e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002430:	4613      	mov	r3, r2
 8002432:	00db      	lsls	r3, r3, #3
 8002434:	4413      	add	r3, r2
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	440b      	add	r3, r1
 800243a:	3318      	adds	r3, #24
 800243c:	781b      	ldrb	r3, [r3, #0]
 800243e:	2b01      	cmp	r3, #1
 8002440:	d115      	bne.n	800246e <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002442:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002444:	2b00      	cmp	r3, #0
 8002446:	da12      	bge.n	800246e <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002448:	6879      	ldr	r1, [r7, #4]
 800244a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800244c:	4613      	mov	r3, r2
 800244e:	00db      	lsls	r3, r3, #3
 8002450:	4413      	add	r3, r2
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	440b      	add	r3, r1
 8002456:	3317      	adds	r3, #23
 8002458:	2201      	movs	r2, #1
 800245a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800245c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800245e:	b2db      	uxtb	r3, r3
 8002460:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002464:	b2db      	uxtb	r3, r3
 8002466:	4619      	mov	r1, r3
 8002468:	6878      	ldr	r0, [r7, #4]
 800246a:	f000 fac8 	bl	80029fe <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800246e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002470:	3301      	adds	r3, #1
 8002472:	627b      	str	r3, [r7, #36]	@ 0x24
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	791b      	ldrb	r3, [r3, #4]
 8002478:	461a      	mov	r2, r3
 800247a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800247c:	4293      	cmp	r3, r2
 800247e:	d3cd      	bcc.n	800241c <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	695a      	ldr	r2, [r3, #20]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800248e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4618      	mov	r0, r3
 8002496:	f005 fd81 	bl	8007f9c <USB_ReadInterrupts>
 800249a:	4603      	mov	r3, r0
 800249c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024a0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80024a4:	d156      	bne.n	8002554 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80024a6:	2301      	movs	r3, #1
 80024a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80024aa:	e045      	b.n	8002538 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80024ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ae:	015a      	lsls	r2, r3, #5
 80024b0:	69fb      	ldr	r3, [r7, #28]
 80024b2:	4413      	add	r3, r2
 80024b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80024bc:	6879      	ldr	r1, [r7, #4]
 80024be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024c0:	4613      	mov	r3, r2
 80024c2:	00db      	lsls	r3, r3, #3
 80024c4:	4413      	add	r3, r2
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	440b      	add	r3, r1
 80024ca:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80024ce:	781b      	ldrb	r3, [r3, #0]
 80024d0:	2b01      	cmp	r3, #1
 80024d2:	d12e      	bne.n	8002532 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80024d4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	da2b      	bge.n	8002532 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80024da:	69bb      	ldr	r3, [r7, #24]
 80024dc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80024e6:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80024ea:	429a      	cmp	r2, r3
 80024ec:	d121      	bne.n	8002532 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80024ee:	6879      	ldr	r1, [r7, #4]
 80024f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024f2:	4613      	mov	r3, r2
 80024f4:	00db      	lsls	r3, r3, #3
 80024f6:	4413      	add	r3, r2
 80024f8:	009b      	lsls	r3, r3, #2
 80024fa:	440b      	add	r3, r1
 80024fc:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002500:	2201      	movs	r2, #1
 8002502:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002504:	6a3b      	ldr	r3, [r7, #32]
 8002506:	699b      	ldr	r3, [r3, #24]
 8002508:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800250c:	6a3b      	ldr	r3, [r7, #32]
 800250e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002510:	6a3b      	ldr	r3, [r7, #32]
 8002512:	695b      	ldr	r3, [r3, #20]
 8002514:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002518:	2b00      	cmp	r3, #0
 800251a:	d10a      	bne.n	8002532 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800251c:	69fb      	ldr	r3, [r7, #28]
 800251e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	69fa      	ldr	r2, [r7, #28]
 8002526:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800252a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800252e:	6053      	str	r3, [r2, #4]
            break;
 8002530:	e008      	b.n	8002544 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002534:	3301      	adds	r3, #1
 8002536:	627b      	str	r3, [r7, #36]	@ 0x24
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	791b      	ldrb	r3, [r3, #4]
 800253c:	461a      	mov	r2, r3
 800253e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002540:	4293      	cmp	r3, r2
 8002542:	d3b3      	bcc.n	80024ac <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	695a      	ldr	r2, [r3, #20]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002552:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4618      	mov	r0, r3
 800255a:	f005 fd1f 	bl	8007f9c <USB_ReadInterrupts>
 800255e:	4603      	mov	r3, r0
 8002560:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002564:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002568:	d10a      	bne.n	8002580 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800256a:	6878      	ldr	r0, [r7, #4]
 800256c:	f008 f9ca 	bl	800a904 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	695a      	ldr	r2, [r3, #20]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800257e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4618      	mov	r0, r3
 8002586:	f005 fd09 	bl	8007f9c <USB_ReadInterrupts>
 800258a:	4603      	mov	r3, r0
 800258c:	f003 0304 	and.w	r3, r3, #4
 8002590:	2b04      	cmp	r3, #4
 8002592:	d115      	bne.n	80025c0 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800259c:	69bb      	ldr	r3, [r7, #24]
 800259e:	f003 0304 	and.w	r3, r3, #4
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d002      	beq.n	80025ac <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80025a6:	6878      	ldr	r0, [r7, #4]
 80025a8:	f008 f9ba 	bl	800a920 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	6859      	ldr	r1, [r3, #4]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	69ba      	ldr	r2, [r7, #24]
 80025b8:	430a      	orrs	r2, r1
 80025ba:	605a      	str	r2, [r3, #4]
 80025bc:	e000      	b.n	80025c0 <HAL_PCD_IRQHandler+0x996>
      return;
 80025be:	bf00      	nop
    }
  }
}
 80025c0:	3734      	adds	r7, #52	@ 0x34
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd90      	pop	{r4, r7, pc}

080025c6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80025c6:	b580      	push	{r7, lr}
 80025c8:	b082      	sub	sp, #8
 80025ca:	af00      	add	r7, sp, #0
 80025cc:	6078      	str	r0, [r7, #4]
 80025ce:	460b      	mov	r3, r1
 80025d0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80025d8:	2b01      	cmp	r3, #1
 80025da:	d101      	bne.n	80025e0 <HAL_PCD_SetAddress+0x1a>
 80025dc:	2302      	movs	r3, #2
 80025de:	e012      	b.n	8002606 <HAL_PCD_SetAddress+0x40>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2201      	movs	r2, #1
 80025e4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	78fa      	ldrb	r2, [r7, #3]
 80025ec:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	78fa      	ldrb	r2, [r7, #3]
 80025f4:	4611      	mov	r1, r2
 80025f6:	4618      	mov	r0, r3
 80025f8:	f005 fc68 	bl	8007ecc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2200      	movs	r2, #0
 8002600:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002604:	2300      	movs	r3, #0
}
 8002606:	4618      	mov	r0, r3
 8002608:	3708      	adds	r7, #8
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}

0800260e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800260e:	b580      	push	{r7, lr}
 8002610:	b084      	sub	sp, #16
 8002612:	af00      	add	r7, sp, #0
 8002614:	6078      	str	r0, [r7, #4]
 8002616:	4608      	mov	r0, r1
 8002618:	4611      	mov	r1, r2
 800261a:	461a      	mov	r2, r3
 800261c:	4603      	mov	r3, r0
 800261e:	70fb      	strb	r3, [r7, #3]
 8002620:	460b      	mov	r3, r1
 8002622:	803b      	strh	r3, [r7, #0]
 8002624:	4613      	mov	r3, r2
 8002626:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002628:	2300      	movs	r3, #0
 800262a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800262c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002630:	2b00      	cmp	r3, #0
 8002632:	da0f      	bge.n	8002654 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002634:	78fb      	ldrb	r3, [r7, #3]
 8002636:	f003 020f 	and.w	r2, r3, #15
 800263a:	4613      	mov	r3, r2
 800263c:	00db      	lsls	r3, r3, #3
 800263e:	4413      	add	r3, r2
 8002640:	009b      	lsls	r3, r3, #2
 8002642:	3310      	adds	r3, #16
 8002644:	687a      	ldr	r2, [r7, #4]
 8002646:	4413      	add	r3, r2
 8002648:	3304      	adds	r3, #4
 800264a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	2201      	movs	r2, #1
 8002650:	705a      	strb	r2, [r3, #1]
 8002652:	e00f      	b.n	8002674 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002654:	78fb      	ldrb	r3, [r7, #3]
 8002656:	f003 020f 	and.w	r2, r3, #15
 800265a:	4613      	mov	r3, r2
 800265c:	00db      	lsls	r3, r3, #3
 800265e:	4413      	add	r3, r2
 8002660:	009b      	lsls	r3, r3, #2
 8002662:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002666:	687a      	ldr	r2, [r7, #4]
 8002668:	4413      	add	r3, r2
 800266a:	3304      	adds	r3, #4
 800266c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	2200      	movs	r2, #0
 8002672:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002674:	78fb      	ldrb	r3, [r7, #3]
 8002676:	f003 030f 	and.w	r3, r3, #15
 800267a:	b2da      	uxtb	r2, r3
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002680:	883a      	ldrh	r2, [r7, #0]
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	78ba      	ldrb	r2, [r7, #2]
 800268a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	785b      	ldrb	r3, [r3, #1]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d004      	beq.n	800269e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	781b      	ldrb	r3, [r3, #0]
 8002698:	461a      	mov	r2, r3
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800269e:	78bb      	ldrb	r3, [r7, #2]
 80026a0:	2b02      	cmp	r3, #2
 80026a2:	d102      	bne.n	80026aa <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	2200      	movs	r2, #0
 80026a8:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d101      	bne.n	80026b8 <HAL_PCD_EP_Open+0xaa>
 80026b4:	2302      	movs	r3, #2
 80026b6:	e00e      	b.n	80026d6 <HAL_PCD_EP_Open+0xc8>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2201      	movs	r2, #1
 80026bc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	68f9      	ldr	r1, [r7, #12]
 80026c6:	4618      	mov	r0, r3
 80026c8:	f004 fde8 	bl	800729c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2200      	movs	r2, #0
 80026d0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80026d4:	7afb      	ldrb	r3, [r7, #11]
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	3710      	adds	r7, #16
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}

080026de <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80026de:	b580      	push	{r7, lr}
 80026e0:	b084      	sub	sp, #16
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	6078      	str	r0, [r7, #4]
 80026e6:	460b      	mov	r3, r1
 80026e8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80026ea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	da0f      	bge.n	8002712 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80026f2:	78fb      	ldrb	r3, [r7, #3]
 80026f4:	f003 020f 	and.w	r2, r3, #15
 80026f8:	4613      	mov	r3, r2
 80026fa:	00db      	lsls	r3, r3, #3
 80026fc:	4413      	add	r3, r2
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	3310      	adds	r3, #16
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	4413      	add	r3, r2
 8002706:	3304      	adds	r3, #4
 8002708:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	2201      	movs	r2, #1
 800270e:	705a      	strb	r2, [r3, #1]
 8002710:	e00f      	b.n	8002732 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002712:	78fb      	ldrb	r3, [r7, #3]
 8002714:	f003 020f 	and.w	r2, r3, #15
 8002718:	4613      	mov	r3, r2
 800271a:	00db      	lsls	r3, r3, #3
 800271c:	4413      	add	r3, r2
 800271e:	009b      	lsls	r3, r3, #2
 8002720:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002724:	687a      	ldr	r2, [r7, #4]
 8002726:	4413      	add	r3, r2
 8002728:	3304      	adds	r3, #4
 800272a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	2200      	movs	r2, #0
 8002730:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002732:	78fb      	ldrb	r3, [r7, #3]
 8002734:	f003 030f 	and.w	r3, r3, #15
 8002738:	b2da      	uxtb	r2, r3
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002744:	2b01      	cmp	r3, #1
 8002746:	d101      	bne.n	800274c <HAL_PCD_EP_Close+0x6e>
 8002748:	2302      	movs	r3, #2
 800274a:	e00e      	b.n	800276a <HAL_PCD_EP_Close+0x8c>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2201      	movs	r2, #1
 8002750:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	68f9      	ldr	r1, [r7, #12]
 800275a:	4618      	mov	r0, r3
 800275c:	f004 fe26 	bl	80073ac <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2200      	movs	r2, #0
 8002764:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8002768:	2300      	movs	r3, #0
}
 800276a:	4618      	mov	r0, r3
 800276c:	3710      	adds	r7, #16
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}

08002772 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002772:	b580      	push	{r7, lr}
 8002774:	b086      	sub	sp, #24
 8002776:	af00      	add	r7, sp, #0
 8002778:	60f8      	str	r0, [r7, #12]
 800277a:	607a      	str	r2, [r7, #4]
 800277c:	603b      	str	r3, [r7, #0]
 800277e:	460b      	mov	r3, r1
 8002780:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002782:	7afb      	ldrb	r3, [r7, #11]
 8002784:	f003 020f 	and.w	r2, r3, #15
 8002788:	4613      	mov	r3, r2
 800278a:	00db      	lsls	r3, r3, #3
 800278c:	4413      	add	r3, r2
 800278e:	009b      	lsls	r3, r3, #2
 8002790:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002794:	68fa      	ldr	r2, [r7, #12]
 8002796:	4413      	add	r3, r2
 8002798:	3304      	adds	r3, #4
 800279a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800279c:	697b      	ldr	r3, [r7, #20]
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80027a2:	697b      	ldr	r3, [r7, #20]
 80027a4:	683a      	ldr	r2, [r7, #0]
 80027a6:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	2200      	movs	r2, #0
 80027ac:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	2200      	movs	r2, #0
 80027b2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80027b4:	7afb      	ldrb	r3, [r7, #11]
 80027b6:	f003 030f 	and.w	r3, r3, #15
 80027ba:	b2da      	uxtb	r2, r3
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	799b      	ldrb	r3, [r3, #6]
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d102      	bne.n	80027ce <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80027c8:	687a      	ldr	r2, [r7, #4]
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	6818      	ldr	r0, [r3, #0]
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	799b      	ldrb	r3, [r3, #6]
 80027d6:	461a      	mov	r2, r3
 80027d8:	6979      	ldr	r1, [r7, #20]
 80027da:	f004 fec3 	bl	8007564 <USB_EPStartXfer>

  return HAL_OK;
 80027de:	2300      	movs	r3, #0
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	3718      	adds	r7, #24
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}

080027e8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b083      	sub	sp, #12
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
 80027f0:	460b      	mov	r3, r1
 80027f2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80027f4:	78fb      	ldrb	r3, [r7, #3]
 80027f6:	f003 020f 	and.w	r2, r3, #15
 80027fa:	6879      	ldr	r1, [r7, #4]
 80027fc:	4613      	mov	r3, r2
 80027fe:	00db      	lsls	r3, r3, #3
 8002800:	4413      	add	r3, r2
 8002802:	009b      	lsls	r3, r3, #2
 8002804:	440b      	add	r3, r1
 8002806:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800280a:	681b      	ldr	r3, [r3, #0]
}
 800280c:	4618      	mov	r0, r3
 800280e:	370c      	adds	r7, #12
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr

08002818 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b086      	sub	sp, #24
 800281c:	af00      	add	r7, sp, #0
 800281e:	60f8      	str	r0, [r7, #12]
 8002820:	607a      	str	r2, [r7, #4]
 8002822:	603b      	str	r3, [r7, #0]
 8002824:	460b      	mov	r3, r1
 8002826:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002828:	7afb      	ldrb	r3, [r7, #11]
 800282a:	f003 020f 	and.w	r2, r3, #15
 800282e:	4613      	mov	r3, r2
 8002830:	00db      	lsls	r3, r3, #3
 8002832:	4413      	add	r3, r2
 8002834:	009b      	lsls	r3, r3, #2
 8002836:	3310      	adds	r3, #16
 8002838:	68fa      	ldr	r2, [r7, #12]
 800283a:	4413      	add	r3, r2
 800283c:	3304      	adds	r3, #4
 800283e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	687a      	ldr	r2, [r7, #4]
 8002844:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	683a      	ldr	r2, [r7, #0]
 800284a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	2200      	movs	r2, #0
 8002850:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	2201      	movs	r2, #1
 8002856:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002858:	7afb      	ldrb	r3, [r7, #11]
 800285a:	f003 030f 	and.w	r3, r3, #15
 800285e:	b2da      	uxtb	r2, r3
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	799b      	ldrb	r3, [r3, #6]
 8002868:	2b01      	cmp	r3, #1
 800286a:	d102      	bne.n	8002872 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	6818      	ldr	r0, [r3, #0]
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	799b      	ldrb	r3, [r3, #6]
 800287a:	461a      	mov	r2, r3
 800287c:	6979      	ldr	r1, [r7, #20]
 800287e:	f004 fe71 	bl	8007564 <USB_EPStartXfer>

  return HAL_OK;
 8002882:	2300      	movs	r3, #0
}
 8002884:	4618      	mov	r0, r3
 8002886:	3718      	adds	r7, #24
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}

0800288c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b084      	sub	sp, #16
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	460b      	mov	r3, r1
 8002896:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002898:	78fb      	ldrb	r3, [r7, #3]
 800289a:	f003 030f 	and.w	r3, r3, #15
 800289e:	687a      	ldr	r2, [r7, #4]
 80028a0:	7912      	ldrb	r2, [r2, #4]
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d901      	bls.n	80028aa <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80028a6:	2301      	movs	r3, #1
 80028a8:	e04f      	b.n	800294a <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80028aa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	da0f      	bge.n	80028d2 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80028b2:	78fb      	ldrb	r3, [r7, #3]
 80028b4:	f003 020f 	and.w	r2, r3, #15
 80028b8:	4613      	mov	r3, r2
 80028ba:	00db      	lsls	r3, r3, #3
 80028bc:	4413      	add	r3, r2
 80028be:	009b      	lsls	r3, r3, #2
 80028c0:	3310      	adds	r3, #16
 80028c2:	687a      	ldr	r2, [r7, #4]
 80028c4:	4413      	add	r3, r2
 80028c6:	3304      	adds	r3, #4
 80028c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	2201      	movs	r2, #1
 80028ce:	705a      	strb	r2, [r3, #1]
 80028d0:	e00d      	b.n	80028ee <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80028d2:	78fa      	ldrb	r2, [r7, #3]
 80028d4:	4613      	mov	r3, r2
 80028d6:	00db      	lsls	r3, r3, #3
 80028d8:	4413      	add	r3, r2
 80028da:	009b      	lsls	r3, r3, #2
 80028dc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80028e0:	687a      	ldr	r2, [r7, #4]
 80028e2:	4413      	add	r3, r2
 80028e4:	3304      	adds	r3, #4
 80028e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2200      	movs	r2, #0
 80028ec:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2201      	movs	r2, #1
 80028f2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80028f4:	78fb      	ldrb	r3, [r7, #3]
 80028f6:	f003 030f 	and.w	r3, r3, #15
 80028fa:	b2da      	uxtb	r2, r3
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002906:	2b01      	cmp	r3, #1
 8002908:	d101      	bne.n	800290e <HAL_PCD_EP_SetStall+0x82>
 800290a:	2302      	movs	r3, #2
 800290c:	e01d      	b.n	800294a <HAL_PCD_EP_SetStall+0xbe>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2201      	movs	r2, #1
 8002912:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	68f9      	ldr	r1, [r7, #12]
 800291c:	4618      	mov	r0, r3
 800291e:	f005 fa01 	bl	8007d24 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002922:	78fb      	ldrb	r3, [r7, #3]
 8002924:	f003 030f 	and.w	r3, r3, #15
 8002928:	2b00      	cmp	r3, #0
 800292a:	d109      	bne.n	8002940 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6818      	ldr	r0, [r3, #0]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	7999      	ldrb	r1, [r3, #6]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800293a:	461a      	mov	r2, r3
 800293c:	f005 fbf4 	bl	8008128 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2200      	movs	r2, #0
 8002944:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002948:	2300      	movs	r3, #0
}
 800294a:	4618      	mov	r0, r3
 800294c:	3710      	adds	r7, #16
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}

08002952 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002952:	b580      	push	{r7, lr}
 8002954:	b084      	sub	sp, #16
 8002956:	af00      	add	r7, sp, #0
 8002958:	6078      	str	r0, [r7, #4]
 800295a:	460b      	mov	r3, r1
 800295c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800295e:	78fb      	ldrb	r3, [r7, #3]
 8002960:	f003 030f 	and.w	r3, r3, #15
 8002964:	687a      	ldr	r2, [r7, #4]
 8002966:	7912      	ldrb	r2, [r2, #4]
 8002968:	4293      	cmp	r3, r2
 800296a:	d901      	bls.n	8002970 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	e042      	b.n	80029f6 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002970:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002974:	2b00      	cmp	r3, #0
 8002976:	da0f      	bge.n	8002998 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002978:	78fb      	ldrb	r3, [r7, #3]
 800297a:	f003 020f 	and.w	r2, r3, #15
 800297e:	4613      	mov	r3, r2
 8002980:	00db      	lsls	r3, r3, #3
 8002982:	4413      	add	r3, r2
 8002984:	009b      	lsls	r3, r3, #2
 8002986:	3310      	adds	r3, #16
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	4413      	add	r3, r2
 800298c:	3304      	adds	r3, #4
 800298e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2201      	movs	r2, #1
 8002994:	705a      	strb	r2, [r3, #1]
 8002996:	e00f      	b.n	80029b8 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002998:	78fb      	ldrb	r3, [r7, #3]
 800299a:	f003 020f 	and.w	r2, r3, #15
 800299e:	4613      	mov	r3, r2
 80029a0:	00db      	lsls	r3, r3, #3
 80029a2:	4413      	add	r3, r2
 80029a4:	009b      	lsls	r3, r3, #2
 80029a6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80029aa:	687a      	ldr	r2, [r7, #4]
 80029ac:	4413      	add	r3, r2
 80029ae:	3304      	adds	r3, #4
 80029b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	2200      	movs	r2, #0
 80029b6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2200      	movs	r2, #0
 80029bc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80029be:	78fb      	ldrb	r3, [r7, #3]
 80029c0:	f003 030f 	and.w	r3, r3, #15
 80029c4:	b2da      	uxtb	r2, r3
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d101      	bne.n	80029d8 <HAL_PCD_EP_ClrStall+0x86>
 80029d4:	2302      	movs	r3, #2
 80029d6:	e00e      	b.n	80029f6 <HAL_PCD_EP_ClrStall+0xa4>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2201      	movs	r2, #1
 80029dc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	68f9      	ldr	r1, [r7, #12]
 80029e6:	4618      	mov	r0, r3
 80029e8:	f005 fa0a 	bl	8007e00 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2200      	movs	r2, #0
 80029f0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80029f4:	2300      	movs	r3, #0
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	3710      	adds	r7, #16
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}

080029fe <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80029fe:	b580      	push	{r7, lr}
 8002a00:	b084      	sub	sp, #16
 8002a02:	af00      	add	r7, sp, #0
 8002a04:	6078      	str	r0, [r7, #4]
 8002a06:	460b      	mov	r3, r1
 8002a08:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002a0a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	da0c      	bge.n	8002a2c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002a12:	78fb      	ldrb	r3, [r7, #3]
 8002a14:	f003 020f 	and.w	r2, r3, #15
 8002a18:	4613      	mov	r3, r2
 8002a1a:	00db      	lsls	r3, r3, #3
 8002a1c:	4413      	add	r3, r2
 8002a1e:	009b      	lsls	r3, r3, #2
 8002a20:	3310      	adds	r3, #16
 8002a22:	687a      	ldr	r2, [r7, #4]
 8002a24:	4413      	add	r3, r2
 8002a26:	3304      	adds	r3, #4
 8002a28:	60fb      	str	r3, [r7, #12]
 8002a2a:	e00c      	b.n	8002a46 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002a2c:	78fb      	ldrb	r3, [r7, #3]
 8002a2e:	f003 020f 	and.w	r2, r3, #15
 8002a32:	4613      	mov	r3, r2
 8002a34:	00db      	lsls	r3, r3, #3
 8002a36:	4413      	add	r3, r2
 8002a38:	009b      	lsls	r3, r3, #2
 8002a3a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002a3e:	687a      	ldr	r2, [r7, #4]
 8002a40:	4413      	add	r3, r2
 8002a42:	3304      	adds	r3, #4
 8002a44:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	68f9      	ldr	r1, [r7, #12]
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f005 f829 	bl	8007aa4 <USB_EPStopXfer>
 8002a52:	4603      	mov	r3, r0
 8002a54:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002a56:	7afb      	ldrb	r3, [r7, #11]
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	3710      	adds	r7, #16
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd80      	pop	{r7, pc}

08002a60 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b08a      	sub	sp, #40	@ 0x28
 8002a64:	af02      	add	r7, sp, #8
 8002a66:	6078      	str	r0, [r7, #4]
 8002a68:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002a74:	683a      	ldr	r2, [r7, #0]
 8002a76:	4613      	mov	r3, r2
 8002a78:	00db      	lsls	r3, r3, #3
 8002a7a:	4413      	add	r3, r2
 8002a7c:	009b      	lsls	r3, r3, #2
 8002a7e:	3310      	adds	r3, #16
 8002a80:	687a      	ldr	r2, [r7, #4]
 8002a82:	4413      	add	r3, r2
 8002a84:	3304      	adds	r3, #4
 8002a86:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	695a      	ldr	r2, [r3, #20]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	691b      	ldr	r3, [r3, #16]
 8002a90:	429a      	cmp	r2, r3
 8002a92:	d901      	bls.n	8002a98 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002a94:	2301      	movs	r3, #1
 8002a96:	e06b      	b.n	8002b70 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	691a      	ldr	r2, [r3, #16]
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	695b      	ldr	r3, [r3, #20]
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	69fa      	ldr	r2, [r7, #28]
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	d902      	bls.n	8002ab4 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	689b      	ldr	r3, [r3, #8]
 8002ab2:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002ab4:	69fb      	ldr	r3, [r7, #28]
 8002ab6:	3303      	adds	r3, #3
 8002ab8:	089b      	lsrs	r3, r3, #2
 8002aba:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002abc:	e02a      	b.n	8002b14 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	691a      	ldr	r2, [r3, #16]
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	695b      	ldr	r3, [r3, #20]
 8002ac6:	1ad3      	subs	r3, r2, r3
 8002ac8:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	69fa      	ldr	r2, [r7, #28]
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d902      	bls.n	8002ada <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002ada:	69fb      	ldr	r3, [r7, #28]
 8002adc:	3303      	adds	r3, #3
 8002ade:	089b      	lsrs	r3, r3, #2
 8002ae0:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	68d9      	ldr	r1, [r3, #12]
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	b2da      	uxtb	r2, r3
 8002aea:	69fb      	ldr	r3, [r7, #28]
 8002aec:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002af2:	9300      	str	r3, [sp, #0]
 8002af4:	4603      	mov	r3, r0
 8002af6:	6978      	ldr	r0, [r7, #20]
 8002af8:	f005 f87e 	bl	8007bf8 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	68da      	ldr	r2, [r3, #12]
 8002b00:	69fb      	ldr	r3, [r7, #28]
 8002b02:	441a      	add	r2, r3
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	695a      	ldr	r2, [r3, #20]
 8002b0c:	69fb      	ldr	r3, [r7, #28]
 8002b0e:	441a      	add	r2, r3
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	015a      	lsls	r2, r3, #5
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	4413      	add	r3, r2
 8002b1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002b20:	699b      	ldr	r3, [r3, #24]
 8002b22:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002b24:	69ba      	ldr	r2, [r7, #24]
 8002b26:	429a      	cmp	r2, r3
 8002b28:	d809      	bhi.n	8002b3e <PCD_WriteEmptyTxFifo+0xde>
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	695a      	ldr	r2, [r3, #20]
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d203      	bcs.n	8002b3e <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	691b      	ldr	r3, [r3, #16]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d1bf      	bne.n	8002abe <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	691a      	ldr	r2, [r3, #16]
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	695b      	ldr	r3, [r3, #20]
 8002b46:	429a      	cmp	r2, r3
 8002b48:	d811      	bhi.n	8002b6e <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	f003 030f 	and.w	r3, r3, #15
 8002b50:	2201      	movs	r2, #1
 8002b52:	fa02 f303 	lsl.w	r3, r2, r3
 8002b56:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b5e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	43db      	mvns	r3, r3
 8002b64:	6939      	ldr	r1, [r7, #16]
 8002b66:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002b6e:	2300      	movs	r3, #0
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	3720      	adds	r7, #32
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}

08002b78 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b088      	sub	sp, #32
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
 8002b80:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002b88:	69fb      	ldr	r3, [r7, #28]
 8002b8a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002b8c:	69fb      	ldr	r3, [r7, #28]
 8002b8e:	333c      	adds	r3, #60	@ 0x3c
 8002b90:	3304      	adds	r3, #4
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	015a      	lsls	r2, r3, #5
 8002b9a:	69bb      	ldr	r3, [r7, #24]
 8002b9c:	4413      	add	r3, r2
 8002b9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	799b      	ldrb	r3, [r3, #6]
 8002baa:	2b01      	cmp	r3, #1
 8002bac:	d17b      	bne.n	8002ca6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	f003 0308 	and.w	r3, r3, #8
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d015      	beq.n	8002be4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	4a61      	ldr	r2, [pc, #388]	@ (8002d40 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	f240 80b9 	bls.w	8002d34 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	f000 80b3 	beq.w	8002d34 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	015a      	lsls	r2, r3, #5
 8002bd2:	69bb      	ldr	r3, [r7, #24]
 8002bd4:	4413      	add	r3, r2
 8002bd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002bda:	461a      	mov	r2, r3
 8002bdc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002be0:	6093      	str	r3, [r2, #8]
 8002be2:	e0a7      	b.n	8002d34 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	f003 0320 	and.w	r3, r3, #32
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d009      	beq.n	8002c02 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	015a      	lsls	r2, r3, #5
 8002bf2:	69bb      	ldr	r3, [r7, #24]
 8002bf4:	4413      	add	r3, r2
 8002bf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002bfa:	461a      	mov	r2, r3
 8002bfc:	2320      	movs	r3, #32
 8002bfe:	6093      	str	r3, [r2, #8]
 8002c00:	e098      	b.n	8002d34 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	f040 8093 	bne.w	8002d34 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	4a4b      	ldr	r2, [pc, #300]	@ (8002d40 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d90f      	bls.n	8002c36 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d00a      	beq.n	8002c36 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	015a      	lsls	r2, r3, #5
 8002c24:	69bb      	ldr	r3, [r7, #24]
 8002c26:	4413      	add	r3, r2
 8002c28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c2c:	461a      	mov	r2, r3
 8002c2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c32:	6093      	str	r3, [r2, #8]
 8002c34:	e07e      	b.n	8002d34 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002c36:	683a      	ldr	r2, [r7, #0]
 8002c38:	4613      	mov	r3, r2
 8002c3a:	00db      	lsls	r3, r3, #3
 8002c3c:	4413      	add	r3, r2
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002c44:	687a      	ldr	r2, [r7, #4]
 8002c46:	4413      	add	r3, r2
 8002c48:	3304      	adds	r3, #4
 8002c4a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	6a1a      	ldr	r2, [r3, #32]
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	0159      	lsls	r1, r3, #5
 8002c54:	69bb      	ldr	r3, [r7, #24]
 8002c56:	440b      	add	r3, r1
 8002c58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c5c:	691b      	ldr	r3, [r3, #16]
 8002c5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c62:	1ad2      	subs	r2, r2, r3
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d114      	bne.n	8002c98 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	691b      	ldr	r3, [r3, #16]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d109      	bne.n	8002c8a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6818      	ldr	r0, [r3, #0]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002c80:	461a      	mov	r2, r3
 8002c82:	2101      	movs	r1, #1
 8002c84:	f005 fa50 	bl	8008128 <USB_EP0_OutStart>
 8002c88:	e006      	b.n	8002c98 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	68da      	ldr	r2, [r3, #12]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	695b      	ldr	r3, [r3, #20]
 8002c92:	441a      	add	r2, r3
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	4619      	mov	r1, r3
 8002c9e:	6878      	ldr	r0, [r7, #4]
 8002ca0:	f007 fd6c 	bl	800a77c <HAL_PCD_DataOutStageCallback>
 8002ca4:	e046      	b.n	8002d34 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	4a26      	ldr	r2, [pc, #152]	@ (8002d44 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d124      	bne.n	8002cf8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d00a      	beq.n	8002cce <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	015a      	lsls	r2, r3, #5
 8002cbc:	69bb      	ldr	r3, [r7, #24]
 8002cbe:	4413      	add	r3, r2
 8002cc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002cc4:	461a      	mov	r2, r3
 8002cc6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002cca:	6093      	str	r3, [r2, #8]
 8002ccc:	e032      	b.n	8002d34 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	f003 0320 	and.w	r3, r3, #32
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d008      	beq.n	8002cea <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	015a      	lsls	r2, r3, #5
 8002cdc:	69bb      	ldr	r3, [r7, #24]
 8002cde:	4413      	add	r3, r2
 8002ce0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ce4:	461a      	mov	r2, r3
 8002ce6:	2320      	movs	r3, #32
 8002ce8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	4619      	mov	r1, r3
 8002cf0:	6878      	ldr	r0, [r7, #4]
 8002cf2:	f007 fd43 	bl	800a77c <HAL_PCD_DataOutStageCallback>
 8002cf6:	e01d      	b.n	8002d34 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d114      	bne.n	8002d28 <PCD_EP_OutXfrComplete_int+0x1b0>
 8002cfe:	6879      	ldr	r1, [r7, #4]
 8002d00:	683a      	ldr	r2, [r7, #0]
 8002d02:	4613      	mov	r3, r2
 8002d04:	00db      	lsls	r3, r3, #3
 8002d06:	4413      	add	r3, r2
 8002d08:	009b      	lsls	r3, r3, #2
 8002d0a:	440b      	add	r3, r1
 8002d0c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d108      	bne.n	8002d28 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6818      	ldr	r0, [r3, #0]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002d20:	461a      	mov	r2, r3
 8002d22:	2100      	movs	r1, #0
 8002d24:	f005 fa00 	bl	8008128 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f007 fd24 	bl	800a77c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002d34:	2300      	movs	r3, #0
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3720      	adds	r7, #32
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	4f54300a 	.word	0x4f54300a
 8002d44:	4f54310a 	.word	0x4f54310a

08002d48 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b086      	sub	sp, #24
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
 8002d50:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	333c      	adds	r3, #60	@ 0x3c
 8002d60:	3304      	adds	r3, #4
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	015a      	lsls	r2, r3, #5
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	4413      	add	r3, r2
 8002d6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	4a15      	ldr	r2, [pc, #84]	@ (8002dd0 <PCD_EP_OutSetupPacket_int+0x88>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d90e      	bls.n	8002d9c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d009      	beq.n	8002d9c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	015a      	lsls	r2, r3, #5
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	4413      	add	r3, r2
 8002d90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d94:	461a      	mov	r2, r3
 8002d96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d9a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002d9c:	6878      	ldr	r0, [r7, #4]
 8002d9e:	f007 fcdb 	bl	800a758 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	4a0a      	ldr	r2, [pc, #40]	@ (8002dd0 <PCD_EP_OutSetupPacket_int+0x88>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d90c      	bls.n	8002dc4 <PCD_EP_OutSetupPacket_int+0x7c>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	799b      	ldrb	r3, [r3, #6]
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d108      	bne.n	8002dc4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6818      	ldr	r0, [r3, #0]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002dbc:	461a      	mov	r2, r3
 8002dbe:	2101      	movs	r1, #1
 8002dc0:	f005 f9b2 	bl	8008128 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002dc4:	2300      	movs	r3, #0
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3718      	adds	r7, #24
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	4f54300a 	.word	0x4f54300a

08002dd4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b085      	sub	sp, #20
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
 8002ddc:	460b      	mov	r3, r1
 8002dde:	70fb      	strb	r3, [r7, #3]
 8002de0:	4613      	mov	r3, r2
 8002de2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dea:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002dec:	78fb      	ldrb	r3, [r7, #3]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d107      	bne.n	8002e02 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002df2:	883b      	ldrh	r3, [r7, #0]
 8002df4:	0419      	lsls	r1, r3, #16
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	68ba      	ldr	r2, [r7, #8]
 8002dfc:	430a      	orrs	r2, r1
 8002dfe:	629a      	str	r2, [r3, #40]	@ 0x28
 8002e00:	e028      	b.n	8002e54 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e08:	0c1b      	lsrs	r3, r3, #16
 8002e0a:	68ba      	ldr	r2, [r7, #8]
 8002e0c:	4413      	add	r3, r2
 8002e0e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002e10:	2300      	movs	r3, #0
 8002e12:	73fb      	strb	r3, [r7, #15]
 8002e14:	e00d      	b.n	8002e32 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	7bfb      	ldrb	r3, [r7, #15]
 8002e1c:	3340      	adds	r3, #64	@ 0x40
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	4413      	add	r3, r2
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	0c1b      	lsrs	r3, r3, #16
 8002e26:	68ba      	ldr	r2, [r7, #8]
 8002e28:	4413      	add	r3, r2
 8002e2a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002e2c:	7bfb      	ldrb	r3, [r7, #15]
 8002e2e:	3301      	adds	r3, #1
 8002e30:	73fb      	strb	r3, [r7, #15]
 8002e32:	7bfa      	ldrb	r2, [r7, #15]
 8002e34:	78fb      	ldrb	r3, [r7, #3]
 8002e36:	3b01      	subs	r3, #1
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d3ec      	bcc.n	8002e16 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002e3c:	883b      	ldrh	r3, [r7, #0]
 8002e3e:	0418      	lsls	r0, r3, #16
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6819      	ldr	r1, [r3, #0]
 8002e44:	78fb      	ldrb	r3, [r7, #3]
 8002e46:	3b01      	subs	r3, #1
 8002e48:	68ba      	ldr	r2, [r7, #8]
 8002e4a:	4302      	orrs	r2, r0
 8002e4c:	3340      	adds	r3, #64	@ 0x40
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	440b      	add	r3, r1
 8002e52:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002e54:	2300      	movs	r3, #0
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3714      	adds	r7, #20
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e60:	4770      	bx	lr

08002e62 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002e62:	b480      	push	{r7}
 8002e64:	b083      	sub	sp, #12
 8002e66:	af00      	add	r7, sp, #0
 8002e68:	6078      	str	r0, [r7, #4]
 8002e6a:	460b      	mov	r3, r1
 8002e6c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	887a      	ldrh	r2, [r7, #2]
 8002e74:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002e76:	2300      	movs	r3, #0
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	370c      	adds	r7, #12
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e82:	4770      	bx	lr

08002e84 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b085      	sub	sp, #20
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2201      	movs	r2, #1
 8002e96:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	699b      	ldr	r3, [r3, #24]
 8002ea6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002eb2:	4b05      	ldr	r3, [pc, #20]	@ (8002ec8 <HAL_PCDEx_ActivateLPM+0x44>)
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	68fa      	ldr	r2, [r7, #12]
 8002eb8:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002eba:	2300      	movs	r3, #0
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3714      	adds	r7, #20
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr
 8002ec8:	10000003 	.word	0x10000003

08002ecc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b083      	sub	sp, #12
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
 8002ed4:	460b      	mov	r3, r1
 8002ed6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002ed8:	bf00      	nop
 8002eda:	370c      	adds	r7, #12
 8002edc:	46bd      	mov	sp, r7
 8002ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee2:	4770      	bx	lr

08002ee4 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b084      	sub	sp, #16
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002eec:	4b29      	ldr	r3, [pc, #164]	@ (8002f94 <HAL_PWREx_ConfigSupply+0xb0>)
 8002eee:	68db      	ldr	r3, [r3, #12]
 8002ef0:	f003 0307 	and.w	r3, r3, #7
 8002ef4:	2b06      	cmp	r3, #6
 8002ef6:	d00a      	beq.n	8002f0e <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002ef8:	4b26      	ldr	r3, [pc, #152]	@ (8002f94 <HAL_PWREx_ConfigSupply+0xb0>)
 8002efa:	68db      	ldr	r3, [r3, #12]
 8002efc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002f00:	687a      	ldr	r2, [r7, #4]
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d001      	beq.n	8002f0a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e040      	b.n	8002f8c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	e03e      	b.n	8002f8c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002f0e:	4b21      	ldr	r3, [pc, #132]	@ (8002f94 <HAL_PWREx_ConfigSupply+0xb0>)
 8002f10:	68db      	ldr	r3, [r3, #12]
 8002f12:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8002f16:	491f      	ldr	r1, [pc, #124]	@ (8002f94 <HAL_PWREx_ConfigSupply+0xb0>)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002f1e:	f7fe f97b 	bl	8001218 <HAL_GetTick>
 8002f22:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002f24:	e009      	b.n	8002f3a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002f26:	f7fe f977 	bl	8001218 <HAL_GetTick>
 8002f2a:	4602      	mov	r2, r0
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	1ad3      	subs	r3, r2, r3
 8002f30:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002f34:	d901      	bls.n	8002f3a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	e028      	b.n	8002f8c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002f3a:	4b16      	ldr	r3, [pc, #88]	@ (8002f94 <HAL_PWREx_ConfigSupply+0xb0>)
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f46:	d1ee      	bne.n	8002f26 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2b1e      	cmp	r3, #30
 8002f4c:	d008      	beq.n	8002f60 <HAL_PWREx_ConfigSupply+0x7c>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2b2e      	cmp	r3, #46	@ 0x2e
 8002f52:	d005      	beq.n	8002f60 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2b1d      	cmp	r3, #29
 8002f58:	d002      	beq.n	8002f60 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2b2d      	cmp	r3, #45	@ 0x2d
 8002f5e:	d114      	bne.n	8002f8a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8002f60:	f7fe f95a 	bl	8001218 <HAL_GetTick>
 8002f64:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002f66:	e009      	b.n	8002f7c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002f68:	f7fe f956 	bl	8001218 <HAL_GetTick>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	1ad3      	subs	r3, r2, r3
 8002f72:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002f76:	d901      	bls.n	8002f7c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	e007      	b.n	8002f8c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002f7c:	4b05      	ldr	r3, [pc, #20]	@ (8002f94 <HAL_PWREx_ConfigSupply+0xb0>)
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f88:	d1ee      	bne.n	8002f68 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002f8a:	2300      	movs	r3, #0
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3710      	adds	r7, #16
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}
 8002f94:	58024800 	.word	0x58024800

08002f98 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8002f9c:	4b05      	ldr	r3, [pc, #20]	@ (8002fb4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8002f9e:	68db      	ldr	r3, [r3, #12]
 8002fa0:	4a04      	ldr	r2, [pc, #16]	@ (8002fb4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8002fa2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002fa6:	60d3      	str	r3, [r2, #12]
}
 8002fa8:	bf00      	nop
 8002faa:	46bd      	mov	sp, r7
 8002fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb0:	4770      	bx	lr
 8002fb2:	bf00      	nop
 8002fb4:	58024800 	.word	0x58024800

08002fb8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b08c      	sub	sp, #48	@ 0x30
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d102      	bne.n	8002fcc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	f000 bc48 	b.w	800385c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f003 0301 	and.w	r3, r3, #1
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	f000 8088 	beq.w	80030ea <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fda:	4b99      	ldr	r3, [pc, #612]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 8002fdc:	691b      	ldr	r3, [r3, #16]
 8002fde:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002fe2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002fe4:	4b96      	ldr	r3, [pc, #600]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 8002fe6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fe8:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002fea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fec:	2b10      	cmp	r3, #16
 8002fee:	d007      	beq.n	8003000 <HAL_RCC_OscConfig+0x48>
 8002ff0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ff2:	2b18      	cmp	r3, #24
 8002ff4:	d111      	bne.n	800301a <HAL_RCC_OscConfig+0x62>
 8002ff6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ff8:	f003 0303 	and.w	r3, r3, #3
 8002ffc:	2b02      	cmp	r3, #2
 8002ffe:	d10c      	bne.n	800301a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003000:	4b8f      	ldr	r3, [pc, #572]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003008:	2b00      	cmp	r3, #0
 800300a:	d06d      	beq.n	80030e8 <HAL_RCC_OscConfig+0x130>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d169      	bne.n	80030e8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003014:	2301      	movs	r3, #1
 8003016:	f000 bc21 	b.w	800385c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003022:	d106      	bne.n	8003032 <HAL_RCC_OscConfig+0x7a>
 8003024:	4b86      	ldr	r3, [pc, #536]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a85      	ldr	r2, [pc, #532]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 800302a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800302e:	6013      	str	r3, [r2, #0]
 8003030:	e02e      	b.n	8003090 <HAL_RCC_OscConfig+0xd8>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d10c      	bne.n	8003054 <HAL_RCC_OscConfig+0x9c>
 800303a:	4b81      	ldr	r3, [pc, #516]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a80      	ldr	r2, [pc, #512]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 8003040:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003044:	6013      	str	r3, [r2, #0]
 8003046:	4b7e      	ldr	r3, [pc, #504]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a7d      	ldr	r2, [pc, #500]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 800304c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003050:	6013      	str	r3, [r2, #0]
 8003052:	e01d      	b.n	8003090 <HAL_RCC_OscConfig+0xd8>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800305c:	d10c      	bne.n	8003078 <HAL_RCC_OscConfig+0xc0>
 800305e:	4b78      	ldr	r3, [pc, #480]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4a77      	ldr	r2, [pc, #476]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 8003064:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003068:	6013      	str	r3, [r2, #0]
 800306a:	4b75      	ldr	r3, [pc, #468]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a74      	ldr	r2, [pc, #464]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 8003070:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003074:	6013      	str	r3, [r2, #0]
 8003076:	e00b      	b.n	8003090 <HAL_RCC_OscConfig+0xd8>
 8003078:	4b71      	ldr	r3, [pc, #452]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a70      	ldr	r2, [pc, #448]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 800307e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003082:	6013      	str	r3, [r2, #0]
 8003084:	4b6e      	ldr	r3, [pc, #440]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a6d      	ldr	r2, [pc, #436]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 800308a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800308e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d013      	beq.n	80030c0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003098:	f7fe f8be 	bl	8001218 <HAL_GetTick>
 800309c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800309e:	e008      	b.n	80030b2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030a0:	f7fe f8ba 	bl	8001218 <HAL_GetTick>
 80030a4:	4602      	mov	r2, r0
 80030a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a8:	1ad3      	subs	r3, r2, r3
 80030aa:	2b64      	cmp	r3, #100	@ 0x64
 80030ac:	d901      	bls.n	80030b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80030ae:	2303      	movs	r3, #3
 80030b0:	e3d4      	b.n	800385c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80030b2:	4b63      	ldr	r3, [pc, #396]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d0f0      	beq.n	80030a0 <HAL_RCC_OscConfig+0xe8>
 80030be:	e014      	b.n	80030ea <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030c0:	f7fe f8aa 	bl	8001218 <HAL_GetTick>
 80030c4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80030c6:	e008      	b.n	80030da <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030c8:	f7fe f8a6 	bl	8001218 <HAL_GetTick>
 80030cc:	4602      	mov	r2, r0
 80030ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030d0:	1ad3      	subs	r3, r2, r3
 80030d2:	2b64      	cmp	r3, #100	@ 0x64
 80030d4:	d901      	bls.n	80030da <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80030d6:	2303      	movs	r3, #3
 80030d8:	e3c0      	b.n	800385c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80030da:	4b59      	ldr	r3, [pc, #356]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d1f0      	bne.n	80030c8 <HAL_RCC_OscConfig+0x110>
 80030e6:	e000      	b.n	80030ea <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 0302 	and.w	r3, r3, #2
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	f000 80ca 	beq.w	800328c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030f8:	4b51      	ldr	r3, [pc, #324]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 80030fa:	691b      	ldr	r3, [r3, #16]
 80030fc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003100:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003102:	4b4f      	ldr	r3, [pc, #316]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 8003104:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003106:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003108:	6a3b      	ldr	r3, [r7, #32]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d007      	beq.n	800311e <HAL_RCC_OscConfig+0x166>
 800310e:	6a3b      	ldr	r3, [r7, #32]
 8003110:	2b18      	cmp	r3, #24
 8003112:	d156      	bne.n	80031c2 <HAL_RCC_OscConfig+0x20a>
 8003114:	69fb      	ldr	r3, [r7, #28]
 8003116:	f003 0303 	and.w	r3, r3, #3
 800311a:	2b00      	cmp	r3, #0
 800311c:	d151      	bne.n	80031c2 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800311e:	4b48      	ldr	r3, [pc, #288]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 0304 	and.w	r3, r3, #4
 8003126:	2b00      	cmp	r3, #0
 8003128:	d005      	beq.n	8003136 <HAL_RCC_OscConfig+0x17e>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	68db      	ldr	r3, [r3, #12]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d101      	bne.n	8003136 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e392      	b.n	800385c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003136:	4b42      	ldr	r3, [pc, #264]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f023 0219 	bic.w	r2, r3, #25
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	68db      	ldr	r3, [r3, #12]
 8003142:	493f      	ldr	r1, [pc, #252]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 8003144:	4313      	orrs	r3, r2
 8003146:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003148:	f7fe f866 	bl	8001218 <HAL_GetTick>
 800314c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800314e:	e008      	b.n	8003162 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003150:	f7fe f862 	bl	8001218 <HAL_GetTick>
 8003154:	4602      	mov	r2, r0
 8003156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003158:	1ad3      	subs	r3, r2, r3
 800315a:	2b02      	cmp	r3, #2
 800315c:	d901      	bls.n	8003162 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800315e:	2303      	movs	r3, #3
 8003160:	e37c      	b.n	800385c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003162:	4b37      	ldr	r3, [pc, #220]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 0304 	and.w	r3, r3, #4
 800316a:	2b00      	cmp	r3, #0
 800316c:	d0f0      	beq.n	8003150 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800316e:	f7fe f883 	bl	8001278 <HAL_GetREVID>
 8003172:	4603      	mov	r3, r0
 8003174:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003178:	4293      	cmp	r3, r2
 800317a:	d817      	bhi.n	80031ac <HAL_RCC_OscConfig+0x1f4>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	691b      	ldr	r3, [r3, #16]
 8003180:	2b40      	cmp	r3, #64	@ 0x40
 8003182:	d108      	bne.n	8003196 <HAL_RCC_OscConfig+0x1de>
 8003184:	4b2e      	ldr	r3, [pc, #184]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800318c:	4a2c      	ldr	r2, [pc, #176]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 800318e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003192:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003194:	e07a      	b.n	800328c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003196:	4b2a      	ldr	r3, [pc, #168]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	691b      	ldr	r3, [r3, #16]
 80031a2:	031b      	lsls	r3, r3, #12
 80031a4:	4926      	ldr	r1, [pc, #152]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 80031a6:	4313      	orrs	r3, r2
 80031a8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80031aa:	e06f      	b.n	800328c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031ac:	4b24      	ldr	r3, [pc, #144]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	691b      	ldr	r3, [r3, #16]
 80031b8:	061b      	lsls	r3, r3, #24
 80031ba:	4921      	ldr	r1, [pc, #132]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 80031bc:	4313      	orrs	r3, r2
 80031be:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80031c0:	e064      	b.n	800328c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	68db      	ldr	r3, [r3, #12]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d047      	beq.n	800325a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80031ca:	4b1d      	ldr	r3, [pc, #116]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f023 0219 	bic.w	r2, r3, #25
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	491a      	ldr	r1, [pc, #104]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 80031d8:	4313      	orrs	r3, r2
 80031da:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031dc:	f7fe f81c 	bl	8001218 <HAL_GetTick>
 80031e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80031e2:	e008      	b.n	80031f6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031e4:	f7fe f818 	bl	8001218 <HAL_GetTick>
 80031e8:	4602      	mov	r2, r0
 80031ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ec:	1ad3      	subs	r3, r2, r3
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d901      	bls.n	80031f6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80031f2:	2303      	movs	r3, #3
 80031f4:	e332      	b.n	800385c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80031f6:	4b12      	ldr	r3, [pc, #72]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 0304 	and.w	r3, r3, #4
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d0f0      	beq.n	80031e4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003202:	f7fe f839 	bl	8001278 <HAL_GetREVID>
 8003206:	4603      	mov	r3, r0
 8003208:	f241 0203 	movw	r2, #4099	@ 0x1003
 800320c:	4293      	cmp	r3, r2
 800320e:	d819      	bhi.n	8003244 <HAL_RCC_OscConfig+0x28c>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	691b      	ldr	r3, [r3, #16]
 8003214:	2b40      	cmp	r3, #64	@ 0x40
 8003216:	d108      	bne.n	800322a <HAL_RCC_OscConfig+0x272>
 8003218:	4b09      	ldr	r3, [pc, #36]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003220:	4a07      	ldr	r2, [pc, #28]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 8003222:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003226:	6053      	str	r3, [r2, #4]
 8003228:	e030      	b.n	800328c <HAL_RCC_OscConfig+0x2d4>
 800322a:	4b05      	ldr	r3, [pc, #20]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	691b      	ldr	r3, [r3, #16]
 8003236:	031b      	lsls	r3, r3, #12
 8003238:	4901      	ldr	r1, [pc, #4]	@ (8003240 <HAL_RCC_OscConfig+0x288>)
 800323a:	4313      	orrs	r3, r2
 800323c:	604b      	str	r3, [r1, #4]
 800323e:	e025      	b.n	800328c <HAL_RCC_OscConfig+0x2d4>
 8003240:	58024400 	.word	0x58024400
 8003244:	4b9a      	ldr	r3, [pc, #616]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	691b      	ldr	r3, [r3, #16]
 8003250:	061b      	lsls	r3, r3, #24
 8003252:	4997      	ldr	r1, [pc, #604]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 8003254:	4313      	orrs	r3, r2
 8003256:	604b      	str	r3, [r1, #4]
 8003258:	e018      	b.n	800328c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800325a:	4b95      	ldr	r3, [pc, #596]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a94      	ldr	r2, [pc, #592]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 8003260:	f023 0301 	bic.w	r3, r3, #1
 8003264:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003266:	f7fd ffd7 	bl	8001218 <HAL_GetTick>
 800326a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800326c:	e008      	b.n	8003280 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800326e:	f7fd ffd3 	bl	8001218 <HAL_GetTick>
 8003272:	4602      	mov	r2, r0
 8003274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003276:	1ad3      	subs	r3, r2, r3
 8003278:	2b02      	cmp	r3, #2
 800327a:	d901      	bls.n	8003280 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800327c:	2303      	movs	r3, #3
 800327e:	e2ed      	b.n	800385c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003280:	4b8b      	ldr	r3, [pc, #556]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 0304 	and.w	r3, r3, #4
 8003288:	2b00      	cmp	r3, #0
 800328a:	d1f0      	bne.n	800326e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 0310 	and.w	r3, r3, #16
 8003294:	2b00      	cmp	r3, #0
 8003296:	f000 80a9 	beq.w	80033ec <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800329a:	4b85      	ldr	r3, [pc, #532]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 800329c:	691b      	ldr	r3, [r3, #16]
 800329e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80032a2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80032a4:	4b82      	ldr	r3, [pc, #520]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 80032a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032a8:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80032aa:	69bb      	ldr	r3, [r7, #24]
 80032ac:	2b08      	cmp	r3, #8
 80032ae:	d007      	beq.n	80032c0 <HAL_RCC_OscConfig+0x308>
 80032b0:	69bb      	ldr	r3, [r7, #24]
 80032b2:	2b18      	cmp	r3, #24
 80032b4:	d13a      	bne.n	800332c <HAL_RCC_OscConfig+0x374>
 80032b6:	697b      	ldr	r3, [r7, #20]
 80032b8:	f003 0303 	and.w	r3, r3, #3
 80032bc:	2b01      	cmp	r3, #1
 80032be:	d135      	bne.n	800332c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80032c0:	4b7b      	ldr	r3, [pc, #492]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d005      	beq.n	80032d8 <HAL_RCC_OscConfig+0x320>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	69db      	ldr	r3, [r3, #28]
 80032d0:	2b80      	cmp	r3, #128	@ 0x80
 80032d2:	d001      	beq.n	80032d8 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e2c1      	b.n	800385c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80032d8:	f7fd ffce 	bl	8001278 <HAL_GetREVID>
 80032dc:	4603      	mov	r3, r0
 80032de:	f241 0203 	movw	r2, #4099	@ 0x1003
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d817      	bhi.n	8003316 <HAL_RCC_OscConfig+0x35e>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6a1b      	ldr	r3, [r3, #32]
 80032ea:	2b20      	cmp	r3, #32
 80032ec:	d108      	bne.n	8003300 <HAL_RCC_OscConfig+0x348>
 80032ee:	4b70      	ldr	r3, [pc, #448]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80032f6:	4a6e      	ldr	r2, [pc, #440]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 80032f8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80032fc:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80032fe:	e075      	b.n	80033ec <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003300:	4b6b      	ldr	r3, [pc, #428]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6a1b      	ldr	r3, [r3, #32]
 800330c:	069b      	lsls	r3, r3, #26
 800330e:	4968      	ldr	r1, [pc, #416]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 8003310:	4313      	orrs	r3, r2
 8003312:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003314:	e06a      	b.n	80033ec <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003316:	4b66      	ldr	r3, [pc, #408]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 8003318:	68db      	ldr	r3, [r3, #12]
 800331a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6a1b      	ldr	r3, [r3, #32]
 8003322:	061b      	lsls	r3, r3, #24
 8003324:	4962      	ldr	r1, [pc, #392]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 8003326:	4313      	orrs	r3, r2
 8003328:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800332a:	e05f      	b.n	80033ec <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	69db      	ldr	r3, [r3, #28]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d042      	beq.n	80033ba <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003334:	4b5e      	ldr	r3, [pc, #376]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a5d      	ldr	r2, [pc, #372]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 800333a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800333e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003340:	f7fd ff6a 	bl	8001218 <HAL_GetTick>
 8003344:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003346:	e008      	b.n	800335a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003348:	f7fd ff66 	bl	8001218 <HAL_GetTick>
 800334c:	4602      	mov	r2, r0
 800334e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003350:	1ad3      	subs	r3, r2, r3
 8003352:	2b02      	cmp	r3, #2
 8003354:	d901      	bls.n	800335a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8003356:	2303      	movs	r3, #3
 8003358:	e280      	b.n	800385c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800335a:	4b55      	ldr	r3, [pc, #340]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003362:	2b00      	cmp	r3, #0
 8003364:	d0f0      	beq.n	8003348 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003366:	f7fd ff87 	bl	8001278 <HAL_GetREVID>
 800336a:	4603      	mov	r3, r0
 800336c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003370:	4293      	cmp	r3, r2
 8003372:	d817      	bhi.n	80033a4 <HAL_RCC_OscConfig+0x3ec>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6a1b      	ldr	r3, [r3, #32]
 8003378:	2b20      	cmp	r3, #32
 800337a:	d108      	bne.n	800338e <HAL_RCC_OscConfig+0x3d6>
 800337c:	4b4c      	ldr	r3, [pc, #304]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003384:	4a4a      	ldr	r2, [pc, #296]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 8003386:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800338a:	6053      	str	r3, [r2, #4]
 800338c:	e02e      	b.n	80033ec <HAL_RCC_OscConfig+0x434>
 800338e:	4b48      	ldr	r3, [pc, #288]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6a1b      	ldr	r3, [r3, #32]
 800339a:	069b      	lsls	r3, r3, #26
 800339c:	4944      	ldr	r1, [pc, #272]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 800339e:	4313      	orrs	r3, r2
 80033a0:	604b      	str	r3, [r1, #4]
 80033a2:	e023      	b.n	80033ec <HAL_RCC_OscConfig+0x434>
 80033a4:	4b42      	ldr	r3, [pc, #264]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 80033a6:	68db      	ldr	r3, [r3, #12]
 80033a8:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6a1b      	ldr	r3, [r3, #32]
 80033b0:	061b      	lsls	r3, r3, #24
 80033b2:	493f      	ldr	r1, [pc, #252]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 80033b4:	4313      	orrs	r3, r2
 80033b6:	60cb      	str	r3, [r1, #12]
 80033b8:	e018      	b.n	80033ec <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80033ba:	4b3d      	ldr	r3, [pc, #244]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a3c      	ldr	r2, [pc, #240]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 80033c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80033c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033c6:	f7fd ff27 	bl	8001218 <HAL_GetTick>
 80033ca:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80033cc:	e008      	b.n	80033e0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80033ce:	f7fd ff23 	bl	8001218 <HAL_GetTick>
 80033d2:	4602      	mov	r2, r0
 80033d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033d6:	1ad3      	subs	r3, r2, r3
 80033d8:	2b02      	cmp	r3, #2
 80033da:	d901      	bls.n	80033e0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80033dc:	2303      	movs	r3, #3
 80033de:	e23d      	b.n	800385c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80033e0:	4b33      	ldr	r3, [pc, #204]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d1f0      	bne.n	80033ce <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 0308 	and.w	r3, r3, #8
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d036      	beq.n	8003466 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	695b      	ldr	r3, [r3, #20]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d019      	beq.n	8003434 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003400:	4b2b      	ldr	r3, [pc, #172]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 8003402:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003404:	4a2a      	ldr	r2, [pc, #168]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 8003406:	f043 0301 	orr.w	r3, r3, #1
 800340a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800340c:	f7fd ff04 	bl	8001218 <HAL_GetTick>
 8003410:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003412:	e008      	b.n	8003426 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003414:	f7fd ff00 	bl	8001218 <HAL_GetTick>
 8003418:	4602      	mov	r2, r0
 800341a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800341c:	1ad3      	subs	r3, r2, r3
 800341e:	2b02      	cmp	r3, #2
 8003420:	d901      	bls.n	8003426 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8003422:	2303      	movs	r3, #3
 8003424:	e21a      	b.n	800385c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003426:	4b22      	ldr	r3, [pc, #136]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 8003428:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800342a:	f003 0302 	and.w	r3, r3, #2
 800342e:	2b00      	cmp	r3, #0
 8003430:	d0f0      	beq.n	8003414 <HAL_RCC_OscConfig+0x45c>
 8003432:	e018      	b.n	8003466 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003434:	4b1e      	ldr	r3, [pc, #120]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 8003436:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003438:	4a1d      	ldr	r2, [pc, #116]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 800343a:	f023 0301 	bic.w	r3, r3, #1
 800343e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003440:	f7fd feea 	bl	8001218 <HAL_GetTick>
 8003444:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003446:	e008      	b.n	800345a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003448:	f7fd fee6 	bl	8001218 <HAL_GetTick>
 800344c:	4602      	mov	r2, r0
 800344e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003450:	1ad3      	subs	r3, r2, r3
 8003452:	2b02      	cmp	r3, #2
 8003454:	d901      	bls.n	800345a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8003456:	2303      	movs	r3, #3
 8003458:	e200      	b.n	800385c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800345a:	4b15      	ldr	r3, [pc, #84]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 800345c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800345e:	f003 0302 	and.w	r3, r3, #2
 8003462:	2b00      	cmp	r3, #0
 8003464:	d1f0      	bne.n	8003448 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f003 0320 	and.w	r3, r3, #32
 800346e:	2b00      	cmp	r3, #0
 8003470:	d039      	beq.n	80034e6 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	699b      	ldr	r3, [r3, #24]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d01c      	beq.n	80034b4 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800347a:	4b0d      	ldr	r3, [pc, #52]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a0c      	ldr	r2, [pc, #48]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 8003480:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003484:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003486:	f7fd fec7 	bl	8001218 <HAL_GetTick>
 800348a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800348c:	e008      	b.n	80034a0 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800348e:	f7fd fec3 	bl	8001218 <HAL_GetTick>
 8003492:	4602      	mov	r2, r0
 8003494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003496:	1ad3      	subs	r3, r2, r3
 8003498:	2b02      	cmp	r3, #2
 800349a:	d901      	bls.n	80034a0 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800349c:	2303      	movs	r3, #3
 800349e:	e1dd      	b.n	800385c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80034a0:	4b03      	ldr	r3, [pc, #12]	@ (80034b0 <HAL_RCC_OscConfig+0x4f8>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d0f0      	beq.n	800348e <HAL_RCC_OscConfig+0x4d6>
 80034ac:	e01b      	b.n	80034e6 <HAL_RCC_OscConfig+0x52e>
 80034ae:	bf00      	nop
 80034b0:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80034b4:	4b9b      	ldr	r3, [pc, #620]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a9a      	ldr	r2, [pc, #616]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 80034ba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80034be:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80034c0:	f7fd feaa 	bl	8001218 <HAL_GetTick>
 80034c4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80034c6:	e008      	b.n	80034da <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80034c8:	f7fd fea6 	bl	8001218 <HAL_GetTick>
 80034cc:	4602      	mov	r2, r0
 80034ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	2b02      	cmp	r3, #2
 80034d4:	d901      	bls.n	80034da <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80034d6:	2303      	movs	r3, #3
 80034d8:	e1c0      	b.n	800385c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80034da:	4b92      	ldr	r3, [pc, #584]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d1f0      	bne.n	80034c8 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 0304 	and.w	r3, r3, #4
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	f000 8081 	beq.w	80035f6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80034f4:	4b8c      	ldr	r3, [pc, #560]	@ (8003728 <HAL_RCC_OscConfig+0x770>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a8b      	ldr	r2, [pc, #556]	@ (8003728 <HAL_RCC_OscConfig+0x770>)
 80034fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034fe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003500:	f7fd fe8a 	bl	8001218 <HAL_GetTick>
 8003504:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003506:	e008      	b.n	800351a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003508:	f7fd fe86 	bl	8001218 <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	2b64      	cmp	r3, #100	@ 0x64
 8003514:	d901      	bls.n	800351a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	e1a0      	b.n	800385c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800351a:	4b83      	ldr	r3, [pc, #524]	@ (8003728 <HAL_RCC_OscConfig+0x770>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003522:	2b00      	cmp	r3, #0
 8003524:	d0f0      	beq.n	8003508 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	2b01      	cmp	r3, #1
 800352c:	d106      	bne.n	800353c <HAL_RCC_OscConfig+0x584>
 800352e:	4b7d      	ldr	r3, [pc, #500]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 8003530:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003532:	4a7c      	ldr	r2, [pc, #496]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 8003534:	f043 0301 	orr.w	r3, r3, #1
 8003538:	6713      	str	r3, [r2, #112]	@ 0x70
 800353a:	e02d      	b.n	8003598 <HAL_RCC_OscConfig+0x5e0>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d10c      	bne.n	800355e <HAL_RCC_OscConfig+0x5a6>
 8003544:	4b77      	ldr	r3, [pc, #476]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 8003546:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003548:	4a76      	ldr	r2, [pc, #472]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 800354a:	f023 0301 	bic.w	r3, r3, #1
 800354e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003550:	4b74      	ldr	r3, [pc, #464]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 8003552:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003554:	4a73      	ldr	r2, [pc, #460]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 8003556:	f023 0304 	bic.w	r3, r3, #4
 800355a:	6713      	str	r3, [r2, #112]	@ 0x70
 800355c:	e01c      	b.n	8003598 <HAL_RCC_OscConfig+0x5e0>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	2b05      	cmp	r3, #5
 8003564:	d10c      	bne.n	8003580 <HAL_RCC_OscConfig+0x5c8>
 8003566:	4b6f      	ldr	r3, [pc, #444]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 8003568:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800356a:	4a6e      	ldr	r2, [pc, #440]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 800356c:	f043 0304 	orr.w	r3, r3, #4
 8003570:	6713      	str	r3, [r2, #112]	@ 0x70
 8003572:	4b6c      	ldr	r3, [pc, #432]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 8003574:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003576:	4a6b      	ldr	r2, [pc, #428]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 8003578:	f043 0301 	orr.w	r3, r3, #1
 800357c:	6713      	str	r3, [r2, #112]	@ 0x70
 800357e:	e00b      	b.n	8003598 <HAL_RCC_OscConfig+0x5e0>
 8003580:	4b68      	ldr	r3, [pc, #416]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 8003582:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003584:	4a67      	ldr	r2, [pc, #412]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 8003586:	f023 0301 	bic.w	r3, r3, #1
 800358a:	6713      	str	r3, [r2, #112]	@ 0x70
 800358c:	4b65      	ldr	r3, [pc, #404]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 800358e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003590:	4a64      	ldr	r2, [pc, #400]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 8003592:	f023 0304 	bic.w	r3, r3, #4
 8003596:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d015      	beq.n	80035cc <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035a0:	f7fd fe3a 	bl	8001218 <HAL_GetTick>
 80035a4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80035a6:	e00a      	b.n	80035be <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035a8:	f7fd fe36 	bl	8001218 <HAL_GetTick>
 80035ac:	4602      	mov	r2, r0
 80035ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035b0:	1ad3      	subs	r3, r2, r3
 80035b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d901      	bls.n	80035be <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80035ba:	2303      	movs	r3, #3
 80035bc:	e14e      	b.n	800385c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80035be:	4b59      	ldr	r3, [pc, #356]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 80035c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035c2:	f003 0302 	and.w	r3, r3, #2
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d0ee      	beq.n	80035a8 <HAL_RCC_OscConfig+0x5f0>
 80035ca:	e014      	b.n	80035f6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035cc:	f7fd fe24 	bl	8001218 <HAL_GetTick>
 80035d0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80035d2:	e00a      	b.n	80035ea <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035d4:	f7fd fe20 	bl	8001218 <HAL_GetTick>
 80035d8:	4602      	mov	r2, r0
 80035da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d901      	bls.n	80035ea <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80035e6:	2303      	movs	r3, #3
 80035e8:	e138      	b.n	800385c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80035ea:	4b4e      	ldr	r3, [pc, #312]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 80035ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035ee:	f003 0302 	and.w	r3, r3, #2
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d1ee      	bne.n	80035d4 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	f000 812d 	beq.w	800385a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003600:	4b48      	ldr	r3, [pc, #288]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 8003602:	691b      	ldr	r3, [r3, #16]
 8003604:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003608:	2b18      	cmp	r3, #24
 800360a:	f000 80bd 	beq.w	8003788 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003612:	2b02      	cmp	r3, #2
 8003614:	f040 809e 	bne.w	8003754 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003618:	4b42      	ldr	r3, [pc, #264]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a41      	ldr	r2, [pc, #260]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 800361e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003622:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003624:	f7fd fdf8 	bl	8001218 <HAL_GetTick>
 8003628:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800362a:	e008      	b.n	800363e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800362c:	f7fd fdf4 	bl	8001218 <HAL_GetTick>
 8003630:	4602      	mov	r2, r0
 8003632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	2b02      	cmp	r3, #2
 8003638:	d901      	bls.n	800363e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800363a:	2303      	movs	r3, #3
 800363c:	e10e      	b.n	800385c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800363e:	4b39      	ldr	r3, [pc, #228]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d1f0      	bne.n	800362c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800364a:	4b36      	ldr	r3, [pc, #216]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 800364c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800364e:	4b37      	ldr	r3, [pc, #220]	@ (800372c <HAL_RCC_OscConfig+0x774>)
 8003650:	4013      	ands	r3, r2
 8003652:	687a      	ldr	r2, [r7, #4]
 8003654:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003656:	687a      	ldr	r2, [r7, #4]
 8003658:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800365a:	0112      	lsls	r2, r2, #4
 800365c:	430a      	orrs	r2, r1
 800365e:	4931      	ldr	r1, [pc, #196]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 8003660:	4313      	orrs	r3, r2
 8003662:	628b      	str	r3, [r1, #40]	@ 0x28
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003668:	3b01      	subs	r3, #1
 800366a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003672:	3b01      	subs	r3, #1
 8003674:	025b      	lsls	r3, r3, #9
 8003676:	b29b      	uxth	r3, r3
 8003678:	431a      	orrs	r2, r3
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800367e:	3b01      	subs	r3, #1
 8003680:	041b      	lsls	r3, r3, #16
 8003682:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003686:	431a      	orrs	r2, r3
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800368c:	3b01      	subs	r3, #1
 800368e:	061b      	lsls	r3, r3, #24
 8003690:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003694:	4923      	ldr	r1, [pc, #140]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 8003696:	4313      	orrs	r3, r2
 8003698:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800369a:	4b22      	ldr	r3, [pc, #136]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 800369c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800369e:	4a21      	ldr	r2, [pc, #132]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 80036a0:	f023 0301 	bic.w	r3, r3, #1
 80036a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80036a6:	4b1f      	ldr	r3, [pc, #124]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 80036a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80036aa:	4b21      	ldr	r3, [pc, #132]	@ (8003730 <HAL_RCC_OscConfig+0x778>)
 80036ac:	4013      	ands	r3, r2
 80036ae:	687a      	ldr	r2, [r7, #4]
 80036b0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80036b2:	00d2      	lsls	r2, r2, #3
 80036b4:	491b      	ldr	r1, [pc, #108]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 80036b6:	4313      	orrs	r3, r2
 80036b8:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80036ba:	4b1a      	ldr	r3, [pc, #104]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 80036bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036be:	f023 020c 	bic.w	r2, r3, #12
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036c6:	4917      	ldr	r1, [pc, #92]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 80036c8:	4313      	orrs	r3, r2
 80036ca:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80036cc:	4b15      	ldr	r3, [pc, #84]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 80036ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036d0:	f023 0202 	bic.w	r2, r3, #2
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036d8:	4912      	ldr	r1, [pc, #72]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 80036da:	4313      	orrs	r3, r2
 80036dc:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80036de:	4b11      	ldr	r3, [pc, #68]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 80036e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036e2:	4a10      	ldr	r2, [pc, #64]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 80036e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036ea:	4b0e      	ldr	r3, [pc, #56]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 80036ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036ee:	4a0d      	ldr	r2, [pc, #52]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 80036f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80036f6:	4b0b      	ldr	r3, [pc, #44]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 80036f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036fa:	4a0a      	ldr	r2, [pc, #40]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 80036fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003700:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003702:	4b08      	ldr	r3, [pc, #32]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 8003704:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003706:	4a07      	ldr	r2, [pc, #28]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 8003708:	f043 0301 	orr.w	r3, r3, #1
 800370c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800370e:	4b05      	ldr	r3, [pc, #20]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4a04      	ldr	r2, [pc, #16]	@ (8003724 <HAL_RCC_OscConfig+0x76c>)
 8003714:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003718:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800371a:	f7fd fd7d 	bl	8001218 <HAL_GetTick>
 800371e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003720:	e011      	b.n	8003746 <HAL_RCC_OscConfig+0x78e>
 8003722:	bf00      	nop
 8003724:	58024400 	.word	0x58024400
 8003728:	58024800 	.word	0x58024800
 800372c:	fffffc0c 	.word	0xfffffc0c
 8003730:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003734:	f7fd fd70 	bl	8001218 <HAL_GetTick>
 8003738:	4602      	mov	r2, r0
 800373a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800373c:	1ad3      	subs	r3, r2, r3
 800373e:	2b02      	cmp	r3, #2
 8003740:	d901      	bls.n	8003746 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8003742:	2303      	movs	r3, #3
 8003744:	e08a      	b.n	800385c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003746:	4b47      	ldr	r3, [pc, #284]	@ (8003864 <HAL_RCC_OscConfig+0x8ac>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800374e:	2b00      	cmp	r3, #0
 8003750:	d0f0      	beq.n	8003734 <HAL_RCC_OscConfig+0x77c>
 8003752:	e082      	b.n	800385a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003754:	4b43      	ldr	r3, [pc, #268]	@ (8003864 <HAL_RCC_OscConfig+0x8ac>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a42      	ldr	r2, [pc, #264]	@ (8003864 <HAL_RCC_OscConfig+0x8ac>)
 800375a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800375e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003760:	f7fd fd5a 	bl	8001218 <HAL_GetTick>
 8003764:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003766:	e008      	b.n	800377a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003768:	f7fd fd56 	bl	8001218 <HAL_GetTick>
 800376c:	4602      	mov	r2, r0
 800376e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003770:	1ad3      	subs	r3, r2, r3
 8003772:	2b02      	cmp	r3, #2
 8003774:	d901      	bls.n	800377a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8003776:	2303      	movs	r3, #3
 8003778:	e070      	b.n	800385c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800377a:	4b3a      	ldr	r3, [pc, #232]	@ (8003864 <HAL_RCC_OscConfig+0x8ac>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003782:	2b00      	cmp	r3, #0
 8003784:	d1f0      	bne.n	8003768 <HAL_RCC_OscConfig+0x7b0>
 8003786:	e068      	b.n	800385a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003788:	4b36      	ldr	r3, [pc, #216]	@ (8003864 <HAL_RCC_OscConfig+0x8ac>)
 800378a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800378c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800378e:	4b35      	ldr	r3, [pc, #212]	@ (8003864 <HAL_RCC_OscConfig+0x8ac>)
 8003790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003792:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003798:	2b01      	cmp	r3, #1
 800379a:	d031      	beq.n	8003800 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	f003 0203 	and.w	r2, r3, #3
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d12a      	bne.n	8003800 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	091b      	lsrs	r3, r3, #4
 80037ae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037b6:	429a      	cmp	r2, r3
 80037b8:	d122      	bne.n	8003800 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037c4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80037c6:	429a      	cmp	r2, r3
 80037c8:	d11a      	bne.n	8003800 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	0a5b      	lsrs	r3, r3, #9
 80037ce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037d6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80037d8:	429a      	cmp	r2, r3
 80037da:	d111      	bne.n	8003800 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	0c1b      	lsrs	r3, r3, #16
 80037e0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037e8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80037ea:	429a      	cmp	r2, r3
 80037ec:	d108      	bne.n	8003800 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	0e1b      	lsrs	r3, r3, #24
 80037f2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037fa:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80037fc:	429a      	cmp	r2, r3
 80037fe:	d001      	beq.n	8003804 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	e02b      	b.n	800385c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003804:	4b17      	ldr	r3, [pc, #92]	@ (8003864 <HAL_RCC_OscConfig+0x8ac>)
 8003806:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003808:	08db      	lsrs	r3, r3, #3
 800380a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800380e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003814:	693a      	ldr	r2, [r7, #16]
 8003816:	429a      	cmp	r2, r3
 8003818:	d01f      	beq.n	800385a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800381a:	4b12      	ldr	r3, [pc, #72]	@ (8003864 <HAL_RCC_OscConfig+0x8ac>)
 800381c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800381e:	4a11      	ldr	r2, [pc, #68]	@ (8003864 <HAL_RCC_OscConfig+0x8ac>)
 8003820:	f023 0301 	bic.w	r3, r3, #1
 8003824:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003826:	f7fd fcf7 	bl	8001218 <HAL_GetTick>
 800382a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800382c:	bf00      	nop
 800382e:	f7fd fcf3 	bl	8001218 <HAL_GetTick>
 8003832:	4602      	mov	r2, r0
 8003834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003836:	4293      	cmp	r3, r2
 8003838:	d0f9      	beq.n	800382e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800383a:	4b0a      	ldr	r3, [pc, #40]	@ (8003864 <HAL_RCC_OscConfig+0x8ac>)
 800383c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800383e:	4b0a      	ldr	r3, [pc, #40]	@ (8003868 <HAL_RCC_OscConfig+0x8b0>)
 8003840:	4013      	ands	r3, r2
 8003842:	687a      	ldr	r2, [r7, #4]
 8003844:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003846:	00d2      	lsls	r2, r2, #3
 8003848:	4906      	ldr	r1, [pc, #24]	@ (8003864 <HAL_RCC_OscConfig+0x8ac>)
 800384a:	4313      	orrs	r3, r2
 800384c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800384e:	4b05      	ldr	r3, [pc, #20]	@ (8003864 <HAL_RCC_OscConfig+0x8ac>)
 8003850:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003852:	4a04      	ldr	r2, [pc, #16]	@ (8003864 <HAL_RCC_OscConfig+0x8ac>)
 8003854:	f043 0301 	orr.w	r3, r3, #1
 8003858:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800385a:	2300      	movs	r3, #0
}
 800385c:	4618      	mov	r0, r3
 800385e:	3730      	adds	r7, #48	@ 0x30
 8003860:	46bd      	mov	sp, r7
 8003862:	bd80      	pop	{r7, pc}
 8003864:	58024400 	.word	0x58024400
 8003868:	ffff0007 	.word	0xffff0007

0800386c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b086      	sub	sp, #24
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
 8003874:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d101      	bne.n	8003880 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800387c:	2301      	movs	r3, #1
 800387e:	e19c      	b.n	8003bba <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003880:	4b8a      	ldr	r3, [pc, #552]	@ (8003aac <HAL_RCC_ClockConfig+0x240>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f003 030f 	and.w	r3, r3, #15
 8003888:	683a      	ldr	r2, [r7, #0]
 800388a:	429a      	cmp	r2, r3
 800388c:	d910      	bls.n	80038b0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800388e:	4b87      	ldr	r3, [pc, #540]	@ (8003aac <HAL_RCC_ClockConfig+0x240>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f023 020f 	bic.w	r2, r3, #15
 8003896:	4985      	ldr	r1, [pc, #532]	@ (8003aac <HAL_RCC_ClockConfig+0x240>)
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	4313      	orrs	r3, r2
 800389c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800389e:	4b83      	ldr	r3, [pc, #524]	@ (8003aac <HAL_RCC_ClockConfig+0x240>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f003 030f 	and.w	r3, r3, #15
 80038a6:	683a      	ldr	r2, [r7, #0]
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d001      	beq.n	80038b0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	e184      	b.n	8003bba <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 0304 	and.w	r3, r3, #4
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d010      	beq.n	80038de <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	691a      	ldr	r2, [r3, #16]
 80038c0:	4b7b      	ldr	r3, [pc, #492]	@ (8003ab0 <HAL_RCC_ClockConfig+0x244>)
 80038c2:	699b      	ldr	r3, [r3, #24]
 80038c4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d908      	bls.n	80038de <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80038cc:	4b78      	ldr	r3, [pc, #480]	@ (8003ab0 <HAL_RCC_ClockConfig+0x244>)
 80038ce:	699b      	ldr	r3, [r3, #24]
 80038d0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	691b      	ldr	r3, [r3, #16]
 80038d8:	4975      	ldr	r1, [pc, #468]	@ (8003ab0 <HAL_RCC_ClockConfig+0x244>)
 80038da:	4313      	orrs	r3, r2
 80038dc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f003 0308 	and.w	r3, r3, #8
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d010      	beq.n	800390c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	695a      	ldr	r2, [r3, #20]
 80038ee:	4b70      	ldr	r3, [pc, #448]	@ (8003ab0 <HAL_RCC_ClockConfig+0x244>)
 80038f0:	69db      	ldr	r3, [r3, #28]
 80038f2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80038f6:	429a      	cmp	r2, r3
 80038f8:	d908      	bls.n	800390c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80038fa:	4b6d      	ldr	r3, [pc, #436]	@ (8003ab0 <HAL_RCC_ClockConfig+0x244>)
 80038fc:	69db      	ldr	r3, [r3, #28]
 80038fe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	695b      	ldr	r3, [r3, #20]
 8003906:	496a      	ldr	r1, [pc, #424]	@ (8003ab0 <HAL_RCC_ClockConfig+0x244>)
 8003908:	4313      	orrs	r3, r2
 800390a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 0310 	and.w	r3, r3, #16
 8003914:	2b00      	cmp	r3, #0
 8003916:	d010      	beq.n	800393a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	699a      	ldr	r2, [r3, #24]
 800391c:	4b64      	ldr	r3, [pc, #400]	@ (8003ab0 <HAL_RCC_ClockConfig+0x244>)
 800391e:	69db      	ldr	r3, [r3, #28]
 8003920:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003924:	429a      	cmp	r2, r3
 8003926:	d908      	bls.n	800393a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003928:	4b61      	ldr	r3, [pc, #388]	@ (8003ab0 <HAL_RCC_ClockConfig+0x244>)
 800392a:	69db      	ldr	r3, [r3, #28]
 800392c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	699b      	ldr	r3, [r3, #24]
 8003934:	495e      	ldr	r1, [pc, #376]	@ (8003ab0 <HAL_RCC_ClockConfig+0x244>)
 8003936:	4313      	orrs	r3, r2
 8003938:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f003 0320 	and.w	r3, r3, #32
 8003942:	2b00      	cmp	r3, #0
 8003944:	d010      	beq.n	8003968 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	69da      	ldr	r2, [r3, #28]
 800394a:	4b59      	ldr	r3, [pc, #356]	@ (8003ab0 <HAL_RCC_ClockConfig+0x244>)
 800394c:	6a1b      	ldr	r3, [r3, #32]
 800394e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003952:	429a      	cmp	r2, r3
 8003954:	d908      	bls.n	8003968 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003956:	4b56      	ldr	r3, [pc, #344]	@ (8003ab0 <HAL_RCC_ClockConfig+0x244>)
 8003958:	6a1b      	ldr	r3, [r3, #32]
 800395a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	69db      	ldr	r3, [r3, #28]
 8003962:	4953      	ldr	r1, [pc, #332]	@ (8003ab0 <HAL_RCC_ClockConfig+0x244>)
 8003964:	4313      	orrs	r3, r2
 8003966:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 0302 	and.w	r3, r3, #2
 8003970:	2b00      	cmp	r3, #0
 8003972:	d010      	beq.n	8003996 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	68da      	ldr	r2, [r3, #12]
 8003978:	4b4d      	ldr	r3, [pc, #308]	@ (8003ab0 <HAL_RCC_ClockConfig+0x244>)
 800397a:	699b      	ldr	r3, [r3, #24]
 800397c:	f003 030f 	and.w	r3, r3, #15
 8003980:	429a      	cmp	r2, r3
 8003982:	d908      	bls.n	8003996 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003984:	4b4a      	ldr	r3, [pc, #296]	@ (8003ab0 <HAL_RCC_ClockConfig+0x244>)
 8003986:	699b      	ldr	r3, [r3, #24]
 8003988:	f023 020f 	bic.w	r2, r3, #15
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	68db      	ldr	r3, [r3, #12]
 8003990:	4947      	ldr	r1, [pc, #284]	@ (8003ab0 <HAL_RCC_ClockConfig+0x244>)
 8003992:	4313      	orrs	r3, r2
 8003994:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 0301 	and.w	r3, r3, #1
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d055      	beq.n	8003a4e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80039a2:	4b43      	ldr	r3, [pc, #268]	@ (8003ab0 <HAL_RCC_ClockConfig+0x244>)
 80039a4:	699b      	ldr	r3, [r3, #24]
 80039a6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	4940      	ldr	r1, [pc, #256]	@ (8003ab0 <HAL_RCC_ClockConfig+0x244>)
 80039b0:	4313      	orrs	r3, r2
 80039b2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	2b02      	cmp	r3, #2
 80039ba:	d107      	bne.n	80039cc <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80039bc:	4b3c      	ldr	r3, [pc, #240]	@ (8003ab0 <HAL_RCC_ClockConfig+0x244>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d121      	bne.n	8003a0c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	e0f6      	b.n	8003bba <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	2b03      	cmp	r3, #3
 80039d2:	d107      	bne.n	80039e4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80039d4:	4b36      	ldr	r3, [pc, #216]	@ (8003ab0 <HAL_RCC_ClockConfig+0x244>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d115      	bne.n	8003a0c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	e0ea      	b.n	8003bba <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	d107      	bne.n	80039fc <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80039ec:	4b30      	ldr	r3, [pc, #192]	@ (8003ab0 <HAL_RCC_ClockConfig+0x244>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d109      	bne.n	8003a0c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
 80039fa:	e0de      	b.n	8003bba <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80039fc:	4b2c      	ldr	r3, [pc, #176]	@ (8003ab0 <HAL_RCC_ClockConfig+0x244>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 0304 	and.w	r3, r3, #4
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d101      	bne.n	8003a0c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	e0d6      	b.n	8003bba <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003a0c:	4b28      	ldr	r3, [pc, #160]	@ (8003ab0 <HAL_RCC_ClockConfig+0x244>)
 8003a0e:	691b      	ldr	r3, [r3, #16]
 8003a10:	f023 0207 	bic.w	r2, r3, #7
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	4925      	ldr	r1, [pc, #148]	@ (8003ab0 <HAL_RCC_ClockConfig+0x244>)
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a1e:	f7fd fbfb 	bl	8001218 <HAL_GetTick>
 8003a22:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a24:	e00a      	b.n	8003a3c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a26:	f7fd fbf7 	bl	8001218 <HAL_GetTick>
 8003a2a:	4602      	mov	r2, r0
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	1ad3      	subs	r3, r2, r3
 8003a30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d901      	bls.n	8003a3c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003a38:	2303      	movs	r3, #3
 8003a3a:	e0be      	b.n	8003bba <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a3c:	4b1c      	ldr	r3, [pc, #112]	@ (8003ab0 <HAL_RCC_ClockConfig+0x244>)
 8003a3e:	691b      	ldr	r3, [r3, #16]
 8003a40:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	00db      	lsls	r3, r3, #3
 8003a4a:	429a      	cmp	r2, r3
 8003a4c:	d1eb      	bne.n	8003a26 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f003 0302 	and.w	r3, r3, #2
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d010      	beq.n	8003a7c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	68da      	ldr	r2, [r3, #12]
 8003a5e:	4b14      	ldr	r3, [pc, #80]	@ (8003ab0 <HAL_RCC_ClockConfig+0x244>)
 8003a60:	699b      	ldr	r3, [r3, #24]
 8003a62:	f003 030f 	and.w	r3, r3, #15
 8003a66:	429a      	cmp	r2, r3
 8003a68:	d208      	bcs.n	8003a7c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a6a:	4b11      	ldr	r3, [pc, #68]	@ (8003ab0 <HAL_RCC_ClockConfig+0x244>)
 8003a6c:	699b      	ldr	r3, [r3, #24]
 8003a6e:	f023 020f 	bic.w	r2, r3, #15
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	68db      	ldr	r3, [r3, #12]
 8003a76:	490e      	ldr	r1, [pc, #56]	@ (8003ab0 <HAL_RCC_ClockConfig+0x244>)
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a7c:	4b0b      	ldr	r3, [pc, #44]	@ (8003aac <HAL_RCC_ClockConfig+0x240>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f003 030f 	and.w	r3, r3, #15
 8003a84:	683a      	ldr	r2, [r7, #0]
 8003a86:	429a      	cmp	r2, r3
 8003a88:	d214      	bcs.n	8003ab4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a8a:	4b08      	ldr	r3, [pc, #32]	@ (8003aac <HAL_RCC_ClockConfig+0x240>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f023 020f 	bic.w	r2, r3, #15
 8003a92:	4906      	ldr	r1, [pc, #24]	@ (8003aac <HAL_RCC_ClockConfig+0x240>)
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	4313      	orrs	r3, r2
 8003a98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a9a:	4b04      	ldr	r3, [pc, #16]	@ (8003aac <HAL_RCC_ClockConfig+0x240>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 030f 	and.w	r3, r3, #15
 8003aa2:	683a      	ldr	r2, [r7, #0]
 8003aa4:	429a      	cmp	r2, r3
 8003aa6:	d005      	beq.n	8003ab4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	e086      	b.n	8003bba <HAL_RCC_ClockConfig+0x34e>
 8003aac:	52002000 	.word	0x52002000
 8003ab0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 0304 	and.w	r3, r3, #4
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d010      	beq.n	8003ae2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	691a      	ldr	r2, [r3, #16]
 8003ac4:	4b3f      	ldr	r3, [pc, #252]	@ (8003bc4 <HAL_RCC_ClockConfig+0x358>)
 8003ac6:	699b      	ldr	r3, [r3, #24]
 8003ac8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003acc:	429a      	cmp	r2, r3
 8003ace:	d208      	bcs.n	8003ae2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003ad0:	4b3c      	ldr	r3, [pc, #240]	@ (8003bc4 <HAL_RCC_ClockConfig+0x358>)
 8003ad2:	699b      	ldr	r3, [r3, #24]
 8003ad4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	691b      	ldr	r3, [r3, #16]
 8003adc:	4939      	ldr	r1, [pc, #228]	@ (8003bc4 <HAL_RCC_ClockConfig+0x358>)
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 0308 	and.w	r3, r3, #8
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d010      	beq.n	8003b10 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	695a      	ldr	r2, [r3, #20]
 8003af2:	4b34      	ldr	r3, [pc, #208]	@ (8003bc4 <HAL_RCC_ClockConfig+0x358>)
 8003af4:	69db      	ldr	r3, [r3, #28]
 8003af6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003afa:	429a      	cmp	r2, r3
 8003afc:	d208      	bcs.n	8003b10 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003afe:	4b31      	ldr	r3, [pc, #196]	@ (8003bc4 <HAL_RCC_ClockConfig+0x358>)
 8003b00:	69db      	ldr	r3, [r3, #28]
 8003b02:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	695b      	ldr	r3, [r3, #20]
 8003b0a:	492e      	ldr	r1, [pc, #184]	@ (8003bc4 <HAL_RCC_ClockConfig+0x358>)
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f003 0310 	and.w	r3, r3, #16
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d010      	beq.n	8003b3e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	699a      	ldr	r2, [r3, #24]
 8003b20:	4b28      	ldr	r3, [pc, #160]	@ (8003bc4 <HAL_RCC_ClockConfig+0x358>)
 8003b22:	69db      	ldr	r3, [r3, #28]
 8003b24:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003b28:	429a      	cmp	r2, r3
 8003b2a:	d208      	bcs.n	8003b3e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003b2c:	4b25      	ldr	r3, [pc, #148]	@ (8003bc4 <HAL_RCC_ClockConfig+0x358>)
 8003b2e:	69db      	ldr	r3, [r3, #28]
 8003b30:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	699b      	ldr	r3, [r3, #24]
 8003b38:	4922      	ldr	r1, [pc, #136]	@ (8003bc4 <HAL_RCC_ClockConfig+0x358>)
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 0320 	and.w	r3, r3, #32
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d010      	beq.n	8003b6c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	69da      	ldr	r2, [r3, #28]
 8003b4e:	4b1d      	ldr	r3, [pc, #116]	@ (8003bc4 <HAL_RCC_ClockConfig+0x358>)
 8003b50:	6a1b      	ldr	r3, [r3, #32]
 8003b52:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003b56:	429a      	cmp	r2, r3
 8003b58:	d208      	bcs.n	8003b6c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003b5a:	4b1a      	ldr	r3, [pc, #104]	@ (8003bc4 <HAL_RCC_ClockConfig+0x358>)
 8003b5c:	6a1b      	ldr	r3, [r3, #32]
 8003b5e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	69db      	ldr	r3, [r3, #28]
 8003b66:	4917      	ldr	r1, [pc, #92]	@ (8003bc4 <HAL_RCC_ClockConfig+0x358>)
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003b6c:	f000 f834 	bl	8003bd8 <HAL_RCC_GetSysClockFreq>
 8003b70:	4602      	mov	r2, r0
 8003b72:	4b14      	ldr	r3, [pc, #80]	@ (8003bc4 <HAL_RCC_ClockConfig+0x358>)
 8003b74:	699b      	ldr	r3, [r3, #24]
 8003b76:	0a1b      	lsrs	r3, r3, #8
 8003b78:	f003 030f 	and.w	r3, r3, #15
 8003b7c:	4912      	ldr	r1, [pc, #72]	@ (8003bc8 <HAL_RCC_ClockConfig+0x35c>)
 8003b7e:	5ccb      	ldrb	r3, [r1, r3]
 8003b80:	f003 031f 	and.w	r3, r3, #31
 8003b84:	fa22 f303 	lsr.w	r3, r2, r3
 8003b88:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003b8a:	4b0e      	ldr	r3, [pc, #56]	@ (8003bc4 <HAL_RCC_ClockConfig+0x358>)
 8003b8c:	699b      	ldr	r3, [r3, #24]
 8003b8e:	f003 030f 	and.w	r3, r3, #15
 8003b92:	4a0d      	ldr	r2, [pc, #52]	@ (8003bc8 <HAL_RCC_ClockConfig+0x35c>)
 8003b94:	5cd3      	ldrb	r3, [r2, r3]
 8003b96:	f003 031f 	and.w	r3, r3, #31
 8003b9a:	693a      	ldr	r2, [r7, #16]
 8003b9c:	fa22 f303 	lsr.w	r3, r2, r3
 8003ba0:	4a0a      	ldr	r2, [pc, #40]	@ (8003bcc <HAL_RCC_ClockConfig+0x360>)
 8003ba2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003ba4:	4a0a      	ldr	r2, [pc, #40]	@ (8003bd0 <HAL_RCC_ClockConfig+0x364>)
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003baa:	4b0a      	ldr	r3, [pc, #40]	@ (8003bd4 <HAL_RCC_ClockConfig+0x368>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f7fd fae8 	bl	8001184 <HAL_InitTick>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003bb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	3718      	adds	r7, #24
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}
 8003bc2:	bf00      	nop
 8003bc4:	58024400 	.word	0x58024400
 8003bc8:	0800b6a8 	.word	0x0800b6a8
 8003bcc:	24000004 	.word	0x24000004
 8003bd0:	24000000 	.word	0x24000000
 8003bd4:	24000024 	.word	0x24000024

08003bd8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b089      	sub	sp, #36	@ 0x24
 8003bdc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003bde:	4bb3      	ldr	r3, [pc, #716]	@ (8003eac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003be0:	691b      	ldr	r3, [r3, #16]
 8003be2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003be6:	2b18      	cmp	r3, #24
 8003be8:	f200 8155 	bhi.w	8003e96 <HAL_RCC_GetSysClockFreq+0x2be>
 8003bec:	a201      	add	r2, pc, #4	@ (adr r2, 8003bf4 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003bee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bf2:	bf00      	nop
 8003bf4:	08003c59 	.word	0x08003c59
 8003bf8:	08003e97 	.word	0x08003e97
 8003bfc:	08003e97 	.word	0x08003e97
 8003c00:	08003e97 	.word	0x08003e97
 8003c04:	08003e97 	.word	0x08003e97
 8003c08:	08003e97 	.word	0x08003e97
 8003c0c:	08003e97 	.word	0x08003e97
 8003c10:	08003e97 	.word	0x08003e97
 8003c14:	08003c7f 	.word	0x08003c7f
 8003c18:	08003e97 	.word	0x08003e97
 8003c1c:	08003e97 	.word	0x08003e97
 8003c20:	08003e97 	.word	0x08003e97
 8003c24:	08003e97 	.word	0x08003e97
 8003c28:	08003e97 	.word	0x08003e97
 8003c2c:	08003e97 	.word	0x08003e97
 8003c30:	08003e97 	.word	0x08003e97
 8003c34:	08003c85 	.word	0x08003c85
 8003c38:	08003e97 	.word	0x08003e97
 8003c3c:	08003e97 	.word	0x08003e97
 8003c40:	08003e97 	.word	0x08003e97
 8003c44:	08003e97 	.word	0x08003e97
 8003c48:	08003e97 	.word	0x08003e97
 8003c4c:	08003e97 	.word	0x08003e97
 8003c50:	08003e97 	.word	0x08003e97
 8003c54:	08003c8b 	.word	0x08003c8b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003c58:	4b94      	ldr	r3, [pc, #592]	@ (8003eac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f003 0320 	and.w	r3, r3, #32
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d009      	beq.n	8003c78 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003c64:	4b91      	ldr	r3, [pc, #580]	@ (8003eac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	08db      	lsrs	r3, r3, #3
 8003c6a:	f003 0303 	and.w	r3, r3, #3
 8003c6e:	4a90      	ldr	r2, [pc, #576]	@ (8003eb0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003c70:	fa22 f303 	lsr.w	r3, r2, r3
 8003c74:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003c76:	e111      	b.n	8003e9c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003c78:	4b8d      	ldr	r3, [pc, #564]	@ (8003eb0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003c7a:	61bb      	str	r3, [r7, #24]
      break;
 8003c7c:	e10e      	b.n	8003e9c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003c7e:	4b8d      	ldr	r3, [pc, #564]	@ (8003eb4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003c80:	61bb      	str	r3, [r7, #24]
      break;
 8003c82:	e10b      	b.n	8003e9c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003c84:	4b8c      	ldr	r3, [pc, #560]	@ (8003eb8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003c86:	61bb      	str	r3, [r7, #24]
      break;
 8003c88:	e108      	b.n	8003e9c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003c8a:	4b88      	ldr	r3, [pc, #544]	@ (8003eac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c8e:	f003 0303 	and.w	r3, r3, #3
 8003c92:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003c94:	4b85      	ldr	r3, [pc, #532]	@ (8003eac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c98:	091b      	lsrs	r3, r3, #4
 8003c9a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c9e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003ca0:	4b82      	ldr	r3, [pc, #520]	@ (8003eac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ca2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ca4:	f003 0301 	and.w	r3, r3, #1
 8003ca8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003caa:	4b80      	ldr	r3, [pc, #512]	@ (8003eac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003cac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cae:	08db      	lsrs	r3, r3, #3
 8003cb0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003cb4:	68fa      	ldr	r2, [r7, #12]
 8003cb6:	fb02 f303 	mul.w	r3, r2, r3
 8003cba:	ee07 3a90 	vmov	s15, r3
 8003cbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cc2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	f000 80e1 	beq.w	8003e90 <HAL_RCC_GetSysClockFreq+0x2b8>
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	2b02      	cmp	r3, #2
 8003cd2:	f000 8083 	beq.w	8003ddc <HAL_RCC_GetSysClockFreq+0x204>
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	2b02      	cmp	r3, #2
 8003cda:	f200 80a1 	bhi.w	8003e20 <HAL_RCC_GetSysClockFreq+0x248>
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d003      	beq.n	8003cec <HAL_RCC_GetSysClockFreq+0x114>
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d056      	beq.n	8003d98 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003cea:	e099      	b.n	8003e20 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003cec:	4b6f      	ldr	r3, [pc, #444]	@ (8003eac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f003 0320 	and.w	r3, r3, #32
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d02d      	beq.n	8003d54 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003cf8:	4b6c      	ldr	r3, [pc, #432]	@ (8003eac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	08db      	lsrs	r3, r3, #3
 8003cfe:	f003 0303 	and.w	r3, r3, #3
 8003d02:	4a6b      	ldr	r2, [pc, #428]	@ (8003eb0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003d04:	fa22 f303 	lsr.w	r3, r2, r3
 8003d08:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	ee07 3a90 	vmov	s15, r3
 8003d10:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	ee07 3a90 	vmov	s15, r3
 8003d1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d22:	4b62      	ldr	r3, [pc, #392]	@ (8003eac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d2a:	ee07 3a90 	vmov	s15, r3
 8003d2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d32:	ed97 6a02 	vldr	s12, [r7, #8]
 8003d36:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003ebc <HAL_RCC_GetSysClockFreq+0x2e4>
 8003d3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d4e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003d52:	e087      	b.n	8003e64 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003d54:	693b      	ldr	r3, [r7, #16]
 8003d56:	ee07 3a90 	vmov	s15, r3
 8003d5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d5e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003ec0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003d62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d66:	4b51      	ldr	r3, [pc, #324]	@ (8003eac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d6e:	ee07 3a90 	vmov	s15, r3
 8003d72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d76:	ed97 6a02 	vldr	s12, [r7, #8]
 8003d7a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003ebc <HAL_RCC_GetSysClockFreq+0x2e4>
 8003d7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d92:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003d96:	e065      	b.n	8003e64 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	ee07 3a90 	vmov	s15, r3
 8003d9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003da2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003ec4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003da6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003daa:	4b40      	ldr	r3, [pc, #256]	@ (8003eac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003db2:	ee07 3a90 	vmov	s15, r3
 8003db6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003dba:	ed97 6a02 	vldr	s12, [r7, #8]
 8003dbe:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003ebc <HAL_RCC_GetSysClockFreq+0x2e4>
 8003dc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003dc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003dca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003dce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003dd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003dd6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003dda:	e043      	b.n	8003e64 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	ee07 3a90 	vmov	s15, r3
 8003de2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003de6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003ec8 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003dea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003dee:	4b2f      	ldr	r3, [pc, #188]	@ (8003eac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003df2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003df6:	ee07 3a90 	vmov	s15, r3
 8003dfa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003dfe:	ed97 6a02 	vldr	s12, [r7, #8]
 8003e02:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003ebc <HAL_RCC_GetSysClockFreq+0x2e4>
 8003e06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003e0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003e12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e1a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003e1e:	e021      	b.n	8003e64 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003e20:	693b      	ldr	r3, [r7, #16]
 8003e22:	ee07 3a90 	vmov	s15, r3
 8003e26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e2a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003ec4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003e2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e32:	4b1e      	ldr	r3, [pc, #120]	@ (8003eac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e3a:	ee07 3a90 	vmov	s15, r3
 8003e3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e42:	ed97 6a02 	vldr	s12, [r7, #8]
 8003e46:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003ebc <HAL_RCC_GetSysClockFreq+0x2e4>
 8003e4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003e4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003e56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e5e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003e62:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003e64:	4b11      	ldr	r3, [pc, #68]	@ (8003eac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e68:	0a5b      	lsrs	r3, r3, #9
 8003e6a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e6e:	3301      	adds	r3, #1
 8003e70:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	ee07 3a90 	vmov	s15, r3
 8003e78:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003e7c:	edd7 6a07 	vldr	s13, [r7, #28]
 8003e80:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e84:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e88:	ee17 3a90 	vmov	r3, s15
 8003e8c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003e8e:	e005      	b.n	8003e9c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003e90:	2300      	movs	r3, #0
 8003e92:	61bb      	str	r3, [r7, #24]
      break;
 8003e94:	e002      	b.n	8003e9c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003e96:	4b07      	ldr	r3, [pc, #28]	@ (8003eb4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003e98:	61bb      	str	r3, [r7, #24]
      break;
 8003e9a:	bf00      	nop
  }

  return sysclockfreq;
 8003e9c:	69bb      	ldr	r3, [r7, #24]
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3724      	adds	r7, #36	@ 0x24
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea8:	4770      	bx	lr
 8003eaa:	bf00      	nop
 8003eac:	58024400 	.word	0x58024400
 8003eb0:	03d09000 	.word	0x03d09000
 8003eb4:	003d0900 	.word	0x003d0900
 8003eb8:	017d7840 	.word	0x017d7840
 8003ebc:	46000000 	.word	0x46000000
 8003ec0:	4c742400 	.word	0x4c742400
 8003ec4:	4a742400 	.word	0x4a742400
 8003ec8:	4bbebc20 	.word	0x4bbebc20

08003ecc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b082      	sub	sp, #8
 8003ed0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003ed2:	f7ff fe81 	bl	8003bd8 <HAL_RCC_GetSysClockFreq>
 8003ed6:	4602      	mov	r2, r0
 8003ed8:	4b10      	ldr	r3, [pc, #64]	@ (8003f1c <HAL_RCC_GetHCLKFreq+0x50>)
 8003eda:	699b      	ldr	r3, [r3, #24]
 8003edc:	0a1b      	lsrs	r3, r3, #8
 8003ede:	f003 030f 	and.w	r3, r3, #15
 8003ee2:	490f      	ldr	r1, [pc, #60]	@ (8003f20 <HAL_RCC_GetHCLKFreq+0x54>)
 8003ee4:	5ccb      	ldrb	r3, [r1, r3]
 8003ee6:	f003 031f 	and.w	r3, r3, #31
 8003eea:	fa22 f303 	lsr.w	r3, r2, r3
 8003eee:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003ef0:	4b0a      	ldr	r3, [pc, #40]	@ (8003f1c <HAL_RCC_GetHCLKFreq+0x50>)
 8003ef2:	699b      	ldr	r3, [r3, #24]
 8003ef4:	f003 030f 	and.w	r3, r3, #15
 8003ef8:	4a09      	ldr	r2, [pc, #36]	@ (8003f20 <HAL_RCC_GetHCLKFreq+0x54>)
 8003efa:	5cd3      	ldrb	r3, [r2, r3]
 8003efc:	f003 031f 	and.w	r3, r3, #31
 8003f00:	687a      	ldr	r2, [r7, #4]
 8003f02:	fa22 f303 	lsr.w	r3, r2, r3
 8003f06:	4a07      	ldr	r2, [pc, #28]	@ (8003f24 <HAL_RCC_GetHCLKFreq+0x58>)
 8003f08:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003f0a:	4a07      	ldr	r2, [pc, #28]	@ (8003f28 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003f10:	4b04      	ldr	r3, [pc, #16]	@ (8003f24 <HAL_RCC_GetHCLKFreq+0x58>)
 8003f12:	681b      	ldr	r3, [r3, #0]
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3708      	adds	r7, #8
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}
 8003f1c:	58024400 	.word	0x58024400
 8003f20:	0800b6a8 	.word	0x0800b6a8
 8003f24:	24000004 	.word	0x24000004
 8003f28:	24000000 	.word	0x24000000

08003f2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003f30:	f7ff ffcc 	bl	8003ecc <HAL_RCC_GetHCLKFreq>
 8003f34:	4602      	mov	r2, r0
 8003f36:	4b06      	ldr	r3, [pc, #24]	@ (8003f50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f38:	69db      	ldr	r3, [r3, #28]
 8003f3a:	091b      	lsrs	r3, r3, #4
 8003f3c:	f003 0307 	and.w	r3, r3, #7
 8003f40:	4904      	ldr	r1, [pc, #16]	@ (8003f54 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003f42:	5ccb      	ldrb	r3, [r1, r3]
 8003f44:	f003 031f 	and.w	r3, r3, #31
 8003f48:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	bd80      	pop	{r7, pc}
 8003f50:	58024400 	.word	0x58024400
 8003f54:	0800b6a8 	.word	0x0800b6a8

08003f58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003f5c:	f7ff ffb6 	bl	8003ecc <HAL_RCC_GetHCLKFreq>
 8003f60:	4602      	mov	r2, r0
 8003f62:	4b06      	ldr	r3, [pc, #24]	@ (8003f7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f64:	69db      	ldr	r3, [r3, #28]
 8003f66:	0a1b      	lsrs	r3, r3, #8
 8003f68:	f003 0307 	and.w	r3, r3, #7
 8003f6c:	4904      	ldr	r1, [pc, #16]	@ (8003f80 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003f6e:	5ccb      	ldrb	r3, [r1, r3]
 8003f70:	f003 031f 	and.w	r3, r3, #31
 8003f74:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	bd80      	pop	{r7, pc}
 8003f7c:	58024400 	.word	0x58024400
 8003f80:	0800b6a8 	.word	0x0800b6a8

08003f84 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f88:	b0ca      	sub	sp, #296	@ 0x128
 8003f8a:	af00      	add	r7, sp, #0
 8003f8c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003f90:	2300      	movs	r3, #0
 8003f92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003f96:	2300      	movs	r3, #0
 8003f98:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003f9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fa4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003fa8:	2500      	movs	r5, #0
 8003faa:	ea54 0305 	orrs.w	r3, r4, r5
 8003fae:	d049      	beq.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003fb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fb4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003fb6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003fba:	d02f      	beq.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003fbc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003fc0:	d828      	bhi.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003fc2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003fc6:	d01a      	beq.n	8003ffe <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003fc8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003fcc:	d822      	bhi.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d003      	beq.n	8003fda <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003fd2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003fd6:	d007      	beq.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003fd8:	e01c      	b.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003fda:	4bb8      	ldr	r3, [pc, #736]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003fdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fde:	4ab7      	ldr	r2, [pc, #732]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003fe0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fe4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003fe6:	e01a      	b.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003fe8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fec:	3308      	adds	r3, #8
 8003fee:	2102      	movs	r1, #2
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	f001 fc8f 	bl	8005914 <RCCEx_PLL2_Config>
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003ffc:	e00f      	b.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003ffe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004002:	3328      	adds	r3, #40	@ 0x28
 8004004:	2102      	movs	r1, #2
 8004006:	4618      	mov	r0, r3
 8004008:	f001 fd36 	bl	8005a78 <RCCEx_PLL3_Config>
 800400c:	4603      	mov	r3, r0
 800400e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004012:	e004      	b.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800401a:	e000      	b.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800401c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800401e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004022:	2b00      	cmp	r3, #0
 8004024:	d10a      	bne.n	800403c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004026:	4ba5      	ldr	r3, [pc, #660]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004028:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800402a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800402e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004032:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004034:	4aa1      	ldr	r2, [pc, #644]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004036:	430b      	orrs	r3, r1
 8004038:	6513      	str	r3, [r2, #80]	@ 0x50
 800403a:	e003      	b.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800403c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004040:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004044:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800404c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004050:	f04f 0900 	mov.w	r9, #0
 8004054:	ea58 0309 	orrs.w	r3, r8, r9
 8004058:	d047      	beq.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800405a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800405e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004060:	2b04      	cmp	r3, #4
 8004062:	d82a      	bhi.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004064:	a201      	add	r2, pc, #4	@ (adr r2, 800406c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004066:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800406a:	bf00      	nop
 800406c:	08004081 	.word	0x08004081
 8004070:	0800408f 	.word	0x0800408f
 8004074:	080040a5 	.word	0x080040a5
 8004078:	080040c3 	.word	0x080040c3
 800407c:	080040c3 	.word	0x080040c3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004080:	4b8e      	ldr	r3, [pc, #568]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004082:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004084:	4a8d      	ldr	r2, [pc, #564]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004086:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800408a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800408c:	e01a      	b.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800408e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004092:	3308      	adds	r3, #8
 8004094:	2100      	movs	r1, #0
 8004096:	4618      	mov	r0, r3
 8004098:	f001 fc3c 	bl	8005914 <RCCEx_PLL2_Config>
 800409c:	4603      	mov	r3, r0
 800409e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80040a2:	e00f      	b.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80040a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040a8:	3328      	adds	r3, #40	@ 0x28
 80040aa:	2100      	movs	r1, #0
 80040ac:	4618      	mov	r0, r3
 80040ae:	f001 fce3 	bl	8005a78 <RCCEx_PLL3_Config>
 80040b2:	4603      	mov	r3, r0
 80040b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80040b8:	e004      	b.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80040c0:	e000      	b.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80040c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d10a      	bne.n	80040e2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80040cc:	4b7b      	ldr	r3, [pc, #492]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80040ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040d0:	f023 0107 	bic.w	r1, r3, #7
 80040d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040da:	4a78      	ldr	r2, [pc, #480]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80040dc:	430b      	orrs	r3, r1
 80040de:	6513      	str	r3, [r2, #80]	@ 0x50
 80040e0:	e003      	b.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80040ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040f2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80040f6:	f04f 0b00 	mov.w	fp, #0
 80040fa:	ea5a 030b 	orrs.w	r3, sl, fp
 80040fe:	d04c      	beq.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004100:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004104:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004106:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800410a:	d030      	beq.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800410c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004110:	d829      	bhi.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004112:	2bc0      	cmp	r3, #192	@ 0xc0
 8004114:	d02d      	beq.n	8004172 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004116:	2bc0      	cmp	r3, #192	@ 0xc0
 8004118:	d825      	bhi.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800411a:	2b80      	cmp	r3, #128	@ 0x80
 800411c:	d018      	beq.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800411e:	2b80      	cmp	r3, #128	@ 0x80
 8004120:	d821      	bhi.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004122:	2b00      	cmp	r3, #0
 8004124:	d002      	beq.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8004126:	2b40      	cmp	r3, #64	@ 0x40
 8004128:	d007      	beq.n	800413a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800412a:	e01c      	b.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800412c:	4b63      	ldr	r3, [pc, #396]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800412e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004130:	4a62      	ldr	r2, [pc, #392]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004132:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004136:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004138:	e01c      	b.n	8004174 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800413a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800413e:	3308      	adds	r3, #8
 8004140:	2100      	movs	r1, #0
 8004142:	4618      	mov	r0, r3
 8004144:	f001 fbe6 	bl	8005914 <RCCEx_PLL2_Config>
 8004148:	4603      	mov	r3, r0
 800414a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800414e:	e011      	b.n	8004174 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004150:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004154:	3328      	adds	r3, #40	@ 0x28
 8004156:	2100      	movs	r1, #0
 8004158:	4618      	mov	r0, r3
 800415a:	f001 fc8d 	bl	8005a78 <RCCEx_PLL3_Config>
 800415e:	4603      	mov	r3, r0
 8004160:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004164:	e006      	b.n	8004174 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800416c:	e002      	b.n	8004174 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800416e:	bf00      	nop
 8004170:	e000      	b.n	8004174 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004172:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004174:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004178:	2b00      	cmp	r3, #0
 800417a:	d10a      	bne.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800417c:	4b4f      	ldr	r3, [pc, #316]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800417e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004180:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004184:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004188:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800418a:	4a4c      	ldr	r2, [pc, #304]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800418c:	430b      	orrs	r3, r1
 800418e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004190:	e003      	b.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004192:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004196:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800419a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800419e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041a2:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80041a6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80041aa:	2300      	movs	r3, #0
 80041ac:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80041b0:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80041b4:	460b      	mov	r3, r1
 80041b6:	4313      	orrs	r3, r2
 80041b8:	d053      	beq.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80041ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041be:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80041c2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80041c6:	d035      	beq.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80041c8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80041cc:	d82e      	bhi.n	800422c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80041ce:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80041d2:	d031      	beq.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80041d4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80041d8:	d828      	bhi.n	800422c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80041da:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80041de:	d01a      	beq.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80041e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80041e4:	d822      	bhi.n	800422c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d003      	beq.n	80041f2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80041ea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80041ee:	d007      	beq.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80041f0:	e01c      	b.n	800422c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80041f2:	4b32      	ldr	r3, [pc, #200]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80041f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041f6:	4a31      	ldr	r2, [pc, #196]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80041f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80041fe:	e01c      	b.n	800423a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004200:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004204:	3308      	adds	r3, #8
 8004206:	2100      	movs	r1, #0
 8004208:	4618      	mov	r0, r3
 800420a:	f001 fb83 	bl	8005914 <RCCEx_PLL2_Config>
 800420e:	4603      	mov	r3, r0
 8004210:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004214:	e011      	b.n	800423a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004216:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800421a:	3328      	adds	r3, #40	@ 0x28
 800421c:	2100      	movs	r1, #0
 800421e:	4618      	mov	r0, r3
 8004220:	f001 fc2a 	bl	8005a78 <RCCEx_PLL3_Config>
 8004224:	4603      	mov	r3, r0
 8004226:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800422a:	e006      	b.n	800423a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004232:	e002      	b.n	800423a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004234:	bf00      	nop
 8004236:	e000      	b.n	800423a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004238:	bf00      	nop
    }

    if (ret == HAL_OK)
 800423a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800423e:	2b00      	cmp	r3, #0
 8004240:	d10b      	bne.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004242:	4b1e      	ldr	r3, [pc, #120]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004246:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800424a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800424e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004252:	4a1a      	ldr	r2, [pc, #104]	@ (80042bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004254:	430b      	orrs	r3, r1
 8004256:	6593      	str	r3, [r2, #88]	@ 0x58
 8004258:	e003      	b.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800425a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800425e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004262:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800426a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800426e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004272:	2300      	movs	r3, #0
 8004274:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004278:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800427c:	460b      	mov	r3, r1
 800427e:	4313      	orrs	r3, r2
 8004280:	d056      	beq.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004282:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004286:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800428a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800428e:	d038      	beq.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004290:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004294:	d831      	bhi.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004296:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800429a:	d034      	beq.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800429c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80042a0:	d82b      	bhi.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0x376>
 80042a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80042a6:	d01d      	beq.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80042a8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80042ac:	d825      	bhi.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0x376>
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d006      	beq.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80042b2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80042b6:	d00a      	beq.n	80042ce <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80042b8:	e01f      	b.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0x376>
 80042ba:	bf00      	nop
 80042bc:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042c0:	4ba2      	ldr	r3, [pc, #648]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80042c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042c4:	4aa1      	ldr	r2, [pc, #644]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80042c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80042cc:	e01c      	b.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80042ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042d2:	3308      	adds	r3, #8
 80042d4:	2100      	movs	r1, #0
 80042d6:	4618      	mov	r0, r3
 80042d8:	f001 fb1c 	bl	8005914 <RCCEx_PLL2_Config>
 80042dc:	4603      	mov	r3, r0
 80042de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80042e2:	e011      	b.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80042e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042e8:	3328      	adds	r3, #40	@ 0x28
 80042ea:	2100      	movs	r1, #0
 80042ec:	4618      	mov	r0, r3
 80042ee:	f001 fbc3 	bl	8005a78 <RCCEx_PLL3_Config>
 80042f2:	4603      	mov	r3, r0
 80042f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80042f8:	e006      	b.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80042fa:	2301      	movs	r3, #1
 80042fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004300:	e002      	b.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004302:	bf00      	nop
 8004304:	e000      	b.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004306:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004308:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800430c:	2b00      	cmp	r3, #0
 800430e:	d10b      	bne.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004310:	4b8e      	ldr	r3, [pc, #568]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004312:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004314:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004318:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800431c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004320:	4a8a      	ldr	r2, [pc, #552]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004322:	430b      	orrs	r3, r1
 8004324:	6593      	str	r3, [r2, #88]	@ 0x58
 8004326:	e003      	b.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004328:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800432c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004330:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004338:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800433c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004340:	2300      	movs	r3, #0
 8004342:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004346:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800434a:	460b      	mov	r3, r1
 800434c:	4313      	orrs	r3, r2
 800434e:	d03a      	beq.n	80043c6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004350:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004354:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004356:	2b30      	cmp	r3, #48	@ 0x30
 8004358:	d01f      	beq.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800435a:	2b30      	cmp	r3, #48	@ 0x30
 800435c:	d819      	bhi.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800435e:	2b20      	cmp	r3, #32
 8004360:	d00c      	beq.n	800437c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004362:	2b20      	cmp	r3, #32
 8004364:	d815      	bhi.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004366:	2b00      	cmp	r3, #0
 8004368:	d019      	beq.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800436a:	2b10      	cmp	r3, #16
 800436c:	d111      	bne.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800436e:	4b77      	ldr	r3, [pc, #476]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004370:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004372:	4a76      	ldr	r2, [pc, #472]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004374:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004378:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800437a:	e011      	b.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800437c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004380:	3308      	adds	r3, #8
 8004382:	2102      	movs	r1, #2
 8004384:	4618      	mov	r0, r3
 8004386:	f001 fac5 	bl	8005914 <RCCEx_PLL2_Config>
 800438a:	4603      	mov	r3, r0
 800438c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004390:	e006      	b.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004398:	e002      	b.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800439a:	bf00      	nop
 800439c:	e000      	b.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800439e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d10a      	bne.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80043a8:	4b68      	ldr	r3, [pc, #416]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80043aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043ac:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80043b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043b6:	4a65      	ldr	r2, [pc, #404]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80043b8:	430b      	orrs	r3, r1
 80043ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80043bc:	e003      	b.n	80043c6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80043c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ce:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80043d2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80043d6:	2300      	movs	r3, #0
 80043d8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80043dc:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80043e0:	460b      	mov	r3, r1
 80043e2:	4313      	orrs	r3, r2
 80043e4:	d051      	beq.n	800448a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80043e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80043f0:	d035      	beq.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80043f2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80043f6:	d82e      	bhi.n	8004456 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80043f8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80043fc:	d031      	beq.n	8004462 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80043fe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004402:	d828      	bhi.n	8004456 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004404:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004408:	d01a      	beq.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800440a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800440e:	d822      	bhi.n	8004456 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004410:	2b00      	cmp	r3, #0
 8004412:	d003      	beq.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004414:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004418:	d007      	beq.n	800442a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800441a:	e01c      	b.n	8004456 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800441c:	4b4b      	ldr	r3, [pc, #300]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800441e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004420:	4a4a      	ldr	r2, [pc, #296]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004422:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004426:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004428:	e01c      	b.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800442a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800442e:	3308      	adds	r3, #8
 8004430:	2100      	movs	r1, #0
 8004432:	4618      	mov	r0, r3
 8004434:	f001 fa6e 	bl	8005914 <RCCEx_PLL2_Config>
 8004438:	4603      	mov	r3, r0
 800443a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800443e:	e011      	b.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004440:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004444:	3328      	adds	r3, #40	@ 0x28
 8004446:	2100      	movs	r1, #0
 8004448:	4618      	mov	r0, r3
 800444a:	f001 fb15 	bl	8005a78 <RCCEx_PLL3_Config>
 800444e:	4603      	mov	r3, r0
 8004450:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004454:	e006      	b.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800445c:	e002      	b.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800445e:	bf00      	nop
 8004460:	e000      	b.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004462:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004464:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004468:	2b00      	cmp	r3, #0
 800446a:	d10a      	bne.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800446c:	4b37      	ldr	r3, [pc, #220]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800446e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004470:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004474:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004478:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800447a:	4a34      	ldr	r2, [pc, #208]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800447c:	430b      	orrs	r3, r1
 800447e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004480:	e003      	b.n	800448a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004482:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004486:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800448a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800448e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004492:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004496:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800449a:	2300      	movs	r3, #0
 800449c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80044a0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80044a4:	460b      	mov	r3, r1
 80044a6:	4313      	orrs	r3, r2
 80044a8:	d056      	beq.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80044aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80044b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80044b4:	d033      	beq.n	800451e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80044b6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80044ba:	d82c      	bhi.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80044bc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80044c0:	d02f      	beq.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80044c2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80044c6:	d826      	bhi.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80044c8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80044cc:	d02b      	beq.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80044ce:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80044d2:	d820      	bhi.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80044d4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80044d8:	d012      	beq.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80044da:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80044de:	d81a      	bhi.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d022      	beq.n	800452a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80044e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044e8:	d115      	bne.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80044ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044ee:	3308      	adds	r3, #8
 80044f0:	2101      	movs	r1, #1
 80044f2:	4618      	mov	r0, r3
 80044f4:	f001 fa0e 	bl	8005914 <RCCEx_PLL2_Config>
 80044f8:	4603      	mov	r3, r0
 80044fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80044fe:	e015      	b.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004500:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004504:	3328      	adds	r3, #40	@ 0x28
 8004506:	2101      	movs	r1, #1
 8004508:	4618      	mov	r0, r3
 800450a:	f001 fab5 	bl	8005a78 <RCCEx_PLL3_Config>
 800450e:	4603      	mov	r3, r0
 8004510:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004514:	e00a      	b.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800451c:	e006      	b.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800451e:	bf00      	nop
 8004520:	e004      	b.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004522:	bf00      	nop
 8004524:	e002      	b.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004526:	bf00      	nop
 8004528:	e000      	b.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800452a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800452c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004530:	2b00      	cmp	r3, #0
 8004532:	d10d      	bne.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004534:	4b05      	ldr	r3, [pc, #20]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004536:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004538:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800453c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004540:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004542:	4a02      	ldr	r2, [pc, #8]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004544:	430b      	orrs	r3, r1
 8004546:	6513      	str	r3, [r2, #80]	@ 0x50
 8004548:	e006      	b.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800454a:	bf00      	nop
 800454c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004550:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004554:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004558:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800455c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004560:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004564:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004568:	2300      	movs	r3, #0
 800456a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800456e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004572:	460b      	mov	r3, r1
 8004574:	4313      	orrs	r3, r2
 8004576:	d055      	beq.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004578:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800457c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004580:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004584:	d033      	beq.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8004586:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800458a:	d82c      	bhi.n	80045e6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800458c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004590:	d02f      	beq.n	80045f2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8004592:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004596:	d826      	bhi.n	80045e6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004598:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800459c:	d02b      	beq.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800459e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80045a2:	d820      	bhi.n	80045e6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80045a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80045a8:	d012      	beq.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80045aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80045ae:	d81a      	bhi.n	80045e6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d022      	beq.n	80045fa <HAL_RCCEx_PeriphCLKConfig+0x676>
 80045b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80045b8:	d115      	bne.n	80045e6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80045ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045be:	3308      	adds	r3, #8
 80045c0:	2101      	movs	r1, #1
 80045c2:	4618      	mov	r0, r3
 80045c4:	f001 f9a6 	bl	8005914 <RCCEx_PLL2_Config>
 80045c8:	4603      	mov	r3, r0
 80045ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80045ce:	e015      	b.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80045d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045d4:	3328      	adds	r3, #40	@ 0x28
 80045d6:	2101      	movs	r1, #1
 80045d8:	4618      	mov	r0, r3
 80045da:	f001 fa4d 	bl	8005a78 <RCCEx_PLL3_Config>
 80045de:	4603      	mov	r3, r0
 80045e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80045e4:	e00a      	b.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80045e6:	2301      	movs	r3, #1
 80045e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045ec:	e006      	b.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80045ee:	bf00      	nop
 80045f0:	e004      	b.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80045f2:	bf00      	nop
 80045f4:	e002      	b.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80045f6:	bf00      	nop
 80045f8:	e000      	b.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80045fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004600:	2b00      	cmp	r3, #0
 8004602:	d10b      	bne.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004604:	4ba3      	ldr	r3, [pc, #652]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004606:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004608:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800460c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004610:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004614:	4a9f      	ldr	r2, [pc, #636]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004616:	430b      	orrs	r3, r1
 8004618:	6593      	str	r3, [r2, #88]	@ 0x58
 800461a:	e003      	b.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800461c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004620:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004624:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800462c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004630:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004634:	2300      	movs	r3, #0
 8004636:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800463a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800463e:	460b      	mov	r3, r1
 8004640:	4313      	orrs	r3, r2
 8004642:	d037      	beq.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004644:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004648:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800464a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800464e:	d00e      	beq.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8004650:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004654:	d816      	bhi.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8004656:	2b00      	cmp	r3, #0
 8004658:	d018      	beq.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800465a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800465e:	d111      	bne.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004660:	4b8c      	ldr	r3, [pc, #560]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004662:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004664:	4a8b      	ldr	r2, [pc, #556]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004666:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800466a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800466c:	e00f      	b.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800466e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004672:	3308      	adds	r3, #8
 8004674:	2101      	movs	r1, #1
 8004676:	4618      	mov	r0, r3
 8004678:	f001 f94c 	bl	8005914 <RCCEx_PLL2_Config>
 800467c:	4603      	mov	r3, r0
 800467e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004682:	e004      	b.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004684:	2301      	movs	r3, #1
 8004686:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800468a:	e000      	b.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800468c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800468e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004692:	2b00      	cmp	r3, #0
 8004694:	d10a      	bne.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004696:	4b7f      	ldr	r3, [pc, #508]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004698:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800469a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800469e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046a4:	4a7b      	ldr	r2, [pc, #492]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80046a6:	430b      	orrs	r3, r1
 80046a8:	6513      	str	r3, [r2, #80]	@ 0x50
 80046aa:	e003      	b.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80046b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046bc:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80046c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80046c4:	2300      	movs	r3, #0
 80046c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80046ca:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80046ce:	460b      	mov	r3, r1
 80046d0:	4313      	orrs	r3, r2
 80046d2:	d039      	beq.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80046d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046da:	2b03      	cmp	r3, #3
 80046dc:	d81c      	bhi.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80046de:	a201      	add	r2, pc, #4	@ (adr r2, 80046e4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80046e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046e4:	08004721 	.word	0x08004721
 80046e8:	080046f5 	.word	0x080046f5
 80046ec:	08004703 	.word	0x08004703
 80046f0:	08004721 	.word	0x08004721
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046f4:	4b67      	ldr	r3, [pc, #412]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80046f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046f8:	4a66      	ldr	r2, [pc, #408]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80046fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80046fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004700:	e00f      	b.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004702:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004706:	3308      	adds	r3, #8
 8004708:	2102      	movs	r1, #2
 800470a:	4618      	mov	r0, r3
 800470c:	f001 f902 	bl	8005914 <RCCEx_PLL2_Config>
 8004710:	4603      	mov	r3, r0
 8004712:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004716:	e004      	b.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004718:	2301      	movs	r3, #1
 800471a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800471e:	e000      	b.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8004720:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004722:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004726:	2b00      	cmp	r3, #0
 8004728:	d10a      	bne.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800472a:	4b5a      	ldr	r3, [pc, #360]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800472c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800472e:	f023 0103 	bic.w	r1, r3, #3
 8004732:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004736:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004738:	4a56      	ldr	r2, [pc, #344]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800473a:	430b      	orrs	r3, r1
 800473c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800473e:	e003      	b.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004740:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004744:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004748:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800474c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004750:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004754:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004758:	2300      	movs	r3, #0
 800475a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800475e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004762:	460b      	mov	r3, r1
 8004764:	4313      	orrs	r3, r2
 8004766:	f000 809f 	beq.w	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800476a:	4b4b      	ldr	r3, [pc, #300]	@ (8004898 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a4a      	ldr	r2, [pc, #296]	@ (8004898 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004770:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004774:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004776:	f7fc fd4f 	bl	8001218 <HAL_GetTick>
 800477a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800477e:	e00b      	b.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004780:	f7fc fd4a 	bl	8001218 <HAL_GetTick>
 8004784:	4602      	mov	r2, r0
 8004786:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800478a:	1ad3      	subs	r3, r2, r3
 800478c:	2b64      	cmp	r3, #100	@ 0x64
 800478e:	d903      	bls.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8004790:	2303      	movs	r3, #3
 8004792:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004796:	e005      	b.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004798:	4b3f      	ldr	r3, [pc, #252]	@ (8004898 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d0ed      	beq.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80047a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d179      	bne.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80047ac:	4b39      	ldr	r3, [pc, #228]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047ae:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80047b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047b4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80047b8:	4053      	eors	r3, r2
 80047ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d015      	beq.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80047c2:	4b34      	ldr	r3, [pc, #208]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047ca:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80047ce:	4b31      	ldr	r3, [pc, #196]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047d2:	4a30      	ldr	r2, [pc, #192]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047d8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80047da:	4b2e      	ldr	r3, [pc, #184]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047de:	4a2d      	ldr	r2, [pc, #180]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047e4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80047e6:	4a2b      	ldr	r2, [pc, #172]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047e8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80047ec:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80047ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047f2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80047f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047fa:	d118      	bne.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047fc:	f7fc fd0c 	bl	8001218 <HAL_GetTick>
 8004800:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004804:	e00d      	b.n	8004822 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004806:	f7fc fd07 	bl	8001218 <HAL_GetTick>
 800480a:	4602      	mov	r2, r0
 800480c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004810:	1ad2      	subs	r2, r2, r3
 8004812:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004816:	429a      	cmp	r2, r3
 8004818:	d903      	bls.n	8004822 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800481a:	2303      	movs	r3, #3
 800481c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8004820:	e005      	b.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004822:	4b1c      	ldr	r3, [pc, #112]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004824:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004826:	f003 0302 	and.w	r3, r3, #2
 800482a:	2b00      	cmp	r3, #0
 800482c:	d0eb      	beq.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800482e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004832:	2b00      	cmp	r3, #0
 8004834:	d129      	bne.n	800488a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004836:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800483a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800483e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004842:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004846:	d10e      	bne.n	8004866 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004848:	4b12      	ldr	r3, [pc, #72]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800484a:	691b      	ldr	r3, [r3, #16]
 800484c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004850:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004854:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004858:	091a      	lsrs	r2, r3, #4
 800485a:	4b10      	ldr	r3, [pc, #64]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800485c:	4013      	ands	r3, r2
 800485e:	4a0d      	ldr	r2, [pc, #52]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004860:	430b      	orrs	r3, r1
 8004862:	6113      	str	r3, [r2, #16]
 8004864:	e005      	b.n	8004872 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8004866:	4b0b      	ldr	r3, [pc, #44]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004868:	691b      	ldr	r3, [r3, #16]
 800486a:	4a0a      	ldr	r2, [pc, #40]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800486c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004870:	6113      	str	r3, [r2, #16]
 8004872:	4b08      	ldr	r3, [pc, #32]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004874:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004876:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800487a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800487e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004882:	4a04      	ldr	r2, [pc, #16]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004884:	430b      	orrs	r3, r1
 8004886:	6713      	str	r3, [r2, #112]	@ 0x70
 8004888:	e00e      	b.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800488a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800488e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8004892:	e009      	b.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004894:	58024400 	.word	0x58024400
 8004898:	58024800 	.word	0x58024800
 800489c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80048a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048b0:	f002 0301 	and.w	r3, r2, #1
 80048b4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80048b8:	2300      	movs	r3, #0
 80048ba:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80048be:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80048c2:	460b      	mov	r3, r1
 80048c4:	4313      	orrs	r3, r2
 80048c6:	f000 8089 	beq.w	80049dc <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80048ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80048d0:	2b28      	cmp	r3, #40	@ 0x28
 80048d2:	d86b      	bhi.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80048d4:	a201      	add	r2, pc, #4	@ (adr r2, 80048dc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80048d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048da:	bf00      	nop
 80048dc:	080049b5 	.word	0x080049b5
 80048e0:	080049ad 	.word	0x080049ad
 80048e4:	080049ad 	.word	0x080049ad
 80048e8:	080049ad 	.word	0x080049ad
 80048ec:	080049ad 	.word	0x080049ad
 80048f0:	080049ad 	.word	0x080049ad
 80048f4:	080049ad 	.word	0x080049ad
 80048f8:	080049ad 	.word	0x080049ad
 80048fc:	08004981 	.word	0x08004981
 8004900:	080049ad 	.word	0x080049ad
 8004904:	080049ad 	.word	0x080049ad
 8004908:	080049ad 	.word	0x080049ad
 800490c:	080049ad 	.word	0x080049ad
 8004910:	080049ad 	.word	0x080049ad
 8004914:	080049ad 	.word	0x080049ad
 8004918:	080049ad 	.word	0x080049ad
 800491c:	08004997 	.word	0x08004997
 8004920:	080049ad 	.word	0x080049ad
 8004924:	080049ad 	.word	0x080049ad
 8004928:	080049ad 	.word	0x080049ad
 800492c:	080049ad 	.word	0x080049ad
 8004930:	080049ad 	.word	0x080049ad
 8004934:	080049ad 	.word	0x080049ad
 8004938:	080049ad 	.word	0x080049ad
 800493c:	080049b5 	.word	0x080049b5
 8004940:	080049ad 	.word	0x080049ad
 8004944:	080049ad 	.word	0x080049ad
 8004948:	080049ad 	.word	0x080049ad
 800494c:	080049ad 	.word	0x080049ad
 8004950:	080049ad 	.word	0x080049ad
 8004954:	080049ad 	.word	0x080049ad
 8004958:	080049ad 	.word	0x080049ad
 800495c:	080049b5 	.word	0x080049b5
 8004960:	080049ad 	.word	0x080049ad
 8004964:	080049ad 	.word	0x080049ad
 8004968:	080049ad 	.word	0x080049ad
 800496c:	080049ad 	.word	0x080049ad
 8004970:	080049ad 	.word	0x080049ad
 8004974:	080049ad 	.word	0x080049ad
 8004978:	080049ad 	.word	0x080049ad
 800497c:	080049b5 	.word	0x080049b5
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004980:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004984:	3308      	adds	r3, #8
 8004986:	2101      	movs	r1, #1
 8004988:	4618      	mov	r0, r3
 800498a:	f000 ffc3 	bl	8005914 <RCCEx_PLL2_Config>
 800498e:	4603      	mov	r3, r0
 8004990:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004994:	e00f      	b.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004996:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800499a:	3328      	adds	r3, #40	@ 0x28
 800499c:	2101      	movs	r1, #1
 800499e:	4618      	mov	r0, r3
 80049a0:	f001 f86a 	bl	8005a78 <RCCEx_PLL3_Config>
 80049a4:	4603      	mov	r3, r0
 80049a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80049aa:	e004      	b.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80049b2:	e000      	b.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80049b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d10a      	bne.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80049be:	4bbf      	ldr	r3, [pc, #764]	@ (8004cbc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80049c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049c2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80049c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80049cc:	4abb      	ldr	r2, [pc, #748]	@ (8004cbc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80049ce:	430b      	orrs	r3, r1
 80049d0:	6553      	str	r3, [r2, #84]	@ 0x54
 80049d2:	e003      	b.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80049dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049e4:	f002 0302 	and.w	r3, r2, #2
 80049e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80049ec:	2300      	movs	r3, #0
 80049ee:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80049f2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80049f6:	460b      	mov	r3, r1
 80049f8:	4313      	orrs	r3, r2
 80049fa:	d041      	beq.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80049fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a00:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a02:	2b05      	cmp	r3, #5
 8004a04:	d824      	bhi.n	8004a50 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004a06:	a201      	add	r2, pc, #4	@ (adr r2, 8004a0c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a0c:	08004a59 	.word	0x08004a59
 8004a10:	08004a25 	.word	0x08004a25
 8004a14:	08004a3b 	.word	0x08004a3b
 8004a18:	08004a59 	.word	0x08004a59
 8004a1c:	08004a59 	.word	0x08004a59
 8004a20:	08004a59 	.word	0x08004a59
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004a24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a28:	3308      	adds	r3, #8
 8004a2a:	2101      	movs	r1, #1
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	f000 ff71 	bl	8005914 <RCCEx_PLL2_Config>
 8004a32:	4603      	mov	r3, r0
 8004a34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004a38:	e00f      	b.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004a3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a3e:	3328      	adds	r3, #40	@ 0x28
 8004a40:	2101      	movs	r1, #1
 8004a42:	4618      	mov	r0, r3
 8004a44:	f001 f818 	bl	8005a78 <RCCEx_PLL3_Config>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004a4e:	e004      	b.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a56:	e000      	b.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004a58:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d10a      	bne.n	8004a78 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004a62:	4b96      	ldr	r3, [pc, #600]	@ (8004cbc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004a64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a66:	f023 0107 	bic.w	r1, r3, #7
 8004a6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a6e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a70:	4a92      	ldr	r2, [pc, #584]	@ (8004cbc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004a72:	430b      	orrs	r3, r1
 8004a74:	6553      	str	r3, [r2, #84]	@ 0x54
 8004a76:	e003      	b.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a7c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004a80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a88:	f002 0304 	and.w	r3, r2, #4
 8004a8c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004a90:	2300      	movs	r3, #0
 8004a92:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004a96:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004a9a:	460b      	mov	r3, r1
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	d044      	beq.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004aa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aa4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004aa8:	2b05      	cmp	r3, #5
 8004aaa:	d825      	bhi.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004aac:	a201      	add	r2, pc, #4	@ (adr r2, 8004ab4 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004aae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ab2:	bf00      	nop
 8004ab4:	08004b01 	.word	0x08004b01
 8004ab8:	08004acd 	.word	0x08004acd
 8004abc:	08004ae3 	.word	0x08004ae3
 8004ac0:	08004b01 	.word	0x08004b01
 8004ac4:	08004b01 	.word	0x08004b01
 8004ac8:	08004b01 	.word	0x08004b01
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004acc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ad0:	3308      	adds	r3, #8
 8004ad2:	2101      	movs	r1, #1
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	f000 ff1d 	bl	8005914 <RCCEx_PLL2_Config>
 8004ada:	4603      	mov	r3, r0
 8004adc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004ae0:	e00f      	b.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004ae2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ae6:	3328      	adds	r3, #40	@ 0x28
 8004ae8:	2101      	movs	r1, #1
 8004aea:	4618      	mov	r0, r3
 8004aec:	f000 ffc4 	bl	8005a78 <RCCEx_PLL3_Config>
 8004af0:	4603      	mov	r3, r0
 8004af2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004af6:	e004      	b.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004afe:	e000      	b.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004b00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d10b      	bne.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004b0a:	4b6c      	ldr	r3, [pc, #432]	@ (8004cbc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004b0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b0e:	f023 0107 	bic.w	r1, r3, #7
 8004b12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b1a:	4a68      	ldr	r2, [pc, #416]	@ (8004cbc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004b1c:	430b      	orrs	r3, r1
 8004b1e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b20:	e003      	b.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004b2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b32:	f002 0320 	and.w	r3, r2, #32
 8004b36:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004b40:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004b44:	460b      	mov	r3, r1
 8004b46:	4313      	orrs	r3, r2
 8004b48:	d055      	beq.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004b4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b52:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004b56:	d033      	beq.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004b58:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004b5c:	d82c      	bhi.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004b5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b62:	d02f      	beq.n	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004b64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b68:	d826      	bhi.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004b6a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004b6e:	d02b      	beq.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004b70:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004b74:	d820      	bhi.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004b76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b7a:	d012      	beq.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004b7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b80:	d81a      	bhi.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d022      	beq.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004b86:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b8a:	d115      	bne.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004b8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b90:	3308      	adds	r3, #8
 8004b92:	2100      	movs	r1, #0
 8004b94:	4618      	mov	r0, r3
 8004b96:	f000 febd 	bl	8005914 <RCCEx_PLL2_Config>
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004ba0:	e015      	b.n	8004bce <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004ba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ba6:	3328      	adds	r3, #40	@ 0x28
 8004ba8:	2102      	movs	r1, #2
 8004baa:	4618      	mov	r0, r3
 8004bac:	f000 ff64 	bl	8005a78 <RCCEx_PLL3_Config>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004bb6:	e00a      	b.n	8004bce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004bb8:	2301      	movs	r3, #1
 8004bba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004bbe:	e006      	b.n	8004bce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004bc0:	bf00      	nop
 8004bc2:	e004      	b.n	8004bce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004bc4:	bf00      	nop
 8004bc6:	e002      	b.n	8004bce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004bc8:	bf00      	nop
 8004bca:	e000      	b.n	8004bce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004bcc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d10b      	bne.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004bd6:	4b39      	ldr	r3, [pc, #228]	@ (8004cbc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004bd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bda:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004bde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004be2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004be6:	4a35      	ldr	r2, [pc, #212]	@ (8004cbc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004be8:	430b      	orrs	r3, r1
 8004bea:	6553      	str	r3, [r2, #84]	@ 0x54
 8004bec:	e003      	b.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bf2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004bf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bfe:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004c02:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004c06:	2300      	movs	r3, #0
 8004c08:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004c0c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004c10:	460b      	mov	r3, r1
 8004c12:	4313      	orrs	r3, r2
 8004c14:	d058      	beq.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004c16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c1a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004c1e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004c22:	d033      	beq.n	8004c8c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004c24:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004c28:	d82c      	bhi.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004c2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c2e:	d02f      	beq.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004c30:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c34:	d826      	bhi.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004c36:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004c3a:	d02b      	beq.n	8004c94 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004c3c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004c40:	d820      	bhi.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004c42:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c46:	d012      	beq.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004c48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c4c:	d81a      	bhi.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d022      	beq.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004c52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c56:	d115      	bne.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004c58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c5c:	3308      	adds	r3, #8
 8004c5e:	2100      	movs	r1, #0
 8004c60:	4618      	mov	r0, r3
 8004c62:	f000 fe57 	bl	8005914 <RCCEx_PLL2_Config>
 8004c66:	4603      	mov	r3, r0
 8004c68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004c6c:	e015      	b.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004c6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c72:	3328      	adds	r3, #40	@ 0x28
 8004c74:	2102      	movs	r1, #2
 8004c76:	4618      	mov	r0, r3
 8004c78:	f000 fefe 	bl	8005a78 <RCCEx_PLL3_Config>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004c82:	e00a      	b.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c84:	2301      	movs	r3, #1
 8004c86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c8a:	e006      	b.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004c8c:	bf00      	nop
 8004c8e:	e004      	b.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004c90:	bf00      	nop
 8004c92:	e002      	b.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004c94:	bf00      	nop
 8004c96:	e000      	b.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004c98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d10e      	bne.n	8004cc0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004ca2:	4b06      	ldr	r3, [pc, #24]	@ (8004cbc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004ca4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ca6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004caa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004cb2:	4a02      	ldr	r2, [pc, #8]	@ (8004cbc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004cb4:	430b      	orrs	r3, r1
 8004cb6:	6593      	str	r3, [r2, #88]	@ 0x58
 8004cb8:	e006      	b.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004cba:	bf00      	nop
 8004cbc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cc0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cc4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004cc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cd0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004cd4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004cd8:	2300      	movs	r3, #0
 8004cda:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004cde:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004ce2:	460b      	mov	r3, r1
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	d055      	beq.n	8004d94 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004ce8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cec:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004cf0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004cf4:	d033      	beq.n	8004d5e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004cf6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004cfa:	d82c      	bhi.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004cfc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d00:	d02f      	beq.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004d02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d06:	d826      	bhi.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004d08:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004d0c:	d02b      	beq.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004d0e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004d12:	d820      	bhi.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004d14:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d18:	d012      	beq.n	8004d40 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004d1a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d1e:	d81a      	bhi.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d022      	beq.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004d24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d28:	d115      	bne.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004d2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d2e:	3308      	adds	r3, #8
 8004d30:	2100      	movs	r1, #0
 8004d32:	4618      	mov	r0, r3
 8004d34:	f000 fdee 	bl	8005914 <RCCEx_PLL2_Config>
 8004d38:	4603      	mov	r3, r0
 8004d3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004d3e:	e015      	b.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004d40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d44:	3328      	adds	r3, #40	@ 0x28
 8004d46:	2102      	movs	r1, #2
 8004d48:	4618      	mov	r0, r3
 8004d4a:	f000 fe95 	bl	8005a78 <RCCEx_PLL3_Config>
 8004d4e:	4603      	mov	r3, r0
 8004d50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004d54:	e00a      	b.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
 8004d58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d5c:	e006      	b.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004d5e:	bf00      	nop
 8004d60:	e004      	b.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004d62:	bf00      	nop
 8004d64:	e002      	b.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004d66:	bf00      	nop
 8004d68:	e000      	b.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004d6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d10b      	bne.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004d74:	4ba1      	ldr	r3, [pc, #644]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d78:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004d7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d80:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004d84:	4a9d      	ldr	r2, [pc, #628]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d86:	430b      	orrs	r3, r1
 8004d88:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d8a:	e003      	b.n	8004d94 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d90:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004d94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d9c:	f002 0308 	and.w	r3, r2, #8
 8004da0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004da4:	2300      	movs	r3, #0
 8004da6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004daa:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004dae:	460b      	mov	r3, r1
 8004db0:	4313      	orrs	r3, r2
 8004db2:	d01e      	beq.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004db4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004db8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004dbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dc0:	d10c      	bne.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004dc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dc6:	3328      	adds	r3, #40	@ 0x28
 8004dc8:	2102      	movs	r1, #2
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f000 fe54 	bl	8005a78 <RCCEx_PLL3_Config>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d002      	beq.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004ddc:	4b87      	ldr	r3, [pc, #540]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004dde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004de0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004de4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004de8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004dec:	4a83      	ldr	r2, [pc, #524]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004dee:	430b      	orrs	r3, r1
 8004df0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004df2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dfa:	f002 0310 	and.w	r3, r2, #16
 8004dfe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004e02:	2300      	movs	r3, #0
 8004e04:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004e08:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004e0c:	460b      	mov	r3, r1
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	d01e      	beq.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004e12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e16:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004e1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e1e:	d10c      	bne.n	8004e3a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004e20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e24:	3328      	adds	r3, #40	@ 0x28
 8004e26:	2102      	movs	r1, #2
 8004e28:	4618      	mov	r0, r3
 8004e2a:	f000 fe25 	bl	8005a78 <RCCEx_PLL3_Config>
 8004e2e:	4603      	mov	r3, r0
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d002      	beq.n	8004e3a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004e34:	2301      	movs	r3, #1
 8004e36:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004e3a:	4b70      	ldr	r3, [pc, #448]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e3e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004e42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e46:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004e4a:	4a6c      	ldr	r2, [pc, #432]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e4c:	430b      	orrs	r3, r1
 8004e4e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004e50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e58:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004e5c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004e60:	2300      	movs	r3, #0
 8004e62:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004e66:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004e6a:	460b      	mov	r3, r1
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	d03e      	beq.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004e70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e74:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004e78:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e7c:	d022      	beq.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004e7e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e82:	d81b      	bhi.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d003      	beq.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004e88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e8c:	d00b      	beq.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004e8e:	e015      	b.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e94:	3308      	adds	r3, #8
 8004e96:	2100      	movs	r1, #0
 8004e98:	4618      	mov	r0, r3
 8004e9a:	f000 fd3b 	bl	8005914 <RCCEx_PLL2_Config>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004ea4:	e00f      	b.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004ea6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eaa:	3328      	adds	r3, #40	@ 0x28
 8004eac:	2102      	movs	r1, #2
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f000 fde2 	bl	8005a78 <RCCEx_PLL3_Config>
 8004eb4:	4603      	mov	r3, r0
 8004eb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004eba:	e004      	b.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ec2:	e000      	b.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004ec4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ec6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d10b      	bne.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004ece:	4b4b      	ldr	r3, [pc, #300]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004ed0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ed2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004ed6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eda:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004ede:	4a47      	ldr	r2, [pc, #284]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004ee0:	430b      	orrs	r3, r1
 8004ee2:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ee4:	e003      	b.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ee6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004eea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004eee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ef6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004efa:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004efc:	2300      	movs	r3, #0
 8004efe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004f00:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004f04:	460b      	mov	r3, r1
 8004f06:	4313      	orrs	r3, r2
 8004f08:	d03b      	beq.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004f0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f12:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004f16:	d01f      	beq.n	8004f58 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004f18:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004f1c:	d818      	bhi.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004f1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004f22:	d003      	beq.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004f24:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004f28:	d007      	beq.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004f2a:	e011      	b.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f2c:	4b33      	ldr	r3, [pc, #204]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f30:	4a32      	ldr	r2, [pc, #200]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f36:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004f38:	e00f      	b.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004f3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f3e:	3328      	adds	r3, #40	@ 0x28
 8004f40:	2101      	movs	r1, #1
 8004f42:	4618      	mov	r0, r3
 8004f44:	f000 fd98 	bl	8005a78 <RCCEx_PLL3_Config>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004f4e:	e004      	b.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f50:	2301      	movs	r3, #1
 8004f52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f56:	e000      	b.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004f58:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d10b      	bne.n	8004f7a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004f62:	4b26      	ldr	r3, [pc, #152]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f66:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004f6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f72:	4a22      	ldr	r2, [pc, #136]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f74:	430b      	orrs	r3, r1
 8004f76:	6553      	str	r3, [r2, #84]	@ 0x54
 8004f78:	e003      	b.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f7e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004f82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f8a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004f8e:	673b      	str	r3, [r7, #112]	@ 0x70
 8004f90:	2300      	movs	r3, #0
 8004f92:	677b      	str	r3, [r7, #116]	@ 0x74
 8004f94:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004f98:	460b      	mov	r3, r1
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	d034      	beq.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004f9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fa2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d003      	beq.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004fa8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fac:	d007      	beq.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8004fae:	e011      	b.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004fb0:	4b12      	ldr	r3, [pc, #72]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004fb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fb4:	4a11      	ldr	r2, [pc, #68]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004fb6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004fba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004fbc:	e00e      	b.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004fbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fc2:	3308      	adds	r3, #8
 8004fc4:	2102      	movs	r1, #2
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f000 fca4 	bl	8005914 <RCCEx_PLL2_Config>
 8004fcc:	4603      	mov	r3, r0
 8004fce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004fd2:	e003      	b.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004fda:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fdc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d10d      	bne.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004fe4:	4b05      	ldr	r3, [pc, #20]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004fe6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fe8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004fec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ff0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ff2:	4a02      	ldr	r2, [pc, #8]	@ (8004ffc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004ff4:	430b      	orrs	r3, r1
 8004ff6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004ff8:	e006      	b.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004ffa:	bf00      	nop
 8004ffc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005000:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005004:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005008:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800500c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005010:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005014:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005016:	2300      	movs	r3, #0
 8005018:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800501a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800501e:	460b      	mov	r3, r1
 8005020:	4313      	orrs	r3, r2
 8005022:	d00c      	beq.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005024:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005028:	3328      	adds	r3, #40	@ 0x28
 800502a:	2102      	movs	r1, #2
 800502c:	4618      	mov	r0, r3
 800502e:	f000 fd23 	bl	8005a78 <RCCEx_PLL3_Config>
 8005032:	4603      	mov	r3, r0
 8005034:	2b00      	cmp	r3, #0
 8005036:	d002      	beq.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005038:	2301      	movs	r3, #1
 800503a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800503e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005046:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800504a:	663b      	str	r3, [r7, #96]	@ 0x60
 800504c:	2300      	movs	r3, #0
 800504e:	667b      	str	r3, [r7, #100]	@ 0x64
 8005050:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005054:	460b      	mov	r3, r1
 8005056:	4313      	orrs	r3, r2
 8005058:	d038      	beq.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800505a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800505e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005062:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005066:	d018      	beq.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005068:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800506c:	d811      	bhi.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800506e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005072:	d014      	beq.n	800509e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005074:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005078:	d80b      	bhi.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800507a:	2b00      	cmp	r3, #0
 800507c:	d011      	beq.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800507e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005082:	d106      	bne.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005084:	4bc3      	ldr	r3, [pc, #780]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005088:	4ac2      	ldr	r2, [pc, #776]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800508a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800508e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005090:	e008      	b.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005098:	e004      	b.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800509a:	bf00      	nop
 800509c:	e002      	b.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800509e:	bf00      	nop
 80050a0:	e000      	b.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80050a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d10b      	bne.n	80050c4 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80050ac:	4bb9      	ldr	r3, [pc, #740]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80050ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050b0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80050b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80050bc:	4ab5      	ldr	r2, [pc, #724]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80050be:	430b      	orrs	r3, r1
 80050c0:	6553      	str	r3, [r2, #84]	@ 0x54
 80050c2:	e003      	b.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80050cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050d4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80050d8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80050da:	2300      	movs	r3, #0
 80050dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80050de:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80050e2:	460b      	mov	r3, r1
 80050e4:	4313      	orrs	r3, r2
 80050e6:	d009      	beq.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80050e8:	4baa      	ldr	r3, [pc, #680]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80050ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050ec:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80050f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050f6:	4aa7      	ldr	r2, [pc, #668]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80050f8:	430b      	orrs	r3, r1
 80050fa:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80050fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005104:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005108:	653b      	str	r3, [r7, #80]	@ 0x50
 800510a:	2300      	movs	r3, #0
 800510c:	657b      	str	r3, [r7, #84]	@ 0x54
 800510e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005112:	460b      	mov	r3, r1
 8005114:	4313      	orrs	r3, r2
 8005116:	d00a      	beq.n	800512e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005118:	4b9e      	ldr	r3, [pc, #632]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800511a:	691b      	ldr	r3, [r3, #16]
 800511c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005120:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005124:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005128:	4a9a      	ldr	r2, [pc, #616]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800512a:	430b      	orrs	r3, r1
 800512c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800512e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005136:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800513a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800513c:	2300      	movs	r3, #0
 800513e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005140:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005144:	460b      	mov	r3, r1
 8005146:	4313      	orrs	r3, r2
 8005148:	d009      	beq.n	800515e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800514a:	4b92      	ldr	r3, [pc, #584]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800514c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800514e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005152:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005156:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005158:	4a8e      	ldr	r2, [pc, #568]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800515a:	430b      	orrs	r3, r1
 800515c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800515e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005166:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800516a:	643b      	str	r3, [r7, #64]	@ 0x40
 800516c:	2300      	movs	r3, #0
 800516e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005170:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005174:	460b      	mov	r3, r1
 8005176:	4313      	orrs	r3, r2
 8005178:	d00e      	beq.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800517a:	4b86      	ldr	r3, [pc, #536]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800517c:	691b      	ldr	r3, [r3, #16]
 800517e:	4a85      	ldr	r2, [pc, #532]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005180:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005184:	6113      	str	r3, [r2, #16]
 8005186:	4b83      	ldr	r3, [pc, #524]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005188:	6919      	ldr	r1, [r3, #16]
 800518a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800518e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005192:	4a80      	ldr	r2, [pc, #512]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005194:	430b      	orrs	r3, r1
 8005196:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005198:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800519c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051a0:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80051a4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80051a6:	2300      	movs	r3, #0
 80051a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80051aa:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80051ae:	460b      	mov	r3, r1
 80051b0:	4313      	orrs	r3, r2
 80051b2:	d009      	beq.n	80051c8 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80051b4:	4b77      	ldr	r3, [pc, #476]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80051b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051b8:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80051bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051c2:	4a74      	ldr	r2, [pc, #464]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80051c4:	430b      	orrs	r3, r1
 80051c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80051c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051d0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80051d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80051d6:	2300      	movs	r3, #0
 80051d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80051da:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80051de:	460b      	mov	r3, r1
 80051e0:	4313      	orrs	r3, r2
 80051e2:	d00a      	beq.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80051e4:	4b6b      	ldr	r3, [pc, #428]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80051e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051e8:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80051ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80051f4:	4a67      	ldr	r2, [pc, #412]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80051f6:	430b      	orrs	r3, r1
 80051f8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80051fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005202:	2100      	movs	r1, #0
 8005204:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005206:	f003 0301 	and.w	r3, r3, #1
 800520a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800520c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005210:	460b      	mov	r3, r1
 8005212:	4313      	orrs	r3, r2
 8005214:	d011      	beq.n	800523a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005216:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800521a:	3308      	adds	r3, #8
 800521c:	2100      	movs	r1, #0
 800521e:	4618      	mov	r0, r3
 8005220:	f000 fb78 	bl	8005914 <RCCEx_PLL2_Config>
 8005224:	4603      	mov	r3, r0
 8005226:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800522a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800522e:	2b00      	cmp	r3, #0
 8005230:	d003      	beq.n	800523a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005232:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005236:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800523a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800523e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005242:	2100      	movs	r1, #0
 8005244:	6239      	str	r1, [r7, #32]
 8005246:	f003 0302 	and.w	r3, r3, #2
 800524a:	627b      	str	r3, [r7, #36]	@ 0x24
 800524c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005250:	460b      	mov	r3, r1
 8005252:	4313      	orrs	r3, r2
 8005254:	d011      	beq.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005256:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800525a:	3308      	adds	r3, #8
 800525c:	2101      	movs	r1, #1
 800525e:	4618      	mov	r0, r3
 8005260:	f000 fb58 	bl	8005914 <RCCEx_PLL2_Config>
 8005264:	4603      	mov	r3, r0
 8005266:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800526a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800526e:	2b00      	cmp	r3, #0
 8005270:	d003      	beq.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005272:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005276:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800527a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800527e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005282:	2100      	movs	r1, #0
 8005284:	61b9      	str	r1, [r7, #24]
 8005286:	f003 0304 	and.w	r3, r3, #4
 800528a:	61fb      	str	r3, [r7, #28]
 800528c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005290:	460b      	mov	r3, r1
 8005292:	4313      	orrs	r3, r2
 8005294:	d011      	beq.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005296:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800529a:	3308      	adds	r3, #8
 800529c:	2102      	movs	r1, #2
 800529e:	4618      	mov	r0, r3
 80052a0:	f000 fb38 	bl	8005914 <RCCEx_PLL2_Config>
 80052a4:	4603      	mov	r3, r0
 80052a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80052aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d003      	beq.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80052ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052c2:	2100      	movs	r1, #0
 80052c4:	6139      	str	r1, [r7, #16]
 80052c6:	f003 0308 	and.w	r3, r3, #8
 80052ca:	617b      	str	r3, [r7, #20]
 80052cc:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80052d0:	460b      	mov	r3, r1
 80052d2:	4313      	orrs	r3, r2
 80052d4:	d011      	beq.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80052d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052da:	3328      	adds	r3, #40	@ 0x28
 80052dc:	2100      	movs	r1, #0
 80052de:	4618      	mov	r0, r3
 80052e0:	f000 fbca 	bl	8005a78 <RCCEx_PLL3_Config>
 80052e4:	4603      	mov	r3, r0
 80052e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80052ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d003      	beq.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80052fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005302:	2100      	movs	r1, #0
 8005304:	60b9      	str	r1, [r7, #8]
 8005306:	f003 0310 	and.w	r3, r3, #16
 800530a:	60fb      	str	r3, [r7, #12]
 800530c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005310:	460b      	mov	r3, r1
 8005312:	4313      	orrs	r3, r2
 8005314:	d011      	beq.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005316:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800531a:	3328      	adds	r3, #40	@ 0x28
 800531c:	2101      	movs	r1, #1
 800531e:	4618      	mov	r0, r3
 8005320:	f000 fbaa 	bl	8005a78 <RCCEx_PLL3_Config>
 8005324:	4603      	mov	r3, r0
 8005326:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800532a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800532e:	2b00      	cmp	r3, #0
 8005330:	d003      	beq.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005332:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005336:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800533a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800533e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005342:	2100      	movs	r1, #0
 8005344:	6039      	str	r1, [r7, #0]
 8005346:	f003 0320 	and.w	r3, r3, #32
 800534a:	607b      	str	r3, [r7, #4]
 800534c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005350:	460b      	mov	r3, r1
 8005352:	4313      	orrs	r3, r2
 8005354:	d011      	beq.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005356:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800535a:	3328      	adds	r3, #40	@ 0x28
 800535c:	2102      	movs	r1, #2
 800535e:	4618      	mov	r0, r3
 8005360:	f000 fb8a 	bl	8005a78 <RCCEx_PLL3_Config>
 8005364:	4603      	mov	r3, r0
 8005366:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800536a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800536e:	2b00      	cmp	r3, #0
 8005370:	d003      	beq.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005372:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005376:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800537a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800537e:	2b00      	cmp	r3, #0
 8005380:	d101      	bne.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8005382:	2300      	movs	r3, #0
 8005384:	e000      	b.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8005386:	2301      	movs	r3, #1
}
 8005388:	4618      	mov	r0, r3
 800538a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800538e:	46bd      	mov	sp, r7
 8005390:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005394:	58024400 	.word	0x58024400

08005398 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800539c:	f7fe fd96 	bl	8003ecc <HAL_RCC_GetHCLKFreq>
 80053a0:	4602      	mov	r2, r0
 80053a2:	4b06      	ldr	r3, [pc, #24]	@ (80053bc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80053a4:	6a1b      	ldr	r3, [r3, #32]
 80053a6:	091b      	lsrs	r3, r3, #4
 80053a8:	f003 0307 	and.w	r3, r3, #7
 80053ac:	4904      	ldr	r1, [pc, #16]	@ (80053c0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80053ae:	5ccb      	ldrb	r3, [r1, r3]
 80053b0:	f003 031f 	and.w	r3, r3, #31
 80053b4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80053b8:	4618      	mov	r0, r3
 80053ba:	bd80      	pop	{r7, pc}
 80053bc:	58024400 	.word	0x58024400
 80053c0:	0800b6a8 	.word	0x0800b6a8

080053c4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80053c4:	b480      	push	{r7}
 80053c6:	b089      	sub	sp, #36	@ 0x24
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80053cc:	4ba1      	ldr	r3, [pc, #644]	@ (8005654 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80053ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053d0:	f003 0303 	and.w	r3, r3, #3
 80053d4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80053d6:	4b9f      	ldr	r3, [pc, #636]	@ (8005654 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80053d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053da:	0b1b      	lsrs	r3, r3, #12
 80053dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80053e0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80053e2:	4b9c      	ldr	r3, [pc, #624]	@ (8005654 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80053e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053e6:	091b      	lsrs	r3, r3, #4
 80053e8:	f003 0301 	and.w	r3, r3, #1
 80053ec:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80053ee:	4b99      	ldr	r3, [pc, #612]	@ (8005654 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80053f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053f2:	08db      	lsrs	r3, r3, #3
 80053f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80053f8:	693a      	ldr	r2, [r7, #16]
 80053fa:	fb02 f303 	mul.w	r3, r2, r3
 80053fe:	ee07 3a90 	vmov	s15, r3
 8005402:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005406:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800540a:	697b      	ldr	r3, [r7, #20]
 800540c:	2b00      	cmp	r3, #0
 800540e:	f000 8111 	beq.w	8005634 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8005412:	69bb      	ldr	r3, [r7, #24]
 8005414:	2b02      	cmp	r3, #2
 8005416:	f000 8083 	beq.w	8005520 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800541a:	69bb      	ldr	r3, [r7, #24]
 800541c:	2b02      	cmp	r3, #2
 800541e:	f200 80a1 	bhi.w	8005564 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8005422:	69bb      	ldr	r3, [r7, #24]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d003      	beq.n	8005430 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005428:	69bb      	ldr	r3, [r7, #24]
 800542a:	2b01      	cmp	r3, #1
 800542c:	d056      	beq.n	80054dc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800542e:	e099      	b.n	8005564 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005430:	4b88      	ldr	r3, [pc, #544]	@ (8005654 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f003 0320 	and.w	r3, r3, #32
 8005438:	2b00      	cmp	r3, #0
 800543a:	d02d      	beq.n	8005498 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800543c:	4b85      	ldr	r3, [pc, #532]	@ (8005654 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	08db      	lsrs	r3, r3, #3
 8005442:	f003 0303 	and.w	r3, r3, #3
 8005446:	4a84      	ldr	r2, [pc, #528]	@ (8005658 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8005448:	fa22 f303 	lsr.w	r3, r2, r3
 800544c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	ee07 3a90 	vmov	s15, r3
 8005454:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	ee07 3a90 	vmov	s15, r3
 800545e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005462:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005466:	4b7b      	ldr	r3, [pc, #492]	@ (8005654 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005468:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800546a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800546e:	ee07 3a90 	vmov	s15, r3
 8005472:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005476:	ed97 6a03 	vldr	s12, [r7, #12]
 800547a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800565c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800547e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005482:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005486:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800548a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800548e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005492:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005496:	e087      	b.n	80055a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005498:	697b      	ldr	r3, [r7, #20]
 800549a:	ee07 3a90 	vmov	s15, r3
 800549e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054a2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005660 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80054a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80054aa:	4b6a      	ldr	r3, [pc, #424]	@ (8005654 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80054ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054b2:	ee07 3a90 	vmov	s15, r3
 80054b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80054ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80054be:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800565c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80054c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80054c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80054ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80054da:	e065      	b.n	80055a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80054dc:	697b      	ldr	r3, [r7, #20]
 80054de:	ee07 3a90 	vmov	s15, r3
 80054e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054e6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005664 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80054ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80054ee:	4b59      	ldr	r3, [pc, #356]	@ (8005654 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80054f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054f6:	ee07 3a90 	vmov	s15, r3
 80054fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80054fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8005502:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800565c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005506:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800550a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800550e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005512:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005516:	ee67 7a27 	vmul.f32	s15, s14, s15
 800551a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800551e:	e043      	b.n	80055a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	ee07 3a90 	vmov	s15, r3
 8005526:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800552a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005668 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800552e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005532:	4b48      	ldr	r3, [pc, #288]	@ (8005654 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005534:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005536:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800553a:	ee07 3a90 	vmov	s15, r3
 800553e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005542:	ed97 6a03 	vldr	s12, [r7, #12]
 8005546:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800565c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800554a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800554e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005552:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005556:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800555a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800555e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005562:	e021      	b.n	80055a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	ee07 3a90 	vmov	s15, r3
 800556a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800556e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005664 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005572:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005576:	4b37      	ldr	r3, [pc, #220]	@ (8005654 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005578:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800557a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800557e:	ee07 3a90 	vmov	s15, r3
 8005582:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005586:	ed97 6a03 	vldr	s12, [r7, #12]
 800558a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800565c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800558e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005592:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005596:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800559a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800559e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80055a6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80055a8:	4b2a      	ldr	r3, [pc, #168]	@ (8005654 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80055aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055ac:	0a5b      	lsrs	r3, r3, #9
 80055ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055b2:	ee07 3a90 	vmov	s15, r3
 80055b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80055be:	ee37 7a87 	vadd.f32	s14, s15, s14
 80055c2:	edd7 6a07 	vldr	s13, [r7, #28]
 80055c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80055ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80055ce:	ee17 2a90 	vmov	r2, s15
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80055d6:	4b1f      	ldr	r3, [pc, #124]	@ (8005654 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80055d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055da:	0c1b      	lsrs	r3, r3, #16
 80055dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055e0:	ee07 3a90 	vmov	s15, r3
 80055e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055e8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80055ec:	ee37 7a87 	vadd.f32	s14, s15, s14
 80055f0:	edd7 6a07 	vldr	s13, [r7, #28]
 80055f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80055f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80055fc:	ee17 2a90 	vmov	r2, s15
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005604:	4b13      	ldr	r3, [pc, #76]	@ (8005654 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005606:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005608:	0e1b      	lsrs	r3, r3, #24
 800560a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800560e:	ee07 3a90 	vmov	s15, r3
 8005612:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005616:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800561a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800561e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005622:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005626:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800562a:	ee17 2a90 	vmov	r2, s15
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005632:	e008      	b.n	8005646 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2200      	movs	r2, #0
 8005638:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2200      	movs	r2, #0
 800563e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2200      	movs	r2, #0
 8005644:	609a      	str	r2, [r3, #8]
}
 8005646:	bf00      	nop
 8005648:	3724      	adds	r7, #36	@ 0x24
 800564a:	46bd      	mov	sp, r7
 800564c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005650:	4770      	bx	lr
 8005652:	bf00      	nop
 8005654:	58024400 	.word	0x58024400
 8005658:	03d09000 	.word	0x03d09000
 800565c:	46000000 	.word	0x46000000
 8005660:	4c742400 	.word	0x4c742400
 8005664:	4a742400 	.word	0x4a742400
 8005668:	4bbebc20 	.word	0x4bbebc20

0800566c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800566c:	b480      	push	{r7}
 800566e:	b089      	sub	sp, #36	@ 0x24
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005674:	4ba1      	ldr	r3, [pc, #644]	@ (80058fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005676:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005678:	f003 0303 	and.w	r3, r3, #3
 800567c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800567e:	4b9f      	ldr	r3, [pc, #636]	@ (80058fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005680:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005682:	0d1b      	lsrs	r3, r3, #20
 8005684:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005688:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800568a:	4b9c      	ldr	r3, [pc, #624]	@ (80058fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800568c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800568e:	0a1b      	lsrs	r3, r3, #8
 8005690:	f003 0301 	and.w	r3, r3, #1
 8005694:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005696:	4b99      	ldr	r3, [pc, #612]	@ (80058fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005698:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800569a:	08db      	lsrs	r3, r3, #3
 800569c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80056a0:	693a      	ldr	r2, [r7, #16]
 80056a2:	fb02 f303 	mul.w	r3, r2, r3
 80056a6:	ee07 3a90 	vmov	s15, r3
 80056aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056ae:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	f000 8111 	beq.w	80058dc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80056ba:	69bb      	ldr	r3, [r7, #24]
 80056bc:	2b02      	cmp	r3, #2
 80056be:	f000 8083 	beq.w	80057c8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80056c2:	69bb      	ldr	r3, [r7, #24]
 80056c4:	2b02      	cmp	r3, #2
 80056c6:	f200 80a1 	bhi.w	800580c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80056ca:	69bb      	ldr	r3, [r7, #24]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d003      	beq.n	80056d8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80056d0:	69bb      	ldr	r3, [r7, #24]
 80056d2:	2b01      	cmp	r3, #1
 80056d4:	d056      	beq.n	8005784 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80056d6:	e099      	b.n	800580c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80056d8:	4b88      	ldr	r3, [pc, #544]	@ (80058fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f003 0320 	and.w	r3, r3, #32
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d02d      	beq.n	8005740 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80056e4:	4b85      	ldr	r3, [pc, #532]	@ (80058fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	08db      	lsrs	r3, r3, #3
 80056ea:	f003 0303 	and.w	r3, r3, #3
 80056ee:	4a84      	ldr	r2, [pc, #528]	@ (8005900 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80056f0:	fa22 f303 	lsr.w	r3, r2, r3
 80056f4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	ee07 3a90 	vmov	s15, r3
 80056fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	ee07 3a90 	vmov	s15, r3
 8005706:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800570a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800570e:	4b7b      	ldr	r3, [pc, #492]	@ (80058fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005712:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005716:	ee07 3a90 	vmov	s15, r3
 800571a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800571e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005722:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005904 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005726:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800572a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800572e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005732:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005736:	ee67 7a27 	vmul.f32	s15, s14, s15
 800573a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800573e:	e087      	b.n	8005850 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005740:	697b      	ldr	r3, [r7, #20]
 8005742:	ee07 3a90 	vmov	s15, r3
 8005746:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800574a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005908 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800574e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005752:	4b6a      	ldr	r3, [pc, #424]	@ (80058fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005756:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800575a:	ee07 3a90 	vmov	s15, r3
 800575e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005762:	ed97 6a03 	vldr	s12, [r7, #12]
 8005766:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005904 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800576a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800576e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005772:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005776:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800577a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800577e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005782:	e065      	b.n	8005850 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	ee07 3a90 	vmov	s15, r3
 800578a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800578e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800590c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005792:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005796:	4b59      	ldr	r3, [pc, #356]	@ (80058fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800579a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800579e:	ee07 3a90 	vmov	s15, r3
 80057a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80057aa:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005904 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80057ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80057b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80057b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80057ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80057be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80057c6:	e043      	b.n	8005850 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	ee07 3a90 	vmov	s15, r3
 80057ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057d2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005910 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80057d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80057da:	4b48      	ldr	r3, [pc, #288]	@ (80058fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80057dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057e2:	ee07 3a90 	vmov	s15, r3
 80057e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80057ee:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005904 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80057f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80057f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80057fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80057fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005802:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005806:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800580a:	e021      	b.n	8005850 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800580c:	697b      	ldr	r3, [r7, #20]
 800580e:	ee07 3a90 	vmov	s15, r3
 8005812:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005816:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800590c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800581a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800581e:	4b37      	ldr	r3, [pc, #220]	@ (80058fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005822:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005826:	ee07 3a90 	vmov	s15, r3
 800582a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800582e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005832:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005904 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005836:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800583a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800583e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005842:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005846:	ee67 7a27 	vmul.f32	s15, s14, s15
 800584a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800584e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005850:	4b2a      	ldr	r3, [pc, #168]	@ (80058fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005854:	0a5b      	lsrs	r3, r3, #9
 8005856:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800585a:	ee07 3a90 	vmov	s15, r3
 800585e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005862:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005866:	ee37 7a87 	vadd.f32	s14, s15, s14
 800586a:	edd7 6a07 	vldr	s13, [r7, #28]
 800586e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005872:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005876:	ee17 2a90 	vmov	r2, s15
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800587e:	4b1f      	ldr	r3, [pc, #124]	@ (80058fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005882:	0c1b      	lsrs	r3, r3, #16
 8005884:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005888:	ee07 3a90 	vmov	s15, r3
 800588c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005890:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005894:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005898:	edd7 6a07 	vldr	s13, [r7, #28]
 800589c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80058a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80058a4:	ee17 2a90 	vmov	r2, s15
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80058ac:	4b13      	ldr	r3, [pc, #76]	@ (80058fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80058ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058b0:	0e1b      	lsrs	r3, r3, #24
 80058b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80058b6:	ee07 3a90 	vmov	s15, r3
 80058ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80058c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80058c6:	edd7 6a07 	vldr	s13, [r7, #28]
 80058ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80058ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80058d2:	ee17 2a90 	vmov	r2, s15
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80058da:	e008      	b.n	80058ee <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2200      	movs	r2, #0
 80058e0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2200      	movs	r2, #0
 80058e6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2200      	movs	r2, #0
 80058ec:	609a      	str	r2, [r3, #8]
}
 80058ee:	bf00      	nop
 80058f0:	3724      	adds	r7, #36	@ 0x24
 80058f2:	46bd      	mov	sp, r7
 80058f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f8:	4770      	bx	lr
 80058fa:	bf00      	nop
 80058fc:	58024400 	.word	0x58024400
 8005900:	03d09000 	.word	0x03d09000
 8005904:	46000000 	.word	0x46000000
 8005908:	4c742400 	.word	0x4c742400
 800590c:	4a742400 	.word	0x4a742400
 8005910:	4bbebc20 	.word	0x4bbebc20

08005914 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b084      	sub	sp, #16
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
 800591c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800591e:	2300      	movs	r3, #0
 8005920:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005922:	4b53      	ldr	r3, [pc, #332]	@ (8005a70 <RCCEx_PLL2_Config+0x15c>)
 8005924:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005926:	f003 0303 	and.w	r3, r3, #3
 800592a:	2b03      	cmp	r3, #3
 800592c:	d101      	bne.n	8005932 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800592e:	2301      	movs	r3, #1
 8005930:	e099      	b.n	8005a66 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005932:	4b4f      	ldr	r3, [pc, #316]	@ (8005a70 <RCCEx_PLL2_Config+0x15c>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4a4e      	ldr	r2, [pc, #312]	@ (8005a70 <RCCEx_PLL2_Config+0x15c>)
 8005938:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800593c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800593e:	f7fb fc6b 	bl	8001218 <HAL_GetTick>
 8005942:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005944:	e008      	b.n	8005958 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005946:	f7fb fc67 	bl	8001218 <HAL_GetTick>
 800594a:	4602      	mov	r2, r0
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	1ad3      	subs	r3, r2, r3
 8005950:	2b02      	cmp	r3, #2
 8005952:	d901      	bls.n	8005958 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005954:	2303      	movs	r3, #3
 8005956:	e086      	b.n	8005a66 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005958:	4b45      	ldr	r3, [pc, #276]	@ (8005a70 <RCCEx_PLL2_Config+0x15c>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005960:	2b00      	cmp	r3, #0
 8005962:	d1f0      	bne.n	8005946 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005964:	4b42      	ldr	r3, [pc, #264]	@ (8005a70 <RCCEx_PLL2_Config+0x15c>)
 8005966:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005968:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	031b      	lsls	r3, r3, #12
 8005972:	493f      	ldr	r1, [pc, #252]	@ (8005a70 <RCCEx_PLL2_Config+0x15c>)
 8005974:	4313      	orrs	r3, r2
 8005976:	628b      	str	r3, [r1, #40]	@ 0x28
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	685b      	ldr	r3, [r3, #4]
 800597c:	3b01      	subs	r3, #1
 800597e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	689b      	ldr	r3, [r3, #8]
 8005986:	3b01      	subs	r3, #1
 8005988:	025b      	lsls	r3, r3, #9
 800598a:	b29b      	uxth	r3, r3
 800598c:	431a      	orrs	r2, r3
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	68db      	ldr	r3, [r3, #12]
 8005992:	3b01      	subs	r3, #1
 8005994:	041b      	lsls	r3, r3, #16
 8005996:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800599a:	431a      	orrs	r2, r3
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	691b      	ldr	r3, [r3, #16]
 80059a0:	3b01      	subs	r3, #1
 80059a2:	061b      	lsls	r3, r3, #24
 80059a4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80059a8:	4931      	ldr	r1, [pc, #196]	@ (8005a70 <RCCEx_PLL2_Config+0x15c>)
 80059aa:	4313      	orrs	r3, r2
 80059ac:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80059ae:	4b30      	ldr	r3, [pc, #192]	@ (8005a70 <RCCEx_PLL2_Config+0x15c>)
 80059b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059b2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	695b      	ldr	r3, [r3, #20]
 80059ba:	492d      	ldr	r1, [pc, #180]	@ (8005a70 <RCCEx_PLL2_Config+0x15c>)
 80059bc:	4313      	orrs	r3, r2
 80059be:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80059c0:	4b2b      	ldr	r3, [pc, #172]	@ (8005a70 <RCCEx_PLL2_Config+0x15c>)
 80059c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059c4:	f023 0220 	bic.w	r2, r3, #32
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	699b      	ldr	r3, [r3, #24]
 80059cc:	4928      	ldr	r1, [pc, #160]	@ (8005a70 <RCCEx_PLL2_Config+0x15c>)
 80059ce:	4313      	orrs	r3, r2
 80059d0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80059d2:	4b27      	ldr	r3, [pc, #156]	@ (8005a70 <RCCEx_PLL2_Config+0x15c>)
 80059d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059d6:	4a26      	ldr	r2, [pc, #152]	@ (8005a70 <RCCEx_PLL2_Config+0x15c>)
 80059d8:	f023 0310 	bic.w	r3, r3, #16
 80059dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80059de:	4b24      	ldr	r3, [pc, #144]	@ (8005a70 <RCCEx_PLL2_Config+0x15c>)
 80059e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80059e2:	4b24      	ldr	r3, [pc, #144]	@ (8005a74 <RCCEx_PLL2_Config+0x160>)
 80059e4:	4013      	ands	r3, r2
 80059e6:	687a      	ldr	r2, [r7, #4]
 80059e8:	69d2      	ldr	r2, [r2, #28]
 80059ea:	00d2      	lsls	r2, r2, #3
 80059ec:	4920      	ldr	r1, [pc, #128]	@ (8005a70 <RCCEx_PLL2_Config+0x15c>)
 80059ee:	4313      	orrs	r3, r2
 80059f0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80059f2:	4b1f      	ldr	r3, [pc, #124]	@ (8005a70 <RCCEx_PLL2_Config+0x15c>)
 80059f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059f6:	4a1e      	ldr	r2, [pc, #120]	@ (8005a70 <RCCEx_PLL2_Config+0x15c>)
 80059f8:	f043 0310 	orr.w	r3, r3, #16
 80059fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d106      	bne.n	8005a12 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005a04:	4b1a      	ldr	r3, [pc, #104]	@ (8005a70 <RCCEx_PLL2_Config+0x15c>)
 8005a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a08:	4a19      	ldr	r2, [pc, #100]	@ (8005a70 <RCCEx_PLL2_Config+0x15c>)
 8005a0a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005a0e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005a10:	e00f      	b.n	8005a32 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	2b01      	cmp	r3, #1
 8005a16:	d106      	bne.n	8005a26 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005a18:	4b15      	ldr	r3, [pc, #84]	@ (8005a70 <RCCEx_PLL2_Config+0x15c>)
 8005a1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a1c:	4a14      	ldr	r2, [pc, #80]	@ (8005a70 <RCCEx_PLL2_Config+0x15c>)
 8005a1e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a22:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005a24:	e005      	b.n	8005a32 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005a26:	4b12      	ldr	r3, [pc, #72]	@ (8005a70 <RCCEx_PLL2_Config+0x15c>)
 8005a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a2a:	4a11      	ldr	r2, [pc, #68]	@ (8005a70 <RCCEx_PLL2_Config+0x15c>)
 8005a2c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005a30:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005a32:	4b0f      	ldr	r3, [pc, #60]	@ (8005a70 <RCCEx_PLL2_Config+0x15c>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a0e      	ldr	r2, [pc, #56]	@ (8005a70 <RCCEx_PLL2_Config+0x15c>)
 8005a38:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005a3c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a3e:	f7fb fbeb 	bl	8001218 <HAL_GetTick>
 8005a42:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005a44:	e008      	b.n	8005a58 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005a46:	f7fb fbe7 	bl	8001218 <HAL_GetTick>
 8005a4a:	4602      	mov	r2, r0
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	1ad3      	subs	r3, r2, r3
 8005a50:	2b02      	cmp	r3, #2
 8005a52:	d901      	bls.n	8005a58 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005a54:	2303      	movs	r3, #3
 8005a56:	e006      	b.n	8005a66 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005a58:	4b05      	ldr	r3, [pc, #20]	@ (8005a70 <RCCEx_PLL2_Config+0x15c>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d0f0      	beq.n	8005a46 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005a64:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	3710      	adds	r7, #16
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}
 8005a6e:	bf00      	nop
 8005a70:	58024400 	.word	0x58024400
 8005a74:	ffff0007 	.word	0xffff0007

08005a78 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b084      	sub	sp, #16
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
 8005a80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005a82:	2300      	movs	r3, #0
 8005a84:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005a86:	4b53      	ldr	r3, [pc, #332]	@ (8005bd4 <RCCEx_PLL3_Config+0x15c>)
 8005a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a8a:	f003 0303 	and.w	r3, r3, #3
 8005a8e:	2b03      	cmp	r3, #3
 8005a90:	d101      	bne.n	8005a96 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005a92:	2301      	movs	r3, #1
 8005a94:	e099      	b.n	8005bca <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005a96:	4b4f      	ldr	r3, [pc, #316]	@ (8005bd4 <RCCEx_PLL3_Config+0x15c>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4a4e      	ldr	r2, [pc, #312]	@ (8005bd4 <RCCEx_PLL3_Config+0x15c>)
 8005a9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005aa0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005aa2:	f7fb fbb9 	bl	8001218 <HAL_GetTick>
 8005aa6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005aa8:	e008      	b.n	8005abc <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005aaa:	f7fb fbb5 	bl	8001218 <HAL_GetTick>
 8005aae:	4602      	mov	r2, r0
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	1ad3      	subs	r3, r2, r3
 8005ab4:	2b02      	cmp	r3, #2
 8005ab6:	d901      	bls.n	8005abc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005ab8:	2303      	movs	r3, #3
 8005aba:	e086      	b.n	8005bca <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005abc:	4b45      	ldr	r3, [pc, #276]	@ (8005bd4 <RCCEx_PLL3_Config+0x15c>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d1f0      	bne.n	8005aaa <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005ac8:	4b42      	ldr	r3, [pc, #264]	@ (8005bd4 <RCCEx_PLL3_Config+0x15c>)
 8005aca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005acc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	051b      	lsls	r3, r3, #20
 8005ad6:	493f      	ldr	r1, [pc, #252]	@ (8005bd4 <RCCEx_PLL3_Config+0x15c>)
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	628b      	str	r3, [r1, #40]	@ 0x28
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	685b      	ldr	r3, [r3, #4]
 8005ae0:	3b01      	subs	r3, #1
 8005ae2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	3b01      	subs	r3, #1
 8005aec:	025b      	lsls	r3, r3, #9
 8005aee:	b29b      	uxth	r3, r3
 8005af0:	431a      	orrs	r2, r3
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	68db      	ldr	r3, [r3, #12]
 8005af6:	3b01      	subs	r3, #1
 8005af8:	041b      	lsls	r3, r3, #16
 8005afa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005afe:	431a      	orrs	r2, r3
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	691b      	ldr	r3, [r3, #16]
 8005b04:	3b01      	subs	r3, #1
 8005b06:	061b      	lsls	r3, r3, #24
 8005b08:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005b0c:	4931      	ldr	r1, [pc, #196]	@ (8005bd4 <RCCEx_PLL3_Config+0x15c>)
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005b12:	4b30      	ldr	r3, [pc, #192]	@ (8005bd4 <RCCEx_PLL3_Config+0x15c>)
 8005b14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b16:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	695b      	ldr	r3, [r3, #20]
 8005b1e:	492d      	ldr	r1, [pc, #180]	@ (8005bd4 <RCCEx_PLL3_Config+0x15c>)
 8005b20:	4313      	orrs	r3, r2
 8005b22:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005b24:	4b2b      	ldr	r3, [pc, #172]	@ (8005bd4 <RCCEx_PLL3_Config+0x15c>)
 8005b26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b28:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	699b      	ldr	r3, [r3, #24]
 8005b30:	4928      	ldr	r1, [pc, #160]	@ (8005bd4 <RCCEx_PLL3_Config+0x15c>)
 8005b32:	4313      	orrs	r3, r2
 8005b34:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005b36:	4b27      	ldr	r3, [pc, #156]	@ (8005bd4 <RCCEx_PLL3_Config+0x15c>)
 8005b38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b3a:	4a26      	ldr	r2, [pc, #152]	@ (8005bd4 <RCCEx_PLL3_Config+0x15c>)
 8005b3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b40:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005b42:	4b24      	ldr	r3, [pc, #144]	@ (8005bd4 <RCCEx_PLL3_Config+0x15c>)
 8005b44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b46:	4b24      	ldr	r3, [pc, #144]	@ (8005bd8 <RCCEx_PLL3_Config+0x160>)
 8005b48:	4013      	ands	r3, r2
 8005b4a:	687a      	ldr	r2, [r7, #4]
 8005b4c:	69d2      	ldr	r2, [r2, #28]
 8005b4e:	00d2      	lsls	r2, r2, #3
 8005b50:	4920      	ldr	r1, [pc, #128]	@ (8005bd4 <RCCEx_PLL3_Config+0x15c>)
 8005b52:	4313      	orrs	r3, r2
 8005b54:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005b56:	4b1f      	ldr	r3, [pc, #124]	@ (8005bd4 <RCCEx_PLL3_Config+0x15c>)
 8005b58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b5a:	4a1e      	ldr	r2, [pc, #120]	@ (8005bd4 <RCCEx_PLL3_Config+0x15c>)
 8005b5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b60:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d106      	bne.n	8005b76 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005b68:	4b1a      	ldr	r3, [pc, #104]	@ (8005bd4 <RCCEx_PLL3_Config+0x15c>)
 8005b6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b6c:	4a19      	ldr	r2, [pc, #100]	@ (8005bd4 <RCCEx_PLL3_Config+0x15c>)
 8005b6e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005b72:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005b74:	e00f      	b.n	8005b96 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	2b01      	cmp	r3, #1
 8005b7a:	d106      	bne.n	8005b8a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005b7c:	4b15      	ldr	r3, [pc, #84]	@ (8005bd4 <RCCEx_PLL3_Config+0x15c>)
 8005b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b80:	4a14      	ldr	r2, [pc, #80]	@ (8005bd4 <RCCEx_PLL3_Config+0x15c>)
 8005b82:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005b86:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005b88:	e005      	b.n	8005b96 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005b8a:	4b12      	ldr	r3, [pc, #72]	@ (8005bd4 <RCCEx_PLL3_Config+0x15c>)
 8005b8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b8e:	4a11      	ldr	r2, [pc, #68]	@ (8005bd4 <RCCEx_PLL3_Config+0x15c>)
 8005b90:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005b94:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005b96:	4b0f      	ldr	r3, [pc, #60]	@ (8005bd4 <RCCEx_PLL3_Config+0x15c>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a0e      	ldr	r2, [pc, #56]	@ (8005bd4 <RCCEx_PLL3_Config+0x15c>)
 8005b9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ba0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ba2:	f7fb fb39 	bl	8001218 <HAL_GetTick>
 8005ba6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005ba8:	e008      	b.n	8005bbc <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005baa:	f7fb fb35 	bl	8001218 <HAL_GetTick>
 8005bae:	4602      	mov	r2, r0
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	1ad3      	subs	r3, r2, r3
 8005bb4:	2b02      	cmp	r3, #2
 8005bb6:	d901      	bls.n	8005bbc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005bb8:	2303      	movs	r3, #3
 8005bba:	e006      	b.n	8005bca <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005bbc:	4b05      	ldr	r3, [pc, #20]	@ (8005bd4 <RCCEx_PLL3_Config+0x15c>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d0f0      	beq.n	8005baa <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005bc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	3710      	adds	r7, #16
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bd80      	pop	{r7, pc}
 8005bd2:	bf00      	nop
 8005bd4:	58024400 	.word	0x58024400
 8005bd8:	ffff0007 	.word	0xffff0007

08005bdc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b082      	sub	sp, #8
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d101      	bne.n	8005bee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005bea:	2301      	movs	r3, #1
 8005bec:	e042      	b.n	8005c74 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d106      	bne.n	8005c06 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005c00:	6878      	ldr	r0, [r7, #4]
 8005c02:	f000 f83b 	bl	8005c7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2224      	movs	r2, #36	@ 0x24
 8005c0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	681a      	ldr	r2, [r3, #0]
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f022 0201 	bic.w	r2, r2, #1
 8005c1c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d002      	beq.n	8005c2c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	f000 fd9a 	bl	8006760 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005c2c:	6878      	ldr	r0, [r7, #4]
 8005c2e:	f000 f82f 	bl	8005c90 <UART_SetConfig>
 8005c32:	4603      	mov	r3, r0
 8005c34:	2b01      	cmp	r3, #1
 8005c36:	d101      	bne.n	8005c3c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005c38:	2301      	movs	r3, #1
 8005c3a:	e01b      	b.n	8005c74 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	685a      	ldr	r2, [r3, #4]
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005c4a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	689a      	ldr	r2, [r3, #8]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005c5a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	681a      	ldr	r2, [r3, #0]
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f042 0201 	orr.w	r2, r2, #1
 8005c6a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005c6c:	6878      	ldr	r0, [r7, #4]
 8005c6e:	f000 fe19 	bl	80068a4 <UART_CheckIdleState>
 8005c72:	4603      	mov	r3, r0
}
 8005c74:	4618      	mov	r0, r3
 8005c76:	3708      	adds	r7, #8
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	bd80      	pop	{r7, pc}

08005c7c <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b083      	sub	sp, #12
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8005c84:	bf00      	nop
 8005c86:	370c      	adds	r7, #12
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8e:	4770      	bx	lr

08005c90 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c94:	b092      	sub	sp, #72	@ 0x48
 8005c96:	af00      	add	r7, sp, #0
 8005c98:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005ca0:	697b      	ldr	r3, [r7, #20]
 8005ca2:	689a      	ldr	r2, [r3, #8]
 8005ca4:	697b      	ldr	r3, [r7, #20]
 8005ca6:	691b      	ldr	r3, [r3, #16]
 8005ca8:	431a      	orrs	r2, r3
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	695b      	ldr	r3, [r3, #20]
 8005cae:	431a      	orrs	r2, r3
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	69db      	ldr	r3, [r3, #28]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	681a      	ldr	r2, [r3, #0]
 8005cbe:	4bbe      	ldr	r3, [pc, #760]	@ (8005fb8 <UART_SetConfig+0x328>)
 8005cc0:	4013      	ands	r3, r2
 8005cc2:	697a      	ldr	r2, [r7, #20]
 8005cc4:	6812      	ldr	r2, [r2, #0]
 8005cc6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005cc8:	430b      	orrs	r3, r1
 8005cca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ccc:	697b      	ldr	r3, [r7, #20]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	685b      	ldr	r3, [r3, #4]
 8005cd2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	68da      	ldr	r2, [r3, #12]
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	430a      	orrs	r2, r1
 8005ce0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	699b      	ldr	r3, [r3, #24]
 8005ce6:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4ab3      	ldr	r2, [pc, #716]	@ (8005fbc <UART_SetConfig+0x32c>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d004      	beq.n	8005cfc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005cf2:	697b      	ldr	r3, [r7, #20]
 8005cf4:	6a1b      	ldr	r3, [r3, #32]
 8005cf6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005cfc:	697b      	ldr	r3, [r7, #20]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	689a      	ldr	r2, [r3, #8]
 8005d02:	4baf      	ldr	r3, [pc, #700]	@ (8005fc0 <UART_SetConfig+0x330>)
 8005d04:	4013      	ands	r3, r2
 8005d06:	697a      	ldr	r2, [r7, #20]
 8005d08:	6812      	ldr	r2, [r2, #0]
 8005d0a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005d0c:	430b      	orrs	r3, r1
 8005d0e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005d10:	697b      	ldr	r3, [r7, #20]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d16:	f023 010f 	bic.w	r1, r3, #15
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	430a      	orrs	r2, r1
 8005d24:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005d26:	697b      	ldr	r3, [r7, #20]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4aa6      	ldr	r2, [pc, #664]	@ (8005fc4 <UART_SetConfig+0x334>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d177      	bne.n	8005e20 <UART_SetConfig+0x190>
 8005d30:	4ba5      	ldr	r3, [pc, #660]	@ (8005fc8 <UART_SetConfig+0x338>)
 8005d32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d34:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005d38:	2b28      	cmp	r3, #40	@ 0x28
 8005d3a:	d86d      	bhi.n	8005e18 <UART_SetConfig+0x188>
 8005d3c:	a201      	add	r2, pc, #4	@ (adr r2, 8005d44 <UART_SetConfig+0xb4>)
 8005d3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d42:	bf00      	nop
 8005d44:	08005de9 	.word	0x08005de9
 8005d48:	08005e19 	.word	0x08005e19
 8005d4c:	08005e19 	.word	0x08005e19
 8005d50:	08005e19 	.word	0x08005e19
 8005d54:	08005e19 	.word	0x08005e19
 8005d58:	08005e19 	.word	0x08005e19
 8005d5c:	08005e19 	.word	0x08005e19
 8005d60:	08005e19 	.word	0x08005e19
 8005d64:	08005df1 	.word	0x08005df1
 8005d68:	08005e19 	.word	0x08005e19
 8005d6c:	08005e19 	.word	0x08005e19
 8005d70:	08005e19 	.word	0x08005e19
 8005d74:	08005e19 	.word	0x08005e19
 8005d78:	08005e19 	.word	0x08005e19
 8005d7c:	08005e19 	.word	0x08005e19
 8005d80:	08005e19 	.word	0x08005e19
 8005d84:	08005df9 	.word	0x08005df9
 8005d88:	08005e19 	.word	0x08005e19
 8005d8c:	08005e19 	.word	0x08005e19
 8005d90:	08005e19 	.word	0x08005e19
 8005d94:	08005e19 	.word	0x08005e19
 8005d98:	08005e19 	.word	0x08005e19
 8005d9c:	08005e19 	.word	0x08005e19
 8005da0:	08005e19 	.word	0x08005e19
 8005da4:	08005e01 	.word	0x08005e01
 8005da8:	08005e19 	.word	0x08005e19
 8005dac:	08005e19 	.word	0x08005e19
 8005db0:	08005e19 	.word	0x08005e19
 8005db4:	08005e19 	.word	0x08005e19
 8005db8:	08005e19 	.word	0x08005e19
 8005dbc:	08005e19 	.word	0x08005e19
 8005dc0:	08005e19 	.word	0x08005e19
 8005dc4:	08005e09 	.word	0x08005e09
 8005dc8:	08005e19 	.word	0x08005e19
 8005dcc:	08005e19 	.word	0x08005e19
 8005dd0:	08005e19 	.word	0x08005e19
 8005dd4:	08005e19 	.word	0x08005e19
 8005dd8:	08005e19 	.word	0x08005e19
 8005ddc:	08005e19 	.word	0x08005e19
 8005de0:	08005e19 	.word	0x08005e19
 8005de4:	08005e11 	.word	0x08005e11
 8005de8:	2301      	movs	r3, #1
 8005dea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005dee:	e222      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005df0:	2304      	movs	r3, #4
 8005df2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005df6:	e21e      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005df8:	2308      	movs	r3, #8
 8005dfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005dfe:	e21a      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005e00:	2310      	movs	r3, #16
 8005e02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e06:	e216      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005e08:	2320      	movs	r3, #32
 8005e0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e0e:	e212      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005e10:	2340      	movs	r3, #64	@ 0x40
 8005e12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e16:	e20e      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005e18:	2380      	movs	r3, #128	@ 0x80
 8005e1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e1e:	e20a      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005e20:	697b      	ldr	r3, [r7, #20]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4a69      	ldr	r2, [pc, #420]	@ (8005fcc <UART_SetConfig+0x33c>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d130      	bne.n	8005e8c <UART_SetConfig+0x1fc>
 8005e2a:	4b67      	ldr	r3, [pc, #412]	@ (8005fc8 <UART_SetConfig+0x338>)
 8005e2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e2e:	f003 0307 	and.w	r3, r3, #7
 8005e32:	2b05      	cmp	r3, #5
 8005e34:	d826      	bhi.n	8005e84 <UART_SetConfig+0x1f4>
 8005e36:	a201      	add	r2, pc, #4	@ (adr r2, 8005e3c <UART_SetConfig+0x1ac>)
 8005e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e3c:	08005e55 	.word	0x08005e55
 8005e40:	08005e5d 	.word	0x08005e5d
 8005e44:	08005e65 	.word	0x08005e65
 8005e48:	08005e6d 	.word	0x08005e6d
 8005e4c:	08005e75 	.word	0x08005e75
 8005e50:	08005e7d 	.word	0x08005e7d
 8005e54:	2300      	movs	r3, #0
 8005e56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e5a:	e1ec      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005e5c:	2304      	movs	r3, #4
 8005e5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e62:	e1e8      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005e64:	2308      	movs	r3, #8
 8005e66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e6a:	e1e4      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005e6c:	2310      	movs	r3, #16
 8005e6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e72:	e1e0      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005e74:	2320      	movs	r3, #32
 8005e76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e7a:	e1dc      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005e7c:	2340      	movs	r3, #64	@ 0x40
 8005e7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e82:	e1d8      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005e84:	2380      	movs	r3, #128	@ 0x80
 8005e86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e8a:	e1d4      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	4a4f      	ldr	r2, [pc, #316]	@ (8005fd0 <UART_SetConfig+0x340>)
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d130      	bne.n	8005ef8 <UART_SetConfig+0x268>
 8005e96:	4b4c      	ldr	r3, [pc, #304]	@ (8005fc8 <UART_SetConfig+0x338>)
 8005e98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e9a:	f003 0307 	and.w	r3, r3, #7
 8005e9e:	2b05      	cmp	r3, #5
 8005ea0:	d826      	bhi.n	8005ef0 <UART_SetConfig+0x260>
 8005ea2:	a201      	add	r2, pc, #4	@ (adr r2, 8005ea8 <UART_SetConfig+0x218>)
 8005ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ea8:	08005ec1 	.word	0x08005ec1
 8005eac:	08005ec9 	.word	0x08005ec9
 8005eb0:	08005ed1 	.word	0x08005ed1
 8005eb4:	08005ed9 	.word	0x08005ed9
 8005eb8:	08005ee1 	.word	0x08005ee1
 8005ebc:	08005ee9 	.word	0x08005ee9
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ec6:	e1b6      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005ec8:	2304      	movs	r3, #4
 8005eca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ece:	e1b2      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005ed0:	2308      	movs	r3, #8
 8005ed2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ed6:	e1ae      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005ed8:	2310      	movs	r3, #16
 8005eda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ede:	e1aa      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005ee0:	2320      	movs	r3, #32
 8005ee2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ee6:	e1a6      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005ee8:	2340      	movs	r3, #64	@ 0x40
 8005eea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005eee:	e1a2      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005ef0:	2380      	movs	r3, #128	@ 0x80
 8005ef2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ef6:	e19e      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4a35      	ldr	r2, [pc, #212]	@ (8005fd4 <UART_SetConfig+0x344>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d130      	bne.n	8005f64 <UART_SetConfig+0x2d4>
 8005f02:	4b31      	ldr	r3, [pc, #196]	@ (8005fc8 <UART_SetConfig+0x338>)
 8005f04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f06:	f003 0307 	and.w	r3, r3, #7
 8005f0a:	2b05      	cmp	r3, #5
 8005f0c:	d826      	bhi.n	8005f5c <UART_SetConfig+0x2cc>
 8005f0e:	a201      	add	r2, pc, #4	@ (adr r2, 8005f14 <UART_SetConfig+0x284>)
 8005f10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f14:	08005f2d 	.word	0x08005f2d
 8005f18:	08005f35 	.word	0x08005f35
 8005f1c:	08005f3d 	.word	0x08005f3d
 8005f20:	08005f45 	.word	0x08005f45
 8005f24:	08005f4d 	.word	0x08005f4d
 8005f28:	08005f55 	.word	0x08005f55
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f32:	e180      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005f34:	2304      	movs	r3, #4
 8005f36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f3a:	e17c      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005f3c:	2308      	movs	r3, #8
 8005f3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f42:	e178      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005f44:	2310      	movs	r3, #16
 8005f46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f4a:	e174      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005f4c:	2320      	movs	r3, #32
 8005f4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f52:	e170      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005f54:	2340      	movs	r3, #64	@ 0x40
 8005f56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f5a:	e16c      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005f5c:	2380      	movs	r3, #128	@ 0x80
 8005f5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f62:	e168      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005f64:	697b      	ldr	r3, [r7, #20]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a1b      	ldr	r2, [pc, #108]	@ (8005fd8 <UART_SetConfig+0x348>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d142      	bne.n	8005ff4 <UART_SetConfig+0x364>
 8005f6e:	4b16      	ldr	r3, [pc, #88]	@ (8005fc8 <UART_SetConfig+0x338>)
 8005f70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f72:	f003 0307 	and.w	r3, r3, #7
 8005f76:	2b05      	cmp	r3, #5
 8005f78:	d838      	bhi.n	8005fec <UART_SetConfig+0x35c>
 8005f7a:	a201      	add	r2, pc, #4	@ (adr r2, 8005f80 <UART_SetConfig+0x2f0>)
 8005f7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f80:	08005f99 	.word	0x08005f99
 8005f84:	08005fa1 	.word	0x08005fa1
 8005f88:	08005fa9 	.word	0x08005fa9
 8005f8c:	08005fb1 	.word	0x08005fb1
 8005f90:	08005fdd 	.word	0x08005fdd
 8005f94:	08005fe5 	.word	0x08005fe5
 8005f98:	2300      	movs	r3, #0
 8005f9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f9e:	e14a      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005fa0:	2304      	movs	r3, #4
 8005fa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fa6:	e146      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005fa8:	2308      	movs	r3, #8
 8005faa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fae:	e142      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005fb0:	2310      	movs	r3, #16
 8005fb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fb6:	e13e      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005fb8:	cfff69f3 	.word	0xcfff69f3
 8005fbc:	58000c00 	.word	0x58000c00
 8005fc0:	11fff4ff 	.word	0x11fff4ff
 8005fc4:	40011000 	.word	0x40011000
 8005fc8:	58024400 	.word	0x58024400
 8005fcc:	40004400 	.word	0x40004400
 8005fd0:	40004800 	.word	0x40004800
 8005fd4:	40004c00 	.word	0x40004c00
 8005fd8:	40005000 	.word	0x40005000
 8005fdc:	2320      	movs	r3, #32
 8005fde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fe2:	e128      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005fe4:	2340      	movs	r3, #64	@ 0x40
 8005fe6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fea:	e124      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005fec:	2380      	movs	r3, #128	@ 0x80
 8005fee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ff2:	e120      	b.n	8006236 <UART_SetConfig+0x5a6>
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4acb      	ldr	r2, [pc, #812]	@ (8006328 <UART_SetConfig+0x698>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d176      	bne.n	80060ec <UART_SetConfig+0x45c>
 8005ffe:	4bcb      	ldr	r3, [pc, #812]	@ (800632c <UART_SetConfig+0x69c>)
 8006000:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006002:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006006:	2b28      	cmp	r3, #40	@ 0x28
 8006008:	d86c      	bhi.n	80060e4 <UART_SetConfig+0x454>
 800600a:	a201      	add	r2, pc, #4	@ (adr r2, 8006010 <UART_SetConfig+0x380>)
 800600c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006010:	080060b5 	.word	0x080060b5
 8006014:	080060e5 	.word	0x080060e5
 8006018:	080060e5 	.word	0x080060e5
 800601c:	080060e5 	.word	0x080060e5
 8006020:	080060e5 	.word	0x080060e5
 8006024:	080060e5 	.word	0x080060e5
 8006028:	080060e5 	.word	0x080060e5
 800602c:	080060e5 	.word	0x080060e5
 8006030:	080060bd 	.word	0x080060bd
 8006034:	080060e5 	.word	0x080060e5
 8006038:	080060e5 	.word	0x080060e5
 800603c:	080060e5 	.word	0x080060e5
 8006040:	080060e5 	.word	0x080060e5
 8006044:	080060e5 	.word	0x080060e5
 8006048:	080060e5 	.word	0x080060e5
 800604c:	080060e5 	.word	0x080060e5
 8006050:	080060c5 	.word	0x080060c5
 8006054:	080060e5 	.word	0x080060e5
 8006058:	080060e5 	.word	0x080060e5
 800605c:	080060e5 	.word	0x080060e5
 8006060:	080060e5 	.word	0x080060e5
 8006064:	080060e5 	.word	0x080060e5
 8006068:	080060e5 	.word	0x080060e5
 800606c:	080060e5 	.word	0x080060e5
 8006070:	080060cd 	.word	0x080060cd
 8006074:	080060e5 	.word	0x080060e5
 8006078:	080060e5 	.word	0x080060e5
 800607c:	080060e5 	.word	0x080060e5
 8006080:	080060e5 	.word	0x080060e5
 8006084:	080060e5 	.word	0x080060e5
 8006088:	080060e5 	.word	0x080060e5
 800608c:	080060e5 	.word	0x080060e5
 8006090:	080060d5 	.word	0x080060d5
 8006094:	080060e5 	.word	0x080060e5
 8006098:	080060e5 	.word	0x080060e5
 800609c:	080060e5 	.word	0x080060e5
 80060a0:	080060e5 	.word	0x080060e5
 80060a4:	080060e5 	.word	0x080060e5
 80060a8:	080060e5 	.word	0x080060e5
 80060ac:	080060e5 	.word	0x080060e5
 80060b0:	080060dd 	.word	0x080060dd
 80060b4:	2301      	movs	r3, #1
 80060b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060ba:	e0bc      	b.n	8006236 <UART_SetConfig+0x5a6>
 80060bc:	2304      	movs	r3, #4
 80060be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060c2:	e0b8      	b.n	8006236 <UART_SetConfig+0x5a6>
 80060c4:	2308      	movs	r3, #8
 80060c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060ca:	e0b4      	b.n	8006236 <UART_SetConfig+0x5a6>
 80060cc:	2310      	movs	r3, #16
 80060ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060d2:	e0b0      	b.n	8006236 <UART_SetConfig+0x5a6>
 80060d4:	2320      	movs	r3, #32
 80060d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060da:	e0ac      	b.n	8006236 <UART_SetConfig+0x5a6>
 80060dc:	2340      	movs	r3, #64	@ 0x40
 80060de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060e2:	e0a8      	b.n	8006236 <UART_SetConfig+0x5a6>
 80060e4:	2380      	movs	r3, #128	@ 0x80
 80060e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060ea:	e0a4      	b.n	8006236 <UART_SetConfig+0x5a6>
 80060ec:	697b      	ldr	r3, [r7, #20]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4a8f      	ldr	r2, [pc, #572]	@ (8006330 <UART_SetConfig+0x6a0>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d130      	bne.n	8006158 <UART_SetConfig+0x4c8>
 80060f6:	4b8d      	ldr	r3, [pc, #564]	@ (800632c <UART_SetConfig+0x69c>)
 80060f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060fa:	f003 0307 	and.w	r3, r3, #7
 80060fe:	2b05      	cmp	r3, #5
 8006100:	d826      	bhi.n	8006150 <UART_SetConfig+0x4c0>
 8006102:	a201      	add	r2, pc, #4	@ (adr r2, 8006108 <UART_SetConfig+0x478>)
 8006104:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006108:	08006121 	.word	0x08006121
 800610c:	08006129 	.word	0x08006129
 8006110:	08006131 	.word	0x08006131
 8006114:	08006139 	.word	0x08006139
 8006118:	08006141 	.word	0x08006141
 800611c:	08006149 	.word	0x08006149
 8006120:	2300      	movs	r3, #0
 8006122:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006126:	e086      	b.n	8006236 <UART_SetConfig+0x5a6>
 8006128:	2304      	movs	r3, #4
 800612a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800612e:	e082      	b.n	8006236 <UART_SetConfig+0x5a6>
 8006130:	2308      	movs	r3, #8
 8006132:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006136:	e07e      	b.n	8006236 <UART_SetConfig+0x5a6>
 8006138:	2310      	movs	r3, #16
 800613a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800613e:	e07a      	b.n	8006236 <UART_SetConfig+0x5a6>
 8006140:	2320      	movs	r3, #32
 8006142:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006146:	e076      	b.n	8006236 <UART_SetConfig+0x5a6>
 8006148:	2340      	movs	r3, #64	@ 0x40
 800614a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800614e:	e072      	b.n	8006236 <UART_SetConfig+0x5a6>
 8006150:	2380      	movs	r3, #128	@ 0x80
 8006152:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006156:	e06e      	b.n	8006236 <UART_SetConfig+0x5a6>
 8006158:	697b      	ldr	r3, [r7, #20]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a75      	ldr	r2, [pc, #468]	@ (8006334 <UART_SetConfig+0x6a4>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d130      	bne.n	80061c4 <UART_SetConfig+0x534>
 8006162:	4b72      	ldr	r3, [pc, #456]	@ (800632c <UART_SetConfig+0x69c>)
 8006164:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006166:	f003 0307 	and.w	r3, r3, #7
 800616a:	2b05      	cmp	r3, #5
 800616c:	d826      	bhi.n	80061bc <UART_SetConfig+0x52c>
 800616e:	a201      	add	r2, pc, #4	@ (adr r2, 8006174 <UART_SetConfig+0x4e4>)
 8006170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006174:	0800618d 	.word	0x0800618d
 8006178:	08006195 	.word	0x08006195
 800617c:	0800619d 	.word	0x0800619d
 8006180:	080061a5 	.word	0x080061a5
 8006184:	080061ad 	.word	0x080061ad
 8006188:	080061b5 	.word	0x080061b5
 800618c:	2300      	movs	r3, #0
 800618e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006192:	e050      	b.n	8006236 <UART_SetConfig+0x5a6>
 8006194:	2304      	movs	r3, #4
 8006196:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800619a:	e04c      	b.n	8006236 <UART_SetConfig+0x5a6>
 800619c:	2308      	movs	r3, #8
 800619e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061a2:	e048      	b.n	8006236 <UART_SetConfig+0x5a6>
 80061a4:	2310      	movs	r3, #16
 80061a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061aa:	e044      	b.n	8006236 <UART_SetConfig+0x5a6>
 80061ac:	2320      	movs	r3, #32
 80061ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061b2:	e040      	b.n	8006236 <UART_SetConfig+0x5a6>
 80061b4:	2340      	movs	r3, #64	@ 0x40
 80061b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061ba:	e03c      	b.n	8006236 <UART_SetConfig+0x5a6>
 80061bc:	2380      	movs	r3, #128	@ 0x80
 80061be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061c2:	e038      	b.n	8006236 <UART_SetConfig+0x5a6>
 80061c4:	697b      	ldr	r3, [r7, #20]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	4a5b      	ldr	r2, [pc, #364]	@ (8006338 <UART_SetConfig+0x6a8>)
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d130      	bne.n	8006230 <UART_SetConfig+0x5a0>
 80061ce:	4b57      	ldr	r3, [pc, #348]	@ (800632c <UART_SetConfig+0x69c>)
 80061d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061d2:	f003 0307 	and.w	r3, r3, #7
 80061d6:	2b05      	cmp	r3, #5
 80061d8:	d826      	bhi.n	8006228 <UART_SetConfig+0x598>
 80061da:	a201      	add	r2, pc, #4	@ (adr r2, 80061e0 <UART_SetConfig+0x550>)
 80061dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061e0:	080061f9 	.word	0x080061f9
 80061e4:	08006201 	.word	0x08006201
 80061e8:	08006209 	.word	0x08006209
 80061ec:	08006211 	.word	0x08006211
 80061f0:	08006219 	.word	0x08006219
 80061f4:	08006221 	.word	0x08006221
 80061f8:	2302      	movs	r3, #2
 80061fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061fe:	e01a      	b.n	8006236 <UART_SetConfig+0x5a6>
 8006200:	2304      	movs	r3, #4
 8006202:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006206:	e016      	b.n	8006236 <UART_SetConfig+0x5a6>
 8006208:	2308      	movs	r3, #8
 800620a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800620e:	e012      	b.n	8006236 <UART_SetConfig+0x5a6>
 8006210:	2310      	movs	r3, #16
 8006212:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006216:	e00e      	b.n	8006236 <UART_SetConfig+0x5a6>
 8006218:	2320      	movs	r3, #32
 800621a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800621e:	e00a      	b.n	8006236 <UART_SetConfig+0x5a6>
 8006220:	2340      	movs	r3, #64	@ 0x40
 8006222:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006226:	e006      	b.n	8006236 <UART_SetConfig+0x5a6>
 8006228:	2380      	movs	r3, #128	@ 0x80
 800622a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800622e:	e002      	b.n	8006236 <UART_SetConfig+0x5a6>
 8006230:	2380      	movs	r3, #128	@ 0x80
 8006232:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006236:	697b      	ldr	r3, [r7, #20]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	4a3f      	ldr	r2, [pc, #252]	@ (8006338 <UART_SetConfig+0x6a8>)
 800623c:	4293      	cmp	r3, r2
 800623e:	f040 80f8 	bne.w	8006432 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006242:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006246:	2b20      	cmp	r3, #32
 8006248:	dc46      	bgt.n	80062d8 <UART_SetConfig+0x648>
 800624a:	2b02      	cmp	r3, #2
 800624c:	f2c0 8082 	blt.w	8006354 <UART_SetConfig+0x6c4>
 8006250:	3b02      	subs	r3, #2
 8006252:	2b1e      	cmp	r3, #30
 8006254:	d87e      	bhi.n	8006354 <UART_SetConfig+0x6c4>
 8006256:	a201      	add	r2, pc, #4	@ (adr r2, 800625c <UART_SetConfig+0x5cc>)
 8006258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800625c:	080062df 	.word	0x080062df
 8006260:	08006355 	.word	0x08006355
 8006264:	080062e7 	.word	0x080062e7
 8006268:	08006355 	.word	0x08006355
 800626c:	08006355 	.word	0x08006355
 8006270:	08006355 	.word	0x08006355
 8006274:	080062f7 	.word	0x080062f7
 8006278:	08006355 	.word	0x08006355
 800627c:	08006355 	.word	0x08006355
 8006280:	08006355 	.word	0x08006355
 8006284:	08006355 	.word	0x08006355
 8006288:	08006355 	.word	0x08006355
 800628c:	08006355 	.word	0x08006355
 8006290:	08006355 	.word	0x08006355
 8006294:	08006307 	.word	0x08006307
 8006298:	08006355 	.word	0x08006355
 800629c:	08006355 	.word	0x08006355
 80062a0:	08006355 	.word	0x08006355
 80062a4:	08006355 	.word	0x08006355
 80062a8:	08006355 	.word	0x08006355
 80062ac:	08006355 	.word	0x08006355
 80062b0:	08006355 	.word	0x08006355
 80062b4:	08006355 	.word	0x08006355
 80062b8:	08006355 	.word	0x08006355
 80062bc:	08006355 	.word	0x08006355
 80062c0:	08006355 	.word	0x08006355
 80062c4:	08006355 	.word	0x08006355
 80062c8:	08006355 	.word	0x08006355
 80062cc:	08006355 	.word	0x08006355
 80062d0:	08006355 	.word	0x08006355
 80062d4:	08006347 	.word	0x08006347
 80062d8:	2b40      	cmp	r3, #64	@ 0x40
 80062da:	d037      	beq.n	800634c <UART_SetConfig+0x6bc>
 80062dc:	e03a      	b.n	8006354 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80062de:	f7ff f85b 	bl	8005398 <HAL_RCCEx_GetD3PCLK1Freq>
 80062e2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80062e4:	e03c      	b.n	8006360 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80062e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80062ea:	4618      	mov	r0, r3
 80062ec:	f7ff f86a 	bl	80053c4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80062f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80062f4:	e034      	b.n	8006360 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80062f6:	f107 0318 	add.w	r3, r7, #24
 80062fa:	4618      	mov	r0, r3
 80062fc:	f7ff f9b6 	bl	800566c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006300:	69fb      	ldr	r3, [r7, #28]
 8006302:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006304:	e02c      	b.n	8006360 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006306:	4b09      	ldr	r3, [pc, #36]	@ (800632c <UART_SetConfig+0x69c>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f003 0320 	and.w	r3, r3, #32
 800630e:	2b00      	cmp	r3, #0
 8006310:	d016      	beq.n	8006340 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006312:	4b06      	ldr	r3, [pc, #24]	@ (800632c <UART_SetConfig+0x69c>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	08db      	lsrs	r3, r3, #3
 8006318:	f003 0303 	and.w	r3, r3, #3
 800631c:	4a07      	ldr	r2, [pc, #28]	@ (800633c <UART_SetConfig+0x6ac>)
 800631e:	fa22 f303 	lsr.w	r3, r2, r3
 8006322:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006324:	e01c      	b.n	8006360 <UART_SetConfig+0x6d0>
 8006326:	bf00      	nop
 8006328:	40011400 	.word	0x40011400
 800632c:	58024400 	.word	0x58024400
 8006330:	40007800 	.word	0x40007800
 8006334:	40007c00 	.word	0x40007c00
 8006338:	58000c00 	.word	0x58000c00
 800633c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8006340:	4b9d      	ldr	r3, [pc, #628]	@ (80065b8 <UART_SetConfig+0x928>)
 8006342:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006344:	e00c      	b.n	8006360 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006346:	4b9d      	ldr	r3, [pc, #628]	@ (80065bc <UART_SetConfig+0x92c>)
 8006348:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800634a:	e009      	b.n	8006360 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800634c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006350:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006352:	e005      	b.n	8006360 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8006354:	2300      	movs	r3, #0
 8006356:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006358:	2301      	movs	r3, #1
 800635a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800635e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006360:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006362:	2b00      	cmp	r3, #0
 8006364:	f000 81de 	beq.w	8006724 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006368:	697b      	ldr	r3, [r7, #20]
 800636a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800636c:	4a94      	ldr	r2, [pc, #592]	@ (80065c0 <UART_SetConfig+0x930>)
 800636e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006372:	461a      	mov	r2, r3
 8006374:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006376:	fbb3 f3f2 	udiv	r3, r3, r2
 800637a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800637c:	697b      	ldr	r3, [r7, #20]
 800637e:	685a      	ldr	r2, [r3, #4]
 8006380:	4613      	mov	r3, r2
 8006382:	005b      	lsls	r3, r3, #1
 8006384:	4413      	add	r3, r2
 8006386:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006388:	429a      	cmp	r2, r3
 800638a:	d305      	bcc.n	8006398 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800638c:	697b      	ldr	r3, [r7, #20]
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006392:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006394:	429a      	cmp	r2, r3
 8006396:	d903      	bls.n	80063a0 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8006398:	2301      	movs	r3, #1
 800639a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800639e:	e1c1      	b.n	8006724 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80063a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063a2:	2200      	movs	r2, #0
 80063a4:	60bb      	str	r3, [r7, #8]
 80063a6:	60fa      	str	r2, [r7, #12]
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063ac:	4a84      	ldr	r2, [pc, #528]	@ (80065c0 <UART_SetConfig+0x930>)
 80063ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80063b2:	b29b      	uxth	r3, r3
 80063b4:	2200      	movs	r2, #0
 80063b6:	603b      	str	r3, [r7, #0]
 80063b8:	607a      	str	r2, [r7, #4]
 80063ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80063be:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80063c2:	f7f9 ffdd 	bl	8000380 <__aeabi_uldivmod>
 80063c6:	4602      	mov	r2, r0
 80063c8:	460b      	mov	r3, r1
 80063ca:	4610      	mov	r0, r2
 80063cc:	4619      	mov	r1, r3
 80063ce:	f04f 0200 	mov.w	r2, #0
 80063d2:	f04f 0300 	mov.w	r3, #0
 80063d6:	020b      	lsls	r3, r1, #8
 80063d8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80063dc:	0202      	lsls	r2, r0, #8
 80063de:	6979      	ldr	r1, [r7, #20]
 80063e0:	6849      	ldr	r1, [r1, #4]
 80063e2:	0849      	lsrs	r1, r1, #1
 80063e4:	2000      	movs	r0, #0
 80063e6:	460c      	mov	r4, r1
 80063e8:	4605      	mov	r5, r0
 80063ea:	eb12 0804 	adds.w	r8, r2, r4
 80063ee:	eb43 0905 	adc.w	r9, r3, r5
 80063f2:	697b      	ldr	r3, [r7, #20]
 80063f4:	685b      	ldr	r3, [r3, #4]
 80063f6:	2200      	movs	r2, #0
 80063f8:	469a      	mov	sl, r3
 80063fa:	4693      	mov	fp, r2
 80063fc:	4652      	mov	r2, sl
 80063fe:	465b      	mov	r3, fp
 8006400:	4640      	mov	r0, r8
 8006402:	4649      	mov	r1, r9
 8006404:	f7f9 ffbc 	bl	8000380 <__aeabi_uldivmod>
 8006408:	4602      	mov	r2, r0
 800640a:	460b      	mov	r3, r1
 800640c:	4613      	mov	r3, r2
 800640e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006412:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006416:	d308      	bcc.n	800642a <UART_SetConfig+0x79a>
 8006418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800641a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800641e:	d204      	bcs.n	800642a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8006420:	697b      	ldr	r3, [r7, #20]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006426:	60da      	str	r2, [r3, #12]
 8006428:	e17c      	b.n	8006724 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800642a:	2301      	movs	r3, #1
 800642c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006430:	e178      	b.n	8006724 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006432:	697b      	ldr	r3, [r7, #20]
 8006434:	69db      	ldr	r3, [r3, #28]
 8006436:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800643a:	f040 80c5 	bne.w	80065c8 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800643e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006442:	2b20      	cmp	r3, #32
 8006444:	dc48      	bgt.n	80064d8 <UART_SetConfig+0x848>
 8006446:	2b00      	cmp	r3, #0
 8006448:	db7b      	blt.n	8006542 <UART_SetConfig+0x8b2>
 800644a:	2b20      	cmp	r3, #32
 800644c:	d879      	bhi.n	8006542 <UART_SetConfig+0x8b2>
 800644e:	a201      	add	r2, pc, #4	@ (adr r2, 8006454 <UART_SetConfig+0x7c4>)
 8006450:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006454:	080064df 	.word	0x080064df
 8006458:	080064e7 	.word	0x080064e7
 800645c:	08006543 	.word	0x08006543
 8006460:	08006543 	.word	0x08006543
 8006464:	080064ef 	.word	0x080064ef
 8006468:	08006543 	.word	0x08006543
 800646c:	08006543 	.word	0x08006543
 8006470:	08006543 	.word	0x08006543
 8006474:	080064ff 	.word	0x080064ff
 8006478:	08006543 	.word	0x08006543
 800647c:	08006543 	.word	0x08006543
 8006480:	08006543 	.word	0x08006543
 8006484:	08006543 	.word	0x08006543
 8006488:	08006543 	.word	0x08006543
 800648c:	08006543 	.word	0x08006543
 8006490:	08006543 	.word	0x08006543
 8006494:	0800650f 	.word	0x0800650f
 8006498:	08006543 	.word	0x08006543
 800649c:	08006543 	.word	0x08006543
 80064a0:	08006543 	.word	0x08006543
 80064a4:	08006543 	.word	0x08006543
 80064a8:	08006543 	.word	0x08006543
 80064ac:	08006543 	.word	0x08006543
 80064b0:	08006543 	.word	0x08006543
 80064b4:	08006543 	.word	0x08006543
 80064b8:	08006543 	.word	0x08006543
 80064bc:	08006543 	.word	0x08006543
 80064c0:	08006543 	.word	0x08006543
 80064c4:	08006543 	.word	0x08006543
 80064c8:	08006543 	.word	0x08006543
 80064cc:	08006543 	.word	0x08006543
 80064d0:	08006543 	.word	0x08006543
 80064d4:	08006535 	.word	0x08006535
 80064d8:	2b40      	cmp	r3, #64	@ 0x40
 80064da:	d02e      	beq.n	800653a <UART_SetConfig+0x8aa>
 80064dc:	e031      	b.n	8006542 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064de:	f7fd fd25 	bl	8003f2c <HAL_RCC_GetPCLK1Freq>
 80064e2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80064e4:	e033      	b.n	800654e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064e6:	f7fd fd37 	bl	8003f58 <HAL_RCC_GetPCLK2Freq>
 80064ea:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80064ec:	e02f      	b.n	800654e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80064ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80064f2:	4618      	mov	r0, r3
 80064f4:	f7fe ff66 	bl	80053c4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80064f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064fc:	e027      	b.n	800654e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80064fe:	f107 0318 	add.w	r3, r7, #24
 8006502:	4618      	mov	r0, r3
 8006504:	f7ff f8b2 	bl	800566c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006508:	69fb      	ldr	r3, [r7, #28]
 800650a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800650c:	e01f      	b.n	800654e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800650e:	4b2d      	ldr	r3, [pc, #180]	@ (80065c4 <UART_SetConfig+0x934>)
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f003 0320 	and.w	r3, r3, #32
 8006516:	2b00      	cmp	r3, #0
 8006518:	d009      	beq.n	800652e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800651a:	4b2a      	ldr	r3, [pc, #168]	@ (80065c4 <UART_SetConfig+0x934>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	08db      	lsrs	r3, r3, #3
 8006520:	f003 0303 	and.w	r3, r3, #3
 8006524:	4a24      	ldr	r2, [pc, #144]	@ (80065b8 <UART_SetConfig+0x928>)
 8006526:	fa22 f303 	lsr.w	r3, r2, r3
 800652a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800652c:	e00f      	b.n	800654e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800652e:	4b22      	ldr	r3, [pc, #136]	@ (80065b8 <UART_SetConfig+0x928>)
 8006530:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006532:	e00c      	b.n	800654e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006534:	4b21      	ldr	r3, [pc, #132]	@ (80065bc <UART_SetConfig+0x92c>)
 8006536:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006538:	e009      	b.n	800654e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800653a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800653e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006540:	e005      	b.n	800654e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8006542:	2300      	movs	r3, #0
 8006544:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006546:	2301      	movs	r3, #1
 8006548:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800654c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800654e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006550:	2b00      	cmp	r3, #0
 8006552:	f000 80e7 	beq.w	8006724 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006556:	697b      	ldr	r3, [r7, #20]
 8006558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800655a:	4a19      	ldr	r2, [pc, #100]	@ (80065c0 <UART_SetConfig+0x930>)
 800655c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006560:	461a      	mov	r2, r3
 8006562:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006564:	fbb3 f3f2 	udiv	r3, r3, r2
 8006568:	005a      	lsls	r2, r3, #1
 800656a:	697b      	ldr	r3, [r7, #20]
 800656c:	685b      	ldr	r3, [r3, #4]
 800656e:	085b      	lsrs	r3, r3, #1
 8006570:	441a      	add	r2, r3
 8006572:	697b      	ldr	r3, [r7, #20]
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	fbb2 f3f3 	udiv	r3, r2, r3
 800657a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800657c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800657e:	2b0f      	cmp	r3, #15
 8006580:	d916      	bls.n	80065b0 <UART_SetConfig+0x920>
 8006582:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006584:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006588:	d212      	bcs.n	80065b0 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800658a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800658c:	b29b      	uxth	r3, r3
 800658e:	f023 030f 	bic.w	r3, r3, #15
 8006592:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006594:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006596:	085b      	lsrs	r3, r3, #1
 8006598:	b29b      	uxth	r3, r3
 800659a:	f003 0307 	and.w	r3, r3, #7
 800659e:	b29a      	uxth	r2, r3
 80065a0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80065a2:	4313      	orrs	r3, r2
 80065a4:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80065a6:	697b      	ldr	r3, [r7, #20]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80065ac:	60da      	str	r2, [r3, #12]
 80065ae:	e0b9      	b.n	8006724 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80065b0:	2301      	movs	r3, #1
 80065b2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80065b6:	e0b5      	b.n	8006724 <UART_SetConfig+0xa94>
 80065b8:	03d09000 	.word	0x03d09000
 80065bc:	003d0900 	.word	0x003d0900
 80065c0:	0800b6c4 	.word	0x0800b6c4
 80065c4:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80065c8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80065cc:	2b20      	cmp	r3, #32
 80065ce:	dc49      	bgt.n	8006664 <UART_SetConfig+0x9d4>
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	db7c      	blt.n	80066ce <UART_SetConfig+0xa3e>
 80065d4:	2b20      	cmp	r3, #32
 80065d6:	d87a      	bhi.n	80066ce <UART_SetConfig+0xa3e>
 80065d8:	a201      	add	r2, pc, #4	@ (adr r2, 80065e0 <UART_SetConfig+0x950>)
 80065da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065de:	bf00      	nop
 80065e0:	0800666b 	.word	0x0800666b
 80065e4:	08006673 	.word	0x08006673
 80065e8:	080066cf 	.word	0x080066cf
 80065ec:	080066cf 	.word	0x080066cf
 80065f0:	0800667b 	.word	0x0800667b
 80065f4:	080066cf 	.word	0x080066cf
 80065f8:	080066cf 	.word	0x080066cf
 80065fc:	080066cf 	.word	0x080066cf
 8006600:	0800668b 	.word	0x0800668b
 8006604:	080066cf 	.word	0x080066cf
 8006608:	080066cf 	.word	0x080066cf
 800660c:	080066cf 	.word	0x080066cf
 8006610:	080066cf 	.word	0x080066cf
 8006614:	080066cf 	.word	0x080066cf
 8006618:	080066cf 	.word	0x080066cf
 800661c:	080066cf 	.word	0x080066cf
 8006620:	0800669b 	.word	0x0800669b
 8006624:	080066cf 	.word	0x080066cf
 8006628:	080066cf 	.word	0x080066cf
 800662c:	080066cf 	.word	0x080066cf
 8006630:	080066cf 	.word	0x080066cf
 8006634:	080066cf 	.word	0x080066cf
 8006638:	080066cf 	.word	0x080066cf
 800663c:	080066cf 	.word	0x080066cf
 8006640:	080066cf 	.word	0x080066cf
 8006644:	080066cf 	.word	0x080066cf
 8006648:	080066cf 	.word	0x080066cf
 800664c:	080066cf 	.word	0x080066cf
 8006650:	080066cf 	.word	0x080066cf
 8006654:	080066cf 	.word	0x080066cf
 8006658:	080066cf 	.word	0x080066cf
 800665c:	080066cf 	.word	0x080066cf
 8006660:	080066c1 	.word	0x080066c1
 8006664:	2b40      	cmp	r3, #64	@ 0x40
 8006666:	d02e      	beq.n	80066c6 <UART_SetConfig+0xa36>
 8006668:	e031      	b.n	80066ce <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800666a:	f7fd fc5f 	bl	8003f2c <HAL_RCC_GetPCLK1Freq>
 800666e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006670:	e033      	b.n	80066da <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006672:	f7fd fc71 	bl	8003f58 <HAL_RCC_GetPCLK2Freq>
 8006676:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006678:	e02f      	b.n	80066da <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800667a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800667e:	4618      	mov	r0, r3
 8006680:	f7fe fea0 	bl	80053c4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006686:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006688:	e027      	b.n	80066da <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800668a:	f107 0318 	add.w	r3, r7, #24
 800668e:	4618      	mov	r0, r3
 8006690:	f7fe ffec 	bl	800566c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006694:	69fb      	ldr	r3, [r7, #28]
 8006696:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006698:	e01f      	b.n	80066da <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800669a:	4b2d      	ldr	r3, [pc, #180]	@ (8006750 <UART_SetConfig+0xac0>)
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f003 0320 	and.w	r3, r3, #32
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d009      	beq.n	80066ba <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80066a6:	4b2a      	ldr	r3, [pc, #168]	@ (8006750 <UART_SetConfig+0xac0>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	08db      	lsrs	r3, r3, #3
 80066ac:	f003 0303 	and.w	r3, r3, #3
 80066b0:	4a28      	ldr	r2, [pc, #160]	@ (8006754 <UART_SetConfig+0xac4>)
 80066b2:	fa22 f303 	lsr.w	r3, r2, r3
 80066b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80066b8:	e00f      	b.n	80066da <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80066ba:	4b26      	ldr	r3, [pc, #152]	@ (8006754 <UART_SetConfig+0xac4>)
 80066bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066be:	e00c      	b.n	80066da <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80066c0:	4b25      	ldr	r3, [pc, #148]	@ (8006758 <UART_SetConfig+0xac8>)
 80066c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066c4:	e009      	b.n	80066da <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80066c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80066ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066cc:	e005      	b.n	80066da <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80066ce:	2300      	movs	r3, #0
 80066d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80066d2:	2301      	movs	r3, #1
 80066d4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80066d8:	bf00      	nop
    }

    if (pclk != 0U)
 80066da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d021      	beq.n	8006724 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80066e0:	697b      	ldr	r3, [r7, #20]
 80066e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066e4:	4a1d      	ldr	r2, [pc, #116]	@ (800675c <UART_SetConfig+0xacc>)
 80066e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80066ea:	461a      	mov	r2, r3
 80066ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066ee:	fbb3 f2f2 	udiv	r2, r3, r2
 80066f2:	697b      	ldr	r3, [r7, #20]
 80066f4:	685b      	ldr	r3, [r3, #4]
 80066f6:	085b      	lsrs	r3, r3, #1
 80066f8:	441a      	add	r2, r3
 80066fa:	697b      	ldr	r3, [r7, #20]
 80066fc:	685b      	ldr	r3, [r3, #4]
 80066fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006702:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006706:	2b0f      	cmp	r3, #15
 8006708:	d909      	bls.n	800671e <UART_SetConfig+0xa8e>
 800670a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800670c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006710:	d205      	bcs.n	800671e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006712:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006714:	b29a      	uxth	r2, r3
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	60da      	str	r2, [r3, #12]
 800671c:	e002      	b.n	8006724 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800671e:	2301      	movs	r3, #1
 8006720:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006724:	697b      	ldr	r3, [r7, #20]
 8006726:	2201      	movs	r2, #1
 8006728:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800672c:	697b      	ldr	r3, [r7, #20]
 800672e:	2201      	movs	r2, #1
 8006730:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006734:	697b      	ldr	r3, [r7, #20]
 8006736:	2200      	movs	r2, #0
 8006738:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	2200      	movs	r2, #0
 800673e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006740:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8006744:	4618      	mov	r0, r3
 8006746:	3748      	adds	r7, #72	@ 0x48
 8006748:	46bd      	mov	sp, r7
 800674a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800674e:	bf00      	nop
 8006750:	58024400 	.word	0x58024400
 8006754:	03d09000 	.word	0x03d09000
 8006758:	003d0900 	.word	0x003d0900
 800675c:	0800b6c4 	.word	0x0800b6c4

08006760 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006760:	b480      	push	{r7}
 8006762:	b083      	sub	sp, #12
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800676c:	f003 0308 	and.w	r3, r3, #8
 8006770:	2b00      	cmp	r3, #0
 8006772:	d00a      	beq.n	800678a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	430a      	orrs	r2, r1
 8006788:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800678e:	f003 0301 	and.w	r3, r3, #1
 8006792:	2b00      	cmp	r3, #0
 8006794:	d00a      	beq.n	80067ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	685b      	ldr	r3, [r3, #4]
 800679c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	430a      	orrs	r2, r1
 80067aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067b0:	f003 0302 	and.w	r3, r3, #2
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d00a      	beq.n	80067ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	685b      	ldr	r3, [r3, #4]
 80067be:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	430a      	orrs	r2, r1
 80067cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067d2:	f003 0304 	and.w	r3, r3, #4
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d00a      	beq.n	80067f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	685b      	ldr	r3, [r3, #4]
 80067e0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	430a      	orrs	r2, r1
 80067ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067f4:	f003 0310 	and.w	r3, r3, #16
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d00a      	beq.n	8006812 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	689b      	ldr	r3, [r3, #8]
 8006802:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	430a      	orrs	r2, r1
 8006810:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006816:	f003 0320 	and.w	r3, r3, #32
 800681a:	2b00      	cmp	r3, #0
 800681c:	d00a      	beq.n	8006834 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	689b      	ldr	r3, [r3, #8]
 8006824:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	430a      	orrs	r2, r1
 8006832:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006838:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800683c:	2b00      	cmp	r3, #0
 800683e:	d01a      	beq.n	8006876 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	685b      	ldr	r3, [r3, #4]
 8006846:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	430a      	orrs	r2, r1
 8006854:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800685a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800685e:	d10a      	bne.n	8006876 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	685b      	ldr	r3, [r3, #4]
 8006866:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	430a      	orrs	r2, r1
 8006874:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800687a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800687e:	2b00      	cmp	r3, #0
 8006880:	d00a      	beq.n	8006898 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	685b      	ldr	r3, [r3, #4]
 8006888:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	430a      	orrs	r2, r1
 8006896:	605a      	str	r2, [r3, #4]
  }
}
 8006898:	bf00      	nop
 800689a:	370c      	adds	r7, #12
 800689c:	46bd      	mov	sp, r7
 800689e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a2:	4770      	bx	lr

080068a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b098      	sub	sp, #96	@ 0x60
 80068a8:	af02      	add	r7, sp, #8
 80068aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2200      	movs	r2, #0
 80068b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80068b4:	f7fa fcb0 	bl	8001218 <HAL_GetTick>
 80068b8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f003 0308 	and.w	r3, r3, #8
 80068c4:	2b08      	cmp	r3, #8
 80068c6:	d12f      	bne.n	8006928 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80068c8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80068cc:	9300      	str	r3, [sp, #0]
 80068ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80068d0:	2200      	movs	r2, #0
 80068d2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80068d6:	6878      	ldr	r0, [r7, #4]
 80068d8:	f000 f88e 	bl	80069f8 <UART_WaitOnFlagUntilTimeout>
 80068dc:	4603      	mov	r3, r0
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d022      	beq.n	8006928 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068ea:	e853 3f00 	ldrex	r3, [r3]
 80068ee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80068f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80068f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	461a      	mov	r2, r3
 80068fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006900:	647b      	str	r3, [r7, #68]	@ 0x44
 8006902:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006904:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006906:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006908:	e841 2300 	strex	r3, r2, [r1]
 800690c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800690e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006910:	2b00      	cmp	r3, #0
 8006912:	d1e6      	bne.n	80068e2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2220      	movs	r2, #32
 8006918:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2200      	movs	r2, #0
 8006920:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006924:	2303      	movs	r3, #3
 8006926:	e063      	b.n	80069f0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f003 0304 	and.w	r3, r3, #4
 8006932:	2b04      	cmp	r3, #4
 8006934:	d149      	bne.n	80069ca <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006936:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800693a:	9300      	str	r3, [sp, #0]
 800693c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800693e:	2200      	movs	r2, #0
 8006940:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006944:	6878      	ldr	r0, [r7, #4]
 8006946:	f000 f857 	bl	80069f8 <UART_WaitOnFlagUntilTimeout>
 800694a:	4603      	mov	r3, r0
 800694c:	2b00      	cmp	r3, #0
 800694e:	d03c      	beq.n	80069ca <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006958:	e853 3f00 	ldrex	r3, [r3]
 800695c:	623b      	str	r3, [r7, #32]
   return(result);
 800695e:	6a3b      	ldr	r3, [r7, #32]
 8006960:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006964:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	461a      	mov	r2, r3
 800696c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800696e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006970:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006972:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006974:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006976:	e841 2300 	strex	r3, r2, [r1]
 800697a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800697c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800697e:	2b00      	cmp	r3, #0
 8006980:	d1e6      	bne.n	8006950 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	3308      	adds	r3, #8
 8006988:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	e853 3f00 	ldrex	r3, [r3]
 8006990:	60fb      	str	r3, [r7, #12]
   return(result);
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	f023 0301 	bic.w	r3, r3, #1
 8006998:	64bb      	str	r3, [r7, #72]	@ 0x48
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	3308      	adds	r3, #8
 80069a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80069a2:	61fa      	str	r2, [r7, #28]
 80069a4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069a6:	69b9      	ldr	r1, [r7, #24]
 80069a8:	69fa      	ldr	r2, [r7, #28]
 80069aa:	e841 2300 	strex	r3, r2, [r1]
 80069ae:	617b      	str	r3, [r7, #20]
   return(result);
 80069b0:	697b      	ldr	r3, [r7, #20]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d1e5      	bne.n	8006982 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2220      	movs	r2, #32
 80069ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2200      	movs	r2, #0
 80069c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80069c6:	2303      	movs	r3, #3
 80069c8:	e012      	b.n	80069f0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2220      	movs	r2, #32
 80069ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2220      	movs	r2, #32
 80069d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2200      	movs	r2, #0
 80069de:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2200      	movs	r2, #0
 80069e4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2200      	movs	r2, #0
 80069ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80069ee:	2300      	movs	r3, #0
}
 80069f0:	4618      	mov	r0, r3
 80069f2:	3758      	adds	r7, #88	@ 0x58
 80069f4:	46bd      	mov	sp, r7
 80069f6:	bd80      	pop	{r7, pc}

080069f8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b084      	sub	sp, #16
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	60f8      	str	r0, [r7, #12]
 8006a00:	60b9      	str	r1, [r7, #8]
 8006a02:	603b      	str	r3, [r7, #0]
 8006a04:	4613      	mov	r3, r2
 8006a06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a08:	e04f      	b.n	8006aaa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a0a:	69bb      	ldr	r3, [r7, #24]
 8006a0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a10:	d04b      	beq.n	8006aaa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a12:	f7fa fc01 	bl	8001218 <HAL_GetTick>
 8006a16:	4602      	mov	r2, r0
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	1ad3      	subs	r3, r2, r3
 8006a1c:	69ba      	ldr	r2, [r7, #24]
 8006a1e:	429a      	cmp	r2, r3
 8006a20:	d302      	bcc.n	8006a28 <UART_WaitOnFlagUntilTimeout+0x30>
 8006a22:	69bb      	ldr	r3, [r7, #24]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d101      	bne.n	8006a2c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006a28:	2303      	movs	r3, #3
 8006a2a:	e04e      	b.n	8006aca <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f003 0304 	and.w	r3, r3, #4
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d037      	beq.n	8006aaa <UART_WaitOnFlagUntilTimeout+0xb2>
 8006a3a:	68bb      	ldr	r3, [r7, #8]
 8006a3c:	2b80      	cmp	r3, #128	@ 0x80
 8006a3e:	d034      	beq.n	8006aaa <UART_WaitOnFlagUntilTimeout+0xb2>
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	2b40      	cmp	r3, #64	@ 0x40
 8006a44:	d031      	beq.n	8006aaa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	69db      	ldr	r3, [r3, #28]
 8006a4c:	f003 0308 	and.w	r3, r3, #8
 8006a50:	2b08      	cmp	r3, #8
 8006a52:	d110      	bne.n	8006a76 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	2208      	movs	r2, #8
 8006a5a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006a5c:	68f8      	ldr	r0, [r7, #12]
 8006a5e:	f000 f839 	bl	8006ad4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	2208      	movs	r2, #8
 8006a66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006a72:	2301      	movs	r3, #1
 8006a74:	e029      	b.n	8006aca <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	69db      	ldr	r3, [r3, #28]
 8006a7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006a80:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006a84:	d111      	bne.n	8006aaa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006a8e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006a90:	68f8      	ldr	r0, [r7, #12]
 8006a92:	f000 f81f 	bl	8006ad4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	2220      	movs	r2, #32
 8006a9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006aa6:	2303      	movs	r3, #3
 8006aa8:	e00f      	b.n	8006aca <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	69da      	ldr	r2, [r3, #28]
 8006ab0:	68bb      	ldr	r3, [r7, #8]
 8006ab2:	4013      	ands	r3, r2
 8006ab4:	68ba      	ldr	r2, [r7, #8]
 8006ab6:	429a      	cmp	r2, r3
 8006ab8:	bf0c      	ite	eq
 8006aba:	2301      	moveq	r3, #1
 8006abc:	2300      	movne	r3, #0
 8006abe:	b2db      	uxtb	r3, r3
 8006ac0:	461a      	mov	r2, r3
 8006ac2:	79fb      	ldrb	r3, [r7, #7]
 8006ac4:	429a      	cmp	r2, r3
 8006ac6:	d0a0      	beq.n	8006a0a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006ac8:	2300      	movs	r3, #0
}
 8006aca:	4618      	mov	r0, r3
 8006acc:	3710      	adds	r7, #16
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bd80      	pop	{r7, pc}
	...

08006ad4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	b095      	sub	sp, #84	@ 0x54
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ae2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ae4:	e853 3f00 	ldrex	r3, [r3]
 8006ae8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006af0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	461a      	mov	r2, r3
 8006af8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006afa:	643b      	str	r3, [r7, #64]	@ 0x40
 8006afc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006afe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006b00:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006b02:	e841 2300 	strex	r3, r2, [r1]
 8006b06:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006b08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d1e6      	bne.n	8006adc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	3308      	adds	r3, #8
 8006b14:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b16:	6a3b      	ldr	r3, [r7, #32]
 8006b18:	e853 3f00 	ldrex	r3, [r3]
 8006b1c:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b1e:	69fa      	ldr	r2, [r7, #28]
 8006b20:	4b1e      	ldr	r3, [pc, #120]	@ (8006b9c <UART_EndRxTransfer+0xc8>)
 8006b22:	4013      	ands	r3, r2
 8006b24:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	3308      	adds	r3, #8
 8006b2c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006b30:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b32:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b34:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b36:	e841 2300 	strex	r3, r2, [r1]
 8006b3a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d1e5      	bne.n	8006b0e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b46:	2b01      	cmp	r3, #1
 8006b48:	d118      	bne.n	8006b7c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	e853 3f00 	ldrex	r3, [r3]
 8006b56:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	f023 0310 	bic.w	r3, r3, #16
 8006b5e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	461a      	mov	r2, r3
 8006b66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b68:	61bb      	str	r3, [r7, #24]
 8006b6a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b6c:	6979      	ldr	r1, [r7, #20]
 8006b6e:	69ba      	ldr	r2, [r7, #24]
 8006b70:	e841 2300 	strex	r3, r2, [r1]
 8006b74:	613b      	str	r3, [r7, #16]
   return(result);
 8006b76:	693b      	ldr	r3, [r7, #16]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d1e6      	bne.n	8006b4a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2220      	movs	r2, #32
 8006b80:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2200      	movs	r2, #0
 8006b88:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006b90:	bf00      	nop
 8006b92:	3754      	adds	r7, #84	@ 0x54
 8006b94:	46bd      	mov	sp, r7
 8006b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9a:	4770      	bx	lr
 8006b9c:	effffffe 	.word	0xeffffffe

08006ba0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006ba0:	b084      	sub	sp, #16
 8006ba2:	b580      	push	{r7, lr}
 8006ba4:	b084      	sub	sp, #16
 8006ba6:	af00      	add	r7, sp, #0
 8006ba8:	6078      	str	r0, [r7, #4]
 8006baa:	f107 001c 	add.w	r0, r7, #28
 8006bae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006bb2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006bb6:	2b01      	cmp	r3, #1
 8006bb8:	d121      	bne.n	8006bfe <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bbe:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	68da      	ldr	r2, [r3, #12]
 8006bca:	4b2c      	ldr	r3, [pc, #176]	@ (8006c7c <USB_CoreInit+0xdc>)
 8006bcc:	4013      	ands	r3, r2
 8006bce:	687a      	ldr	r2, [r7, #4]
 8006bd0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	68db      	ldr	r3, [r3, #12]
 8006bd6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006bde:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006be2:	2b01      	cmp	r3, #1
 8006be4:	d105      	bne.n	8006bf2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	68db      	ldr	r3, [r3, #12]
 8006bea:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006bf2:	6878      	ldr	r0, [r7, #4]
 8006bf4:	f001 faf6 	bl	80081e4 <USB_CoreReset>
 8006bf8:	4603      	mov	r3, r0
 8006bfa:	73fb      	strb	r3, [r7, #15]
 8006bfc:	e01b      	b.n	8006c36 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	68db      	ldr	r3, [r3, #12]
 8006c02:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	f001 faea 	bl	80081e4 <USB_CoreReset>
 8006c10:	4603      	mov	r3, r0
 8006c12:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006c14:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d106      	bne.n	8006c2a <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c20:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	639a      	str	r2, [r3, #56]	@ 0x38
 8006c28:	e005      	b.n	8006c36 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c2e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006c36:	7fbb      	ldrb	r3, [r7, #30]
 8006c38:	2b01      	cmp	r3, #1
 8006c3a:	d116      	bne.n	8006c6a <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c40:	b29a      	uxth	r2, r3
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006c4a:	4b0d      	ldr	r3, [pc, #52]	@ (8006c80 <USB_CoreInit+0xe0>)
 8006c4c:	4313      	orrs	r3, r2
 8006c4e:	687a      	ldr	r2, [r7, #4]
 8006c50:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	689b      	ldr	r3, [r3, #8]
 8006c56:	f043 0206 	orr.w	r2, r3, #6
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	689b      	ldr	r3, [r3, #8]
 8006c62:	f043 0220 	orr.w	r2, r3, #32
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006c6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	3710      	adds	r7, #16
 8006c70:	46bd      	mov	sp, r7
 8006c72:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006c76:	b004      	add	sp, #16
 8006c78:	4770      	bx	lr
 8006c7a:	bf00      	nop
 8006c7c:	ffbdffbf 	.word	0xffbdffbf
 8006c80:	03ee0000 	.word	0x03ee0000

08006c84 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006c84:	b480      	push	{r7}
 8006c86:	b087      	sub	sp, #28
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	60f8      	str	r0, [r7, #12]
 8006c8c:	60b9      	str	r1, [r7, #8]
 8006c8e:	4613      	mov	r3, r2
 8006c90:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006c92:	79fb      	ldrb	r3, [r7, #7]
 8006c94:	2b02      	cmp	r3, #2
 8006c96:	d165      	bne.n	8006d64 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006c98:	68bb      	ldr	r3, [r7, #8]
 8006c9a:	4a41      	ldr	r2, [pc, #260]	@ (8006da0 <USB_SetTurnaroundTime+0x11c>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d906      	bls.n	8006cae <USB_SetTurnaroundTime+0x2a>
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	4a40      	ldr	r2, [pc, #256]	@ (8006da4 <USB_SetTurnaroundTime+0x120>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d202      	bcs.n	8006cae <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006ca8:	230f      	movs	r3, #15
 8006caa:	617b      	str	r3, [r7, #20]
 8006cac:	e062      	b.n	8006d74 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	4a3c      	ldr	r2, [pc, #240]	@ (8006da4 <USB_SetTurnaroundTime+0x120>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d306      	bcc.n	8006cc4 <USB_SetTurnaroundTime+0x40>
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	4a3b      	ldr	r2, [pc, #236]	@ (8006da8 <USB_SetTurnaroundTime+0x124>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d202      	bcs.n	8006cc4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006cbe:	230e      	movs	r3, #14
 8006cc0:	617b      	str	r3, [r7, #20]
 8006cc2:	e057      	b.n	8006d74 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006cc4:	68bb      	ldr	r3, [r7, #8]
 8006cc6:	4a38      	ldr	r2, [pc, #224]	@ (8006da8 <USB_SetTurnaroundTime+0x124>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d306      	bcc.n	8006cda <USB_SetTurnaroundTime+0x56>
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	4a37      	ldr	r2, [pc, #220]	@ (8006dac <USB_SetTurnaroundTime+0x128>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d202      	bcs.n	8006cda <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006cd4:	230d      	movs	r3, #13
 8006cd6:	617b      	str	r3, [r7, #20]
 8006cd8:	e04c      	b.n	8006d74 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006cda:	68bb      	ldr	r3, [r7, #8]
 8006cdc:	4a33      	ldr	r2, [pc, #204]	@ (8006dac <USB_SetTurnaroundTime+0x128>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d306      	bcc.n	8006cf0 <USB_SetTurnaroundTime+0x6c>
 8006ce2:	68bb      	ldr	r3, [r7, #8]
 8006ce4:	4a32      	ldr	r2, [pc, #200]	@ (8006db0 <USB_SetTurnaroundTime+0x12c>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d802      	bhi.n	8006cf0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006cea:	230c      	movs	r3, #12
 8006cec:	617b      	str	r3, [r7, #20]
 8006cee:	e041      	b.n	8006d74 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	4a2f      	ldr	r2, [pc, #188]	@ (8006db0 <USB_SetTurnaroundTime+0x12c>)
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	d906      	bls.n	8006d06 <USB_SetTurnaroundTime+0x82>
 8006cf8:	68bb      	ldr	r3, [r7, #8]
 8006cfa:	4a2e      	ldr	r2, [pc, #184]	@ (8006db4 <USB_SetTurnaroundTime+0x130>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d802      	bhi.n	8006d06 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006d00:	230b      	movs	r3, #11
 8006d02:	617b      	str	r3, [r7, #20]
 8006d04:	e036      	b.n	8006d74 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006d06:	68bb      	ldr	r3, [r7, #8]
 8006d08:	4a2a      	ldr	r2, [pc, #168]	@ (8006db4 <USB_SetTurnaroundTime+0x130>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d906      	bls.n	8006d1c <USB_SetTurnaroundTime+0x98>
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	4a29      	ldr	r2, [pc, #164]	@ (8006db8 <USB_SetTurnaroundTime+0x134>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d802      	bhi.n	8006d1c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006d16:	230a      	movs	r3, #10
 8006d18:	617b      	str	r3, [r7, #20]
 8006d1a:	e02b      	b.n	8006d74 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	4a26      	ldr	r2, [pc, #152]	@ (8006db8 <USB_SetTurnaroundTime+0x134>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d906      	bls.n	8006d32 <USB_SetTurnaroundTime+0xae>
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	4a25      	ldr	r2, [pc, #148]	@ (8006dbc <USB_SetTurnaroundTime+0x138>)
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d202      	bcs.n	8006d32 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006d2c:	2309      	movs	r3, #9
 8006d2e:	617b      	str	r3, [r7, #20]
 8006d30:	e020      	b.n	8006d74 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	4a21      	ldr	r2, [pc, #132]	@ (8006dbc <USB_SetTurnaroundTime+0x138>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d306      	bcc.n	8006d48 <USB_SetTurnaroundTime+0xc4>
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	4a20      	ldr	r2, [pc, #128]	@ (8006dc0 <USB_SetTurnaroundTime+0x13c>)
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d802      	bhi.n	8006d48 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006d42:	2308      	movs	r3, #8
 8006d44:	617b      	str	r3, [r7, #20]
 8006d46:	e015      	b.n	8006d74 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	4a1d      	ldr	r2, [pc, #116]	@ (8006dc0 <USB_SetTurnaroundTime+0x13c>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d906      	bls.n	8006d5e <USB_SetTurnaroundTime+0xda>
 8006d50:	68bb      	ldr	r3, [r7, #8]
 8006d52:	4a1c      	ldr	r2, [pc, #112]	@ (8006dc4 <USB_SetTurnaroundTime+0x140>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d202      	bcs.n	8006d5e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006d58:	2307      	movs	r3, #7
 8006d5a:	617b      	str	r3, [r7, #20]
 8006d5c:	e00a      	b.n	8006d74 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006d5e:	2306      	movs	r3, #6
 8006d60:	617b      	str	r3, [r7, #20]
 8006d62:	e007      	b.n	8006d74 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006d64:	79fb      	ldrb	r3, [r7, #7]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d102      	bne.n	8006d70 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006d6a:	2309      	movs	r3, #9
 8006d6c:	617b      	str	r3, [r7, #20]
 8006d6e:	e001      	b.n	8006d74 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006d70:	2309      	movs	r3, #9
 8006d72:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	68db      	ldr	r3, [r3, #12]
 8006d78:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	68da      	ldr	r2, [r3, #12]
 8006d84:	697b      	ldr	r3, [r7, #20]
 8006d86:	029b      	lsls	r3, r3, #10
 8006d88:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006d8c:	431a      	orrs	r2, r3
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006d92:	2300      	movs	r3, #0
}
 8006d94:	4618      	mov	r0, r3
 8006d96:	371c      	adds	r7, #28
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9e:	4770      	bx	lr
 8006da0:	00d8acbf 	.word	0x00d8acbf
 8006da4:	00e4e1c0 	.word	0x00e4e1c0
 8006da8:	00f42400 	.word	0x00f42400
 8006dac:	01067380 	.word	0x01067380
 8006db0:	011a499f 	.word	0x011a499f
 8006db4:	01312cff 	.word	0x01312cff
 8006db8:	014ca43f 	.word	0x014ca43f
 8006dbc:	016e3600 	.word	0x016e3600
 8006dc0:	01a6ab1f 	.word	0x01a6ab1f
 8006dc4:	01e84800 	.word	0x01e84800

08006dc8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b083      	sub	sp, #12
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	689b      	ldr	r3, [r3, #8]
 8006dd4:	f043 0201 	orr.w	r2, r3, #1
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006ddc:	2300      	movs	r3, #0
}
 8006dde:	4618      	mov	r0, r3
 8006de0:	370c      	adds	r7, #12
 8006de2:	46bd      	mov	sp, r7
 8006de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de8:	4770      	bx	lr

08006dea <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006dea:	b480      	push	{r7}
 8006dec:	b083      	sub	sp, #12
 8006dee:	af00      	add	r7, sp, #0
 8006df0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	689b      	ldr	r3, [r3, #8]
 8006df6:	f023 0201 	bic.w	r2, r3, #1
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006dfe:	2300      	movs	r3, #0
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	370c      	adds	r7, #12
 8006e04:	46bd      	mov	sp, r7
 8006e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0a:	4770      	bx	lr

08006e0c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b084      	sub	sp, #16
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
 8006e14:	460b      	mov	r3, r1
 8006e16:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006e18:	2300      	movs	r3, #0
 8006e1a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	68db      	ldr	r3, [r3, #12]
 8006e20:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006e28:	78fb      	ldrb	r3, [r7, #3]
 8006e2a:	2b01      	cmp	r3, #1
 8006e2c:	d115      	bne.n	8006e5a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	68db      	ldr	r3, [r3, #12]
 8006e32:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006e3a:	200a      	movs	r0, #10
 8006e3c:	f7fa f9f8 	bl	8001230 <HAL_Delay>
      ms += 10U;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	330a      	adds	r3, #10
 8006e44:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006e46:	6878      	ldr	r0, [r7, #4]
 8006e48:	f001 f93b 	bl	80080c2 <USB_GetMode>
 8006e4c:	4603      	mov	r3, r0
 8006e4e:	2b01      	cmp	r3, #1
 8006e50:	d01e      	beq.n	8006e90 <USB_SetCurrentMode+0x84>
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	2bc7      	cmp	r3, #199	@ 0xc7
 8006e56:	d9f0      	bls.n	8006e3a <USB_SetCurrentMode+0x2e>
 8006e58:	e01a      	b.n	8006e90 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006e5a:	78fb      	ldrb	r3, [r7, #3]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d115      	bne.n	8006e8c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	68db      	ldr	r3, [r3, #12]
 8006e64:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006e6c:	200a      	movs	r0, #10
 8006e6e:	f7fa f9df 	bl	8001230 <HAL_Delay>
      ms += 10U;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	330a      	adds	r3, #10
 8006e76:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006e78:	6878      	ldr	r0, [r7, #4]
 8006e7a:	f001 f922 	bl	80080c2 <USB_GetMode>
 8006e7e:	4603      	mov	r3, r0
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d005      	beq.n	8006e90 <USB_SetCurrentMode+0x84>
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	2bc7      	cmp	r3, #199	@ 0xc7
 8006e88:	d9f0      	bls.n	8006e6c <USB_SetCurrentMode+0x60>
 8006e8a:	e001      	b.n	8006e90 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	e005      	b.n	8006e9c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	2bc8      	cmp	r3, #200	@ 0xc8
 8006e94:	d101      	bne.n	8006e9a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006e96:	2301      	movs	r3, #1
 8006e98:	e000      	b.n	8006e9c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006e9a:	2300      	movs	r3, #0
}
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	3710      	adds	r7, #16
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	bd80      	pop	{r7, pc}

08006ea4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006ea4:	b084      	sub	sp, #16
 8006ea6:	b580      	push	{r7, lr}
 8006ea8:	b086      	sub	sp, #24
 8006eaa:	af00      	add	r7, sp, #0
 8006eac:	6078      	str	r0, [r7, #4]
 8006eae:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006eb2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	613b      	str	r3, [r7, #16]
 8006ec2:	e009      	b.n	8006ed8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006ec4:	687a      	ldr	r2, [r7, #4]
 8006ec6:	693b      	ldr	r3, [r7, #16]
 8006ec8:	3340      	adds	r3, #64	@ 0x40
 8006eca:	009b      	lsls	r3, r3, #2
 8006ecc:	4413      	add	r3, r2
 8006ece:	2200      	movs	r2, #0
 8006ed0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006ed2:	693b      	ldr	r3, [r7, #16]
 8006ed4:	3301      	adds	r3, #1
 8006ed6:	613b      	str	r3, [r7, #16]
 8006ed8:	693b      	ldr	r3, [r7, #16]
 8006eda:	2b0e      	cmp	r3, #14
 8006edc:	d9f2      	bls.n	8006ec4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006ede:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d11c      	bne.n	8006f20 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006eec:	685b      	ldr	r3, [r3, #4]
 8006eee:	68fa      	ldr	r2, [r7, #12]
 8006ef0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006ef4:	f043 0302 	orr.w	r3, r3, #2
 8006ef8:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006efe:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	601a      	str	r2, [r3, #0]
 8006f1e:	e005      	b.n	8006f2c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f24:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006f32:	461a      	mov	r2, r3
 8006f34:	2300      	movs	r3, #0
 8006f36:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006f38:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d10d      	bne.n	8006f5c <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006f40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d104      	bne.n	8006f52 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006f48:	2100      	movs	r1, #0
 8006f4a:	6878      	ldr	r0, [r7, #4]
 8006f4c:	f000 f968 	bl	8007220 <USB_SetDevSpeed>
 8006f50:	e008      	b.n	8006f64 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006f52:	2101      	movs	r1, #1
 8006f54:	6878      	ldr	r0, [r7, #4]
 8006f56:	f000 f963 	bl	8007220 <USB_SetDevSpeed>
 8006f5a:	e003      	b.n	8006f64 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006f5c:	2103      	movs	r1, #3
 8006f5e:	6878      	ldr	r0, [r7, #4]
 8006f60:	f000 f95e 	bl	8007220 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006f64:	2110      	movs	r1, #16
 8006f66:	6878      	ldr	r0, [r7, #4]
 8006f68:	f000 f8fa 	bl	8007160 <USB_FlushTxFifo>
 8006f6c:	4603      	mov	r3, r0
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d001      	beq.n	8006f76 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8006f72:	2301      	movs	r3, #1
 8006f74:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006f76:	6878      	ldr	r0, [r7, #4]
 8006f78:	f000 f924 	bl	80071c4 <USB_FlushRxFifo>
 8006f7c:	4603      	mov	r3, r0
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d001      	beq.n	8006f86 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8006f82:	2301      	movs	r3, #1
 8006f84:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f8c:	461a      	mov	r2, r3
 8006f8e:	2300      	movs	r3, #0
 8006f90:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f98:	461a      	mov	r2, r3
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fa4:	461a      	mov	r2, r3
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006faa:	2300      	movs	r3, #0
 8006fac:	613b      	str	r3, [r7, #16]
 8006fae:	e043      	b.n	8007038 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006fb0:	693b      	ldr	r3, [r7, #16]
 8006fb2:	015a      	lsls	r2, r3, #5
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	4413      	add	r3, r2
 8006fb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006fc2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006fc6:	d118      	bne.n	8006ffa <USB_DevInit+0x156>
    {
      if (i == 0U)
 8006fc8:	693b      	ldr	r3, [r7, #16]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d10a      	bne.n	8006fe4 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006fce:	693b      	ldr	r3, [r7, #16]
 8006fd0:	015a      	lsls	r2, r3, #5
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	4413      	add	r3, r2
 8006fd6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fda:	461a      	mov	r2, r3
 8006fdc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006fe0:	6013      	str	r3, [r2, #0]
 8006fe2:	e013      	b.n	800700c <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006fe4:	693b      	ldr	r3, [r7, #16]
 8006fe6:	015a      	lsls	r2, r3, #5
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	4413      	add	r3, r2
 8006fec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ff0:	461a      	mov	r2, r3
 8006ff2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006ff6:	6013      	str	r3, [r2, #0]
 8006ff8:	e008      	b.n	800700c <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006ffa:	693b      	ldr	r3, [r7, #16]
 8006ffc:	015a      	lsls	r2, r3, #5
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	4413      	add	r3, r2
 8007002:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007006:	461a      	mov	r2, r3
 8007008:	2300      	movs	r3, #0
 800700a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800700c:	693b      	ldr	r3, [r7, #16]
 800700e:	015a      	lsls	r2, r3, #5
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	4413      	add	r3, r2
 8007014:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007018:	461a      	mov	r2, r3
 800701a:	2300      	movs	r3, #0
 800701c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800701e:	693b      	ldr	r3, [r7, #16]
 8007020:	015a      	lsls	r2, r3, #5
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	4413      	add	r3, r2
 8007026:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800702a:	461a      	mov	r2, r3
 800702c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007030:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007032:	693b      	ldr	r3, [r7, #16]
 8007034:	3301      	adds	r3, #1
 8007036:	613b      	str	r3, [r7, #16]
 8007038:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800703c:	461a      	mov	r2, r3
 800703e:	693b      	ldr	r3, [r7, #16]
 8007040:	4293      	cmp	r3, r2
 8007042:	d3b5      	bcc.n	8006fb0 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007044:	2300      	movs	r3, #0
 8007046:	613b      	str	r3, [r7, #16]
 8007048:	e043      	b.n	80070d2 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800704a:	693b      	ldr	r3, [r7, #16]
 800704c:	015a      	lsls	r2, r3, #5
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	4413      	add	r3, r2
 8007052:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800705c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007060:	d118      	bne.n	8007094 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8007062:	693b      	ldr	r3, [r7, #16]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d10a      	bne.n	800707e <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007068:	693b      	ldr	r3, [r7, #16]
 800706a:	015a      	lsls	r2, r3, #5
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	4413      	add	r3, r2
 8007070:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007074:	461a      	mov	r2, r3
 8007076:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800707a:	6013      	str	r3, [r2, #0]
 800707c:	e013      	b.n	80070a6 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800707e:	693b      	ldr	r3, [r7, #16]
 8007080:	015a      	lsls	r2, r3, #5
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	4413      	add	r3, r2
 8007086:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800708a:	461a      	mov	r2, r3
 800708c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007090:	6013      	str	r3, [r2, #0]
 8007092:	e008      	b.n	80070a6 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007094:	693b      	ldr	r3, [r7, #16]
 8007096:	015a      	lsls	r2, r3, #5
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	4413      	add	r3, r2
 800709c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070a0:	461a      	mov	r2, r3
 80070a2:	2300      	movs	r3, #0
 80070a4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80070a6:	693b      	ldr	r3, [r7, #16]
 80070a8:	015a      	lsls	r2, r3, #5
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	4413      	add	r3, r2
 80070ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070b2:	461a      	mov	r2, r3
 80070b4:	2300      	movs	r3, #0
 80070b6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80070b8:	693b      	ldr	r3, [r7, #16]
 80070ba:	015a      	lsls	r2, r3, #5
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	4413      	add	r3, r2
 80070c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070c4:	461a      	mov	r2, r3
 80070c6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80070ca:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80070cc:	693b      	ldr	r3, [r7, #16]
 80070ce:	3301      	adds	r3, #1
 80070d0:	613b      	str	r3, [r7, #16]
 80070d2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80070d6:	461a      	mov	r2, r3
 80070d8:	693b      	ldr	r3, [r7, #16]
 80070da:	4293      	cmp	r3, r2
 80070dc:	d3b5      	bcc.n	800704a <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070e4:	691b      	ldr	r3, [r3, #16]
 80070e6:	68fa      	ldr	r2, [r7, #12]
 80070e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80070ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80070f0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2200      	movs	r2, #0
 80070f6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80070fe:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007100:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007104:	2b00      	cmp	r3, #0
 8007106:	d105      	bne.n	8007114 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	699b      	ldr	r3, [r3, #24]
 800710c:	f043 0210 	orr.w	r2, r3, #16
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	699a      	ldr	r2, [r3, #24]
 8007118:	4b0f      	ldr	r3, [pc, #60]	@ (8007158 <USB_DevInit+0x2b4>)
 800711a:	4313      	orrs	r3, r2
 800711c:	687a      	ldr	r2, [r7, #4]
 800711e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007120:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007124:	2b00      	cmp	r3, #0
 8007126:	d005      	beq.n	8007134 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	699b      	ldr	r3, [r3, #24]
 800712c:	f043 0208 	orr.w	r2, r3, #8
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007134:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007138:	2b01      	cmp	r3, #1
 800713a:	d105      	bne.n	8007148 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	699a      	ldr	r2, [r3, #24]
 8007140:	4b06      	ldr	r3, [pc, #24]	@ (800715c <USB_DevInit+0x2b8>)
 8007142:	4313      	orrs	r3, r2
 8007144:	687a      	ldr	r2, [r7, #4]
 8007146:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007148:	7dfb      	ldrb	r3, [r7, #23]
}
 800714a:	4618      	mov	r0, r3
 800714c:	3718      	adds	r7, #24
 800714e:	46bd      	mov	sp, r7
 8007150:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007154:	b004      	add	sp, #16
 8007156:	4770      	bx	lr
 8007158:	803c3800 	.word	0x803c3800
 800715c:	40000004 	.word	0x40000004

08007160 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007160:	b480      	push	{r7}
 8007162:	b085      	sub	sp, #20
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
 8007168:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800716a:	2300      	movs	r3, #0
 800716c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	3301      	adds	r3, #1
 8007172:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800717a:	d901      	bls.n	8007180 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800717c:	2303      	movs	r3, #3
 800717e:	e01b      	b.n	80071b8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	691b      	ldr	r3, [r3, #16]
 8007184:	2b00      	cmp	r3, #0
 8007186:	daf2      	bge.n	800716e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007188:	2300      	movs	r3, #0
 800718a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	019b      	lsls	r3, r3, #6
 8007190:	f043 0220 	orr.w	r2, r3, #32
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	3301      	adds	r3, #1
 800719c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80071a4:	d901      	bls.n	80071aa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80071a6:	2303      	movs	r3, #3
 80071a8:	e006      	b.n	80071b8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	691b      	ldr	r3, [r3, #16]
 80071ae:	f003 0320 	and.w	r3, r3, #32
 80071b2:	2b20      	cmp	r3, #32
 80071b4:	d0f0      	beq.n	8007198 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80071b6:	2300      	movs	r3, #0
}
 80071b8:	4618      	mov	r0, r3
 80071ba:	3714      	adds	r7, #20
 80071bc:	46bd      	mov	sp, r7
 80071be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c2:	4770      	bx	lr

080071c4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80071c4:	b480      	push	{r7}
 80071c6:	b085      	sub	sp, #20
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80071cc:	2300      	movs	r3, #0
 80071ce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	3301      	adds	r3, #1
 80071d4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80071dc:	d901      	bls.n	80071e2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80071de:	2303      	movs	r3, #3
 80071e0:	e018      	b.n	8007214 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	691b      	ldr	r3, [r3, #16]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	daf2      	bge.n	80071d0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80071ea:	2300      	movs	r3, #0
 80071ec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	2210      	movs	r2, #16
 80071f2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	3301      	adds	r3, #1
 80071f8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007200:	d901      	bls.n	8007206 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007202:	2303      	movs	r3, #3
 8007204:	e006      	b.n	8007214 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	691b      	ldr	r3, [r3, #16]
 800720a:	f003 0310 	and.w	r3, r3, #16
 800720e:	2b10      	cmp	r3, #16
 8007210:	d0f0      	beq.n	80071f4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007212:	2300      	movs	r3, #0
}
 8007214:	4618      	mov	r0, r3
 8007216:	3714      	adds	r7, #20
 8007218:	46bd      	mov	sp, r7
 800721a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721e:	4770      	bx	lr

08007220 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007220:	b480      	push	{r7}
 8007222:	b085      	sub	sp, #20
 8007224:	af00      	add	r7, sp, #0
 8007226:	6078      	str	r0, [r7, #4]
 8007228:	460b      	mov	r3, r1
 800722a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007236:	681a      	ldr	r2, [r3, #0]
 8007238:	78fb      	ldrb	r3, [r7, #3]
 800723a:	68f9      	ldr	r1, [r7, #12]
 800723c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007240:	4313      	orrs	r3, r2
 8007242:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007244:	2300      	movs	r3, #0
}
 8007246:	4618      	mov	r0, r3
 8007248:	3714      	adds	r7, #20
 800724a:	46bd      	mov	sp, r7
 800724c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007250:	4770      	bx	lr

08007252 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8007252:	b480      	push	{r7}
 8007254:	b087      	sub	sp, #28
 8007256:	af00      	add	r7, sp, #0
 8007258:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800725e:	693b      	ldr	r3, [r7, #16]
 8007260:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007264:	689b      	ldr	r3, [r3, #8]
 8007266:	f003 0306 	and.w	r3, r3, #6
 800726a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d102      	bne.n	8007278 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007272:	2300      	movs	r3, #0
 8007274:	75fb      	strb	r3, [r7, #23]
 8007276:	e00a      	b.n	800728e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	2b02      	cmp	r3, #2
 800727c:	d002      	beq.n	8007284 <USB_GetDevSpeed+0x32>
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	2b06      	cmp	r3, #6
 8007282:	d102      	bne.n	800728a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007284:	2302      	movs	r3, #2
 8007286:	75fb      	strb	r3, [r7, #23]
 8007288:	e001      	b.n	800728e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800728a:	230f      	movs	r3, #15
 800728c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800728e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007290:	4618      	mov	r0, r3
 8007292:	371c      	adds	r7, #28
 8007294:	46bd      	mov	sp, r7
 8007296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729a:	4770      	bx	lr

0800729c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800729c:	b480      	push	{r7}
 800729e:	b085      	sub	sp, #20
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
 80072a4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	781b      	ldrb	r3, [r3, #0]
 80072ae:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	785b      	ldrb	r3, [r3, #1]
 80072b4:	2b01      	cmp	r3, #1
 80072b6:	d139      	bne.n	800732c <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072be:	69da      	ldr	r2, [r3, #28]
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	781b      	ldrb	r3, [r3, #0]
 80072c4:	f003 030f 	and.w	r3, r3, #15
 80072c8:	2101      	movs	r1, #1
 80072ca:	fa01 f303 	lsl.w	r3, r1, r3
 80072ce:	b29b      	uxth	r3, r3
 80072d0:	68f9      	ldr	r1, [r7, #12]
 80072d2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80072d6:	4313      	orrs	r3, r2
 80072d8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	015a      	lsls	r2, r3, #5
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	4413      	add	r3, r2
 80072e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d153      	bne.n	8007398 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80072f0:	68bb      	ldr	r3, [r7, #8]
 80072f2:	015a      	lsls	r2, r3, #5
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	4413      	add	r3, r2
 80072f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072fc:	681a      	ldr	r2, [r3, #0]
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	689b      	ldr	r3, [r3, #8]
 8007302:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007306:	683b      	ldr	r3, [r7, #0]
 8007308:	791b      	ldrb	r3, [r3, #4]
 800730a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800730c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800730e:	68bb      	ldr	r3, [r7, #8]
 8007310:	059b      	lsls	r3, r3, #22
 8007312:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007314:	431a      	orrs	r2, r3
 8007316:	68bb      	ldr	r3, [r7, #8]
 8007318:	0159      	lsls	r1, r3, #5
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	440b      	add	r3, r1
 800731e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007322:	4619      	mov	r1, r3
 8007324:	4b20      	ldr	r3, [pc, #128]	@ (80073a8 <USB_ActivateEndpoint+0x10c>)
 8007326:	4313      	orrs	r3, r2
 8007328:	600b      	str	r3, [r1, #0]
 800732a:	e035      	b.n	8007398 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007332:	69da      	ldr	r2, [r3, #28]
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	781b      	ldrb	r3, [r3, #0]
 8007338:	f003 030f 	and.w	r3, r3, #15
 800733c:	2101      	movs	r1, #1
 800733e:	fa01 f303 	lsl.w	r3, r1, r3
 8007342:	041b      	lsls	r3, r3, #16
 8007344:	68f9      	ldr	r1, [r7, #12]
 8007346:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800734a:	4313      	orrs	r3, r2
 800734c:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800734e:	68bb      	ldr	r3, [r7, #8]
 8007350:	015a      	lsls	r2, r3, #5
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	4413      	add	r3, r2
 8007356:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007360:	2b00      	cmp	r3, #0
 8007362:	d119      	bne.n	8007398 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	015a      	lsls	r2, r3, #5
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	4413      	add	r3, r2
 800736c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007370:	681a      	ldr	r2, [r3, #0]
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	689b      	ldr	r3, [r3, #8]
 8007376:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	791b      	ldrb	r3, [r3, #4]
 800737e:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007380:	430b      	orrs	r3, r1
 8007382:	431a      	orrs	r2, r3
 8007384:	68bb      	ldr	r3, [r7, #8]
 8007386:	0159      	lsls	r1, r3, #5
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	440b      	add	r3, r1
 800738c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007390:	4619      	mov	r1, r3
 8007392:	4b05      	ldr	r3, [pc, #20]	@ (80073a8 <USB_ActivateEndpoint+0x10c>)
 8007394:	4313      	orrs	r3, r2
 8007396:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007398:	2300      	movs	r3, #0
}
 800739a:	4618      	mov	r0, r3
 800739c:	3714      	adds	r7, #20
 800739e:	46bd      	mov	sp, r7
 80073a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a4:	4770      	bx	lr
 80073a6:	bf00      	nop
 80073a8:	10008000 	.word	0x10008000

080073ac <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b085      	sub	sp, #20
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
 80073b4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	781b      	ldrb	r3, [r3, #0]
 80073be:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	785b      	ldrb	r3, [r3, #1]
 80073c4:	2b01      	cmp	r3, #1
 80073c6:	d161      	bne.n	800748c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	015a      	lsls	r2, r3, #5
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	4413      	add	r3, r2
 80073d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80073da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80073de:	d11f      	bne.n	8007420 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	015a      	lsls	r2, r3, #5
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	4413      	add	r3, r2
 80073e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	68ba      	ldr	r2, [r7, #8]
 80073f0:	0151      	lsls	r1, r2, #5
 80073f2:	68fa      	ldr	r2, [r7, #12]
 80073f4:	440a      	add	r2, r1
 80073f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80073fa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80073fe:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	015a      	lsls	r2, r3, #5
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	4413      	add	r3, r2
 8007408:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	68ba      	ldr	r2, [r7, #8]
 8007410:	0151      	lsls	r1, r2, #5
 8007412:	68fa      	ldr	r2, [r7, #12]
 8007414:	440a      	add	r2, r1
 8007416:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800741a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800741e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007426:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007428:	683b      	ldr	r3, [r7, #0]
 800742a:	781b      	ldrb	r3, [r3, #0]
 800742c:	f003 030f 	and.w	r3, r3, #15
 8007430:	2101      	movs	r1, #1
 8007432:	fa01 f303 	lsl.w	r3, r1, r3
 8007436:	b29b      	uxth	r3, r3
 8007438:	43db      	mvns	r3, r3
 800743a:	68f9      	ldr	r1, [r7, #12]
 800743c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007440:	4013      	ands	r3, r2
 8007442:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800744a:	69da      	ldr	r2, [r3, #28]
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	781b      	ldrb	r3, [r3, #0]
 8007450:	f003 030f 	and.w	r3, r3, #15
 8007454:	2101      	movs	r1, #1
 8007456:	fa01 f303 	lsl.w	r3, r1, r3
 800745a:	b29b      	uxth	r3, r3
 800745c:	43db      	mvns	r3, r3
 800745e:	68f9      	ldr	r1, [r7, #12]
 8007460:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007464:	4013      	ands	r3, r2
 8007466:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007468:	68bb      	ldr	r3, [r7, #8]
 800746a:	015a      	lsls	r2, r3, #5
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	4413      	add	r3, r2
 8007470:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007474:	681a      	ldr	r2, [r3, #0]
 8007476:	68bb      	ldr	r3, [r7, #8]
 8007478:	0159      	lsls	r1, r3, #5
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	440b      	add	r3, r1
 800747e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007482:	4619      	mov	r1, r3
 8007484:	4b35      	ldr	r3, [pc, #212]	@ (800755c <USB_DeactivateEndpoint+0x1b0>)
 8007486:	4013      	ands	r3, r2
 8007488:	600b      	str	r3, [r1, #0]
 800748a:	e060      	b.n	800754e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	015a      	lsls	r2, r3, #5
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	4413      	add	r3, r2
 8007494:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800749e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80074a2:	d11f      	bne.n	80074e4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	015a      	lsls	r2, r3, #5
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	4413      	add	r3, r2
 80074ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	68ba      	ldr	r2, [r7, #8]
 80074b4:	0151      	lsls	r1, r2, #5
 80074b6:	68fa      	ldr	r2, [r7, #12]
 80074b8:	440a      	add	r2, r1
 80074ba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80074be:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80074c2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80074c4:	68bb      	ldr	r3, [r7, #8]
 80074c6:	015a      	lsls	r2, r3, #5
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	4413      	add	r3, r2
 80074cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	68ba      	ldr	r2, [r7, #8]
 80074d4:	0151      	lsls	r1, r2, #5
 80074d6:	68fa      	ldr	r2, [r7, #12]
 80074d8:	440a      	add	r2, r1
 80074da:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80074de:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80074e2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	781b      	ldrb	r3, [r3, #0]
 80074f0:	f003 030f 	and.w	r3, r3, #15
 80074f4:	2101      	movs	r1, #1
 80074f6:	fa01 f303 	lsl.w	r3, r1, r3
 80074fa:	041b      	lsls	r3, r3, #16
 80074fc:	43db      	mvns	r3, r3
 80074fe:	68f9      	ldr	r1, [r7, #12]
 8007500:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007504:	4013      	ands	r3, r2
 8007506:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800750e:	69da      	ldr	r2, [r3, #28]
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	781b      	ldrb	r3, [r3, #0]
 8007514:	f003 030f 	and.w	r3, r3, #15
 8007518:	2101      	movs	r1, #1
 800751a:	fa01 f303 	lsl.w	r3, r1, r3
 800751e:	041b      	lsls	r3, r3, #16
 8007520:	43db      	mvns	r3, r3
 8007522:	68f9      	ldr	r1, [r7, #12]
 8007524:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007528:	4013      	ands	r3, r2
 800752a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	015a      	lsls	r2, r3, #5
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	4413      	add	r3, r2
 8007534:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007538:	681a      	ldr	r2, [r3, #0]
 800753a:	68bb      	ldr	r3, [r7, #8]
 800753c:	0159      	lsls	r1, r3, #5
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	440b      	add	r3, r1
 8007542:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007546:	4619      	mov	r1, r3
 8007548:	4b05      	ldr	r3, [pc, #20]	@ (8007560 <USB_DeactivateEndpoint+0x1b4>)
 800754a:	4013      	ands	r3, r2
 800754c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800754e:	2300      	movs	r3, #0
}
 8007550:	4618      	mov	r0, r3
 8007552:	3714      	adds	r7, #20
 8007554:	46bd      	mov	sp, r7
 8007556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755a:	4770      	bx	lr
 800755c:	ec337800 	.word	0xec337800
 8007560:	eff37800 	.word	0xeff37800

08007564 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b08a      	sub	sp, #40	@ 0x28
 8007568:	af02      	add	r7, sp, #8
 800756a:	60f8      	str	r0, [r7, #12]
 800756c:	60b9      	str	r1, [r7, #8]
 800756e:	4613      	mov	r3, r2
 8007570:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007576:	68bb      	ldr	r3, [r7, #8]
 8007578:	781b      	ldrb	r3, [r3, #0]
 800757a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800757c:	68bb      	ldr	r3, [r7, #8]
 800757e:	785b      	ldrb	r3, [r3, #1]
 8007580:	2b01      	cmp	r3, #1
 8007582:	f040 8181 	bne.w	8007888 <USB_EPStartXfer+0x324>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	691b      	ldr	r3, [r3, #16]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d132      	bne.n	80075f4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800758e:	69bb      	ldr	r3, [r7, #24]
 8007590:	015a      	lsls	r2, r3, #5
 8007592:	69fb      	ldr	r3, [r7, #28]
 8007594:	4413      	add	r3, r2
 8007596:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800759a:	691a      	ldr	r2, [r3, #16]
 800759c:	69bb      	ldr	r3, [r7, #24]
 800759e:	0159      	lsls	r1, r3, #5
 80075a0:	69fb      	ldr	r3, [r7, #28]
 80075a2:	440b      	add	r3, r1
 80075a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075a8:	4619      	mov	r1, r3
 80075aa:	4ba5      	ldr	r3, [pc, #660]	@ (8007840 <USB_EPStartXfer+0x2dc>)
 80075ac:	4013      	ands	r3, r2
 80075ae:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80075b0:	69bb      	ldr	r3, [r7, #24]
 80075b2:	015a      	lsls	r2, r3, #5
 80075b4:	69fb      	ldr	r3, [r7, #28]
 80075b6:	4413      	add	r3, r2
 80075b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075bc:	691b      	ldr	r3, [r3, #16]
 80075be:	69ba      	ldr	r2, [r7, #24]
 80075c0:	0151      	lsls	r1, r2, #5
 80075c2:	69fa      	ldr	r2, [r7, #28]
 80075c4:	440a      	add	r2, r1
 80075c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80075ca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80075ce:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80075d0:	69bb      	ldr	r3, [r7, #24]
 80075d2:	015a      	lsls	r2, r3, #5
 80075d4:	69fb      	ldr	r3, [r7, #28]
 80075d6:	4413      	add	r3, r2
 80075d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075dc:	691a      	ldr	r2, [r3, #16]
 80075de:	69bb      	ldr	r3, [r7, #24]
 80075e0:	0159      	lsls	r1, r3, #5
 80075e2:	69fb      	ldr	r3, [r7, #28]
 80075e4:	440b      	add	r3, r1
 80075e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075ea:	4619      	mov	r1, r3
 80075ec:	4b95      	ldr	r3, [pc, #596]	@ (8007844 <USB_EPStartXfer+0x2e0>)
 80075ee:	4013      	ands	r3, r2
 80075f0:	610b      	str	r3, [r1, #16]
 80075f2:	e092      	b.n	800771a <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80075f4:	69bb      	ldr	r3, [r7, #24]
 80075f6:	015a      	lsls	r2, r3, #5
 80075f8:	69fb      	ldr	r3, [r7, #28]
 80075fa:	4413      	add	r3, r2
 80075fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007600:	691a      	ldr	r2, [r3, #16]
 8007602:	69bb      	ldr	r3, [r7, #24]
 8007604:	0159      	lsls	r1, r3, #5
 8007606:	69fb      	ldr	r3, [r7, #28]
 8007608:	440b      	add	r3, r1
 800760a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800760e:	4619      	mov	r1, r3
 8007610:	4b8c      	ldr	r3, [pc, #560]	@ (8007844 <USB_EPStartXfer+0x2e0>)
 8007612:	4013      	ands	r3, r2
 8007614:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007616:	69bb      	ldr	r3, [r7, #24]
 8007618:	015a      	lsls	r2, r3, #5
 800761a:	69fb      	ldr	r3, [r7, #28]
 800761c:	4413      	add	r3, r2
 800761e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007622:	691a      	ldr	r2, [r3, #16]
 8007624:	69bb      	ldr	r3, [r7, #24]
 8007626:	0159      	lsls	r1, r3, #5
 8007628:	69fb      	ldr	r3, [r7, #28]
 800762a:	440b      	add	r3, r1
 800762c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007630:	4619      	mov	r1, r3
 8007632:	4b83      	ldr	r3, [pc, #524]	@ (8007840 <USB_EPStartXfer+0x2dc>)
 8007634:	4013      	ands	r3, r2
 8007636:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8007638:	69bb      	ldr	r3, [r7, #24]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d11a      	bne.n	8007674 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800763e:	68bb      	ldr	r3, [r7, #8]
 8007640:	691a      	ldr	r2, [r3, #16]
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	689b      	ldr	r3, [r3, #8]
 8007646:	429a      	cmp	r2, r3
 8007648:	d903      	bls.n	8007652 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	689a      	ldr	r2, [r3, #8]
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007652:	69bb      	ldr	r3, [r7, #24]
 8007654:	015a      	lsls	r2, r3, #5
 8007656:	69fb      	ldr	r3, [r7, #28]
 8007658:	4413      	add	r3, r2
 800765a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800765e:	691b      	ldr	r3, [r3, #16]
 8007660:	69ba      	ldr	r2, [r7, #24]
 8007662:	0151      	lsls	r1, r2, #5
 8007664:	69fa      	ldr	r2, [r7, #28]
 8007666:	440a      	add	r2, r1
 8007668:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800766c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007670:	6113      	str	r3, [r2, #16]
 8007672:	e01b      	b.n	80076ac <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007674:	69bb      	ldr	r3, [r7, #24]
 8007676:	015a      	lsls	r2, r3, #5
 8007678:	69fb      	ldr	r3, [r7, #28]
 800767a:	4413      	add	r3, r2
 800767c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007680:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	6919      	ldr	r1, [r3, #16]
 8007686:	68bb      	ldr	r3, [r7, #8]
 8007688:	689b      	ldr	r3, [r3, #8]
 800768a:	440b      	add	r3, r1
 800768c:	1e59      	subs	r1, r3, #1
 800768e:	68bb      	ldr	r3, [r7, #8]
 8007690:	689b      	ldr	r3, [r3, #8]
 8007692:	fbb1 f3f3 	udiv	r3, r1, r3
 8007696:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007698:	4b6b      	ldr	r3, [pc, #428]	@ (8007848 <USB_EPStartXfer+0x2e4>)
 800769a:	400b      	ands	r3, r1
 800769c:	69b9      	ldr	r1, [r7, #24]
 800769e:	0148      	lsls	r0, r1, #5
 80076a0:	69f9      	ldr	r1, [r7, #28]
 80076a2:	4401      	add	r1, r0
 80076a4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80076a8:	4313      	orrs	r3, r2
 80076aa:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80076ac:	69bb      	ldr	r3, [r7, #24]
 80076ae:	015a      	lsls	r2, r3, #5
 80076b0:	69fb      	ldr	r3, [r7, #28]
 80076b2:	4413      	add	r3, r2
 80076b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076b8:	691a      	ldr	r2, [r3, #16]
 80076ba:	68bb      	ldr	r3, [r7, #8]
 80076bc:	691b      	ldr	r3, [r3, #16]
 80076be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80076c2:	69b9      	ldr	r1, [r7, #24]
 80076c4:	0148      	lsls	r0, r1, #5
 80076c6:	69f9      	ldr	r1, [r7, #28]
 80076c8:	4401      	add	r1, r0
 80076ca:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80076ce:	4313      	orrs	r3, r2
 80076d0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80076d2:	68bb      	ldr	r3, [r7, #8]
 80076d4:	791b      	ldrb	r3, [r3, #4]
 80076d6:	2b01      	cmp	r3, #1
 80076d8:	d11f      	bne.n	800771a <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80076da:	69bb      	ldr	r3, [r7, #24]
 80076dc:	015a      	lsls	r2, r3, #5
 80076de:	69fb      	ldr	r3, [r7, #28]
 80076e0:	4413      	add	r3, r2
 80076e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076e6:	691b      	ldr	r3, [r3, #16]
 80076e8:	69ba      	ldr	r2, [r7, #24]
 80076ea:	0151      	lsls	r1, r2, #5
 80076ec:	69fa      	ldr	r2, [r7, #28]
 80076ee:	440a      	add	r2, r1
 80076f0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80076f4:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80076f8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80076fa:	69bb      	ldr	r3, [r7, #24]
 80076fc:	015a      	lsls	r2, r3, #5
 80076fe:	69fb      	ldr	r3, [r7, #28]
 8007700:	4413      	add	r3, r2
 8007702:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007706:	691b      	ldr	r3, [r3, #16]
 8007708:	69ba      	ldr	r2, [r7, #24]
 800770a:	0151      	lsls	r1, r2, #5
 800770c:	69fa      	ldr	r2, [r7, #28]
 800770e:	440a      	add	r2, r1
 8007710:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007714:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007718:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800771a:	79fb      	ldrb	r3, [r7, #7]
 800771c:	2b01      	cmp	r3, #1
 800771e:	d14b      	bne.n	80077b8 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	69db      	ldr	r3, [r3, #28]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d009      	beq.n	800773c <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007728:	69bb      	ldr	r3, [r7, #24]
 800772a:	015a      	lsls	r2, r3, #5
 800772c:	69fb      	ldr	r3, [r7, #28]
 800772e:	4413      	add	r3, r2
 8007730:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007734:	461a      	mov	r2, r3
 8007736:	68bb      	ldr	r3, [r7, #8]
 8007738:	69db      	ldr	r3, [r3, #28]
 800773a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	791b      	ldrb	r3, [r3, #4]
 8007740:	2b01      	cmp	r3, #1
 8007742:	d128      	bne.n	8007796 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007744:	69fb      	ldr	r3, [r7, #28]
 8007746:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800774a:	689b      	ldr	r3, [r3, #8]
 800774c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007750:	2b00      	cmp	r3, #0
 8007752:	d110      	bne.n	8007776 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007754:	69bb      	ldr	r3, [r7, #24]
 8007756:	015a      	lsls	r2, r3, #5
 8007758:	69fb      	ldr	r3, [r7, #28]
 800775a:	4413      	add	r3, r2
 800775c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	69ba      	ldr	r2, [r7, #24]
 8007764:	0151      	lsls	r1, r2, #5
 8007766:	69fa      	ldr	r2, [r7, #28]
 8007768:	440a      	add	r2, r1
 800776a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800776e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007772:	6013      	str	r3, [r2, #0]
 8007774:	e00f      	b.n	8007796 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007776:	69bb      	ldr	r3, [r7, #24]
 8007778:	015a      	lsls	r2, r3, #5
 800777a:	69fb      	ldr	r3, [r7, #28]
 800777c:	4413      	add	r3, r2
 800777e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	69ba      	ldr	r2, [r7, #24]
 8007786:	0151      	lsls	r1, r2, #5
 8007788:	69fa      	ldr	r2, [r7, #28]
 800778a:	440a      	add	r2, r1
 800778c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007790:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007794:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007796:	69bb      	ldr	r3, [r7, #24]
 8007798:	015a      	lsls	r2, r3, #5
 800779a:	69fb      	ldr	r3, [r7, #28]
 800779c:	4413      	add	r3, r2
 800779e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	69ba      	ldr	r2, [r7, #24]
 80077a6:	0151      	lsls	r1, r2, #5
 80077a8:	69fa      	ldr	r2, [r7, #28]
 80077aa:	440a      	add	r2, r1
 80077ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077b0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80077b4:	6013      	str	r3, [r2, #0]
 80077b6:	e16a      	b.n	8007a8e <USB_EPStartXfer+0x52a>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80077b8:	69bb      	ldr	r3, [r7, #24]
 80077ba:	015a      	lsls	r2, r3, #5
 80077bc:	69fb      	ldr	r3, [r7, #28]
 80077be:	4413      	add	r3, r2
 80077c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	69ba      	ldr	r2, [r7, #24]
 80077c8:	0151      	lsls	r1, r2, #5
 80077ca:	69fa      	ldr	r2, [r7, #28]
 80077cc:	440a      	add	r2, r1
 80077ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077d2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80077d6:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	791b      	ldrb	r3, [r3, #4]
 80077dc:	2b01      	cmp	r3, #1
 80077de:	d015      	beq.n	800780c <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80077e0:	68bb      	ldr	r3, [r7, #8]
 80077e2:	691b      	ldr	r3, [r3, #16]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	f000 8152 	beq.w	8007a8e <USB_EPStartXfer+0x52a>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80077ea:	69fb      	ldr	r3, [r7, #28]
 80077ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80077f2:	68bb      	ldr	r3, [r7, #8]
 80077f4:	781b      	ldrb	r3, [r3, #0]
 80077f6:	f003 030f 	and.w	r3, r3, #15
 80077fa:	2101      	movs	r1, #1
 80077fc:	fa01 f303 	lsl.w	r3, r1, r3
 8007800:	69f9      	ldr	r1, [r7, #28]
 8007802:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007806:	4313      	orrs	r3, r2
 8007808:	634b      	str	r3, [r1, #52]	@ 0x34
 800780a:	e140      	b.n	8007a8e <USB_EPStartXfer+0x52a>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800780c:	69fb      	ldr	r3, [r7, #28]
 800780e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007812:	689b      	ldr	r3, [r3, #8]
 8007814:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007818:	2b00      	cmp	r3, #0
 800781a:	d117      	bne.n	800784c <USB_EPStartXfer+0x2e8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800781c:	69bb      	ldr	r3, [r7, #24]
 800781e:	015a      	lsls	r2, r3, #5
 8007820:	69fb      	ldr	r3, [r7, #28]
 8007822:	4413      	add	r3, r2
 8007824:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	69ba      	ldr	r2, [r7, #24]
 800782c:	0151      	lsls	r1, r2, #5
 800782e:	69fa      	ldr	r2, [r7, #28]
 8007830:	440a      	add	r2, r1
 8007832:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007836:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800783a:	6013      	str	r3, [r2, #0]
 800783c:	e016      	b.n	800786c <USB_EPStartXfer+0x308>
 800783e:	bf00      	nop
 8007840:	e007ffff 	.word	0xe007ffff
 8007844:	fff80000 	.word	0xfff80000
 8007848:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800784c:	69bb      	ldr	r3, [r7, #24]
 800784e:	015a      	lsls	r2, r3, #5
 8007850:	69fb      	ldr	r3, [r7, #28]
 8007852:	4413      	add	r3, r2
 8007854:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	69ba      	ldr	r2, [r7, #24]
 800785c:	0151      	lsls	r1, r2, #5
 800785e:	69fa      	ldr	r2, [r7, #28]
 8007860:	440a      	add	r2, r1
 8007862:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007866:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800786a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800786c:	68bb      	ldr	r3, [r7, #8]
 800786e:	68d9      	ldr	r1, [r3, #12]
 8007870:	68bb      	ldr	r3, [r7, #8]
 8007872:	781a      	ldrb	r2, [r3, #0]
 8007874:	68bb      	ldr	r3, [r7, #8]
 8007876:	691b      	ldr	r3, [r3, #16]
 8007878:	b298      	uxth	r0, r3
 800787a:	79fb      	ldrb	r3, [r7, #7]
 800787c:	9300      	str	r3, [sp, #0]
 800787e:	4603      	mov	r3, r0
 8007880:	68f8      	ldr	r0, [r7, #12]
 8007882:	f000 f9b9 	bl	8007bf8 <USB_WritePacket>
 8007886:	e102      	b.n	8007a8e <USB_EPStartXfer+0x52a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007888:	69bb      	ldr	r3, [r7, #24]
 800788a:	015a      	lsls	r2, r3, #5
 800788c:	69fb      	ldr	r3, [r7, #28]
 800788e:	4413      	add	r3, r2
 8007890:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007894:	691a      	ldr	r2, [r3, #16]
 8007896:	69bb      	ldr	r3, [r7, #24]
 8007898:	0159      	lsls	r1, r3, #5
 800789a:	69fb      	ldr	r3, [r7, #28]
 800789c:	440b      	add	r3, r1
 800789e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078a2:	4619      	mov	r1, r3
 80078a4:	4b7c      	ldr	r3, [pc, #496]	@ (8007a98 <USB_EPStartXfer+0x534>)
 80078a6:	4013      	ands	r3, r2
 80078a8:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80078aa:	69bb      	ldr	r3, [r7, #24]
 80078ac:	015a      	lsls	r2, r3, #5
 80078ae:	69fb      	ldr	r3, [r7, #28]
 80078b0:	4413      	add	r3, r2
 80078b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078b6:	691a      	ldr	r2, [r3, #16]
 80078b8:	69bb      	ldr	r3, [r7, #24]
 80078ba:	0159      	lsls	r1, r3, #5
 80078bc:	69fb      	ldr	r3, [r7, #28]
 80078be:	440b      	add	r3, r1
 80078c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078c4:	4619      	mov	r1, r3
 80078c6:	4b75      	ldr	r3, [pc, #468]	@ (8007a9c <USB_EPStartXfer+0x538>)
 80078c8:	4013      	ands	r3, r2
 80078ca:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 80078cc:	69bb      	ldr	r3, [r7, #24]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d12f      	bne.n	8007932 <USB_EPStartXfer+0x3ce>
    {
      if (ep->xfer_len > 0U)
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	691b      	ldr	r3, [r3, #16]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d003      	beq.n	80078e2 <USB_EPStartXfer+0x37e>
      {
        ep->xfer_len = ep->maxpacket;
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	689a      	ldr	r2, [r3, #8]
 80078de:	68bb      	ldr	r3, [r7, #8]
 80078e0:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	689a      	ldr	r2, [r3, #8]
 80078e6:	68bb      	ldr	r3, [r7, #8]
 80078e8:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80078ea:	69bb      	ldr	r3, [r7, #24]
 80078ec:	015a      	lsls	r2, r3, #5
 80078ee:	69fb      	ldr	r3, [r7, #28]
 80078f0:	4413      	add	r3, r2
 80078f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078f6:	691a      	ldr	r2, [r3, #16]
 80078f8:	68bb      	ldr	r3, [r7, #8]
 80078fa:	6a1b      	ldr	r3, [r3, #32]
 80078fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007900:	69b9      	ldr	r1, [r7, #24]
 8007902:	0148      	lsls	r0, r1, #5
 8007904:	69f9      	ldr	r1, [r7, #28]
 8007906:	4401      	add	r1, r0
 8007908:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800790c:	4313      	orrs	r3, r2
 800790e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007910:	69bb      	ldr	r3, [r7, #24]
 8007912:	015a      	lsls	r2, r3, #5
 8007914:	69fb      	ldr	r3, [r7, #28]
 8007916:	4413      	add	r3, r2
 8007918:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800791c:	691b      	ldr	r3, [r3, #16]
 800791e:	69ba      	ldr	r2, [r7, #24]
 8007920:	0151      	lsls	r1, r2, #5
 8007922:	69fa      	ldr	r2, [r7, #28]
 8007924:	440a      	add	r2, r1
 8007926:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800792a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800792e:	6113      	str	r3, [r2, #16]
 8007930:	e05f      	b.n	80079f2 <USB_EPStartXfer+0x48e>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8007932:	68bb      	ldr	r3, [r7, #8]
 8007934:	691b      	ldr	r3, [r3, #16]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d123      	bne.n	8007982 <USB_EPStartXfer+0x41e>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800793a:	69bb      	ldr	r3, [r7, #24]
 800793c:	015a      	lsls	r2, r3, #5
 800793e:	69fb      	ldr	r3, [r7, #28]
 8007940:	4413      	add	r3, r2
 8007942:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007946:	691a      	ldr	r2, [r3, #16]
 8007948:	68bb      	ldr	r3, [r7, #8]
 800794a:	689b      	ldr	r3, [r3, #8]
 800794c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007950:	69b9      	ldr	r1, [r7, #24]
 8007952:	0148      	lsls	r0, r1, #5
 8007954:	69f9      	ldr	r1, [r7, #28]
 8007956:	4401      	add	r1, r0
 8007958:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800795c:	4313      	orrs	r3, r2
 800795e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007960:	69bb      	ldr	r3, [r7, #24]
 8007962:	015a      	lsls	r2, r3, #5
 8007964:	69fb      	ldr	r3, [r7, #28]
 8007966:	4413      	add	r3, r2
 8007968:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800796c:	691b      	ldr	r3, [r3, #16]
 800796e:	69ba      	ldr	r2, [r7, #24]
 8007970:	0151      	lsls	r1, r2, #5
 8007972:	69fa      	ldr	r2, [r7, #28]
 8007974:	440a      	add	r2, r1
 8007976:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800797a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800797e:	6113      	str	r3, [r2, #16]
 8007980:	e037      	b.n	80079f2 <USB_EPStartXfer+0x48e>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007982:	68bb      	ldr	r3, [r7, #8]
 8007984:	691a      	ldr	r2, [r3, #16]
 8007986:	68bb      	ldr	r3, [r7, #8]
 8007988:	689b      	ldr	r3, [r3, #8]
 800798a:	4413      	add	r3, r2
 800798c:	1e5a      	subs	r2, r3, #1
 800798e:	68bb      	ldr	r3, [r7, #8]
 8007990:	689b      	ldr	r3, [r3, #8]
 8007992:	fbb2 f3f3 	udiv	r3, r2, r3
 8007996:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	689b      	ldr	r3, [r3, #8]
 800799c:	8afa      	ldrh	r2, [r7, #22]
 800799e:	fb03 f202 	mul.w	r2, r3, r2
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80079a6:	69bb      	ldr	r3, [r7, #24]
 80079a8:	015a      	lsls	r2, r3, #5
 80079aa:	69fb      	ldr	r3, [r7, #28]
 80079ac:	4413      	add	r3, r2
 80079ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079b2:	691a      	ldr	r2, [r3, #16]
 80079b4:	8afb      	ldrh	r3, [r7, #22]
 80079b6:	04d9      	lsls	r1, r3, #19
 80079b8:	4b39      	ldr	r3, [pc, #228]	@ (8007aa0 <USB_EPStartXfer+0x53c>)
 80079ba:	400b      	ands	r3, r1
 80079bc:	69b9      	ldr	r1, [r7, #24]
 80079be:	0148      	lsls	r0, r1, #5
 80079c0:	69f9      	ldr	r1, [r7, #28]
 80079c2:	4401      	add	r1, r0
 80079c4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80079c8:	4313      	orrs	r3, r2
 80079ca:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80079cc:	69bb      	ldr	r3, [r7, #24]
 80079ce:	015a      	lsls	r2, r3, #5
 80079d0:	69fb      	ldr	r3, [r7, #28]
 80079d2:	4413      	add	r3, r2
 80079d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079d8:	691a      	ldr	r2, [r3, #16]
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	6a1b      	ldr	r3, [r3, #32]
 80079de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80079e2:	69b9      	ldr	r1, [r7, #24]
 80079e4:	0148      	lsls	r0, r1, #5
 80079e6:	69f9      	ldr	r1, [r7, #28]
 80079e8:	4401      	add	r1, r0
 80079ea:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80079ee:	4313      	orrs	r3, r2
 80079f0:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80079f2:	79fb      	ldrb	r3, [r7, #7]
 80079f4:	2b01      	cmp	r3, #1
 80079f6:	d10d      	bne.n	8007a14 <USB_EPStartXfer+0x4b0>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80079f8:	68bb      	ldr	r3, [r7, #8]
 80079fa:	68db      	ldr	r3, [r3, #12]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d009      	beq.n	8007a14 <USB_EPStartXfer+0x4b0>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	68d9      	ldr	r1, [r3, #12]
 8007a04:	69bb      	ldr	r3, [r7, #24]
 8007a06:	015a      	lsls	r2, r3, #5
 8007a08:	69fb      	ldr	r3, [r7, #28]
 8007a0a:	4413      	add	r3, r2
 8007a0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a10:	460a      	mov	r2, r1
 8007a12:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007a14:	68bb      	ldr	r3, [r7, #8]
 8007a16:	791b      	ldrb	r3, [r3, #4]
 8007a18:	2b01      	cmp	r3, #1
 8007a1a:	d128      	bne.n	8007a6e <USB_EPStartXfer+0x50a>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007a1c:	69fb      	ldr	r3, [r7, #28]
 8007a1e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a22:	689b      	ldr	r3, [r3, #8]
 8007a24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d110      	bne.n	8007a4e <USB_EPStartXfer+0x4ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007a2c:	69bb      	ldr	r3, [r7, #24]
 8007a2e:	015a      	lsls	r2, r3, #5
 8007a30:	69fb      	ldr	r3, [r7, #28]
 8007a32:	4413      	add	r3, r2
 8007a34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	69ba      	ldr	r2, [r7, #24]
 8007a3c:	0151      	lsls	r1, r2, #5
 8007a3e:	69fa      	ldr	r2, [r7, #28]
 8007a40:	440a      	add	r2, r1
 8007a42:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a46:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007a4a:	6013      	str	r3, [r2, #0]
 8007a4c:	e00f      	b.n	8007a6e <USB_EPStartXfer+0x50a>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007a4e:	69bb      	ldr	r3, [r7, #24]
 8007a50:	015a      	lsls	r2, r3, #5
 8007a52:	69fb      	ldr	r3, [r7, #28]
 8007a54:	4413      	add	r3, r2
 8007a56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	69ba      	ldr	r2, [r7, #24]
 8007a5e:	0151      	lsls	r1, r2, #5
 8007a60:	69fa      	ldr	r2, [r7, #28]
 8007a62:	440a      	add	r2, r1
 8007a64:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a6c:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007a6e:	69bb      	ldr	r3, [r7, #24]
 8007a70:	015a      	lsls	r2, r3, #5
 8007a72:	69fb      	ldr	r3, [r7, #28]
 8007a74:	4413      	add	r3, r2
 8007a76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	69ba      	ldr	r2, [r7, #24]
 8007a7e:	0151      	lsls	r1, r2, #5
 8007a80:	69fa      	ldr	r2, [r7, #28]
 8007a82:	440a      	add	r2, r1
 8007a84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a88:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007a8c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007a8e:	2300      	movs	r3, #0
}
 8007a90:	4618      	mov	r0, r3
 8007a92:	3720      	adds	r7, #32
 8007a94:	46bd      	mov	sp, r7
 8007a96:	bd80      	pop	{r7, pc}
 8007a98:	fff80000 	.word	0xfff80000
 8007a9c:	e007ffff 	.word	0xe007ffff
 8007aa0:	1ff80000 	.word	0x1ff80000

08007aa4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	b087      	sub	sp, #28
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
 8007aac:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007aae:	2300      	movs	r3, #0
 8007ab0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	785b      	ldrb	r3, [r3, #1]
 8007abe:	2b01      	cmp	r3, #1
 8007ac0:	d14a      	bne.n	8007b58 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	781b      	ldrb	r3, [r3, #0]
 8007ac6:	015a      	lsls	r2, r3, #5
 8007ac8:	693b      	ldr	r3, [r7, #16]
 8007aca:	4413      	add	r3, r2
 8007acc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ad6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ada:	f040 8086 	bne.w	8007bea <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007ade:	683b      	ldr	r3, [r7, #0]
 8007ae0:	781b      	ldrb	r3, [r3, #0]
 8007ae2:	015a      	lsls	r2, r3, #5
 8007ae4:	693b      	ldr	r3, [r7, #16]
 8007ae6:	4413      	add	r3, r2
 8007ae8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	683a      	ldr	r2, [r7, #0]
 8007af0:	7812      	ldrb	r2, [r2, #0]
 8007af2:	0151      	lsls	r1, r2, #5
 8007af4:	693a      	ldr	r2, [r7, #16]
 8007af6:	440a      	add	r2, r1
 8007af8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007afc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007b00:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007b02:	683b      	ldr	r3, [r7, #0]
 8007b04:	781b      	ldrb	r3, [r3, #0]
 8007b06:	015a      	lsls	r2, r3, #5
 8007b08:	693b      	ldr	r3, [r7, #16]
 8007b0a:	4413      	add	r3, r2
 8007b0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	683a      	ldr	r2, [r7, #0]
 8007b14:	7812      	ldrb	r2, [r2, #0]
 8007b16:	0151      	lsls	r1, r2, #5
 8007b18:	693a      	ldr	r2, [r7, #16]
 8007b1a:	440a      	add	r2, r1
 8007b1c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b20:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007b24:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	3301      	adds	r3, #1
 8007b2a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007b32:	4293      	cmp	r3, r2
 8007b34:	d902      	bls.n	8007b3c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007b36:	2301      	movs	r3, #1
 8007b38:	75fb      	strb	r3, [r7, #23]
          break;
 8007b3a:	e056      	b.n	8007bea <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007b3c:	683b      	ldr	r3, [r7, #0]
 8007b3e:	781b      	ldrb	r3, [r3, #0]
 8007b40:	015a      	lsls	r2, r3, #5
 8007b42:	693b      	ldr	r3, [r7, #16]
 8007b44:	4413      	add	r3, r2
 8007b46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b50:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b54:	d0e7      	beq.n	8007b26 <USB_EPStopXfer+0x82>
 8007b56:	e048      	b.n	8007bea <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007b58:	683b      	ldr	r3, [r7, #0]
 8007b5a:	781b      	ldrb	r3, [r3, #0]
 8007b5c:	015a      	lsls	r2, r3, #5
 8007b5e:	693b      	ldr	r3, [r7, #16]
 8007b60:	4413      	add	r3, r2
 8007b62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b6c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b70:	d13b      	bne.n	8007bea <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	781b      	ldrb	r3, [r3, #0]
 8007b76:	015a      	lsls	r2, r3, #5
 8007b78:	693b      	ldr	r3, [r7, #16]
 8007b7a:	4413      	add	r3, r2
 8007b7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	683a      	ldr	r2, [r7, #0]
 8007b84:	7812      	ldrb	r2, [r2, #0]
 8007b86:	0151      	lsls	r1, r2, #5
 8007b88:	693a      	ldr	r2, [r7, #16]
 8007b8a:	440a      	add	r2, r1
 8007b8c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b90:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007b94:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	781b      	ldrb	r3, [r3, #0]
 8007b9a:	015a      	lsls	r2, r3, #5
 8007b9c:	693b      	ldr	r3, [r7, #16]
 8007b9e:	4413      	add	r3, r2
 8007ba0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	683a      	ldr	r2, [r7, #0]
 8007ba8:	7812      	ldrb	r2, [r2, #0]
 8007baa:	0151      	lsls	r1, r2, #5
 8007bac:	693a      	ldr	r2, [r7, #16]
 8007bae:	440a      	add	r2, r1
 8007bb0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007bb4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007bb8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	3301      	adds	r3, #1
 8007bbe:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007bc6:	4293      	cmp	r3, r2
 8007bc8:	d902      	bls.n	8007bd0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007bca:	2301      	movs	r3, #1
 8007bcc:	75fb      	strb	r3, [r7, #23]
          break;
 8007bce:	e00c      	b.n	8007bea <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	781b      	ldrb	r3, [r3, #0]
 8007bd4:	015a      	lsls	r2, r3, #5
 8007bd6:	693b      	ldr	r3, [r7, #16]
 8007bd8:	4413      	add	r3, r2
 8007bda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007be4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007be8:	d0e7      	beq.n	8007bba <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007bea:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bec:	4618      	mov	r0, r3
 8007bee:	371c      	adds	r7, #28
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf6:	4770      	bx	lr

08007bf8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007bf8:	b480      	push	{r7}
 8007bfa:	b089      	sub	sp, #36	@ 0x24
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	60f8      	str	r0, [r7, #12]
 8007c00:	60b9      	str	r1, [r7, #8]
 8007c02:	4611      	mov	r1, r2
 8007c04:	461a      	mov	r2, r3
 8007c06:	460b      	mov	r3, r1
 8007c08:	71fb      	strb	r3, [r7, #7]
 8007c0a:	4613      	mov	r3, r2
 8007c0c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007c12:	68bb      	ldr	r3, [r7, #8]
 8007c14:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007c16:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d123      	bne.n	8007c66 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007c1e:	88bb      	ldrh	r3, [r7, #4]
 8007c20:	3303      	adds	r3, #3
 8007c22:	089b      	lsrs	r3, r3, #2
 8007c24:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007c26:	2300      	movs	r3, #0
 8007c28:	61bb      	str	r3, [r7, #24]
 8007c2a:	e018      	b.n	8007c5e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007c2c:	79fb      	ldrb	r3, [r7, #7]
 8007c2e:	031a      	lsls	r2, r3, #12
 8007c30:	697b      	ldr	r3, [r7, #20]
 8007c32:	4413      	add	r3, r2
 8007c34:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007c38:	461a      	mov	r2, r3
 8007c3a:	69fb      	ldr	r3, [r7, #28]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007c40:	69fb      	ldr	r3, [r7, #28]
 8007c42:	3301      	adds	r3, #1
 8007c44:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007c46:	69fb      	ldr	r3, [r7, #28]
 8007c48:	3301      	adds	r3, #1
 8007c4a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007c4c:	69fb      	ldr	r3, [r7, #28]
 8007c4e:	3301      	adds	r3, #1
 8007c50:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007c52:	69fb      	ldr	r3, [r7, #28]
 8007c54:	3301      	adds	r3, #1
 8007c56:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007c58:	69bb      	ldr	r3, [r7, #24]
 8007c5a:	3301      	adds	r3, #1
 8007c5c:	61bb      	str	r3, [r7, #24]
 8007c5e:	69ba      	ldr	r2, [r7, #24]
 8007c60:	693b      	ldr	r3, [r7, #16]
 8007c62:	429a      	cmp	r2, r3
 8007c64:	d3e2      	bcc.n	8007c2c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007c66:	2300      	movs	r3, #0
}
 8007c68:	4618      	mov	r0, r3
 8007c6a:	3724      	adds	r7, #36	@ 0x24
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c72:	4770      	bx	lr

08007c74 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007c74:	b480      	push	{r7}
 8007c76:	b08b      	sub	sp, #44	@ 0x2c
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	60f8      	str	r0, [r7, #12]
 8007c7c:	60b9      	str	r1, [r7, #8]
 8007c7e:	4613      	mov	r3, r2
 8007c80:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007c86:	68bb      	ldr	r3, [r7, #8]
 8007c88:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007c8a:	88fb      	ldrh	r3, [r7, #6]
 8007c8c:	089b      	lsrs	r3, r3, #2
 8007c8e:	b29b      	uxth	r3, r3
 8007c90:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007c92:	88fb      	ldrh	r3, [r7, #6]
 8007c94:	f003 0303 	and.w	r3, r3, #3
 8007c98:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	623b      	str	r3, [r7, #32]
 8007c9e:	e014      	b.n	8007cca <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007ca0:	69bb      	ldr	r3, [r7, #24]
 8007ca2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007ca6:	681a      	ldr	r2, [r3, #0]
 8007ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007caa:	601a      	str	r2, [r3, #0]
    pDest++;
 8007cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cae:	3301      	adds	r3, #1
 8007cb0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cb4:	3301      	adds	r3, #1
 8007cb6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cba:	3301      	adds	r3, #1
 8007cbc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cc0:	3301      	adds	r3, #1
 8007cc2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007cc4:	6a3b      	ldr	r3, [r7, #32]
 8007cc6:	3301      	adds	r3, #1
 8007cc8:	623b      	str	r3, [r7, #32]
 8007cca:	6a3a      	ldr	r2, [r7, #32]
 8007ccc:	697b      	ldr	r3, [r7, #20]
 8007cce:	429a      	cmp	r2, r3
 8007cd0:	d3e6      	bcc.n	8007ca0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007cd2:	8bfb      	ldrh	r3, [r7, #30]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d01e      	beq.n	8007d16 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007cd8:	2300      	movs	r3, #0
 8007cda:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007cdc:	69bb      	ldr	r3, [r7, #24]
 8007cde:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007ce2:	461a      	mov	r2, r3
 8007ce4:	f107 0310 	add.w	r3, r7, #16
 8007ce8:	6812      	ldr	r2, [r2, #0]
 8007cea:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007cec:	693a      	ldr	r2, [r7, #16]
 8007cee:	6a3b      	ldr	r3, [r7, #32]
 8007cf0:	b2db      	uxtb	r3, r3
 8007cf2:	00db      	lsls	r3, r3, #3
 8007cf4:	fa22 f303 	lsr.w	r3, r2, r3
 8007cf8:	b2da      	uxtb	r2, r3
 8007cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cfc:	701a      	strb	r2, [r3, #0]
      i++;
 8007cfe:	6a3b      	ldr	r3, [r7, #32]
 8007d00:	3301      	adds	r3, #1
 8007d02:	623b      	str	r3, [r7, #32]
      pDest++;
 8007d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d06:	3301      	adds	r3, #1
 8007d08:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007d0a:	8bfb      	ldrh	r3, [r7, #30]
 8007d0c:	3b01      	subs	r3, #1
 8007d0e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007d10:	8bfb      	ldrh	r3, [r7, #30]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d1ea      	bne.n	8007cec <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	372c      	adds	r7, #44	@ 0x2c
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d22:	4770      	bx	lr

08007d24 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007d24:	b480      	push	{r7}
 8007d26:	b085      	sub	sp, #20
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
 8007d2c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	781b      	ldrb	r3, [r3, #0]
 8007d36:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007d38:	683b      	ldr	r3, [r7, #0]
 8007d3a:	785b      	ldrb	r3, [r3, #1]
 8007d3c:	2b01      	cmp	r3, #1
 8007d3e:	d12c      	bne.n	8007d9a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007d40:	68bb      	ldr	r3, [r7, #8]
 8007d42:	015a      	lsls	r2, r3, #5
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	4413      	add	r3, r2
 8007d48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	db12      	blt.n	8007d78 <USB_EPSetStall+0x54>
 8007d52:	68bb      	ldr	r3, [r7, #8]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d00f      	beq.n	8007d78 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007d58:	68bb      	ldr	r3, [r7, #8]
 8007d5a:	015a      	lsls	r2, r3, #5
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	4413      	add	r3, r2
 8007d60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	68ba      	ldr	r2, [r7, #8]
 8007d68:	0151      	lsls	r1, r2, #5
 8007d6a:	68fa      	ldr	r2, [r7, #12]
 8007d6c:	440a      	add	r2, r1
 8007d6e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d72:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007d76:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007d78:	68bb      	ldr	r3, [r7, #8]
 8007d7a:	015a      	lsls	r2, r3, #5
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	4413      	add	r3, r2
 8007d80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	68ba      	ldr	r2, [r7, #8]
 8007d88:	0151      	lsls	r1, r2, #5
 8007d8a:	68fa      	ldr	r2, [r7, #12]
 8007d8c:	440a      	add	r2, r1
 8007d8e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d92:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007d96:	6013      	str	r3, [r2, #0]
 8007d98:	e02b      	b.n	8007df2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007d9a:	68bb      	ldr	r3, [r7, #8]
 8007d9c:	015a      	lsls	r2, r3, #5
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	4413      	add	r3, r2
 8007da2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	db12      	blt.n	8007dd2 <USB_EPSetStall+0xae>
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d00f      	beq.n	8007dd2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007db2:	68bb      	ldr	r3, [r7, #8]
 8007db4:	015a      	lsls	r2, r3, #5
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	4413      	add	r3, r2
 8007dba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	68ba      	ldr	r2, [r7, #8]
 8007dc2:	0151      	lsls	r1, r2, #5
 8007dc4:	68fa      	ldr	r2, [r7, #12]
 8007dc6:	440a      	add	r2, r1
 8007dc8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007dcc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007dd0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007dd2:	68bb      	ldr	r3, [r7, #8]
 8007dd4:	015a      	lsls	r2, r3, #5
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	4413      	add	r3, r2
 8007dda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	68ba      	ldr	r2, [r7, #8]
 8007de2:	0151      	lsls	r1, r2, #5
 8007de4:	68fa      	ldr	r2, [r7, #12]
 8007de6:	440a      	add	r2, r1
 8007de8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007dec:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007df0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007df2:	2300      	movs	r3, #0
}
 8007df4:	4618      	mov	r0, r3
 8007df6:	3714      	adds	r7, #20
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfe:	4770      	bx	lr

08007e00 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007e00:	b480      	push	{r7}
 8007e02:	b085      	sub	sp, #20
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
 8007e08:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007e0e:	683b      	ldr	r3, [r7, #0]
 8007e10:	781b      	ldrb	r3, [r3, #0]
 8007e12:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007e14:	683b      	ldr	r3, [r7, #0]
 8007e16:	785b      	ldrb	r3, [r3, #1]
 8007e18:	2b01      	cmp	r3, #1
 8007e1a:	d128      	bne.n	8007e6e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007e1c:	68bb      	ldr	r3, [r7, #8]
 8007e1e:	015a      	lsls	r2, r3, #5
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	4413      	add	r3, r2
 8007e24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	68ba      	ldr	r2, [r7, #8]
 8007e2c:	0151      	lsls	r1, r2, #5
 8007e2e:	68fa      	ldr	r2, [r7, #12]
 8007e30:	440a      	add	r2, r1
 8007e32:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e36:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007e3a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	791b      	ldrb	r3, [r3, #4]
 8007e40:	2b03      	cmp	r3, #3
 8007e42:	d003      	beq.n	8007e4c <USB_EPClearStall+0x4c>
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	791b      	ldrb	r3, [r3, #4]
 8007e48:	2b02      	cmp	r3, #2
 8007e4a:	d138      	bne.n	8007ebe <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007e4c:	68bb      	ldr	r3, [r7, #8]
 8007e4e:	015a      	lsls	r2, r3, #5
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	4413      	add	r3, r2
 8007e54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	68ba      	ldr	r2, [r7, #8]
 8007e5c:	0151      	lsls	r1, r2, #5
 8007e5e:	68fa      	ldr	r2, [r7, #12]
 8007e60:	440a      	add	r2, r1
 8007e62:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007e6a:	6013      	str	r3, [r2, #0]
 8007e6c:	e027      	b.n	8007ebe <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007e6e:	68bb      	ldr	r3, [r7, #8]
 8007e70:	015a      	lsls	r2, r3, #5
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	4413      	add	r3, r2
 8007e76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	68ba      	ldr	r2, [r7, #8]
 8007e7e:	0151      	lsls	r1, r2, #5
 8007e80:	68fa      	ldr	r2, [r7, #12]
 8007e82:	440a      	add	r2, r1
 8007e84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e88:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007e8c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	791b      	ldrb	r3, [r3, #4]
 8007e92:	2b03      	cmp	r3, #3
 8007e94:	d003      	beq.n	8007e9e <USB_EPClearStall+0x9e>
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	791b      	ldrb	r3, [r3, #4]
 8007e9a:	2b02      	cmp	r3, #2
 8007e9c:	d10f      	bne.n	8007ebe <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007e9e:	68bb      	ldr	r3, [r7, #8]
 8007ea0:	015a      	lsls	r2, r3, #5
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	4413      	add	r3, r2
 8007ea6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	68ba      	ldr	r2, [r7, #8]
 8007eae:	0151      	lsls	r1, r2, #5
 8007eb0:	68fa      	ldr	r2, [r7, #12]
 8007eb2:	440a      	add	r2, r1
 8007eb4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007eb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007ebc:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007ebe:	2300      	movs	r3, #0
}
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	3714      	adds	r7, #20
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eca:	4770      	bx	lr

08007ecc <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007ecc:	b480      	push	{r7}
 8007ece:	b085      	sub	sp, #20
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	6078      	str	r0, [r7, #4]
 8007ed4:	460b      	mov	r3, r1
 8007ed6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	68fa      	ldr	r2, [r7, #12]
 8007ee6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007eea:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007eee:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ef6:	681a      	ldr	r2, [r3, #0]
 8007ef8:	78fb      	ldrb	r3, [r7, #3]
 8007efa:	011b      	lsls	r3, r3, #4
 8007efc:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8007f00:	68f9      	ldr	r1, [r7, #12]
 8007f02:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007f06:	4313      	orrs	r3, r2
 8007f08:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007f0a:	2300      	movs	r3, #0
}
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	3714      	adds	r7, #20
 8007f10:	46bd      	mov	sp, r7
 8007f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f16:	4770      	bx	lr

08007f18 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b085      	sub	sp, #20
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	68fa      	ldr	r2, [r7, #12]
 8007f2e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007f32:	f023 0303 	bic.w	r3, r3, #3
 8007f36:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f3e:	685b      	ldr	r3, [r3, #4]
 8007f40:	68fa      	ldr	r2, [r7, #12]
 8007f42:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007f46:	f023 0302 	bic.w	r3, r3, #2
 8007f4a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007f4c:	2300      	movs	r3, #0
}
 8007f4e:	4618      	mov	r0, r3
 8007f50:	3714      	adds	r7, #20
 8007f52:	46bd      	mov	sp, r7
 8007f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f58:	4770      	bx	lr

08007f5a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007f5a:	b480      	push	{r7}
 8007f5c:	b085      	sub	sp, #20
 8007f5e:	af00      	add	r7, sp, #0
 8007f60:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	68fa      	ldr	r2, [r7, #12]
 8007f70:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007f74:	f023 0303 	bic.w	r3, r3, #3
 8007f78:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f80:	685b      	ldr	r3, [r3, #4]
 8007f82:	68fa      	ldr	r2, [r7, #12]
 8007f84:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007f88:	f043 0302 	orr.w	r3, r3, #2
 8007f8c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007f8e:	2300      	movs	r3, #0
}
 8007f90:	4618      	mov	r0, r3
 8007f92:	3714      	adds	r7, #20
 8007f94:	46bd      	mov	sp, r7
 8007f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9a:	4770      	bx	lr

08007f9c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007f9c:	b480      	push	{r7}
 8007f9e:	b085      	sub	sp, #20
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	695b      	ldr	r3, [r3, #20]
 8007fa8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	699b      	ldr	r3, [r3, #24]
 8007fae:	68fa      	ldr	r2, [r7, #12]
 8007fb0:	4013      	ands	r3, r2
 8007fb2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
}
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	3714      	adds	r7, #20
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc0:	4770      	bx	lr

08007fc2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007fc2:	b480      	push	{r7}
 8007fc4:	b085      	sub	sp, #20
 8007fc6:	af00      	add	r7, sp, #0
 8007fc8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fd4:	699b      	ldr	r3, [r3, #24]
 8007fd6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fde:	69db      	ldr	r3, [r3, #28]
 8007fe0:	68ba      	ldr	r2, [r7, #8]
 8007fe2:	4013      	ands	r3, r2
 8007fe4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007fe6:	68bb      	ldr	r3, [r7, #8]
 8007fe8:	0c1b      	lsrs	r3, r3, #16
}
 8007fea:	4618      	mov	r0, r3
 8007fec:	3714      	adds	r7, #20
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff4:	4770      	bx	lr

08007ff6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007ff6:	b480      	push	{r7}
 8007ff8:	b085      	sub	sp, #20
 8007ffa:	af00      	add	r7, sp, #0
 8007ffc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008008:	699b      	ldr	r3, [r3, #24]
 800800a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008012:	69db      	ldr	r3, [r3, #28]
 8008014:	68ba      	ldr	r2, [r7, #8]
 8008016:	4013      	ands	r3, r2
 8008018:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800801a:	68bb      	ldr	r3, [r7, #8]
 800801c:	b29b      	uxth	r3, r3
}
 800801e:	4618      	mov	r0, r3
 8008020:	3714      	adds	r7, #20
 8008022:	46bd      	mov	sp, r7
 8008024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008028:	4770      	bx	lr

0800802a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800802a:	b480      	push	{r7}
 800802c:	b085      	sub	sp, #20
 800802e:	af00      	add	r7, sp, #0
 8008030:	6078      	str	r0, [r7, #4]
 8008032:	460b      	mov	r3, r1
 8008034:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800803a:	78fb      	ldrb	r3, [r7, #3]
 800803c:	015a      	lsls	r2, r3, #5
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	4413      	add	r3, r2
 8008042:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008046:	689b      	ldr	r3, [r3, #8]
 8008048:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008050:	695b      	ldr	r3, [r3, #20]
 8008052:	68ba      	ldr	r2, [r7, #8]
 8008054:	4013      	ands	r3, r2
 8008056:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008058:	68bb      	ldr	r3, [r7, #8]
}
 800805a:	4618      	mov	r0, r3
 800805c:	3714      	adds	r7, #20
 800805e:	46bd      	mov	sp, r7
 8008060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008064:	4770      	bx	lr

08008066 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008066:	b480      	push	{r7}
 8008068:	b087      	sub	sp, #28
 800806a:	af00      	add	r7, sp, #0
 800806c:	6078      	str	r0, [r7, #4]
 800806e:	460b      	mov	r3, r1
 8008070:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008076:	697b      	ldr	r3, [r7, #20]
 8008078:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800807c:	691b      	ldr	r3, [r3, #16]
 800807e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008080:	697b      	ldr	r3, [r7, #20]
 8008082:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008086:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008088:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800808a:	78fb      	ldrb	r3, [r7, #3]
 800808c:	f003 030f 	and.w	r3, r3, #15
 8008090:	68fa      	ldr	r2, [r7, #12]
 8008092:	fa22 f303 	lsr.w	r3, r2, r3
 8008096:	01db      	lsls	r3, r3, #7
 8008098:	b2db      	uxtb	r3, r3
 800809a:	693a      	ldr	r2, [r7, #16]
 800809c:	4313      	orrs	r3, r2
 800809e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80080a0:	78fb      	ldrb	r3, [r7, #3]
 80080a2:	015a      	lsls	r2, r3, #5
 80080a4:	697b      	ldr	r3, [r7, #20]
 80080a6:	4413      	add	r3, r2
 80080a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080ac:	689b      	ldr	r3, [r3, #8]
 80080ae:	693a      	ldr	r2, [r7, #16]
 80080b0:	4013      	ands	r3, r2
 80080b2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80080b4:	68bb      	ldr	r3, [r7, #8]
}
 80080b6:	4618      	mov	r0, r3
 80080b8:	371c      	adds	r7, #28
 80080ba:	46bd      	mov	sp, r7
 80080bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c0:	4770      	bx	lr

080080c2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80080c2:	b480      	push	{r7}
 80080c4:	b083      	sub	sp, #12
 80080c6:	af00      	add	r7, sp, #0
 80080c8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	695b      	ldr	r3, [r3, #20]
 80080ce:	f003 0301 	and.w	r3, r3, #1
}
 80080d2:	4618      	mov	r0, r3
 80080d4:	370c      	adds	r7, #12
 80080d6:	46bd      	mov	sp, r7
 80080d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080dc:	4770      	bx	lr
	...

080080e0 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80080e0:	b480      	push	{r7}
 80080e2:	b085      	sub	sp, #20
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080f2:	681a      	ldr	r2, [r3, #0]
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080fa:	4619      	mov	r1, r3
 80080fc:	4b09      	ldr	r3, [pc, #36]	@ (8008124 <USB_ActivateSetup+0x44>)
 80080fe:	4013      	ands	r3, r2
 8008100:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008108:	685b      	ldr	r3, [r3, #4]
 800810a:	68fa      	ldr	r2, [r7, #12]
 800810c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008110:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008114:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008116:	2300      	movs	r3, #0
}
 8008118:	4618      	mov	r0, r3
 800811a:	3714      	adds	r7, #20
 800811c:	46bd      	mov	sp, r7
 800811e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008122:	4770      	bx	lr
 8008124:	fffff800 	.word	0xfffff800

08008128 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8008128:	b480      	push	{r7}
 800812a:	b087      	sub	sp, #28
 800812c:	af00      	add	r7, sp, #0
 800812e:	60f8      	str	r0, [r7, #12]
 8008130:	460b      	mov	r3, r1
 8008132:	607a      	str	r2, [r7, #4]
 8008134:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	333c      	adds	r3, #60	@ 0x3c
 800813e:	3304      	adds	r3, #4
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008144:	693b      	ldr	r3, [r7, #16]
 8008146:	4a26      	ldr	r2, [pc, #152]	@ (80081e0 <USB_EP0_OutStart+0xb8>)
 8008148:	4293      	cmp	r3, r2
 800814a:	d90a      	bls.n	8008162 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800814c:	697b      	ldr	r3, [r7, #20]
 800814e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008158:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800815c:	d101      	bne.n	8008162 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800815e:	2300      	movs	r3, #0
 8008160:	e037      	b.n	80081d2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008162:	697b      	ldr	r3, [r7, #20]
 8008164:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008168:	461a      	mov	r2, r3
 800816a:	2300      	movs	r3, #0
 800816c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800816e:	697b      	ldr	r3, [r7, #20]
 8008170:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008174:	691b      	ldr	r3, [r3, #16]
 8008176:	697a      	ldr	r2, [r7, #20]
 8008178:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800817c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008180:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008182:	697b      	ldr	r3, [r7, #20]
 8008184:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008188:	691b      	ldr	r3, [r3, #16]
 800818a:	697a      	ldr	r2, [r7, #20]
 800818c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008190:	f043 0318 	orr.w	r3, r3, #24
 8008194:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008196:	697b      	ldr	r3, [r7, #20]
 8008198:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800819c:	691b      	ldr	r3, [r3, #16]
 800819e:	697a      	ldr	r2, [r7, #20]
 80081a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80081a4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80081a8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80081aa:	7afb      	ldrb	r3, [r7, #11]
 80081ac:	2b01      	cmp	r3, #1
 80081ae:	d10f      	bne.n	80081d0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80081b0:	697b      	ldr	r3, [r7, #20]
 80081b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081b6:	461a      	mov	r2, r3
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80081bc:	697b      	ldr	r3, [r7, #20]
 80081be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	697a      	ldr	r2, [r7, #20]
 80081c6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80081ca:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80081ce:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80081d0:	2300      	movs	r3, #0
}
 80081d2:	4618      	mov	r0, r3
 80081d4:	371c      	adds	r7, #28
 80081d6:	46bd      	mov	sp, r7
 80081d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081dc:	4770      	bx	lr
 80081de:	bf00      	nop
 80081e0:	4f54300a 	.word	0x4f54300a

080081e4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80081e4:	b480      	push	{r7}
 80081e6:	b085      	sub	sp, #20
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80081ec:	2300      	movs	r3, #0
 80081ee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	3301      	adds	r3, #1
 80081f4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80081fc:	d901      	bls.n	8008202 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80081fe:	2303      	movs	r3, #3
 8008200:	e01b      	b.n	800823a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	691b      	ldr	r3, [r3, #16]
 8008206:	2b00      	cmp	r3, #0
 8008208:	daf2      	bge.n	80081f0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800820a:	2300      	movs	r3, #0
 800820c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	691b      	ldr	r3, [r3, #16]
 8008212:	f043 0201 	orr.w	r2, r3, #1
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	3301      	adds	r3, #1
 800821e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008226:	d901      	bls.n	800822c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008228:	2303      	movs	r3, #3
 800822a:	e006      	b.n	800823a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	691b      	ldr	r3, [r3, #16]
 8008230:	f003 0301 	and.w	r3, r3, #1
 8008234:	2b01      	cmp	r3, #1
 8008236:	d0f0      	beq.n	800821a <USB_CoreReset+0x36>

  return HAL_OK;
 8008238:	2300      	movs	r3, #0
}
 800823a:	4618      	mov	r0, r3
 800823c:	3714      	adds	r7, #20
 800823e:	46bd      	mov	sp, r7
 8008240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008244:	4770      	bx	lr
	...

08008248 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b084      	sub	sp, #16
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
 8008250:	460b      	mov	r3, r1
 8008252:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008254:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8008258:	f002 fcfe 	bl	800ac58 <USBD_static_malloc>
 800825c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	2b00      	cmp	r3, #0
 8008262:	d109      	bne.n	8008278 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	32b0      	adds	r2, #176	@ 0xb0
 800826e:	2100      	movs	r1, #0
 8008270:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008274:	2302      	movs	r3, #2
 8008276:	e0d4      	b.n	8008422 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008278:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800827c:	2100      	movs	r1, #0
 800827e:	68f8      	ldr	r0, [r7, #12]
 8008280:	f002 fd4e 	bl	800ad20 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	32b0      	adds	r2, #176	@ 0xb0
 800828e:	68f9      	ldr	r1, [r7, #12]
 8008290:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	32b0      	adds	r2, #176	@ 0xb0
 800829e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	7c1b      	ldrb	r3, [r3, #16]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d138      	bne.n	8008322 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80082b0:	4b5e      	ldr	r3, [pc, #376]	@ (800842c <USBD_CDC_Init+0x1e4>)
 80082b2:	7819      	ldrb	r1, [r3, #0]
 80082b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80082b8:	2202      	movs	r2, #2
 80082ba:	6878      	ldr	r0, [r7, #4]
 80082bc:	f002 fba9 	bl	800aa12 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80082c0:	4b5a      	ldr	r3, [pc, #360]	@ (800842c <USBD_CDC_Init+0x1e4>)
 80082c2:	781b      	ldrb	r3, [r3, #0]
 80082c4:	f003 020f 	and.w	r2, r3, #15
 80082c8:	6879      	ldr	r1, [r7, #4]
 80082ca:	4613      	mov	r3, r2
 80082cc:	009b      	lsls	r3, r3, #2
 80082ce:	4413      	add	r3, r2
 80082d0:	009b      	lsls	r3, r3, #2
 80082d2:	440b      	add	r3, r1
 80082d4:	3324      	adds	r3, #36	@ 0x24
 80082d6:	2201      	movs	r2, #1
 80082d8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80082da:	4b55      	ldr	r3, [pc, #340]	@ (8008430 <USBD_CDC_Init+0x1e8>)
 80082dc:	7819      	ldrb	r1, [r3, #0]
 80082de:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80082e2:	2202      	movs	r2, #2
 80082e4:	6878      	ldr	r0, [r7, #4]
 80082e6:	f002 fb94 	bl	800aa12 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80082ea:	4b51      	ldr	r3, [pc, #324]	@ (8008430 <USBD_CDC_Init+0x1e8>)
 80082ec:	781b      	ldrb	r3, [r3, #0]
 80082ee:	f003 020f 	and.w	r2, r3, #15
 80082f2:	6879      	ldr	r1, [r7, #4]
 80082f4:	4613      	mov	r3, r2
 80082f6:	009b      	lsls	r3, r3, #2
 80082f8:	4413      	add	r3, r2
 80082fa:	009b      	lsls	r3, r3, #2
 80082fc:	440b      	add	r3, r1
 80082fe:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008302:	2201      	movs	r2, #1
 8008304:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008306:	4b4b      	ldr	r3, [pc, #300]	@ (8008434 <USBD_CDC_Init+0x1ec>)
 8008308:	781b      	ldrb	r3, [r3, #0]
 800830a:	f003 020f 	and.w	r2, r3, #15
 800830e:	6879      	ldr	r1, [r7, #4]
 8008310:	4613      	mov	r3, r2
 8008312:	009b      	lsls	r3, r3, #2
 8008314:	4413      	add	r3, r2
 8008316:	009b      	lsls	r3, r3, #2
 8008318:	440b      	add	r3, r1
 800831a:	3326      	adds	r3, #38	@ 0x26
 800831c:	2210      	movs	r2, #16
 800831e:	801a      	strh	r2, [r3, #0]
 8008320:	e035      	b.n	800838e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008322:	4b42      	ldr	r3, [pc, #264]	@ (800842c <USBD_CDC_Init+0x1e4>)
 8008324:	7819      	ldrb	r1, [r3, #0]
 8008326:	2340      	movs	r3, #64	@ 0x40
 8008328:	2202      	movs	r2, #2
 800832a:	6878      	ldr	r0, [r7, #4]
 800832c:	f002 fb71 	bl	800aa12 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008330:	4b3e      	ldr	r3, [pc, #248]	@ (800842c <USBD_CDC_Init+0x1e4>)
 8008332:	781b      	ldrb	r3, [r3, #0]
 8008334:	f003 020f 	and.w	r2, r3, #15
 8008338:	6879      	ldr	r1, [r7, #4]
 800833a:	4613      	mov	r3, r2
 800833c:	009b      	lsls	r3, r3, #2
 800833e:	4413      	add	r3, r2
 8008340:	009b      	lsls	r3, r3, #2
 8008342:	440b      	add	r3, r1
 8008344:	3324      	adds	r3, #36	@ 0x24
 8008346:	2201      	movs	r2, #1
 8008348:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800834a:	4b39      	ldr	r3, [pc, #228]	@ (8008430 <USBD_CDC_Init+0x1e8>)
 800834c:	7819      	ldrb	r1, [r3, #0]
 800834e:	2340      	movs	r3, #64	@ 0x40
 8008350:	2202      	movs	r2, #2
 8008352:	6878      	ldr	r0, [r7, #4]
 8008354:	f002 fb5d 	bl	800aa12 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008358:	4b35      	ldr	r3, [pc, #212]	@ (8008430 <USBD_CDC_Init+0x1e8>)
 800835a:	781b      	ldrb	r3, [r3, #0]
 800835c:	f003 020f 	and.w	r2, r3, #15
 8008360:	6879      	ldr	r1, [r7, #4]
 8008362:	4613      	mov	r3, r2
 8008364:	009b      	lsls	r3, r3, #2
 8008366:	4413      	add	r3, r2
 8008368:	009b      	lsls	r3, r3, #2
 800836a:	440b      	add	r3, r1
 800836c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008370:	2201      	movs	r2, #1
 8008372:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008374:	4b2f      	ldr	r3, [pc, #188]	@ (8008434 <USBD_CDC_Init+0x1ec>)
 8008376:	781b      	ldrb	r3, [r3, #0]
 8008378:	f003 020f 	and.w	r2, r3, #15
 800837c:	6879      	ldr	r1, [r7, #4]
 800837e:	4613      	mov	r3, r2
 8008380:	009b      	lsls	r3, r3, #2
 8008382:	4413      	add	r3, r2
 8008384:	009b      	lsls	r3, r3, #2
 8008386:	440b      	add	r3, r1
 8008388:	3326      	adds	r3, #38	@ 0x26
 800838a:	2210      	movs	r2, #16
 800838c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800838e:	4b29      	ldr	r3, [pc, #164]	@ (8008434 <USBD_CDC_Init+0x1ec>)
 8008390:	7819      	ldrb	r1, [r3, #0]
 8008392:	2308      	movs	r3, #8
 8008394:	2203      	movs	r2, #3
 8008396:	6878      	ldr	r0, [r7, #4]
 8008398:	f002 fb3b 	bl	800aa12 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800839c:	4b25      	ldr	r3, [pc, #148]	@ (8008434 <USBD_CDC_Init+0x1ec>)
 800839e:	781b      	ldrb	r3, [r3, #0]
 80083a0:	f003 020f 	and.w	r2, r3, #15
 80083a4:	6879      	ldr	r1, [r7, #4]
 80083a6:	4613      	mov	r3, r2
 80083a8:	009b      	lsls	r3, r3, #2
 80083aa:	4413      	add	r3, r2
 80083ac:	009b      	lsls	r3, r3, #2
 80083ae:	440b      	add	r3, r1
 80083b0:	3324      	adds	r3, #36	@ 0x24
 80083b2:	2201      	movs	r2, #1
 80083b4:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	2200      	movs	r2, #0
 80083ba:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80083c4:	687a      	ldr	r2, [r7, #4]
 80083c6:	33b0      	adds	r3, #176	@ 0xb0
 80083c8:	009b      	lsls	r3, r3, #2
 80083ca:	4413      	add	r3, r2
 80083cc:	685b      	ldr	r3, [r3, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	2200      	movs	r2, #0
 80083d6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	2200      	movs	r2, #0
 80083de:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d101      	bne.n	80083f0 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80083ec:	2302      	movs	r3, #2
 80083ee:	e018      	b.n	8008422 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	7c1b      	ldrb	r3, [r3, #16]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d10a      	bne.n	800840e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80083f8:	4b0d      	ldr	r3, [pc, #52]	@ (8008430 <USBD_CDC_Init+0x1e8>)
 80083fa:	7819      	ldrb	r1, [r3, #0]
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008402:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008406:	6878      	ldr	r0, [r7, #4]
 8008408:	f002 fbf2 	bl	800abf0 <USBD_LL_PrepareReceive>
 800840c:	e008      	b.n	8008420 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800840e:	4b08      	ldr	r3, [pc, #32]	@ (8008430 <USBD_CDC_Init+0x1e8>)
 8008410:	7819      	ldrb	r1, [r3, #0]
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008418:	2340      	movs	r3, #64	@ 0x40
 800841a:	6878      	ldr	r0, [r7, #4]
 800841c:	f002 fbe8 	bl	800abf0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008420:	2300      	movs	r3, #0
}
 8008422:	4618      	mov	r0, r3
 8008424:	3710      	adds	r7, #16
 8008426:	46bd      	mov	sp, r7
 8008428:	bd80      	pop	{r7, pc}
 800842a:	bf00      	nop
 800842c:	240000b3 	.word	0x240000b3
 8008430:	240000b4 	.word	0x240000b4
 8008434:	240000b5 	.word	0x240000b5

08008438 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008438:	b580      	push	{r7, lr}
 800843a:	b082      	sub	sp, #8
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
 8008440:	460b      	mov	r3, r1
 8008442:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8008444:	4b3a      	ldr	r3, [pc, #232]	@ (8008530 <USBD_CDC_DeInit+0xf8>)
 8008446:	781b      	ldrb	r3, [r3, #0]
 8008448:	4619      	mov	r1, r3
 800844a:	6878      	ldr	r0, [r7, #4]
 800844c:	f002 fb07 	bl	800aa5e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8008450:	4b37      	ldr	r3, [pc, #220]	@ (8008530 <USBD_CDC_DeInit+0xf8>)
 8008452:	781b      	ldrb	r3, [r3, #0]
 8008454:	f003 020f 	and.w	r2, r3, #15
 8008458:	6879      	ldr	r1, [r7, #4]
 800845a:	4613      	mov	r3, r2
 800845c:	009b      	lsls	r3, r3, #2
 800845e:	4413      	add	r3, r2
 8008460:	009b      	lsls	r3, r3, #2
 8008462:	440b      	add	r3, r1
 8008464:	3324      	adds	r3, #36	@ 0x24
 8008466:	2200      	movs	r2, #0
 8008468:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800846a:	4b32      	ldr	r3, [pc, #200]	@ (8008534 <USBD_CDC_DeInit+0xfc>)
 800846c:	781b      	ldrb	r3, [r3, #0]
 800846e:	4619      	mov	r1, r3
 8008470:	6878      	ldr	r0, [r7, #4]
 8008472:	f002 faf4 	bl	800aa5e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8008476:	4b2f      	ldr	r3, [pc, #188]	@ (8008534 <USBD_CDC_DeInit+0xfc>)
 8008478:	781b      	ldrb	r3, [r3, #0]
 800847a:	f003 020f 	and.w	r2, r3, #15
 800847e:	6879      	ldr	r1, [r7, #4]
 8008480:	4613      	mov	r3, r2
 8008482:	009b      	lsls	r3, r3, #2
 8008484:	4413      	add	r3, r2
 8008486:	009b      	lsls	r3, r3, #2
 8008488:	440b      	add	r3, r1
 800848a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800848e:	2200      	movs	r2, #0
 8008490:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8008492:	4b29      	ldr	r3, [pc, #164]	@ (8008538 <USBD_CDC_DeInit+0x100>)
 8008494:	781b      	ldrb	r3, [r3, #0]
 8008496:	4619      	mov	r1, r3
 8008498:	6878      	ldr	r0, [r7, #4]
 800849a:	f002 fae0 	bl	800aa5e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800849e:	4b26      	ldr	r3, [pc, #152]	@ (8008538 <USBD_CDC_DeInit+0x100>)
 80084a0:	781b      	ldrb	r3, [r3, #0]
 80084a2:	f003 020f 	and.w	r2, r3, #15
 80084a6:	6879      	ldr	r1, [r7, #4]
 80084a8:	4613      	mov	r3, r2
 80084aa:	009b      	lsls	r3, r3, #2
 80084ac:	4413      	add	r3, r2
 80084ae:	009b      	lsls	r3, r3, #2
 80084b0:	440b      	add	r3, r1
 80084b2:	3324      	adds	r3, #36	@ 0x24
 80084b4:	2200      	movs	r2, #0
 80084b6:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80084b8:	4b1f      	ldr	r3, [pc, #124]	@ (8008538 <USBD_CDC_DeInit+0x100>)
 80084ba:	781b      	ldrb	r3, [r3, #0]
 80084bc:	f003 020f 	and.w	r2, r3, #15
 80084c0:	6879      	ldr	r1, [r7, #4]
 80084c2:	4613      	mov	r3, r2
 80084c4:	009b      	lsls	r3, r3, #2
 80084c6:	4413      	add	r3, r2
 80084c8:	009b      	lsls	r3, r3, #2
 80084ca:	440b      	add	r3, r1
 80084cc:	3326      	adds	r3, #38	@ 0x26
 80084ce:	2200      	movs	r2, #0
 80084d0:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	32b0      	adds	r2, #176	@ 0xb0
 80084dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d01f      	beq.n	8008524 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80084ea:	687a      	ldr	r2, [r7, #4]
 80084ec:	33b0      	adds	r3, #176	@ 0xb0
 80084ee:	009b      	lsls	r3, r3, #2
 80084f0:	4413      	add	r3, r2
 80084f2:	685b      	ldr	r3, [r3, #4]
 80084f4:	685b      	ldr	r3, [r3, #4]
 80084f6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	32b0      	adds	r2, #176	@ 0xb0
 8008502:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008506:	4618      	mov	r0, r3
 8008508:	f002 fbb4 	bl	800ac74 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	32b0      	adds	r2, #176	@ 0xb0
 8008516:	2100      	movs	r1, #0
 8008518:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2200      	movs	r2, #0
 8008520:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008524:	2300      	movs	r3, #0
}
 8008526:	4618      	mov	r0, r3
 8008528:	3708      	adds	r7, #8
 800852a:	46bd      	mov	sp, r7
 800852c:	bd80      	pop	{r7, pc}
 800852e:	bf00      	nop
 8008530:	240000b3 	.word	0x240000b3
 8008534:	240000b4 	.word	0x240000b4
 8008538:	240000b5 	.word	0x240000b5

0800853c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b086      	sub	sp, #24
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
 8008544:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	32b0      	adds	r2, #176	@ 0xb0
 8008550:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008554:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8008556:	2300      	movs	r3, #0
 8008558:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800855a:	2300      	movs	r3, #0
 800855c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800855e:	2300      	movs	r3, #0
 8008560:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008562:	693b      	ldr	r3, [r7, #16]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d101      	bne.n	800856c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8008568:	2303      	movs	r3, #3
 800856a:	e0bf      	b.n	80086ec <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800856c:	683b      	ldr	r3, [r7, #0]
 800856e:	781b      	ldrb	r3, [r3, #0]
 8008570:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008574:	2b00      	cmp	r3, #0
 8008576:	d050      	beq.n	800861a <USBD_CDC_Setup+0xde>
 8008578:	2b20      	cmp	r3, #32
 800857a:	f040 80af 	bne.w	80086dc <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800857e:	683b      	ldr	r3, [r7, #0]
 8008580:	88db      	ldrh	r3, [r3, #6]
 8008582:	2b00      	cmp	r3, #0
 8008584:	d03a      	beq.n	80085fc <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8008586:	683b      	ldr	r3, [r7, #0]
 8008588:	781b      	ldrb	r3, [r3, #0]
 800858a:	b25b      	sxtb	r3, r3
 800858c:	2b00      	cmp	r3, #0
 800858e:	da1b      	bge.n	80085c8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008596:	687a      	ldr	r2, [r7, #4]
 8008598:	33b0      	adds	r3, #176	@ 0xb0
 800859a:	009b      	lsls	r3, r3, #2
 800859c:	4413      	add	r3, r2
 800859e:	685b      	ldr	r3, [r3, #4]
 80085a0:	689b      	ldr	r3, [r3, #8]
 80085a2:	683a      	ldr	r2, [r7, #0]
 80085a4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80085a6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80085a8:	683a      	ldr	r2, [r7, #0]
 80085aa:	88d2      	ldrh	r2, [r2, #6]
 80085ac:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	88db      	ldrh	r3, [r3, #6]
 80085b2:	2b07      	cmp	r3, #7
 80085b4:	bf28      	it	cs
 80085b6:	2307      	movcs	r3, #7
 80085b8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	89fa      	ldrh	r2, [r7, #14]
 80085be:	4619      	mov	r1, r3
 80085c0:	6878      	ldr	r0, [r7, #4]
 80085c2:	f001 fdbd 	bl	800a140 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80085c6:	e090      	b.n	80086ea <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	785a      	ldrb	r2, [r3, #1]
 80085cc:	693b      	ldr	r3, [r7, #16]
 80085ce:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	88db      	ldrh	r3, [r3, #6]
 80085d6:	2b3f      	cmp	r3, #63	@ 0x3f
 80085d8:	d803      	bhi.n	80085e2 <USBD_CDC_Setup+0xa6>
 80085da:	683b      	ldr	r3, [r7, #0]
 80085dc:	88db      	ldrh	r3, [r3, #6]
 80085de:	b2da      	uxtb	r2, r3
 80085e0:	e000      	b.n	80085e4 <USBD_CDC_Setup+0xa8>
 80085e2:	2240      	movs	r2, #64	@ 0x40
 80085e4:	693b      	ldr	r3, [r7, #16]
 80085e6:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80085ea:	6939      	ldr	r1, [r7, #16]
 80085ec:	693b      	ldr	r3, [r7, #16]
 80085ee:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80085f2:	461a      	mov	r2, r3
 80085f4:	6878      	ldr	r0, [r7, #4]
 80085f6:	f001 fdcf 	bl	800a198 <USBD_CtlPrepareRx>
      break;
 80085fa:	e076      	b.n	80086ea <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008602:	687a      	ldr	r2, [r7, #4]
 8008604:	33b0      	adds	r3, #176	@ 0xb0
 8008606:	009b      	lsls	r3, r3, #2
 8008608:	4413      	add	r3, r2
 800860a:	685b      	ldr	r3, [r3, #4]
 800860c:	689b      	ldr	r3, [r3, #8]
 800860e:	683a      	ldr	r2, [r7, #0]
 8008610:	7850      	ldrb	r0, [r2, #1]
 8008612:	2200      	movs	r2, #0
 8008614:	6839      	ldr	r1, [r7, #0]
 8008616:	4798      	blx	r3
      break;
 8008618:	e067      	b.n	80086ea <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	785b      	ldrb	r3, [r3, #1]
 800861e:	2b0b      	cmp	r3, #11
 8008620:	d851      	bhi.n	80086c6 <USBD_CDC_Setup+0x18a>
 8008622:	a201      	add	r2, pc, #4	@ (adr r2, 8008628 <USBD_CDC_Setup+0xec>)
 8008624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008628:	08008659 	.word	0x08008659
 800862c:	080086d5 	.word	0x080086d5
 8008630:	080086c7 	.word	0x080086c7
 8008634:	080086c7 	.word	0x080086c7
 8008638:	080086c7 	.word	0x080086c7
 800863c:	080086c7 	.word	0x080086c7
 8008640:	080086c7 	.word	0x080086c7
 8008644:	080086c7 	.word	0x080086c7
 8008648:	080086c7 	.word	0x080086c7
 800864c:	080086c7 	.word	0x080086c7
 8008650:	08008683 	.word	0x08008683
 8008654:	080086ad 	.word	0x080086ad
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800865e:	b2db      	uxtb	r3, r3
 8008660:	2b03      	cmp	r3, #3
 8008662:	d107      	bne.n	8008674 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008664:	f107 030a 	add.w	r3, r7, #10
 8008668:	2202      	movs	r2, #2
 800866a:	4619      	mov	r1, r3
 800866c:	6878      	ldr	r0, [r7, #4]
 800866e:	f001 fd67 	bl	800a140 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008672:	e032      	b.n	80086da <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008674:	6839      	ldr	r1, [r7, #0]
 8008676:	6878      	ldr	r0, [r7, #4]
 8008678:	f001 fce5 	bl	800a046 <USBD_CtlError>
            ret = USBD_FAIL;
 800867c:	2303      	movs	r3, #3
 800867e:	75fb      	strb	r3, [r7, #23]
          break;
 8008680:	e02b      	b.n	80086da <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008688:	b2db      	uxtb	r3, r3
 800868a:	2b03      	cmp	r3, #3
 800868c:	d107      	bne.n	800869e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800868e:	f107 030d 	add.w	r3, r7, #13
 8008692:	2201      	movs	r2, #1
 8008694:	4619      	mov	r1, r3
 8008696:	6878      	ldr	r0, [r7, #4]
 8008698:	f001 fd52 	bl	800a140 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800869c:	e01d      	b.n	80086da <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800869e:	6839      	ldr	r1, [r7, #0]
 80086a0:	6878      	ldr	r0, [r7, #4]
 80086a2:	f001 fcd0 	bl	800a046 <USBD_CtlError>
            ret = USBD_FAIL;
 80086a6:	2303      	movs	r3, #3
 80086a8:	75fb      	strb	r3, [r7, #23]
          break;
 80086aa:	e016      	b.n	80086da <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086b2:	b2db      	uxtb	r3, r3
 80086b4:	2b03      	cmp	r3, #3
 80086b6:	d00f      	beq.n	80086d8 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80086b8:	6839      	ldr	r1, [r7, #0]
 80086ba:	6878      	ldr	r0, [r7, #4]
 80086bc:	f001 fcc3 	bl	800a046 <USBD_CtlError>
            ret = USBD_FAIL;
 80086c0:	2303      	movs	r3, #3
 80086c2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80086c4:	e008      	b.n	80086d8 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80086c6:	6839      	ldr	r1, [r7, #0]
 80086c8:	6878      	ldr	r0, [r7, #4]
 80086ca:	f001 fcbc 	bl	800a046 <USBD_CtlError>
          ret = USBD_FAIL;
 80086ce:	2303      	movs	r3, #3
 80086d0:	75fb      	strb	r3, [r7, #23]
          break;
 80086d2:	e002      	b.n	80086da <USBD_CDC_Setup+0x19e>
          break;
 80086d4:	bf00      	nop
 80086d6:	e008      	b.n	80086ea <USBD_CDC_Setup+0x1ae>
          break;
 80086d8:	bf00      	nop
      }
      break;
 80086da:	e006      	b.n	80086ea <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80086dc:	6839      	ldr	r1, [r7, #0]
 80086de:	6878      	ldr	r0, [r7, #4]
 80086e0:	f001 fcb1 	bl	800a046 <USBD_CtlError>
      ret = USBD_FAIL;
 80086e4:	2303      	movs	r3, #3
 80086e6:	75fb      	strb	r3, [r7, #23]
      break;
 80086e8:	bf00      	nop
  }

  return (uint8_t)ret;
 80086ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80086ec:	4618      	mov	r0, r3
 80086ee:	3718      	adds	r7, #24
 80086f0:	46bd      	mov	sp, r7
 80086f2:	bd80      	pop	{r7, pc}

080086f4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80086f4:	b580      	push	{r7, lr}
 80086f6:	b084      	sub	sp, #16
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
 80086fc:	460b      	mov	r3, r1
 80086fe:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008706:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	32b0      	adds	r2, #176	@ 0xb0
 8008712:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008716:	2b00      	cmp	r3, #0
 8008718:	d101      	bne.n	800871e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800871a:	2303      	movs	r3, #3
 800871c:	e065      	b.n	80087ea <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	32b0      	adds	r2, #176	@ 0xb0
 8008728:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800872c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800872e:	78fb      	ldrb	r3, [r7, #3]
 8008730:	f003 020f 	and.w	r2, r3, #15
 8008734:	6879      	ldr	r1, [r7, #4]
 8008736:	4613      	mov	r3, r2
 8008738:	009b      	lsls	r3, r3, #2
 800873a:	4413      	add	r3, r2
 800873c:	009b      	lsls	r3, r3, #2
 800873e:	440b      	add	r3, r1
 8008740:	3318      	adds	r3, #24
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d02f      	beq.n	80087a8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8008748:	78fb      	ldrb	r3, [r7, #3]
 800874a:	f003 020f 	and.w	r2, r3, #15
 800874e:	6879      	ldr	r1, [r7, #4]
 8008750:	4613      	mov	r3, r2
 8008752:	009b      	lsls	r3, r3, #2
 8008754:	4413      	add	r3, r2
 8008756:	009b      	lsls	r3, r3, #2
 8008758:	440b      	add	r3, r1
 800875a:	3318      	adds	r3, #24
 800875c:	681a      	ldr	r2, [r3, #0]
 800875e:	78fb      	ldrb	r3, [r7, #3]
 8008760:	f003 010f 	and.w	r1, r3, #15
 8008764:	68f8      	ldr	r0, [r7, #12]
 8008766:	460b      	mov	r3, r1
 8008768:	00db      	lsls	r3, r3, #3
 800876a:	440b      	add	r3, r1
 800876c:	009b      	lsls	r3, r3, #2
 800876e:	4403      	add	r3, r0
 8008770:	331c      	adds	r3, #28
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	fbb2 f1f3 	udiv	r1, r2, r3
 8008778:	fb01 f303 	mul.w	r3, r1, r3
 800877c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800877e:	2b00      	cmp	r3, #0
 8008780:	d112      	bne.n	80087a8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8008782:	78fb      	ldrb	r3, [r7, #3]
 8008784:	f003 020f 	and.w	r2, r3, #15
 8008788:	6879      	ldr	r1, [r7, #4]
 800878a:	4613      	mov	r3, r2
 800878c:	009b      	lsls	r3, r3, #2
 800878e:	4413      	add	r3, r2
 8008790:	009b      	lsls	r3, r3, #2
 8008792:	440b      	add	r3, r1
 8008794:	3318      	adds	r3, #24
 8008796:	2200      	movs	r2, #0
 8008798:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800879a:	78f9      	ldrb	r1, [r7, #3]
 800879c:	2300      	movs	r3, #0
 800879e:	2200      	movs	r2, #0
 80087a0:	6878      	ldr	r0, [r7, #4]
 80087a2:	f002 fa04 	bl	800abae <USBD_LL_Transmit>
 80087a6:	e01f      	b.n	80087e8 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80087a8:	68bb      	ldr	r3, [r7, #8]
 80087aa:	2200      	movs	r2, #0
 80087ac:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80087b6:	687a      	ldr	r2, [r7, #4]
 80087b8:	33b0      	adds	r3, #176	@ 0xb0
 80087ba:	009b      	lsls	r3, r3, #2
 80087bc:	4413      	add	r3, r2
 80087be:	685b      	ldr	r3, [r3, #4]
 80087c0:	691b      	ldr	r3, [r3, #16]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d010      	beq.n	80087e8 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80087cc:	687a      	ldr	r2, [r7, #4]
 80087ce:	33b0      	adds	r3, #176	@ 0xb0
 80087d0:	009b      	lsls	r3, r3, #2
 80087d2:	4413      	add	r3, r2
 80087d4:	685b      	ldr	r3, [r3, #4]
 80087d6:	691b      	ldr	r3, [r3, #16]
 80087d8:	68ba      	ldr	r2, [r7, #8]
 80087da:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80087de:	68ba      	ldr	r2, [r7, #8]
 80087e0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80087e4:	78fa      	ldrb	r2, [r7, #3]
 80087e6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80087e8:	2300      	movs	r3, #0
}
 80087ea:	4618      	mov	r0, r3
 80087ec:	3710      	adds	r7, #16
 80087ee:	46bd      	mov	sp, r7
 80087f0:	bd80      	pop	{r7, pc}

080087f2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80087f2:	b580      	push	{r7, lr}
 80087f4:	b084      	sub	sp, #16
 80087f6:	af00      	add	r7, sp, #0
 80087f8:	6078      	str	r0, [r7, #4]
 80087fa:	460b      	mov	r3, r1
 80087fc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	32b0      	adds	r2, #176	@ 0xb0
 8008808:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800880c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	32b0      	adds	r2, #176	@ 0xb0
 8008818:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800881c:	2b00      	cmp	r3, #0
 800881e:	d101      	bne.n	8008824 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008820:	2303      	movs	r3, #3
 8008822:	e01a      	b.n	800885a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008824:	78fb      	ldrb	r3, [r7, #3]
 8008826:	4619      	mov	r1, r3
 8008828:	6878      	ldr	r0, [r7, #4]
 800882a:	f002 fa02 	bl	800ac32 <USBD_LL_GetRxDataSize>
 800882e:	4602      	mov	r2, r0
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800883c:	687a      	ldr	r2, [r7, #4]
 800883e:	33b0      	adds	r3, #176	@ 0xb0
 8008840:	009b      	lsls	r3, r3, #2
 8008842:	4413      	add	r3, r2
 8008844:	685b      	ldr	r3, [r3, #4]
 8008846:	68db      	ldr	r3, [r3, #12]
 8008848:	68fa      	ldr	r2, [r7, #12]
 800884a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800884e:	68fa      	ldr	r2, [r7, #12]
 8008850:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008854:	4611      	mov	r1, r2
 8008856:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008858:	2300      	movs	r3, #0
}
 800885a:	4618      	mov	r0, r3
 800885c:	3710      	adds	r7, #16
 800885e:	46bd      	mov	sp, r7
 8008860:	bd80      	pop	{r7, pc}

08008862 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008862:	b580      	push	{r7, lr}
 8008864:	b084      	sub	sp, #16
 8008866:	af00      	add	r7, sp, #0
 8008868:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	32b0      	adds	r2, #176	@ 0xb0
 8008874:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008878:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d101      	bne.n	8008884 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008880:	2303      	movs	r3, #3
 8008882:	e024      	b.n	80088ce <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800888a:	687a      	ldr	r2, [r7, #4]
 800888c:	33b0      	adds	r3, #176	@ 0xb0
 800888e:	009b      	lsls	r3, r3, #2
 8008890:	4413      	add	r3, r2
 8008892:	685b      	ldr	r3, [r3, #4]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d019      	beq.n	80088cc <USBD_CDC_EP0_RxReady+0x6a>
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800889e:	2bff      	cmp	r3, #255	@ 0xff
 80088a0:	d014      	beq.n	80088cc <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80088a8:	687a      	ldr	r2, [r7, #4]
 80088aa:	33b0      	adds	r3, #176	@ 0xb0
 80088ac:	009b      	lsls	r3, r3, #2
 80088ae:	4413      	add	r3, r2
 80088b0:	685b      	ldr	r3, [r3, #4]
 80088b2:	689b      	ldr	r3, [r3, #8]
 80088b4:	68fa      	ldr	r2, [r7, #12]
 80088b6:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80088ba:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80088bc:	68fa      	ldr	r2, [r7, #12]
 80088be:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80088c2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	22ff      	movs	r2, #255	@ 0xff
 80088c8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80088cc:	2300      	movs	r3, #0
}
 80088ce:	4618      	mov	r0, r3
 80088d0:	3710      	adds	r7, #16
 80088d2:	46bd      	mov	sp, r7
 80088d4:	bd80      	pop	{r7, pc}
	...

080088d8 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b086      	sub	sp, #24
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80088e0:	2182      	movs	r1, #130	@ 0x82
 80088e2:	4818      	ldr	r0, [pc, #96]	@ (8008944 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80088e4:	f000 fd4f 	bl	8009386 <USBD_GetEpDesc>
 80088e8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80088ea:	2101      	movs	r1, #1
 80088ec:	4815      	ldr	r0, [pc, #84]	@ (8008944 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80088ee:	f000 fd4a 	bl	8009386 <USBD_GetEpDesc>
 80088f2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80088f4:	2181      	movs	r1, #129	@ 0x81
 80088f6:	4813      	ldr	r0, [pc, #76]	@ (8008944 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80088f8:	f000 fd45 	bl	8009386 <USBD_GetEpDesc>
 80088fc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80088fe:	697b      	ldr	r3, [r7, #20]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d002      	beq.n	800890a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008904:	697b      	ldr	r3, [r7, #20]
 8008906:	2210      	movs	r2, #16
 8008908:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800890a:	693b      	ldr	r3, [r7, #16]
 800890c:	2b00      	cmp	r3, #0
 800890e:	d006      	beq.n	800891e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008910:	693b      	ldr	r3, [r7, #16]
 8008912:	2200      	movs	r2, #0
 8008914:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008918:	711a      	strb	r2, [r3, #4]
 800891a:	2200      	movs	r2, #0
 800891c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	2b00      	cmp	r3, #0
 8008922:	d006      	beq.n	8008932 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	2200      	movs	r2, #0
 8008928:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800892c:	711a      	strb	r2, [r3, #4]
 800892e:	2200      	movs	r2, #0
 8008930:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	2243      	movs	r2, #67	@ 0x43
 8008936:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008938:	4b02      	ldr	r3, [pc, #8]	@ (8008944 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800893a:	4618      	mov	r0, r3
 800893c:	3718      	adds	r7, #24
 800893e:	46bd      	mov	sp, r7
 8008940:	bd80      	pop	{r7, pc}
 8008942:	bf00      	nop
 8008944:	24000070 	.word	0x24000070

08008948 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b086      	sub	sp, #24
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008950:	2182      	movs	r1, #130	@ 0x82
 8008952:	4818      	ldr	r0, [pc, #96]	@ (80089b4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008954:	f000 fd17 	bl	8009386 <USBD_GetEpDesc>
 8008958:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800895a:	2101      	movs	r1, #1
 800895c:	4815      	ldr	r0, [pc, #84]	@ (80089b4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800895e:	f000 fd12 	bl	8009386 <USBD_GetEpDesc>
 8008962:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008964:	2181      	movs	r1, #129	@ 0x81
 8008966:	4813      	ldr	r0, [pc, #76]	@ (80089b4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008968:	f000 fd0d 	bl	8009386 <USBD_GetEpDesc>
 800896c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800896e:	697b      	ldr	r3, [r7, #20]
 8008970:	2b00      	cmp	r3, #0
 8008972:	d002      	beq.n	800897a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8008974:	697b      	ldr	r3, [r7, #20]
 8008976:	2210      	movs	r2, #16
 8008978:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800897a:	693b      	ldr	r3, [r7, #16]
 800897c:	2b00      	cmp	r3, #0
 800897e:	d006      	beq.n	800898e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008980:	693b      	ldr	r3, [r7, #16]
 8008982:	2200      	movs	r2, #0
 8008984:	711a      	strb	r2, [r3, #4]
 8008986:	2200      	movs	r2, #0
 8008988:	f042 0202 	orr.w	r2, r2, #2
 800898c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d006      	beq.n	80089a2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	2200      	movs	r2, #0
 8008998:	711a      	strb	r2, [r3, #4]
 800899a:	2200      	movs	r2, #0
 800899c:	f042 0202 	orr.w	r2, r2, #2
 80089a0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	2243      	movs	r2, #67	@ 0x43
 80089a6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80089a8:	4b02      	ldr	r3, [pc, #8]	@ (80089b4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80089aa:	4618      	mov	r0, r3
 80089ac:	3718      	adds	r7, #24
 80089ae:	46bd      	mov	sp, r7
 80089b0:	bd80      	pop	{r7, pc}
 80089b2:	bf00      	nop
 80089b4:	24000070 	.word	0x24000070

080089b8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b086      	sub	sp, #24
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80089c0:	2182      	movs	r1, #130	@ 0x82
 80089c2:	4818      	ldr	r0, [pc, #96]	@ (8008a24 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80089c4:	f000 fcdf 	bl	8009386 <USBD_GetEpDesc>
 80089c8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80089ca:	2101      	movs	r1, #1
 80089cc:	4815      	ldr	r0, [pc, #84]	@ (8008a24 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80089ce:	f000 fcda 	bl	8009386 <USBD_GetEpDesc>
 80089d2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80089d4:	2181      	movs	r1, #129	@ 0x81
 80089d6:	4813      	ldr	r0, [pc, #76]	@ (8008a24 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80089d8:	f000 fcd5 	bl	8009386 <USBD_GetEpDesc>
 80089dc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80089de:	697b      	ldr	r3, [r7, #20]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d002      	beq.n	80089ea <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80089e4:	697b      	ldr	r3, [r7, #20]
 80089e6:	2210      	movs	r2, #16
 80089e8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80089ea:	693b      	ldr	r3, [r7, #16]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d006      	beq.n	80089fe <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80089f0:	693b      	ldr	r3, [r7, #16]
 80089f2:	2200      	movs	r2, #0
 80089f4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80089f8:	711a      	strb	r2, [r3, #4]
 80089fa:	2200      	movs	r2, #0
 80089fc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d006      	beq.n	8008a12 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	2200      	movs	r2, #0
 8008a08:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008a0c:	711a      	strb	r2, [r3, #4]
 8008a0e:	2200      	movs	r2, #0
 8008a10:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	2243      	movs	r2, #67	@ 0x43
 8008a16:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008a18:	4b02      	ldr	r3, [pc, #8]	@ (8008a24 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8008a1a:	4618      	mov	r0, r3
 8008a1c:	3718      	adds	r7, #24
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	bd80      	pop	{r7, pc}
 8008a22:	bf00      	nop
 8008a24:	24000070 	.word	0x24000070

08008a28 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008a28:	b480      	push	{r7}
 8008a2a:	b083      	sub	sp, #12
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	220a      	movs	r2, #10
 8008a34:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008a36:	4b03      	ldr	r3, [pc, #12]	@ (8008a44 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008a38:	4618      	mov	r0, r3
 8008a3a:	370c      	adds	r7, #12
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a42:	4770      	bx	lr
 8008a44:	2400002c 	.word	0x2400002c

08008a48 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008a48:	b480      	push	{r7}
 8008a4a:	b083      	sub	sp, #12
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
 8008a50:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d101      	bne.n	8008a5c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008a58:	2303      	movs	r3, #3
 8008a5a:	e009      	b.n	8008a70 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008a62:	687a      	ldr	r2, [r7, #4]
 8008a64:	33b0      	adds	r3, #176	@ 0xb0
 8008a66:	009b      	lsls	r3, r3, #2
 8008a68:	4413      	add	r3, r2
 8008a6a:	683a      	ldr	r2, [r7, #0]
 8008a6c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008a6e:	2300      	movs	r3, #0
}
 8008a70:	4618      	mov	r0, r3
 8008a72:	370c      	adds	r7, #12
 8008a74:	46bd      	mov	sp, r7
 8008a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7a:	4770      	bx	lr

08008a7c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008a7c:	b480      	push	{r7}
 8008a7e:	b087      	sub	sp, #28
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	60f8      	str	r0, [r7, #12]
 8008a84:	60b9      	str	r1, [r7, #8]
 8008a86:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	32b0      	adds	r2, #176	@ 0xb0
 8008a92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a96:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008a98:	697b      	ldr	r3, [r7, #20]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d101      	bne.n	8008aa2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008a9e:	2303      	movs	r3, #3
 8008aa0:	e008      	b.n	8008ab4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008aa2:	697b      	ldr	r3, [r7, #20]
 8008aa4:	68ba      	ldr	r2, [r7, #8]
 8008aa6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008aaa:	697b      	ldr	r3, [r7, #20]
 8008aac:	687a      	ldr	r2, [r7, #4]
 8008aae:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008ab2:	2300      	movs	r3, #0
}
 8008ab4:	4618      	mov	r0, r3
 8008ab6:	371c      	adds	r7, #28
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008abe:	4770      	bx	lr

08008ac0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008ac0:	b480      	push	{r7}
 8008ac2:	b085      	sub	sp, #20
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
 8008ac8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	32b0      	adds	r2, #176	@ 0xb0
 8008ad4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ad8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d101      	bne.n	8008ae4 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008ae0:	2303      	movs	r3, #3
 8008ae2:	e004      	b.n	8008aee <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	683a      	ldr	r2, [r7, #0]
 8008ae8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008aec:	2300      	movs	r3, #0
}
 8008aee:	4618      	mov	r0, r3
 8008af0:	3714      	adds	r7, #20
 8008af2:	46bd      	mov	sp, r7
 8008af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af8:	4770      	bx	lr
	...

08008afc <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008afc:	b580      	push	{r7, lr}
 8008afe:	b084      	sub	sp, #16
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	32b0      	adds	r2, #176	@ 0xb0
 8008b0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b12:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8008b14:	2301      	movs	r3, #1
 8008b16:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008b18:	68bb      	ldr	r3, [r7, #8]
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d101      	bne.n	8008b22 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008b1e:	2303      	movs	r3, #3
 8008b20:	e025      	b.n	8008b6e <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8008b22:	68bb      	ldr	r3, [r7, #8]
 8008b24:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d11f      	bne.n	8008b6c <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008b2c:	68bb      	ldr	r3, [r7, #8]
 8008b2e:	2201      	movs	r2, #1
 8008b30:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008b34:	4b10      	ldr	r3, [pc, #64]	@ (8008b78 <USBD_CDC_TransmitPacket+0x7c>)
 8008b36:	781b      	ldrb	r3, [r3, #0]
 8008b38:	f003 020f 	and.w	r2, r3, #15
 8008b3c:	68bb      	ldr	r3, [r7, #8]
 8008b3e:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8008b42:	6878      	ldr	r0, [r7, #4]
 8008b44:	4613      	mov	r3, r2
 8008b46:	009b      	lsls	r3, r3, #2
 8008b48:	4413      	add	r3, r2
 8008b4a:	009b      	lsls	r3, r3, #2
 8008b4c:	4403      	add	r3, r0
 8008b4e:	3318      	adds	r3, #24
 8008b50:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8008b52:	4b09      	ldr	r3, [pc, #36]	@ (8008b78 <USBD_CDC_TransmitPacket+0x7c>)
 8008b54:	7819      	ldrb	r1, [r3, #0]
 8008b56:	68bb      	ldr	r3, [r7, #8]
 8008b58:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8008b5c:	68bb      	ldr	r3, [r7, #8]
 8008b5e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8008b62:	6878      	ldr	r0, [r7, #4]
 8008b64:	f002 f823 	bl	800abae <USBD_LL_Transmit>

    ret = USBD_OK;
 8008b68:	2300      	movs	r3, #0
 8008b6a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008b6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b6e:	4618      	mov	r0, r3
 8008b70:	3710      	adds	r7, #16
 8008b72:	46bd      	mov	sp, r7
 8008b74:	bd80      	pop	{r7, pc}
 8008b76:	bf00      	nop
 8008b78:	240000b3 	.word	0x240000b3

08008b7c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b084      	sub	sp, #16
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	32b0      	adds	r2, #176	@ 0xb0
 8008b8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b92:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	32b0      	adds	r2, #176	@ 0xb0
 8008b9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d101      	bne.n	8008baa <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008ba6:	2303      	movs	r3, #3
 8008ba8:	e018      	b.n	8008bdc <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	7c1b      	ldrb	r3, [r3, #16]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d10a      	bne.n	8008bc8 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008bb2:	4b0c      	ldr	r3, [pc, #48]	@ (8008be4 <USBD_CDC_ReceivePacket+0x68>)
 8008bb4:	7819      	ldrb	r1, [r3, #0]
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008bbc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008bc0:	6878      	ldr	r0, [r7, #4]
 8008bc2:	f002 f815 	bl	800abf0 <USBD_LL_PrepareReceive>
 8008bc6:	e008      	b.n	8008bda <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008bc8:	4b06      	ldr	r3, [pc, #24]	@ (8008be4 <USBD_CDC_ReceivePacket+0x68>)
 8008bca:	7819      	ldrb	r1, [r3, #0]
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008bd2:	2340      	movs	r3, #64	@ 0x40
 8008bd4:	6878      	ldr	r0, [r7, #4]
 8008bd6:	f002 f80b 	bl	800abf0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008bda:	2300      	movs	r3, #0
}
 8008bdc:	4618      	mov	r0, r3
 8008bde:	3710      	adds	r7, #16
 8008be0:	46bd      	mov	sp, r7
 8008be2:	bd80      	pop	{r7, pc}
 8008be4:	240000b4 	.word	0x240000b4

08008be8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b086      	sub	sp, #24
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	60f8      	str	r0, [r7, #12]
 8008bf0:	60b9      	str	r1, [r7, #8]
 8008bf2:	4613      	mov	r3, r2
 8008bf4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d101      	bne.n	8008c00 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008bfc:	2303      	movs	r3, #3
 8008bfe:	e01f      	b.n	8008c40 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	2200      	movs	r2, #0
 8008c04:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	2200      	movs	r2, #0
 8008c14:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008c18:	68bb      	ldr	r3, [r7, #8]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d003      	beq.n	8008c26 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	68ba      	ldr	r2, [r7, #8]
 8008c22:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	2201      	movs	r2, #1
 8008c2a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	79fa      	ldrb	r2, [r7, #7]
 8008c32:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008c34:	68f8      	ldr	r0, [r7, #12]
 8008c36:	f001 fe81 	bl	800a93c <USBD_LL_Init>
 8008c3a:	4603      	mov	r3, r0
 8008c3c:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008c3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c40:	4618      	mov	r0, r3
 8008c42:	3718      	adds	r7, #24
 8008c44:	46bd      	mov	sp, r7
 8008c46:	bd80      	pop	{r7, pc}

08008c48 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008c48:	b580      	push	{r7, lr}
 8008c4a:	b084      	sub	sp, #16
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	6078      	str	r0, [r7, #4]
 8008c50:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008c52:	2300      	movs	r3, #0
 8008c54:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008c56:	683b      	ldr	r3, [r7, #0]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d101      	bne.n	8008c60 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008c5c:	2303      	movs	r3, #3
 8008c5e:	e025      	b.n	8008cac <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	683a      	ldr	r2, [r7, #0]
 8008c64:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	32ae      	adds	r2, #174	@ 0xae
 8008c72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d00f      	beq.n	8008c9c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	32ae      	adds	r2, #174	@ 0xae
 8008c86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c8c:	f107 020e 	add.w	r2, r7, #14
 8008c90:	4610      	mov	r0, r2
 8008c92:	4798      	blx	r3
 8008c94:	4602      	mov	r2, r0
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8008ca2:	1c5a      	adds	r2, r3, #1
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8008caa:	2300      	movs	r3, #0
}
 8008cac:	4618      	mov	r0, r3
 8008cae:	3710      	adds	r7, #16
 8008cb0:	46bd      	mov	sp, r7
 8008cb2:	bd80      	pop	{r7, pc}

08008cb4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008cb4:	b580      	push	{r7, lr}
 8008cb6:	b082      	sub	sp, #8
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008cbc:	6878      	ldr	r0, [r7, #4]
 8008cbe:	f001 fe8d 	bl	800a9dc <USBD_LL_Start>
 8008cc2:	4603      	mov	r3, r0
}
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	3708      	adds	r7, #8
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	bd80      	pop	{r7, pc}

08008ccc <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008ccc:	b480      	push	{r7}
 8008cce:	b083      	sub	sp, #12
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008cd4:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	370c      	adds	r7, #12
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce0:	4770      	bx	lr

08008ce2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008ce2:	b580      	push	{r7, lr}
 8008ce4:	b084      	sub	sp, #16
 8008ce6:	af00      	add	r7, sp, #0
 8008ce8:	6078      	str	r0, [r7, #4]
 8008cea:	460b      	mov	r3, r1
 8008cec:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008cee:	2300      	movs	r3, #0
 8008cf0:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d009      	beq.n	8008d10 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	78fa      	ldrb	r2, [r7, #3]
 8008d06:	4611      	mov	r1, r2
 8008d08:	6878      	ldr	r0, [r7, #4]
 8008d0a:	4798      	blx	r3
 8008d0c:	4603      	mov	r3, r0
 8008d0e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008d10:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d12:	4618      	mov	r0, r3
 8008d14:	3710      	adds	r7, #16
 8008d16:	46bd      	mov	sp, r7
 8008d18:	bd80      	pop	{r7, pc}

08008d1a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008d1a:	b580      	push	{r7, lr}
 8008d1c:	b084      	sub	sp, #16
 8008d1e:	af00      	add	r7, sp, #0
 8008d20:	6078      	str	r0, [r7, #4]
 8008d22:	460b      	mov	r3, r1
 8008d24:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008d26:	2300      	movs	r3, #0
 8008d28:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d30:	685b      	ldr	r3, [r3, #4]
 8008d32:	78fa      	ldrb	r2, [r7, #3]
 8008d34:	4611      	mov	r1, r2
 8008d36:	6878      	ldr	r0, [r7, #4]
 8008d38:	4798      	blx	r3
 8008d3a:	4603      	mov	r3, r0
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d001      	beq.n	8008d44 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008d40:	2303      	movs	r3, #3
 8008d42:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008d44:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d46:	4618      	mov	r0, r3
 8008d48:	3710      	adds	r7, #16
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	bd80      	pop	{r7, pc}

08008d4e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008d4e:	b580      	push	{r7, lr}
 8008d50:	b084      	sub	sp, #16
 8008d52:	af00      	add	r7, sp, #0
 8008d54:	6078      	str	r0, [r7, #4]
 8008d56:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008d5e:	6839      	ldr	r1, [r7, #0]
 8008d60:	4618      	mov	r0, r3
 8008d62:	f001 f936 	bl	8009fd2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	2201      	movs	r2, #1
 8008d6a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008d74:	461a      	mov	r2, r3
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008d82:	f003 031f 	and.w	r3, r3, #31
 8008d86:	2b02      	cmp	r3, #2
 8008d88:	d01a      	beq.n	8008dc0 <USBD_LL_SetupStage+0x72>
 8008d8a:	2b02      	cmp	r3, #2
 8008d8c:	d822      	bhi.n	8008dd4 <USBD_LL_SetupStage+0x86>
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d002      	beq.n	8008d98 <USBD_LL_SetupStage+0x4a>
 8008d92:	2b01      	cmp	r3, #1
 8008d94:	d00a      	beq.n	8008dac <USBD_LL_SetupStage+0x5e>
 8008d96:	e01d      	b.n	8008dd4 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008d9e:	4619      	mov	r1, r3
 8008da0:	6878      	ldr	r0, [r7, #4]
 8008da2:	f000 fb63 	bl	800946c <USBD_StdDevReq>
 8008da6:	4603      	mov	r3, r0
 8008da8:	73fb      	strb	r3, [r7, #15]
      break;
 8008daa:	e020      	b.n	8008dee <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008db2:	4619      	mov	r1, r3
 8008db4:	6878      	ldr	r0, [r7, #4]
 8008db6:	f000 fbcb 	bl	8009550 <USBD_StdItfReq>
 8008dba:	4603      	mov	r3, r0
 8008dbc:	73fb      	strb	r3, [r7, #15]
      break;
 8008dbe:	e016      	b.n	8008dee <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008dc6:	4619      	mov	r1, r3
 8008dc8:	6878      	ldr	r0, [r7, #4]
 8008dca:	f000 fc2d 	bl	8009628 <USBD_StdEPReq>
 8008dce:	4603      	mov	r3, r0
 8008dd0:	73fb      	strb	r3, [r7, #15]
      break;
 8008dd2:	e00c      	b.n	8008dee <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008dda:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008dde:	b2db      	uxtb	r3, r3
 8008de0:	4619      	mov	r1, r3
 8008de2:	6878      	ldr	r0, [r7, #4]
 8008de4:	f001 fe5a 	bl	800aa9c <USBD_LL_StallEP>
 8008de8:	4603      	mov	r3, r0
 8008dea:	73fb      	strb	r3, [r7, #15]
      break;
 8008dec:	bf00      	nop
  }

  return ret;
 8008dee:	7bfb      	ldrb	r3, [r7, #15]
}
 8008df0:	4618      	mov	r0, r3
 8008df2:	3710      	adds	r7, #16
 8008df4:	46bd      	mov	sp, r7
 8008df6:	bd80      	pop	{r7, pc}

08008df8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b086      	sub	sp, #24
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	60f8      	str	r0, [r7, #12]
 8008e00:	460b      	mov	r3, r1
 8008e02:	607a      	str	r2, [r7, #4]
 8008e04:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008e06:	2300      	movs	r3, #0
 8008e08:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8008e0a:	7afb      	ldrb	r3, [r7, #11]
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d16e      	bne.n	8008eee <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008e16:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008e1e:	2b03      	cmp	r3, #3
 8008e20:	f040 8098 	bne.w	8008f54 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8008e24:	693b      	ldr	r3, [r7, #16]
 8008e26:	689a      	ldr	r2, [r3, #8]
 8008e28:	693b      	ldr	r3, [r7, #16]
 8008e2a:	68db      	ldr	r3, [r3, #12]
 8008e2c:	429a      	cmp	r2, r3
 8008e2e:	d913      	bls.n	8008e58 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8008e30:	693b      	ldr	r3, [r7, #16]
 8008e32:	689a      	ldr	r2, [r3, #8]
 8008e34:	693b      	ldr	r3, [r7, #16]
 8008e36:	68db      	ldr	r3, [r3, #12]
 8008e38:	1ad2      	subs	r2, r2, r3
 8008e3a:	693b      	ldr	r3, [r7, #16]
 8008e3c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008e3e:	693b      	ldr	r3, [r7, #16]
 8008e40:	68da      	ldr	r2, [r3, #12]
 8008e42:	693b      	ldr	r3, [r7, #16]
 8008e44:	689b      	ldr	r3, [r3, #8]
 8008e46:	4293      	cmp	r3, r2
 8008e48:	bf28      	it	cs
 8008e4a:	4613      	movcs	r3, r2
 8008e4c:	461a      	mov	r2, r3
 8008e4e:	6879      	ldr	r1, [r7, #4]
 8008e50:	68f8      	ldr	r0, [r7, #12]
 8008e52:	f001 f9be 	bl	800a1d2 <USBD_CtlContinueRx>
 8008e56:	e07d      	b.n	8008f54 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008e5e:	f003 031f 	and.w	r3, r3, #31
 8008e62:	2b02      	cmp	r3, #2
 8008e64:	d014      	beq.n	8008e90 <USBD_LL_DataOutStage+0x98>
 8008e66:	2b02      	cmp	r3, #2
 8008e68:	d81d      	bhi.n	8008ea6 <USBD_LL_DataOutStage+0xae>
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d002      	beq.n	8008e74 <USBD_LL_DataOutStage+0x7c>
 8008e6e:	2b01      	cmp	r3, #1
 8008e70:	d003      	beq.n	8008e7a <USBD_LL_DataOutStage+0x82>
 8008e72:	e018      	b.n	8008ea6 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008e74:	2300      	movs	r3, #0
 8008e76:	75bb      	strb	r3, [r7, #22]
            break;
 8008e78:	e018      	b.n	8008eac <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008e80:	b2db      	uxtb	r3, r3
 8008e82:	4619      	mov	r1, r3
 8008e84:	68f8      	ldr	r0, [r7, #12]
 8008e86:	f000 fa64 	bl	8009352 <USBD_CoreFindIF>
 8008e8a:	4603      	mov	r3, r0
 8008e8c:	75bb      	strb	r3, [r7, #22]
            break;
 8008e8e:	e00d      	b.n	8008eac <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008e96:	b2db      	uxtb	r3, r3
 8008e98:	4619      	mov	r1, r3
 8008e9a:	68f8      	ldr	r0, [r7, #12]
 8008e9c:	f000 fa66 	bl	800936c <USBD_CoreFindEP>
 8008ea0:	4603      	mov	r3, r0
 8008ea2:	75bb      	strb	r3, [r7, #22]
            break;
 8008ea4:	e002      	b.n	8008eac <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	75bb      	strb	r3, [r7, #22]
            break;
 8008eaa:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008eac:	7dbb      	ldrb	r3, [r7, #22]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d119      	bne.n	8008ee6 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008eb8:	b2db      	uxtb	r3, r3
 8008eba:	2b03      	cmp	r3, #3
 8008ebc:	d113      	bne.n	8008ee6 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008ebe:	7dba      	ldrb	r2, [r7, #22]
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	32ae      	adds	r2, #174	@ 0xae
 8008ec4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ec8:	691b      	ldr	r3, [r3, #16]
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d00b      	beq.n	8008ee6 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8008ece:	7dba      	ldrb	r2, [r7, #22]
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008ed6:	7dba      	ldrb	r2, [r7, #22]
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	32ae      	adds	r2, #174	@ 0xae
 8008edc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ee0:	691b      	ldr	r3, [r3, #16]
 8008ee2:	68f8      	ldr	r0, [r7, #12]
 8008ee4:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008ee6:	68f8      	ldr	r0, [r7, #12]
 8008ee8:	f001 f984 	bl	800a1f4 <USBD_CtlSendStatus>
 8008eec:	e032      	b.n	8008f54 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008eee:	7afb      	ldrb	r3, [r7, #11]
 8008ef0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008ef4:	b2db      	uxtb	r3, r3
 8008ef6:	4619      	mov	r1, r3
 8008ef8:	68f8      	ldr	r0, [r7, #12]
 8008efa:	f000 fa37 	bl	800936c <USBD_CoreFindEP>
 8008efe:	4603      	mov	r3, r0
 8008f00:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008f02:	7dbb      	ldrb	r3, [r7, #22]
 8008f04:	2bff      	cmp	r3, #255	@ 0xff
 8008f06:	d025      	beq.n	8008f54 <USBD_LL_DataOutStage+0x15c>
 8008f08:	7dbb      	ldrb	r3, [r7, #22]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d122      	bne.n	8008f54 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f14:	b2db      	uxtb	r3, r3
 8008f16:	2b03      	cmp	r3, #3
 8008f18:	d117      	bne.n	8008f4a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008f1a:	7dba      	ldrb	r2, [r7, #22]
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	32ae      	adds	r2, #174	@ 0xae
 8008f20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f24:	699b      	ldr	r3, [r3, #24]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d00f      	beq.n	8008f4a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8008f2a:	7dba      	ldrb	r2, [r7, #22]
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008f32:	7dba      	ldrb	r2, [r7, #22]
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	32ae      	adds	r2, #174	@ 0xae
 8008f38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f3c:	699b      	ldr	r3, [r3, #24]
 8008f3e:	7afa      	ldrb	r2, [r7, #11]
 8008f40:	4611      	mov	r1, r2
 8008f42:	68f8      	ldr	r0, [r7, #12]
 8008f44:	4798      	blx	r3
 8008f46:	4603      	mov	r3, r0
 8008f48:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008f4a:	7dfb      	ldrb	r3, [r7, #23]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d001      	beq.n	8008f54 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8008f50:	7dfb      	ldrb	r3, [r7, #23]
 8008f52:	e000      	b.n	8008f56 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8008f54:	2300      	movs	r3, #0
}
 8008f56:	4618      	mov	r0, r3
 8008f58:	3718      	adds	r7, #24
 8008f5a:	46bd      	mov	sp, r7
 8008f5c:	bd80      	pop	{r7, pc}

08008f5e <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008f5e:	b580      	push	{r7, lr}
 8008f60:	b086      	sub	sp, #24
 8008f62:	af00      	add	r7, sp, #0
 8008f64:	60f8      	str	r0, [r7, #12]
 8008f66:	460b      	mov	r3, r1
 8008f68:	607a      	str	r2, [r7, #4]
 8008f6a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8008f6c:	7afb      	ldrb	r3, [r7, #11]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d16f      	bne.n	8009052 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	3314      	adds	r3, #20
 8008f76:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008f7e:	2b02      	cmp	r3, #2
 8008f80:	d15a      	bne.n	8009038 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8008f82:	693b      	ldr	r3, [r7, #16]
 8008f84:	689a      	ldr	r2, [r3, #8]
 8008f86:	693b      	ldr	r3, [r7, #16]
 8008f88:	68db      	ldr	r3, [r3, #12]
 8008f8a:	429a      	cmp	r2, r3
 8008f8c:	d914      	bls.n	8008fb8 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008f8e:	693b      	ldr	r3, [r7, #16]
 8008f90:	689a      	ldr	r2, [r3, #8]
 8008f92:	693b      	ldr	r3, [r7, #16]
 8008f94:	68db      	ldr	r3, [r3, #12]
 8008f96:	1ad2      	subs	r2, r2, r3
 8008f98:	693b      	ldr	r3, [r7, #16]
 8008f9a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008f9c:	693b      	ldr	r3, [r7, #16]
 8008f9e:	689b      	ldr	r3, [r3, #8]
 8008fa0:	461a      	mov	r2, r3
 8008fa2:	6879      	ldr	r1, [r7, #4]
 8008fa4:	68f8      	ldr	r0, [r7, #12]
 8008fa6:	f001 f8e6 	bl	800a176 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008faa:	2300      	movs	r3, #0
 8008fac:	2200      	movs	r2, #0
 8008fae:	2100      	movs	r1, #0
 8008fb0:	68f8      	ldr	r0, [r7, #12]
 8008fb2:	f001 fe1d 	bl	800abf0 <USBD_LL_PrepareReceive>
 8008fb6:	e03f      	b.n	8009038 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008fb8:	693b      	ldr	r3, [r7, #16]
 8008fba:	68da      	ldr	r2, [r3, #12]
 8008fbc:	693b      	ldr	r3, [r7, #16]
 8008fbe:	689b      	ldr	r3, [r3, #8]
 8008fc0:	429a      	cmp	r2, r3
 8008fc2:	d11c      	bne.n	8008ffe <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008fc4:	693b      	ldr	r3, [r7, #16]
 8008fc6:	685a      	ldr	r2, [r3, #4]
 8008fc8:	693b      	ldr	r3, [r7, #16]
 8008fca:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008fcc:	429a      	cmp	r2, r3
 8008fce:	d316      	bcc.n	8008ffe <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008fd0:	693b      	ldr	r3, [r7, #16]
 8008fd2:	685a      	ldr	r2, [r3, #4]
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008fda:	429a      	cmp	r2, r3
 8008fdc:	d20f      	bcs.n	8008ffe <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008fde:	2200      	movs	r2, #0
 8008fe0:	2100      	movs	r1, #0
 8008fe2:	68f8      	ldr	r0, [r7, #12]
 8008fe4:	f001 f8c7 	bl	800a176 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	2200      	movs	r2, #0
 8008fec:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	2100      	movs	r1, #0
 8008ff6:	68f8      	ldr	r0, [r7, #12]
 8008ff8:	f001 fdfa 	bl	800abf0 <USBD_LL_PrepareReceive>
 8008ffc:	e01c      	b.n	8009038 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009004:	b2db      	uxtb	r3, r3
 8009006:	2b03      	cmp	r3, #3
 8009008:	d10f      	bne.n	800902a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009010:	68db      	ldr	r3, [r3, #12]
 8009012:	2b00      	cmp	r3, #0
 8009014:	d009      	beq.n	800902a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	2200      	movs	r2, #0
 800901a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009024:	68db      	ldr	r3, [r3, #12]
 8009026:	68f8      	ldr	r0, [r7, #12]
 8009028:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800902a:	2180      	movs	r1, #128	@ 0x80
 800902c:	68f8      	ldr	r0, [r7, #12]
 800902e:	f001 fd35 	bl	800aa9c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009032:	68f8      	ldr	r0, [r7, #12]
 8009034:	f001 f8f1 	bl	800a21a <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800903e:	2b00      	cmp	r3, #0
 8009040:	d03a      	beq.n	80090b8 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8009042:	68f8      	ldr	r0, [r7, #12]
 8009044:	f7ff fe42 	bl	8008ccc <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	2200      	movs	r2, #0
 800904c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009050:	e032      	b.n	80090b8 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009052:	7afb      	ldrb	r3, [r7, #11]
 8009054:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009058:	b2db      	uxtb	r3, r3
 800905a:	4619      	mov	r1, r3
 800905c:	68f8      	ldr	r0, [r7, #12]
 800905e:	f000 f985 	bl	800936c <USBD_CoreFindEP>
 8009062:	4603      	mov	r3, r0
 8009064:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009066:	7dfb      	ldrb	r3, [r7, #23]
 8009068:	2bff      	cmp	r3, #255	@ 0xff
 800906a:	d025      	beq.n	80090b8 <USBD_LL_DataInStage+0x15a>
 800906c:	7dfb      	ldrb	r3, [r7, #23]
 800906e:	2b00      	cmp	r3, #0
 8009070:	d122      	bne.n	80090b8 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009078:	b2db      	uxtb	r3, r3
 800907a:	2b03      	cmp	r3, #3
 800907c:	d11c      	bne.n	80090b8 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800907e:	7dfa      	ldrb	r2, [r7, #23]
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	32ae      	adds	r2, #174	@ 0xae
 8009084:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009088:	695b      	ldr	r3, [r3, #20]
 800908a:	2b00      	cmp	r3, #0
 800908c:	d014      	beq.n	80090b8 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800908e:	7dfa      	ldrb	r2, [r7, #23]
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009096:	7dfa      	ldrb	r2, [r7, #23]
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	32ae      	adds	r2, #174	@ 0xae
 800909c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090a0:	695b      	ldr	r3, [r3, #20]
 80090a2:	7afa      	ldrb	r2, [r7, #11]
 80090a4:	4611      	mov	r1, r2
 80090a6:	68f8      	ldr	r0, [r7, #12]
 80090a8:	4798      	blx	r3
 80090aa:	4603      	mov	r3, r0
 80090ac:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80090ae:	7dbb      	ldrb	r3, [r7, #22]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d001      	beq.n	80090b8 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80090b4:	7dbb      	ldrb	r3, [r7, #22]
 80090b6:	e000      	b.n	80090ba <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80090b8:	2300      	movs	r3, #0
}
 80090ba:	4618      	mov	r0, r3
 80090bc:	3718      	adds	r7, #24
 80090be:	46bd      	mov	sp, r7
 80090c0:	bd80      	pop	{r7, pc}

080090c2 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80090c2:	b580      	push	{r7, lr}
 80090c4:	b084      	sub	sp, #16
 80090c6:	af00      	add	r7, sp, #0
 80090c8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80090ca:	2300      	movs	r3, #0
 80090cc:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	2201      	movs	r2, #1
 80090d2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	2200      	movs	r2, #0
 80090da:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	2200      	movs	r2, #0
 80090e2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	2200      	movs	r2, #0
 80090e8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	2200      	movs	r2, #0
 80090f0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d014      	beq.n	8009128 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009104:	685b      	ldr	r3, [r3, #4]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d00e      	beq.n	8009128 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009110:	685b      	ldr	r3, [r3, #4]
 8009112:	687a      	ldr	r2, [r7, #4]
 8009114:	6852      	ldr	r2, [r2, #4]
 8009116:	b2d2      	uxtb	r2, r2
 8009118:	4611      	mov	r1, r2
 800911a:	6878      	ldr	r0, [r7, #4]
 800911c:	4798      	blx	r3
 800911e:	4603      	mov	r3, r0
 8009120:	2b00      	cmp	r3, #0
 8009122:	d001      	beq.n	8009128 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009124:	2303      	movs	r3, #3
 8009126:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009128:	2340      	movs	r3, #64	@ 0x40
 800912a:	2200      	movs	r2, #0
 800912c:	2100      	movs	r1, #0
 800912e:	6878      	ldr	r0, [r7, #4]
 8009130:	f001 fc6f 	bl	800aa12 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	2201      	movs	r2, #1
 8009138:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	2240      	movs	r2, #64	@ 0x40
 8009140:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009144:	2340      	movs	r3, #64	@ 0x40
 8009146:	2200      	movs	r2, #0
 8009148:	2180      	movs	r1, #128	@ 0x80
 800914a:	6878      	ldr	r0, [r7, #4]
 800914c:	f001 fc61 	bl	800aa12 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	2201      	movs	r2, #1
 8009154:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	2240      	movs	r2, #64	@ 0x40
 800915a:	621a      	str	r2, [r3, #32]

  return ret;
 800915c:	7bfb      	ldrb	r3, [r7, #15]
}
 800915e:	4618      	mov	r0, r3
 8009160:	3710      	adds	r7, #16
 8009162:	46bd      	mov	sp, r7
 8009164:	bd80      	pop	{r7, pc}

08009166 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009166:	b480      	push	{r7}
 8009168:	b083      	sub	sp, #12
 800916a:	af00      	add	r7, sp, #0
 800916c:	6078      	str	r0, [r7, #4]
 800916e:	460b      	mov	r3, r1
 8009170:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	78fa      	ldrb	r2, [r7, #3]
 8009176:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009178:	2300      	movs	r3, #0
}
 800917a:	4618      	mov	r0, r3
 800917c:	370c      	adds	r7, #12
 800917e:	46bd      	mov	sp, r7
 8009180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009184:	4770      	bx	lr

08009186 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009186:	b480      	push	{r7}
 8009188:	b083      	sub	sp, #12
 800918a:	af00      	add	r7, sp, #0
 800918c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009194:	b2db      	uxtb	r3, r3
 8009196:	2b04      	cmp	r3, #4
 8009198:	d006      	beq.n	80091a8 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091a0:	b2da      	uxtb	r2, r3
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2204      	movs	r2, #4
 80091ac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80091b0:	2300      	movs	r3, #0
}
 80091b2:	4618      	mov	r0, r3
 80091b4:	370c      	adds	r7, #12
 80091b6:	46bd      	mov	sp, r7
 80091b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091bc:	4770      	bx	lr

080091be <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80091be:	b480      	push	{r7}
 80091c0:	b083      	sub	sp, #12
 80091c2:	af00      	add	r7, sp, #0
 80091c4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091cc:	b2db      	uxtb	r3, r3
 80091ce:	2b04      	cmp	r3, #4
 80091d0:	d106      	bne.n	80091e0 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80091d8:	b2da      	uxtb	r2, r3
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80091e0:	2300      	movs	r3, #0
}
 80091e2:	4618      	mov	r0, r3
 80091e4:	370c      	adds	r7, #12
 80091e6:	46bd      	mov	sp, r7
 80091e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ec:	4770      	bx	lr

080091ee <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80091ee:	b580      	push	{r7, lr}
 80091f0:	b082      	sub	sp, #8
 80091f2:	af00      	add	r7, sp, #0
 80091f4:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091fc:	b2db      	uxtb	r3, r3
 80091fe:	2b03      	cmp	r3, #3
 8009200:	d110      	bne.n	8009224 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009208:	2b00      	cmp	r3, #0
 800920a:	d00b      	beq.n	8009224 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009212:	69db      	ldr	r3, [r3, #28]
 8009214:	2b00      	cmp	r3, #0
 8009216:	d005      	beq.n	8009224 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800921e:	69db      	ldr	r3, [r3, #28]
 8009220:	6878      	ldr	r0, [r7, #4]
 8009222:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8009224:	2300      	movs	r3, #0
}
 8009226:	4618      	mov	r0, r3
 8009228:	3708      	adds	r7, #8
 800922a:	46bd      	mov	sp, r7
 800922c:	bd80      	pop	{r7, pc}

0800922e <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800922e:	b580      	push	{r7, lr}
 8009230:	b082      	sub	sp, #8
 8009232:	af00      	add	r7, sp, #0
 8009234:	6078      	str	r0, [r7, #4]
 8009236:	460b      	mov	r3, r1
 8009238:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	32ae      	adds	r2, #174	@ 0xae
 8009244:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d101      	bne.n	8009250 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800924c:	2303      	movs	r3, #3
 800924e:	e01c      	b.n	800928a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009256:	b2db      	uxtb	r3, r3
 8009258:	2b03      	cmp	r3, #3
 800925a:	d115      	bne.n	8009288 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	32ae      	adds	r2, #174	@ 0xae
 8009266:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800926a:	6a1b      	ldr	r3, [r3, #32]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d00b      	beq.n	8009288 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	32ae      	adds	r2, #174	@ 0xae
 800927a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800927e:	6a1b      	ldr	r3, [r3, #32]
 8009280:	78fa      	ldrb	r2, [r7, #3]
 8009282:	4611      	mov	r1, r2
 8009284:	6878      	ldr	r0, [r7, #4]
 8009286:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009288:	2300      	movs	r3, #0
}
 800928a:	4618      	mov	r0, r3
 800928c:	3708      	adds	r7, #8
 800928e:	46bd      	mov	sp, r7
 8009290:	bd80      	pop	{r7, pc}

08009292 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009292:	b580      	push	{r7, lr}
 8009294:	b082      	sub	sp, #8
 8009296:	af00      	add	r7, sp, #0
 8009298:	6078      	str	r0, [r7, #4]
 800929a:	460b      	mov	r3, r1
 800929c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	32ae      	adds	r2, #174	@ 0xae
 80092a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d101      	bne.n	80092b4 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80092b0:	2303      	movs	r3, #3
 80092b2:	e01c      	b.n	80092ee <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80092ba:	b2db      	uxtb	r3, r3
 80092bc:	2b03      	cmp	r3, #3
 80092be:	d115      	bne.n	80092ec <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	32ae      	adds	r2, #174	@ 0xae
 80092ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d00b      	beq.n	80092ec <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	32ae      	adds	r2, #174	@ 0xae
 80092de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092e4:	78fa      	ldrb	r2, [r7, #3]
 80092e6:	4611      	mov	r1, r2
 80092e8:	6878      	ldr	r0, [r7, #4]
 80092ea:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80092ec:	2300      	movs	r3, #0
}
 80092ee:	4618      	mov	r0, r3
 80092f0:	3708      	adds	r7, #8
 80092f2:	46bd      	mov	sp, r7
 80092f4:	bd80      	pop	{r7, pc}

080092f6 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80092f6:	b480      	push	{r7}
 80092f8:	b083      	sub	sp, #12
 80092fa:	af00      	add	r7, sp, #0
 80092fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80092fe:	2300      	movs	r3, #0
}
 8009300:	4618      	mov	r0, r3
 8009302:	370c      	adds	r7, #12
 8009304:	46bd      	mov	sp, r7
 8009306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930a:	4770      	bx	lr

0800930c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800930c:	b580      	push	{r7, lr}
 800930e:	b084      	sub	sp, #16
 8009310:	af00      	add	r7, sp, #0
 8009312:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009314:	2300      	movs	r3, #0
 8009316:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	2201      	movs	r2, #1
 800931c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009326:	2b00      	cmp	r3, #0
 8009328:	d00e      	beq.n	8009348 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009330:	685b      	ldr	r3, [r3, #4]
 8009332:	687a      	ldr	r2, [r7, #4]
 8009334:	6852      	ldr	r2, [r2, #4]
 8009336:	b2d2      	uxtb	r2, r2
 8009338:	4611      	mov	r1, r2
 800933a:	6878      	ldr	r0, [r7, #4]
 800933c:	4798      	blx	r3
 800933e:	4603      	mov	r3, r0
 8009340:	2b00      	cmp	r3, #0
 8009342:	d001      	beq.n	8009348 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009344:	2303      	movs	r3, #3
 8009346:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009348:	7bfb      	ldrb	r3, [r7, #15]
}
 800934a:	4618      	mov	r0, r3
 800934c:	3710      	adds	r7, #16
 800934e:	46bd      	mov	sp, r7
 8009350:	bd80      	pop	{r7, pc}

08009352 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009352:	b480      	push	{r7}
 8009354:	b083      	sub	sp, #12
 8009356:	af00      	add	r7, sp, #0
 8009358:	6078      	str	r0, [r7, #4]
 800935a:	460b      	mov	r3, r1
 800935c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800935e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009360:	4618      	mov	r0, r3
 8009362:	370c      	adds	r7, #12
 8009364:	46bd      	mov	sp, r7
 8009366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800936a:	4770      	bx	lr

0800936c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800936c:	b480      	push	{r7}
 800936e:	b083      	sub	sp, #12
 8009370:	af00      	add	r7, sp, #0
 8009372:	6078      	str	r0, [r7, #4]
 8009374:	460b      	mov	r3, r1
 8009376:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009378:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800937a:	4618      	mov	r0, r3
 800937c:	370c      	adds	r7, #12
 800937e:	46bd      	mov	sp, r7
 8009380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009384:	4770      	bx	lr

08009386 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009386:	b580      	push	{r7, lr}
 8009388:	b086      	sub	sp, #24
 800938a:	af00      	add	r7, sp, #0
 800938c:	6078      	str	r0, [r7, #4]
 800938e:	460b      	mov	r3, r1
 8009390:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800939a:	2300      	movs	r3, #0
 800939c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	885b      	ldrh	r3, [r3, #2]
 80093a2:	b29b      	uxth	r3, r3
 80093a4:	68fa      	ldr	r2, [r7, #12]
 80093a6:	7812      	ldrb	r2, [r2, #0]
 80093a8:	4293      	cmp	r3, r2
 80093aa:	d91f      	bls.n	80093ec <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	781b      	ldrb	r3, [r3, #0]
 80093b0:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80093b2:	e013      	b.n	80093dc <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80093b4:	f107 030a 	add.w	r3, r7, #10
 80093b8:	4619      	mov	r1, r3
 80093ba:	6978      	ldr	r0, [r7, #20]
 80093bc:	f000 f81b 	bl	80093f6 <USBD_GetNextDesc>
 80093c0:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80093c2:	697b      	ldr	r3, [r7, #20]
 80093c4:	785b      	ldrb	r3, [r3, #1]
 80093c6:	2b05      	cmp	r3, #5
 80093c8:	d108      	bne.n	80093dc <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80093ca:	697b      	ldr	r3, [r7, #20]
 80093cc:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80093ce:	693b      	ldr	r3, [r7, #16]
 80093d0:	789b      	ldrb	r3, [r3, #2]
 80093d2:	78fa      	ldrb	r2, [r7, #3]
 80093d4:	429a      	cmp	r2, r3
 80093d6:	d008      	beq.n	80093ea <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80093d8:	2300      	movs	r3, #0
 80093da:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	885b      	ldrh	r3, [r3, #2]
 80093e0:	b29a      	uxth	r2, r3
 80093e2:	897b      	ldrh	r3, [r7, #10]
 80093e4:	429a      	cmp	r2, r3
 80093e6:	d8e5      	bhi.n	80093b4 <USBD_GetEpDesc+0x2e>
 80093e8:	e000      	b.n	80093ec <USBD_GetEpDesc+0x66>
          break;
 80093ea:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80093ec:	693b      	ldr	r3, [r7, #16]
}
 80093ee:	4618      	mov	r0, r3
 80093f0:	3718      	adds	r7, #24
 80093f2:	46bd      	mov	sp, r7
 80093f4:	bd80      	pop	{r7, pc}

080093f6 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80093f6:	b480      	push	{r7}
 80093f8:	b085      	sub	sp, #20
 80093fa:	af00      	add	r7, sp, #0
 80093fc:	6078      	str	r0, [r7, #4]
 80093fe:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009404:	683b      	ldr	r3, [r7, #0]
 8009406:	881b      	ldrh	r3, [r3, #0]
 8009408:	68fa      	ldr	r2, [r7, #12]
 800940a:	7812      	ldrb	r2, [r2, #0]
 800940c:	4413      	add	r3, r2
 800940e:	b29a      	uxth	r2, r3
 8009410:	683b      	ldr	r3, [r7, #0]
 8009412:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	781b      	ldrb	r3, [r3, #0]
 8009418:	461a      	mov	r2, r3
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	4413      	add	r3, r2
 800941e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009420:	68fb      	ldr	r3, [r7, #12]
}
 8009422:	4618      	mov	r0, r3
 8009424:	3714      	adds	r7, #20
 8009426:	46bd      	mov	sp, r7
 8009428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942c:	4770      	bx	lr

0800942e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800942e:	b480      	push	{r7}
 8009430:	b087      	sub	sp, #28
 8009432:	af00      	add	r7, sp, #0
 8009434:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800943a:	697b      	ldr	r3, [r7, #20]
 800943c:	781b      	ldrb	r3, [r3, #0]
 800943e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009440:	697b      	ldr	r3, [r7, #20]
 8009442:	3301      	adds	r3, #1
 8009444:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009446:	697b      	ldr	r3, [r7, #20]
 8009448:	781b      	ldrb	r3, [r3, #0]
 800944a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800944c:	8a3b      	ldrh	r3, [r7, #16]
 800944e:	021b      	lsls	r3, r3, #8
 8009450:	b21a      	sxth	r2, r3
 8009452:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009456:	4313      	orrs	r3, r2
 8009458:	b21b      	sxth	r3, r3
 800945a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800945c:	89fb      	ldrh	r3, [r7, #14]
}
 800945e:	4618      	mov	r0, r3
 8009460:	371c      	adds	r7, #28
 8009462:	46bd      	mov	sp, r7
 8009464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009468:	4770      	bx	lr
	...

0800946c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800946c:	b580      	push	{r7, lr}
 800946e:	b084      	sub	sp, #16
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]
 8009474:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009476:	2300      	movs	r3, #0
 8009478:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800947a:	683b      	ldr	r3, [r7, #0]
 800947c:	781b      	ldrb	r3, [r3, #0]
 800947e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009482:	2b40      	cmp	r3, #64	@ 0x40
 8009484:	d005      	beq.n	8009492 <USBD_StdDevReq+0x26>
 8009486:	2b40      	cmp	r3, #64	@ 0x40
 8009488:	d857      	bhi.n	800953a <USBD_StdDevReq+0xce>
 800948a:	2b00      	cmp	r3, #0
 800948c:	d00f      	beq.n	80094ae <USBD_StdDevReq+0x42>
 800948e:	2b20      	cmp	r3, #32
 8009490:	d153      	bne.n	800953a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	32ae      	adds	r2, #174	@ 0xae
 800949c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094a0:	689b      	ldr	r3, [r3, #8]
 80094a2:	6839      	ldr	r1, [r7, #0]
 80094a4:	6878      	ldr	r0, [r7, #4]
 80094a6:	4798      	blx	r3
 80094a8:	4603      	mov	r3, r0
 80094aa:	73fb      	strb	r3, [r7, #15]
      break;
 80094ac:	e04a      	b.n	8009544 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80094ae:	683b      	ldr	r3, [r7, #0]
 80094b0:	785b      	ldrb	r3, [r3, #1]
 80094b2:	2b09      	cmp	r3, #9
 80094b4:	d83b      	bhi.n	800952e <USBD_StdDevReq+0xc2>
 80094b6:	a201      	add	r2, pc, #4	@ (adr r2, 80094bc <USBD_StdDevReq+0x50>)
 80094b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094bc:	08009511 	.word	0x08009511
 80094c0:	08009525 	.word	0x08009525
 80094c4:	0800952f 	.word	0x0800952f
 80094c8:	0800951b 	.word	0x0800951b
 80094cc:	0800952f 	.word	0x0800952f
 80094d0:	080094ef 	.word	0x080094ef
 80094d4:	080094e5 	.word	0x080094e5
 80094d8:	0800952f 	.word	0x0800952f
 80094dc:	08009507 	.word	0x08009507
 80094e0:	080094f9 	.word	0x080094f9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80094e4:	6839      	ldr	r1, [r7, #0]
 80094e6:	6878      	ldr	r0, [r7, #4]
 80094e8:	f000 fa3c 	bl	8009964 <USBD_GetDescriptor>
          break;
 80094ec:	e024      	b.n	8009538 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80094ee:	6839      	ldr	r1, [r7, #0]
 80094f0:	6878      	ldr	r0, [r7, #4]
 80094f2:	f000 fbcb 	bl	8009c8c <USBD_SetAddress>
          break;
 80094f6:	e01f      	b.n	8009538 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80094f8:	6839      	ldr	r1, [r7, #0]
 80094fa:	6878      	ldr	r0, [r7, #4]
 80094fc:	f000 fc0a 	bl	8009d14 <USBD_SetConfig>
 8009500:	4603      	mov	r3, r0
 8009502:	73fb      	strb	r3, [r7, #15]
          break;
 8009504:	e018      	b.n	8009538 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009506:	6839      	ldr	r1, [r7, #0]
 8009508:	6878      	ldr	r0, [r7, #4]
 800950a:	f000 fcad 	bl	8009e68 <USBD_GetConfig>
          break;
 800950e:	e013      	b.n	8009538 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009510:	6839      	ldr	r1, [r7, #0]
 8009512:	6878      	ldr	r0, [r7, #4]
 8009514:	f000 fcde 	bl	8009ed4 <USBD_GetStatus>
          break;
 8009518:	e00e      	b.n	8009538 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800951a:	6839      	ldr	r1, [r7, #0]
 800951c:	6878      	ldr	r0, [r7, #4]
 800951e:	f000 fd0d 	bl	8009f3c <USBD_SetFeature>
          break;
 8009522:	e009      	b.n	8009538 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009524:	6839      	ldr	r1, [r7, #0]
 8009526:	6878      	ldr	r0, [r7, #4]
 8009528:	f000 fd31 	bl	8009f8e <USBD_ClrFeature>
          break;
 800952c:	e004      	b.n	8009538 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800952e:	6839      	ldr	r1, [r7, #0]
 8009530:	6878      	ldr	r0, [r7, #4]
 8009532:	f000 fd88 	bl	800a046 <USBD_CtlError>
          break;
 8009536:	bf00      	nop
      }
      break;
 8009538:	e004      	b.n	8009544 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800953a:	6839      	ldr	r1, [r7, #0]
 800953c:	6878      	ldr	r0, [r7, #4]
 800953e:	f000 fd82 	bl	800a046 <USBD_CtlError>
      break;
 8009542:	bf00      	nop
  }

  return ret;
 8009544:	7bfb      	ldrb	r3, [r7, #15]
}
 8009546:	4618      	mov	r0, r3
 8009548:	3710      	adds	r7, #16
 800954a:	46bd      	mov	sp, r7
 800954c:	bd80      	pop	{r7, pc}
 800954e:	bf00      	nop

08009550 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009550:	b580      	push	{r7, lr}
 8009552:	b084      	sub	sp, #16
 8009554:	af00      	add	r7, sp, #0
 8009556:	6078      	str	r0, [r7, #4]
 8009558:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800955a:	2300      	movs	r3, #0
 800955c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800955e:	683b      	ldr	r3, [r7, #0]
 8009560:	781b      	ldrb	r3, [r3, #0]
 8009562:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009566:	2b40      	cmp	r3, #64	@ 0x40
 8009568:	d005      	beq.n	8009576 <USBD_StdItfReq+0x26>
 800956a:	2b40      	cmp	r3, #64	@ 0x40
 800956c:	d852      	bhi.n	8009614 <USBD_StdItfReq+0xc4>
 800956e:	2b00      	cmp	r3, #0
 8009570:	d001      	beq.n	8009576 <USBD_StdItfReq+0x26>
 8009572:	2b20      	cmp	r3, #32
 8009574:	d14e      	bne.n	8009614 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800957c:	b2db      	uxtb	r3, r3
 800957e:	3b01      	subs	r3, #1
 8009580:	2b02      	cmp	r3, #2
 8009582:	d840      	bhi.n	8009606 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009584:	683b      	ldr	r3, [r7, #0]
 8009586:	889b      	ldrh	r3, [r3, #4]
 8009588:	b2db      	uxtb	r3, r3
 800958a:	2b01      	cmp	r3, #1
 800958c:	d836      	bhi.n	80095fc <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800958e:	683b      	ldr	r3, [r7, #0]
 8009590:	889b      	ldrh	r3, [r3, #4]
 8009592:	b2db      	uxtb	r3, r3
 8009594:	4619      	mov	r1, r3
 8009596:	6878      	ldr	r0, [r7, #4]
 8009598:	f7ff fedb 	bl	8009352 <USBD_CoreFindIF>
 800959c:	4603      	mov	r3, r0
 800959e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80095a0:	7bbb      	ldrb	r3, [r7, #14]
 80095a2:	2bff      	cmp	r3, #255	@ 0xff
 80095a4:	d01d      	beq.n	80095e2 <USBD_StdItfReq+0x92>
 80095a6:	7bbb      	ldrb	r3, [r7, #14]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d11a      	bne.n	80095e2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80095ac:	7bba      	ldrb	r2, [r7, #14]
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	32ae      	adds	r2, #174	@ 0xae
 80095b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095b6:	689b      	ldr	r3, [r3, #8]
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d00f      	beq.n	80095dc <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80095bc:	7bba      	ldrb	r2, [r7, #14]
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80095c4:	7bba      	ldrb	r2, [r7, #14]
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	32ae      	adds	r2, #174	@ 0xae
 80095ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095ce:	689b      	ldr	r3, [r3, #8]
 80095d0:	6839      	ldr	r1, [r7, #0]
 80095d2:	6878      	ldr	r0, [r7, #4]
 80095d4:	4798      	blx	r3
 80095d6:	4603      	mov	r3, r0
 80095d8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80095da:	e004      	b.n	80095e6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80095dc:	2303      	movs	r3, #3
 80095de:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80095e0:	e001      	b.n	80095e6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80095e2:	2303      	movs	r3, #3
 80095e4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80095e6:	683b      	ldr	r3, [r7, #0]
 80095e8:	88db      	ldrh	r3, [r3, #6]
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d110      	bne.n	8009610 <USBD_StdItfReq+0xc0>
 80095ee:	7bfb      	ldrb	r3, [r7, #15]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d10d      	bne.n	8009610 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80095f4:	6878      	ldr	r0, [r7, #4]
 80095f6:	f000 fdfd 	bl	800a1f4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80095fa:	e009      	b.n	8009610 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80095fc:	6839      	ldr	r1, [r7, #0]
 80095fe:	6878      	ldr	r0, [r7, #4]
 8009600:	f000 fd21 	bl	800a046 <USBD_CtlError>
          break;
 8009604:	e004      	b.n	8009610 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009606:	6839      	ldr	r1, [r7, #0]
 8009608:	6878      	ldr	r0, [r7, #4]
 800960a:	f000 fd1c 	bl	800a046 <USBD_CtlError>
          break;
 800960e:	e000      	b.n	8009612 <USBD_StdItfReq+0xc2>
          break;
 8009610:	bf00      	nop
      }
      break;
 8009612:	e004      	b.n	800961e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009614:	6839      	ldr	r1, [r7, #0]
 8009616:	6878      	ldr	r0, [r7, #4]
 8009618:	f000 fd15 	bl	800a046 <USBD_CtlError>
      break;
 800961c:	bf00      	nop
  }

  return ret;
 800961e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009620:	4618      	mov	r0, r3
 8009622:	3710      	adds	r7, #16
 8009624:	46bd      	mov	sp, r7
 8009626:	bd80      	pop	{r7, pc}

08009628 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b084      	sub	sp, #16
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
 8009630:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009632:	2300      	movs	r3, #0
 8009634:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009636:	683b      	ldr	r3, [r7, #0]
 8009638:	889b      	ldrh	r3, [r3, #4]
 800963a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800963c:	683b      	ldr	r3, [r7, #0]
 800963e:	781b      	ldrb	r3, [r3, #0]
 8009640:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009644:	2b40      	cmp	r3, #64	@ 0x40
 8009646:	d007      	beq.n	8009658 <USBD_StdEPReq+0x30>
 8009648:	2b40      	cmp	r3, #64	@ 0x40
 800964a:	f200 817f 	bhi.w	800994c <USBD_StdEPReq+0x324>
 800964e:	2b00      	cmp	r3, #0
 8009650:	d02a      	beq.n	80096a8 <USBD_StdEPReq+0x80>
 8009652:	2b20      	cmp	r3, #32
 8009654:	f040 817a 	bne.w	800994c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009658:	7bbb      	ldrb	r3, [r7, #14]
 800965a:	4619      	mov	r1, r3
 800965c:	6878      	ldr	r0, [r7, #4]
 800965e:	f7ff fe85 	bl	800936c <USBD_CoreFindEP>
 8009662:	4603      	mov	r3, r0
 8009664:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009666:	7b7b      	ldrb	r3, [r7, #13]
 8009668:	2bff      	cmp	r3, #255	@ 0xff
 800966a:	f000 8174 	beq.w	8009956 <USBD_StdEPReq+0x32e>
 800966e:	7b7b      	ldrb	r3, [r7, #13]
 8009670:	2b00      	cmp	r3, #0
 8009672:	f040 8170 	bne.w	8009956 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8009676:	7b7a      	ldrb	r2, [r7, #13]
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800967e:	7b7a      	ldrb	r2, [r7, #13]
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	32ae      	adds	r2, #174	@ 0xae
 8009684:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009688:	689b      	ldr	r3, [r3, #8]
 800968a:	2b00      	cmp	r3, #0
 800968c:	f000 8163 	beq.w	8009956 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009690:	7b7a      	ldrb	r2, [r7, #13]
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	32ae      	adds	r2, #174	@ 0xae
 8009696:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800969a:	689b      	ldr	r3, [r3, #8]
 800969c:	6839      	ldr	r1, [r7, #0]
 800969e:	6878      	ldr	r0, [r7, #4]
 80096a0:	4798      	blx	r3
 80096a2:	4603      	mov	r3, r0
 80096a4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80096a6:	e156      	b.n	8009956 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80096a8:	683b      	ldr	r3, [r7, #0]
 80096aa:	785b      	ldrb	r3, [r3, #1]
 80096ac:	2b03      	cmp	r3, #3
 80096ae:	d008      	beq.n	80096c2 <USBD_StdEPReq+0x9a>
 80096b0:	2b03      	cmp	r3, #3
 80096b2:	f300 8145 	bgt.w	8009940 <USBD_StdEPReq+0x318>
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	f000 809b 	beq.w	80097f2 <USBD_StdEPReq+0x1ca>
 80096bc:	2b01      	cmp	r3, #1
 80096be:	d03c      	beq.n	800973a <USBD_StdEPReq+0x112>
 80096c0:	e13e      	b.n	8009940 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80096c8:	b2db      	uxtb	r3, r3
 80096ca:	2b02      	cmp	r3, #2
 80096cc:	d002      	beq.n	80096d4 <USBD_StdEPReq+0xac>
 80096ce:	2b03      	cmp	r3, #3
 80096d0:	d016      	beq.n	8009700 <USBD_StdEPReq+0xd8>
 80096d2:	e02c      	b.n	800972e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80096d4:	7bbb      	ldrb	r3, [r7, #14]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d00d      	beq.n	80096f6 <USBD_StdEPReq+0xce>
 80096da:	7bbb      	ldrb	r3, [r7, #14]
 80096dc:	2b80      	cmp	r3, #128	@ 0x80
 80096de:	d00a      	beq.n	80096f6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80096e0:	7bbb      	ldrb	r3, [r7, #14]
 80096e2:	4619      	mov	r1, r3
 80096e4:	6878      	ldr	r0, [r7, #4]
 80096e6:	f001 f9d9 	bl	800aa9c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80096ea:	2180      	movs	r1, #128	@ 0x80
 80096ec:	6878      	ldr	r0, [r7, #4]
 80096ee:	f001 f9d5 	bl	800aa9c <USBD_LL_StallEP>
 80096f2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80096f4:	e020      	b.n	8009738 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80096f6:	6839      	ldr	r1, [r7, #0]
 80096f8:	6878      	ldr	r0, [r7, #4]
 80096fa:	f000 fca4 	bl	800a046 <USBD_CtlError>
              break;
 80096fe:	e01b      	b.n	8009738 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009700:	683b      	ldr	r3, [r7, #0]
 8009702:	885b      	ldrh	r3, [r3, #2]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d10e      	bne.n	8009726 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009708:	7bbb      	ldrb	r3, [r7, #14]
 800970a:	2b00      	cmp	r3, #0
 800970c:	d00b      	beq.n	8009726 <USBD_StdEPReq+0xfe>
 800970e:	7bbb      	ldrb	r3, [r7, #14]
 8009710:	2b80      	cmp	r3, #128	@ 0x80
 8009712:	d008      	beq.n	8009726 <USBD_StdEPReq+0xfe>
 8009714:	683b      	ldr	r3, [r7, #0]
 8009716:	88db      	ldrh	r3, [r3, #6]
 8009718:	2b00      	cmp	r3, #0
 800971a:	d104      	bne.n	8009726 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800971c:	7bbb      	ldrb	r3, [r7, #14]
 800971e:	4619      	mov	r1, r3
 8009720:	6878      	ldr	r0, [r7, #4]
 8009722:	f001 f9bb 	bl	800aa9c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009726:	6878      	ldr	r0, [r7, #4]
 8009728:	f000 fd64 	bl	800a1f4 <USBD_CtlSendStatus>

              break;
 800972c:	e004      	b.n	8009738 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800972e:	6839      	ldr	r1, [r7, #0]
 8009730:	6878      	ldr	r0, [r7, #4]
 8009732:	f000 fc88 	bl	800a046 <USBD_CtlError>
              break;
 8009736:	bf00      	nop
          }
          break;
 8009738:	e107      	b.n	800994a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009740:	b2db      	uxtb	r3, r3
 8009742:	2b02      	cmp	r3, #2
 8009744:	d002      	beq.n	800974c <USBD_StdEPReq+0x124>
 8009746:	2b03      	cmp	r3, #3
 8009748:	d016      	beq.n	8009778 <USBD_StdEPReq+0x150>
 800974a:	e04b      	b.n	80097e4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800974c:	7bbb      	ldrb	r3, [r7, #14]
 800974e:	2b00      	cmp	r3, #0
 8009750:	d00d      	beq.n	800976e <USBD_StdEPReq+0x146>
 8009752:	7bbb      	ldrb	r3, [r7, #14]
 8009754:	2b80      	cmp	r3, #128	@ 0x80
 8009756:	d00a      	beq.n	800976e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009758:	7bbb      	ldrb	r3, [r7, #14]
 800975a:	4619      	mov	r1, r3
 800975c:	6878      	ldr	r0, [r7, #4]
 800975e:	f001 f99d 	bl	800aa9c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009762:	2180      	movs	r1, #128	@ 0x80
 8009764:	6878      	ldr	r0, [r7, #4]
 8009766:	f001 f999 	bl	800aa9c <USBD_LL_StallEP>
 800976a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800976c:	e040      	b.n	80097f0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800976e:	6839      	ldr	r1, [r7, #0]
 8009770:	6878      	ldr	r0, [r7, #4]
 8009772:	f000 fc68 	bl	800a046 <USBD_CtlError>
              break;
 8009776:	e03b      	b.n	80097f0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009778:	683b      	ldr	r3, [r7, #0]
 800977a:	885b      	ldrh	r3, [r3, #2]
 800977c:	2b00      	cmp	r3, #0
 800977e:	d136      	bne.n	80097ee <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009780:	7bbb      	ldrb	r3, [r7, #14]
 8009782:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009786:	2b00      	cmp	r3, #0
 8009788:	d004      	beq.n	8009794 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800978a:	7bbb      	ldrb	r3, [r7, #14]
 800978c:	4619      	mov	r1, r3
 800978e:	6878      	ldr	r0, [r7, #4]
 8009790:	f001 f9a3 	bl	800aada <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009794:	6878      	ldr	r0, [r7, #4]
 8009796:	f000 fd2d 	bl	800a1f4 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800979a:	7bbb      	ldrb	r3, [r7, #14]
 800979c:	4619      	mov	r1, r3
 800979e:	6878      	ldr	r0, [r7, #4]
 80097a0:	f7ff fde4 	bl	800936c <USBD_CoreFindEP>
 80097a4:	4603      	mov	r3, r0
 80097a6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80097a8:	7b7b      	ldrb	r3, [r7, #13]
 80097aa:	2bff      	cmp	r3, #255	@ 0xff
 80097ac:	d01f      	beq.n	80097ee <USBD_StdEPReq+0x1c6>
 80097ae:	7b7b      	ldrb	r3, [r7, #13]
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d11c      	bne.n	80097ee <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80097b4:	7b7a      	ldrb	r2, [r7, #13]
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80097bc:	7b7a      	ldrb	r2, [r7, #13]
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	32ae      	adds	r2, #174	@ 0xae
 80097c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097c6:	689b      	ldr	r3, [r3, #8]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d010      	beq.n	80097ee <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80097cc:	7b7a      	ldrb	r2, [r7, #13]
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	32ae      	adds	r2, #174	@ 0xae
 80097d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097d6:	689b      	ldr	r3, [r3, #8]
 80097d8:	6839      	ldr	r1, [r7, #0]
 80097da:	6878      	ldr	r0, [r7, #4]
 80097dc:	4798      	blx	r3
 80097de:	4603      	mov	r3, r0
 80097e0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80097e2:	e004      	b.n	80097ee <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80097e4:	6839      	ldr	r1, [r7, #0]
 80097e6:	6878      	ldr	r0, [r7, #4]
 80097e8:	f000 fc2d 	bl	800a046 <USBD_CtlError>
              break;
 80097ec:	e000      	b.n	80097f0 <USBD_StdEPReq+0x1c8>
              break;
 80097ee:	bf00      	nop
          }
          break;
 80097f0:	e0ab      	b.n	800994a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80097f8:	b2db      	uxtb	r3, r3
 80097fa:	2b02      	cmp	r3, #2
 80097fc:	d002      	beq.n	8009804 <USBD_StdEPReq+0x1dc>
 80097fe:	2b03      	cmp	r3, #3
 8009800:	d032      	beq.n	8009868 <USBD_StdEPReq+0x240>
 8009802:	e097      	b.n	8009934 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009804:	7bbb      	ldrb	r3, [r7, #14]
 8009806:	2b00      	cmp	r3, #0
 8009808:	d007      	beq.n	800981a <USBD_StdEPReq+0x1f2>
 800980a:	7bbb      	ldrb	r3, [r7, #14]
 800980c:	2b80      	cmp	r3, #128	@ 0x80
 800980e:	d004      	beq.n	800981a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009810:	6839      	ldr	r1, [r7, #0]
 8009812:	6878      	ldr	r0, [r7, #4]
 8009814:	f000 fc17 	bl	800a046 <USBD_CtlError>
                break;
 8009818:	e091      	b.n	800993e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800981a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800981e:	2b00      	cmp	r3, #0
 8009820:	da0b      	bge.n	800983a <USBD_StdEPReq+0x212>
 8009822:	7bbb      	ldrb	r3, [r7, #14]
 8009824:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009828:	4613      	mov	r3, r2
 800982a:	009b      	lsls	r3, r3, #2
 800982c:	4413      	add	r3, r2
 800982e:	009b      	lsls	r3, r3, #2
 8009830:	3310      	adds	r3, #16
 8009832:	687a      	ldr	r2, [r7, #4]
 8009834:	4413      	add	r3, r2
 8009836:	3304      	adds	r3, #4
 8009838:	e00b      	b.n	8009852 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800983a:	7bbb      	ldrb	r3, [r7, #14]
 800983c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009840:	4613      	mov	r3, r2
 8009842:	009b      	lsls	r3, r3, #2
 8009844:	4413      	add	r3, r2
 8009846:	009b      	lsls	r3, r3, #2
 8009848:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800984c:	687a      	ldr	r2, [r7, #4]
 800984e:	4413      	add	r3, r2
 8009850:	3304      	adds	r3, #4
 8009852:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009854:	68bb      	ldr	r3, [r7, #8]
 8009856:	2200      	movs	r2, #0
 8009858:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800985a:	68bb      	ldr	r3, [r7, #8]
 800985c:	2202      	movs	r2, #2
 800985e:	4619      	mov	r1, r3
 8009860:	6878      	ldr	r0, [r7, #4]
 8009862:	f000 fc6d 	bl	800a140 <USBD_CtlSendData>
              break;
 8009866:	e06a      	b.n	800993e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009868:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800986c:	2b00      	cmp	r3, #0
 800986e:	da11      	bge.n	8009894 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009870:	7bbb      	ldrb	r3, [r7, #14]
 8009872:	f003 020f 	and.w	r2, r3, #15
 8009876:	6879      	ldr	r1, [r7, #4]
 8009878:	4613      	mov	r3, r2
 800987a:	009b      	lsls	r3, r3, #2
 800987c:	4413      	add	r3, r2
 800987e:	009b      	lsls	r3, r3, #2
 8009880:	440b      	add	r3, r1
 8009882:	3324      	adds	r3, #36	@ 0x24
 8009884:	881b      	ldrh	r3, [r3, #0]
 8009886:	2b00      	cmp	r3, #0
 8009888:	d117      	bne.n	80098ba <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800988a:	6839      	ldr	r1, [r7, #0]
 800988c:	6878      	ldr	r0, [r7, #4]
 800988e:	f000 fbda 	bl	800a046 <USBD_CtlError>
                  break;
 8009892:	e054      	b.n	800993e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009894:	7bbb      	ldrb	r3, [r7, #14]
 8009896:	f003 020f 	and.w	r2, r3, #15
 800989a:	6879      	ldr	r1, [r7, #4]
 800989c:	4613      	mov	r3, r2
 800989e:	009b      	lsls	r3, r3, #2
 80098a0:	4413      	add	r3, r2
 80098a2:	009b      	lsls	r3, r3, #2
 80098a4:	440b      	add	r3, r1
 80098a6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80098aa:	881b      	ldrh	r3, [r3, #0]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d104      	bne.n	80098ba <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80098b0:	6839      	ldr	r1, [r7, #0]
 80098b2:	6878      	ldr	r0, [r7, #4]
 80098b4:	f000 fbc7 	bl	800a046 <USBD_CtlError>
                  break;
 80098b8:	e041      	b.n	800993e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80098ba:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	da0b      	bge.n	80098da <USBD_StdEPReq+0x2b2>
 80098c2:	7bbb      	ldrb	r3, [r7, #14]
 80098c4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80098c8:	4613      	mov	r3, r2
 80098ca:	009b      	lsls	r3, r3, #2
 80098cc:	4413      	add	r3, r2
 80098ce:	009b      	lsls	r3, r3, #2
 80098d0:	3310      	adds	r3, #16
 80098d2:	687a      	ldr	r2, [r7, #4]
 80098d4:	4413      	add	r3, r2
 80098d6:	3304      	adds	r3, #4
 80098d8:	e00b      	b.n	80098f2 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80098da:	7bbb      	ldrb	r3, [r7, #14]
 80098dc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80098e0:	4613      	mov	r3, r2
 80098e2:	009b      	lsls	r3, r3, #2
 80098e4:	4413      	add	r3, r2
 80098e6:	009b      	lsls	r3, r3, #2
 80098e8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80098ec:	687a      	ldr	r2, [r7, #4]
 80098ee:	4413      	add	r3, r2
 80098f0:	3304      	adds	r3, #4
 80098f2:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80098f4:	7bbb      	ldrb	r3, [r7, #14]
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d002      	beq.n	8009900 <USBD_StdEPReq+0x2d8>
 80098fa:	7bbb      	ldrb	r3, [r7, #14]
 80098fc:	2b80      	cmp	r3, #128	@ 0x80
 80098fe:	d103      	bne.n	8009908 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8009900:	68bb      	ldr	r3, [r7, #8]
 8009902:	2200      	movs	r2, #0
 8009904:	601a      	str	r2, [r3, #0]
 8009906:	e00e      	b.n	8009926 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009908:	7bbb      	ldrb	r3, [r7, #14]
 800990a:	4619      	mov	r1, r3
 800990c:	6878      	ldr	r0, [r7, #4]
 800990e:	f001 f903 	bl	800ab18 <USBD_LL_IsStallEP>
 8009912:	4603      	mov	r3, r0
 8009914:	2b00      	cmp	r3, #0
 8009916:	d003      	beq.n	8009920 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8009918:	68bb      	ldr	r3, [r7, #8]
 800991a:	2201      	movs	r2, #1
 800991c:	601a      	str	r2, [r3, #0]
 800991e:	e002      	b.n	8009926 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8009920:	68bb      	ldr	r3, [r7, #8]
 8009922:	2200      	movs	r2, #0
 8009924:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009926:	68bb      	ldr	r3, [r7, #8]
 8009928:	2202      	movs	r2, #2
 800992a:	4619      	mov	r1, r3
 800992c:	6878      	ldr	r0, [r7, #4]
 800992e:	f000 fc07 	bl	800a140 <USBD_CtlSendData>
              break;
 8009932:	e004      	b.n	800993e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8009934:	6839      	ldr	r1, [r7, #0]
 8009936:	6878      	ldr	r0, [r7, #4]
 8009938:	f000 fb85 	bl	800a046 <USBD_CtlError>
              break;
 800993c:	bf00      	nop
          }
          break;
 800993e:	e004      	b.n	800994a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8009940:	6839      	ldr	r1, [r7, #0]
 8009942:	6878      	ldr	r0, [r7, #4]
 8009944:	f000 fb7f 	bl	800a046 <USBD_CtlError>
          break;
 8009948:	bf00      	nop
      }
      break;
 800994a:	e005      	b.n	8009958 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800994c:	6839      	ldr	r1, [r7, #0]
 800994e:	6878      	ldr	r0, [r7, #4]
 8009950:	f000 fb79 	bl	800a046 <USBD_CtlError>
      break;
 8009954:	e000      	b.n	8009958 <USBD_StdEPReq+0x330>
      break;
 8009956:	bf00      	nop
  }

  return ret;
 8009958:	7bfb      	ldrb	r3, [r7, #15]
}
 800995a:	4618      	mov	r0, r3
 800995c:	3710      	adds	r7, #16
 800995e:	46bd      	mov	sp, r7
 8009960:	bd80      	pop	{r7, pc}
	...

08009964 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009964:	b580      	push	{r7, lr}
 8009966:	b084      	sub	sp, #16
 8009968:	af00      	add	r7, sp, #0
 800996a:	6078      	str	r0, [r7, #4]
 800996c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800996e:	2300      	movs	r3, #0
 8009970:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009972:	2300      	movs	r3, #0
 8009974:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009976:	2300      	movs	r3, #0
 8009978:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800997a:	683b      	ldr	r3, [r7, #0]
 800997c:	885b      	ldrh	r3, [r3, #2]
 800997e:	0a1b      	lsrs	r3, r3, #8
 8009980:	b29b      	uxth	r3, r3
 8009982:	3b01      	subs	r3, #1
 8009984:	2b0e      	cmp	r3, #14
 8009986:	f200 8152 	bhi.w	8009c2e <USBD_GetDescriptor+0x2ca>
 800998a:	a201      	add	r2, pc, #4	@ (adr r2, 8009990 <USBD_GetDescriptor+0x2c>)
 800998c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009990:	08009a01 	.word	0x08009a01
 8009994:	08009a19 	.word	0x08009a19
 8009998:	08009a59 	.word	0x08009a59
 800999c:	08009c2f 	.word	0x08009c2f
 80099a0:	08009c2f 	.word	0x08009c2f
 80099a4:	08009bcf 	.word	0x08009bcf
 80099a8:	08009bfb 	.word	0x08009bfb
 80099ac:	08009c2f 	.word	0x08009c2f
 80099b0:	08009c2f 	.word	0x08009c2f
 80099b4:	08009c2f 	.word	0x08009c2f
 80099b8:	08009c2f 	.word	0x08009c2f
 80099bc:	08009c2f 	.word	0x08009c2f
 80099c0:	08009c2f 	.word	0x08009c2f
 80099c4:	08009c2f 	.word	0x08009c2f
 80099c8:	080099cd 	.word	0x080099cd
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099d2:	69db      	ldr	r3, [r3, #28]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d00b      	beq.n	80099f0 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099de:	69db      	ldr	r3, [r3, #28]
 80099e0:	687a      	ldr	r2, [r7, #4]
 80099e2:	7c12      	ldrb	r2, [r2, #16]
 80099e4:	f107 0108 	add.w	r1, r7, #8
 80099e8:	4610      	mov	r0, r2
 80099ea:	4798      	blx	r3
 80099ec:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80099ee:	e126      	b.n	8009c3e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80099f0:	6839      	ldr	r1, [r7, #0]
 80099f2:	6878      	ldr	r0, [r7, #4]
 80099f4:	f000 fb27 	bl	800a046 <USBD_CtlError>
        err++;
 80099f8:	7afb      	ldrb	r3, [r7, #11]
 80099fa:	3301      	adds	r3, #1
 80099fc:	72fb      	strb	r3, [r7, #11]
      break;
 80099fe:	e11e      	b.n	8009c3e <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	687a      	ldr	r2, [r7, #4]
 8009a0a:	7c12      	ldrb	r2, [r2, #16]
 8009a0c:	f107 0108 	add.w	r1, r7, #8
 8009a10:	4610      	mov	r0, r2
 8009a12:	4798      	blx	r3
 8009a14:	60f8      	str	r0, [r7, #12]
      break;
 8009a16:	e112      	b.n	8009c3e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	7c1b      	ldrb	r3, [r3, #16]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d10d      	bne.n	8009a3c <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a28:	f107 0208 	add.w	r2, r7, #8
 8009a2c:	4610      	mov	r0, r2
 8009a2e:	4798      	blx	r3
 8009a30:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	3301      	adds	r3, #1
 8009a36:	2202      	movs	r2, #2
 8009a38:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009a3a:	e100      	b.n	8009c3e <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a44:	f107 0208 	add.w	r2, r7, #8
 8009a48:	4610      	mov	r0, r2
 8009a4a:	4798      	blx	r3
 8009a4c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	3301      	adds	r3, #1
 8009a52:	2202      	movs	r2, #2
 8009a54:	701a      	strb	r2, [r3, #0]
      break;
 8009a56:	e0f2      	b.n	8009c3e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009a58:	683b      	ldr	r3, [r7, #0]
 8009a5a:	885b      	ldrh	r3, [r3, #2]
 8009a5c:	b2db      	uxtb	r3, r3
 8009a5e:	2b05      	cmp	r3, #5
 8009a60:	f200 80ac 	bhi.w	8009bbc <USBD_GetDescriptor+0x258>
 8009a64:	a201      	add	r2, pc, #4	@ (adr r2, 8009a6c <USBD_GetDescriptor+0x108>)
 8009a66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a6a:	bf00      	nop
 8009a6c:	08009a85 	.word	0x08009a85
 8009a70:	08009ab9 	.word	0x08009ab9
 8009a74:	08009aed 	.word	0x08009aed
 8009a78:	08009b21 	.word	0x08009b21
 8009a7c:	08009b55 	.word	0x08009b55
 8009a80:	08009b89 	.word	0x08009b89
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a8a:	685b      	ldr	r3, [r3, #4]
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d00b      	beq.n	8009aa8 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a96:	685b      	ldr	r3, [r3, #4]
 8009a98:	687a      	ldr	r2, [r7, #4]
 8009a9a:	7c12      	ldrb	r2, [r2, #16]
 8009a9c:	f107 0108 	add.w	r1, r7, #8
 8009aa0:	4610      	mov	r0, r2
 8009aa2:	4798      	blx	r3
 8009aa4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009aa6:	e091      	b.n	8009bcc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009aa8:	6839      	ldr	r1, [r7, #0]
 8009aaa:	6878      	ldr	r0, [r7, #4]
 8009aac:	f000 facb 	bl	800a046 <USBD_CtlError>
            err++;
 8009ab0:	7afb      	ldrb	r3, [r7, #11]
 8009ab2:	3301      	adds	r3, #1
 8009ab4:	72fb      	strb	r3, [r7, #11]
          break;
 8009ab6:	e089      	b.n	8009bcc <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009abe:	689b      	ldr	r3, [r3, #8]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d00b      	beq.n	8009adc <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009aca:	689b      	ldr	r3, [r3, #8]
 8009acc:	687a      	ldr	r2, [r7, #4]
 8009ace:	7c12      	ldrb	r2, [r2, #16]
 8009ad0:	f107 0108 	add.w	r1, r7, #8
 8009ad4:	4610      	mov	r0, r2
 8009ad6:	4798      	blx	r3
 8009ad8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009ada:	e077      	b.n	8009bcc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009adc:	6839      	ldr	r1, [r7, #0]
 8009ade:	6878      	ldr	r0, [r7, #4]
 8009ae0:	f000 fab1 	bl	800a046 <USBD_CtlError>
            err++;
 8009ae4:	7afb      	ldrb	r3, [r7, #11]
 8009ae6:	3301      	adds	r3, #1
 8009ae8:	72fb      	strb	r3, [r7, #11]
          break;
 8009aea:	e06f      	b.n	8009bcc <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009af2:	68db      	ldr	r3, [r3, #12]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d00b      	beq.n	8009b10 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009afe:	68db      	ldr	r3, [r3, #12]
 8009b00:	687a      	ldr	r2, [r7, #4]
 8009b02:	7c12      	ldrb	r2, [r2, #16]
 8009b04:	f107 0108 	add.w	r1, r7, #8
 8009b08:	4610      	mov	r0, r2
 8009b0a:	4798      	blx	r3
 8009b0c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009b0e:	e05d      	b.n	8009bcc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009b10:	6839      	ldr	r1, [r7, #0]
 8009b12:	6878      	ldr	r0, [r7, #4]
 8009b14:	f000 fa97 	bl	800a046 <USBD_CtlError>
            err++;
 8009b18:	7afb      	ldrb	r3, [r7, #11]
 8009b1a:	3301      	adds	r3, #1
 8009b1c:	72fb      	strb	r3, [r7, #11]
          break;
 8009b1e:	e055      	b.n	8009bcc <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b26:	691b      	ldr	r3, [r3, #16]
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d00b      	beq.n	8009b44 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b32:	691b      	ldr	r3, [r3, #16]
 8009b34:	687a      	ldr	r2, [r7, #4]
 8009b36:	7c12      	ldrb	r2, [r2, #16]
 8009b38:	f107 0108 	add.w	r1, r7, #8
 8009b3c:	4610      	mov	r0, r2
 8009b3e:	4798      	blx	r3
 8009b40:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009b42:	e043      	b.n	8009bcc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009b44:	6839      	ldr	r1, [r7, #0]
 8009b46:	6878      	ldr	r0, [r7, #4]
 8009b48:	f000 fa7d 	bl	800a046 <USBD_CtlError>
            err++;
 8009b4c:	7afb      	ldrb	r3, [r7, #11]
 8009b4e:	3301      	adds	r3, #1
 8009b50:	72fb      	strb	r3, [r7, #11]
          break;
 8009b52:	e03b      	b.n	8009bcc <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b5a:	695b      	ldr	r3, [r3, #20]
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d00b      	beq.n	8009b78 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b66:	695b      	ldr	r3, [r3, #20]
 8009b68:	687a      	ldr	r2, [r7, #4]
 8009b6a:	7c12      	ldrb	r2, [r2, #16]
 8009b6c:	f107 0108 	add.w	r1, r7, #8
 8009b70:	4610      	mov	r0, r2
 8009b72:	4798      	blx	r3
 8009b74:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009b76:	e029      	b.n	8009bcc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009b78:	6839      	ldr	r1, [r7, #0]
 8009b7a:	6878      	ldr	r0, [r7, #4]
 8009b7c:	f000 fa63 	bl	800a046 <USBD_CtlError>
            err++;
 8009b80:	7afb      	ldrb	r3, [r7, #11]
 8009b82:	3301      	adds	r3, #1
 8009b84:	72fb      	strb	r3, [r7, #11]
          break;
 8009b86:	e021      	b.n	8009bcc <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b8e:	699b      	ldr	r3, [r3, #24]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d00b      	beq.n	8009bac <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b9a:	699b      	ldr	r3, [r3, #24]
 8009b9c:	687a      	ldr	r2, [r7, #4]
 8009b9e:	7c12      	ldrb	r2, [r2, #16]
 8009ba0:	f107 0108 	add.w	r1, r7, #8
 8009ba4:	4610      	mov	r0, r2
 8009ba6:	4798      	blx	r3
 8009ba8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009baa:	e00f      	b.n	8009bcc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009bac:	6839      	ldr	r1, [r7, #0]
 8009bae:	6878      	ldr	r0, [r7, #4]
 8009bb0:	f000 fa49 	bl	800a046 <USBD_CtlError>
            err++;
 8009bb4:	7afb      	ldrb	r3, [r7, #11]
 8009bb6:	3301      	adds	r3, #1
 8009bb8:	72fb      	strb	r3, [r7, #11]
          break;
 8009bba:	e007      	b.n	8009bcc <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009bbc:	6839      	ldr	r1, [r7, #0]
 8009bbe:	6878      	ldr	r0, [r7, #4]
 8009bc0:	f000 fa41 	bl	800a046 <USBD_CtlError>
          err++;
 8009bc4:	7afb      	ldrb	r3, [r7, #11]
 8009bc6:	3301      	adds	r3, #1
 8009bc8:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009bca:	bf00      	nop
      }
      break;
 8009bcc:	e037      	b.n	8009c3e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	7c1b      	ldrb	r3, [r3, #16]
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d109      	bne.n	8009bea <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009bdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009bde:	f107 0208 	add.w	r2, r7, #8
 8009be2:	4610      	mov	r0, r2
 8009be4:	4798      	blx	r3
 8009be6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009be8:	e029      	b.n	8009c3e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009bea:	6839      	ldr	r1, [r7, #0]
 8009bec:	6878      	ldr	r0, [r7, #4]
 8009bee:	f000 fa2a 	bl	800a046 <USBD_CtlError>
        err++;
 8009bf2:	7afb      	ldrb	r3, [r7, #11]
 8009bf4:	3301      	adds	r3, #1
 8009bf6:	72fb      	strb	r3, [r7, #11]
      break;
 8009bf8:	e021      	b.n	8009c3e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	7c1b      	ldrb	r3, [r3, #16]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d10d      	bne.n	8009c1e <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c0a:	f107 0208 	add.w	r2, r7, #8
 8009c0e:	4610      	mov	r0, r2
 8009c10:	4798      	blx	r3
 8009c12:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	3301      	adds	r3, #1
 8009c18:	2207      	movs	r2, #7
 8009c1a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009c1c:	e00f      	b.n	8009c3e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009c1e:	6839      	ldr	r1, [r7, #0]
 8009c20:	6878      	ldr	r0, [r7, #4]
 8009c22:	f000 fa10 	bl	800a046 <USBD_CtlError>
        err++;
 8009c26:	7afb      	ldrb	r3, [r7, #11]
 8009c28:	3301      	adds	r3, #1
 8009c2a:	72fb      	strb	r3, [r7, #11]
      break;
 8009c2c:	e007      	b.n	8009c3e <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8009c2e:	6839      	ldr	r1, [r7, #0]
 8009c30:	6878      	ldr	r0, [r7, #4]
 8009c32:	f000 fa08 	bl	800a046 <USBD_CtlError>
      err++;
 8009c36:	7afb      	ldrb	r3, [r7, #11]
 8009c38:	3301      	adds	r3, #1
 8009c3a:	72fb      	strb	r3, [r7, #11]
      break;
 8009c3c:	bf00      	nop
  }

  if (err != 0U)
 8009c3e:	7afb      	ldrb	r3, [r7, #11]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d11e      	bne.n	8009c82 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8009c44:	683b      	ldr	r3, [r7, #0]
 8009c46:	88db      	ldrh	r3, [r3, #6]
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d016      	beq.n	8009c7a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8009c4c:	893b      	ldrh	r3, [r7, #8]
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d00e      	beq.n	8009c70 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8009c52:	683b      	ldr	r3, [r7, #0]
 8009c54:	88da      	ldrh	r2, [r3, #6]
 8009c56:	893b      	ldrh	r3, [r7, #8]
 8009c58:	4293      	cmp	r3, r2
 8009c5a:	bf28      	it	cs
 8009c5c:	4613      	movcs	r3, r2
 8009c5e:	b29b      	uxth	r3, r3
 8009c60:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009c62:	893b      	ldrh	r3, [r7, #8]
 8009c64:	461a      	mov	r2, r3
 8009c66:	68f9      	ldr	r1, [r7, #12]
 8009c68:	6878      	ldr	r0, [r7, #4]
 8009c6a:	f000 fa69 	bl	800a140 <USBD_CtlSendData>
 8009c6e:	e009      	b.n	8009c84 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009c70:	6839      	ldr	r1, [r7, #0]
 8009c72:	6878      	ldr	r0, [r7, #4]
 8009c74:	f000 f9e7 	bl	800a046 <USBD_CtlError>
 8009c78:	e004      	b.n	8009c84 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009c7a:	6878      	ldr	r0, [r7, #4]
 8009c7c:	f000 faba 	bl	800a1f4 <USBD_CtlSendStatus>
 8009c80:	e000      	b.n	8009c84 <USBD_GetDescriptor+0x320>
    return;
 8009c82:	bf00      	nop
  }
}
 8009c84:	3710      	adds	r7, #16
 8009c86:	46bd      	mov	sp, r7
 8009c88:	bd80      	pop	{r7, pc}
 8009c8a:	bf00      	nop

08009c8c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c8c:	b580      	push	{r7, lr}
 8009c8e:	b084      	sub	sp, #16
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	6078      	str	r0, [r7, #4]
 8009c94:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009c96:	683b      	ldr	r3, [r7, #0]
 8009c98:	889b      	ldrh	r3, [r3, #4]
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d131      	bne.n	8009d02 <USBD_SetAddress+0x76>
 8009c9e:	683b      	ldr	r3, [r7, #0]
 8009ca0:	88db      	ldrh	r3, [r3, #6]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d12d      	bne.n	8009d02 <USBD_SetAddress+0x76>
 8009ca6:	683b      	ldr	r3, [r7, #0]
 8009ca8:	885b      	ldrh	r3, [r3, #2]
 8009caa:	2b7f      	cmp	r3, #127	@ 0x7f
 8009cac:	d829      	bhi.n	8009d02 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009cae:	683b      	ldr	r3, [r7, #0]
 8009cb0:	885b      	ldrh	r3, [r3, #2]
 8009cb2:	b2db      	uxtb	r3, r3
 8009cb4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009cb8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009cc0:	b2db      	uxtb	r3, r3
 8009cc2:	2b03      	cmp	r3, #3
 8009cc4:	d104      	bne.n	8009cd0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009cc6:	6839      	ldr	r1, [r7, #0]
 8009cc8:	6878      	ldr	r0, [r7, #4]
 8009cca:	f000 f9bc 	bl	800a046 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009cce:	e01d      	b.n	8009d0c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	7bfa      	ldrb	r2, [r7, #15]
 8009cd4:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009cd8:	7bfb      	ldrb	r3, [r7, #15]
 8009cda:	4619      	mov	r1, r3
 8009cdc:	6878      	ldr	r0, [r7, #4]
 8009cde:	f000 ff47 	bl	800ab70 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009ce2:	6878      	ldr	r0, [r7, #4]
 8009ce4:	f000 fa86 	bl	800a1f4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009ce8:	7bfb      	ldrb	r3, [r7, #15]
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d004      	beq.n	8009cf8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	2202      	movs	r2, #2
 8009cf2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009cf6:	e009      	b.n	8009d0c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	2201      	movs	r2, #1
 8009cfc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d00:	e004      	b.n	8009d0c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009d02:	6839      	ldr	r1, [r7, #0]
 8009d04:	6878      	ldr	r0, [r7, #4]
 8009d06:	f000 f99e 	bl	800a046 <USBD_CtlError>
  }
}
 8009d0a:	bf00      	nop
 8009d0c:	bf00      	nop
 8009d0e:	3710      	adds	r7, #16
 8009d10:	46bd      	mov	sp, r7
 8009d12:	bd80      	pop	{r7, pc}

08009d14 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d14:	b580      	push	{r7, lr}
 8009d16:	b084      	sub	sp, #16
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	6078      	str	r0, [r7, #4]
 8009d1c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009d1e:	2300      	movs	r3, #0
 8009d20:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009d22:	683b      	ldr	r3, [r7, #0]
 8009d24:	885b      	ldrh	r3, [r3, #2]
 8009d26:	b2da      	uxtb	r2, r3
 8009d28:	4b4e      	ldr	r3, [pc, #312]	@ (8009e64 <USBD_SetConfig+0x150>)
 8009d2a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009d2c:	4b4d      	ldr	r3, [pc, #308]	@ (8009e64 <USBD_SetConfig+0x150>)
 8009d2e:	781b      	ldrb	r3, [r3, #0]
 8009d30:	2b01      	cmp	r3, #1
 8009d32:	d905      	bls.n	8009d40 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009d34:	6839      	ldr	r1, [r7, #0]
 8009d36:	6878      	ldr	r0, [r7, #4]
 8009d38:	f000 f985 	bl	800a046 <USBD_CtlError>
    return USBD_FAIL;
 8009d3c:	2303      	movs	r3, #3
 8009d3e:	e08c      	b.n	8009e5a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d46:	b2db      	uxtb	r3, r3
 8009d48:	2b02      	cmp	r3, #2
 8009d4a:	d002      	beq.n	8009d52 <USBD_SetConfig+0x3e>
 8009d4c:	2b03      	cmp	r3, #3
 8009d4e:	d029      	beq.n	8009da4 <USBD_SetConfig+0x90>
 8009d50:	e075      	b.n	8009e3e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009d52:	4b44      	ldr	r3, [pc, #272]	@ (8009e64 <USBD_SetConfig+0x150>)
 8009d54:	781b      	ldrb	r3, [r3, #0]
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d020      	beq.n	8009d9c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009d5a:	4b42      	ldr	r3, [pc, #264]	@ (8009e64 <USBD_SetConfig+0x150>)
 8009d5c:	781b      	ldrb	r3, [r3, #0]
 8009d5e:	461a      	mov	r2, r3
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009d64:	4b3f      	ldr	r3, [pc, #252]	@ (8009e64 <USBD_SetConfig+0x150>)
 8009d66:	781b      	ldrb	r3, [r3, #0]
 8009d68:	4619      	mov	r1, r3
 8009d6a:	6878      	ldr	r0, [r7, #4]
 8009d6c:	f7fe ffb9 	bl	8008ce2 <USBD_SetClassConfig>
 8009d70:	4603      	mov	r3, r0
 8009d72:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009d74:	7bfb      	ldrb	r3, [r7, #15]
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d008      	beq.n	8009d8c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009d7a:	6839      	ldr	r1, [r7, #0]
 8009d7c:	6878      	ldr	r0, [r7, #4]
 8009d7e:	f000 f962 	bl	800a046 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	2202      	movs	r2, #2
 8009d86:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009d8a:	e065      	b.n	8009e58 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009d8c:	6878      	ldr	r0, [r7, #4]
 8009d8e:	f000 fa31 	bl	800a1f4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	2203      	movs	r2, #3
 8009d96:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009d9a:	e05d      	b.n	8009e58 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009d9c:	6878      	ldr	r0, [r7, #4]
 8009d9e:	f000 fa29 	bl	800a1f4 <USBD_CtlSendStatus>
      break;
 8009da2:	e059      	b.n	8009e58 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009da4:	4b2f      	ldr	r3, [pc, #188]	@ (8009e64 <USBD_SetConfig+0x150>)
 8009da6:	781b      	ldrb	r3, [r3, #0]
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d112      	bne.n	8009dd2 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	2202      	movs	r2, #2
 8009db0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009db4:	4b2b      	ldr	r3, [pc, #172]	@ (8009e64 <USBD_SetConfig+0x150>)
 8009db6:	781b      	ldrb	r3, [r3, #0]
 8009db8:	461a      	mov	r2, r3
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009dbe:	4b29      	ldr	r3, [pc, #164]	@ (8009e64 <USBD_SetConfig+0x150>)
 8009dc0:	781b      	ldrb	r3, [r3, #0]
 8009dc2:	4619      	mov	r1, r3
 8009dc4:	6878      	ldr	r0, [r7, #4]
 8009dc6:	f7fe ffa8 	bl	8008d1a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009dca:	6878      	ldr	r0, [r7, #4]
 8009dcc:	f000 fa12 	bl	800a1f4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009dd0:	e042      	b.n	8009e58 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009dd2:	4b24      	ldr	r3, [pc, #144]	@ (8009e64 <USBD_SetConfig+0x150>)
 8009dd4:	781b      	ldrb	r3, [r3, #0]
 8009dd6:	461a      	mov	r2, r3
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	685b      	ldr	r3, [r3, #4]
 8009ddc:	429a      	cmp	r2, r3
 8009dde:	d02a      	beq.n	8009e36 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	685b      	ldr	r3, [r3, #4]
 8009de4:	b2db      	uxtb	r3, r3
 8009de6:	4619      	mov	r1, r3
 8009de8:	6878      	ldr	r0, [r7, #4]
 8009dea:	f7fe ff96 	bl	8008d1a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009dee:	4b1d      	ldr	r3, [pc, #116]	@ (8009e64 <USBD_SetConfig+0x150>)
 8009df0:	781b      	ldrb	r3, [r3, #0]
 8009df2:	461a      	mov	r2, r3
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009df8:	4b1a      	ldr	r3, [pc, #104]	@ (8009e64 <USBD_SetConfig+0x150>)
 8009dfa:	781b      	ldrb	r3, [r3, #0]
 8009dfc:	4619      	mov	r1, r3
 8009dfe:	6878      	ldr	r0, [r7, #4]
 8009e00:	f7fe ff6f 	bl	8008ce2 <USBD_SetClassConfig>
 8009e04:	4603      	mov	r3, r0
 8009e06:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009e08:	7bfb      	ldrb	r3, [r7, #15]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d00f      	beq.n	8009e2e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009e0e:	6839      	ldr	r1, [r7, #0]
 8009e10:	6878      	ldr	r0, [r7, #4]
 8009e12:	f000 f918 	bl	800a046 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	685b      	ldr	r3, [r3, #4]
 8009e1a:	b2db      	uxtb	r3, r3
 8009e1c:	4619      	mov	r1, r3
 8009e1e:	6878      	ldr	r0, [r7, #4]
 8009e20:	f7fe ff7b 	bl	8008d1a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	2202      	movs	r2, #2
 8009e28:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009e2c:	e014      	b.n	8009e58 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009e2e:	6878      	ldr	r0, [r7, #4]
 8009e30:	f000 f9e0 	bl	800a1f4 <USBD_CtlSendStatus>
      break;
 8009e34:	e010      	b.n	8009e58 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009e36:	6878      	ldr	r0, [r7, #4]
 8009e38:	f000 f9dc 	bl	800a1f4 <USBD_CtlSendStatus>
      break;
 8009e3c:	e00c      	b.n	8009e58 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009e3e:	6839      	ldr	r1, [r7, #0]
 8009e40:	6878      	ldr	r0, [r7, #4]
 8009e42:	f000 f900 	bl	800a046 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009e46:	4b07      	ldr	r3, [pc, #28]	@ (8009e64 <USBD_SetConfig+0x150>)
 8009e48:	781b      	ldrb	r3, [r3, #0]
 8009e4a:	4619      	mov	r1, r3
 8009e4c:	6878      	ldr	r0, [r7, #4]
 8009e4e:	f7fe ff64 	bl	8008d1a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009e52:	2303      	movs	r3, #3
 8009e54:	73fb      	strb	r3, [r7, #15]
      break;
 8009e56:	bf00      	nop
  }

  return ret;
 8009e58:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	3710      	adds	r7, #16
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	bd80      	pop	{r7, pc}
 8009e62:	bf00      	nop
 8009e64:	24000264 	.word	0x24000264

08009e68 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e68:	b580      	push	{r7, lr}
 8009e6a:	b082      	sub	sp, #8
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
 8009e70:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009e72:	683b      	ldr	r3, [r7, #0]
 8009e74:	88db      	ldrh	r3, [r3, #6]
 8009e76:	2b01      	cmp	r3, #1
 8009e78:	d004      	beq.n	8009e84 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009e7a:	6839      	ldr	r1, [r7, #0]
 8009e7c:	6878      	ldr	r0, [r7, #4]
 8009e7e:	f000 f8e2 	bl	800a046 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009e82:	e023      	b.n	8009ecc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e8a:	b2db      	uxtb	r3, r3
 8009e8c:	2b02      	cmp	r3, #2
 8009e8e:	dc02      	bgt.n	8009e96 <USBD_GetConfig+0x2e>
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	dc03      	bgt.n	8009e9c <USBD_GetConfig+0x34>
 8009e94:	e015      	b.n	8009ec2 <USBD_GetConfig+0x5a>
 8009e96:	2b03      	cmp	r3, #3
 8009e98:	d00b      	beq.n	8009eb2 <USBD_GetConfig+0x4a>
 8009e9a:	e012      	b.n	8009ec2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	3308      	adds	r3, #8
 8009ea6:	2201      	movs	r2, #1
 8009ea8:	4619      	mov	r1, r3
 8009eaa:	6878      	ldr	r0, [r7, #4]
 8009eac:	f000 f948 	bl	800a140 <USBD_CtlSendData>
        break;
 8009eb0:	e00c      	b.n	8009ecc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	3304      	adds	r3, #4
 8009eb6:	2201      	movs	r2, #1
 8009eb8:	4619      	mov	r1, r3
 8009eba:	6878      	ldr	r0, [r7, #4]
 8009ebc:	f000 f940 	bl	800a140 <USBD_CtlSendData>
        break;
 8009ec0:	e004      	b.n	8009ecc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009ec2:	6839      	ldr	r1, [r7, #0]
 8009ec4:	6878      	ldr	r0, [r7, #4]
 8009ec6:	f000 f8be 	bl	800a046 <USBD_CtlError>
        break;
 8009eca:	bf00      	nop
}
 8009ecc:	bf00      	nop
 8009ece:	3708      	adds	r7, #8
 8009ed0:	46bd      	mov	sp, r7
 8009ed2:	bd80      	pop	{r7, pc}

08009ed4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	b082      	sub	sp, #8
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	6078      	str	r0, [r7, #4]
 8009edc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ee4:	b2db      	uxtb	r3, r3
 8009ee6:	3b01      	subs	r3, #1
 8009ee8:	2b02      	cmp	r3, #2
 8009eea:	d81e      	bhi.n	8009f2a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009eec:	683b      	ldr	r3, [r7, #0]
 8009eee:	88db      	ldrh	r3, [r3, #6]
 8009ef0:	2b02      	cmp	r3, #2
 8009ef2:	d004      	beq.n	8009efe <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009ef4:	6839      	ldr	r1, [r7, #0]
 8009ef6:	6878      	ldr	r0, [r7, #4]
 8009ef8:	f000 f8a5 	bl	800a046 <USBD_CtlError>
        break;
 8009efc:	e01a      	b.n	8009f34 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	2201      	movs	r2, #1
 8009f02:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d005      	beq.n	8009f1a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	68db      	ldr	r3, [r3, #12]
 8009f12:	f043 0202 	orr.w	r2, r3, #2
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	330c      	adds	r3, #12
 8009f1e:	2202      	movs	r2, #2
 8009f20:	4619      	mov	r1, r3
 8009f22:	6878      	ldr	r0, [r7, #4]
 8009f24:	f000 f90c 	bl	800a140 <USBD_CtlSendData>
      break;
 8009f28:	e004      	b.n	8009f34 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009f2a:	6839      	ldr	r1, [r7, #0]
 8009f2c:	6878      	ldr	r0, [r7, #4]
 8009f2e:	f000 f88a 	bl	800a046 <USBD_CtlError>
      break;
 8009f32:	bf00      	nop
  }
}
 8009f34:	bf00      	nop
 8009f36:	3708      	adds	r7, #8
 8009f38:	46bd      	mov	sp, r7
 8009f3a:	bd80      	pop	{r7, pc}

08009f3c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f3c:	b580      	push	{r7, lr}
 8009f3e:	b082      	sub	sp, #8
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	6078      	str	r0, [r7, #4]
 8009f44:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009f46:	683b      	ldr	r3, [r7, #0]
 8009f48:	885b      	ldrh	r3, [r3, #2]
 8009f4a:	2b01      	cmp	r3, #1
 8009f4c:	d107      	bne.n	8009f5e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	2201      	movs	r2, #1
 8009f52:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009f56:	6878      	ldr	r0, [r7, #4]
 8009f58:	f000 f94c 	bl	800a1f4 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009f5c:	e013      	b.n	8009f86 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009f5e:	683b      	ldr	r3, [r7, #0]
 8009f60:	885b      	ldrh	r3, [r3, #2]
 8009f62:	2b02      	cmp	r3, #2
 8009f64:	d10b      	bne.n	8009f7e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8009f66:	683b      	ldr	r3, [r7, #0]
 8009f68:	889b      	ldrh	r3, [r3, #4]
 8009f6a:	0a1b      	lsrs	r3, r3, #8
 8009f6c:	b29b      	uxth	r3, r3
 8009f6e:	b2da      	uxtb	r2, r3
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009f76:	6878      	ldr	r0, [r7, #4]
 8009f78:	f000 f93c 	bl	800a1f4 <USBD_CtlSendStatus>
}
 8009f7c:	e003      	b.n	8009f86 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009f7e:	6839      	ldr	r1, [r7, #0]
 8009f80:	6878      	ldr	r0, [r7, #4]
 8009f82:	f000 f860 	bl	800a046 <USBD_CtlError>
}
 8009f86:	bf00      	nop
 8009f88:	3708      	adds	r7, #8
 8009f8a:	46bd      	mov	sp, r7
 8009f8c:	bd80      	pop	{r7, pc}

08009f8e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f8e:	b580      	push	{r7, lr}
 8009f90:	b082      	sub	sp, #8
 8009f92:	af00      	add	r7, sp, #0
 8009f94:	6078      	str	r0, [r7, #4]
 8009f96:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f9e:	b2db      	uxtb	r3, r3
 8009fa0:	3b01      	subs	r3, #1
 8009fa2:	2b02      	cmp	r3, #2
 8009fa4:	d80b      	bhi.n	8009fbe <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009fa6:	683b      	ldr	r3, [r7, #0]
 8009fa8:	885b      	ldrh	r3, [r3, #2]
 8009faa:	2b01      	cmp	r3, #1
 8009fac:	d10c      	bne.n	8009fc8 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	2200      	movs	r2, #0
 8009fb2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009fb6:	6878      	ldr	r0, [r7, #4]
 8009fb8:	f000 f91c 	bl	800a1f4 <USBD_CtlSendStatus>
      }
      break;
 8009fbc:	e004      	b.n	8009fc8 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009fbe:	6839      	ldr	r1, [r7, #0]
 8009fc0:	6878      	ldr	r0, [r7, #4]
 8009fc2:	f000 f840 	bl	800a046 <USBD_CtlError>
      break;
 8009fc6:	e000      	b.n	8009fca <USBD_ClrFeature+0x3c>
      break;
 8009fc8:	bf00      	nop
  }
}
 8009fca:	bf00      	nop
 8009fcc:	3708      	adds	r7, #8
 8009fce:	46bd      	mov	sp, r7
 8009fd0:	bd80      	pop	{r7, pc}

08009fd2 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009fd2:	b580      	push	{r7, lr}
 8009fd4:	b084      	sub	sp, #16
 8009fd6:	af00      	add	r7, sp, #0
 8009fd8:	6078      	str	r0, [r7, #4]
 8009fda:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009fdc:	683b      	ldr	r3, [r7, #0]
 8009fde:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	781a      	ldrb	r2, [r3, #0]
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	3301      	adds	r3, #1
 8009fec:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	781a      	ldrb	r2, [r3, #0]
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	3301      	adds	r3, #1
 8009ffa:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009ffc:	68f8      	ldr	r0, [r7, #12]
 8009ffe:	f7ff fa16 	bl	800942e <SWAPBYTE>
 800a002:	4603      	mov	r3, r0
 800a004:	461a      	mov	r2, r3
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	3301      	adds	r3, #1
 800a00e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	3301      	adds	r3, #1
 800a014:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a016:	68f8      	ldr	r0, [r7, #12]
 800a018:	f7ff fa09 	bl	800942e <SWAPBYTE>
 800a01c:	4603      	mov	r3, r0
 800a01e:	461a      	mov	r2, r3
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	3301      	adds	r3, #1
 800a028:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	3301      	adds	r3, #1
 800a02e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a030:	68f8      	ldr	r0, [r7, #12]
 800a032:	f7ff f9fc 	bl	800942e <SWAPBYTE>
 800a036:	4603      	mov	r3, r0
 800a038:	461a      	mov	r2, r3
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	80da      	strh	r2, [r3, #6]
}
 800a03e:	bf00      	nop
 800a040:	3710      	adds	r7, #16
 800a042:	46bd      	mov	sp, r7
 800a044:	bd80      	pop	{r7, pc}

0800a046 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a046:	b580      	push	{r7, lr}
 800a048:	b082      	sub	sp, #8
 800a04a:	af00      	add	r7, sp, #0
 800a04c:	6078      	str	r0, [r7, #4]
 800a04e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a050:	2180      	movs	r1, #128	@ 0x80
 800a052:	6878      	ldr	r0, [r7, #4]
 800a054:	f000 fd22 	bl	800aa9c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a058:	2100      	movs	r1, #0
 800a05a:	6878      	ldr	r0, [r7, #4]
 800a05c:	f000 fd1e 	bl	800aa9c <USBD_LL_StallEP>
}
 800a060:	bf00      	nop
 800a062:	3708      	adds	r7, #8
 800a064:	46bd      	mov	sp, r7
 800a066:	bd80      	pop	{r7, pc}

0800a068 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a068:	b580      	push	{r7, lr}
 800a06a:	b086      	sub	sp, #24
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	60f8      	str	r0, [r7, #12]
 800a070:	60b9      	str	r1, [r7, #8]
 800a072:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a074:	2300      	movs	r3, #0
 800a076:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d042      	beq.n	800a104 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800a082:	6938      	ldr	r0, [r7, #16]
 800a084:	f000 f842 	bl	800a10c <USBD_GetLen>
 800a088:	4603      	mov	r3, r0
 800a08a:	3301      	adds	r3, #1
 800a08c:	005b      	lsls	r3, r3, #1
 800a08e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a092:	d808      	bhi.n	800a0a6 <USBD_GetString+0x3e>
 800a094:	6938      	ldr	r0, [r7, #16]
 800a096:	f000 f839 	bl	800a10c <USBD_GetLen>
 800a09a:	4603      	mov	r3, r0
 800a09c:	3301      	adds	r3, #1
 800a09e:	b29b      	uxth	r3, r3
 800a0a0:	005b      	lsls	r3, r3, #1
 800a0a2:	b29a      	uxth	r2, r3
 800a0a4:	e001      	b.n	800a0aa <USBD_GetString+0x42>
 800a0a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a0ae:	7dfb      	ldrb	r3, [r7, #23]
 800a0b0:	68ba      	ldr	r2, [r7, #8]
 800a0b2:	4413      	add	r3, r2
 800a0b4:	687a      	ldr	r2, [r7, #4]
 800a0b6:	7812      	ldrb	r2, [r2, #0]
 800a0b8:	701a      	strb	r2, [r3, #0]
  idx++;
 800a0ba:	7dfb      	ldrb	r3, [r7, #23]
 800a0bc:	3301      	adds	r3, #1
 800a0be:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a0c0:	7dfb      	ldrb	r3, [r7, #23]
 800a0c2:	68ba      	ldr	r2, [r7, #8]
 800a0c4:	4413      	add	r3, r2
 800a0c6:	2203      	movs	r2, #3
 800a0c8:	701a      	strb	r2, [r3, #0]
  idx++;
 800a0ca:	7dfb      	ldrb	r3, [r7, #23]
 800a0cc:	3301      	adds	r3, #1
 800a0ce:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a0d0:	e013      	b.n	800a0fa <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800a0d2:	7dfb      	ldrb	r3, [r7, #23]
 800a0d4:	68ba      	ldr	r2, [r7, #8]
 800a0d6:	4413      	add	r3, r2
 800a0d8:	693a      	ldr	r2, [r7, #16]
 800a0da:	7812      	ldrb	r2, [r2, #0]
 800a0dc:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a0de:	693b      	ldr	r3, [r7, #16]
 800a0e0:	3301      	adds	r3, #1
 800a0e2:	613b      	str	r3, [r7, #16]
    idx++;
 800a0e4:	7dfb      	ldrb	r3, [r7, #23]
 800a0e6:	3301      	adds	r3, #1
 800a0e8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a0ea:	7dfb      	ldrb	r3, [r7, #23]
 800a0ec:	68ba      	ldr	r2, [r7, #8]
 800a0ee:	4413      	add	r3, r2
 800a0f0:	2200      	movs	r2, #0
 800a0f2:	701a      	strb	r2, [r3, #0]
    idx++;
 800a0f4:	7dfb      	ldrb	r3, [r7, #23]
 800a0f6:	3301      	adds	r3, #1
 800a0f8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a0fa:	693b      	ldr	r3, [r7, #16]
 800a0fc:	781b      	ldrb	r3, [r3, #0]
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d1e7      	bne.n	800a0d2 <USBD_GetString+0x6a>
 800a102:	e000      	b.n	800a106 <USBD_GetString+0x9e>
    return;
 800a104:	bf00      	nop
  }
}
 800a106:	3718      	adds	r7, #24
 800a108:	46bd      	mov	sp, r7
 800a10a:	bd80      	pop	{r7, pc}

0800a10c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a10c:	b480      	push	{r7}
 800a10e:	b085      	sub	sp, #20
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a114:	2300      	movs	r3, #0
 800a116:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a11c:	e005      	b.n	800a12a <USBD_GetLen+0x1e>
  {
    len++;
 800a11e:	7bfb      	ldrb	r3, [r7, #15]
 800a120:	3301      	adds	r3, #1
 800a122:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a124:	68bb      	ldr	r3, [r7, #8]
 800a126:	3301      	adds	r3, #1
 800a128:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a12a:	68bb      	ldr	r3, [r7, #8]
 800a12c:	781b      	ldrb	r3, [r3, #0]
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d1f5      	bne.n	800a11e <USBD_GetLen+0x12>
  }

  return len;
 800a132:	7bfb      	ldrb	r3, [r7, #15]
}
 800a134:	4618      	mov	r0, r3
 800a136:	3714      	adds	r7, #20
 800a138:	46bd      	mov	sp, r7
 800a13a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13e:	4770      	bx	lr

0800a140 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a140:	b580      	push	{r7, lr}
 800a142:	b084      	sub	sp, #16
 800a144:	af00      	add	r7, sp, #0
 800a146:	60f8      	str	r0, [r7, #12]
 800a148:	60b9      	str	r1, [r7, #8]
 800a14a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	2202      	movs	r2, #2
 800a150:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	687a      	ldr	r2, [r7, #4]
 800a158:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	687a      	ldr	r2, [r7, #4]
 800a15e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	68ba      	ldr	r2, [r7, #8]
 800a164:	2100      	movs	r1, #0
 800a166:	68f8      	ldr	r0, [r7, #12]
 800a168:	f000 fd21 	bl	800abae <USBD_LL_Transmit>

  return USBD_OK;
 800a16c:	2300      	movs	r3, #0
}
 800a16e:	4618      	mov	r0, r3
 800a170:	3710      	adds	r7, #16
 800a172:	46bd      	mov	sp, r7
 800a174:	bd80      	pop	{r7, pc}

0800a176 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a176:	b580      	push	{r7, lr}
 800a178:	b084      	sub	sp, #16
 800a17a:	af00      	add	r7, sp, #0
 800a17c:	60f8      	str	r0, [r7, #12]
 800a17e:	60b9      	str	r1, [r7, #8]
 800a180:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	68ba      	ldr	r2, [r7, #8]
 800a186:	2100      	movs	r1, #0
 800a188:	68f8      	ldr	r0, [r7, #12]
 800a18a:	f000 fd10 	bl	800abae <USBD_LL_Transmit>

  return USBD_OK;
 800a18e:	2300      	movs	r3, #0
}
 800a190:	4618      	mov	r0, r3
 800a192:	3710      	adds	r7, #16
 800a194:	46bd      	mov	sp, r7
 800a196:	bd80      	pop	{r7, pc}

0800a198 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a198:	b580      	push	{r7, lr}
 800a19a:	b084      	sub	sp, #16
 800a19c:	af00      	add	r7, sp, #0
 800a19e:	60f8      	str	r0, [r7, #12]
 800a1a0:	60b9      	str	r1, [r7, #8]
 800a1a2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	2203      	movs	r2, #3
 800a1a8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	687a      	ldr	r2, [r7, #4]
 800a1b0:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	687a      	ldr	r2, [r7, #4]
 800a1b8:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	68ba      	ldr	r2, [r7, #8]
 800a1c0:	2100      	movs	r1, #0
 800a1c2:	68f8      	ldr	r0, [r7, #12]
 800a1c4:	f000 fd14 	bl	800abf0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a1c8:	2300      	movs	r3, #0
}
 800a1ca:	4618      	mov	r0, r3
 800a1cc:	3710      	adds	r7, #16
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	bd80      	pop	{r7, pc}

0800a1d2 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a1d2:	b580      	push	{r7, lr}
 800a1d4:	b084      	sub	sp, #16
 800a1d6:	af00      	add	r7, sp, #0
 800a1d8:	60f8      	str	r0, [r7, #12]
 800a1da:	60b9      	str	r1, [r7, #8]
 800a1dc:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	68ba      	ldr	r2, [r7, #8]
 800a1e2:	2100      	movs	r1, #0
 800a1e4:	68f8      	ldr	r0, [r7, #12]
 800a1e6:	f000 fd03 	bl	800abf0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a1ea:	2300      	movs	r3, #0
}
 800a1ec:	4618      	mov	r0, r3
 800a1ee:	3710      	adds	r7, #16
 800a1f0:	46bd      	mov	sp, r7
 800a1f2:	bd80      	pop	{r7, pc}

0800a1f4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a1f4:	b580      	push	{r7, lr}
 800a1f6:	b082      	sub	sp, #8
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2204      	movs	r2, #4
 800a200:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a204:	2300      	movs	r3, #0
 800a206:	2200      	movs	r2, #0
 800a208:	2100      	movs	r1, #0
 800a20a:	6878      	ldr	r0, [r7, #4]
 800a20c:	f000 fccf 	bl	800abae <USBD_LL_Transmit>

  return USBD_OK;
 800a210:	2300      	movs	r3, #0
}
 800a212:	4618      	mov	r0, r3
 800a214:	3708      	adds	r7, #8
 800a216:	46bd      	mov	sp, r7
 800a218:	bd80      	pop	{r7, pc}

0800a21a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a21a:	b580      	push	{r7, lr}
 800a21c:	b082      	sub	sp, #8
 800a21e:	af00      	add	r7, sp, #0
 800a220:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	2205      	movs	r2, #5
 800a226:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a22a:	2300      	movs	r3, #0
 800a22c:	2200      	movs	r2, #0
 800a22e:	2100      	movs	r1, #0
 800a230:	6878      	ldr	r0, [r7, #4]
 800a232:	f000 fcdd 	bl	800abf0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a236:	2300      	movs	r3, #0
}
 800a238:	4618      	mov	r0, r3
 800a23a:	3708      	adds	r7, #8
 800a23c:	46bd      	mov	sp, r7
 800a23e:	bd80      	pop	{r7, pc}

0800a240 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a240:	b580      	push	{r7, lr}
 800a242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a244:	2200      	movs	r2, #0
 800a246:	4913      	ldr	r1, [pc, #76]	@ (800a294 <MX_USB_DEVICE_Init+0x54>)
 800a248:	4813      	ldr	r0, [pc, #76]	@ (800a298 <MX_USB_DEVICE_Init+0x58>)
 800a24a:	f7fe fccd 	bl	8008be8 <USBD_Init>
 800a24e:	4603      	mov	r3, r0
 800a250:	2b00      	cmp	r3, #0
 800a252:	d001      	beq.n	800a258 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a254:	f7f6 fcd2 	bl	8000bfc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a258:	4910      	ldr	r1, [pc, #64]	@ (800a29c <MX_USB_DEVICE_Init+0x5c>)
 800a25a:	480f      	ldr	r0, [pc, #60]	@ (800a298 <MX_USB_DEVICE_Init+0x58>)
 800a25c:	f7fe fcf4 	bl	8008c48 <USBD_RegisterClass>
 800a260:	4603      	mov	r3, r0
 800a262:	2b00      	cmp	r3, #0
 800a264:	d001      	beq.n	800a26a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a266:	f7f6 fcc9 	bl	8000bfc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a26a:	490d      	ldr	r1, [pc, #52]	@ (800a2a0 <MX_USB_DEVICE_Init+0x60>)
 800a26c:	480a      	ldr	r0, [pc, #40]	@ (800a298 <MX_USB_DEVICE_Init+0x58>)
 800a26e:	f7fe fbeb 	bl	8008a48 <USBD_CDC_RegisterInterface>
 800a272:	4603      	mov	r3, r0
 800a274:	2b00      	cmp	r3, #0
 800a276:	d001      	beq.n	800a27c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a278:	f7f6 fcc0 	bl	8000bfc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a27c:	4806      	ldr	r0, [pc, #24]	@ (800a298 <MX_USB_DEVICE_Init+0x58>)
 800a27e:	f7fe fd19 	bl	8008cb4 <USBD_Start>
 800a282:	4603      	mov	r3, r0
 800a284:	2b00      	cmp	r3, #0
 800a286:	d001      	beq.n	800a28c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a288:	f7f6 fcb8 	bl	8000bfc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 800a28c:	f7f8 fe84 	bl	8002f98 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a290:	bf00      	nop
 800a292:	bd80      	pop	{r7, pc}
 800a294:	240000cc 	.word	0x240000cc
 800a298:	24000268 	.word	0x24000268
 800a29c:	24000038 	.word	0x24000038
 800a2a0:	240000b8 	.word	0x240000b8

0800a2a4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a2a8:	2200      	movs	r2, #0
 800a2aa:	4905      	ldr	r1, [pc, #20]	@ (800a2c0 <CDC_Init_FS+0x1c>)
 800a2ac:	4805      	ldr	r0, [pc, #20]	@ (800a2c4 <CDC_Init_FS+0x20>)
 800a2ae:	f7fe fbe5 	bl	8008a7c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a2b2:	4905      	ldr	r1, [pc, #20]	@ (800a2c8 <CDC_Init_FS+0x24>)
 800a2b4:	4803      	ldr	r0, [pc, #12]	@ (800a2c4 <CDC_Init_FS+0x20>)
 800a2b6:	f7fe fc03 	bl	8008ac0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a2ba:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a2bc:	4618      	mov	r0, r3
 800a2be:	bd80      	pop	{r7, pc}
 800a2c0:	24000d44 	.word	0x24000d44
 800a2c4:	24000268 	.word	0x24000268
 800a2c8:	24000544 	.word	0x24000544

0800a2cc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a2cc:	b480      	push	{r7}
 800a2ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a2d0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	46bd      	mov	sp, r7
 800a2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2da:	4770      	bx	lr

0800a2dc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a2dc:	b480      	push	{r7}
 800a2de:	b083      	sub	sp, #12
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	4603      	mov	r3, r0
 800a2e4:	6039      	str	r1, [r7, #0]
 800a2e6:	71fb      	strb	r3, [r7, #7]
 800a2e8:	4613      	mov	r3, r2
 800a2ea:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a2ec:	79fb      	ldrb	r3, [r7, #7]
 800a2ee:	2b23      	cmp	r3, #35	@ 0x23
 800a2f0:	d84a      	bhi.n	800a388 <CDC_Control_FS+0xac>
 800a2f2:	a201      	add	r2, pc, #4	@ (adr r2, 800a2f8 <CDC_Control_FS+0x1c>)
 800a2f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2f8:	0800a389 	.word	0x0800a389
 800a2fc:	0800a389 	.word	0x0800a389
 800a300:	0800a389 	.word	0x0800a389
 800a304:	0800a389 	.word	0x0800a389
 800a308:	0800a389 	.word	0x0800a389
 800a30c:	0800a389 	.word	0x0800a389
 800a310:	0800a389 	.word	0x0800a389
 800a314:	0800a389 	.word	0x0800a389
 800a318:	0800a389 	.word	0x0800a389
 800a31c:	0800a389 	.word	0x0800a389
 800a320:	0800a389 	.word	0x0800a389
 800a324:	0800a389 	.word	0x0800a389
 800a328:	0800a389 	.word	0x0800a389
 800a32c:	0800a389 	.word	0x0800a389
 800a330:	0800a389 	.word	0x0800a389
 800a334:	0800a389 	.word	0x0800a389
 800a338:	0800a389 	.word	0x0800a389
 800a33c:	0800a389 	.word	0x0800a389
 800a340:	0800a389 	.word	0x0800a389
 800a344:	0800a389 	.word	0x0800a389
 800a348:	0800a389 	.word	0x0800a389
 800a34c:	0800a389 	.word	0x0800a389
 800a350:	0800a389 	.word	0x0800a389
 800a354:	0800a389 	.word	0x0800a389
 800a358:	0800a389 	.word	0x0800a389
 800a35c:	0800a389 	.word	0x0800a389
 800a360:	0800a389 	.word	0x0800a389
 800a364:	0800a389 	.word	0x0800a389
 800a368:	0800a389 	.word	0x0800a389
 800a36c:	0800a389 	.word	0x0800a389
 800a370:	0800a389 	.word	0x0800a389
 800a374:	0800a389 	.word	0x0800a389
 800a378:	0800a389 	.word	0x0800a389
 800a37c:	0800a389 	.word	0x0800a389
 800a380:	0800a389 	.word	0x0800a389
 800a384:	0800a389 	.word	0x0800a389
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a388:	bf00      	nop
  }

  return (USBD_OK);
 800a38a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a38c:	4618      	mov	r0, r3
 800a38e:	370c      	adds	r7, #12
 800a390:	46bd      	mov	sp, r7
 800a392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a396:	4770      	bx	lr

0800a398 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a398:	b580      	push	{r7, lr}
 800a39a:	b082      	sub	sp, #8
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	6078      	str	r0, [r7, #4]
 800a3a0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a3a2:	6879      	ldr	r1, [r7, #4]
 800a3a4:	4805      	ldr	r0, [pc, #20]	@ (800a3bc <CDC_Receive_FS+0x24>)
 800a3a6:	f7fe fb8b 	bl	8008ac0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a3aa:	4804      	ldr	r0, [pc, #16]	@ (800a3bc <CDC_Receive_FS+0x24>)
 800a3ac:	f7fe fbe6 	bl	8008b7c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a3b0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	3708      	adds	r7, #8
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	bd80      	pop	{r7, pc}
 800a3ba:	bf00      	nop
 800a3bc:	24000268 	.word	0x24000268

0800a3c0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a3c0:	b580      	push	{r7, lr}
 800a3c2:	b084      	sub	sp, #16
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	6078      	str	r0, [r7, #4]
 800a3c8:	460b      	mov	r3, r1
 800a3ca:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a3d0:	4b0d      	ldr	r3, [pc, #52]	@ (800a408 <CDC_Transmit_FS+0x48>)
 800a3d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a3d6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a3d8:	68bb      	ldr	r3, [r7, #8]
 800a3da:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d001      	beq.n	800a3e6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a3e2:	2301      	movs	r3, #1
 800a3e4:	e00b      	b.n	800a3fe <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a3e6:	887b      	ldrh	r3, [r7, #2]
 800a3e8:	461a      	mov	r2, r3
 800a3ea:	6879      	ldr	r1, [r7, #4]
 800a3ec:	4806      	ldr	r0, [pc, #24]	@ (800a408 <CDC_Transmit_FS+0x48>)
 800a3ee:	f7fe fb45 	bl	8008a7c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a3f2:	4805      	ldr	r0, [pc, #20]	@ (800a408 <CDC_Transmit_FS+0x48>)
 800a3f4:	f7fe fb82 	bl	8008afc <USBD_CDC_TransmitPacket>
 800a3f8:	4603      	mov	r3, r0
 800a3fa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a3fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3fe:	4618      	mov	r0, r3
 800a400:	3710      	adds	r7, #16
 800a402:	46bd      	mov	sp, r7
 800a404:	bd80      	pop	{r7, pc}
 800a406:	bf00      	nop
 800a408:	24000268 	.word	0x24000268

0800a40c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a40c:	b480      	push	{r7}
 800a40e:	b087      	sub	sp, #28
 800a410:	af00      	add	r7, sp, #0
 800a412:	60f8      	str	r0, [r7, #12]
 800a414:	60b9      	str	r1, [r7, #8]
 800a416:	4613      	mov	r3, r2
 800a418:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a41a:	2300      	movs	r3, #0
 800a41c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a41e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a422:	4618      	mov	r0, r3
 800a424:	371c      	adds	r7, #28
 800a426:	46bd      	mov	sp, r7
 800a428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a42c:	4770      	bx	lr
	...

0800a430 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a430:	b480      	push	{r7}
 800a432:	b083      	sub	sp, #12
 800a434:	af00      	add	r7, sp, #0
 800a436:	4603      	mov	r3, r0
 800a438:	6039      	str	r1, [r7, #0]
 800a43a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a43c:	683b      	ldr	r3, [r7, #0]
 800a43e:	2212      	movs	r2, #18
 800a440:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a442:	4b03      	ldr	r3, [pc, #12]	@ (800a450 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a444:	4618      	mov	r0, r3
 800a446:	370c      	adds	r7, #12
 800a448:	46bd      	mov	sp, r7
 800a44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44e:	4770      	bx	lr
 800a450:	240000ec 	.word	0x240000ec

0800a454 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a454:	b480      	push	{r7}
 800a456:	b083      	sub	sp, #12
 800a458:	af00      	add	r7, sp, #0
 800a45a:	4603      	mov	r3, r0
 800a45c:	6039      	str	r1, [r7, #0]
 800a45e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a460:	683b      	ldr	r3, [r7, #0]
 800a462:	2204      	movs	r2, #4
 800a464:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a466:	4b03      	ldr	r3, [pc, #12]	@ (800a474 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a468:	4618      	mov	r0, r3
 800a46a:	370c      	adds	r7, #12
 800a46c:	46bd      	mov	sp, r7
 800a46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a472:	4770      	bx	lr
 800a474:	24000100 	.word	0x24000100

0800a478 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a478:	b580      	push	{r7, lr}
 800a47a:	b082      	sub	sp, #8
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	4603      	mov	r3, r0
 800a480:	6039      	str	r1, [r7, #0]
 800a482:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a484:	79fb      	ldrb	r3, [r7, #7]
 800a486:	2b00      	cmp	r3, #0
 800a488:	d105      	bne.n	800a496 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a48a:	683a      	ldr	r2, [r7, #0]
 800a48c:	4907      	ldr	r1, [pc, #28]	@ (800a4ac <USBD_FS_ProductStrDescriptor+0x34>)
 800a48e:	4808      	ldr	r0, [pc, #32]	@ (800a4b0 <USBD_FS_ProductStrDescriptor+0x38>)
 800a490:	f7ff fdea 	bl	800a068 <USBD_GetString>
 800a494:	e004      	b.n	800a4a0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a496:	683a      	ldr	r2, [r7, #0]
 800a498:	4904      	ldr	r1, [pc, #16]	@ (800a4ac <USBD_FS_ProductStrDescriptor+0x34>)
 800a49a:	4805      	ldr	r0, [pc, #20]	@ (800a4b0 <USBD_FS_ProductStrDescriptor+0x38>)
 800a49c:	f7ff fde4 	bl	800a068 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a4a0:	4b02      	ldr	r3, [pc, #8]	@ (800a4ac <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a4a2:	4618      	mov	r0, r3
 800a4a4:	3708      	adds	r7, #8
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	bd80      	pop	{r7, pc}
 800a4aa:	bf00      	nop
 800a4ac:	24001544 	.word	0x24001544
 800a4b0:	0800b660 	.word	0x0800b660

0800a4b4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a4b4:	b580      	push	{r7, lr}
 800a4b6:	b082      	sub	sp, #8
 800a4b8:	af00      	add	r7, sp, #0
 800a4ba:	4603      	mov	r3, r0
 800a4bc:	6039      	str	r1, [r7, #0]
 800a4be:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a4c0:	683a      	ldr	r2, [r7, #0]
 800a4c2:	4904      	ldr	r1, [pc, #16]	@ (800a4d4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a4c4:	4804      	ldr	r0, [pc, #16]	@ (800a4d8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a4c6:	f7ff fdcf 	bl	800a068 <USBD_GetString>
  return USBD_StrDesc;
 800a4ca:	4b02      	ldr	r3, [pc, #8]	@ (800a4d4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a4cc:	4618      	mov	r0, r3
 800a4ce:	3708      	adds	r7, #8
 800a4d0:	46bd      	mov	sp, r7
 800a4d2:	bd80      	pop	{r7, pc}
 800a4d4:	24001544 	.word	0x24001544
 800a4d8:	0800b678 	.word	0x0800b678

0800a4dc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a4dc:	b580      	push	{r7, lr}
 800a4de:	b082      	sub	sp, #8
 800a4e0:	af00      	add	r7, sp, #0
 800a4e2:	4603      	mov	r3, r0
 800a4e4:	6039      	str	r1, [r7, #0]
 800a4e6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a4e8:	683b      	ldr	r3, [r7, #0]
 800a4ea:	221a      	movs	r2, #26
 800a4ec:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a4ee:	f000 f843 	bl	800a578 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a4f2:	4b02      	ldr	r3, [pc, #8]	@ (800a4fc <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a4f4:	4618      	mov	r0, r3
 800a4f6:	3708      	adds	r7, #8
 800a4f8:	46bd      	mov	sp, r7
 800a4fa:	bd80      	pop	{r7, pc}
 800a4fc:	24000104 	.word	0x24000104

0800a500 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a500:	b580      	push	{r7, lr}
 800a502:	b082      	sub	sp, #8
 800a504:	af00      	add	r7, sp, #0
 800a506:	4603      	mov	r3, r0
 800a508:	6039      	str	r1, [r7, #0]
 800a50a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a50c:	79fb      	ldrb	r3, [r7, #7]
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d105      	bne.n	800a51e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a512:	683a      	ldr	r2, [r7, #0]
 800a514:	4907      	ldr	r1, [pc, #28]	@ (800a534 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a516:	4808      	ldr	r0, [pc, #32]	@ (800a538 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a518:	f7ff fda6 	bl	800a068 <USBD_GetString>
 800a51c:	e004      	b.n	800a528 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a51e:	683a      	ldr	r2, [r7, #0]
 800a520:	4904      	ldr	r1, [pc, #16]	@ (800a534 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a522:	4805      	ldr	r0, [pc, #20]	@ (800a538 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a524:	f7ff fda0 	bl	800a068 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a528:	4b02      	ldr	r3, [pc, #8]	@ (800a534 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a52a:	4618      	mov	r0, r3
 800a52c:	3708      	adds	r7, #8
 800a52e:	46bd      	mov	sp, r7
 800a530:	bd80      	pop	{r7, pc}
 800a532:	bf00      	nop
 800a534:	24001544 	.word	0x24001544
 800a538:	0800b68c 	.word	0x0800b68c

0800a53c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a53c:	b580      	push	{r7, lr}
 800a53e:	b082      	sub	sp, #8
 800a540:	af00      	add	r7, sp, #0
 800a542:	4603      	mov	r3, r0
 800a544:	6039      	str	r1, [r7, #0]
 800a546:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a548:	79fb      	ldrb	r3, [r7, #7]
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d105      	bne.n	800a55a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a54e:	683a      	ldr	r2, [r7, #0]
 800a550:	4907      	ldr	r1, [pc, #28]	@ (800a570 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a552:	4808      	ldr	r0, [pc, #32]	@ (800a574 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a554:	f7ff fd88 	bl	800a068 <USBD_GetString>
 800a558:	e004      	b.n	800a564 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a55a:	683a      	ldr	r2, [r7, #0]
 800a55c:	4904      	ldr	r1, [pc, #16]	@ (800a570 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a55e:	4805      	ldr	r0, [pc, #20]	@ (800a574 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a560:	f7ff fd82 	bl	800a068 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a564:	4b02      	ldr	r3, [pc, #8]	@ (800a570 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a566:	4618      	mov	r0, r3
 800a568:	3708      	adds	r7, #8
 800a56a:	46bd      	mov	sp, r7
 800a56c:	bd80      	pop	{r7, pc}
 800a56e:	bf00      	nop
 800a570:	24001544 	.word	0x24001544
 800a574:	0800b698 	.word	0x0800b698

0800a578 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a578:	b580      	push	{r7, lr}
 800a57a:	b084      	sub	sp, #16
 800a57c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a57e:	4b0f      	ldr	r3, [pc, #60]	@ (800a5bc <Get_SerialNum+0x44>)
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a584:	4b0e      	ldr	r3, [pc, #56]	@ (800a5c0 <Get_SerialNum+0x48>)
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a58a:	4b0e      	ldr	r3, [pc, #56]	@ (800a5c4 <Get_SerialNum+0x4c>)
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a590:	68fa      	ldr	r2, [r7, #12]
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	4413      	add	r3, r2
 800a596:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d009      	beq.n	800a5b2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a59e:	2208      	movs	r2, #8
 800a5a0:	4909      	ldr	r1, [pc, #36]	@ (800a5c8 <Get_SerialNum+0x50>)
 800a5a2:	68f8      	ldr	r0, [r7, #12]
 800a5a4:	f000 f814 	bl	800a5d0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a5a8:	2204      	movs	r2, #4
 800a5aa:	4908      	ldr	r1, [pc, #32]	@ (800a5cc <Get_SerialNum+0x54>)
 800a5ac:	68b8      	ldr	r0, [r7, #8]
 800a5ae:	f000 f80f 	bl	800a5d0 <IntToUnicode>
  }
}
 800a5b2:	bf00      	nop
 800a5b4:	3710      	adds	r7, #16
 800a5b6:	46bd      	mov	sp, r7
 800a5b8:	bd80      	pop	{r7, pc}
 800a5ba:	bf00      	nop
 800a5bc:	1ff1e800 	.word	0x1ff1e800
 800a5c0:	1ff1e804 	.word	0x1ff1e804
 800a5c4:	1ff1e808 	.word	0x1ff1e808
 800a5c8:	24000106 	.word	0x24000106
 800a5cc:	24000116 	.word	0x24000116

0800a5d0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a5d0:	b480      	push	{r7}
 800a5d2:	b087      	sub	sp, #28
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	60f8      	str	r0, [r7, #12]
 800a5d8:	60b9      	str	r1, [r7, #8]
 800a5da:	4613      	mov	r3, r2
 800a5dc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a5de:	2300      	movs	r3, #0
 800a5e0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	75fb      	strb	r3, [r7, #23]
 800a5e6:	e027      	b.n	800a638 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	0f1b      	lsrs	r3, r3, #28
 800a5ec:	2b09      	cmp	r3, #9
 800a5ee:	d80b      	bhi.n	800a608 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	0f1b      	lsrs	r3, r3, #28
 800a5f4:	b2da      	uxtb	r2, r3
 800a5f6:	7dfb      	ldrb	r3, [r7, #23]
 800a5f8:	005b      	lsls	r3, r3, #1
 800a5fa:	4619      	mov	r1, r3
 800a5fc:	68bb      	ldr	r3, [r7, #8]
 800a5fe:	440b      	add	r3, r1
 800a600:	3230      	adds	r2, #48	@ 0x30
 800a602:	b2d2      	uxtb	r2, r2
 800a604:	701a      	strb	r2, [r3, #0]
 800a606:	e00a      	b.n	800a61e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	0f1b      	lsrs	r3, r3, #28
 800a60c:	b2da      	uxtb	r2, r3
 800a60e:	7dfb      	ldrb	r3, [r7, #23]
 800a610:	005b      	lsls	r3, r3, #1
 800a612:	4619      	mov	r1, r3
 800a614:	68bb      	ldr	r3, [r7, #8]
 800a616:	440b      	add	r3, r1
 800a618:	3237      	adds	r2, #55	@ 0x37
 800a61a:	b2d2      	uxtb	r2, r2
 800a61c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	011b      	lsls	r3, r3, #4
 800a622:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a624:	7dfb      	ldrb	r3, [r7, #23]
 800a626:	005b      	lsls	r3, r3, #1
 800a628:	3301      	adds	r3, #1
 800a62a:	68ba      	ldr	r2, [r7, #8]
 800a62c:	4413      	add	r3, r2
 800a62e:	2200      	movs	r2, #0
 800a630:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a632:	7dfb      	ldrb	r3, [r7, #23]
 800a634:	3301      	adds	r3, #1
 800a636:	75fb      	strb	r3, [r7, #23]
 800a638:	7dfa      	ldrb	r2, [r7, #23]
 800a63a:	79fb      	ldrb	r3, [r7, #7]
 800a63c:	429a      	cmp	r2, r3
 800a63e:	d3d3      	bcc.n	800a5e8 <IntToUnicode+0x18>
  }
}
 800a640:	bf00      	nop
 800a642:	bf00      	nop
 800a644:	371c      	adds	r7, #28
 800a646:	46bd      	mov	sp, r7
 800a648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64c:	4770      	bx	lr
	...

0800a650 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a650:	b580      	push	{r7, lr}
 800a652:	b0ba      	sub	sp, #232	@ 0xe8
 800a654:	af00      	add	r7, sp, #0
 800a656:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a658:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800a65c:	2200      	movs	r2, #0
 800a65e:	601a      	str	r2, [r3, #0]
 800a660:	605a      	str	r2, [r3, #4]
 800a662:	609a      	str	r2, [r3, #8]
 800a664:	60da      	str	r2, [r3, #12]
 800a666:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800a668:	f107 0310 	add.w	r3, r7, #16
 800a66c:	22c0      	movs	r2, #192	@ 0xc0
 800a66e:	2100      	movs	r1, #0
 800a670:	4618      	mov	r0, r3
 800a672:	f000 fb55 	bl	800ad20 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	4a34      	ldr	r2, [pc, #208]	@ (800a74c <HAL_PCD_MspInit+0xfc>)
 800a67c:	4293      	cmp	r3, r2
 800a67e:	d161      	bne.n	800a744 <HAL_PCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800a680:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800a684:	f04f 0300 	mov.w	r3, #0
 800a688:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800a68c:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 800a690:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800a694:	f107 0310 	add.w	r3, r7, #16
 800a698:	4618      	mov	r0, r3
 800a69a:	f7f9 fc73 	bl	8003f84 <HAL_RCCEx_PeriphCLKConfig>
 800a69e:	4603      	mov	r3, r0
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d001      	beq.n	800a6a8 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 800a6a4:	f7f6 faaa 	bl	8000bfc <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 800a6a8:	f7f8 fc76 	bl	8002f98 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a6ac:	4b28      	ldr	r3, [pc, #160]	@ (800a750 <HAL_PCD_MspInit+0x100>)
 800a6ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a6b2:	4a27      	ldr	r2, [pc, #156]	@ (800a750 <HAL_PCD_MspInit+0x100>)
 800a6b4:	f043 0301 	orr.w	r3, r3, #1
 800a6b8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800a6bc:	4b24      	ldr	r3, [pc, #144]	@ (800a750 <HAL_PCD_MspInit+0x100>)
 800a6be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a6c2:	f003 0301 	and.w	r3, r3, #1
 800a6c6:	60fb      	str	r3, [r7, #12]
 800a6c8:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 800a6ca:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 800a6ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a6d2:	2302      	movs	r3, #2
 800a6d4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a6d8:	2300      	movs	r3, #0
 800a6da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a6de:	2300      	movs	r3, #0
 800a6e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800a6e4:	230a      	movs	r3, #10
 800a6e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a6ea:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800a6ee:	4619      	mov	r1, r3
 800a6f0:	4818      	ldr	r0, [pc, #96]	@ (800a754 <HAL_PCD_MspInit+0x104>)
 800a6f2:	f7f6 ff61 	bl	80015b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800a6f6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a6fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a6fe:	2300      	movs	r3, #0
 800a700:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a704:	2300      	movs	r3, #0
 800a706:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a70a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800a70e:	4619      	mov	r1, r3
 800a710:	4810      	ldr	r0, [pc, #64]	@ (800a754 <HAL_PCD_MspInit+0x104>)
 800a712:	f7f6 ff51 	bl	80015b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a716:	4b0e      	ldr	r3, [pc, #56]	@ (800a750 <HAL_PCD_MspInit+0x100>)
 800a718:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a71c:	4a0c      	ldr	r2, [pc, #48]	@ (800a750 <HAL_PCD_MspInit+0x100>)
 800a71e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a722:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800a726:	4b0a      	ldr	r3, [pc, #40]	@ (800a750 <HAL_PCD_MspInit+0x100>)
 800a728:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a72c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a730:	60bb      	str	r3, [r7, #8]
 800a732:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a734:	2200      	movs	r2, #0
 800a736:	2100      	movs	r1, #0
 800a738:	2065      	movs	r0, #101	@ 0x65
 800a73a:	f7f6 fe84 	bl	8001446 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a73e:	2065      	movs	r0, #101	@ 0x65
 800a740:	f7f6 fe9b 	bl	800147a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a744:	bf00      	nop
 800a746:	37e8      	adds	r7, #232	@ 0xe8
 800a748:	46bd      	mov	sp, r7
 800a74a:	bd80      	pop	{r7, pc}
 800a74c:	40080000 	.word	0x40080000
 800a750:	58024400 	.word	0x58024400
 800a754:	58020000 	.word	0x58020000

0800a758 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a758:	b580      	push	{r7, lr}
 800a75a:	b082      	sub	sp, #8
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a76c:	4619      	mov	r1, r3
 800a76e:	4610      	mov	r0, r2
 800a770:	f7fe faed 	bl	8008d4e <USBD_LL_SetupStage>
}
 800a774:	bf00      	nop
 800a776:	3708      	adds	r7, #8
 800a778:	46bd      	mov	sp, r7
 800a77a:	bd80      	pop	{r7, pc}

0800a77c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a77c:	b580      	push	{r7, lr}
 800a77e:	b082      	sub	sp, #8
 800a780:	af00      	add	r7, sp, #0
 800a782:	6078      	str	r0, [r7, #4]
 800a784:	460b      	mov	r3, r1
 800a786:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a78e:	78fa      	ldrb	r2, [r7, #3]
 800a790:	6879      	ldr	r1, [r7, #4]
 800a792:	4613      	mov	r3, r2
 800a794:	00db      	lsls	r3, r3, #3
 800a796:	4413      	add	r3, r2
 800a798:	009b      	lsls	r3, r3, #2
 800a79a:	440b      	add	r3, r1
 800a79c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a7a0:	681a      	ldr	r2, [r3, #0]
 800a7a2:	78fb      	ldrb	r3, [r7, #3]
 800a7a4:	4619      	mov	r1, r3
 800a7a6:	f7fe fb27 	bl	8008df8 <USBD_LL_DataOutStage>
}
 800a7aa:	bf00      	nop
 800a7ac:	3708      	adds	r7, #8
 800a7ae:	46bd      	mov	sp, r7
 800a7b0:	bd80      	pop	{r7, pc}

0800a7b2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7b2:	b580      	push	{r7, lr}
 800a7b4:	b082      	sub	sp, #8
 800a7b6:	af00      	add	r7, sp, #0
 800a7b8:	6078      	str	r0, [r7, #4]
 800a7ba:	460b      	mov	r3, r1
 800a7bc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a7c4:	78fa      	ldrb	r2, [r7, #3]
 800a7c6:	6879      	ldr	r1, [r7, #4]
 800a7c8:	4613      	mov	r3, r2
 800a7ca:	00db      	lsls	r3, r3, #3
 800a7cc:	4413      	add	r3, r2
 800a7ce:	009b      	lsls	r3, r3, #2
 800a7d0:	440b      	add	r3, r1
 800a7d2:	3320      	adds	r3, #32
 800a7d4:	681a      	ldr	r2, [r3, #0]
 800a7d6:	78fb      	ldrb	r3, [r7, #3]
 800a7d8:	4619      	mov	r1, r3
 800a7da:	f7fe fbc0 	bl	8008f5e <USBD_LL_DataInStage>
}
 800a7de:	bf00      	nop
 800a7e0:	3708      	adds	r7, #8
 800a7e2:	46bd      	mov	sp, r7
 800a7e4:	bd80      	pop	{r7, pc}

0800a7e6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7e6:	b580      	push	{r7, lr}
 800a7e8:	b082      	sub	sp, #8
 800a7ea:	af00      	add	r7, sp, #0
 800a7ec:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a7f4:	4618      	mov	r0, r3
 800a7f6:	f7fe fcfa 	bl	80091ee <USBD_LL_SOF>
}
 800a7fa:	bf00      	nop
 800a7fc:	3708      	adds	r7, #8
 800a7fe:	46bd      	mov	sp, r7
 800a800:	bd80      	pop	{r7, pc}

0800a802 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a802:	b580      	push	{r7, lr}
 800a804:	b084      	sub	sp, #16
 800a806:	af00      	add	r7, sp, #0
 800a808:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a80a:	2301      	movs	r3, #1
 800a80c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	79db      	ldrb	r3, [r3, #7]
 800a812:	2b00      	cmp	r3, #0
 800a814:	d102      	bne.n	800a81c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800a816:	2300      	movs	r3, #0
 800a818:	73fb      	strb	r3, [r7, #15]
 800a81a:	e008      	b.n	800a82e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	79db      	ldrb	r3, [r3, #7]
 800a820:	2b02      	cmp	r3, #2
 800a822:	d102      	bne.n	800a82a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800a824:	2301      	movs	r3, #1
 800a826:	73fb      	strb	r3, [r7, #15]
 800a828:	e001      	b.n	800a82e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800a82a:	f7f6 f9e7 	bl	8000bfc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a834:	7bfa      	ldrb	r2, [r7, #15]
 800a836:	4611      	mov	r1, r2
 800a838:	4618      	mov	r0, r3
 800a83a:	f7fe fc94 	bl	8009166 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a844:	4618      	mov	r0, r3
 800a846:	f7fe fc3c 	bl	80090c2 <USBD_LL_Reset>
}
 800a84a:	bf00      	nop
 800a84c:	3710      	adds	r7, #16
 800a84e:	46bd      	mov	sp, r7
 800a850:	bd80      	pop	{r7, pc}
	...

0800a854 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a854:	b580      	push	{r7, lr}
 800a856:	b082      	sub	sp, #8
 800a858:	af00      	add	r7, sp, #0
 800a85a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a862:	4618      	mov	r0, r3
 800a864:	f7fe fc8f 	bl	8009186 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	687a      	ldr	r2, [r7, #4]
 800a874:	6812      	ldr	r2, [r2, #0]
 800a876:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a87a:	f043 0301 	orr.w	r3, r3, #1
 800a87e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	7adb      	ldrb	r3, [r3, #11]
 800a884:	2b00      	cmp	r3, #0
 800a886:	d005      	beq.n	800a894 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a888:	4b04      	ldr	r3, [pc, #16]	@ (800a89c <HAL_PCD_SuspendCallback+0x48>)
 800a88a:	691b      	ldr	r3, [r3, #16]
 800a88c:	4a03      	ldr	r2, [pc, #12]	@ (800a89c <HAL_PCD_SuspendCallback+0x48>)
 800a88e:	f043 0306 	orr.w	r3, r3, #6
 800a892:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a894:	bf00      	nop
 800a896:	3708      	adds	r7, #8
 800a898:	46bd      	mov	sp, r7
 800a89a:	bd80      	pop	{r7, pc}
 800a89c:	e000ed00 	.word	0xe000ed00

0800a8a0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	b082      	sub	sp, #8
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a8ae:	4618      	mov	r0, r3
 800a8b0:	f7fe fc85 	bl	80091be <USBD_LL_Resume>
}
 800a8b4:	bf00      	nop
 800a8b6:	3708      	adds	r7, #8
 800a8b8:	46bd      	mov	sp, r7
 800a8ba:	bd80      	pop	{r7, pc}

0800a8bc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a8bc:	b580      	push	{r7, lr}
 800a8be:	b082      	sub	sp, #8
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	6078      	str	r0, [r7, #4]
 800a8c4:	460b      	mov	r3, r1
 800a8c6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a8ce:	78fa      	ldrb	r2, [r7, #3]
 800a8d0:	4611      	mov	r1, r2
 800a8d2:	4618      	mov	r0, r3
 800a8d4:	f7fe fcdd 	bl	8009292 <USBD_LL_IsoOUTIncomplete>
}
 800a8d8:	bf00      	nop
 800a8da:	3708      	adds	r7, #8
 800a8dc:	46bd      	mov	sp, r7
 800a8de:	bd80      	pop	{r7, pc}

0800a8e0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b082      	sub	sp, #8
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	6078      	str	r0, [r7, #4]
 800a8e8:	460b      	mov	r3, r1
 800a8ea:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a8f2:	78fa      	ldrb	r2, [r7, #3]
 800a8f4:	4611      	mov	r1, r2
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	f7fe fc99 	bl	800922e <USBD_LL_IsoINIncomplete>
}
 800a8fc:	bf00      	nop
 800a8fe:	3708      	adds	r7, #8
 800a900:	46bd      	mov	sp, r7
 800a902:	bd80      	pop	{r7, pc}

0800a904 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a904:	b580      	push	{r7, lr}
 800a906:	b082      	sub	sp, #8
 800a908:	af00      	add	r7, sp, #0
 800a90a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a912:	4618      	mov	r0, r3
 800a914:	f7fe fcef 	bl	80092f6 <USBD_LL_DevConnected>
}
 800a918:	bf00      	nop
 800a91a:	3708      	adds	r7, #8
 800a91c:	46bd      	mov	sp, r7
 800a91e:	bd80      	pop	{r7, pc}

0800a920 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a920:	b580      	push	{r7, lr}
 800a922:	b082      	sub	sp, #8
 800a924:	af00      	add	r7, sp, #0
 800a926:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a92e:	4618      	mov	r0, r3
 800a930:	f7fe fcec 	bl	800930c <USBD_LL_DevDisconnected>
}
 800a934:	bf00      	nop
 800a936:	3708      	adds	r7, #8
 800a938:	46bd      	mov	sp, r7
 800a93a:	bd80      	pop	{r7, pc}

0800a93c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a93c:	b580      	push	{r7, lr}
 800a93e:	b082      	sub	sp, #8
 800a940:	af00      	add	r7, sp, #0
 800a942:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	781b      	ldrb	r3, [r3, #0]
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d13e      	bne.n	800a9ca <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a94c:	4a21      	ldr	r2, [pc, #132]	@ (800a9d4 <USBD_LL_Init+0x98>)
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	4a1f      	ldr	r2, [pc, #124]	@ (800a9d4 <USBD_LL_Init+0x98>)
 800a958:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a95c:	4b1d      	ldr	r3, [pc, #116]	@ (800a9d4 <USBD_LL_Init+0x98>)
 800a95e:	4a1e      	ldr	r2, [pc, #120]	@ (800a9d8 <USBD_LL_Init+0x9c>)
 800a960:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800a962:	4b1c      	ldr	r3, [pc, #112]	@ (800a9d4 <USBD_LL_Init+0x98>)
 800a964:	2209      	movs	r2, #9
 800a966:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a968:	4b1a      	ldr	r3, [pc, #104]	@ (800a9d4 <USBD_LL_Init+0x98>)
 800a96a:	2202      	movs	r2, #2
 800a96c:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a96e:	4b19      	ldr	r3, [pc, #100]	@ (800a9d4 <USBD_LL_Init+0x98>)
 800a970:	2200      	movs	r2, #0
 800a972:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a974:	4b17      	ldr	r3, [pc, #92]	@ (800a9d4 <USBD_LL_Init+0x98>)
 800a976:	2202      	movs	r2, #2
 800a978:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800a97a:	4b16      	ldr	r3, [pc, #88]	@ (800a9d4 <USBD_LL_Init+0x98>)
 800a97c:	2201      	movs	r2, #1
 800a97e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a980:	4b14      	ldr	r3, [pc, #80]	@ (800a9d4 <USBD_LL_Init+0x98>)
 800a982:	2200      	movs	r2, #0
 800a984:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a986:	4b13      	ldr	r3, [pc, #76]	@ (800a9d4 <USBD_LL_Init+0x98>)
 800a988:	2200      	movs	r2, #0
 800a98a:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 800a98c:	4b11      	ldr	r3, [pc, #68]	@ (800a9d4 <USBD_LL_Init+0x98>)
 800a98e:	2201      	movs	r2, #1
 800a990:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800a992:	4b10      	ldr	r3, [pc, #64]	@ (800a9d4 <USBD_LL_Init+0x98>)
 800a994:	2201      	movs	r2, #1
 800a996:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a998:	4b0e      	ldr	r3, [pc, #56]	@ (800a9d4 <USBD_LL_Init+0x98>)
 800a99a:	2200      	movs	r2, #0
 800a99c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a99e:	480d      	ldr	r0, [pc, #52]	@ (800a9d4 <USBD_LL_Init+0x98>)
 800a9a0:	f7f7 f802 	bl	80019a8 <HAL_PCD_Init>
 800a9a4:	4603      	mov	r3, r0
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d001      	beq.n	800a9ae <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800a9aa:	f7f6 f927 	bl	8000bfc <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a9ae:	2180      	movs	r1, #128	@ 0x80
 800a9b0:	4808      	ldr	r0, [pc, #32]	@ (800a9d4 <USBD_LL_Init+0x98>)
 800a9b2:	f7f8 fa56 	bl	8002e62 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a9b6:	2240      	movs	r2, #64	@ 0x40
 800a9b8:	2100      	movs	r1, #0
 800a9ba:	4806      	ldr	r0, [pc, #24]	@ (800a9d4 <USBD_LL_Init+0x98>)
 800a9bc:	f7f8 fa0a 	bl	8002dd4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a9c0:	2280      	movs	r2, #128	@ 0x80
 800a9c2:	2101      	movs	r1, #1
 800a9c4:	4803      	ldr	r0, [pc, #12]	@ (800a9d4 <USBD_LL_Init+0x98>)
 800a9c6:	f7f8 fa05 	bl	8002dd4 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 800a9ca:	2300      	movs	r3, #0
}
 800a9cc:	4618      	mov	r0, r3
 800a9ce:	3708      	adds	r7, #8
 800a9d0:	46bd      	mov	sp, r7
 800a9d2:	bd80      	pop	{r7, pc}
 800a9d4:	24001744 	.word	0x24001744
 800a9d8:	40080000 	.word	0x40080000

0800a9dc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a9dc:	b580      	push	{r7, lr}
 800a9de:	b084      	sub	sp, #16
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a9f2:	4618      	mov	r0, r3
 800a9f4:	f7f7 f8e4 	bl	8001bc0 <HAL_PCD_Start>
 800a9f8:	4603      	mov	r3, r0
 800a9fa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a9fc:	7bfb      	ldrb	r3, [r7, #15]
 800a9fe:	4618      	mov	r0, r3
 800aa00:	f000 f942 	bl	800ac88 <USBD_Get_USB_Status>
 800aa04:	4603      	mov	r3, r0
 800aa06:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa08:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa0a:	4618      	mov	r0, r3
 800aa0c:	3710      	adds	r7, #16
 800aa0e:	46bd      	mov	sp, r7
 800aa10:	bd80      	pop	{r7, pc}

0800aa12 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800aa12:	b580      	push	{r7, lr}
 800aa14:	b084      	sub	sp, #16
 800aa16:	af00      	add	r7, sp, #0
 800aa18:	6078      	str	r0, [r7, #4]
 800aa1a:	4608      	mov	r0, r1
 800aa1c:	4611      	mov	r1, r2
 800aa1e:	461a      	mov	r2, r3
 800aa20:	4603      	mov	r3, r0
 800aa22:	70fb      	strb	r3, [r7, #3]
 800aa24:	460b      	mov	r3, r1
 800aa26:	70bb      	strb	r3, [r7, #2]
 800aa28:	4613      	mov	r3, r2
 800aa2a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa30:	2300      	movs	r3, #0
 800aa32:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800aa3a:	78bb      	ldrb	r3, [r7, #2]
 800aa3c:	883a      	ldrh	r2, [r7, #0]
 800aa3e:	78f9      	ldrb	r1, [r7, #3]
 800aa40:	f7f7 fde5 	bl	800260e <HAL_PCD_EP_Open>
 800aa44:	4603      	mov	r3, r0
 800aa46:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa48:	7bfb      	ldrb	r3, [r7, #15]
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	f000 f91c 	bl	800ac88 <USBD_Get_USB_Status>
 800aa50:	4603      	mov	r3, r0
 800aa52:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa54:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa56:	4618      	mov	r0, r3
 800aa58:	3710      	adds	r7, #16
 800aa5a:	46bd      	mov	sp, r7
 800aa5c:	bd80      	pop	{r7, pc}

0800aa5e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aa5e:	b580      	push	{r7, lr}
 800aa60:	b084      	sub	sp, #16
 800aa62:	af00      	add	r7, sp, #0
 800aa64:	6078      	str	r0, [r7, #4]
 800aa66:	460b      	mov	r3, r1
 800aa68:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa6a:	2300      	movs	r3, #0
 800aa6c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa6e:	2300      	movs	r3, #0
 800aa70:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aa78:	78fa      	ldrb	r2, [r7, #3]
 800aa7a:	4611      	mov	r1, r2
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	f7f7 fe2e 	bl	80026de <HAL_PCD_EP_Close>
 800aa82:	4603      	mov	r3, r0
 800aa84:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa86:	7bfb      	ldrb	r3, [r7, #15]
 800aa88:	4618      	mov	r0, r3
 800aa8a:	f000 f8fd 	bl	800ac88 <USBD_Get_USB_Status>
 800aa8e:	4603      	mov	r3, r0
 800aa90:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa92:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa94:	4618      	mov	r0, r3
 800aa96:	3710      	adds	r7, #16
 800aa98:	46bd      	mov	sp, r7
 800aa9a:	bd80      	pop	{r7, pc}

0800aa9c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aa9c:	b580      	push	{r7, lr}
 800aa9e:	b084      	sub	sp, #16
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	6078      	str	r0, [r7, #4]
 800aaa4:	460b      	mov	r3, r1
 800aaa6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aaa8:	2300      	movs	r3, #0
 800aaaa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aaac:	2300      	movs	r3, #0
 800aaae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aab6:	78fa      	ldrb	r2, [r7, #3]
 800aab8:	4611      	mov	r1, r2
 800aaba:	4618      	mov	r0, r3
 800aabc:	f7f7 fee6 	bl	800288c <HAL_PCD_EP_SetStall>
 800aac0:	4603      	mov	r3, r0
 800aac2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aac4:	7bfb      	ldrb	r3, [r7, #15]
 800aac6:	4618      	mov	r0, r3
 800aac8:	f000 f8de 	bl	800ac88 <USBD_Get_USB_Status>
 800aacc:	4603      	mov	r3, r0
 800aace:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aad0:	7bbb      	ldrb	r3, [r7, #14]
}
 800aad2:	4618      	mov	r0, r3
 800aad4:	3710      	adds	r7, #16
 800aad6:	46bd      	mov	sp, r7
 800aad8:	bd80      	pop	{r7, pc}

0800aada <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aada:	b580      	push	{r7, lr}
 800aadc:	b084      	sub	sp, #16
 800aade:	af00      	add	r7, sp, #0
 800aae0:	6078      	str	r0, [r7, #4]
 800aae2:	460b      	mov	r3, r1
 800aae4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aae6:	2300      	movs	r3, #0
 800aae8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aaea:	2300      	movs	r3, #0
 800aaec:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aaf4:	78fa      	ldrb	r2, [r7, #3]
 800aaf6:	4611      	mov	r1, r2
 800aaf8:	4618      	mov	r0, r3
 800aafa:	f7f7 ff2a 	bl	8002952 <HAL_PCD_EP_ClrStall>
 800aafe:	4603      	mov	r3, r0
 800ab00:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab02:	7bfb      	ldrb	r3, [r7, #15]
 800ab04:	4618      	mov	r0, r3
 800ab06:	f000 f8bf 	bl	800ac88 <USBD_Get_USB_Status>
 800ab0a:	4603      	mov	r3, r0
 800ab0c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab0e:	7bbb      	ldrb	r3, [r7, #14]
}
 800ab10:	4618      	mov	r0, r3
 800ab12:	3710      	adds	r7, #16
 800ab14:	46bd      	mov	sp, r7
 800ab16:	bd80      	pop	{r7, pc}

0800ab18 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ab18:	b480      	push	{r7}
 800ab1a:	b085      	sub	sp, #20
 800ab1c:	af00      	add	r7, sp, #0
 800ab1e:	6078      	str	r0, [r7, #4]
 800ab20:	460b      	mov	r3, r1
 800ab22:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ab2a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ab2c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	da0b      	bge.n	800ab4c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ab34:	78fb      	ldrb	r3, [r7, #3]
 800ab36:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ab3a:	68f9      	ldr	r1, [r7, #12]
 800ab3c:	4613      	mov	r3, r2
 800ab3e:	00db      	lsls	r3, r3, #3
 800ab40:	4413      	add	r3, r2
 800ab42:	009b      	lsls	r3, r3, #2
 800ab44:	440b      	add	r3, r1
 800ab46:	3316      	adds	r3, #22
 800ab48:	781b      	ldrb	r3, [r3, #0]
 800ab4a:	e00b      	b.n	800ab64 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ab4c:	78fb      	ldrb	r3, [r7, #3]
 800ab4e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ab52:	68f9      	ldr	r1, [r7, #12]
 800ab54:	4613      	mov	r3, r2
 800ab56:	00db      	lsls	r3, r3, #3
 800ab58:	4413      	add	r3, r2
 800ab5a:	009b      	lsls	r3, r3, #2
 800ab5c:	440b      	add	r3, r1
 800ab5e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800ab62:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ab64:	4618      	mov	r0, r3
 800ab66:	3714      	adds	r7, #20
 800ab68:	46bd      	mov	sp, r7
 800ab6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab6e:	4770      	bx	lr

0800ab70 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ab70:	b580      	push	{r7, lr}
 800ab72:	b084      	sub	sp, #16
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	6078      	str	r0, [r7, #4]
 800ab78:	460b      	mov	r3, r1
 800ab7a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab7c:	2300      	movs	r3, #0
 800ab7e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab80:	2300      	movs	r3, #0
 800ab82:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ab8a:	78fa      	ldrb	r2, [r7, #3]
 800ab8c:	4611      	mov	r1, r2
 800ab8e:	4618      	mov	r0, r3
 800ab90:	f7f7 fd19 	bl	80025c6 <HAL_PCD_SetAddress>
 800ab94:	4603      	mov	r3, r0
 800ab96:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab98:	7bfb      	ldrb	r3, [r7, #15]
 800ab9a:	4618      	mov	r0, r3
 800ab9c:	f000 f874 	bl	800ac88 <USBD_Get_USB_Status>
 800aba0:	4603      	mov	r3, r0
 800aba2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aba4:	7bbb      	ldrb	r3, [r7, #14]
}
 800aba6:	4618      	mov	r0, r3
 800aba8:	3710      	adds	r7, #16
 800abaa:	46bd      	mov	sp, r7
 800abac:	bd80      	pop	{r7, pc}

0800abae <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800abae:	b580      	push	{r7, lr}
 800abb0:	b086      	sub	sp, #24
 800abb2:	af00      	add	r7, sp, #0
 800abb4:	60f8      	str	r0, [r7, #12]
 800abb6:	607a      	str	r2, [r7, #4]
 800abb8:	603b      	str	r3, [r7, #0]
 800abba:	460b      	mov	r3, r1
 800abbc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800abbe:	2300      	movs	r3, #0
 800abc0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800abc2:	2300      	movs	r3, #0
 800abc4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800abcc:	7af9      	ldrb	r1, [r7, #11]
 800abce:	683b      	ldr	r3, [r7, #0]
 800abd0:	687a      	ldr	r2, [r7, #4]
 800abd2:	f7f7 fe21 	bl	8002818 <HAL_PCD_EP_Transmit>
 800abd6:	4603      	mov	r3, r0
 800abd8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800abda:	7dfb      	ldrb	r3, [r7, #23]
 800abdc:	4618      	mov	r0, r3
 800abde:	f000 f853 	bl	800ac88 <USBD_Get_USB_Status>
 800abe2:	4603      	mov	r3, r0
 800abe4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800abe6:	7dbb      	ldrb	r3, [r7, #22]
}
 800abe8:	4618      	mov	r0, r3
 800abea:	3718      	adds	r7, #24
 800abec:	46bd      	mov	sp, r7
 800abee:	bd80      	pop	{r7, pc}

0800abf0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b086      	sub	sp, #24
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	60f8      	str	r0, [r7, #12]
 800abf8:	607a      	str	r2, [r7, #4]
 800abfa:	603b      	str	r3, [r7, #0]
 800abfc:	460b      	mov	r3, r1
 800abfe:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac00:	2300      	movs	r3, #0
 800ac02:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac04:	2300      	movs	r3, #0
 800ac06:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ac0e:	7af9      	ldrb	r1, [r7, #11]
 800ac10:	683b      	ldr	r3, [r7, #0]
 800ac12:	687a      	ldr	r2, [r7, #4]
 800ac14:	f7f7 fdad 	bl	8002772 <HAL_PCD_EP_Receive>
 800ac18:	4603      	mov	r3, r0
 800ac1a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ac1c:	7dfb      	ldrb	r3, [r7, #23]
 800ac1e:	4618      	mov	r0, r3
 800ac20:	f000 f832 	bl	800ac88 <USBD_Get_USB_Status>
 800ac24:	4603      	mov	r3, r0
 800ac26:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ac28:	7dbb      	ldrb	r3, [r7, #22]
}
 800ac2a:	4618      	mov	r0, r3
 800ac2c:	3718      	adds	r7, #24
 800ac2e:	46bd      	mov	sp, r7
 800ac30:	bd80      	pop	{r7, pc}

0800ac32 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ac32:	b580      	push	{r7, lr}
 800ac34:	b082      	sub	sp, #8
 800ac36:	af00      	add	r7, sp, #0
 800ac38:	6078      	str	r0, [r7, #4]
 800ac3a:	460b      	mov	r3, r1
 800ac3c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ac44:	78fa      	ldrb	r2, [r7, #3]
 800ac46:	4611      	mov	r1, r2
 800ac48:	4618      	mov	r0, r3
 800ac4a:	f7f7 fdcd 	bl	80027e8 <HAL_PCD_EP_GetRxCount>
 800ac4e:	4603      	mov	r3, r0
}
 800ac50:	4618      	mov	r0, r3
 800ac52:	3708      	adds	r7, #8
 800ac54:	46bd      	mov	sp, r7
 800ac56:	bd80      	pop	{r7, pc}

0800ac58 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ac58:	b480      	push	{r7}
 800ac5a:	b083      	sub	sp, #12
 800ac5c:	af00      	add	r7, sp, #0
 800ac5e:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ac60:	4b03      	ldr	r3, [pc, #12]	@ (800ac70 <USBD_static_malloc+0x18>)
}
 800ac62:	4618      	mov	r0, r3
 800ac64:	370c      	adds	r7, #12
 800ac66:	46bd      	mov	sp, r7
 800ac68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac6c:	4770      	bx	lr
 800ac6e:	bf00      	nop
 800ac70:	24001c28 	.word	0x24001c28

0800ac74 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800ac74:	b480      	push	{r7}
 800ac76:	b083      	sub	sp, #12
 800ac78:	af00      	add	r7, sp, #0
 800ac7a:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 800ac7c:	bf00      	nop
 800ac7e:	370c      	adds	r7, #12
 800ac80:	46bd      	mov	sp, r7
 800ac82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac86:	4770      	bx	lr

0800ac88 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ac88:	b480      	push	{r7}
 800ac8a:	b085      	sub	sp, #20
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	4603      	mov	r3, r0
 800ac90:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac92:	2300      	movs	r3, #0
 800ac94:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ac96:	79fb      	ldrb	r3, [r7, #7]
 800ac98:	2b03      	cmp	r3, #3
 800ac9a:	d817      	bhi.n	800accc <USBD_Get_USB_Status+0x44>
 800ac9c:	a201      	add	r2, pc, #4	@ (adr r2, 800aca4 <USBD_Get_USB_Status+0x1c>)
 800ac9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aca2:	bf00      	nop
 800aca4:	0800acb5 	.word	0x0800acb5
 800aca8:	0800acbb 	.word	0x0800acbb
 800acac:	0800acc1 	.word	0x0800acc1
 800acb0:	0800acc7 	.word	0x0800acc7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800acb4:	2300      	movs	r3, #0
 800acb6:	73fb      	strb	r3, [r7, #15]
    break;
 800acb8:	e00b      	b.n	800acd2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800acba:	2303      	movs	r3, #3
 800acbc:	73fb      	strb	r3, [r7, #15]
    break;
 800acbe:	e008      	b.n	800acd2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800acc0:	2301      	movs	r3, #1
 800acc2:	73fb      	strb	r3, [r7, #15]
    break;
 800acc4:	e005      	b.n	800acd2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800acc6:	2303      	movs	r3, #3
 800acc8:	73fb      	strb	r3, [r7, #15]
    break;
 800acca:	e002      	b.n	800acd2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800accc:	2303      	movs	r3, #3
 800acce:	73fb      	strb	r3, [r7, #15]
    break;
 800acd0:	bf00      	nop
  }
  return usb_status;
 800acd2:	7bfb      	ldrb	r3, [r7, #15]
}
 800acd4:	4618      	mov	r0, r3
 800acd6:	3714      	adds	r7, #20
 800acd8:	46bd      	mov	sp, r7
 800acda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acde:	4770      	bx	lr

0800ace0 <siprintf>:
 800ace0:	b40e      	push	{r1, r2, r3}
 800ace2:	b500      	push	{lr}
 800ace4:	b09c      	sub	sp, #112	@ 0x70
 800ace6:	ab1d      	add	r3, sp, #116	@ 0x74
 800ace8:	9002      	str	r0, [sp, #8]
 800acea:	9006      	str	r0, [sp, #24]
 800acec:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800acf0:	4809      	ldr	r0, [pc, #36]	@ (800ad18 <siprintf+0x38>)
 800acf2:	9107      	str	r1, [sp, #28]
 800acf4:	9104      	str	r1, [sp, #16]
 800acf6:	4909      	ldr	r1, [pc, #36]	@ (800ad1c <siprintf+0x3c>)
 800acf8:	f853 2b04 	ldr.w	r2, [r3], #4
 800acfc:	9105      	str	r1, [sp, #20]
 800acfe:	6800      	ldr	r0, [r0, #0]
 800ad00:	9301      	str	r3, [sp, #4]
 800ad02:	a902      	add	r1, sp, #8
 800ad04:	f000 f994 	bl	800b030 <_svfiprintf_r>
 800ad08:	9b02      	ldr	r3, [sp, #8]
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	701a      	strb	r2, [r3, #0]
 800ad0e:	b01c      	add	sp, #112	@ 0x70
 800ad10:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad14:	b003      	add	sp, #12
 800ad16:	4770      	bx	lr
 800ad18:	24000120 	.word	0x24000120
 800ad1c:	ffff0208 	.word	0xffff0208

0800ad20 <memset>:
 800ad20:	4402      	add	r2, r0
 800ad22:	4603      	mov	r3, r0
 800ad24:	4293      	cmp	r3, r2
 800ad26:	d100      	bne.n	800ad2a <memset+0xa>
 800ad28:	4770      	bx	lr
 800ad2a:	f803 1b01 	strb.w	r1, [r3], #1
 800ad2e:	e7f9      	b.n	800ad24 <memset+0x4>

0800ad30 <__errno>:
 800ad30:	4b01      	ldr	r3, [pc, #4]	@ (800ad38 <__errno+0x8>)
 800ad32:	6818      	ldr	r0, [r3, #0]
 800ad34:	4770      	bx	lr
 800ad36:	bf00      	nop
 800ad38:	24000120 	.word	0x24000120

0800ad3c <__libc_init_array>:
 800ad3c:	b570      	push	{r4, r5, r6, lr}
 800ad3e:	4d0d      	ldr	r5, [pc, #52]	@ (800ad74 <__libc_init_array+0x38>)
 800ad40:	4c0d      	ldr	r4, [pc, #52]	@ (800ad78 <__libc_init_array+0x3c>)
 800ad42:	1b64      	subs	r4, r4, r5
 800ad44:	10a4      	asrs	r4, r4, #2
 800ad46:	2600      	movs	r6, #0
 800ad48:	42a6      	cmp	r6, r4
 800ad4a:	d109      	bne.n	800ad60 <__libc_init_array+0x24>
 800ad4c:	4d0b      	ldr	r5, [pc, #44]	@ (800ad7c <__libc_init_array+0x40>)
 800ad4e:	4c0c      	ldr	r4, [pc, #48]	@ (800ad80 <__libc_init_array+0x44>)
 800ad50:	f000 fc66 	bl	800b620 <_init>
 800ad54:	1b64      	subs	r4, r4, r5
 800ad56:	10a4      	asrs	r4, r4, #2
 800ad58:	2600      	movs	r6, #0
 800ad5a:	42a6      	cmp	r6, r4
 800ad5c:	d105      	bne.n	800ad6a <__libc_init_array+0x2e>
 800ad5e:	bd70      	pop	{r4, r5, r6, pc}
 800ad60:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad64:	4798      	blx	r3
 800ad66:	3601      	adds	r6, #1
 800ad68:	e7ee      	b.n	800ad48 <__libc_init_array+0xc>
 800ad6a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad6e:	4798      	blx	r3
 800ad70:	3601      	adds	r6, #1
 800ad72:	e7f2      	b.n	800ad5a <__libc_init_array+0x1e>
 800ad74:	0800b718 	.word	0x0800b718
 800ad78:	0800b718 	.word	0x0800b718
 800ad7c:	0800b718 	.word	0x0800b718
 800ad80:	0800b71c 	.word	0x0800b71c

0800ad84 <__retarget_lock_acquire_recursive>:
 800ad84:	4770      	bx	lr

0800ad86 <__retarget_lock_release_recursive>:
 800ad86:	4770      	bx	lr

0800ad88 <_free_r>:
 800ad88:	b538      	push	{r3, r4, r5, lr}
 800ad8a:	4605      	mov	r5, r0
 800ad8c:	2900      	cmp	r1, #0
 800ad8e:	d041      	beq.n	800ae14 <_free_r+0x8c>
 800ad90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad94:	1f0c      	subs	r4, r1, #4
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	bfb8      	it	lt
 800ad9a:	18e4      	addlt	r4, r4, r3
 800ad9c:	f000 f8e0 	bl	800af60 <__malloc_lock>
 800ada0:	4a1d      	ldr	r2, [pc, #116]	@ (800ae18 <_free_r+0x90>)
 800ada2:	6813      	ldr	r3, [r2, #0]
 800ada4:	b933      	cbnz	r3, 800adb4 <_free_r+0x2c>
 800ada6:	6063      	str	r3, [r4, #4]
 800ada8:	6014      	str	r4, [r2, #0]
 800adaa:	4628      	mov	r0, r5
 800adac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800adb0:	f000 b8dc 	b.w	800af6c <__malloc_unlock>
 800adb4:	42a3      	cmp	r3, r4
 800adb6:	d908      	bls.n	800adca <_free_r+0x42>
 800adb8:	6820      	ldr	r0, [r4, #0]
 800adba:	1821      	adds	r1, r4, r0
 800adbc:	428b      	cmp	r3, r1
 800adbe:	bf01      	itttt	eq
 800adc0:	6819      	ldreq	r1, [r3, #0]
 800adc2:	685b      	ldreq	r3, [r3, #4]
 800adc4:	1809      	addeq	r1, r1, r0
 800adc6:	6021      	streq	r1, [r4, #0]
 800adc8:	e7ed      	b.n	800ada6 <_free_r+0x1e>
 800adca:	461a      	mov	r2, r3
 800adcc:	685b      	ldr	r3, [r3, #4]
 800adce:	b10b      	cbz	r3, 800add4 <_free_r+0x4c>
 800add0:	42a3      	cmp	r3, r4
 800add2:	d9fa      	bls.n	800adca <_free_r+0x42>
 800add4:	6811      	ldr	r1, [r2, #0]
 800add6:	1850      	adds	r0, r2, r1
 800add8:	42a0      	cmp	r0, r4
 800adda:	d10b      	bne.n	800adf4 <_free_r+0x6c>
 800addc:	6820      	ldr	r0, [r4, #0]
 800adde:	4401      	add	r1, r0
 800ade0:	1850      	adds	r0, r2, r1
 800ade2:	4283      	cmp	r3, r0
 800ade4:	6011      	str	r1, [r2, #0]
 800ade6:	d1e0      	bne.n	800adaa <_free_r+0x22>
 800ade8:	6818      	ldr	r0, [r3, #0]
 800adea:	685b      	ldr	r3, [r3, #4]
 800adec:	6053      	str	r3, [r2, #4]
 800adee:	4408      	add	r0, r1
 800adf0:	6010      	str	r0, [r2, #0]
 800adf2:	e7da      	b.n	800adaa <_free_r+0x22>
 800adf4:	d902      	bls.n	800adfc <_free_r+0x74>
 800adf6:	230c      	movs	r3, #12
 800adf8:	602b      	str	r3, [r5, #0]
 800adfa:	e7d6      	b.n	800adaa <_free_r+0x22>
 800adfc:	6820      	ldr	r0, [r4, #0]
 800adfe:	1821      	adds	r1, r4, r0
 800ae00:	428b      	cmp	r3, r1
 800ae02:	bf04      	itt	eq
 800ae04:	6819      	ldreq	r1, [r3, #0]
 800ae06:	685b      	ldreq	r3, [r3, #4]
 800ae08:	6063      	str	r3, [r4, #4]
 800ae0a:	bf04      	itt	eq
 800ae0c:	1809      	addeq	r1, r1, r0
 800ae0e:	6021      	streq	r1, [r4, #0]
 800ae10:	6054      	str	r4, [r2, #4]
 800ae12:	e7ca      	b.n	800adaa <_free_r+0x22>
 800ae14:	bd38      	pop	{r3, r4, r5, pc}
 800ae16:	bf00      	nop
 800ae18:	24001f8c 	.word	0x24001f8c

0800ae1c <sbrk_aligned>:
 800ae1c:	b570      	push	{r4, r5, r6, lr}
 800ae1e:	4e0f      	ldr	r6, [pc, #60]	@ (800ae5c <sbrk_aligned+0x40>)
 800ae20:	460c      	mov	r4, r1
 800ae22:	6831      	ldr	r1, [r6, #0]
 800ae24:	4605      	mov	r5, r0
 800ae26:	b911      	cbnz	r1, 800ae2e <sbrk_aligned+0x12>
 800ae28:	f000 fba6 	bl	800b578 <_sbrk_r>
 800ae2c:	6030      	str	r0, [r6, #0]
 800ae2e:	4621      	mov	r1, r4
 800ae30:	4628      	mov	r0, r5
 800ae32:	f000 fba1 	bl	800b578 <_sbrk_r>
 800ae36:	1c43      	adds	r3, r0, #1
 800ae38:	d103      	bne.n	800ae42 <sbrk_aligned+0x26>
 800ae3a:	f04f 34ff 	mov.w	r4, #4294967295
 800ae3e:	4620      	mov	r0, r4
 800ae40:	bd70      	pop	{r4, r5, r6, pc}
 800ae42:	1cc4      	adds	r4, r0, #3
 800ae44:	f024 0403 	bic.w	r4, r4, #3
 800ae48:	42a0      	cmp	r0, r4
 800ae4a:	d0f8      	beq.n	800ae3e <sbrk_aligned+0x22>
 800ae4c:	1a21      	subs	r1, r4, r0
 800ae4e:	4628      	mov	r0, r5
 800ae50:	f000 fb92 	bl	800b578 <_sbrk_r>
 800ae54:	3001      	adds	r0, #1
 800ae56:	d1f2      	bne.n	800ae3e <sbrk_aligned+0x22>
 800ae58:	e7ef      	b.n	800ae3a <sbrk_aligned+0x1e>
 800ae5a:	bf00      	nop
 800ae5c:	24001f88 	.word	0x24001f88

0800ae60 <_malloc_r>:
 800ae60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae64:	1ccd      	adds	r5, r1, #3
 800ae66:	f025 0503 	bic.w	r5, r5, #3
 800ae6a:	3508      	adds	r5, #8
 800ae6c:	2d0c      	cmp	r5, #12
 800ae6e:	bf38      	it	cc
 800ae70:	250c      	movcc	r5, #12
 800ae72:	2d00      	cmp	r5, #0
 800ae74:	4606      	mov	r6, r0
 800ae76:	db01      	blt.n	800ae7c <_malloc_r+0x1c>
 800ae78:	42a9      	cmp	r1, r5
 800ae7a:	d904      	bls.n	800ae86 <_malloc_r+0x26>
 800ae7c:	230c      	movs	r3, #12
 800ae7e:	6033      	str	r3, [r6, #0]
 800ae80:	2000      	movs	r0, #0
 800ae82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae86:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800af5c <_malloc_r+0xfc>
 800ae8a:	f000 f869 	bl	800af60 <__malloc_lock>
 800ae8e:	f8d8 3000 	ldr.w	r3, [r8]
 800ae92:	461c      	mov	r4, r3
 800ae94:	bb44      	cbnz	r4, 800aee8 <_malloc_r+0x88>
 800ae96:	4629      	mov	r1, r5
 800ae98:	4630      	mov	r0, r6
 800ae9a:	f7ff ffbf 	bl	800ae1c <sbrk_aligned>
 800ae9e:	1c43      	adds	r3, r0, #1
 800aea0:	4604      	mov	r4, r0
 800aea2:	d158      	bne.n	800af56 <_malloc_r+0xf6>
 800aea4:	f8d8 4000 	ldr.w	r4, [r8]
 800aea8:	4627      	mov	r7, r4
 800aeaa:	2f00      	cmp	r7, #0
 800aeac:	d143      	bne.n	800af36 <_malloc_r+0xd6>
 800aeae:	2c00      	cmp	r4, #0
 800aeb0:	d04b      	beq.n	800af4a <_malloc_r+0xea>
 800aeb2:	6823      	ldr	r3, [r4, #0]
 800aeb4:	4639      	mov	r1, r7
 800aeb6:	4630      	mov	r0, r6
 800aeb8:	eb04 0903 	add.w	r9, r4, r3
 800aebc:	f000 fb5c 	bl	800b578 <_sbrk_r>
 800aec0:	4581      	cmp	r9, r0
 800aec2:	d142      	bne.n	800af4a <_malloc_r+0xea>
 800aec4:	6821      	ldr	r1, [r4, #0]
 800aec6:	1a6d      	subs	r5, r5, r1
 800aec8:	4629      	mov	r1, r5
 800aeca:	4630      	mov	r0, r6
 800aecc:	f7ff ffa6 	bl	800ae1c <sbrk_aligned>
 800aed0:	3001      	adds	r0, #1
 800aed2:	d03a      	beq.n	800af4a <_malloc_r+0xea>
 800aed4:	6823      	ldr	r3, [r4, #0]
 800aed6:	442b      	add	r3, r5
 800aed8:	6023      	str	r3, [r4, #0]
 800aeda:	f8d8 3000 	ldr.w	r3, [r8]
 800aede:	685a      	ldr	r2, [r3, #4]
 800aee0:	bb62      	cbnz	r2, 800af3c <_malloc_r+0xdc>
 800aee2:	f8c8 7000 	str.w	r7, [r8]
 800aee6:	e00f      	b.n	800af08 <_malloc_r+0xa8>
 800aee8:	6822      	ldr	r2, [r4, #0]
 800aeea:	1b52      	subs	r2, r2, r5
 800aeec:	d420      	bmi.n	800af30 <_malloc_r+0xd0>
 800aeee:	2a0b      	cmp	r2, #11
 800aef0:	d917      	bls.n	800af22 <_malloc_r+0xc2>
 800aef2:	1961      	adds	r1, r4, r5
 800aef4:	42a3      	cmp	r3, r4
 800aef6:	6025      	str	r5, [r4, #0]
 800aef8:	bf18      	it	ne
 800aefa:	6059      	strne	r1, [r3, #4]
 800aefc:	6863      	ldr	r3, [r4, #4]
 800aefe:	bf08      	it	eq
 800af00:	f8c8 1000 	streq.w	r1, [r8]
 800af04:	5162      	str	r2, [r4, r5]
 800af06:	604b      	str	r3, [r1, #4]
 800af08:	4630      	mov	r0, r6
 800af0a:	f000 f82f 	bl	800af6c <__malloc_unlock>
 800af0e:	f104 000b 	add.w	r0, r4, #11
 800af12:	1d23      	adds	r3, r4, #4
 800af14:	f020 0007 	bic.w	r0, r0, #7
 800af18:	1ac2      	subs	r2, r0, r3
 800af1a:	bf1c      	itt	ne
 800af1c:	1a1b      	subne	r3, r3, r0
 800af1e:	50a3      	strne	r3, [r4, r2]
 800af20:	e7af      	b.n	800ae82 <_malloc_r+0x22>
 800af22:	6862      	ldr	r2, [r4, #4]
 800af24:	42a3      	cmp	r3, r4
 800af26:	bf0c      	ite	eq
 800af28:	f8c8 2000 	streq.w	r2, [r8]
 800af2c:	605a      	strne	r2, [r3, #4]
 800af2e:	e7eb      	b.n	800af08 <_malloc_r+0xa8>
 800af30:	4623      	mov	r3, r4
 800af32:	6864      	ldr	r4, [r4, #4]
 800af34:	e7ae      	b.n	800ae94 <_malloc_r+0x34>
 800af36:	463c      	mov	r4, r7
 800af38:	687f      	ldr	r7, [r7, #4]
 800af3a:	e7b6      	b.n	800aeaa <_malloc_r+0x4a>
 800af3c:	461a      	mov	r2, r3
 800af3e:	685b      	ldr	r3, [r3, #4]
 800af40:	42a3      	cmp	r3, r4
 800af42:	d1fb      	bne.n	800af3c <_malloc_r+0xdc>
 800af44:	2300      	movs	r3, #0
 800af46:	6053      	str	r3, [r2, #4]
 800af48:	e7de      	b.n	800af08 <_malloc_r+0xa8>
 800af4a:	230c      	movs	r3, #12
 800af4c:	6033      	str	r3, [r6, #0]
 800af4e:	4630      	mov	r0, r6
 800af50:	f000 f80c 	bl	800af6c <__malloc_unlock>
 800af54:	e794      	b.n	800ae80 <_malloc_r+0x20>
 800af56:	6005      	str	r5, [r0, #0]
 800af58:	e7d6      	b.n	800af08 <_malloc_r+0xa8>
 800af5a:	bf00      	nop
 800af5c:	24001f8c 	.word	0x24001f8c

0800af60 <__malloc_lock>:
 800af60:	4801      	ldr	r0, [pc, #4]	@ (800af68 <__malloc_lock+0x8>)
 800af62:	f7ff bf0f 	b.w	800ad84 <__retarget_lock_acquire_recursive>
 800af66:	bf00      	nop
 800af68:	24001f84 	.word	0x24001f84

0800af6c <__malloc_unlock>:
 800af6c:	4801      	ldr	r0, [pc, #4]	@ (800af74 <__malloc_unlock+0x8>)
 800af6e:	f7ff bf0a 	b.w	800ad86 <__retarget_lock_release_recursive>
 800af72:	bf00      	nop
 800af74:	24001f84 	.word	0x24001f84

0800af78 <__ssputs_r>:
 800af78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af7c:	688e      	ldr	r6, [r1, #8]
 800af7e:	461f      	mov	r7, r3
 800af80:	42be      	cmp	r6, r7
 800af82:	680b      	ldr	r3, [r1, #0]
 800af84:	4682      	mov	sl, r0
 800af86:	460c      	mov	r4, r1
 800af88:	4690      	mov	r8, r2
 800af8a:	d82d      	bhi.n	800afe8 <__ssputs_r+0x70>
 800af8c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800af90:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800af94:	d026      	beq.n	800afe4 <__ssputs_r+0x6c>
 800af96:	6965      	ldr	r5, [r4, #20]
 800af98:	6909      	ldr	r1, [r1, #16]
 800af9a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800af9e:	eba3 0901 	sub.w	r9, r3, r1
 800afa2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800afa6:	1c7b      	adds	r3, r7, #1
 800afa8:	444b      	add	r3, r9
 800afaa:	106d      	asrs	r5, r5, #1
 800afac:	429d      	cmp	r5, r3
 800afae:	bf38      	it	cc
 800afb0:	461d      	movcc	r5, r3
 800afb2:	0553      	lsls	r3, r2, #21
 800afb4:	d527      	bpl.n	800b006 <__ssputs_r+0x8e>
 800afb6:	4629      	mov	r1, r5
 800afb8:	f7ff ff52 	bl	800ae60 <_malloc_r>
 800afbc:	4606      	mov	r6, r0
 800afbe:	b360      	cbz	r0, 800b01a <__ssputs_r+0xa2>
 800afc0:	6921      	ldr	r1, [r4, #16]
 800afc2:	464a      	mov	r2, r9
 800afc4:	f000 fae8 	bl	800b598 <memcpy>
 800afc8:	89a3      	ldrh	r3, [r4, #12]
 800afca:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800afce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800afd2:	81a3      	strh	r3, [r4, #12]
 800afd4:	6126      	str	r6, [r4, #16]
 800afd6:	6165      	str	r5, [r4, #20]
 800afd8:	444e      	add	r6, r9
 800afda:	eba5 0509 	sub.w	r5, r5, r9
 800afde:	6026      	str	r6, [r4, #0]
 800afe0:	60a5      	str	r5, [r4, #8]
 800afe2:	463e      	mov	r6, r7
 800afe4:	42be      	cmp	r6, r7
 800afe6:	d900      	bls.n	800afea <__ssputs_r+0x72>
 800afe8:	463e      	mov	r6, r7
 800afea:	6820      	ldr	r0, [r4, #0]
 800afec:	4632      	mov	r2, r6
 800afee:	4641      	mov	r1, r8
 800aff0:	f000 faa8 	bl	800b544 <memmove>
 800aff4:	68a3      	ldr	r3, [r4, #8]
 800aff6:	1b9b      	subs	r3, r3, r6
 800aff8:	60a3      	str	r3, [r4, #8]
 800affa:	6823      	ldr	r3, [r4, #0]
 800affc:	4433      	add	r3, r6
 800affe:	6023      	str	r3, [r4, #0]
 800b000:	2000      	movs	r0, #0
 800b002:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b006:	462a      	mov	r2, r5
 800b008:	f000 fad4 	bl	800b5b4 <_realloc_r>
 800b00c:	4606      	mov	r6, r0
 800b00e:	2800      	cmp	r0, #0
 800b010:	d1e0      	bne.n	800afd4 <__ssputs_r+0x5c>
 800b012:	6921      	ldr	r1, [r4, #16]
 800b014:	4650      	mov	r0, sl
 800b016:	f7ff feb7 	bl	800ad88 <_free_r>
 800b01a:	230c      	movs	r3, #12
 800b01c:	f8ca 3000 	str.w	r3, [sl]
 800b020:	89a3      	ldrh	r3, [r4, #12]
 800b022:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b026:	81a3      	strh	r3, [r4, #12]
 800b028:	f04f 30ff 	mov.w	r0, #4294967295
 800b02c:	e7e9      	b.n	800b002 <__ssputs_r+0x8a>
	...

0800b030 <_svfiprintf_r>:
 800b030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b034:	4698      	mov	r8, r3
 800b036:	898b      	ldrh	r3, [r1, #12]
 800b038:	061b      	lsls	r3, r3, #24
 800b03a:	b09d      	sub	sp, #116	@ 0x74
 800b03c:	4607      	mov	r7, r0
 800b03e:	460d      	mov	r5, r1
 800b040:	4614      	mov	r4, r2
 800b042:	d510      	bpl.n	800b066 <_svfiprintf_r+0x36>
 800b044:	690b      	ldr	r3, [r1, #16]
 800b046:	b973      	cbnz	r3, 800b066 <_svfiprintf_r+0x36>
 800b048:	2140      	movs	r1, #64	@ 0x40
 800b04a:	f7ff ff09 	bl	800ae60 <_malloc_r>
 800b04e:	6028      	str	r0, [r5, #0]
 800b050:	6128      	str	r0, [r5, #16]
 800b052:	b930      	cbnz	r0, 800b062 <_svfiprintf_r+0x32>
 800b054:	230c      	movs	r3, #12
 800b056:	603b      	str	r3, [r7, #0]
 800b058:	f04f 30ff 	mov.w	r0, #4294967295
 800b05c:	b01d      	add	sp, #116	@ 0x74
 800b05e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b062:	2340      	movs	r3, #64	@ 0x40
 800b064:	616b      	str	r3, [r5, #20]
 800b066:	2300      	movs	r3, #0
 800b068:	9309      	str	r3, [sp, #36]	@ 0x24
 800b06a:	2320      	movs	r3, #32
 800b06c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b070:	f8cd 800c 	str.w	r8, [sp, #12]
 800b074:	2330      	movs	r3, #48	@ 0x30
 800b076:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b214 <_svfiprintf_r+0x1e4>
 800b07a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b07e:	f04f 0901 	mov.w	r9, #1
 800b082:	4623      	mov	r3, r4
 800b084:	469a      	mov	sl, r3
 800b086:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b08a:	b10a      	cbz	r2, 800b090 <_svfiprintf_r+0x60>
 800b08c:	2a25      	cmp	r2, #37	@ 0x25
 800b08e:	d1f9      	bne.n	800b084 <_svfiprintf_r+0x54>
 800b090:	ebba 0b04 	subs.w	fp, sl, r4
 800b094:	d00b      	beq.n	800b0ae <_svfiprintf_r+0x7e>
 800b096:	465b      	mov	r3, fp
 800b098:	4622      	mov	r2, r4
 800b09a:	4629      	mov	r1, r5
 800b09c:	4638      	mov	r0, r7
 800b09e:	f7ff ff6b 	bl	800af78 <__ssputs_r>
 800b0a2:	3001      	adds	r0, #1
 800b0a4:	f000 80a7 	beq.w	800b1f6 <_svfiprintf_r+0x1c6>
 800b0a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b0aa:	445a      	add	r2, fp
 800b0ac:	9209      	str	r2, [sp, #36]	@ 0x24
 800b0ae:	f89a 3000 	ldrb.w	r3, [sl]
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	f000 809f 	beq.w	800b1f6 <_svfiprintf_r+0x1c6>
 800b0b8:	2300      	movs	r3, #0
 800b0ba:	f04f 32ff 	mov.w	r2, #4294967295
 800b0be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b0c2:	f10a 0a01 	add.w	sl, sl, #1
 800b0c6:	9304      	str	r3, [sp, #16]
 800b0c8:	9307      	str	r3, [sp, #28]
 800b0ca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b0ce:	931a      	str	r3, [sp, #104]	@ 0x68
 800b0d0:	4654      	mov	r4, sl
 800b0d2:	2205      	movs	r2, #5
 800b0d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0d8:	484e      	ldr	r0, [pc, #312]	@ (800b214 <_svfiprintf_r+0x1e4>)
 800b0da:	f7f5 f901 	bl	80002e0 <memchr>
 800b0de:	9a04      	ldr	r2, [sp, #16]
 800b0e0:	b9d8      	cbnz	r0, 800b11a <_svfiprintf_r+0xea>
 800b0e2:	06d0      	lsls	r0, r2, #27
 800b0e4:	bf44      	itt	mi
 800b0e6:	2320      	movmi	r3, #32
 800b0e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b0ec:	0711      	lsls	r1, r2, #28
 800b0ee:	bf44      	itt	mi
 800b0f0:	232b      	movmi	r3, #43	@ 0x2b
 800b0f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b0f6:	f89a 3000 	ldrb.w	r3, [sl]
 800b0fa:	2b2a      	cmp	r3, #42	@ 0x2a
 800b0fc:	d015      	beq.n	800b12a <_svfiprintf_r+0xfa>
 800b0fe:	9a07      	ldr	r2, [sp, #28]
 800b100:	4654      	mov	r4, sl
 800b102:	2000      	movs	r0, #0
 800b104:	f04f 0c0a 	mov.w	ip, #10
 800b108:	4621      	mov	r1, r4
 800b10a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b10e:	3b30      	subs	r3, #48	@ 0x30
 800b110:	2b09      	cmp	r3, #9
 800b112:	d94b      	bls.n	800b1ac <_svfiprintf_r+0x17c>
 800b114:	b1b0      	cbz	r0, 800b144 <_svfiprintf_r+0x114>
 800b116:	9207      	str	r2, [sp, #28]
 800b118:	e014      	b.n	800b144 <_svfiprintf_r+0x114>
 800b11a:	eba0 0308 	sub.w	r3, r0, r8
 800b11e:	fa09 f303 	lsl.w	r3, r9, r3
 800b122:	4313      	orrs	r3, r2
 800b124:	9304      	str	r3, [sp, #16]
 800b126:	46a2      	mov	sl, r4
 800b128:	e7d2      	b.n	800b0d0 <_svfiprintf_r+0xa0>
 800b12a:	9b03      	ldr	r3, [sp, #12]
 800b12c:	1d19      	adds	r1, r3, #4
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	9103      	str	r1, [sp, #12]
 800b132:	2b00      	cmp	r3, #0
 800b134:	bfbb      	ittet	lt
 800b136:	425b      	neglt	r3, r3
 800b138:	f042 0202 	orrlt.w	r2, r2, #2
 800b13c:	9307      	strge	r3, [sp, #28]
 800b13e:	9307      	strlt	r3, [sp, #28]
 800b140:	bfb8      	it	lt
 800b142:	9204      	strlt	r2, [sp, #16]
 800b144:	7823      	ldrb	r3, [r4, #0]
 800b146:	2b2e      	cmp	r3, #46	@ 0x2e
 800b148:	d10a      	bne.n	800b160 <_svfiprintf_r+0x130>
 800b14a:	7863      	ldrb	r3, [r4, #1]
 800b14c:	2b2a      	cmp	r3, #42	@ 0x2a
 800b14e:	d132      	bne.n	800b1b6 <_svfiprintf_r+0x186>
 800b150:	9b03      	ldr	r3, [sp, #12]
 800b152:	1d1a      	adds	r2, r3, #4
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	9203      	str	r2, [sp, #12]
 800b158:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b15c:	3402      	adds	r4, #2
 800b15e:	9305      	str	r3, [sp, #20]
 800b160:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b224 <_svfiprintf_r+0x1f4>
 800b164:	7821      	ldrb	r1, [r4, #0]
 800b166:	2203      	movs	r2, #3
 800b168:	4650      	mov	r0, sl
 800b16a:	f7f5 f8b9 	bl	80002e0 <memchr>
 800b16e:	b138      	cbz	r0, 800b180 <_svfiprintf_r+0x150>
 800b170:	9b04      	ldr	r3, [sp, #16]
 800b172:	eba0 000a 	sub.w	r0, r0, sl
 800b176:	2240      	movs	r2, #64	@ 0x40
 800b178:	4082      	lsls	r2, r0
 800b17a:	4313      	orrs	r3, r2
 800b17c:	3401      	adds	r4, #1
 800b17e:	9304      	str	r3, [sp, #16]
 800b180:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b184:	4824      	ldr	r0, [pc, #144]	@ (800b218 <_svfiprintf_r+0x1e8>)
 800b186:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b18a:	2206      	movs	r2, #6
 800b18c:	f7f5 f8a8 	bl	80002e0 <memchr>
 800b190:	2800      	cmp	r0, #0
 800b192:	d036      	beq.n	800b202 <_svfiprintf_r+0x1d2>
 800b194:	4b21      	ldr	r3, [pc, #132]	@ (800b21c <_svfiprintf_r+0x1ec>)
 800b196:	bb1b      	cbnz	r3, 800b1e0 <_svfiprintf_r+0x1b0>
 800b198:	9b03      	ldr	r3, [sp, #12]
 800b19a:	3307      	adds	r3, #7
 800b19c:	f023 0307 	bic.w	r3, r3, #7
 800b1a0:	3308      	adds	r3, #8
 800b1a2:	9303      	str	r3, [sp, #12]
 800b1a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1a6:	4433      	add	r3, r6
 800b1a8:	9309      	str	r3, [sp, #36]	@ 0x24
 800b1aa:	e76a      	b.n	800b082 <_svfiprintf_r+0x52>
 800b1ac:	fb0c 3202 	mla	r2, ip, r2, r3
 800b1b0:	460c      	mov	r4, r1
 800b1b2:	2001      	movs	r0, #1
 800b1b4:	e7a8      	b.n	800b108 <_svfiprintf_r+0xd8>
 800b1b6:	2300      	movs	r3, #0
 800b1b8:	3401      	adds	r4, #1
 800b1ba:	9305      	str	r3, [sp, #20]
 800b1bc:	4619      	mov	r1, r3
 800b1be:	f04f 0c0a 	mov.w	ip, #10
 800b1c2:	4620      	mov	r0, r4
 800b1c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b1c8:	3a30      	subs	r2, #48	@ 0x30
 800b1ca:	2a09      	cmp	r2, #9
 800b1cc:	d903      	bls.n	800b1d6 <_svfiprintf_r+0x1a6>
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d0c6      	beq.n	800b160 <_svfiprintf_r+0x130>
 800b1d2:	9105      	str	r1, [sp, #20]
 800b1d4:	e7c4      	b.n	800b160 <_svfiprintf_r+0x130>
 800b1d6:	fb0c 2101 	mla	r1, ip, r1, r2
 800b1da:	4604      	mov	r4, r0
 800b1dc:	2301      	movs	r3, #1
 800b1de:	e7f0      	b.n	800b1c2 <_svfiprintf_r+0x192>
 800b1e0:	ab03      	add	r3, sp, #12
 800b1e2:	9300      	str	r3, [sp, #0]
 800b1e4:	462a      	mov	r2, r5
 800b1e6:	4b0e      	ldr	r3, [pc, #56]	@ (800b220 <_svfiprintf_r+0x1f0>)
 800b1e8:	a904      	add	r1, sp, #16
 800b1ea:	4638      	mov	r0, r7
 800b1ec:	f3af 8000 	nop.w
 800b1f0:	1c42      	adds	r2, r0, #1
 800b1f2:	4606      	mov	r6, r0
 800b1f4:	d1d6      	bne.n	800b1a4 <_svfiprintf_r+0x174>
 800b1f6:	89ab      	ldrh	r3, [r5, #12]
 800b1f8:	065b      	lsls	r3, r3, #25
 800b1fa:	f53f af2d 	bmi.w	800b058 <_svfiprintf_r+0x28>
 800b1fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b200:	e72c      	b.n	800b05c <_svfiprintf_r+0x2c>
 800b202:	ab03      	add	r3, sp, #12
 800b204:	9300      	str	r3, [sp, #0]
 800b206:	462a      	mov	r2, r5
 800b208:	4b05      	ldr	r3, [pc, #20]	@ (800b220 <_svfiprintf_r+0x1f0>)
 800b20a:	a904      	add	r1, sp, #16
 800b20c:	4638      	mov	r0, r7
 800b20e:	f000 f879 	bl	800b304 <_printf_i>
 800b212:	e7ed      	b.n	800b1f0 <_svfiprintf_r+0x1c0>
 800b214:	0800b6dc 	.word	0x0800b6dc
 800b218:	0800b6e6 	.word	0x0800b6e6
 800b21c:	00000000 	.word	0x00000000
 800b220:	0800af79 	.word	0x0800af79
 800b224:	0800b6e2 	.word	0x0800b6e2

0800b228 <_printf_common>:
 800b228:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b22c:	4616      	mov	r6, r2
 800b22e:	4698      	mov	r8, r3
 800b230:	688a      	ldr	r2, [r1, #8]
 800b232:	690b      	ldr	r3, [r1, #16]
 800b234:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b238:	4293      	cmp	r3, r2
 800b23a:	bfb8      	it	lt
 800b23c:	4613      	movlt	r3, r2
 800b23e:	6033      	str	r3, [r6, #0]
 800b240:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b244:	4607      	mov	r7, r0
 800b246:	460c      	mov	r4, r1
 800b248:	b10a      	cbz	r2, 800b24e <_printf_common+0x26>
 800b24a:	3301      	adds	r3, #1
 800b24c:	6033      	str	r3, [r6, #0]
 800b24e:	6823      	ldr	r3, [r4, #0]
 800b250:	0699      	lsls	r1, r3, #26
 800b252:	bf42      	ittt	mi
 800b254:	6833      	ldrmi	r3, [r6, #0]
 800b256:	3302      	addmi	r3, #2
 800b258:	6033      	strmi	r3, [r6, #0]
 800b25a:	6825      	ldr	r5, [r4, #0]
 800b25c:	f015 0506 	ands.w	r5, r5, #6
 800b260:	d106      	bne.n	800b270 <_printf_common+0x48>
 800b262:	f104 0a19 	add.w	sl, r4, #25
 800b266:	68e3      	ldr	r3, [r4, #12]
 800b268:	6832      	ldr	r2, [r6, #0]
 800b26a:	1a9b      	subs	r3, r3, r2
 800b26c:	42ab      	cmp	r3, r5
 800b26e:	dc26      	bgt.n	800b2be <_printf_common+0x96>
 800b270:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b274:	6822      	ldr	r2, [r4, #0]
 800b276:	3b00      	subs	r3, #0
 800b278:	bf18      	it	ne
 800b27a:	2301      	movne	r3, #1
 800b27c:	0692      	lsls	r2, r2, #26
 800b27e:	d42b      	bmi.n	800b2d8 <_printf_common+0xb0>
 800b280:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b284:	4641      	mov	r1, r8
 800b286:	4638      	mov	r0, r7
 800b288:	47c8      	blx	r9
 800b28a:	3001      	adds	r0, #1
 800b28c:	d01e      	beq.n	800b2cc <_printf_common+0xa4>
 800b28e:	6823      	ldr	r3, [r4, #0]
 800b290:	6922      	ldr	r2, [r4, #16]
 800b292:	f003 0306 	and.w	r3, r3, #6
 800b296:	2b04      	cmp	r3, #4
 800b298:	bf02      	ittt	eq
 800b29a:	68e5      	ldreq	r5, [r4, #12]
 800b29c:	6833      	ldreq	r3, [r6, #0]
 800b29e:	1aed      	subeq	r5, r5, r3
 800b2a0:	68a3      	ldr	r3, [r4, #8]
 800b2a2:	bf0c      	ite	eq
 800b2a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b2a8:	2500      	movne	r5, #0
 800b2aa:	4293      	cmp	r3, r2
 800b2ac:	bfc4      	itt	gt
 800b2ae:	1a9b      	subgt	r3, r3, r2
 800b2b0:	18ed      	addgt	r5, r5, r3
 800b2b2:	2600      	movs	r6, #0
 800b2b4:	341a      	adds	r4, #26
 800b2b6:	42b5      	cmp	r5, r6
 800b2b8:	d11a      	bne.n	800b2f0 <_printf_common+0xc8>
 800b2ba:	2000      	movs	r0, #0
 800b2bc:	e008      	b.n	800b2d0 <_printf_common+0xa8>
 800b2be:	2301      	movs	r3, #1
 800b2c0:	4652      	mov	r2, sl
 800b2c2:	4641      	mov	r1, r8
 800b2c4:	4638      	mov	r0, r7
 800b2c6:	47c8      	blx	r9
 800b2c8:	3001      	adds	r0, #1
 800b2ca:	d103      	bne.n	800b2d4 <_printf_common+0xac>
 800b2cc:	f04f 30ff 	mov.w	r0, #4294967295
 800b2d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2d4:	3501      	adds	r5, #1
 800b2d6:	e7c6      	b.n	800b266 <_printf_common+0x3e>
 800b2d8:	18e1      	adds	r1, r4, r3
 800b2da:	1c5a      	adds	r2, r3, #1
 800b2dc:	2030      	movs	r0, #48	@ 0x30
 800b2de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b2e2:	4422      	add	r2, r4
 800b2e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b2e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b2ec:	3302      	adds	r3, #2
 800b2ee:	e7c7      	b.n	800b280 <_printf_common+0x58>
 800b2f0:	2301      	movs	r3, #1
 800b2f2:	4622      	mov	r2, r4
 800b2f4:	4641      	mov	r1, r8
 800b2f6:	4638      	mov	r0, r7
 800b2f8:	47c8      	blx	r9
 800b2fa:	3001      	adds	r0, #1
 800b2fc:	d0e6      	beq.n	800b2cc <_printf_common+0xa4>
 800b2fe:	3601      	adds	r6, #1
 800b300:	e7d9      	b.n	800b2b6 <_printf_common+0x8e>
	...

0800b304 <_printf_i>:
 800b304:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b308:	7e0f      	ldrb	r7, [r1, #24]
 800b30a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b30c:	2f78      	cmp	r7, #120	@ 0x78
 800b30e:	4691      	mov	r9, r2
 800b310:	4680      	mov	r8, r0
 800b312:	460c      	mov	r4, r1
 800b314:	469a      	mov	sl, r3
 800b316:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b31a:	d807      	bhi.n	800b32c <_printf_i+0x28>
 800b31c:	2f62      	cmp	r7, #98	@ 0x62
 800b31e:	d80a      	bhi.n	800b336 <_printf_i+0x32>
 800b320:	2f00      	cmp	r7, #0
 800b322:	f000 80d2 	beq.w	800b4ca <_printf_i+0x1c6>
 800b326:	2f58      	cmp	r7, #88	@ 0x58
 800b328:	f000 80b9 	beq.w	800b49e <_printf_i+0x19a>
 800b32c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b330:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b334:	e03a      	b.n	800b3ac <_printf_i+0xa8>
 800b336:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b33a:	2b15      	cmp	r3, #21
 800b33c:	d8f6      	bhi.n	800b32c <_printf_i+0x28>
 800b33e:	a101      	add	r1, pc, #4	@ (adr r1, 800b344 <_printf_i+0x40>)
 800b340:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b344:	0800b39d 	.word	0x0800b39d
 800b348:	0800b3b1 	.word	0x0800b3b1
 800b34c:	0800b32d 	.word	0x0800b32d
 800b350:	0800b32d 	.word	0x0800b32d
 800b354:	0800b32d 	.word	0x0800b32d
 800b358:	0800b32d 	.word	0x0800b32d
 800b35c:	0800b3b1 	.word	0x0800b3b1
 800b360:	0800b32d 	.word	0x0800b32d
 800b364:	0800b32d 	.word	0x0800b32d
 800b368:	0800b32d 	.word	0x0800b32d
 800b36c:	0800b32d 	.word	0x0800b32d
 800b370:	0800b4b1 	.word	0x0800b4b1
 800b374:	0800b3db 	.word	0x0800b3db
 800b378:	0800b46b 	.word	0x0800b46b
 800b37c:	0800b32d 	.word	0x0800b32d
 800b380:	0800b32d 	.word	0x0800b32d
 800b384:	0800b4d3 	.word	0x0800b4d3
 800b388:	0800b32d 	.word	0x0800b32d
 800b38c:	0800b3db 	.word	0x0800b3db
 800b390:	0800b32d 	.word	0x0800b32d
 800b394:	0800b32d 	.word	0x0800b32d
 800b398:	0800b473 	.word	0x0800b473
 800b39c:	6833      	ldr	r3, [r6, #0]
 800b39e:	1d1a      	adds	r2, r3, #4
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	6032      	str	r2, [r6, #0]
 800b3a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b3a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b3ac:	2301      	movs	r3, #1
 800b3ae:	e09d      	b.n	800b4ec <_printf_i+0x1e8>
 800b3b0:	6833      	ldr	r3, [r6, #0]
 800b3b2:	6820      	ldr	r0, [r4, #0]
 800b3b4:	1d19      	adds	r1, r3, #4
 800b3b6:	6031      	str	r1, [r6, #0]
 800b3b8:	0606      	lsls	r6, r0, #24
 800b3ba:	d501      	bpl.n	800b3c0 <_printf_i+0xbc>
 800b3bc:	681d      	ldr	r5, [r3, #0]
 800b3be:	e003      	b.n	800b3c8 <_printf_i+0xc4>
 800b3c0:	0645      	lsls	r5, r0, #25
 800b3c2:	d5fb      	bpl.n	800b3bc <_printf_i+0xb8>
 800b3c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b3c8:	2d00      	cmp	r5, #0
 800b3ca:	da03      	bge.n	800b3d4 <_printf_i+0xd0>
 800b3cc:	232d      	movs	r3, #45	@ 0x2d
 800b3ce:	426d      	negs	r5, r5
 800b3d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b3d4:	4859      	ldr	r0, [pc, #356]	@ (800b53c <_printf_i+0x238>)
 800b3d6:	230a      	movs	r3, #10
 800b3d8:	e011      	b.n	800b3fe <_printf_i+0xfa>
 800b3da:	6821      	ldr	r1, [r4, #0]
 800b3dc:	6833      	ldr	r3, [r6, #0]
 800b3de:	0608      	lsls	r0, r1, #24
 800b3e0:	f853 5b04 	ldr.w	r5, [r3], #4
 800b3e4:	d402      	bmi.n	800b3ec <_printf_i+0xe8>
 800b3e6:	0649      	lsls	r1, r1, #25
 800b3e8:	bf48      	it	mi
 800b3ea:	b2ad      	uxthmi	r5, r5
 800b3ec:	2f6f      	cmp	r7, #111	@ 0x6f
 800b3ee:	4853      	ldr	r0, [pc, #332]	@ (800b53c <_printf_i+0x238>)
 800b3f0:	6033      	str	r3, [r6, #0]
 800b3f2:	bf14      	ite	ne
 800b3f4:	230a      	movne	r3, #10
 800b3f6:	2308      	moveq	r3, #8
 800b3f8:	2100      	movs	r1, #0
 800b3fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b3fe:	6866      	ldr	r6, [r4, #4]
 800b400:	60a6      	str	r6, [r4, #8]
 800b402:	2e00      	cmp	r6, #0
 800b404:	bfa2      	ittt	ge
 800b406:	6821      	ldrge	r1, [r4, #0]
 800b408:	f021 0104 	bicge.w	r1, r1, #4
 800b40c:	6021      	strge	r1, [r4, #0]
 800b40e:	b90d      	cbnz	r5, 800b414 <_printf_i+0x110>
 800b410:	2e00      	cmp	r6, #0
 800b412:	d04b      	beq.n	800b4ac <_printf_i+0x1a8>
 800b414:	4616      	mov	r6, r2
 800b416:	fbb5 f1f3 	udiv	r1, r5, r3
 800b41a:	fb03 5711 	mls	r7, r3, r1, r5
 800b41e:	5dc7      	ldrb	r7, [r0, r7]
 800b420:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b424:	462f      	mov	r7, r5
 800b426:	42bb      	cmp	r3, r7
 800b428:	460d      	mov	r5, r1
 800b42a:	d9f4      	bls.n	800b416 <_printf_i+0x112>
 800b42c:	2b08      	cmp	r3, #8
 800b42e:	d10b      	bne.n	800b448 <_printf_i+0x144>
 800b430:	6823      	ldr	r3, [r4, #0]
 800b432:	07df      	lsls	r7, r3, #31
 800b434:	d508      	bpl.n	800b448 <_printf_i+0x144>
 800b436:	6923      	ldr	r3, [r4, #16]
 800b438:	6861      	ldr	r1, [r4, #4]
 800b43a:	4299      	cmp	r1, r3
 800b43c:	bfde      	ittt	le
 800b43e:	2330      	movle	r3, #48	@ 0x30
 800b440:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b444:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b448:	1b92      	subs	r2, r2, r6
 800b44a:	6122      	str	r2, [r4, #16]
 800b44c:	f8cd a000 	str.w	sl, [sp]
 800b450:	464b      	mov	r3, r9
 800b452:	aa03      	add	r2, sp, #12
 800b454:	4621      	mov	r1, r4
 800b456:	4640      	mov	r0, r8
 800b458:	f7ff fee6 	bl	800b228 <_printf_common>
 800b45c:	3001      	adds	r0, #1
 800b45e:	d14a      	bne.n	800b4f6 <_printf_i+0x1f2>
 800b460:	f04f 30ff 	mov.w	r0, #4294967295
 800b464:	b004      	add	sp, #16
 800b466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b46a:	6823      	ldr	r3, [r4, #0]
 800b46c:	f043 0320 	orr.w	r3, r3, #32
 800b470:	6023      	str	r3, [r4, #0]
 800b472:	4833      	ldr	r0, [pc, #204]	@ (800b540 <_printf_i+0x23c>)
 800b474:	2778      	movs	r7, #120	@ 0x78
 800b476:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b47a:	6823      	ldr	r3, [r4, #0]
 800b47c:	6831      	ldr	r1, [r6, #0]
 800b47e:	061f      	lsls	r7, r3, #24
 800b480:	f851 5b04 	ldr.w	r5, [r1], #4
 800b484:	d402      	bmi.n	800b48c <_printf_i+0x188>
 800b486:	065f      	lsls	r7, r3, #25
 800b488:	bf48      	it	mi
 800b48a:	b2ad      	uxthmi	r5, r5
 800b48c:	6031      	str	r1, [r6, #0]
 800b48e:	07d9      	lsls	r1, r3, #31
 800b490:	bf44      	itt	mi
 800b492:	f043 0320 	orrmi.w	r3, r3, #32
 800b496:	6023      	strmi	r3, [r4, #0]
 800b498:	b11d      	cbz	r5, 800b4a2 <_printf_i+0x19e>
 800b49a:	2310      	movs	r3, #16
 800b49c:	e7ac      	b.n	800b3f8 <_printf_i+0xf4>
 800b49e:	4827      	ldr	r0, [pc, #156]	@ (800b53c <_printf_i+0x238>)
 800b4a0:	e7e9      	b.n	800b476 <_printf_i+0x172>
 800b4a2:	6823      	ldr	r3, [r4, #0]
 800b4a4:	f023 0320 	bic.w	r3, r3, #32
 800b4a8:	6023      	str	r3, [r4, #0]
 800b4aa:	e7f6      	b.n	800b49a <_printf_i+0x196>
 800b4ac:	4616      	mov	r6, r2
 800b4ae:	e7bd      	b.n	800b42c <_printf_i+0x128>
 800b4b0:	6833      	ldr	r3, [r6, #0]
 800b4b2:	6825      	ldr	r5, [r4, #0]
 800b4b4:	6961      	ldr	r1, [r4, #20]
 800b4b6:	1d18      	adds	r0, r3, #4
 800b4b8:	6030      	str	r0, [r6, #0]
 800b4ba:	062e      	lsls	r6, r5, #24
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	d501      	bpl.n	800b4c4 <_printf_i+0x1c0>
 800b4c0:	6019      	str	r1, [r3, #0]
 800b4c2:	e002      	b.n	800b4ca <_printf_i+0x1c6>
 800b4c4:	0668      	lsls	r0, r5, #25
 800b4c6:	d5fb      	bpl.n	800b4c0 <_printf_i+0x1bc>
 800b4c8:	8019      	strh	r1, [r3, #0]
 800b4ca:	2300      	movs	r3, #0
 800b4cc:	6123      	str	r3, [r4, #16]
 800b4ce:	4616      	mov	r6, r2
 800b4d0:	e7bc      	b.n	800b44c <_printf_i+0x148>
 800b4d2:	6833      	ldr	r3, [r6, #0]
 800b4d4:	1d1a      	adds	r2, r3, #4
 800b4d6:	6032      	str	r2, [r6, #0]
 800b4d8:	681e      	ldr	r6, [r3, #0]
 800b4da:	6862      	ldr	r2, [r4, #4]
 800b4dc:	2100      	movs	r1, #0
 800b4de:	4630      	mov	r0, r6
 800b4e0:	f7f4 fefe 	bl	80002e0 <memchr>
 800b4e4:	b108      	cbz	r0, 800b4ea <_printf_i+0x1e6>
 800b4e6:	1b80      	subs	r0, r0, r6
 800b4e8:	6060      	str	r0, [r4, #4]
 800b4ea:	6863      	ldr	r3, [r4, #4]
 800b4ec:	6123      	str	r3, [r4, #16]
 800b4ee:	2300      	movs	r3, #0
 800b4f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b4f4:	e7aa      	b.n	800b44c <_printf_i+0x148>
 800b4f6:	6923      	ldr	r3, [r4, #16]
 800b4f8:	4632      	mov	r2, r6
 800b4fa:	4649      	mov	r1, r9
 800b4fc:	4640      	mov	r0, r8
 800b4fe:	47d0      	blx	sl
 800b500:	3001      	adds	r0, #1
 800b502:	d0ad      	beq.n	800b460 <_printf_i+0x15c>
 800b504:	6823      	ldr	r3, [r4, #0]
 800b506:	079b      	lsls	r3, r3, #30
 800b508:	d413      	bmi.n	800b532 <_printf_i+0x22e>
 800b50a:	68e0      	ldr	r0, [r4, #12]
 800b50c:	9b03      	ldr	r3, [sp, #12]
 800b50e:	4298      	cmp	r0, r3
 800b510:	bfb8      	it	lt
 800b512:	4618      	movlt	r0, r3
 800b514:	e7a6      	b.n	800b464 <_printf_i+0x160>
 800b516:	2301      	movs	r3, #1
 800b518:	4632      	mov	r2, r6
 800b51a:	4649      	mov	r1, r9
 800b51c:	4640      	mov	r0, r8
 800b51e:	47d0      	blx	sl
 800b520:	3001      	adds	r0, #1
 800b522:	d09d      	beq.n	800b460 <_printf_i+0x15c>
 800b524:	3501      	adds	r5, #1
 800b526:	68e3      	ldr	r3, [r4, #12]
 800b528:	9903      	ldr	r1, [sp, #12]
 800b52a:	1a5b      	subs	r3, r3, r1
 800b52c:	42ab      	cmp	r3, r5
 800b52e:	dcf2      	bgt.n	800b516 <_printf_i+0x212>
 800b530:	e7eb      	b.n	800b50a <_printf_i+0x206>
 800b532:	2500      	movs	r5, #0
 800b534:	f104 0619 	add.w	r6, r4, #25
 800b538:	e7f5      	b.n	800b526 <_printf_i+0x222>
 800b53a:	bf00      	nop
 800b53c:	0800b6ed 	.word	0x0800b6ed
 800b540:	0800b6fe 	.word	0x0800b6fe

0800b544 <memmove>:
 800b544:	4288      	cmp	r0, r1
 800b546:	b510      	push	{r4, lr}
 800b548:	eb01 0402 	add.w	r4, r1, r2
 800b54c:	d902      	bls.n	800b554 <memmove+0x10>
 800b54e:	4284      	cmp	r4, r0
 800b550:	4623      	mov	r3, r4
 800b552:	d807      	bhi.n	800b564 <memmove+0x20>
 800b554:	1e43      	subs	r3, r0, #1
 800b556:	42a1      	cmp	r1, r4
 800b558:	d008      	beq.n	800b56c <memmove+0x28>
 800b55a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b55e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b562:	e7f8      	b.n	800b556 <memmove+0x12>
 800b564:	4402      	add	r2, r0
 800b566:	4601      	mov	r1, r0
 800b568:	428a      	cmp	r2, r1
 800b56a:	d100      	bne.n	800b56e <memmove+0x2a>
 800b56c:	bd10      	pop	{r4, pc}
 800b56e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b572:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b576:	e7f7      	b.n	800b568 <memmove+0x24>

0800b578 <_sbrk_r>:
 800b578:	b538      	push	{r3, r4, r5, lr}
 800b57a:	4d06      	ldr	r5, [pc, #24]	@ (800b594 <_sbrk_r+0x1c>)
 800b57c:	2300      	movs	r3, #0
 800b57e:	4604      	mov	r4, r0
 800b580:	4608      	mov	r0, r1
 800b582:	602b      	str	r3, [r5, #0]
 800b584:	f7f5 fb9a 	bl	8000cbc <_sbrk>
 800b588:	1c43      	adds	r3, r0, #1
 800b58a:	d102      	bne.n	800b592 <_sbrk_r+0x1a>
 800b58c:	682b      	ldr	r3, [r5, #0]
 800b58e:	b103      	cbz	r3, 800b592 <_sbrk_r+0x1a>
 800b590:	6023      	str	r3, [r4, #0]
 800b592:	bd38      	pop	{r3, r4, r5, pc}
 800b594:	24001f80 	.word	0x24001f80

0800b598 <memcpy>:
 800b598:	440a      	add	r2, r1
 800b59a:	4291      	cmp	r1, r2
 800b59c:	f100 33ff 	add.w	r3, r0, #4294967295
 800b5a0:	d100      	bne.n	800b5a4 <memcpy+0xc>
 800b5a2:	4770      	bx	lr
 800b5a4:	b510      	push	{r4, lr}
 800b5a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b5aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b5ae:	4291      	cmp	r1, r2
 800b5b0:	d1f9      	bne.n	800b5a6 <memcpy+0xe>
 800b5b2:	bd10      	pop	{r4, pc}

0800b5b4 <_realloc_r>:
 800b5b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5b8:	4680      	mov	r8, r0
 800b5ba:	4615      	mov	r5, r2
 800b5bc:	460c      	mov	r4, r1
 800b5be:	b921      	cbnz	r1, 800b5ca <_realloc_r+0x16>
 800b5c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b5c4:	4611      	mov	r1, r2
 800b5c6:	f7ff bc4b 	b.w	800ae60 <_malloc_r>
 800b5ca:	b92a      	cbnz	r2, 800b5d8 <_realloc_r+0x24>
 800b5cc:	f7ff fbdc 	bl	800ad88 <_free_r>
 800b5d0:	2400      	movs	r4, #0
 800b5d2:	4620      	mov	r0, r4
 800b5d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5d8:	f000 f81a 	bl	800b610 <_malloc_usable_size_r>
 800b5dc:	4285      	cmp	r5, r0
 800b5de:	4606      	mov	r6, r0
 800b5e0:	d802      	bhi.n	800b5e8 <_realloc_r+0x34>
 800b5e2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b5e6:	d8f4      	bhi.n	800b5d2 <_realloc_r+0x1e>
 800b5e8:	4629      	mov	r1, r5
 800b5ea:	4640      	mov	r0, r8
 800b5ec:	f7ff fc38 	bl	800ae60 <_malloc_r>
 800b5f0:	4607      	mov	r7, r0
 800b5f2:	2800      	cmp	r0, #0
 800b5f4:	d0ec      	beq.n	800b5d0 <_realloc_r+0x1c>
 800b5f6:	42b5      	cmp	r5, r6
 800b5f8:	462a      	mov	r2, r5
 800b5fa:	4621      	mov	r1, r4
 800b5fc:	bf28      	it	cs
 800b5fe:	4632      	movcs	r2, r6
 800b600:	f7ff ffca 	bl	800b598 <memcpy>
 800b604:	4621      	mov	r1, r4
 800b606:	4640      	mov	r0, r8
 800b608:	f7ff fbbe 	bl	800ad88 <_free_r>
 800b60c:	463c      	mov	r4, r7
 800b60e:	e7e0      	b.n	800b5d2 <_realloc_r+0x1e>

0800b610 <_malloc_usable_size_r>:
 800b610:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b614:	1f18      	subs	r0, r3, #4
 800b616:	2b00      	cmp	r3, #0
 800b618:	bfbc      	itt	lt
 800b61a:	580b      	ldrlt	r3, [r1, r0]
 800b61c:	18c0      	addlt	r0, r0, r3
 800b61e:	4770      	bx	lr

0800b620 <_init>:
 800b620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b622:	bf00      	nop
 800b624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b626:	bc08      	pop	{r3}
 800b628:	469e      	mov	lr, r3
 800b62a:	4770      	bx	lr

0800b62c <_fini>:
 800b62c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b62e:	bf00      	nop
 800b630:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b632:	bc08      	pop	{r3}
 800b634:	469e      	mov	lr, r3
 800b636:	4770      	bx	lr
