// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module receiver_receiver_Pipeline_VITIS_LOOP_281_22 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        sext_ln1273_72,
        sext_ln1273_74,
        real_output_address0,
        real_output_ce0,
        real_output_we0,
        real_output_d0,
        real_output_address1,
        real_output_ce1,
        real_output_we1,
        real_output_d1,
        imag_output_address0,
        imag_output_ce0,
        imag_output_we0,
        imag_output_d0,
        imag_output_address1,
        imag_output_ce1,
        imag_output_we1,
        imag_output_d1,
        matched_I_12_address0,
        matched_I_12_ce0,
        matched_I_12_q0,
        matched_I_12_address1,
        matched_I_12_ce1,
        matched_I_12_q1,
        matched_Q_12_address0,
        matched_Q_12_ce0,
        matched_Q_12_q0,
        matched_Q_12_address1,
        matched_Q_12_ce1,
        matched_Q_12_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] sext_ln1273_72;
input  [23:0] sext_ln1273_74;
output  [7:0] real_output_address0;
output   real_output_ce0;
output   real_output_we0;
output  [31:0] real_output_d0;
output  [7:0] real_output_address1;
output   real_output_ce1;
output   real_output_we1;
output  [31:0] real_output_d1;
output  [7:0] imag_output_address0;
output   imag_output_ce0;
output   imag_output_we0;
output  [31:0] imag_output_d0;
output  [7:0] imag_output_address1;
output   imag_output_ce1;
output   imag_output_we1;
output  [31:0] imag_output_d1;
output  [7:0] matched_I_12_address0;
output   matched_I_12_ce0;
input  [17:0] matched_I_12_q0;
output  [7:0] matched_I_12_address1;
output   matched_I_12_ce1;
input  [17:0] matched_I_12_q1;
output  [7:0] matched_Q_12_address0;
output   matched_Q_12_ce0;
input  [17:0] matched_Q_12_q0;
output  [7:0] matched_Q_12_address1;
output   matched_Q_12_ce1;
input  [17:0] matched_Q_12_q1;

reg ap_idle;
reg[7:0] real_output_address0;
reg real_output_ce0;
reg real_output_we0;
reg[31:0] real_output_d0;
reg[7:0] real_output_address1;
reg real_output_ce1;
reg real_output_we1;
reg[31:0] real_output_d1;
reg[7:0] imag_output_address0;
reg imag_output_ce0;
reg imag_output_we0;
reg[31:0] imag_output_d0;
reg[7:0] imag_output_address1;
reg imag_output_ce1;
reg imag_output_we1;
reg[31:0] imag_output_d1;
reg[7:0] matched_I_12_address0;
reg matched_I_12_ce0;
reg[7:0] matched_I_12_address1;
reg matched_I_12_ce1;
reg[7:0] matched_Q_12_address0;
reg matched_Q_12_ce0;
reg[7:0] matched_Q_12_address1;
reg matched_Q_12_ce1;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_subdone;
reg   [0:0] icmp_ln281_reg_2346;
reg    ap_condition_exit_pp0_iter0_stage7;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state9_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire  signed [39:0] sext_ln1273_74_cast_fu_654_p1;
reg  signed [39:0] sext_ln1273_74_cast_reg_1903;
wire  signed [39:0] sext_ln1273_72_cast_fu_658_p1;
reg  signed [39:0] sext_ln1273_72_cast_reg_1939;
reg   [12:0] i_4_reg_1975;
wire   [7:0] lshr_ln_fu_675_p4;
reg   [7:0] lshr_ln_reg_1980;
wire  signed [39:0] sext_ln1273_fu_703_p1;
reg  signed [39:0] sext_ln1273_reg_2018;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state10_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire  signed [39:0] sext_ln1273_8_fu_707_p1;
reg  signed [39:0] sext_ln1273_8_reg_2024;
wire  signed [39:0] sext_ln1273_9_fu_711_p1;
reg  signed [39:0] sext_ln1273_9_reg_2030;
wire  signed [39:0] sext_ln1273_10_fu_715_p1;
reg  signed [39:0] sext_ln1273_10_reg_2036;
wire  signed [39:0] sext_ln1273_11_fu_741_p1;
reg  signed [39:0] sext_ln1273_11_reg_2062;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state11_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire  signed [39:0] sext_ln1273_12_fu_745_p1;
reg  signed [39:0] sext_ln1273_12_reg_2068;
wire  signed [39:0] sext_ln1273_13_fu_749_p1;
reg  signed [39:0] sext_ln1273_13_reg_2074;
wire  signed [39:0] sext_ln1273_14_fu_753_p1;
reg  signed [39:0] sext_ln1273_14_reg_2080;
wire  signed [39:0] sext_ln1273_15_fu_779_p1;
reg  signed [39:0] sext_ln1273_15_reg_2106;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state12_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire  signed [39:0] sext_ln1273_16_fu_783_p1;
reg  signed [39:0] sext_ln1273_16_reg_2112;
wire  signed [39:0] sext_ln1273_17_fu_787_p1;
reg  signed [39:0] sext_ln1273_17_reg_2118;
wire  signed [39:0] sext_ln1273_18_fu_791_p1;
reg  signed [39:0] sext_ln1273_18_reg_2124;
wire  signed [39:0] grp_fu_1505_p2;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state13_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire  signed [39:0] grp_fu_1510_p2;
wire  signed [39:0] grp_fu_1515_p2;
wire  signed [39:0] grp_fu_1520_p2;
wire  signed [39:0] sext_ln1273_19_fu_817_p1;
reg  signed [39:0] sext_ln1273_19_reg_2170;
wire  signed [39:0] sext_ln1273_20_fu_821_p1;
reg  signed [39:0] sext_ln1273_20_reg_2176;
wire  signed [39:0] sext_ln1273_21_fu_825_p1;
reg  signed [39:0] sext_ln1273_21_reg_2182;
wire  signed [39:0] sext_ln1273_22_fu_829_p1;
reg  signed [39:0] sext_ln1273_22_reg_2188;
reg   [7:0] j_1_reg_2214;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire  signed [39:0] grp_fu_1553_p2;
wire  signed [39:0] grp_fu_1558_p2;
wire  signed [39:0] grp_fu_1563_p2;
wire  signed [39:0] grp_fu_1568_p2;
wire  signed [39:0] sext_ln1273_23_fu_916_p1;
reg  signed [39:0] sext_ln1273_23_reg_2253;
wire  signed [39:0] sext_ln1273_24_fu_920_p1;
reg  signed [39:0] sext_ln1273_24_reg_2259;
wire  signed [39:0] sext_ln1273_25_fu_924_p1;
reg  signed [39:0] sext_ln1273_25_reg_2265;
wire  signed [39:0] sext_ln1273_26_fu_928_p1;
reg  signed [39:0] sext_ln1273_26_reg_2271;
wire  signed [39:0] grp_fu_1601_p2;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire  signed [39:0] grp_fu_1606_p2;
wire  signed [39:0] grp_fu_1611_p2;
wire  signed [39:0] grp_fu_1616_p2;
wire  signed [39:0] sext_ln1273_27_fu_1016_p1;
reg  signed [39:0] sext_ln1273_27_reg_2317;
wire  signed [39:0] sext_ln1273_28_fu_1020_p1;
reg  signed [39:0] sext_ln1273_28_reg_2323;
wire  signed [39:0] sext_ln1273_29_fu_1024_p1;
reg  signed [39:0] sext_ln1273_29_reg_2329;
wire  signed [39:0] sext_ln1273_30_fu_1028_p1;
reg  signed [39:0] sext_ln1273_30_reg_2335;
wire   [7:0] or_ln281_11_fu_1032_p2;
reg   [7:0] or_ln281_11_reg_2341;
wire   [0:0] icmp_ln281_fu_1037_p2;
wire  signed [39:0] grp_fu_1649_p2;
wire    ap_block_pp0_stage7_11001;
wire  signed [39:0] grp_fu_1654_p2;
wire  signed [39:0] grp_fu_1659_p2;
wire  signed [39:0] grp_fu_1664_p2;
wire  signed [39:0] sext_ln1273_31_fu_1127_p1;
reg  signed [39:0] sext_ln1273_31_reg_2390;
wire  signed [39:0] sext_ln1273_32_fu_1131_p1;
reg  signed [39:0] sext_ln1273_32_reg_2396;
wire  signed [39:0] sext_ln1273_33_fu_1135_p1;
reg  signed [39:0] sext_ln1273_33_reg_2402;
wire  signed [39:0] sext_ln1273_34_fu_1139_p1;
reg  signed [39:0] sext_ln1273_34_reg_2408;
wire  signed [39:0] grp_fu_1697_p2;
wire  signed [39:0] grp_fu_1702_p2;
wire  signed [39:0] grp_fu_1707_p2;
wire  signed [39:0] grp_fu_1712_p2;
wire  signed [39:0] sext_ln1273_35_fu_1237_p1;
reg  signed [39:0] sext_ln1273_35_reg_2454;
wire  signed [39:0] sext_ln1273_36_fu_1241_p1;
reg  signed [39:0] sext_ln1273_36_reg_2460;
wire  signed [39:0] sext_ln1273_37_fu_1245_p1;
reg  signed [39:0] sext_ln1273_37_reg_2466;
wire  signed [39:0] sext_ln1273_38_fu_1249_p1;
reg  signed [39:0] sext_ln1273_38_reg_2472;
wire  signed [39:0] grp_fu_1745_p2;
wire  signed [39:0] grp_fu_1750_p2;
wire  signed [39:0] grp_fu_1755_p2;
wire  signed [39:0] grp_fu_1760_p2;
wire  signed [39:0] grp_fu_1793_p2;
wire  signed [39:0] grp_fu_1798_p2;
wire  signed [39:0] grp_fu_1803_p2;
wire  signed [39:0] grp_fu_1808_p2;
wire  signed [39:0] grp_fu_1841_p2;
wire  signed [39:0] grp_fu_1846_p2;
wire  signed [39:0] grp_fu_1851_p2;
wire  signed [39:0] grp_fu_1856_p2;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage2_subdone;
reg    ap_condition_exit_pp0_iter1_stage2;
wire    ap_block_pp0_stage4_subdone;
wire   [63:0] zext_ln1273_fu_685_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln1273_2_fu_697_p1;
wire   [63:0] zext_ln1273_4_fu_724_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln1273_6_fu_735_p1;
wire   [63:0] zext_ln1273_8_fu_762_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln1273_10_fu_773_p1;
wire   [63:0] zext_ln1273_12_fu_800_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln1273_14_fu_811_p1;
wire   [63:0] zext_ln1273_16_fu_838_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln1273_18_fu_849_p1;
wire   [63:0] j_cast_fu_858_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln1273_1_fu_890_p1;
wire   [63:0] zext_ln1273_20_fu_937_p1;
wire   [63:0] zext_ln1273_22_fu_948_p1;
wire   [63:0] zext_ln1273_3_fu_959_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln1273_5_fu_990_p1;
wire   [63:0] zext_ln1273_23_fu_1048_p1;
wire   [63:0] zext_ln1273_25_fu_1059_p1;
wire   [63:0] zext_ln1273_7_fu_1070_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln1273_9_fu_1101_p1;
wire   [63:0] zext_ln1273_27_fu_1148_p1;
wire   [63:0] zext_ln1273_29_fu_1159_p1;
wire   [63:0] zext_ln1273_11_fu_1180_p1;
wire   [63:0] zext_ln1273_13_fu_1211_p1;
wire   [63:0] zext_ln1273_15_fu_1258_p1;
wire   [63:0] zext_ln1273_17_fu_1289_p1;
wire   [63:0] zext_ln1273_19_fu_1320_p1;
wire   [63:0] zext_ln1273_21_fu_1351_p1;
wire   [63:0] zext_ln281_fu_1377_p1;
wire   [63:0] zext_ln1273_24_fu_1407_p1;
wire   [63:0] zext_ln1273_26_fu_1438_p1;
wire   [63:0] zext_ln1273_28_fu_1469_p1;
reg   [7:0] j_fu_86;
wire   [7:0] add_ln281_fu_1495_p2;
wire    ap_loop_init;
reg   [12:0] i_fu_90;
wire   [12:0] add_ln287_fu_1165_p2;
reg   [12:0] ap_sig_allocacmp_i_4;
wire   [7:0] add_ln1273_fu_691_p2;
wire   [7:0] add_ln1273_1_fu_719_p2;
wire   [7:0] add_ln1273_2_fu_730_p2;
wire   [7:0] add_ln1273_3_fu_757_p2;
wire   [7:0] add_ln1273_4_fu_768_p2;
wire   [7:0] add_ln1273_5_fu_795_p2;
wire   [7:0] add_ln1273_6_fu_806_p2;
wire   [7:0] add_ln1273_7_fu_833_p2;
wire   [7:0] add_ln1273_8_fu_844_p2;
wire  signed [39:0] grp_fu_1525_p3;
wire  signed [39:0] grp_fu_1532_p3;
wire   [7:0] or_ln281_fu_884_p2;
wire  signed [39:0] grp_fu_1539_p3;
wire  signed [39:0] grp_fu_1546_p3;
wire   [7:0] add_ln1273_9_fu_932_p2;
wire   [7:0] add_ln1273_10_fu_943_p2;
wire   [7:0] or_ln281_1_fu_954_p2;
wire  signed [39:0] grp_fu_1573_p3;
wire  signed [39:0] grp_fu_1580_p3;
wire   [7:0] or_ln281_2_fu_985_p2;
wire  signed [39:0] grp_fu_1587_p3;
wire  signed [39:0] grp_fu_1594_p3;
wire   [7:0] add_ln1273_11_fu_1043_p2;
wire   [7:0] add_ln1273_12_fu_1054_p2;
wire   [7:0] or_ln281_3_fu_1065_p2;
wire  signed [39:0] grp_fu_1621_p3;
wire  signed [39:0] grp_fu_1628_p3;
wire   [7:0] or_ln281_4_fu_1096_p2;
wire  signed [39:0] grp_fu_1635_p3;
wire  signed [39:0] grp_fu_1642_p3;
wire   [7:0] add_ln1273_13_fu_1143_p2;
wire   [7:0] add_ln1273_14_fu_1154_p2;
wire   [7:0] or_ln281_5_fu_1175_p2;
wire  signed [39:0] grp_fu_1669_p3;
wire  signed [39:0] grp_fu_1676_p3;
wire   [7:0] or_ln281_6_fu_1206_p2;
wire  signed [39:0] grp_fu_1683_p3;
wire  signed [39:0] grp_fu_1690_p3;
wire   [7:0] or_ln281_7_fu_1253_p2;
wire  signed [39:0] grp_fu_1717_p3;
wire  signed [39:0] grp_fu_1724_p3;
wire   [7:0] or_ln281_8_fu_1284_p2;
wire  signed [39:0] grp_fu_1731_p3;
wire  signed [39:0] grp_fu_1738_p3;
wire   [7:0] or_ln281_9_fu_1315_p2;
wire  signed [39:0] grp_fu_1765_p3;
wire  signed [39:0] grp_fu_1772_p3;
wire   [7:0] or_ln281_10_fu_1346_p2;
wire  signed [39:0] grp_fu_1779_p3;
wire  signed [39:0] grp_fu_1786_p3;
wire  signed [39:0] grp_fu_1813_p3;
wire  signed [39:0] grp_fu_1820_p3;
wire   [7:0] or_ln281_12_fu_1402_p2;
wire  signed [39:0] grp_fu_1827_p3;
wire  signed [39:0] grp_fu_1834_p3;
wire   [7:0] or_ln281_13_fu_1433_p2;
wire  signed [39:0] grp_fu_1861_p3;
wire  signed [39:0] grp_fu_1868_p3;
wire   [7:0] or_ln281_14_fu_1464_p2;
wire  signed [39:0] grp_fu_1875_p3;
wire  signed [39:0] grp_fu_1882_p3;
wire  signed [23:0] grp_fu_1505_p0;
wire  signed [23:0] grp_fu_1510_p0;
wire  signed [23:0] grp_fu_1515_p0;
wire  signed [23:0] grp_fu_1520_p0;
wire  signed [23:0] grp_fu_1525_p0;
wire  signed [17:0] grp_fu_1525_p1;
wire  signed [23:0] grp_fu_1532_p0;
wire  signed [17:0] grp_fu_1532_p1;
wire  signed [23:0] grp_fu_1539_p0;
wire  signed [17:0] grp_fu_1539_p1;
wire  signed [23:0] grp_fu_1546_p0;
wire  signed [17:0] grp_fu_1546_p1;
wire  signed [23:0] grp_fu_1553_p0;
wire  signed [23:0] grp_fu_1558_p0;
wire  signed [23:0] grp_fu_1563_p0;
wire  signed [23:0] grp_fu_1568_p0;
wire  signed [23:0] grp_fu_1573_p0;
wire  signed [17:0] grp_fu_1573_p1;
wire  signed [23:0] grp_fu_1580_p0;
wire  signed [17:0] grp_fu_1580_p1;
wire  signed [23:0] grp_fu_1587_p0;
wire  signed [17:0] grp_fu_1587_p1;
wire  signed [23:0] grp_fu_1594_p0;
wire  signed [17:0] grp_fu_1594_p1;
wire  signed [23:0] grp_fu_1601_p0;
wire  signed [23:0] grp_fu_1606_p0;
wire  signed [23:0] grp_fu_1611_p0;
wire  signed [23:0] grp_fu_1616_p0;
wire  signed [23:0] grp_fu_1621_p0;
wire  signed [17:0] grp_fu_1621_p1;
wire  signed [23:0] grp_fu_1628_p0;
wire  signed [17:0] grp_fu_1628_p1;
wire  signed [23:0] grp_fu_1635_p0;
wire  signed [17:0] grp_fu_1635_p1;
wire  signed [23:0] grp_fu_1642_p0;
wire  signed [17:0] grp_fu_1642_p1;
wire  signed [23:0] grp_fu_1649_p0;
wire  signed [23:0] grp_fu_1654_p0;
wire  signed [23:0] grp_fu_1659_p0;
wire  signed [23:0] grp_fu_1664_p0;
wire  signed [23:0] grp_fu_1669_p0;
wire  signed [17:0] grp_fu_1669_p1;
wire  signed [23:0] grp_fu_1676_p0;
wire  signed [17:0] grp_fu_1676_p1;
wire  signed [23:0] grp_fu_1683_p0;
wire  signed [17:0] grp_fu_1683_p1;
wire  signed [23:0] grp_fu_1690_p0;
wire  signed [17:0] grp_fu_1690_p1;
wire  signed [23:0] grp_fu_1697_p0;
wire  signed [23:0] grp_fu_1702_p0;
wire  signed [23:0] grp_fu_1707_p0;
wire  signed [23:0] grp_fu_1712_p0;
wire  signed [23:0] grp_fu_1717_p0;
wire  signed [17:0] grp_fu_1717_p1;
wire  signed [23:0] grp_fu_1724_p0;
wire  signed [17:0] grp_fu_1724_p1;
wire  signed [23:0] grp_fu_1731_p0;
wire  signed [17:0] grp_fu_1731_p1;
wire  signed [23:0] grp_fu_1738_p0;
wire  signed [17:0] grp_fu_1738_p1;
wire  signed [23:0] grp_fu_1745_p0;
wire  signed [23:0] grp_fu_1750_p0;
wire  signed [23:0] grp_fu_1755_p0;
wire  signed [23:0] grp_fu_1760_p0;
wire  signed [23:0] grp_fu_1765_p0;
wire  signed [17:0] grp_fu_1765_p1;
wire  signed [23:0] grp_fu_1772_p0;
wire  signed [17:0] grp_fu_1772_p1;
wire  signed [23:0] grp_fu_1779_p0;
wire  signed [17:0] grp_fu_1779_p1;
wire  signed [23:0] grp_fu_1786_p0;
wire  signed [17:0] grp_fu_1786_p1;
wire  signed [23:0] grp_fu_1793_p0;
wire  signed [23:0] grp_fu_1798_p0;
wire  signed [23:0] grp_fu_1803_p0;
wire  signed [23:0] grp_fu_1808_p0;
wire  signed [23:0] grp_fu_1813_p0;
wire  signed [17:0] grp_fu_1813_p1;
wire  signed [23:0] grp_fu_1820_p0;
wire  signed [17:0] grp_fu_1820_p1;
wire  signed [23:0] grp_fu_1827_p0;
wire  signed [17:0] grp_fu_1827_p1;
wire  signed [23:0] grp_fu_1834_p0;
wire  signed [17:0] grp_fu_1834_p1;
wire  signed [23:0] grp_fu_1841_p0;
wire  signed [23:0] grp_fu_1846_p0;
wire  signed [23:0] grp_fu_1851_p0;
wire  signed [23:0] grp_fu_1856_p0;
wire  signed [23:0] grp_fu_1861_p0;
wire  signed [17:0] grp_fu_1861_p1;
wire  signed [23:0] grp_fu_1868_p0;
wire  signed [17:0] grp_fu_1868_p1;
wire  signed [23:0] grp_fu_1875_p0;
wire  signed [17:0] grp_fu_1875_p1;
wire  signed [23:0] grp_fu_1882_p0;
wire  signed [17:0] grp_fu_1882_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_idle_pp0_0to0;
reg   [7:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1063(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1505_p0),
    .din1(matched_I_12_q1),
    .ce(1'b1),
    .dout(grp_fu_1505_p2)
);

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1064(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1510_p0),
    .din1(matched_Q_12_q1),
    .ce(1'b1),
    .dout(grp_fu_1510_p2)
);

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1065(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1515_p0),
    .din1(matched_I_12_q0),
    .ce(1'b1),
    .dout(grp_fu_1515_p2)
);

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1066(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1520_p0),
    .din1(matched_Q_12_q0),
    .ce(1'b1),
    .dout(grp_fu_1520_p2)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U1067(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1525_p0),
    .din1(grp_fu_1525_p1),
    .din2(grp_fu_1505_p2),
    .ce(1'b1),
    .dout(grp_fu_1525_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U1068(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1532_p0),
    .din1(grp_fu_1532_p1),
    .din2(grp_fu_1510_p2),
    .ce(1'b1),
    .dout(grp_fu_1532_p3)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U1069(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1539_p0),
    .din1(grp_fu_1539_p1),
    .din2(grp_fu_1515_p2),
    .ce(1'b1),
    .dout(grp_fu_1539_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U1070(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1546_p0),
    .din1(grp_fu_1546_p1),
    .din2(grp_fu_1520_p2),
    .ce(1'b1),
    .dout(grp_fu_1546_p3)
);

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1071(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1553_p0),
    .din1(matched_I_12_q1),
    .ce(1'b1),
    .dout(grp_fu_1553_p2)
);

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1072(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1558_p0),
    .din1(matched_Q_12_q1),
    .ce(1'b1),
    .dout(grp_fu_1558_p2)
);

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1073(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1563_p0),
    .din1(matched_I_12_q0),
    .ce(1'b1),
    .dout(grp_fu_1563_p2)
);

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1074(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1568_p0),
    .din1(matched_Q_12_q0),
    .ce(1'b1),
    .dout(grp_fu_1568_p2)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U1075(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1573_p0),
    .din1(grp_fu_1573_p1),
    .din2(grp_fu_1553_p2),
    .ce(1'b1),
    .dout(grp_fu_1573_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U1076(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1580_p0),
    .din1(grp_fu_1580_p1),
    .din2(grp_fu_1558_p2),
    .ce(1'b1),
    .dout(grp_fu_1580_p3)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U1077(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1587_p0),
    .din1(grp_fu_1587_p1),
    .din2(grp_fu_1563_p2),
    .ce(1'b1),
    .dout(grp_fu_1587_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U1078(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1594_p0),
    .din1(grp_fu_1594_p1),
    .din2(grp_fu_1568_p2),
    .ce(1'b1),
    .dout(grp_fu_1594_p3)
);

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1079(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1601_p0),
    .din1(matched_I_12_q1),
    .ce(1'b1),
    .dout(grp_fu_1601_p2)
);

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1080(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1606_p0),
    .din1(matched_Q_12_q1),
    .ce(1'b1),
    .dout(grp_fu_1606_p2)
);

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1081(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1611_p0),
    .din1(matched_I_12_q0),
    .ce(1'b1),
    .dout(grp_fu_1611_p2)
);

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1082(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1616_p0),
    .din1(matched_Q_12_q0),
    .ce(1'b1),
    .dout(grp_fu_1616_p2)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U1083(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1621_p0),
    .din1(grp_fu_1621_p1),
    .din2(grp_fu_1601_p2),
    .ce(1'b1),
    .dout(grp_fu_1621_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U1084(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1628_p0),
    .din1(grp_fu_1628_p1),
    .din2(grp_fu_1606_p2),
    .ce(1'b1),
    .dout(grp_fu_1628_p3)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U1085(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1635_p0),
    .din1(grp_fu_1635_p1),
    .din2(grp_fu_1611_p2),
    .ce(1'b1),
    .dout(grp_fu_1635_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U1086(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1642_p0),
    .din1(grp_fu_1642_p1),
    .din2(grp_fu_1616_p2),
    .ce(1'b1),
    .dout(grp_fu_1642_p3)
);

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1087(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1649_p0),
    .din1(matched_I_12_q1),
    .ce(1'b1),
    .dout(grp_fu_1649_p2)
);

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1088(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1654_p0),
    .din1(matched_Q_12_q1),
    .ce(1'b1),
    .dout(grp_fu_1654_p2)
);

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1089(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1659_p0),
    .din1(matched_I_12_q0),
    .ce(1'b1),
    .dout(grp_fu_1659_p2)
);

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1090(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1664_p0),
    .din1(matched_Q_12_q0),
    .ce(1'b1),
    .dout(grp_fu_1664_p2)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U1091(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1669_p0),
    .din1(grp_fu_1669_p1),
    .din2(grp_fu_1649_p2),
    .ce(1'b1),
    .dout(grp_fu_1669_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U1092(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1676_p0),
    .din1(grp_fu_1676_p1),
    .din2(grp_fu_1654_p2),
    .ce(1'b1),
    .dout(grp_fu_1676_p3)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U1093(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1683_p0),
    .din1(grp_fu_1683_p1),
    .din2(grp_fu_1659_p2),
    .ce(1'b1),
    .dout(grp_fu_1683_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U1094(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1690_p0),
    .din1(grp_fu_1690_p1),
    .din2(grp_fu_1664_p2),
    .ce(1'b1),
    .dout(grp_fu_1690_p3)
);

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1095(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1697_p0),
    .din1(matched_I_12_q1),
    .ce(1'b1),
    .dout(grp_fu_1697_p2)
);

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1096(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1702_p0),
    .din1(matched_Q_12_q1),
    .ce(1'b1),
    .dout(grp_fu_1702_p2)
);

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1097(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1707_p0),
    .din1(matched_I_12_q0),
    .ce(1'b1),
    .dout(grp_fu_1707_p2)
);

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1098(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1712_p0),
    .din1(matched_Q_12_q0),
    .ce(1'b1),
    .dout(grp_fu_1712_p2)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U1099(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1717_p0),
    .din1(grp_fu_1717_p1),
    .din2(grp_fu_1697_p2),
    .ce(1'b1),
    .dout(grp_fu_1717_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U1100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1724_p0),
    .din1(grp_fu_1724_p1),
    .din2(grp_fu_1702_p2),
    .ce(1'b1),
    .dout(grp_fu_1724_p3)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U1101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1731_p0),
    .din1(grp_fu_1731_p1),
    .din2(grp_fu_1707_p2),
    .ce(1'b1),
    .dout(grp_fu_1731_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U1102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1738_p0),
    .din1(grp_fu_1738_p1),
    .din2(grp_fu_1712_p2),
    .ce(1'b1),
    .dout(grp_fu_1738_p3)
);

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1103(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1745_p0),
    .din1(matched_I_12_q1),
    .ce(1'b1),
    .dout(grp_fu_1745_p2)
);

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1104(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1750_p0),
    .din1(matched_Q_12_q1),
    .ce(1'b1),
    .dout(grp_fu_1750_p2)
);

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1105(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1755_p0),
    .din1(matched_I_12_q0),
    .ce(1'b1),
    .dout(grp_fu_1755_p2)
);

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1106(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1760_p0),
    .din1(matched_Q_12_q0),
    .ce(1'b1),
    .dout(grp_fu_1760_p2)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U1107(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1765_p0),
    .din1(grp_fu_1765_p1),
    .din2(grp_fu_1745_p2),
    .ce(1'b1),
    .dout(grp_fu_1765_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U1108(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1772_p0),
    .din1(grp_fu_1772_p1),
    .din2(grp_fu_1750_p2),
    .ce(1'b1),
    .dout(grp_fu_1772_p3)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U1109(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1779_p0),
    .din1(grp_fu_1779_p1),
    .din2(grp_fu_1755_p2),
    .ce(1'b1),
    .dout(grp_fu_1779_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U1110(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1786_p0),
    .din1(grp_fu_1786_p1),
    .din2(grp_fu_1760_p2),
    .ce(1'b1),
    .dout(grp_fu_1786_p3)
);

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1111(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1793_p0),
    .din1(matched_I_12_q1),
    .ce(1'b1),
    .dout(grp_fu_1793_p2)
);

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1112(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1798_p0),
    .din1(matched_Q_12_q1),
    .ce(1'b1),
    .dout(grp_fu_1798_p2)
);

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1113(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1803_p0),
    .din1(matched_I_12_q0),
    .ce(1'b1),
    .dout(grp_fu_1803_p2)
);

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1114(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1808_p0),
    .din1(matched_Q_12_q0),
    .ce(1'b1),
    .dout(grp_fu_1808_p2)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U1115(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1813_p0),
    .din1(grp_fu_1813_p1),
    .din2(grp_fu_1793_p2),
    .ce(1'b1),
    .dout(grp_fu_1813_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U1116(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1820_p0),
    .din1(grp_fu_1820_p1),
    .din2(grp_fu_1798_p2),
    .ce(1'b1),
    .dout(grp_fu_1820_p3)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U1117(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1827_p0),
    .din1(grp_fu_1827_p1),
    .din2(grp_fu_1803_p2),
    .ce(1'b1),
    .dout(grp_fu_1827_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U1118(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1834_p0),
    .din1(grp_fu_1834_p1),
    .din2(grp_fu_1808_p2),
    .ce(1'b1),
    .dout(grp_fu_1834_p3)
);

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1119(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1841_p0),
    .din1(matched_I_12_q1),
    .ce(1'b1),
    .dout(grp_fu_1841_p2)
);

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1120(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1846_p0),
    .din1(matched_Q_12_q1),
    .ce(1'b1),
    .dout(grp_fu_1846_p2)
);

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1121(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1851_p0),
    .din1(matched_I_12_q0),
    .ce(1'b1),
    .dout(grp_fu_1851_p2)
);

receiver_mul_mul_24s_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_24s_18s_40_4_1_U1122(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1856_p0),
    .din1(matched_Q_12_q0),
    .ce(1'b1),
    .dout(grp_fu_1856_p2)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U1123(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1861_p0),
    .din1(grp_fu_1861_p1),
    .din2(grp_fu_1841_p2),
    .ce(1'b1),
    .dout(grp_fu_1861_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U1124(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1868_p0),
    .din1(grp_fu_1868_p1),
    .din2(grp_fu_1846_p2),
    .ce(1'b1),
    .dout(grp_fu_1868_p3)
);

receiver_mac_mulsub_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_mulsub_24s_18s_40s_40_4_1_U1125(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1875_p0),
    .din1(grp_fu_1875_p1),
    .din2(grp_fu_1851_p2),
    .ce(1'b1),
    .dout(grp_fu_1875_p3)
);

receiver_mac_muladd_24s_18s_40s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mac_muladd_24s_18s_40s_40_4_1_U1126(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1882_p0),
    .din1(grp_fu_1882_p1),
    .din2(grp_fu_1856_p2),
    .ce(1'b1),
    .dout(grp_fu_1882_p3)
);

receiver_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage7),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_exit_pp0_iter1_stage2) | ((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_condition_exit_pp0_iter1_stage2) & (ap_idle_pp0_0to0 == 1'b1)) | ((ap_loop_exit_ready == 1'b0) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_fu_90 <= 13'd236;
    end else if (((icmp_ln281_reg_2346 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        i_fu_90 <= add_ln287_fu_1165_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_fu_86 <= 8'd0;
    end else if (((icmp_ln281_reg_2346 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        j_fu_86 <= add_ln281_fu_1495_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_4_reg_1975 <= ap_sig_allocacmp_i_4;
        lshr_ln_reg_1980 <= {{ap_sig_allocacmp_i_4[12:5]}};
        sext_ln1273_72_cast_reg_1939 <= sext_ln1273_72_cast_fu_658_p1;
        sext_ln1273_74_cast_reg_1903 <= sext_ln1273_74_cast_fu_654_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        icmp_ln281_reg_2346 <= icmp_ln281_fu_1037_p2;
        or_ln281_11_reg_2341[1 : 0] <= or_ln281_11_fu_1032_p2[1 : 0];
or_ln281_11_reg_2341[7 : 4] <= or_ln281_11_fu_1032_p2[7 : 4];
        sext_ln1273_27_reg_2317 <= sext_ln1273_27_fu_1016_p1;
        sext_ln1273_28_reg_2323 <= sext_ln1273_28_fu_1020_p1;
        sext_ln1273_29_reg_2329 <= sext_ln1273_29_fu_1024_p1;
        sext_ln1273_30_reg_2335 <= sext_ln1273_30_fu_1028_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        j_1_reg_2214 <= j_fu_86;
        sext_ln1273_23_reg_2253 <= sext_ln1273_23_fu_916_p1;
        sext_ln1273_24_reg_2259 <= sext_ln1273_24_fu_920_p1;
        sext_ln1273_25_reg_2265 <= sext_ln1273_25_fu_924_p1;
        sext_ln1273_26_reg_2271 <= sext_ln1273_26_fu_928_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sext_ln1273_10_reg_2036 <= sext_ln1273_10_fu_715_p1;
        sext_ln1273_8_reg_2024 <= sext_ln1273_8_fu_707_p1;
        sext_ln1273_9_reg_2030 <= sext_ln1273_9_fu_711_p1;
        sext_ln1273_reg_2018 <= sext_ln1273_fu_703_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        sext_ln1273_11_reg_2062 <= sext_ln1273_11_fu_741_p1;
        sext_ln1273_12_reg_2068 <= sext_ln1273_12_fu_745_p1;
        sext_ln1273_13_reg_2074 <= sext_ln1273_13_fu_749_p1;
        sext_ln1273_14_reg_2080 <= sext_ln1273_14_fu_753_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        sext_ln1273_15_reg_2106 <= sext_ln1273_15_fu_779_p1;
        sext_ln1273_16_reg_2112 <= sext_ln1273_16_fu_783_p1;
        sext_ln1273_17_reg_2118 <= sext_ln1273_17_fu_787_p1;
        sext_ln1273_18_reg_2124 <= sext_ln1273_18_fu_791_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        sext_ln1273_19_reg_2170 <= sext_ln1273_19_fu_817_p1;
        sext_ln1273_20_reg_2176 <= sext_ln1273_20_fu_821_p1;
        sext_ln1273_21_reg_2182 <= sext_ln1273_21_fu_825_p1;
        sext_ln1273_22_reg_2188 <= sext_ln1273_22_fu_829_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln281_reg_2346 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        sext_ln1273_31_reg_2390 <= sext_ln1273_31_fu_1127_p1;
        sext_ln1273_32_reg_2396 <= sext_ln1273_32_fu_1131_p1;
        sext_ln1273_33_reg_2402 <= sext_ln1273_33_fu_1135_p1;
        sext_ln1273_34_reg_2408 <= sext_ln1273_34_fu_1139_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln281_reg_2346 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sext_ln1273_35_reg_2454 <= sext_ln1273_35_fu_1237_p1;
        sext_ln1273_36_reg_2460 <= sext_ln1273_36_fu_1241_p1;
        sext_ln1273_37_reg_2466 <= sext_ln1273_37_fu_1245_p1;
        sext_ln1273_38_reg_2472 <= sext_ln1273_38_fu_1249_p1;
    end
end

always @ (*) begin
    if (((icmp_ln281_reg_2346 == 1'd0) & (1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln281_reg_2346 == 1'd0) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter1_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_4 = 13'd236;
    end else begin
        ap_sig_allocacmp_i_4 = i_fu_90;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        imag_output_address0 = zext_ln1273_28_fu_1469_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        imag_output_address0 = zext_ln1273_24_fu_1407_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        imag_output_address0 = zext_ln1273_21_fu_1351_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        imag_output_address0 = zext_ln1273_17_fu_1289_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imag_output_address0 = zext_ln1273_13_fu_1211_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        imag_output_address0 = zext_ln1273_9_fu_1101_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        imag_output_address0 = zext_ln1273_5_fu_990_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        imag_output_address0 = zext_ln1273_1_fu_890_p1;
    end else begin
        imag_output_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        imag_output_address1 = zext_ln1273_26_fu_1438_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        imag_output_address1 = zext_ln281_fu_1377_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        imag_output_address1 = zext_ln1273_19_fu_1320_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        imag_output_address1 = zext_ln1273_15_fu_1258_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imag_output_address1 = zext_ln1273_11_fu_1180_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        imag_output_address1 = zext_ln1273_7_fu_1070_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        imag_output_address1 = zext_ln1273_3_fu_959_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        imag_output_address1 = j_cast_fu_858_p1;
    end else begin
        imag_output_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        imag_output_ce0 = 1'b1;
    end else begin
        imag_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        imag_output_ce1 = 1'b1;
    end else begin
        imag_output_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        imag_output_d0 = {{grp_fu_1882_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        imag_output_d0 = {{grp_fu_1834_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        imag_output_d0 = {{grp_fu_1786_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        imag_output_d0 = {{grp_fu_1738_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imag_output_d0 = {{grp_fu_1690_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        imag_output_d0 = {{grp_fu_1642_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        imag_output_d0 = {{grp_fu_1594_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        imag_output_d0 = {{grp_fu_1546_p3[39:8]}};
    end else begin
        imag_output_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        imag_output_d1 = {{grp_fu_1868_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        imag_output_d1 = {{grp_fu_1820_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        imag_output_d1 = {{grp_fu_1772_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        imag_output_d1 = {{grp_fu_1724_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imag_output_d1 = {{grp_fu_1676_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        imag_output_d1 = {{grp_fu_1628_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        imag_output_d1 = {{grp_fu_1580_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        imag_output_d1 = {{grp_fu_1532_p3[39:8]}};
    end else begin
        imag_output_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln281_reg_2346 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln281_reg_2346 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        imag_output_we0 = 1'b1;
    end else begin
        imag_output_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln281_reg_2346 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln281_reg_2346 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        imag_output_we1 = 1'b1;
    end else begin
        imag_output_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            matched_I_12_address0 = zext_ln1273_29_fu_1159_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            matched_I_12_address0 = zext_ln1273_25_fu_1059_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            matched_I_12_address0 = zext_ln1273_22_fu_948_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            matched_I_12_address0 = zext_ln1273_18_fu_849_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            matched_I_12_address0 = zext_ln1273_14_fu_811_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            matched_I_12_address0 = zext_ln1273_10_fu_773_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            matched_I_12_address0 = zext_ln1273_6_fu_735_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            matched_I_12_address0 = zext_ln1273_2_fu_697_p1;
        end else begin
            matched_I_12_address0 = 'bx;
        end
    end else begin
        matched_I_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            matched_I_12_address1 = zext_ln1273_27_fu_1148_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            matched_I_12_address1 = zext_ln1273_23_fu_1048_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            matched_I_12_address1 = zext_ln1273_20_fu_937_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            matched_I_12_address1 = zext_ln1273_16_fu_838_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            matched_I_12_address1 = zext_ln1273_12_fu_800_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            matched_I_12_address1 = zext_ln1273_8_fu_762_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            matched_I_12_address1 = zext_ln1273_4_fu_724_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            matched_I_12_address1 = zext_ln1273_fu_685_p1;
        end else begin
            matched_I_12_address1 = 'bx;
        end
    end else begin
        matched_I_12_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        matched_I_12_ce0 = 1'b1;
    end else begin
        matched_I_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        matched_I_12_ce1 = 1'b1;
    end else begin
        matched_I_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            matched_Q_12_address0 = zext_ln1273_29_fu_1159_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            matched_Q_12_address0 = zext_ln1273_25_fu_1059_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            matched_Q_12_address0 = zext_ln1273_22_fu_948_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            matched_Q_12_address0 = zext_ln1273_18_fu_849_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            matched_Q_12_address0 = zext_ln1273_14_fu_811_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            matched_Q_12_address0 = zext_ln1273_10_fu_773_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            matched_Q_12_address0 = zext_ln1273_6_fu_735_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            matched_Q_12_address0 = zext_ln1273_2_fu_697_p1;
        end else begin
            matched_Q_12_address0 = 'bx;
        end
    end else begin
        matched_Q_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            matched_Q_12_address1 = zext_ln1273_27_fu_1148_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            matched_Q_12_address1 = zext_ln1273_23_fu_1048_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            matched_Q_12_address1 = zext_ln1273_20_fu_937_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            matched_Q_12_address1 = zext_ln1273_16_fu_838_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            matched_Q_12_address1 = zext_ln1273_12_fu_800_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            matched_Q_12_address1 = zext_ln1273_8_fu_762_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            matched_Q_12_address1 = zext_ln1273_4_fu_724_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            matched_Q_12_address1 = zext_ln1273_fu_685_p1;
        end else begin
            matched_Q_12_address1 = 'bx;
        end
    end else begin
        matched_Q_12_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        matched_Q_12_ce0 = 1'b1;
    end else begin
        matched_Q_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        matched_Q_12_ce1 = 1'b1;
    end else begin
        matched_Q_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        real_output_address0 = zext_ln1273_28_fu_1469_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        real_output_address0 = zext_ln1273_24_fu_1407_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        real_output_address0 = zext_ln1273_21_fu_1351_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        real_output_address0 = zext_ln1273_17_fu_1289_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        real_output_address0 = zext_ln1273_13_fu_1211_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        real_output_address0 = zext_ln1273_9_fu_1101_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        real_output_address0 = zext_ln1273_5_fu_990_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        real_output_address0 = zext_ln1273_1_fu_890_p1;
    end else begin
        real_output_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        real_output_address1 = zext_ln1273_26_fu_1438_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        real_output_address1 = zext_ln281_fu_1377_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        real_output_address1 = zext_ln1273_19_fu_1320_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        real_output_address1 = zext_ln1273_15_fu_1258_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        real_output_address1 = zext_ln1273_11_fu_1180_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        real_output_address1 = zext_ln1273_7_fu_1070_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        real_output_address1 = zext_ln1273_3_fu_959_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        real_output_address1 = j_cast_fu_858_p1;
    end else begin
        real_output_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        real_output_ce0 = 1'b1;
    end else begin
        real_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        real_output_ce1 = 1'b1;
    end else begin
        real_output_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        real_output_d0 = {{grp_fu_1875_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        real_output_d0 = {{grp_fu_1827_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        real_output_d0 = {{grp_fu_1779_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        real_output_d0 = {{grp_fu_1731_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        real_output_d0 = {{grp_fu_1683_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        real_output_d0 = {{grp_fu_1635_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        real_output_d0 = {{grp_fu_1587_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        real_output_d0 = {{grp_fu_1539_p3[39:8]}};
    end else begin
        real_output_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        real_output_d1 = {{grp_fu_1861_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        real_output_d1 = {{grp_fu_1813_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        real_output_d1 = {{grp_fu_1765_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        real_output_d1 = {{grp_fu_1717_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        real_output_d1 = {{grp_fu_1669_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        real_output_d1 = {{grp_fu_1621_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        real_output_d1 = {{grp_fu_1573_p3[39:8]}};
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        real_output_d1 = {{grp_fu_1525_p3[39:8]}};
    end else begin
        real_output_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln281_reg_2346 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln281_reg_2346 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        real_output_we0 = 1'b1;
    end else begin
        real_output_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln281_reg_2346 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln281_reg_2346 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        real_output_we1 = 1'b1;
    end else begin
        real_output_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter1_stage2) & (ap_idle_pp0_0to0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1273_10_fu_943_p2 = (lshr_ln_reg_1980 + 8'd11);

assign add_ln1273_11_fu_1043_p2 = (lshr_ln_reg_1980 + 8'd12);

assign add_ln1273_12_fu_1054_p2 = (lshr_ln_reg_1980 + 8'd13);

assign add_ln1273_13_fu_1143_p2 = (lshr_ln_reg_1980 + 8'd14);

assign add_ln1273_14_fu_1154_p2 = (lshr_ln_reg_1980 + 8'd15);

assign add_ln1273_1_fu_719_p2 = (lshr_ln_reg_1980 + 8'd2);

assign add_ln1273_2_fu_730_p2 = (lshr_ln_reg_1980 + 8'd3);

assign add_ln1273_3_fu_757_p2 = (lshr_ln_reg_1980 + 8'd4);

assign add_ln1273_4_fu_768_p2 = (lshr_ln_reg_1980 + 8'd5);

assign add_ln1273_5_fu_795_p2 = (lshr_ln_reg_1980 + 8'd6);

assign add_ln1273_6_fu_806_p2 = (lshr_ln_reg_1980 + 8'd7);

assign add_ln1273_7_fu_833_p2 = (lshr_ln_reg_1980 + 8'd8);

assign add_ln1273_8_fu_844_p2 = (lshr_ln_reg_1980 + 8'd9);

assign add_ln1273_9_fu_932_p2 = (lshr_ln_reg_1980 + 8'd10);

assign add_ln1273_fu_691_p2 = (lshr_ln_fu_675_p4 + 8'd1);

assign add_ln281_fu_1495_p2 = (j_1_reg_2214 + 8'd16);

assign add_ln287_fu_1165_p2 = (i_4_reg_1975 + 13'd512);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage7;

assign grp_fu_1505_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1510_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1515_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1520_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1525_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1525_p1 = sext_ln1273_8_reg_2024;

assign grp_fu_1532_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1532_p1 = sext_ln1273_reg_2018;

assign grp_fu_1539_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1539_p1 = sext_ln1273_10_reg_2036;

assign grp_fu_1546_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1546_p1 = sext_ln1273_9_reg_2030;

assign grp_fu_1553_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1558_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1563_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1568_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1573_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1573_p1 = sext_ln1273_12_reg_2068;

assign grp_fu_1580_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1580_p1 = sext_ln1273_11_reg_2062;

assign grp_fu_1587_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1587_p1 = sext_ln1273_14_reg_2080;

assign grp_fu_1594_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1594_p1 = sext_ln1273_13_reg_2074;

assign grp_fu_1601_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1606_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1611_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1616_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1621_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1621_p1 = sext_ln1273_16_reg_2112;

assign grp_fu_1628_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1628_p1 = sext_ln1273_15_reg_2106;

assign grp_fu_1635_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1635_p1 = sext_ln1273_18_reg_2124;

assign grp_fu_1642_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1642_p1 = sext_ln1273_17_reg_2118;

assign grp_fu_1649_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1654_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1659_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1664_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1669_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1669_p1 = sext_ln1273_20_reg_2176;

assign grp_fu_1676_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1676_p1 = sext_ln1273_19_reg_2170;

assign grp_fu_1683_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1683_p1 = sext_ln1273_22_reg_2188;

assign grp_fu_1690_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1690_p1 = sext_ln1273_21_reg_2182;

assign grp_fu_1697_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1702_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1707_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1712_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1717_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1717_p1 = sext_ln1273_24_reg_2259;

assign grp_fu_1724_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1724_p1 = sext_ln1273_23_reg_2253;

assign grp_fu_1731_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1731_p1 = sext_ln1273_26_reg_2271;

assign grp_fu_1738_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1738_p1 = sext_ln1273_25_reg_2265;

assign grp_fu_1745_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1750_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1755_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1760_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1765_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1765_p1 = sext_ln1273_28_reg_2323;

assign grp_fu_1772_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1772_p1 = sext_ln1273_27_reg_2317;

assign grp_fu_1779_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1779_p1 = sext_ln1273_30_reg_2335;

assign grp_fu_1786_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1786_p1 = sext_ln1273_29_reg_2329;

assign grp_fu_1793_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1798_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1803_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1808_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1813_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1813_p1 = sext_ln1273_32_reg_2396;

assign grp_fu_1820_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1820_p1 = sext_ln1273_31_reg_2390;

assign grp_fu_1827_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1827_p1 = sext_ln1273_34_reg_2408;

assign grp_fu_1834_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1834_p1 = sext_ln1273_33_reg_2402;

assign grp_fu_1841_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1846_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1851_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1856_p0 = sext_ln1273_72_cast_reg_1939;

assign grp_fu_1861_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1861_p1 = sext_ln1273_36_reg_2460;

assign grp_fu_1868_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1868_p1 = sext_ln1273_35_reg_2454;

assign grp_fu_1875_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1875_p1 = sext_ln1273_38_reg_2472;

assign grp_fu_1882_p0 = sext_ln1273_74_cast_reg_1903;

assign grp_fu_1882_p1 = sext_ln1273_37_reg_2466;

assign icmp_ln281_fu_1037_p2 = ((or_ln281_11_fu_1032_p2 < 8'd236) ? 1'b1 : 1'b0);

assign j_cast_fu_858_p1 = j_fu_86;

assign lshr_ln_fu_675_p4 = {{ap_sig_allocacmp_i_4[12:5]}};

assign or_ln281_10_fu_1346_p2 = (j_1_reg_2214 | 8'd11);

assign or_ln281_11_fu_1032_p2 = (j_1_reg_2214 | 8'd12);

assign or_ln281_12_fu_1402_p2 = (j_1_reg_2214 | 8'd13);

assign or_ln281_13_fu_1433_p2 = (j_1_reg_2214 | 8'd14);

assign or_ln281_14_fu_1464_p2 = (j_1_reg_2214 | 8'd15);

assign or_ln281_1_fu_954_p2 = (j_1_reg_2214 | 8'd2);

assign or_ln281_2_fu_985_p2 = (j_1_reg_2214 | 8'd3);

assign or_ln281_3_fu_1065_p2 = (j_1_reg_2214 | 8'd4);

assign or_ln281_4_fu_1096_p2 = (j_1_reg_2214 | 8'd5);

assign or_ln281_5_fu_1175_p2 = (j_1_reg_2214 | 8'd6);

assign or_ln281_6_fu_1206_p2 = (j_1_reg_2214 | 8'd7);

assign or_ln281_7_fu_1253_p2 = (j_1_reg_2214 | 8'd8);

assign or_ln281_8_fu_1284_p2 = (j_1_reg_2214 | 8'd9);

assign or_ln281_9_fu_1315_p2 = (j_1_reg_2214 | 8'd10);

assign or_ln281_fu_884_p2 = (j_fu_86 | 8'd1);

assign sext_ln1273_10_fu_715_p1 = $signed(matched_Q_12_q0);

assign sext_ln1273_11_fu_741_p1 = $signed(matched_I_12_q1);

assign sext_ln1273_12_fu_745_p1 = $signed(matched_Q_12_q1);

assign sext_ln1273_13_fu_749_p1 = $signed(matched_I_12_q0);

assign sext_ln1273_14_fu_753_p1 = $signed(matched_Q_12_q0);

assign sext_ln1273_15_fu_779_p1 = $signed(matched_I_12_q1);

assign sext_ln1273_16_fu_783_p1 = $signed(matched_Q_12_q1);

assign sext_ln1273_17_fu_787_p1 = $signed(matched_I_12_q0);

assign sext_ln1273_18_fu_791_p1 = $signed(matched_Q_12_q0);

assign sext_ln1273_19_fu_817_p1 = $signed(matched_I_12_q1);

assign sext_ln1273_20_fu_821_p1 = $signed(matched_Q_12_q1);

assign sext_ln1273_21_fu_825_p1 = $signed(matched_I_12_q0);

assign sext_ln1273_22_fu_829_p1 = $signed(matched_Q_12_q0);

assign sext_ln1273_23_fu_916_p1 = $signed(matched_I_12_q1);

assign sext_ln1273_24_fu_920_p1 = $signed(matched_Q_12_q1);

assign sext_ln1273_25_fu_924_p1 = $signed(matched_I_12_q0);

assign sext_ln1273_26_fu_928_p1 = $signed(matched_Q_12_q0);

assign sext_ln1273_27_fu_1016_p1 = $signed(matched_I_12_q1);

assign sext_ln1273_28_fu_1020_p1 = $signed(matched_Q_12_q1);

assign sext_ln1273_29_fu_1024_p1 = $signed(matched_I_12_q0);

assign sext_ln1273_30_fu_1028_p1 = $signed(matched_Q_12_q0);

assign sext_ln1273_31_fu_1127_p1 = $signed(matched_I_12_q1);

assign sext_ln1273_32_fu_1131_p1 = $signed(matched_Q_12_q1);

assign sext_ln1273_33_fu_1135_p1 = $signed(matched_I_12_q0);

assign sext_ln1273_34_fu_1139_p1 = $signed(matched_Q_12_q0);

assign sext_ln1273_35_fu_1237_p1 = $signed(matched_I_12_q1);

assign sext_ln1273_36_fu_1241_p1 = $signed(matched_Q_12_q1);

assign sext_ln1273_37_fu_1245_p1 = $signed(matched_I_12_q0);

assign sext_ln1273_38_fu_1249_p1 = $signed(matched_Q_12_q0);

assign sext_ln1273_72_cast_fu_658_p1 = $signed(sext_ln1273_72);

assign sext_ln1273_74_cast_fu_654_p1 = $signed(sext_ln1273_74);

assign sext_ln1273_8_fu_707_p1 = $signed(matched_Q_12_q1);

assign sext_ln1273_9_fu_711_p1 = $signed(matched_I_12_q0);

assign sext_ln1273_fu_703_p1 = $signed(matched_I_12_q1);

assign zext_ln1273_10_fu_773_p1 = add_ln1273_4_fu_768_p2;

assign zext_ln1273_11_fu_1180_p1 = or_ln281_5_fu_1175_p2;

assign zext_ln1273_12_fu_800_p1 = add_ln1273_5_fu_795_p2;

assign zext_ln1273_13_fu_1211_p1 = or_ln281_6_fu_1206_p2;

assign zext_ln1273_14_fu_811_p1 = add_ln1273_6_fu_806_p2;

assign zext_ln1273_15_fu_1258_p1 = or_ln281_7_fu_1253_p2;

assign zext_ln1273_16_fu_838_p1 = add_ln1273_7_fu_833_p2;

assign zext_ln1273_17_fu_1289_p1 = or_ln281_8_fu_1284_p2;

assign zext_ln1273_18_fu_849_p1 = add_ln1273_8_fu_844_p2;

assign zext_ln1273_19_fu_1320_p1 = or_ln281_9_fu_1315_p2;

assign zext_ln1273_1_fu_890_p1 = or_ln281_fu_884_p2;

assign zext_ln1273_20_fu_937_p1 = add_ln1273_9_fu_932_p2;

assign zext_ln1273_21_fu_1351_p1 = or_ln281_10_fu_1346_p2;

assign zext_ln1273_22_fu_948_p1 = add_ln1273_10_fu_943_p2;

assign zext_ln1273_23_fu_1048_p1 = add_ln1273_11_fu_1043_p2;

assign zext_ln1273_24_fu_1407_p1 = or_ln281_12_fu_1402_p2;

assign zext_ln1273_25_fu_1059_p1 = add_ln1273_12_fu_1054_p2;

assign zext_ln1273_26_fu_1438_p1 = or_ln281_13_fu_1433_p2;

assign zext_ln1273_27_fu_1148_p1 = add_ln1273_13_fu_1143_p2;

assign zext_ln1273_28_fu_1469_p1 = or_ln281_14_fu_1464_p2;

assign zext_ln1273_29_fu_1159_p1 = add_ln1273_14_fu_1154_p2;

assign zext_ln1273_2_fu_697_p1 = add_ln1273_fu_691_p2;

assign zext_ln1273_3_fu_959_p1 = or_ln281_1_fu_954_p2;

assign zext_ln1273_4_fu_724_p1 = add_ln1273_1_fu_719_p2;

assign zext_ln1273_5_fu_990_p1 = or_ln281_2_fu_985_p2;

assign zext_ln1273_6_fu_735_p1 = add_ln1273_2_fu_730_p2;

assign zext_ln1273_7_fu_1070_p1 = or_ln281_3_fu_1065_p2;

assign zext_ln1273_8_fu_762_p1 = add_ln1273_3_fu_757_p2;

assign zext_ln1273_9_fu_1101_p1 = or_ln281_4_fu_1096_p2;

assign zext_ln1273_fu_685_p1 = lshr_ln_fu_675_p4;

assign zext_ln281_fu_1377_p1 = or_ln281_11_reg_2341;

always @ (posedge ap_clk) begin
    or_ln281_11_reg_2341[3:2] <= 2'b11;
end

endmodule //receiver_receiver_Pipeline_VITIS_LOOP_281_22
