<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>1100523</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(18): Semantic error in &quot;FREQUENCY NET &quot;CLKOP&quot; 80.000000 MHz ;&quot;: </Dynamic>
            <Dynamic>CLKOP matches no clock nets in the design. </Dynamic>
            <Navigation>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf</Navigation>
            <Navigation>18</Navigation>
        </Message>
    </Task>
    <Task name="PAR">
        <Message>
            <ID>61061045</ID>
            <Severity>Warning</Severity>
        </Message>
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=clk loads=1 clock_loads=1</Dynamic>
        </Message>
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=clk loads=1 clock_loads=1</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>OSCinst0_SEDSTDBY</Dynamic>
            <Navigation>OSCinst0_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>1</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG532 :&quot;C:\Users\Duncan\git\ForthCPU\prescaler.v&quot;:10:0:10:6|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Dynamic>
            <Navigation>CG532</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\prescaler.v</Navigation>
            <Navigation>10</Navigation>
            <Navigation>0</Navigation>
            <Navigation>10</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG204 :&quot;C:\Users\Duncan\git\ForthCPU\prescaler.v&quot;:10:0:10:6|Within an initial block, memory initialization statements of entire variable and nested loops are not recognized. Simulation mismatch may occur</Dynamic>
            <Navigation>CG204</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\prescaler.v</Navigation>
            <Navigation>10</Navigation>
            <Navigation>0</Navigation>
            <Navigation>10</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Within an initial block, memory initialization statements of entire variable and nested loops are not recognized. Simulation mismatch may occur</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\Duncan\git\ForthCPU\program_counter.v&quot;:17:0:17:5|Pruning unused register next[15:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\program_counter.v</Navigation>
            <Navigation>17</Navigation>
            <Navigation>0</Navigation>
            <Navigation>17</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register next[15:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\duncan\git\forthcpu\prescaler.v&quot;:12:0:12:5|Found inferred clock pll|CLKOS3_inferred_clock which controls 9 sequential elements including psc.clk_out. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\duncan\git\forthcpu\prescaler.v</Navigation>
            <Navigation>12</Navigation>
            <Navigation>0</Navigation>
            <Navigation>12</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found inferred clock pll|CLKOS3_inferred_clock which controls 9 sequential elements including psc.clk_out. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\users\duncan\git\forthcpu\pll.v&quot;:68:12:68:20|Blackbox EHXPLLJ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\duncan\git\forthcpu\pll.v</Navigation>
            <Navigation>68</Navigation>
            <Navigation>12</Navigation>
            <Navigation>68</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Blackbox EHXPLLJ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock pll|CLKOS3_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net pll_inst.CLKOS.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock pll|CLKOS3_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net pll_inst.CLKOS.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>