
Command.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         000021e0  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80004200  80004200  00004600  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       0000013c  80004400  80004400  00004800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  8000453c  8000453c  0000493c  2**0
                  ALLOC
  6 .data         00000018  00000004  80004540  00004c04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .balign       00000004  0000001c  80004558  00004c1c  2**0
                  ALLOC
  8 .bss          00001788  00000020  80004558  00004c20  2**2
                  ALLOC
  9 .comment      00000030  00000000  00000000  00004c1c  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 00000988  00000000  00000000  00004c50  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_pubnames 00001978  00000000  00000000  000055d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_info   0000ebc7  00000000  00000000  00006f50  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002134  00000000  00000000  00015b17  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000955d  00000000  00000000  00017c4b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000017c4  00000000  00000000  000211a8  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00003214  00000000  00000000  0002296c  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_loc    00003681  00000000  00000000  00025b80  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macinfo 00e2bcc6  00000000  00000000  00029201  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .stack        00001000  0000f000  0000f000  00000400  2**0
                  ALLOC
 20 .debug_ranges 000009f8  00000000  00000000  00e54ec8  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:

  .global _trampoline
  .type _trampoline, @function
_trampoline:
  // Jump to program start.
  rjmp    program_start
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002000:	fe cf f0 54 	sub	pc,pc,-4012

Disassembly of section .text:

80002004 <sd_mmc_spi_get_capacity>:
80002004:	d4 01       	pushm	lr
80002006:	4c 18       	lddpc	r8,80002108 <sd_mmc_spi_get_capacity+0x104>
  uint8_t  read_bl_len;
  uint8_t  erase_grp_size;
  uint8_t  erase_grp_mult;

  // extract variables from CSD array
  read_bl_len = csd[5] & 0x0F;
80002008:	11 db       	ld.ub	r11,r8[0x5]
  if (card_type == SD_CARD_2_SDHC) {
8000200a:	4c 18       	lddpc	r8,8000210c <sd_mmc_spi_get_capacity+0x108>
8000200c:	11 8a       	ld.ub	r10,r8[0x0]
8000200e:	30 38       	mov	r8,3
80002010:	f0 0a 18 00 	cp.b	r10,r8
80002014:	c2 71       	brne	80002062 <sd_mmc_spi_get_capacity+0x5e>
    c_size = ((csd[7] & 0x3F) << 16) | (csd[8] << 8) | csd[9];
80002016:	4b d8       	lddpc	r8,80002108 <sd_mmc_spi_get_capacity+0x104>
80002018:	f1 3a 00 08 	ld.ub	r10,r8[8]
8000201c:	f1 39 00 09 	ld.ub	r9,r8[9]
80002020:	f3 ea 10 89 	or	r9,r9,r10<<0x8
80002024:	11 fa       	ld.ub	r10,r8[0x7]
80002026:	f5 da c0 06 	bfextu	r10,r10,0x0,0x6
8000202a:	f3 ea 11 0a 	or	r10,r9,r10<<0x10
    ++c_size;
8000202e:	2f fa       	sub	r10,-1
    capacity = (uint64_t)c_size << 19;
80002030:	f4 0b 16 0d 	lsr	r11,r10,0xd
80002034:	16 99       	mov	r9,r11
80002036:	f4 08 15 13 	lsl	r8,r10,0x13
8000203a:	4b 6a       	lddpc	r10,80002110 <sd_mmc_spi_get_capacity+0x10c>
8000203c:	f4 e9 00 00 	st.d	r10[0],r8
    capacity_mult = (c_size >> 13) & 0x01FF;
80002040:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80002044:	4b 48       	lddpc	r8,80002114 <sd_mmc_spi_get_capacity+0x110>
80002046:	b0 0b       	st.h	r8[0x0],r11
    sd_mmc_spi_last_block_address = (capacity >> 9) + (capacity_mult << 23) - 1;
80002048:	f4 ea 00 00 	ld.d	r10,r10[0]
8000204c:	90 09       	ld.sh	r9,r8[0x0]
8000204e:	f4 08 16 09 	lsr	r8,r10,0x9
80002052:	f1 eb 11 78 	or	r8,r8,r11<<0x17
80002056:	20 18       	sub	r8,1
80002058:	b7 79       	lsl	r9,0x17
8000205a:	12 08       	add	r8,r9
8000205c:	4a f9       	lddpc	r9,80002118 <sd_mmc_spi_get_capacity+0x114>
8000205e:	93 08       	st.w	r9[0x0],r8
80002060:	c4 28       	rjmp	800020e4 <sd_mmc_spi_get_capacity+0xe0>
  } else {
    c_size      = ((csd[6] & 0x03) << 10) + (csd[7] << 2) + ((csd[8] & 0xC0) >> 6);
    c_size_mult = ((csd[9] & 0x03) << 1) + ((csd[10] & 0x80) >> 7);
80002062:	4a a8       	lddpc	r8,80002108 <sd_mmc_spi_get_capacity+0x104>
80002064:	f1 3c 00 0a 	ld.ub	r12,r8[10]
    sd_mmc_spi_last_block_address = ((uint32_t)(c_size + 1) * (uint32_t)((1 << (c_size_mult + 2)))) - 1;
80002068:	f1 39 00 08 	ld.ub	r9,r8[8]
8000206c:	a7 89       	lsr	r9,0x6
8000206e:	11 fe       	ld.ub	lr,r8[0x7]
80002070:	f2 0e 00 29 	add	r9,r9,lr<<0x2
80002074:	11 ee       	ld.ub	lr,r8[0x6]
80002076:	fd de c0 02 	bfextu	lr,lr,0x0,0x2
8000207a:	ab 6e       	lsl	lr,0xa
8000207c:	1c 09       	add	r9,lr
8000207e:	2f f9       	sub	r9,-1
80002080:	f1 38 00 09 	ld.ub	r8,r8[9]
80002084:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
80002088:	f8 0e 16 07 	lsr	lr,r12,0x7
8000208c:	fc 08 00 18 	add	r8,lr,r8<<0x1
80002090:	2f e8       	sub	r8,-2
80002092:	f2 08 09 49 	lsl	r9,r9,r8
80002096:	20 19       	sub	r9,1
80002098:	4a 08       	lddpc	r8,80002118 <sd_mmc_spi_get_capacity+0x114>
8000209a:	91 09       	st.w	r8[0x0],r9
    capacity = (1 << read_bl_len) * (sd_mmc_spi_last_block_address + 1);
8000209c:	70 0e       	ld.w	lr,r8[0x0]
8000209e:	f7 db c0 04 	bfextu	r11,r11,0x0,0x4
800020a2:	2f fe       	sub	lr,-1
800020a4:	fc 0b 09 48 	lsl	r8,lr,r11
800020a8:	30 09       	mov	r9,0
800020aa:	49 ae       	lddpc	lr,80002110 <sd_mmc_spi_get_capacity+0x10c>
800020ac:	fc e9 00 00 	st.d	lr[0],r8
    capacity_mult = 0;
800020b0:	49 98       	lddpc	r8,80002114 <sd_mmc_spi_get_capacity+0x110>
800020b2:	b0 09       	st.h	r8[0x0],r9
    if (read_bl_len > 9) {  // 9 means 2^9 = 512b
800020b4:	30 98       	mov	r8,9
800020b6:	f0 0b 18 00 	cp.b	r11,r8
800020ba:	e0 88 00 08 	brls	800020ca <sd_mmc_spi_get_capacity+0xc6>
      sd_mmc_spi_last_block_address <<= (read_bl_len - 9);
800020be:	49 78       	lddpc	r8,80002118 <sd_mmc_spi_get_capacity+0x114>
800020c0:	70 09       	ld.w	r9,r8[0x0]
800020c2:	20 9b       	sub	r11,9
800020c4:	f2 0b 09 4b 	lsl	r11,r9,r11
800020c8:	91 0b       	st.w	r8[0x0],r11
    }
  }
  if (card_type == MMC_CARD)
800020ca:	58 0a       	cp.w	r10,0
800020cc:	c0 c1       	brne	800020e4 <sd_mmc_spi_get_capacity+0xe0>
  {
    erase_grp_size = ((csd[10] & 0x7C) >> 2);
800020ce:	f1 dc c0 45 	bfextu	r8,r12,0x2,0x5
    erase_grp_mult = ((csd[10] & 0x03) << 3) | ((csd[11] & 0xE0) >> 5);
800020d2:	f9 dc c0 02 	bfextu	r12,r12,0x0,0x2
800020d6:	48 d9       	lddpc	r9,80002108 <sd_mmc_spi_get_capacity+0x104>
800020d8:	f3 39 00 0b 	ld.ub	r9,r9[11]
800020dc:	a3 7c       	lsl	r12,0x3
800020de:	f9 e9 12 59 	or	r9,r12,r9>>0x5
800020e2:	c0 c8       	rjmp	800020fa <sd_mmc_spi_get_capacity+0xf6>
  }
  else
  {
    erase_grp_size = ((csd[10] & 0x3F) << 1) + ((csd[11] & 0x80) >> 7);
800020e4:	48 9a       	lddpc	r10,80002108 <sd_mmc_spi_get_capacity+0x104>
800020e6:	f5 39 00 0a 	ld.ub	r9,r10[10]
800020ea:	f3 d9 c0 06 	bfextu	r9,r9,0x0,0x6
800020ee:	f5 38 00 0b 	ld.ub	r8,r10[11]
800020f2:	a7 98       	lsr	r8,0x7
800020f4:	f0 09 00 18 	add	r8,r8,r9<<0x1
800020f8:	30 09       	mov	r9,0
    erase_grp_mult = 0;
  }
  erase_group_size = (erase_grp_size + 1) * (erase_grp_mult + 1);
800020fa:	2f f9       	sub	r9,-1
800020fc:	2f f8       	sub	r8,-1
800020fe:	b1 39       	mul	r9,r8
80002100:	48 78       	lddpc	r8,8000211c <sd_mmc_spi_get_capacity+0x118>
80002102:	b0 09       	st.h	r8[0x0],r9
}
80002104:	d8 02       	popm	pc
80002106:	00 00       	add	r0,r0
80002108:	00 00       	add	r0,r0
8000210a:	07 48       	ld.w	r8,--r3
8000210c:	00 00       	add	r0,r0
8000210e:	07 46       	ld.w	r6,--r3
80002110:	00 00       	add	r0,r0
80002112:	07 34       	ld.ub	r4,r3++
80002114:	00 00       	add	r0,r0
80002116:	07 3c       	ld.ub	r12,r3++
80002118:	00 00       	add	r0,r0
8000211a:	07 40       	ld.w	r0,--r3
8000211c:	00 00       	add	r0,r0
8000211e:	07 3e       	ld.ub	lr,r3++

80002120 <sd_mmc_spi_send_and_read>:
//! @param  data_to_send   byte to send over SPI
//!
//! @return uint8_t
//!   Byte read from the slave
uint8_t sd_mmc_spi_send_and_read(uint8_t data_to_send)
{
80002120:	d4 01       	pushm	lr
80002122:	20 1d       	sub	sp,4
   unsigned short data_read;
   spi_write(SD_MMC_SPI, data_to_send);
80002124:	18 9b       	mov	r11,r12
80002126:	fe 7c 28 00 	mov	r12,-55296
8000212a:	f0 1f 00 09 	mcall	8000214c <sd_mmc_spi_send_and_read+0x2c>
   if( SPI_ERROR_TIMEOUT == spi_read(SD_MMC_SPI, &data_read) )
8000212e:	fa cb ff fe 	sub	r11,sp,-2
80002132:	fe 7c 28 00 	mov	r12,-55296
80002136:	f0 1f 00 07 	mcall	80002150 <sd_mmc_spi_send_and_read+0x30>
8000213a:	58 1c       	cp.w	r12,1
8000213c:	c0 41       	brne	80002144 <sd_mmc_spi_send_and_read+0x24>
8000213e:	e0 6c 00 ff 	mov	r12,255
80002142:	c0 28       	rjmp	80002146 <sd_mmc_spi_send_and_read+0x26>
     return 0xFF;
   return data_read;
80002144:	1b bc       	ld.ub	r12,sp[0x3]
}
80002146:	2f fd       	sub	sp,-4
80002148:	d8 02       	popm	pc
8000214a:	00 00       	add	r0,r0
8000214c:	80 00       	ld.sh	r0,r0[0x0]
8000214e:	2e 16       	sub	r6,-31
80002150:	80 00       	ld.sh	r0,r0[0x0]
80002152:	2e 32       	sub	r2,-29

80002154 <sd_mmc_spi_wait_not_busy>:
//! @brief This function waits until the SD/MMC is not busy.
//!
//! @return bit
//!          true when card is not busy
bool sd_mmc_spi_wait_not_busy(void)
{
80002154:	d4 21       	pushm	r4-r7,lr
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
80002156:	30 1b       	mov	r11,1
80002158:	fe 7c 28 00 	mov	r12,-55296
8000215c:	f0 1f 00 10 	mcall	8000219c <sd_mmc_spi_wait_not_busy+0x48>
80002160:	30 07       	mov	r7,0
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
80002162:	e0 65 00 ff 	mov	r5,255
80002166:	48 f4       	lddpc	r4,800021a0 <sd_mmc_spi_wait_not_busy+0x4c>
80002168:	3f f6       	mov	r6,-1
8000216a:	c0 b8       	rjmp	80002180 <sd_mmc_spi_wait_not_busy+0x2c>
  {
    retry++;
8000216c:	2f f7       	sub	r7,-1
    if (retry == 200000)
8000216e:	e2 57 0d 40 	cp.w	r7,200000
80002172:	c0 71       	brne	80002180 <sd_mmc_spi_wait_not_busy+0x2c>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
80002174:	30 1b       	mov	r11,1
80002176:	fe 7c 28 00 	mov	r12,-55296
8000217a:	f0 1f 00 0b 	mcall	800021a4 <sd_mmc_spi_wait_not_busy+0x50>
8000217e:	d8 2a       	popm	r4-r7,pc,r12=0
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
80002180:	0a 9c       	mov	r12,r5
80002182:	f0 1f 00 0a 	mcall	800021a8 <sd_mmc_spi_wait_not_busy+0x54>
80002186:	a8 8c       	st.b	r4[0x0],r12
80002188:	ec 0c 18 00 	cp.b	r12,r6
8000218c:	cf 01       	brne	8000216c <sd_mmc_spi_wait_not_busy+0x18>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
      return false;
    }
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
8000218e:	30 1b       	mov	r11,1
80002190:	fe 7c 28 00 	mov	r12,-55296
80002194:	f0 1f 00 04 	mcall	800021a4 <sd_mmc_spi_wait_not_busy+0x50>
80002198:	da 2a       	popm	r4-r7,pc,r12=1
8000219a:	00 00       	add	r0,r0
8000219c:	80 00       	ld.sh	r0,r0[0x0]
8000219e:	2c e6       	sub	r6,-50
800021a0:	00 00       	add	r0,r0
800021a2:	07 58       	ld.sh	r8,--r3
800021a4:	80 00       	ld.sh	r0,r0[0x0]
800021a6:	2d 32       	sub	r2,-45
800021a8:	80 00       	ld.sh	r0,r0[0x0]
800021aa:	21 20       	sub	r0,18

800021ac <sd_mmc_spi_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF time out error)
uint8_t sd_mmc_spi_command(uint8_t command, uint32_t arg)
{
800021ac:	eb cd 40 f8 	pushm	r3-r7,lr
800021b0:	18 96       	mov	r6,r12
800021b2:	16 97       	mov	r7,r11
  uint8_t retry;

  spi_write(SD_MMC_SPI, 0xFF);            // write dummy byte
800021b4:	e0 6b 00 ff 	mov	r11,255
800021b8:	fe 7c 28 00 	mov	r12,-55296
800021bc:	f0 1f 00 2b 	mcall	80002268 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, command | 0x40);  // send command
800021c0:	0c 9b       	mov	r11,r6
800021c2:	a7 ab       	sbr	r11,0x6
800021c4:	5c 5b       	castu.b	r11
800021c6:	fe 7c 28 00 	mov	r12,-55296
800021ca:	f0 1f 00 28 	mcall	80002268 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>24);         // send parameter
800021ce:	ee 0b 16 18 	lsr	r11,r7,0x18
800021d2:	fe 7c 28 00 	mov	r12,-55296
800021d6:	f0 1f 00 25 	mcall	80002268 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>16);
800021da:	ee 0b 16 10 	lsr	r11,r7,0x10
800021de:	fe 7c 28 00 	mov	r12,-55296
800021e2:	f0 1f 00 22 	mcall	80002268 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>8 );
800021e6:	f7 d7 c1 10 	bfextu	r11,r7,0x8,0x10
800021ea:	fe 7c 28 00 	mov	r12,-55296
800021ee:	f0 1f 00 1f 	mcall	80002268 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg    );
800021f2:	0e 9b       	mov	r11,r7
800021f4:	5c 7b       	castu.h	r11
800021f6:	fe 7c 28 00 	mov	r12,-55296
800021fa:	f0 1f 00 1c 	mcall	80002268 <sd_mmc_spi_command+0xbc>
  switch(command)
800021fe:	30 08       	mov	r8,0
80002200:	f0 06 18 00 	cp.b	r6,r8
80002204:	c0 60       	breq	80002210 <sd_mmc_spi_command+0x64>
80002206:	30 88       	mov	r8,8
80002208:	f0 06 18 00 	cp.b	r6,r8
8000220c:	c1 01       	brne	8000222c <sd_mmc_spi_command+0x80>
8000220e:	c0 88       	rjmp	8000221e <sd_mmc_spi_command+0x72>
  {
      case MMC_GO_IDLE_STATE:
         spi_write(SD_MMC_SPI, 0x95);
80002210:	e0 6b 00 95 	mov	r11,149
80002214:	fe 7c 28 00 	mov	r12,-55296
80002218:	f0 1f 00 14 	mcall	80002268 <sd_mmc_spi_command+0xbc>
         break;
8000221c:	c0 e8       	rjmp	80002238 <sd_mmc_spi_command+0x8c>
      case MMC_SEND_IF_COND:
         spi_write(SD_MMC_SPI, 0x87);
8000221e:	e0 6b 00 87 	mov	r11,135
80002222:	fe 7c 28 00 	mov	r12,-55296
80002226:	f0 1f 00 11 	mcall	80002268 <sd_mmc_spi_command+0xbc>
         break;
8000222a:	c0 78       	rjmp	80002238 <sd_mmc_spi_command+0x8c>
      default:
         spi_write(SD_MMC_SPI, 0xff);
8000222c:	e0 6b 00 ff 	mov	r11,255
80002230:	fe 7c 28 00 	mov	r12,-55296
80002234:	f0 1f 00 0d 	mcall	80002268 <sd_mmc_spi_command+0xbc>

  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
80002238:	3f f9       	mov	r9,-1
8000223a:	48 d8       	lddpc	r8,8000226c <sd_mmc_spi_command+0xc0>
8000223c:	b0 89       	st.b	r8[0x0],r9
8000223e:	30 07       	mov	r7,0
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002240:	e0 64 00 ff 	mov	r4,255
80002244:	10 93       	mov	r3,r8
80002246:	12 96       	mov	r6,r9
  {
    retry++;
    if(retry > 10) break;
80002248:	30 b5       	mov	r5,11
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
8000224a:	c0 68       	rjmp	80002256 <sd_mmc_spi_command+0xaa>
  {
    retry++;
8000224c:	2f f7       	sub	r7,-1
8000224e:	5c 57       	castu.b	r7
    if(retry > 10) break;
80002250:	ea 07 18 00 	cp.b	r7,r5
80002254:	c0 80       	breq	80002264 <sd_mmc_spi_command+0xb8>
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002256:	08 9c       	mov	r12,r4
80002258:	f0 1f 00 06 	mcall	80002270 <sd_mmc_spi_command+0xc4>
8000225c:	a6 8c       	st.b	r3[0x0],r12
8000225e:	ec 0c 18 00 	cp.b	r12,r6
80002262:	cf 50       	breq	8000224c <sd_mmc_spi_command+0xa0>
  {
    retry++;
    if(retry > 10) break;
  }
  return r1;
}
80002264:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80002268:	80 00       	ld.sh	r0,r0[0x0]
8000226a:	2e 16       	sub	r6,-31
8000226c:	00 00       	add	r0,r0
8000226e:	07 58       	ld.sh	r8,--r3
80002270:	80 00       	ld.sh	r0,r0[0x0]
80002272:	21 20       	sub	r0,18

80002274 <sd_mmc_spi_send_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF if time out error)
uint8_t sd_mmc_spi_send_command(uint8_t command, uint32_t arg)
{
80002274:	eb cd 40 c0 	pushm	r6-r7,lr
80002278:	18 97       	mov	r7,r12
8000227a:	16 96       	mov	r6,r11
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
8000227c:	30 1b       	mov	r11,1
8000227e:	fe 7c 28 00 	mov	r12,-55296
80002282:	f0 1f 00 09 	mcall	800022a4 <sd_mmc_spi_send_command+0x30>
  r1 = sd_mmc_spi_command(command, arg);
80002286:	0c 9b       	mov	r11,r6
80002288:	0e 9c       	mov	r12,r7
8000228a:	f0 1f 00 08 	mcall	800022a8 <sd_mmc_spi_send_command+0x34>
8000228e:	48 87       	lddpc	r7,800022ac <sd_mmc_spi_send_command+0x38>
80002290:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002292:	30 1b       	mov	r11,1
80002294:	fe 7c 28 00 	mov	r12,-55296
80002298:	f0 1f 00 06 	mcall	800022b0 <sd_mmc_spi_send_command+0x3c>
  return r1;
}
8000229c:	0f 8c       	ld.ub	r12,r7[0x0]
8000229e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800022a2:	00 00       	add	r0,r0
800022a4:	80 00       	ld.sh	r0,r0[0x0]
800022a6:	2c e6       	sub	r6,-50
800022a8:	80 00       	ld.sh	r0,r0[0x0]
800022aa:	21 ac       	sub	r12,26
800022ac:	00 00       	add	r0,r0
800022ae:	07 58       	ld.sh	r8,--r3
800022b0:	80 00       	ld.sh	r0,r0[0x0]
800022b2:	2d 32       	sub	r2,-45

800022b4 <sd_mmc_spi_check_presence>:
//!
//! @return bit
//!   The memory is present (true)
//!   The memory does not respond (disconnected) (false)
bool sd_mmc_spi_check_presence(void)
{
800022b4:	eb cd 40 fe 	pushm	r1-r7,lr
  uint16_t retry;

  retry = 0;
  if (sd_mmc_spi_init_done == false)
800022b8:	49 a8       	lddpc	r8,80002320 <sd_mmc_spi_check_presence+0x6c>
800022ba:	11 89       	ld.ub	r9,r8[0x0]
800022bc:	30 08       	mov	r8,0
800022be:	f0 09 18 00 	cp.b	r9,r8
800022c2:	c1 f1       	brne	80002300 <sd_mmc_spi_check_presence+0x4c>
800022c4:	30 07       	mov	r7,0
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
800022c6:	0e 94       	mov	r4,r7
800022c8:	49 73       	lddpc	r3,80002324 <sd_mmc_spi_check_presence+0x70>
800022ca:	30 16       	mov	r6,1
    {
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800022cc:	e0 62 00 ff 	mov	r2,255
800022d0:	fe 71 28 00 	mov	r1,-55296
      retry++;
      if (retry > 10)
800022d4:	30 b5       	mov	r5,11
800022d6:	c0 c8       	rjmp	800022ee <sd_mmc_spi_check_presence+0x3a>
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
    {
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800022d8:	04 9b       	mov	r11,r2
800022da:	02 9c       	mov	r12,r1
800022dc:	f0 1f 00 13 	mcall	80002328 <sd_mmc_spi_check_presence+0x74>
      retry++;
800022e0:	2f f7       	sub	r7,-1
800022e2:	5c 87       	casts.h	r7
      if (retry > 10)
800022e4:	ea 07 19 00 	cp.h	r7,r5
800022e8:	c0 31       	brne	800022ee <sd_mmc_spi_check_presence+0x3a>
800022ea:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
  retry = 0;
  if (sd_mmc_spi_init_done == false)
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
800022ee:	08 9b       	mov	r11,r4
800022f0:	08 9c       	mov	r12,r4
800022f2:	f0 1f 00 0f 	mcall	8000232c <sd_mmc_spi_check_presence+0x78>
800022f6:	a6 8c       	st.b	r3[0x0],r12
800022f8:	ec 0c 18 00 	cp.b	r12,r6
800022fc:	ce e1       	brne	800022d8 <sd_mmc_spi_check_presence+0x24>
800022fe:	c0 e8       	rjmp	8000231a <sd_mmc_spi_check_presence+0x66>
    return true;
  }
  else
  {
    // If memory already initialized, send a CRC command (CMD59) (supported only if card is initialized)
    if ((r1 = sd_mmc_spi_send_command(MMC_CRC_ON_OFF, 0)) == 0x00)
80002300:	30 0b       	mov	r11,0
80002302:	33 bc       	mov	r12,59
80002304:	f0 1f 00 0a 	mcall	8000232c <sd_mmc_spi_check_presence+0x78>
80002308:	48 78       	lddpc	r8,80002324 <sd_mmc_spi_check_presence+0x70>
8000230a:	b0 8c       	st.b	r8[0x0],r12
8000230c:	58 0c       	cp.w	r12,0
8000230e:	c0 60       	breq	8000231a <sd_mmc_spi_check_presence+0x66>
      return true;
    sd_mmc_spi_init_done = false;
80002310:	30 09       	mov	r9,0
80002312:	48 48       	lddpc	r8,80002320 <sd_mmc_spi_check_presence+0x6c>
80002314:	b0 89       	st.b	r8[0x0],r9
80002316:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
    return false;
8000231a:	e3 cf 90 fe 	ldm	sp++,r1-r7,pc,r12=1
8000231e:	00 00       	add	r0,r0
80002320:	00 00       	add	r0,r0
80002322:	00 34       	cp.w	r4,r0
80002324:	00 00       	add	r0,r0
80002326:	07 58       	ld.sh	r8,--r3
80002328:	80 00       	ld.sh	r0,r0[0x0]
8000232a:	2e 16       	sub	r6,-31
8000232c:	80 00       	ld.sh	r0,r0[0x0]
8000232e:	22 74       	sub	r4,39

80002330 <sd_mmc_spi_check_hc>:
//!           SD_CARD      Detected card is SD
//!           ERROR


int sd_mmc_spi_check_hc(void)
{
80002330:	eb cd 40 c0 	pushm	r6-r7,lr
  unsigned char hc_bit;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002334:	f0 1f 00 1c 	mcall	800023a4 <sd_mmc_spi_check_hc+0x74>
80002338:	c0 31       	brne	8000233e <sd_mmc_spi_check_hc+0xe>
8000233a:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
8000233e:	30 1b       	mov	r11,1
80002340:	fe 7c 28 00 	mov	r12,-55296
80002344:	f0 1f 00 19 	mcall	800023a8 <sd_mmc_spi_check_hc+0x78>
  r1 = sd_mmc_spi_command(SD_READ_OCR, 0);
80002348:	30 0b       	mov	r11,0
8000234a:	33 ac       	mov	r12,58
8000234c:	f0 1f 00 18 	mcall	800023ac <sd_mmc_spi_check_hc+0x7c>
80002350:	49 88       	lddpc	r8,800023b0 <sd_mmc_spi_check_hc+0x80>
80002352:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0) {
80002354:	58 0c       	cp.w	r12,0
80002356:	c0 80       	breq	80002366 <sd_mmc_spi_check_hc+0x36>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002358:	30 1b       	mov	r11,1
8000235a:	fe 7c 28 00 	mov	r12,-55296
8000235e:	f0 1f 00 16 	mcall	800023b4 <sd_mmc_spi_check_hc+0x84>
80002362:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;
  }
  hc_bit = sd_mmc_spi_send_and_read(0xFF);
80002366:	e0 6c 00 ff 	mov	r12,255
8000236a:	f0 1f 00 14 	mcall	800023b8 <sd_mmc_spi_check_hc+0x88>
8000236e:	18 96       	mov	r6,r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002370:	e0 6c 00 ff 	mov	r12,255
80002374:	f0 1f 00 11 	mcall	800023b8 <sd_mmc_spi_check_hc+0x88>
80002378:	48 e7       	lddpc	r7,800023b0 <sd_mmc_spi_check_hc+0x80>
8000237a:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
8000237c:	e0 6c 00 ff 	mov	r12,255
80002380:	f0 1f 00 0e 	mcall	800023b8 <sd_mmc_spi_check_hc+0x88>
80002384:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002386:	e0 6c 00 ff 	mov	r12,255
8000238a:	f0 1f 00 0c 	mcall	800023b8 <sd_mmc_spi_check_hc+0x88>
8000238e:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002390:	30 1b       	mov	r11,1
80002392:	fe 7c 28 00 	mov	r12,-55296
80002396:	f0 1f 00 08 	mcall	800023b4 <sd_mmc_spi_check_hc+0x84>
8000239a:	f9 d6 c0 c1 	bfextu	r12,r6,0x6,0x1
  if(hc_bit & 0x40) {
      return SDHC_CARD;
  }
  return 0;
}
8000239e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800023a2:	00 00       	add	r0,r0
800023a4:	80 00       	ld.sh	r0,r0[0x0]
800023a6:	21 54       	sub	r4,21
800023a8:	80 00       	ld.sh	r0,r0[0x0]
800023aa:	2c e6       	sub	r6,-50
800023ac:	80 00       	ld.sh	r0,r0[0x0]
800023ae:	21 ac       	sub	r12,26
800023b0:	00 00       	add	r0,r0
800023b2:	07 58       	ld.sh	r8,--r3
800023b4:	80 00       	ld.sh	r0,r0[0x0]
800023b6:	2d 32       	sub	r2,-45
800023b8:	80 00       	ld.sh	r0,r0[0x0]
800023ba:	21 20       	sub	r0,18

800023bc <sd_mmc_spi_get_if>:
//!                true
//!                SD_MMC


int sd_mmc_spi_get_if(void)
{
800023bc:	eb cd 40 80 	pushm	r7,lr
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
800023c0:	f0 1f 00 27 	mcall	8000245c <sd_mmc_spi_get_if+0xa0>
800023c4:	c0 31       	brne	800023ca <sd_mmc_spi_get_if+0xe>
800023c6:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800023ca:	30 1b       	mov	r11,1
800023cc:	fe 7c 28 00 	mov	r12,-55296
800023d0:	f0 1f 00 24 	mcall	80002460 <sd_mmc_spi_get_if+0xa4>
  r1 = sd_mmc_spi_command(MMC_SEND_IF_COND, 0x000001AA);
800023d4:	e0 6b 01 aa 	mov	r11,426
800023d8:	30 8c       	mov	r12,8
800023da:	f0 1f 00 23 	mcall	80002464 <sd_mmc_spi_get_if+0xa8>
800023de:	4a 38       	lddpc	r8,80002468 <sd_mmc_spi_get_if+0xac>
800023e0:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if((r1 & MMC_R1_ILLEGAL_COM) != 0) {
800023e2:	e2 1c 00 04 	andl	r12,0x4,COH
800023e6:	c0 80       	breq	800023f6 <sd_mmc_spi_get_if+0x3a>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800023e8:	30 1b       	mov	r11,1
800023ea:	fe 7c 28 00 	mov	r12,-55296
800023ee:	f0 1f 00 20 	mcall	8000246c <sd_mmc_spi_get_if+0xb0>
800023f2:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
    return SD_MMC;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
800023f6:	e0 6c 00 ff 	mov	r12,255
800023fa:	f0 1f 00 1e 	mcall	80002470 <sd_mmc_spi_get_if+0xb4>
800023fe:	49 b7       	lddpc	r7,80002468 <sd_mmc_spi_get_if+0xac>
80002400:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002402:	e0 6c 00 ff 	mov	r12,255
80002406:	f0 1f 00 1b 	mcall	80002470 <sd_mmc_spi_get_if+0xb4>
8000240a:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
8000240c:	e0 6c 00 ff 	mov	r12,255
80002410:	f0 1f 00 18 	mcall	80002470 <sd_mmc_spi_get_if+0xb4>
80002414:	ae 8c       	st.b	r7[0x0],r12
  if((r1 & 0x01) == 0) {
80002416:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
8000241a:	c0 81       	brne	8000242a <sd_mmc_spi_get_if+0x6e>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000241c:	30 1b       	mov	r11,1
8000241e:	fe 7c 28 00 	mov	r12,-55296
80002422:	f0 1f 00 13 	mcall	8000246c <sd_mmc_spi_get_if+0xb0>
80002426:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
8000242a:	e0 6c 00 ff 	mov	r12,255
8000242e:	f0 1f 00 11 	mcall	80002470 <sd_mmc_spi_get_if+0xb4>
80002432:	48 e8       	lddpc	r8,80002468 <sd_mmc_spi_get_if+0xac>
80002434:	b0 8c       	st.b	r8[0x0],r12
  if(r1 != 0xaa) {
80002436:	3a a8       	mov	r8,-86
80002438:	f0 0c 18 00 	cp.b	r12,r8
8000243c:	c0 80       	breq	8000244c <sd_mmc_spi_get_if+0x90>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000243e:	30 1b       	mov	r11,1
80002440:	fe 7c 28 00 	mov	r12,-55296
80002444:	f0 1f 00 0a 	mcall	8000246c <sd_mmc_spi_get_if+0xb0>
80002448:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE; /* wrong test pattern */
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000244c:	30 1b       	mov	r11,1
8000244e:	fe 7c 28 00 	mov	r12,-55296
80002452:	f0 1f 00 07 	mcall	8000246c <sd_mmc_spi_get_if+0xb0>
80002456:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
8000245a:	00 00       	add	r0,r0
8000245c:	80 00       	ld.sh	r0,r0[0x0]
8000245e:	21 54       	sub	r4,21
80002460:	80 00       	ld.sh	r0,r0[0x0]
80002462:	2c e6       	sub	r6,-50
80002464:	80 00       	ld.sh	r0,r0[0x0]
80002466:	21 ac       	sub	r12,26
80002468:	00 00       	add	r0,r0
8000246a:	07 58       	ld.sh	r8,--r3
8000246c:	80 00       	ld.sh	r0,r0[0x0]
8000246e:	2d 32       	sub	r2,-45
80002470:	80 00       	ld.sh	r0,r0[0x0]
80002472:	21 20       	sub	r0,18

80002474 <sd_mmc_spi_get_csd>:
//! @param  buffer to fill
//!
//! @return bit
//!         true / false
bool sd_mmc_spi_get_csd(uint8_t *buffer)
{
80002474:	eb cd 40 fc 	pushm	r2-r7,lr
80002478:	20 1d       	sub	sp,4
8000247a:	18 92       	mov	r2,r12
uint8_t retry;
unsigned short data_read;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
8000247c:	f0 1f 00 32 	mcall	80002544 <sd_mmc_spi_get_csd+0xd0>
80002480:	c5 f0       	breq	8000253e <sd_mmc_spi_get_csd+0xca>
    return false;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002482:	30 1b       	mov	r11,1
80002484:	fe 7c 28 00 	mov	r12,-55296
80002488:	f0 1f 00 30 	mcall	80002548 <sd_mmc_spi_get_csd+0xd4>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
8000248c:	30 0b       	mov	r11,0
8000248e:	30 9c       	mov	r12,9
80002490:	f0 1f 00 2f 	mcall	8000254c <sd_mmc_spi_get_csd+0xd8>
80002494:	4a f8       	lddpc	r8,80002550 <sd_mmc_spi_get_csd+0xdc>
80002496:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0x00)
80002498:	58 0c       	cp.w	r12,0
8000249a:	c0 81       	brne	800024aa <sd_mmc_spi_get_csd+0x36>
8000249c:	30 07       	mov	r7,0
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
8000249e:	e0 64 00 ff 	mov	r4,255
800024a2:	10 93       	mov	r3,r8
800024a4:	3f e6       	mov	r6,-2
  {
    if (retry > 8)
800024a6:	30 95       	mov	r5,9
800024a8:	c1 78       	rjmp	800024d6 <sd_mmc_spi_get_csd+0x62>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
  // check for valid response
  if(r1 != 0x00)
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800024aa:	30 1b       	mov	r11,1
800024ac:	fe 7c 28 00 	mov	r12,-55296
800024b0:	f0 1f 00 29 	mcall	80002554 <sd_mmc_spi_get_csd+0xe0>
    sd_mmc_spi_init_done = false;
800024b4:	30 09       	mov	r9,0
800024b6:	4a 98       	lddpc	r8,80002558 <sd_mmc_spi_get_csd+0xe4>
800024b8:	b0 89       	st.b	r8[0x0],r9
800024ba:	30 0c       	mov	r12,0
    return false;
800024bc:	c4 18       	rjmp	8000253e <sd_mmc_spi_get_csd+0xca>
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
  {
    if (retry > 8)
800024be:	ea 07 18 00 	cp.b	r7,r5
800024c2:	c0 81       	brne	800024d2 <sd_mmc_spi_get_csd+0x5e>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800024c4:	30 1b       	mov	r11,1
800024c6:	fe 7c 28 00 	mov	r12,-55296
800024ca:	f0 1f 00 23 	mcall	80002554 <sd_mmc_spi_get_csd+0xe0>
800024ce:	30 0c       	mov	r12,0
      return false;
800024d0:	c3 78       	rjmp	8000253e <sd_mmc_spi_get_csd+0xca>
    }
    retry++;
800024d2:	2f f7       	sub	r7,-1
800024d4:	5c 57       	castu.b	r7
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
800024d6:	08 9c       	mov	r12,r4
800024d8:	f0 1f 00 21 	mcall	8000255c <sd_mmc_spi_get_csd+0xe8>
800024dc:	a6 8c       	st.b	r3[0x0],r12
800024de:	ec 0c 18 00 	cp.b	r12,r6
800024e2:	ce e1       	brne	800024be <sd_mmc_spi_get_csd+0x4a>
800024e4:	30 07       	mov	r7,0
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
800024e6:	e0 65 00 ff 	mov	r5,255
800024ea:	fe 76 28 00 	mov	r6,-55296
   spi_read(SD_MMC_SPI,&data_read);
800024ee:	fa c4 ff fe 	sub	r4,sp,-2
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
800024f2:	0a 9b       	mov	r11,r5
800024f4:	0c 9c       	mov	r12,r6
800024f6:	f0 1f 00 1b 	mcall	80002560 <sd_mmc_spi_get_csd+0xec>
   spi_read(SD_MMC_SPI,&data_read);
800024fa:	08 9b       	mov	r11,r4
800024fc:	0c 9c       	mov	r12,r6
800024fe:	f0 1f 00 1a 	mcall	80002564 <sd_mmc_spi_get_csd+0xf0>
    buffer[retry] = data_read;
80002502:	9a 18       	ld.sh	r8,sp[0x2]
80002504:	e4 07 0b 08 	st.b	r2[r7],r8
80002508:	2f f7       	sub	r7,-1
      return false;
    }
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
8000250a:	59 07       	cp.w	r7,16
8000250c:	cf 31       	brne	800024f2 <sd_mmc_spi_get_csd+0x7e>
  {
   spi_write(SD_MMC_SPI,0xFF);
   spi_read(SD_MMC_SPI,&data_read);
    buffer[retry] = data_read;
  }
   spi_write(SD_MMC_SPI,0xFF);   // load CRC (not used)
8000250e:	e0 6b 00 ff 	mov	r11,255
80002512:	fe 7c 28 00 	mov	r12,-55296
80002516:	f0 1f 00 13 	mcall	80002560 <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);
8000251a:	e0 6b 00 ff 	mov	r11,255
8000251e:	fe 7c 28 00 	mov	r12,-55296
80002522:	f0 1f 00 10 	mcall	80002560 <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);   // give clock again to end transaction
80002526:	e0 6b 00 ff 	mov	r11,255
8000252a:	fe 7c 28 00 	mov	r12,-55296
8000252e:	f0 1f 00 0d 	mcall	80002560 <sd_mmc_spi_get_csd+0xec>
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002532:	30 1b       	mov	r11,1
80002534:	fe 7c 28 00 	mov	r12,-55296
80002538:	f0 1f 00 07 	mcall	80002554 <sd_mmc_spi_get_csd+0xe0>
8000253c:	30 1c       	mov	r12,1
  return true;
}
8000253e:	2f fd       	sub	sp,-4
80002540:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80002544:	80 00       	ld.sh	r0,r0[0x0]
80002546:	21 54       	sub	r4,21
80002548:	80 00       	ld.sh	r0,r0[0x0]
8000254a:	2c e6       	sub	r6,-50
8000254c:	80 00       	ld.sh	r0,r0[0x0]
8000254e:	21 ac       	sub	r12,26
80002550:	00 00       	add	r0,r0
80002552:	07 58       	ld.sh	r8,--r3
80002554:	80 00       	ld.sh	r0,r0[0x0]
80002556:	2d 32       	sub	r2,-45
80002558:	00 00       	add	r0,r0
8000255a:	00 34       	cp.w	r4,r0
8000255c:	80 00       	ld.sh	r0,r0[0x0]
8000255e:	21 20       	sub	r0,18
80002560:	80 00       	ld.sh	r0,r0[0x0]
80002562:	2e 16       	sub	r6,-31
80002564:	80 00       	ld.sh	r0,r0[0x0]
80002566:	2e 32       	sub	r2,-29

80002568 <sd_mmc_spi_internal_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_internal_init(void)
{
80002568:	d4 31       	pushm	r0-r7,lr
  uint16_t retry;
  int i;
  int if_cond;

  // Start at low frequency
  sd_mmc_opt.baudrate = 400000;
8000256a:	fe fb 02 66 	ld.w	r11,pc[614]
8000256e:	e6 68 1a 80 	mov	r8,400000
80002572:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
80002574:	fe f8 02 60 	ld.w	r8,pc[608]
80002578:	70 0a       	ld.w	r10,r8[0x0]
8000257a:	fe 7c 28 00 	mov	r12,-55296
8000257e:	f0 1f 00 97 	mcall	800027d8 <sd_mmc_spi_internal_init+0x270>

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002582:	30 1b       	mov	r11,1
80002584:	fe 7c 28 00 	mov	r12,-55296
80002588:	f0 1f 00 95 	mcall	800027dc <sd_mmc_spi_internal_init+0x274>
8000258c:	30 07       	mov	r7,0
  for(i = 0; i < 10; ++i) {
    spi_write(SD_MMC_SPI,0xFF);
8000258e:	e0 66 00 ff 	mov	r6,255
80002592:	fe 75 28 00 	mov	r5,-55296
80002596:	0c 9b       	mov	r11,r6
80002598:	0a 9c       	mov	r12,r5
8000259a:	f0 1f 00 92 	mcall	800027e0 <sd_mmc_spi_internal_init+0x278>
  sd_mmc_opt.baudrate = 400000;
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
  for(i = 0; i < 10; ++i) {
8000259e:	2f f7       	sub	r7,-1
800025a0:	58 a7       	cp.w	r7,10
800025a2:	cf a1       	brne	80002596 <sd_mmc_spi_internal_init+0x2e>
    spi_write(SD_MMC_SPI,0xFF);
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800025a4:	30 1b       	mov	r11,1
800025a6:	fe 7c 28 00 	mov	r12,-55296
800025aa:	f0 1f 00 8f 	mcall	800027e4 <sd_mmc_spi_internal_init+0x27c>

  // RESET THE MEMORY CARD
  sd_mmc_spi_init_done = false;
800025ae:	30 08       	mov	r8,0
800025b0:	fe f9 02 38 	ld.w	r9,pc[568]
800025b4:	b2 88       	st.b	r9[0x0],r8
  card_type = MMC_CARD;
800025b6:	fe f9 02 36 	ld.w	r9,pc[566]
800025ba:	b2 88       	st.b	r9[0x0],r8
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800025bc:	30 0b       	mov	r11,0
800025be:	16 9c       	mov	r12,r11
800025c0:	f0 1f 00 8c 	mcall	800027f0 <sd_mmc_spi_internal_init+0x288>
800025c4:	fe f8 02 30 	ld.w	r8,pc[560]
800025c8:	b0 8c       	st.b	r8[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800025ca:	e0 6b 00 ff 	mov	r11,255
800025ce:	fe 7c 28 00 	mov	r12,-55296
800025d2:	f0 1f 00 84 	mcall	800027e0 <sd_mmc_spi_internal_init+0x278>
800025d6:	30 17       	mov	r7,1
    // do retry counter
    retry++;
    if(retry > 100)
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
800025d8:	fe f6 02 1c 	ld.w	r6,pc[540]
800025dc:	30 15       	mov	r5,1
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800025de:	30 03       	mov	r3,0
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800025e0:	e0 62 00 ff 	mov	r2,255
800025e4:	fe 71 28 00 	mov	r1,-55296
    // do retry counter
    retry++;
    if(retry > 100)
800025e8:	36 54       	mov	r4,101
800025ea:	c1 08       	rjmp	8000260a <sd_mmc_spi_internal_init+0xa2>
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800025ec:	06 9b       	mov	r11,r3
800025ee:	06 9c       	mov	r12,r3
800025f0:	f0 1f 00 80 	mcall	800027f0 <sd_mmc_spi_internal_init+0x288>
800025f4:	ac 8c       	st.b	r6[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800025f6:	04 9b       	mov	r11,r2
800025f8:	02 9c       	mov	r12,r1
800025fa:	f0 1f 00 7a 	mcall	800027e0 <sd_mmc_spi_internal_init+0x278>
    // do retry counter
    retry++;
800025fe:	2f f7       	sub	r7,-1
80002600:	5c 87       	casts.h	r7
    if(retry > 100)
80002602:	e8 07 19 00 	cp.h	r7,r4
80002606:	e0 80 00 e4 	breq	800027ce <sd_mmc_spi_internal_init+0x266>
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
8000260a:	0d 88       	ld.ub	r8,r6[0x0]
8000260c:	ea 08 18 00 	cp.b	r8,r5
80002610:	ce e1       	brne	800025ec <sd_mmc_spi_internal_init+0x84>

  if_cond = sd_mmc_spi_get_if();
80002612:	f0 1f 00 7a 	mcall	800027f8 <sd_mmc_spi_internal_init+0x290>
  if(if_cond == -1) {
80002616:	5b fc       	cp.w	r12,-1
80002618:	e0 80 00 db 	breq	800027ce <sd_mmc_spi_internal_init+0x266>
      return false; // card is bad
  } else if (if_cond == 1) {
8000261c:	58 1c       	cp.w	r12,1
8000261e:	c0 51       	brne	80002628 <sd_mmc_spi_internal_init+0xc0>
      card_type = SD_CARD_2;
80002620:	30 29       	mov	r9,2
80002622:	4f 38       	lddpc	r8,800027ec <sd_mmc_spi_internal_init+0x284>
80002624:	b0 89       	st.b	r8[0x0],r9
80002626:	c4 c8       	rjmp	800026be <sd_mmc_spi_internal_init+0x156>
  } else {
    // IDENTIFICATION OF THE CARD TYPE (SD or MMC)
    // Both cards will accept CMD55 command but only the SD card will respond to ACMD41
    r1 = sd_mmc_spi_send_command(SD_APP_CMD55,0);
80002628:	30 0b       	mov	r11,0
8000262a:	33 7c       	mov	r12,55
8000262c:	f0 1f 00 71 	mcall	800027f0 <sd_mmc_spi_internal_init+0x288>
80002630:	4f 17       	lddpc	r7,800027f4 <sd_mmc_spi_internal_init+0x28c>
80002632:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
80002634:	e0 6b 00 ff 	mov	r11,255
80002638:	fe 7c 28 00 	mov	r12,-55296
8000263c:	f0 1f 00 69 	mcall	800027e0 <sd_mmc_spi_internal_init+0x278>

    r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80002640:	30 0b       	mov	r11,0
80002642:	32 9c       	mov	r12,41
80002644:	f0 1f 00 6b 	mcall	800027f0 <sd_mmc_spi_internal_init+0x288>
80002648:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
8000264a:	e0 6b 00 ff 	mov	r11,255
8000264e:	fe 7c 28 00 	mov	r12,-55296
80002652:	f0 1f 00 64 	mcall	800027e0 <sd_mmc_spi_internal_init+0x278>

    if ((r1&0xFE) == 0) {   // ignore "in_idle_state" flag bit
80002656:	0f 88       	ld.ub	r8,r7[0x0]
80002658:	e2 18 00 fe 	andl	r8,0xfe,COH
8000265c:	c0 51       	brne	80002666 <sd_mmc_spi_internal_init+0xfe>
      card_type = SD_CARD;    // card has accepted the command, this is a SD card
8000265e:	30 19       	mov	r9,1
80002660:	4e 38       	lddpc	r8,800027ec <sd_mmc_spi_internal_init+0x284>
80002662:	b0 89       	st.b	r8[0x0],r9
80002664:	c2 d8       	rjmp	800026be <sd_mmc_spi_internal_init+0x156>
    } else {
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
80002666:	30 09       	mov	r9,0
80002668:	4e 18       	lddpc	r8,800027ec <sd_mmc_spi_internal_init+0x284>
8000266a:	b0 89       	st.b	r8[0x0],r9
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
8000266c:	30 0b       	mov	r11,0
8000266e:	16 9c       	mov	r12,r11
80002670:	f0 1f 00 60 	mcall	800027f0 <sd_mmc_spi_internal_init+0x288>
80002674:	4e 08       	lddpc	r8,800027f4 <sd_mmc_spi_internal_init+0x28c>
80002676:	b0 8c       	st.b	r8[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002678:	e0 6b 00 ff 	mov	r11,255
8000267c:	fe 7c 28 00 	mov	r12,-55296
80002680:	f0 1f 00 58 	mcall	800027e0 <sd_mmc_spi_internal_init+0x278>
80002684:	30 17       	mov	r7,1
        // do retry counter
        retry++;
        if(retry > 100)
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
80002686:	4d c6       	lddpc	r6,800027f4 <sd_mmc_spi_internal_init+0x28c>
80002688:	30 15       	mov	r5,1
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
8000268a:	30 03       	mov	r3,0
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000268c:	e0 62 00 ff 	mov	r2,255
80002690:	fe 71 28 00 	mov	r1,-55296
        // do retry counter
        retry++;
        if(retry > 100)
80002694:	36 54       	mov	r4,101
80002696:	c1 08       	rjmp	800026b6 <sd_mmc_spi_internal_init+0x14e>
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002698:	06 9b       	mov	r11,r3
8000269a:	06 9c       	mov	r12,r3
8000269c:	f0 1f 00 55 	mcall	800027f0 <sd_mmc_spi_internal_init+0x288>
800026a0:	ac 8c       	st.b	r6[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800026a2:	04 9b       	mov	r11,r2
800026a4:	02 9c       	mov	r12,r1
800026a6:	f0 1f 00 4f 	mcall	800027e0 <sd_mmc_spi_internal_init+0x278>
        // do retry counter
        retry++;
800026aa:	2f f7       	sub	r7,-1
800026ac:	5c 87       	casts.h	r7
        if(retry > 100)
800026ae:	e8 07 19 00 	cp.h	r7,r4
800026b2:	e0 80 00 8e 	breq	800027ce <sd_mmc_spi_internal_init+0x266>
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
800026b6:	0d 88       	ld.ub	r8,r6[0x0]
800026b8:	ea 08 18 00 	cp.b	r8,r5
800026bc:	ce e1       	brne	80002698 <sd_mmc_spi_internal_init+0x130>
800026be:	30 07       	mov	r7,0

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
800026c0:	4c b4       	lddpc	r4,800027ec <sd_mmc_spi_internal_init+0x284>
800026c2:	30 15       	mov	r5,1
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
      break;
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
800026c4:	0e 93       	mov	r3,r7
800026c6:	33 70       	mov	r0,55
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
800026c8:	4c b6       	lddpc	r6,800027f4 <sd_mmc_spi_internal_init+0x28c>
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800026ca:	e0 62 00 ff 	mov	r2,255
800026ce:	fe 71 28 00 	mov	r1,-55296

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
800026d2:	09 88       	ld.ub	r8,r4[0x0]
800026d4:	ea 08 18 00 	cp.b	r8,r5
800026d8:	c1 10       	breq	800026fa <sd_mmc_spi_internal_init+0x192>
800026da:	c0 63       	brcs	800026e6 <sd_mmc_spi_internal_init+0x17e>
800026dc:	30 29       	mov	r9,2
800026de:	f2 08 18 00 	cp.b	r8,r9
800026e2:	c2 81       	brne	80002732 <sd_mmc_spi_internal_init+0x1ca>
800026e4:	c1 98       	rjmp	80002716 <sd_mmc_spi_internal_init+0x1ae>
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
800026e6:	06 9b       	mov	r11,r3
800026e8:	30 1c       	mov	r12,1
800026ea:	f0 1f 00 42 	mcall	800027f0 <sd_mmc_spi_internal_init+0x288>
800026ee:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800026f0:	04 9b       	mov	r11,r2
800026f2:	02 9c       	mov	r12,r1
800026f4:	f0 1f 00 3b 	mcall	800027e0 <sd_mmc_spi_internal_init+0x278>
      break;
800026f8:	c1 d8       	rjmp	80002732 <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
800026fa:	06 9b       	mov	r11,r3
800026fc:	00 9c       	mov	r12,r0
800026fe:	f0 1f 00 3d 	mcall	800027f0 <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80002702:	06 9b       	mov	r11,r3
80002704:	32 9c       	mov	r12,41
80002706:	f0 1f 00 3b 	mcall	800027f0 <sd_mmc_spi_internal_init+0x288>
8000270a:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000270c:	04 9b       	mov	r11,r2
8000270e:	02 9c       	mov	r12,r1
80002710:	f0 1f 00 34 	mcall	800027e0 <sd_mmc_spi_internal_init+0x278>
      break;
80002714:	c0 f8       	rjmp	80002732 <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD_2:
      // set high capacity bit mask
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
80002716:	06 9b       	mov	r11,r3
80002718:	00 9c       	mov	r12,r0
8000271a:	f0 1f 00 36 	mcall	800027f0 <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0x40000000);
8000271e:	fc 1b 40 00 	movh	r11,0x4000
80002722:	32 9c       	mov	r12,41
80002724:	f0 1f 00 33 	mcall	800027f0 <sd_mmc_spi_internal_init+0x288>
80002728:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000272a:	04 9b       	mov	r11,r2
8000272c:	02 9c       	mov	r12,r1
8000272e:	f0 1f 00 2d 	mcall	800027e0 <sd_mmc_spi_internal_init+0x278>
      break;
    }
     // do retry counter
     retry++;
80002732:	2f f7       	sub	r7,-1
80002734:	5c 87       	casts.h	r7
     if(retry == 50000)    // measured approx. 500 on several cards
80002736:	fe 78 c3 50 	mov	r8,-15536
8000273a:	f0 07 19 00 	cp.h	r7,r8
8000273e:	c4 80       	breq	800027ce <sd_mmc_spi_internal_init+0x266>
        return false;
  } while (r1);
80002740:	0d 89       	ld.ub	r9,r6[0x0]
80002742:	30 08       	mov	r8,0
80002744:	f0 09 18 00 	cp.b	r9,r8
80002748:	cc 51       	brne	800026d2 <sd_mmc_spi_internal_init+0x16a>

  // CHECK FOR SDHC
  if(card_type == SD_CARD_2) {
8000274a:	4a 98       	lddpc	r8,800027ec <sd_mmc_spi_internal_init+0x284>
8000274c:	11 89       	ld.ub	r9,r8[0x0]
8000274e:	30 28       	mov	r8,2
80002750:	f0 09 18 00 	cp.b	r9,r8
80002754:	c0 a1       	brne	80002768 <sd_mmc_spi_internal_init+0x200>
    if_cond = sd_mmc_spi_check_hc();
80002756:	f0 1f 00 2a 	mcall	800027fc <sd_mmc_spi_internal_init+0x294>
    if (if_cond == -1) {
8000275a:	5b fc       	cp.w	r12,-1
8000275c:	c3 90       	breq	800027ce <sd_mmc_spi_internal_init+0x266>
      return false;
    } else if (if_cond == 1){
8000275e:	58 1c       	cp.w	r12,1
80002760:	c0 41       	brne	80002768 <sd_mmc_spi_internal_init+0x200>
          card_type = SD_CARD_2_SDHC;
80002762:	30 39       	mov	r9,3
80002764:	4a 28       	lddpc	r8,800027ec <sd_mmc_spi_internal_init+0x284>
80002766:	b0 89       	st.b	r8[0x0],r9
      }
  }

  // DISABLE CRC TO SIMPLIFY AND SPEED UP COMMUNICATIONS
  r1 = sd_mmc_spi_send_command(MMC_CRC_ON_OFF, 0);  // disable CRC (should be already initialized on SPI init)
80002768:	30 0b       	mov	r11,0
8000276a:	33 bc       	mov	r12,59
8000276c:	f0 1f 00 21 	mcall	800027f0 <sd_mmc_spi_internal_init+0x288>
80002770:	4a 17       	lddpc	r7,800027f4 <sd_mmc_spi_internal_init+0x28c>
80002772:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002774:	e0 6b 00 ff 	mov	r11,255
80002778:	fe 7c 28 00 	mov	r12,-55296
8000277c:	f0 1f 00 19 	mcall	800027e0 <sd_mmc_spi_internal_init+0x278>

  // SET BLOCK LENGTH TO 512 BYTES
  r1 = sd_mmc_spi_send_command(MMC_SET_BLOCKLEN, 512);
80002780:	e0 6b 02 00 	mov	r11,512
80002784:	31 0c       	mov	r12,16
80002786:	f0 1f 00 1b 	mcall	800027f0 <sd_mmc_spi_internal_init+0x288>
8000278a:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000278c:	e0 6b 00 ff 	mov	r11,255
80002790:	fe 7c 28 00 	mov	r12,-55296
80002794:	f0 1f 00 13 	mcall	800027e0 <sd_mmc_spi_internal_init+0x278>
  if (r1 != 0x00)
80002798:	0f 89       	ld.ub	r9,r7[0x0]
8000279a:	30 08       	mov	r8,0
8000279c:	f0 09 18 00 	cp.b	r9,r8
800027a0:	c1 71       	brne	800027ce <sd_mmc_spi_internal_init+0x266>
    return false;    // card unsupported if block length of 512b is not accepted

  // GET CARD SPECIFIC DATA
  if (false ==  sd_mmc_spi_get_csd(csd))
800027a2:	49 8c       	lddpc	r12,80002800 <sd_mmc_spi_internal_init+0x298>
800027a4:	f0 1f 00 18 	mcall	80002804 <sd_mmc_spi_internal_init+0x29c>
800027a8:	c1 30       	breq	800027ce <sd_mmc_spi_internal_init+0x266>
    return false;

  // GET CARD CAPACITY and NUMBER OF SECTORS
  sd_mmc_spi_get_capacity();
800027aa:	f0 1f 00 18 	mcall	80002808 <sd_mmc_spi_internal_init+0x2a0>
#if (defined SD_MMC_READ_CID) && (SD_MMC_READ_CID == true)
  if (false ==  sd_mmc_spi_get_cid(cid))
    return false;
#endif

  sd_mmc_spi_init_done = true;
800027ae:	30 19       	mov	r9,1
800027b0:	48 e8       	lddpc	r8,800027e8 <sd_mmc_spi_internal_init+0x280>
800027b2:	b0 89       	st.b	r8[0x0],r9

  // Set SPI Speed to MAX
  sd_mmc_opt.baudrate = SD_MMC_SPI_MASTER_SPEED;
800027b4:	48 7b       	lddpc	r11,800027d0 <sd_mmc_spi_internal_init+0x268>
800027b6:	e0 68 1b 00 	mov	r8,6912
800027ba:	ea 18 00 b7 	orh	r8,0xb7
800027be:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
800027c0:	48 58       	lddpc	r8,800027d4 <sd_mmc_spi_internal_init+0x26c>
800027c2:	70 0a       	ld.w	r10,r8[0x0]
800027c4:	fe 7c 28 00 	mov	r12,-55296
800027c8:	f0 1f 00 04 	mcall	800027d8 <sd_mmc_spi_internal_init+0x270>
800027cc:	da 3a       	popm	r0-r7,pc,r12=1
  return true;
800027ce:	d8 3a       	popm	r0-r7,pc,r12=0
800027d0:	00 00       	add	r0,r0
800027d2:	00 20       	rsub	r0,r0
800027d4:	00 00       	add	r0,r0
800027d6:	00 30       	cp.w	r0,r0
800027d8:	80 00       	ld.sh	r0,r0[0x0]
800027da:	2d 58       	sub	r8,-43
800027dc:	80 00       	ld.sh	r0,r0[0x0]
800027de:	2c e6       	sub	r6,-50
800027e0:	80 00       	ld.sh	r0,r0[0x0]
800027e2:	2e 16       	sub	r6,-31
800027e4:	80 00       	ld.sh	r0,r0[0x0]
800027e6:	2d 32       	sub	r2,-45
800027e8:	00 00       	add	r0,r0
800027ea:	00 34       	cp.w	r4,r0
800027ec:	00 00       	add	r0,r0
800027ee:	07 46       	ld.w	r6,--r3
800027f0:	80 00       	ld.sh	r0,r0[0x0]
800027f2:	22 74       	sub	r4,39
800027f4:	00 00       	add	r0,r0
800027f6:	07 58       	ld.sh	r8,--r3
800027f8:	80 00       	ld.sh	r0,r0[0x0]
800027fa:	23 bc       	sub	r12,59
800027fc:	80 00       	ld.sh	r0,r0[0x0]
800027fe:	23 30       	sub	r0,51
80002800:	00 00       	add	r0,r0
80002802:	07 48       	ld.w	r8,--r3
80002804:	80 00       	ld.sh	r0,r0[0x0]
80002806:	24 74       	sub	r4,71
80002808:	80 00       	ld.sh	r0,r0[0x0]
8000280a:	20 04       	sub	r4,0

8000280c <sd_mmc_spi_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_init(spi_options_t spiOptions, unsigned int pba_hz)
{
8000280c:	eb cd 40 10 	pushm	r4,lr
80002810:	fa c4 ff f8 	sub	r4,sp,-8
  // Keep SPI options internally
  sd_mmc_pba_hz = pba_hz;
80002814:	48 88       	lddpc	r8,80002834 <sd_mmc_spi_init+0x28>
80002816:	91 0c       	st.w	r8[0x0],r12
  memcpy( &sd_mmc_opt, &spiOptions, sizeof(spi_options_t) );
80002818:	48 88       	lddpc	r8,80002838 <sd_mmc_spi_init+0x2c>
8000281a:	e8 ea 00 00 	ld.d	r10,r4[0]
8000281e:	f0 eb 00 00 	st.d	r8[0],r10
80002822:	e8 ea 00 08 	ld.d	r10,r4[8]
80002826:	f0 eb 00 08 	st.d	r8[8],r10

  // Initialize the SD/MMC controller.
  return sd_mmc_spi_internal_init();
8000282a:	f0 1f 00 05 	mcall	8000283c <sd_mmc_spi_init+0x30>
}
8000282e:	e3 cd 80 10 	ldm	sp++,r4,pc
80002832:	00 00       	add	r0,r0
80002834:	00 00       	add	r0,r0
80002836:	00 30       	cp.w	r0,r0
80002838:	00 00       	add	r0,r0
8000283a:	00 20       	rsub	r0,r0
8000283c:	80 00       	ld.sh	r0,r0[0x0]
8000283e:	25 68       	sub	r8,86

80002840 <flashc_set_wait_state>:
}


void flashc_set_wait_state(unsigned int wait_state)
{
	u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
80002840:	fe 68 14 00 	mov	r8,-125952
80002844:	70 09       	ld.w	r9,r8[0x0]
	u_avr32_flashc_fcr.FCR.fws = wait_state;
80002846:	f3 dc d0 c1 	bfins	r9,r12,0x6,0x1
	AVR32_FLASHC.fcr = u_avr32_flashc_fcr.fcr;
8000284a:	91 09       	st.w	r8[0x0],r9
}
8000284c:	5e fc       	retal	r12

8000284e <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000284e:	f8 08 16 05 	lsr	r8,r12,0x5
80002852:	a9 68       	lsl	r8,0x8
80002854:	e0 28 f0 00 	sub	r8,61440

	/* Enable the correct function. */
	switch (function) {
80002858:	58 1b       	cp.w	r11,1
8000285a:	c0 d0       	breq	80002874 <gpio_enable_module_pin+0x26>
8000285c:	c0 63       	brcs	80002868 <gpio_enable_module_pin+0x1a>
8000285e:	58 2b       	cp.w	r11,2
80002860:	c1 00       	breq	80002880 <gpio_enable_module_pin+0x32>
80002862:	58 3b       	cp.w	r11,3
80002864:	c1 40       	breq	8000288c <gpio_enable_module_pin+0x3e>
80002866:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002868:	30 19       	mov	r9,1
8000286a:	f2 0c 09 49 	lsl	r9,r9,r12
8000286e:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002870:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002872:	c1 28       	rjmp	80002896 <gpio_enable_module_pin+0x48>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002874:	30 19       	mov	r9,1
80002876:	f2 0c 09 49 	lsl	r9,r9,r12
8000287a:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
8000287c:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
8000287e:	c0 c8       	rjmp	80002896 <gpio_enable_module_pin+0x48>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002880:	30 19       	mov	r9,1
80002882:	f2 0c 09 49 	lsl	r9,r9,r12
80002886:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002888:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
8000288a:	c0 68       	rjmp	80002896 <gpio_enable_module_pin+0x48>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000288c:	30 19       	mov	r9,1
8000288e:	f2 0c 09 49 	lsl	r9,r9,r12
80002892:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002894:	91 99       	st.w	r8[0x24],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
80002896:	30 19       	mov	r9,1
80002898:	f2 0c 09 4c 	lsl	r12,r9,r12
8000289c:	91 2c       	st.w	r8[0x8],r12
8000289e:	5e fd       	retal	0

800028a0 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
800028a0:	d4 21       	pushm	r4-r7,lr
800028a2:	18 97       	mov	r7,r12
800028a4:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800028a6:	58 0b       	cp.w	r11,0
800028a8:	c0 31       	brne	800028ae <gpio_enable_module+0xe>
800028aa:	30 05       	mov	r5,0
800028ac:	c0 d8       	rjmp	800028c6 <gpio_enable_module+0x26>
800028ae:	30 06       	mov	r6,0
800028b0:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
800028b2:	6e 1b       	ld.w	r11,r7[0x4]
800028b4:	6e 0c       	ld.w	r12,r7[0x0]
800028b6:	f0 1f 00 06 	mcall	800028cc <gpio_enable_module+0x2c>
800028ba:	18 45       	or	r5,r12
		gpiomap++;
800028bc:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800028be:	2f f6       	sub	r6,-1
800028c0:	0c 34       	cp.w	r4,r6
800028c2:	fe 9b ff f8 	brhi	800028b2 <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
800028c6:	0a 9c       	mov	r12,r5
800028c8:	d8 22       	popm	r4-r7,pc
800028ca:	00 00       	add	r0,r0
800028cc:	80 00       	ld.sh	r0,r0[0x0]
800028ce:	28 4e       	sub	lr,-124

800028d0 <gpio_configure_group>:
 * \param mask The mask.
 * \param flags The configuration.
 */
void gpio_configure_group(uint32_t port, uint32_t mask, uint32_t flags)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[port];
800028d0:	a9 6c       	lsl	r12,0x8
800028d2:	e0 2c f0 00 	sub	r12,61440
	} else {
		gpio_port->pderc = mask;
	}

#endif
	if (flags & GPIO_PULL_UP) {
800028d6:	14 98       	mov	r8,r10
800028d8:	e2 18 00 04 	andl	r8,0x4,COH
		gpio_port->puers = mask;
800028dc:	f9 fb 1a 1d 	st.wne	r12[0x74],r11
	} else {
		gpio_port->puerc = mask;
800028e0:	f9 fb 0a 1e 	st.weq	r12[0x78],r11
	}

#endif

	/* Select interrupt level for group */
	if (flags & GPIO_INTERRUPT) {
800028e4:	14 98       	mov	r8,r10
800028e6:	e2 18 00 80 	andl	r8,0x80,COH
800028ea:	c1 a0       	breq	8000291e <gpio_configure_group+0x4e>
		if (flags & GPIO_BOTHEDGES) {
800028ec:	14 98       	mov	r8,r10
800028ee:	e2 18 01 80 	andl	r8,0x180,COH
800028f2:	c0 60       	breq	800028fe <gpio_configure_group+0x2e>
			gpio_port->imr0c = mask;
800028f4:	f9 4b 00 a8 	st.w	r12[168],r11
			gpio_port->imr1c = mask;
800028f8:	f9 4b 00 b8 	st.w	r12[184],r11
800028fc:	c1 18       	rjmp	8000291e <gpio_configure_group+0x4e>
		} else if (flags & GPIO_RISING) {
800028fe:	14 98       	mov	r8,r10
80002900:	e2 18 02 80 	andl	r8,0x280,COH
80002904:	c0 60       	breq	80002910 <gpio_configure_group+0x40>
			gpio_port->imr0s = mask;
80002906:	f9 4b 00 a4 	st.w	r12[164],r11
			gpio_port->imr1c = mask;
8000290a:	f9 4b 00 b8 	st.w	r12[184],r11
8000290e:	c0 88       	rjmp	8000291e <gpio_configure_group+0x4e>
		} else if (flags & GPIO_FALLING) {
80002910:	14 98       	mov	r8,r10
80002912:	e2 18 03 80 	andl	r8,0x380,COH
			gpio_port->imr0c = mask;
80002916:	f9 fb 1a 2a 	st.wne	r12[0xa8],r11
			gpio_port->imr1s = mask;
8000291a:	f9 fb 1a 2d 	st.wne	r12[0xb4],r11
		}
	}

	/* Select direction and initial pin state */
	if (flags & GPIO_DIR_OUTPUT) {
8000291e:	f1 da c0 01 	bfextu	r8,r10,0x0,0x1
80002922:	c0 a0       	breq	80002936 <gpio_configure_group+0x66>
		if (flags & GPIO_INIT_HIGH) {
80002924:	e2 1a 00 02 	andl	r10,0x2,COH
			gpio_port->ovrs = mask;
80002928:	f9 fb 1a 15 	st.wne	r12[0x54],r11
		} else {
			gpio_port->ovrc = mask;
8000292c:	f9 fb 0a 16 	st.weq	r12[0x58],r11
		}

		gpio_port->oders = mask;
80002930:	f9 4b 00 44 	st.w	r12[68],r11
80002934:	c0 38       	rjmp	8000293a <gpio_configure_group+0x6a>
	} else {
		gpio_port->oderc = mask;
80002936:	f9 4b 00 48 	st.w	r12[72],r11
	}

	/* Enable GPIO */
	gpio_port->gpers = mask;
8000293a:	99 1b       	st.w	r12[0x4],r11
}
8000293c:	5e fc       	retal	r12

8000293e <gpio_set_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_set_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000293e:	f8 08 16 05 	lsr	r8,r12,0x5
80002942:	a9 68       	lsl	r8,0x8
80002944:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
80002948:	30 19       	mov	r9,1
8000294a:	f2 0c 09 4c 	lsl	r12,r9,r12
8000294e:	f1 4c 00 54 	st.w	r8[84],r12
	/* The GPIO output driver is enabled for that pin. */ 
	gpio_port->oders = 1 << (pin & 0x1F);
80002952:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80002956:	91 1c       	st.w	r8[0x4],r12
}
80002958:	5e fc       	retal	r12

8000295a <gpio_clr_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_clr_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000295a:	f8 08 16 05 	lsr	r8,r12,0x5
8000295e:	a9 68       	lsl	r8,0x8
80002960:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80002964:	30 19       	mov	r9,1
80002966:	f2 0c 09 4c 	lsl	r12,r9,r12
8000296a:	f1 4c 00 58 	st.w	r8[88],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
8000296e:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80002972:	91 1c       	st.w	r8[0x4],r12
}
80002974:	5e fc       	retal	r12

80002976 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80002976:	c0 08       	rjmp	80002976 <_unhandled_interrupt>

80002978 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80002978:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
8000297c:	49 99       	lddpc	r9,800029e0 <INTC_register_interrupt+0x68>
8000297e:	f2 08 00 39 	add	r9,r9,r8<<0x3
80002982:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
80002986:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80002988:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
8000298c:	58 0a       	cp.w	r10,0
8000298e:	c0 91       	brne	800029a0 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002990:	49 59       	lddpc	r9,800029e4 <INTC_register_interrupt+0x6c>
80002992:	49 6a       	lddpc	r10,800029e8 <INTC_register_interrupt+0x70>
80002994:	12 1a       	sub	r10,r9
80002996:	fe 79 08 00 	mov	r9,-63488
8000299a:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
8000299e:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
800029a0:	58 1a       	cp.w	r10,1
800029a2:	c0 a1       	brne	800029b6 <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
800029a4:	49 09       	lddpc	r9,800029e4 <INTC_register_interrupt+0x6c>
800029a6:	49 2a       	lddpc	r10,800029ec <INTC_register_interrupt+0x74>
800029a8:	12 1a       	sub	r10,r9
800029aa:	bf aa       	sbr	r10,0x1e
800029ac:	fe 79 08 00 	mov	r9,-63488
800029b0:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800029b4:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
800029b6:	58 2a       	cp.w	r10,2
800029b8:	c0 a1       	brne	800029cc <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
800029ba:	48 b9       	lddpc	r9,800029e4 <INTC_register_interrupt+0x6c>
800029bc:	48 da       	lddpc	r10,800029f0 <INTC_register_interrupt+0x78>
800029be:	12 1a       	sub	r10,r9
800029c0:	bf ba       	sbr	r10,0x1f
800029c2:	fe 79 08 00 	mov	r9,-63488
800029c6:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800029ca:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
800029cc:	48 69       	lddpc	r9,800029e4 <INTC_register_interrupt+0x6c>
800029ce:	48 aa       	lddpc	r10,800029f4 <INTC_register_interrupt+0x7c>
800029d0:	12 1a       	sub	r10,r9
800029d2:	ea 1a c0 00 	orh	r10,0xc000
800029d6:	fe 79 08 00 	mov	r9,-63488
800029da:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800029de:	5e fc       	retal	r12
800029e0:	80 00       	ld.sh	r0,r0[0x0]
800029e2:	44 00       	lddsp	r0,sp[0x100]
800029e4:	80 00       	ld.sh	r0,r0[0x0]
800029e6:	42 00       	lddsp	r0,sp[0x80]
800029e8:	80 00       	ld.sh	r0,r0[0x0]
800029ea:	43 04       	lddsp	r4,sp[0xc0]
800029ec:	80 00       	ld.sh	r0,r0[0x0]
800029ee:	43 12       	lddsp	r2,sp[0xc4]
800029f0:	80 00       	ld.sh	r0,r0[0x0]
800029f2:	43 20       	lddsp	r0,sp[0xc8]
800029f4:	80 00       	ld.sh	r0,r0[0x0]
800029f6:	43 2e       	lddsp	lr,sp[0xc8]

800029f8 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
800029f8:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
800029fa:	49 18       	lddpc	r8,80002a3c <INTC_init_interrupts+0x44>
800029fc:	e3 b8 00 01 	mtsr	0x4,r8
80002a00:	49 0e       	lddpc	lr,80002a40 <INTC_init_interrupts+0x48>
80002a02:	30 07       	mov	r7,0
80002a04:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80002a06:	49 0c       	lddpc	r12,80002a44 <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002a08:	49 05       	lddpc	r5,80002a48 <INTC_init_interrupts+0x50>
80002a0a:	10 15       	sub	r5,r8
80002a0c:	fe 76 08 00 	mov	r6,-63488
80002a10:	c1 08       	rjmp	80002a30 <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80002a12:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80002a14:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002a16:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80002a18:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80002a1c:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002a1e:	10 3a       	cp.w	r10,r8
80002a20:	fe 9b ff fc 	brhi	80002a18 <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002a24:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80002a28:	2f f7       	sub	r7,-1
80002a2a:	2f 8e       	sub	lr,-8
80002a2c:	59 47       	cp.w	r7,20
80002a2e:	c0 50       	breq	80002a38 <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002a30:	7c 08       	ld.w	r8,lr[0x0]
80002a32:	58 08       	cp.w	r8,0
80002a34:	ce f1       	brne	80002a12 <INTC_init_interrupts+0x1a>
80002a36:	cf 7b       	rjmp	80002a24 <INTC_init_interrupts+0x2c>
80002a38:	d8 22       	popm	r4-r7,pc
80002a3a:	00 00       	add	r0,r0
80002a3c:	80 00       	ld.sh	r0,r0[0x0]
80002a3e:	42 00       	lddsp	r0,sp[0x80]
80002a40:	80 00       	ld.sh	r0,r0[0x0]
80002a42:	44 00       	lddsp	r0,sp[0x100]
80002a44:	80 00       	ld.sh	r0,r0[0x0]
80002a46:	29 76       	sub	r6,-105
80002a48:	80 00       	ld.sh	r0,r0[0x0]
80002a4a:	43 04       	lddsp	r4,sp[0xc0]

80002a4c <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80002a4c:	fe 78 08 00 	mov	r8,-63488
80002a50:	e0 69 00 83 	mov	r9,131
80002a54:	f2 0c 01 0c 	sub	r12,r9,r12
80002a58:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80002a5c:	f2 ca ff c0 	sub	r10,r9,-64
80002a60:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002a64:	58 08       	cp.w	r8,0
80002a66:	c0 21       	brne	80002a6a <_get_interrupt_handler+0x1e>
80002a68:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
80002a6a:	f0 08 12 00 	clz	r8,r8
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
		? _int_handler_table[int_grp]._int_line_handler_table[32
80002a6e:	48 5a       	lddpc	r10,80002a80 <_get_interrupt_handler+0x34>
80002a70:	f4 09 00 39 	add	r9,r10,r9<<0x3
80002a74:	f0 08 11 1f 	rsub	r8,r8,31
80002a78:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002a7a:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80002a7e:	5e fc       	retal	r12
80002a80:	80 00       	ld.sh	r0,r0[0x0]
80002a82:	44 00       	lddsp	r0,sp[0x100]

80002a84 <pm_set_osc0_mode>:
 * \param mode Oscillator 0 mode (i.e. AVR32_PM_OSCCTRL0_MODE_x).
 */
static void pm_set_osc0_mode(volatile avr32_pm_t *pm, unsigned int mode)
{
  // Read
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
80002a84:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.mode = mode;
80002a86:	f1 db d0 03 	bfins	r8,r11,0x0,0x3
  // Write
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
80002a8a:	99 a8       	st.w	r12[0x28],r8
}
80002a8c:	5e fc       	retal	r12
80002a8e:	d7 03       	nop

80002a90 <pm_enable_osc0_crystal>:
  pm_set_osc0_mode(pm, AVR32_PM_OSCCTRL0_MODE_EXT_CLOCK);
}


void pm_enable_osc0_crystal(volatile avr32_pm_t *pm, unsigned int fosc0)
{
80002a90:	d4 01       	pushm	lr
  pm_set_osc0_mode(pm, (fosc0 <  900000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G0 :
80002a92:	ec 5b bb 9f 	cp.w	r11,899999
80002a96:	e0 8b 00 04 	brhi	80002a9e <pm_enable_osc0_crystal+0xe>
80002a9a:	30 4b       	mov	r11,4
80002a9c:	c1 38       	rjmp	80002ac2 <pm_enable_osc0_crystal+0x32>
80002a9e:	e0 68 c6 bf 	mov	r8,50879
80002aa2:	ea 18 00 2d 	orh	r8,0x2d
80002aa6:	10 3b       	cp.w	r11,r8
80002aa8:	e0 8b 00 04 	brhi	80002ab0 <pm_enable_osc0_crystal+0x20>
80002aac:	30 5b       	mov	r11,5
80002aae:	c0 a8       	rjmp	80002ac2 <pm_enable_osc0_crystal+0x32>
80002ab0:	e0 68 12 00 	mov	r8,4608
80002ab4:	ea 18 00 7a 	orh	r8,0x7a
80002ab8:	10 3b       	cp.w	r11,r8
80002aba:	f9 bb 03 06 	movlo	r11,6
80002abe:	f9 bb 02 07 	movhs	r11,7
80002ac2:	f0 1f 00 02 	mcall	80002ac8 <pm_enable_osc0_crystal+0x38>
                       (fosc0 < 3000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G1 :
                       (fosc0 < 8000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G2 :
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}
80002ac6:	d8 02       	popm	pc
80002ac8:	80 00       	ld.sh	r0,r0[0x0]
80002aca:	2a 84       	sub	r4,-88

80002acc <pm_enable_clk0_no_wait>:


void pm_enable_clk0_no_wait(volatile avr32_pm_t *pm, unsigned int startup)
{
  // Read register
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
80002acc:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.startup = startup;
80002ace:	f1 db d1 03 	bfins	r8,r11,0x8,0x3
  // Write back
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
80002ad2:	99 a8       	st.w	r12[0x28],r8

  pm->mcctrl |= AVR32_PM_MCCTRL_OSC0EN_MASK;
80002ad4:	78 08       	ld.w	r8,r12[0x0]
80002ad6:	a3 a8       	sbr	r8,0x2
80002ad8:	99 08       	st.w	r12[0x0],r8
}
80002ada:	5e fc       	retal	r12

80002adc <pm_wait_for_clk0_ready>:


void pm_wait_for_clk0_ready(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_OSC0RDY_MASK));
80002adc:	79 58       	ld.w	r8,r12[0x54]
80002ade:	e2 18 00 80 	andl	r8,0x80,COH
80002ae2:	cf d0       	breq	80002adc <pm_wait_for_clk0_ready>
}
80002ae4:	5e fc       	retal	r12
80002ae6:	d7 03       	nop

80002ae8 <pm_enable_clk0>:
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}


void pm_enable_clk0(volatile avr32_pm_t *pm, unsigned int startup)
{
80002ae8:	eb cd 40 80 	pushm	r7,lr
80002aec:	18 97       	mov	r7,r12
  pm_enable_clk0_no_wait(pm, startup);
80002aee:	f0 1f 00 04 	mcall	80002afc <pm_enable_clk0+0x14>
  pm_wait_for_clk0_ready(pm);
80002af2:	0e 9c       	mov	r12,r7
80002af4:	f0 1f 00 03 	mcall	80002b00 <pm_enable_clk0+0x18>
}
80002af8:	e3 cd 80 80 	ldm	sp++,r7,pc
80002afc:	80 00       	ld.sh	r0,r0[0x0]
80002afe:	2a cc       	sub	r12,-84
80002b00:	80 00       	ld.sh	r0,r0[0x0]
80002b02:	2a dc       	sub	r12,-83

80002b04 <pm_cksel>:
              unsigned int pbasel,
              unsigned int pbbdiv,
              unsigned int pbbsel,
              unsigned int hsbdiv,
              unsigned int hsbsel)
{
80002b04:	eb cd 40 d0 	pushm	r4,r6-r7,lr
80002b08:	fa c4 ff f0 	sub	r4,sp,-16
  u_avr32_pm_cksel_t u_avr32_pm_cksel = {0};
80002b0c:	30 0e       	mov	lr,0

  u_avr32_pm_cksel.CKSEL.cpusel = hsbsel;
80002b0e:	09 f7       	ld.ub	r7,r4[0x7]
80002b10:	ef d7 c0 03 	bfextu	r7,r7,0x0,0x3
80002b14:	fd d7 d0 03 	bfins	lr,r7,0x0,0x3
  u_avr32_pm_cksel.CKSEL.cpudiv = hsbdiv;
80002b18:	09 b4       	ld.ub	r4,r4[0x3]
80002b1a:	08 96       	mov	r6,r4
80002b1c:	e9 d4 c0 01 	bfextu	r4,r4,0x0,0x1
80002b20:	fd d4 d0 e1 	bfins	lr,r4,0x7,0x1
  u_avr32_pm_cksel.CKSEL.hsbsel = hsbsel;
80002b24:	fd d7 d1 03 	bfins	lr,r7,0x8,0x3
  u_avr32_pm_cksel.CKSEL.hsbdiv = hsbdiv;
80002b28:	fd d4 d1 e1 	bfins	lr,r4,0xf,0x1
  u_avr32_pm_cksel.CKSEL.pbasel = pbasel;
80002b2c:	fd da d2 03 	bfins	lr,r10,0x10,0x3
  u_avr32_pm_cksel.CKSEL.pbadiv = pbadiv;
80002b30:	fd db d2 e1 	bfins	lr,r11,0x17,0x1
  u_avr32_pm_cksel.CKSEL.pbbsel = pbbsel;
80002b34:	fd d8 d3 03 	bfins	lr,r8,0x18,0x3
  u_avr32_pm_cksel.CKSEL.pbbdiv = pbbdiv;
80002b38:	fd d9 d3 e1 	bfins	lr,r9,0x1f,0x1

  pm->cksel = u_avr32_pm_cksel.cksel;
80002b3c:	99 1e       	st.w	r12[0x4],lr

  // Wait for ckrdy bit and then clear it
  while (!(pm->poscsr & AVR32_PM_POSCSR_CKRDY_MASK));
80002b3e:	79 58       	ld.w	r8,r12[0x54]
80002b40:	e2 18 00 20 	andl	r8,0x20,COH
80002b44:	cf d0       	breq	80002b3e <pm_cksel+0x3a>
}
80002b46:	e3 cd 80 d0 	ldm	sp++,r4,r6-r7,pc

80002b4a <pm_pll_setup>:
                  unsigned int pll,
                  unsigned int mul,
                  unsigned int div,
                  unsigned int osc,
                  unsigned int lockcount)
{
80002b4a:	eb cd 40 80 	pushm	r7,lr
80002b4e:	40 27       	lddsp	r7,sp[0x8]
  u_avr32_pm_pll_t u_avr32_pm_pll = {0};
80002b50:	30 0e       	mov	lr,0

  u_avr32_pm_pll.PLL.pllosc   = osc;
80002b52:	fd d8 d0 21 	bfins	lr,r8,0x1,0x1
  u_avr32_pm_pll.PLL.plldiv   = div;
80002b56:	fd d9 d1 04 	bfins	lr,r9,0x8,0x4
  u_avr32_pm_pll.PLL.pllmul   = mul;
80002b5a:	fd da d2 04 	bfins	lr,r10,0x10,0x4
  u_avr32_pm_pll.PLL.pllcount = lockcount;
80002b5e:	fd d7 d3 06 	bfins	lr,r7,0x18,0x6

  pm->pll[pll] = u_avr32_pm_pll.pll;
80002b62:	2f 8b       	sub	r11,-8
80002b64:	f8 0b 09 2e 	st.w	r12[r11<<0x2],lr
}
80002b68:	e3 cd 80 80 	ldm	sp++,r7,pc

80002b6c <pm_pll_set_option>:
void pm_pll_set_option(volatile avr32_pm_t *pm,
                       unsigned int pll,
                       unsigned int pll_freq,
                       unsigned int pll_div2,
                       unsigned int pll_wbwdisable)
{
80002b6c:	d4 01       	pushm	lr
  u_avr32_pm_pll_t u_avr32_pm_pll = {pm->pll[pll]};
80002b6e:	2f 8b       	sub	r11,-8
80002b70:	f8 0b 03 2e 	ld.w	lr,r12[r11<<0x2]
  u_avr32_pm_pll.PLL.pllopt = pll_freq | (pll_div2 << 1) | (pll_wbwdisable << 2);
80002b74:	f5 e9 10 19 	or	r9,r10,r9<<0x1
80002b78:	f3 e8 10 28 	or	r8,r9,r8<<0x2
80002b7c:	fd d8 d0 43 	bfins	lr,r8,0x2,0x3
  pm->pll[pll] = u_avr32_pm_pll.pll;
80002b80:	f8 0b 09 2e 	st.w	r12[r11<<0x2],lr
}
80002b84:	d8 02       	popm	pc

80002b86 <pm_pll_enable>:


void pm_pll_enable(volatile avr32_pm_t *pm,
                  unsigned int pll)
{
  pm->pll[pll] |= AVR32_PM_PLLEN_MASK;
80002b86:	2f 8b       	sub	r11,-8
80002b88:	f8 0b 03 28 	ld.w	r8,r12[r11<<0x2]
80002b8c:	a1 a8       	sbr	r8,0x0
80002b8e:	f8 0b 09 28 	st.w	r12[r11<<0x2],r8
}
80002b92:	5e fc       	retal	r12

80002b94 <pm_wait_for_pll0_locked>:
}


void pm_wait_for_pll0_locked(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_LOCK0_MASK));
80002b94:	79 58       	ld.w	r8,r12[0x54]
80002b96:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002b9a:	cf d0       	breq	80002b94 <pm_wait_for_pll0_locked>
}
80002b9c:	5e fc       	retal	r12

80002b9e <pm_switch_to_clock>:


void pm_switch_to_clock(volatile avr32_pm_t *pm, unsigned long clock)
{
  // Read
  u_avr32_pm_mcctrl_t u_avr32_pm_mcctrl = {pm->mcctrl};
80002b9e:	78 08       	ld.w	r8,r12[0x0]
  // Modify
  u_avr32_pm_mcctrl.MCCTRL.mcsel = clock;
80002ba0:	f1 db d0 02 	bfins	r8,r11,0x0,0x2
  // Write back
  pm->mcctrl = u_avr32_pm_mcctrl.mcctrl;
80002ba4:	99 08       	st.w	r12[0x0],r8
}
80002ba6:	5e fc       	retal	r12

80002ba8 <pm_switch_to_osc0>:


void pm_switch_to_osc0(volatile avr32_pm_t *pm, unsigned int fosc0, unsigned int startup)
{
80002ba8:	eb cd 40 c0 	pushm	r6-r7,lr
80002bac:	18 97       	mov	r7,r12
80002bae:	14 96       	mov	r6,r10
  pm_enable_osc0_crystal(pm, fosc0);            // Enable the Osc0 in crystal mode
80002bb0:	f0 1f 00 06 	mcall	80002bc8 <pm_switch_to_osc0+0x20>
  pm_enable_clk0(pm, startup);                  // Crystal startup time - This parameter is critical and depends on the characteristics of the crystal
80002bb4:	0c 9b       	mov	r11,r6
80002bb6:	0e 9c       	mov	r12,r7
80002bb8:	f0 1f 00 05 	mcall	80002bcc <pm_switch_to_osc0+0x24>
  pm_switch_to_clock(pm, AVR32_PM_MCSEL_OSC0);  // Then switch main clock to Osc0
80002bbc:	30 1b       	mov	r11,1
80002bbe:	0e 9c       	mov	r12,r7
80002bc0:	f0 1f 00 04 	mcall	80002bd0 <pm_switch_to_osc0+0x28>
}
80002bc4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002bc8:	80 00       	ld.sh	r0,r0[0x0]
80002bca:	2a 90       	sub	r0,-87
80002bcc:	80 00       	ld.sh	r0,r0[0x0]
80002bce:	2a e8       	sub	r8,-82
80002bd0:	80 00       	ld.sh	r0,r0[0x0]
80002bd2:	2b 9e       	sub	lr,-71

80002bd4 <pwm_channel_init>:

int pwm_channel_init( unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (pwm_channel == 0) // Null pointer.
80002bd4:	58 0b       	cp.w	r11,0
80002bd6:	c1 90       	breq	80002c08 <pwm_channel_init+0x34>
    return PWM_INVALID_ARGUMENT;
  if (channel_id > AVR32_PWM_LINES_MSB) // Control input values.
80002bd8:	58 6c       	cp.w	r12,6
80002bda:	e0 8b 00 17 	brhi	80002c08 <pwm_channel_init+0x34>
    return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode.
80002bde:	76 0a       	ld.w	r10,r11[0x0]
80002be0:	fe 78 30 00 	mov	r8,-53248
80002be4:	f8 c9 ff f0 	sub	r9,r12,-16
80002be8:	a5 79       	lsl	r9,0x5
80002bea:	f0 09 00 09 	add	r9,r8,r9
80002bee:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cdty= pwm_channel->cdty; // Duty cycle, should be < CPRD.
80002bf0:	76 19       	ld.w	r9,r11[0x4]
80002bf2:	a5 7c       	lsl	r12,0x5
80002bf4:	f0 0c 00 0c 	add	r12,r8,r12
80002bf8:	f8 c8 fd fc 	sub	r8,r12,-516
80002bfc:	91 09       	st.w	r8[0x0],r9
  pwm->channel[channel_id].cprd= pwm_channel->cprd; // Channel period.
80002bfe:	76 28       	ld.w	r8,r11[0x8]
80002c00:	f8 cc fd f8 	sub	r12,r12,-520
80002c04:	99 08       	st.w	r12[0x0],r8
80002c06:	5e fd       	retal	0

  return PWM_SUCCESS;
80002c08:	5e ff       	retal	1

80002c0a <pwm_start_channels>:
}


int pwm_start_channels(unsigned long channels_bitmask)
{
  if (channels_bitmask & ~((1 << (AVR32_PWM_LINES_MSB + 1)) - 1))
80002c0a:	18 98       	mov	r8,r12
80002c0c:	e0 18 ff 80 	andl	r8,0xff80
80002c10:	c0 20       	breq	80002c14 <pwm_start_channels+0xa>
80002c12:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  AVR32_PWM.ena = channels_bitmask; // Enable channels.
80002c14:	fe 78 30 00 	mov	r8,-53248
80002c18:	91 1c       	st.w	r8[0x4],r12
80002c1a:	5e fd       	retal	0

80002c1c <pwm_init>:


int pwm_init(const pwm_opt_t *opt)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80002c1c:	e1 b8 00 00 	mfsr	r8,0x0

  if (opt == 0 ) // Null pointer.
80002c20:	58 0c       	cp.w	r12,0
80002c22:	c0 21       	brne	80002c26 <pwm_init+0xa>
80002c24:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
80002c26:	e6 18 00 01 	andh	r8,0x1,COH
80002c2a:	c0 91       	brne	80002c3c <pwm_init+0x20>
80002c2c:	d3 03       	ssrf	0x10
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
80002c2e:	fe 78 30 00 	mov	r8,-53248
80002c32:	37 f9       	mov	r9,127
80002c34:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
80002c36:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();
80002c38:	d5 03       	csrf	0x10
80002c3a:	c0 68       	rjmp	80002c46 <pwm_init+0x2a>
  if (opt == 0 ) // Null pointer.
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
80002c3c:	fe 78 30 00 	mov	r8,-53248
80002c40:	37 f9       	mov	r9,127
80002c42:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
80002c44:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
    ((opt->diva)<<AVR32_PWM_DIVA_OFFSET) |
80002c46:	78 08       	ld.w	r8,r12[0x0]
80002c48:	78 39       	ld.w	r9,r12[0xc]
80002c4a:	a9 69       	lsl	r9,0x8
80002c4c:	f3 e8 11 09 	or	r9,r9,r8<<0x10
80002c50:	78 18       	ld.w	r8,r12[0x4]
80002c52:	10 49       	or	r9,r8
80002c54:	78 28       	ld.w	r8,r12[0x8]
80002c56:	f3 e8 11 89 	or	r9,r9,r8<<0x18
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
  pwm->isr;
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
80002c5a:	fe 78 30 00 	mov	r8,-53248
80002c5e:	91 09       	st.w	r8[0x0],r9
80002c60:	5e fd       	retal	0

80002c62 <getBaudDiv>:
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
80002c62:	f8 c8 00 01 	sub	r8,r12,1
80002c66:	f0 0b 00 0b 	add	r11,r8,r11
80002c6a:	f6 0c 0d 0a 	divu	r10,r11,r12
80002c6e:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
80002c70:	f4 c8 00 01 	sub	r8,r10,1
80002c74:	e0 48 00 fe 	cp.w	r8,254
80002c78:	e0 88 00 03 	brls	80002c7e <getBaudDiv+0x1c>
80002c7c:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
80002c7e:	5c 8c       	casts.h	r12
}
80002c80:	5e fc       	retal	r12

80002c82 <spi_initMaster>:
spi_status_t spi_initMaster(volatile avr32_spi_t *spi,
		const spi_options_t *options)
{
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (options->modfdis > 1) {
80002c82:	f7 39 00 0d 	ld.ub	r9,r11[13]
80002c86:	30 18       	mov	r8,1
80002c88:	f0 09 18 00 	cp.b	r9,r8
80002c8c:	e0 88 00 04 	brls	80002c94 <spi_initMaster+0x12>
80002c90:	30 2c       	mov	r12,2
80002c92:	5e fc       	retal	r12
		return SPI_ERROR_ARGUMENT;
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
80002c94:	e0 68 00 80 	mov	r8,128
80002c98:	99 08       	st.w	r12[0x0],r8

	/* Master Mode. */
	u_avr32_spi_mr.mr = spi->mr;
80002c9a:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.mstr = 1;
80002c9c:	30 19       	mov	r9,1
80002c9e:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_mr.MR.modfdis = options->modfdis;
80002ca2:	f7 39 00 0d 	ld.ub	r9,r11[13]
80002ca6:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
	u_avr32_spi_mr.MR.llb = 0;
80002caa:	30 09       	mov	r9,0
80002cac:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
	u_avr32_spi_mr.MR.pcs = (1 << AVR32_SPI_MR_PCS_SIZE) - 1;
80002cb0:	30 fa       	mov	r10,15
80002cb2:	f1 da d2 04 	bfins	r8,r10,0x10,0x4
	spi->mr = u_avr32_spi_mr.mr;
80002cb6:	99 18       	st.w	r12[0x4],r8
80002cb8:	5e f9       	retal	r9

80002cba <spi_selectionMode>:

spi_status_t spi_selectionMode(volatile avr32_spi_t *spi,
		uint8_t variable_ps,
		uint8_t pcs_decode,
		uint8_t delay)
{
80002cba:	d4 01       	pushm	lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (variable_ps > 1 ||
80002cbc:	30 18       	mov	r8,1
80002cbe:	f0 0b 18 00 	cp.b	r11,r8
80002cc2:	5f be       	srhi	lr
80002cc4:	f0 0a 18 00 	cp.b	r10,r8
80002cc8:	5f b8       	srhi	r8
80002cca:	fd e8 10 08 	or	r8,lr,r8
80002cce:	c0 30       	breq	80002cd4 <spi_selectionMode+0x1a>
80002cd0:	30 2c       	mov	r12,2
80002cd2:	d8 02       	popm	pc
			pcs_decode > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	u_avr32_spi_mr.mr = spi->mr;
80002cd4:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.ps = variable_ps;
80002cd6:	f1 db d0 21 	bfins	r8,r11,0x1,0x1
	u_avr32_spi_mr.MR.pcsdec = pcs_decode;
80002cda:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
	u_avr32_spi_mr.MR.dlybcs = delay;
80002cde:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	spi->mr = u_avr32_spi_mr.mr;
80002ce2:	99 18       	st.w	r12[0x4],r8
80002ce4:	d8 0a       	popm	pc,r12=0

80002ce6 <spi_selectChip>:
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002ce6:	78 18       	ld.w	r8,r12[0x4]
80002ce8:	ea 18 00 0f 	orh	r8,0xf
80002cec:	99 18       	st.w	r12[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
80002cee:	78 18       	ld.w	r8,r12[0x4]
80002cf0:	e2 18 00 04 	andl	r8,0x4,COH
80002cf4:	c0 f0       	breq	80002d12 <spi_selectChip+0x2c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
80002cf6:	30 e8       	mov	r8,14
80002cf8:	f0 0b 18 00 	cp.b	r11,r8
80002cfc:	e0 8b 00 19 	brhi	80002d2e <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
80002d00:	78 18       	ld.w	r8,r12[0x4]
80002d02:	b1 6b       	lsl	r11,0x10
80002d04:	ea 1b ff f0 	orh	r11,0xfff0
80002d08:	e8 1b ff ff 	orl	r11,0xffff
80002d0c:	10 6b       	and	r11,r8
80002d0e:	99 1b       	st.w	r12[0x4],r11
80002d10:	5e fd       	retal	0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
80002d12:	30 38       	mov	r8,3
80002d14:	f0 0b 18 00 	cp.b	r11,r8
80002d18:	e0 8b 00 0b 	brhi	80002d2e <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
80002d1c:	78 18       	ld.w	r8,r12[0x4]
80002d1e:	2f 0b       	sub	r11,-16
80002d20:	30 19       	mov	r9,1
80002d22:	f2 0b 09 4b 	lsl	r11,r9,r11
80002d26:	5c db       	com	r11
80002d28:	10 6b       	and	r11,r8
80002d2a:	99 1b       	st.w	r12[0x4],r11
80002d2c:	5e fd       	retal	0
80002d2e:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
80002d30:	5e fc       	retal	r12

80002d32 <spi_unselectChip>:

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
80002d32:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002d36:	c0 58       	rjmp	80002d40 <spi_unselectChip+0xe>
		if (!timeout--) {
80002d38:	58 08       	cp.w	r8,0
80002d3a:	c0 21       	brne	80002d3e <spi_unselectChip+0xc>
80002d3c:	5e ff       	retal	1
80002d3e:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002d40:	78 49       	ld.w	r9,r12[0x10]
80002d42:	e2 19 02 00 	andl	r9,0x200,COH
80002d46:	cf 90       	breq	80002d38 <spi_unselectChip+0x6>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002d48:	78 18       	ld.w	r8,r12[0x4]
80002d4a:	ea 18 00 0f 	orh	r8,0xf
80002d4e:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
80002d50:	fc 18 01 00 	movh	r8,0x100
80002d54:	99 08       	st.w	r12[0x0],r8
80002d56:	5e fd       	retal	0

80002d58 <spi_setupChipReg>:
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
80002d58:	eb cd 40 f8 	pushm	r3-r7,lr
80002d5c:	18 95       	mov	r5,r12
80002d5e:	16 97       	mov	r7,r11
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002d60:	f7 36 00 0c 	ld.ub	r6,r11[12]
80002d64:	30 38       	mov	r8,3
80002d66:	f0 06 18 00 	cp.b	r6,r8
80002d6a:	e0 8b 00 4d 	brhi	80002e04 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
80002d6e:	f7 34 00 0b 	ld.ub	r4,r11[11]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002d72:	30 18       	mov	r8,1
80002d74:	f0 04 18 00 	cp.b	r4,r8
80002d78:	e0 8b 00 46 	brhi	80002e04 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
80002d7c:	f7 33 00 08 	ld.ub	r3,r11[8]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002d80:	30 78       	mov	r8,7
80002d82:	f0 03 18 00 	cp.b	r3,r8
80002d86:	e0 88 00 3f 	brls	80002e04 <spi_setupChipReg+0xac>
80002d8a:	31 08       	mov	r8,16
80002d8c:	f0 03 18 00 	cp.b	r3,r8
80002d90:	e0 8b 00 3a 	brhi	80002e04 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	int baudDiv = getBaudDiv(options->baudrate, pb_hz);
80002d94:	14 9b       	mov	r11,r10
80002d96:	6e 1c       	ld.w	r12,r7[0x4]
80002d98:	f0 1f 00 1d 	mcall	80002e0c <spi_setupChipReg+0xb4>

	if (baudDiv < 0) {
80002d9c:	c3 45       	brlt	80002e04 <spi_setupChipReg+0xac>
		return SPI_ERROR_ARGUMENT;
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
80002d9e:	30 08       	mov	r8,0
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
80002da0:	ec 09 16 01 	lsr	r9,r6,0x1
80002da4:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
80002da8:	ec 16 00 01 	eorl	r6,0x1
80002dac:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
80002db0:	f1 d4 d0 61 	bfins	r8,r4,0x3,0x1
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
80002db4:	20 83       	sub	r3,8
80002db6:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
80002dba:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
80002dbe:	ef 39 00 09 	ld.ub	r9,r7[9]
80002dc2:	f1 d9 d2 08 	bfins	r8,r9,0x10,0x8
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
80002dc6:	ef 39 00 0a 	ld.ub	r9,r7[10]
80002dca:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8

	switch (options->reg) {
80002dce:	0f 89       	ld.ub	r9,r7[0x0]
80002dd0:	30 1a       	mov	r10,1
80002dd2:	f4 09 18 00 	cp.b	r9,r10
80002dd6:	c0 e0       	breq	80002df2 <spi_setupChipReg+0x9a>
80002dd8:	c0 a3       	brcs	80002dec <spi_setupChipReg+0x94>
80002dda:	30 2a       	mov	r10,2
80002ddc:	f4 09 18 00 	cp.b	r9,r10
80002de0:	c0 c0       	breq	80002df8 <spi_setupChipReg+0xa0>
80002de2:	30 3a       	mov	r10,3
80002de4:	f4 09 18 00 	cp.b	r9,r10
80002de8:	c0 e1       	brne	80002e04 <spi_setupChipReg+0xac>
80002dea:	c0 a8       	rjmp	80002dfe <spi_setupChipReg+0xa6>
	case 0:
		spi->csr0 = u_avr32_spi_csr.csr;
80002dec:	8b c8       	st.w	r5[0x30],r8
80002dee:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 1:
		spi->csr1 = u_avr32_spi_csr.csr;
80002df2:	8b d8       	st.w	r5[0x34],r8
80002df4:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 2:
		spi->csr2 = u_avr32_spi_csr.csr;
80002df8:	8b e8       	st.w	r5[0x38],r8
80002dfa:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 3:
		spi->csr3 = u_avr32_spi_csr.csr;
80002dfe:	8b f8       	st.w	r5[0x3c],r8
80002e00:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;
80002e04:	30 2c       	mov	r12,2
		}
	}
#endif

	return SPI_OK;
}
80002e06:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80002e0a:	00 00       	add	r0,r0
80002e0c:	80 00       	ld.sh	r0,r0[0x0]
80002e0e:	2c 62       	sub	r2,-58

80002e10 <spi_enable>:

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
80002e10:	30 18       	mov	r8,1
80002e12:	99 08       	st.w	r12[0x0],r8
}
80002e14:	5e fc       	retal	r12

80002e16 <spi_write>:
{
	return ((spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0);
}

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
80002e16:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
80002e1a:	c0 58       	rjmp	80002e24 <spi_write+0xe>
		if (!timeout--) {
80002e1c:	58 08       	cp.w	r8,0
80002e1e:	c0 21       	brne	80002e22 <spi_write+0xc>
80002e20:	5e ff       	retal	1
80002e22:	20 18       	sub	r8,1

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
80002e24:	78 49       	ld.w	r9,r12[0x10]
80002e26:	e2 19 00 02 	andl	r9,0x2,COH
80002e2a:	cf 90       	breq	80002e1c <spi_write+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80002e2c:	5c 7b       	castu.h	r11
80002e2e:	99 3b       	st.w	r12[0xc],r11
80002e30:	5e fd       	retal	0

80002e32 <spi_read>:
{
	return ((spi->sr & AVR32_SPI_SR_RDRF_MASK) != 0);
}

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
80002e32:	e0 68 3a 98 	mov	r8,15000
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
80002e36:	c0 58       	rjmp	80002e40 <spi_read+0xe>
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) !=
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) {
		if (!timeout--) {
80002e38:	58 08       	cp.w	r8,0
80002e3a:	c0 21       	brne	80002e3e <spi_read+0xc>
80002e3c:	5e ff       	retal	1
80002e3e:	20 18       	sub	r8,1

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
80002e40:	78 49       	ld.w	r9,r12[0x10]
80002e42:	e2 19 02 01 	andl	r9,0x201,COH
80002e46:	e0 49 02 01 	cp.w	r9,513
80002e4a:	cf 71       	brne	80002e38 <spi_read+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	*data = spi->rdr >> AVR32_SPI_RDR_RD_OFFSET;
80002e4c:	78 28       	ld.w	r8,r12[0x8]
80002e4e:	b6 08       	st.h	r11[0x0],r8
80002e50:	5e fd       	retal	0
80002e52:	d7 03       	nop

80002e54 <twi_master_interrupt_handler>:
/*! \brief TWI interrupt handler.
 */
ISR(twi_master_interrupt_handler, CONF_TWI_IRQ_GROUP, CONF_TWI_IRQ_LEVEL)
{
	// get masked status register value
	int status = twi_inst->sr & twi_it_mask;
80002e54:	4a 78       	lddpc	r8,80002ef0 <twi_master_interrupt_handler+0x9c>
80002e56:	70 08       	ld.w	r8,r8[0x0]
80002e58:	70 89       	ld.w	r9,r8[0x20]
80002e5a:	4a 7a       	lddpc	r10,80002ef4 <twi_master_interrupt_handler+0xa0>
80002e5c:	74 0a       	ld.w	r10,r10[0x0]
80002e5e:	f5 e9 00 09 	and	r9,r10,r9

	// this is a NACK
	if (status & AVR32_TWI_SR_NACK_MASK) {
80002e62:	12 9a       	mov	r10,r9
80002e64:	e2 1a 01 00 	andl	r10,0x100,COH
80002e68:	c3 91       	brne	80002eda <twi_master_interrupt_handler+0x86>
		goto nack;
	}
	// this is a RXRDY
	else if (status & AVR32_TWI_SR_RXRDY_MASK) {
80002e6a:	12 9a       	mov	r10,r9
80002e6c:	e2 1a 00 02 	andl	r10,0x2,COH
80002e70:	c1 70       	breq	80002e9e <twi_master_interrupt_handler+0x4a>
		// get data from Receive Holding Register
		*twi_rx_data = twi_inst->rhr;
80002e72:	4a 29       	lddpc	r9,80002ef8 <twi_master_interrupt_handler+0xa4>
80002e74:	72 0a       	ld.w	r10,r9[0x0]
80002e76:	70 cb       	ld.w	r11,r8[0x30]
80002e78:	b4 8b       	st.b	r10[0x0],r11
		twi_rx_data++;
80002e7a:	72 0a       	ld.w	r10,r9[0x0]
80002e7c:	2f fa       	sub	r10,-1
80002e7e:	93 0a       	st.w	r9[0x0],r10
		// last byte to receive
		if (--twi_rx_nb_bytes == 1) {
80002e80:	49 f9       	lddpc	r9,80002efc <twi_master_interrupt_handler+0xa8>
80002e82:	72 0a       	ld.w	r10,r9[0x0]
80002e84:	20 1a       	sub	r10,1
80002e86:	93 0a       	st.w	r9[0x0],r10
80002e88:	72 09       	ld.w	r9,r9[0x0]
			// set stop bit
			twi_inst->cr = AVR32_TWI_STOP_MASK;
80002e8a:	58 19       	cp.w	r9,1
80002e8c:	f9 b9 00 02 	moveq	r9,2
80002e90:	f1 f9 0a 00 	st.weq	r8[0x0],r9
		}
		// receive complete
		if (twi_rx_nb_bytes == 0) {
80002e94:	49 a9       	lddpc	r9,80002efc <twi_master_interrupt_handler+0xa8>
80002e96:	72 09       	ld.w	r9,r9[0x0]
80002e98:	58 09       	cp.w	r9,0
80002e9a:	c2 30       	breq	80002ee0 <twi_master_interrupt_handler+0x8c>
80002e9c:	d6 03       	rete
			// finish the receive operation
			goto complete;
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWI_SR_TXRDY_MASK) {
80002e9e:	12 9a       	mov	r10,r9
80002ea0:	e2 1a 00 04 	andl	r10,0x4,COH
80002ea4:	c1 70       	breq	80002ed2 <twi_master_interrupt_handler+0x7e>
		// decrease transmitted bytes number
		twi_tx_nb_bytes--;
80002ea6:	49 79       	lddpc	r9,80002f00 <twi_master_interrupt_handler+0xac>
80002ea8:	72 0a       	ld.w	r10,r9[0x0]
80002eaa:	20 1a       	sub	r10,1
80002eac:	93 0a       	st.w	r9[0x0],r10
		// no more bytes to transmit
		if (twi_tx_nb_bytes <= 0) {
80002eae:	72 09       	ld.w	r9,r9[0x0]
80002eb0:	58 09       	cp.w	r9,0
80002eb2:	e0 89 00 0a 	brgt	80002ec6 <twi_master_interrupt_handler+0x72>
			// enable TXCOMP IT and unmask all others IT
			twi_it_mask = AVR32_TWI_IER_TXCOMP_MASK;
80002eb6:	49 09       	lddpc	r9,80002ef4 <twi_master_interrupt_handler+0xa0>
80002eb8:	30 1a       	mov	r10,1
80002eba:	93 0a       	st.w	r9[0x0],r10
			twi_inst->idr = ~0UL;
80002ebc:	3f fa       	mov	r10,-1
80002ebe:	91 aa       	st.w	r8[0x28],r10
			twi_inst->ier = twi_it_mask;
80002ec0:	72 09       	ld.w	r9,r9[0x0]
80002ec2:	91 99       	st.w	r8[0x24],r9
80002ec4:	d6 03       	rete
		} else {
			// put the byte in the Transmit Holding Register
			twi_inst->thr = *twi_tx_data++;
80002ec6:	49 0a       	lddpc	r10,80002f04 <twi_master_interrupt_handler+0xb0>
80002ec8:	74 09       	ld.w	r9,r10[0x0]
80002eca:	13 3b       	ld.ub	r11,r9++
80002ecc:	91 db       	st.w	r8[0x34],r11
80002ece:	95 09       	st.w	r10[0x0],r9
80002ed0:	d6 03       	rete
		}
	}
	// this is a TXCOMP
	else if (status & AVR32_TWI_SR_TXCOMP_MASK) {
80002ed2:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
80002ed6:	c0 51       	brne	80002ee0 <twi_master_interrupt_handler+0x8c>
80002ed8:	d6 03       	rete
	}

	return;

nack:
	twi_nack = true;
80002eda:	30 1a       	mov	r10,1
80002edc:	48 b9       	lddpc	r9,80002f08 <twi_master_interrupt_handler+0xb4>
80002ede:	b2 8a       	st.b	r9[0x0],r10

complete:
	// disable all interrupts
	twi_inst->idr = ~0UL;
80002ee0:	3f f9       	mov	r9,-1
80002ee2:	91 a9       	st.w	r8[0x28],r9
	twi_inst->sr;
80002ee4:	70 88       	ld.w	r8,r8[0x20]
	twi_busy = false;
80002ee6:	30 09       	mov	r9,0
80002ee8:	48 98       	lddpc	r8,80002f0c <twi_master_interrupt_handler+0xb8>
80002eea:	b0 89       	st.b	r8[0x0],r9
80002eec:	d6 03       	rete
80002eee:	00 00       	add	r0,r0
80002ef0:	00 00       	add	r0,r0
80002ef2:	01 1c       	ld.sh	r12,r0++
80002ef4:	00 00       	add	r0,r0
80002ef6:	01 18       	ld.sh	r8,r0++
80002ef8:	00 00       	add	r0,r0
80002efa:	01 28       	ld.uh	r8,r0++
80002efc:	00 00       	add	r0,r0
80002efe:	01 24       	ld.uh	r4,r0++
80002f00:	00 00       	add	r0,r0
80002f02:	01 14       	ld.sh	r4,r0++
80002f04:	00 00       	add	r0,r0
80002f06:	01 20       	ld.uh	r0,r0++
80002f08:	00 00       	add	r0,r0
80002f0a:	01 11       	ld.sh	r1,r0++
80002f0c:	00 00       	add	r0,r0
80002f0e:	01 10       	ld.sh	r0,r0++

80002f10 <twi_master_init>:
	return TWI_SUCCESS;
}


int twi_master_init(volatile avr32_twi_t *twi, const twi_options_t *opt)
{
80002f10:	eb cd 40 e0 	pushm	r5-r7,lr
80002f14:	20 1d       	sub	sp,4
80002f16:	18 97       	mov	r7,r12
80002f18:	16 95       	mov	r5,r11
	irqflags_t flags = sysreg_read(AVR32_SR);
80002f1a:	e1 b8 00 00 	mfsr	r8,0x0
	int status = TWI_SUCCESS;

	// Set pointer to TWIM instance for IT
	twi_inst = twi;
80002f1e:	4a 19       	lddpc	r9,80002fa0 <twi_master_init+0x90>
80002f20:	93 0c       	st.w	r9[0x0],r12

	// Disable TWI interrupts
	cpu_irq_disable();
80002f22:	d3 03       	ssrf	0x10
	twi->idr = ~0UL;
80002f24:	3f f9       	mov	r9,-1
80002f26:	99 a9       	st.w	r12[0x28],r9
	twi->sr;
80002f28:	78 89       	ld.w	r9,r12[0x20]

	// Reset TWI
	twi->cr = AVR32_TWI_CR_SWRST_MASK;
80002f2a:	e0 69 00 80 	mov	r9,128
80002f2e:	99 09       	st.w	r12[0x0],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002f30:	e6 18 00 01 	andh	r8,0x1,COH
80002f34:	c0 21       	brne	80002f38 <twi_master_init+0x28>
      cpu_irq_enable();
80002f36:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);

	// Dummy read in SR
	twi->sr;
80002f38:	6e 88       	ld.w	r8,r7[0x20]

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002f3a:	e1 b8 00 00 	mfsr	r8,0x0
80002f3e:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002f40:	d3 03       	ssrf	0x10

	return flags;
80002f42:	40 06       	lddsp	r6,sp[0x0]

	// register Register twim_master_interrupt_handler interrupt
	// on level CONF_TWI_IRQ_LEVEL
	flags = cpu_irq_save();
	irq_register_handler(&twi_master_interrupt_handler, CONF_TWI_IRQ_LINE,
80002f44:	30 3a       	mov	r10,3
80002f46:	e0 6b 01 60 	mov	r11,352
80002f4a:	49 7c       	lddpc	r12,80002fa4 <twi_master_init+0x94>
80002f4c:	f0 1f 00 17 	mcall	80002fa8 <twi_master_init+0x98>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002f50:	e6 16 00 01 	andh	r6,0x1,COH
80002f54:	c0 21       	brne	80002f58 <twi_master_init+0x48>
      cpu_irq_enable();
80002f56:	d5 03       	csrf	0x10
		unsigned long pba_hz)
{
	unsigned int ckdiv = 0;
	unsigned int c_lh_div;

	c_lh_div = pba_hz / (speed * 2) - 4;
80002f58:	6a 19       	ld.w	r9,r5[0x4]
80002f5a:	a1 79       	lsl	r9,0x1
80002f5c:	6a 08       	ld.w	r8,r5[0x0]
80002f5e:	f0 09 0d 08 	divu	r8,r8,r9
80002f62:	20 48       	sub	r8,4

	// cldiv must fit in 8 bits, ckdiv must fit in 3 bits
	while ((c_lh_div > 0xFF) && (ckdiv < 0x7)) {
80002f64:	e0 48 00 ff 	cp.w	r8,255
80002f68:	e0 8b 00 04 	brhi	80002f70 <twi_master_init+0x60>
80002f6c:	30 09       	mov	r9,0
80002f6e:	c0 f8       	rjmp	80002f8c <twi_master_init+0x7c>
80002f70:	30 09       	mov	r9,0
80002f72:	30 0c       	mov	r12,0
		// increase clock divider
		ckdiv++;
80002f74:	2f f9       	sub	r9,-1

		// divide cldiv value
		c_lh_div /= 2;
80002f76:	a1 98       	lsr	r8,0x1
	unsigned int c_lh_div;

	c_lh_div = pba_hz / (speed * 2) - 4;

	// cldiv must fit in 8 bits, ckdiv must fit in 3 bits
	while ((c_lh_div > 0xFF) && (ckdiv < 0x7)) {
80002f78:	e0 48 00 ff 	cp.w	r8,255
80002f7c:	5f bb       	srhi	r11
80002f7e:	58 69       	cp.w	r9,6
80002f80:	5f 8a       	srls	r10
80002f82:	f7 ea 00 0a 	and	r10,r11,r10
80002f86:	f8 0a 18 00 	cp.b	r10,r12
80002f8a:	cf 51       	brne	80002f74 <twi_master_init+0x64>
		// divide cldiv value
		c_lh_div /= 2;
	}

	// set clock waveform generator register
	twi->cwgr = ((c_lh_div << AVR32_TWI_CWGR_CLDIV_OFFSET) |
80002f8c:	b1 69       	lsl	r9,0x10
80002f8e:	f3 e8 10 89 	or	r9,r9,r8<<0x8
80002f92:	f3 e8 10 08 	or	r8,r9,r8
80002f96:	8f 48       	st.w	r7[0x10],r8

	// Probe the component
	//status = twi_probe(twi, opt->chip);

	return status;
}
80002f98:	2f fd       	sub	sp,-4
80002f9a:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80002f9e:	00 00       	add	r0,r0
80002fa0:	00 00       	add	r0,r0
80002fa2:	01 1c       	ld.sh	r12,r0++
80002fa4:	80 00       	ld.sh	r0,r0[0x0]
80002fa6:	2e 54       	sub	r4,-27
80002fa8:	80 00       	ld.sh	r0,r0[0x0]
80002faa:	29 78       	sub	r8,-105

80002fac <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80002fac:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80002fb0:	fe c0 ed b0 	sub	r0,pc,-4688

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80002fb4:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80002fb8:	d5 53       	csrf	0x15
  cp      r0, r1
80002fba:	30 40       	mov	r0,4
  brhs    idata_load_loop_end
80002fbc:	32 01       	mov	r1,32
  lda.w   r2, _data_lma
80002fbe:	02 30       	cp.w	r0,r1
idata_load_loop:
  ld.d    r4, r2++
80002fc0:	c0 72       	brcc	80002fce <idata_load_loop_end>
  st.d    r0++, r4
80002fc2:	fe c2 ea 82 	sub	r2,pc,-5502

80002fc6 <idata_load_loop>:
  cp      r0, r1
  brlo    idata_load_loop
80002fc6:	a5 05       	ld.d	r4,r2++
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80002fc8:	a1 24       	st.d	r0++,r4
  lda.w   r1, _end
80002fca:	02 30       	cp.w	r0,r1
  cp      r0, r1
80002fcc:	cf d3       	brcs	80002fc6 <idata_load_loop>

80002fce <idata_load_loop_end>:
  brhs    udata_clear_loop_end
80002fce:	32 00       	mov	r0,32
  mov     r2, 0
80002fd0:	e0 61 17 a8 	mov	r1,6056
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80002fd4:	02 30       	cp.w	r0,r1
  cp      r0, r1
80002fd6:	c0 62       	brcc	80002fe2 <udata_clear_loop_end>
  brlo    udata_clear_loop
80002fd8:	30 02       	mov	r2,0
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80002fda:	30 03       	mov	r3,0

80002fdc <udata_clear_loop>:
80002fdc:	a1 22       	st.d	r0++,r2
80002fde:	02 30       	cp.w	r0,r1
80002fe0:	cf e3       	brcs	80002fdc <udata_clear_loop>

80002fe2 <udata_clear_loop_end>:
80002fe2:	fe cf ee 0a 	sub	pc,pc,-4598
80002fe6:	d7 03       	nop

80002fe8 <_fileVerification>:
 * Returns program-wide error codes as defined in audio.h
 *
 * Created 17.11.17 MLN
 * Last modified 17.11.17 MLN
 */
uint8_t _fileVerification(){
80002fe8:	eb cd 40 f8 	pushm	r3-r7,lr
	uint16_t headerIndex = 8;
	// Verifying file format ID in RIFF header
	if (wavData1[headerIndex] != 'W' || wavData1[headerIndex + 1] != 'A' || wavData1[headerIndex + 2] != 'V' || wavData1[headerIndex + 3] != 'E'){
80002fec:	4f 18       	lddpc	r8,800031b0 <_fileVerification+0x1c8>
80002fee:	f1 39 00 08 	ld.ub	r9,r8[8]
80002ff2:	35 78       	mov	r8,87
80002ff4:	f0 09 18 00 	cp.b	r9,r8
80002ff8:	e0 81 00 d6 	brne	800031a4 <_fileVerification+0x1bc>
80002ffc:	4e d8       	lddpc	r8,800031b0 <_fileVerification+0x1c8>
80002ffe:	f1 39 00 09 	ld.ub	r9,r8[9]
80003002:	34 18       	mov	r8,65
80003004:	f0 09 18 00 	cp.b	r9,r8
80003008:	e0 81 00 ce 	brne	800031a4 <_fileVerification+0x1bc>
8000300c:	4e 98       	lddpc	r8,800031b0 <_fileVerification+0x1c8>
8000300e:	f1 39 00 0a 	ld.ub	r9,r8[10]
80003012:	35 68       	mov	r8,86
80003014:	f0 09 18 00 	cp.b	r9,r8
80003018:	e0 81 00 c6 	brne	800031a4 <_fileVerification+0x1bc>
8000301c:	4e 58       	lddpc	r8,800031b0 <_fileVerification+0x1c8>
8000301e:	f1 39 00 0b 	ld.ub	r9,r8[11]
80003022:	34 58       	mov	r8,69
80003024:	f0 09 18 00 	cp.b	r9,r8
80003028:	e0 81 00 be 	brne	800031a4 <_fileVerification+0x1bc>
8000302c:	4e 1b       	lddpc	r11,800031b0 <_fileVerification+0x1c8>
8000302e:	2f 7b       	sub	r11,-9
80003030:	30 88       	mov	r8,8
80003032:	10 9a       	mov	r10,r8
	
	
	// Beginning fetch AudioInfo routine
	
	// Finding "fmt " subchunk in header, then jumping to next relevant block
	while (wavData1[headerIndex] != 'f' && wavData1[headerIndex + 1] != 'm' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != ' ') {
80003034:	4d f9       	lddpc	r9,800031b0 <_fileVerification+0x1c8>
80003036:	36 de       	mov	lr,109
80003038:	37 47       	mov	r7,116
8000303a:	32 06       	mov	r6,32
		headerIndex++;
		if (headerIndex > SECTOR_SIZE){
8000303c:	e0 65 02 01 	mov	r5,513
	
	
	// Beginning fetch AudioInfo routine
	
	// Finding "fmt " subchunk in header, then jumping to next relevant block
	while (wavData1[headerIndex] != 'f' && wavData1[headerIndex + 1] != 'm' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != ' ') {
80003040:	36 64       	mov	r4,102
80003042:	c0 f8       	rjmp	80003060 <_fileVerification+0x78>
		headerIndex++;
80003044:	2f fa       	sub	r10,-1
80003046:	5c 8a       	casts.h	r10
		if (headerIndex > SECTOR_SIZE){
80003048:	ea 0a 19 00 	cp.h	r10,r5
8000304c:	c0 41       	brne	80003054 <_fileVerification+0x6c>
8000304e:	30 6c       	mov	r12,6
80003050:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80003054:	f6 09 01 08 	sub	r8,r11,r9
	
	
	// Beginning fetch AudioInfo routine
	
	// Finding "fmt " subchunk in header, then jumping to next relevant block
	while (wavData1[headerIndex] != 'f' && wavData1[headerIndex + 1] != 'm' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != ' ') {
80003058:	17 3c       	ld.ub	r12,r11++
8000305a:	e8 0c 18 00 	cp.b	r12,r4
8000305e:	c1 30       	breq	80003084 <_fileVerification+0x9c>
80003060:	f2 08 00 0c 	add	r12,r9,r8
80003064:	19 9c       	ld.ub	r12,r12[0x1]
80003066:	fc 0c 18 00 	cp.b	r12,lr
8000306a:	c0 d0       	breq	80003084 <_fileVerification+0x9c>
8000306c:	f2 08 00 0c 	add	r12,r9,r8
80003070:	19 ac       	ld.ub	r12,r12[0x2]
80003072:	ee 0c 18 00 	cp.b	r12,r7
80003076:	c0 70       	breq	80003084 <_fileVerification+0x9c>
80003078:	f2 08 00 08 	add	r8,r9,r8
8000307c:	11 b8       	ld.ub	r8,r8[0x3]
8000307e:	ec 08 18 00 	cp.b	r8,r6
80003082:	ce 11       	brne	80003044 <_fileVerification+0x5c>
		}
	}
	// Jumps to Subchuk1Size block
	headerIndex += 4;
	// Jumps to AudioFormat block
	headerIndex += 4;
80003084:	2f 8a       	sub	r10,-8
80003086:	5c 8a       	casts.h	r10
	
	if (wavData1[headerIndex + 1] != 1) {
80003088:	f1 da c0 10 	bfextu	r8,r10,0x0,0x10
8000308c:	4c 99       	lddpc	r9,800031b0 <_fileVerification+0x1c8>
8000308e:	f2 08 00 08 	add	r8,r9,r8
80003092:	11 99       	ld.ub	r9,r8[0x1]
80003094:	30 18       	mov	r8,1
80003096:	f0 09 18 00 	cp.b	r9,r8
8000309a:	c0 40       	breq	800030a2 <_fileVerification+0xba>
8000309c:	30 5c       	mov	r12,5
8000309e:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
		return ERROR_FILE_COMPRESSED;
	}
	
	// Jumps to NumChannels block
	headerIndex += 2;
800030a2:	f4 c9 ff fe 	sub	r9,r10,-2
	fileData.channelNumber = wavData1[headerIndex + 1];
800030a6:	4c 38       	lddpc	r8,800031b0 <_fileVerification+0x1c8>
800030a8:	f5 d9 c0 10 	bfextu	r10,r9,0x0,0x10
800030ac:	f0 0a 00 0a 	add	r10,r8,r10
800030b0:	15 94       	ld.ub	r4,r10[0x1]
800030b2:	4c 1a       	lddpc	r10,800031b4 <_fileVerification+0x1cc>
800030b4:	b4 84       	st.b	r10[0x0],r4
	
	// Jumps to SampleRate block
	headerIndex += 2;
800030b6:	f2 cb ff fe 	sub	r11,r9,-2
	// Puts 4 SampleRate bytes on a single 32-bit integer before assigning it to fileData.sampleRate
	fileData.sampleRate = 
		(wavData1[headerIndex] << 24) |
800030ba:	f9 db c0 10 	bfextu	r12,r11,0x0,0x10
	fileData.channelNumber = wavData1[headerIndex + 1];
	
	// Jumps to SampleRate block
	headerIndex += 2;
	// Puts 4 SampleRate bytes on a single 32-bit integer before assigning it to fileData.sampleRate
	fileData.sampleRate = 
800030be:	f0 0c 00 09 	add	r9,r8,r12
800030c2:	13 be       	ld.ub	lr,r9[0x3]
800030c4:	f0 0c 07 0c 	ld.ub	r12,r8[r12]
800030c8:	fd ec 11 8c 	or	r12,lr,r12<<0x18
800030cc:	13 9e       	ld.ub	lr,r9[0x1]
800030ce:	f9 ee 11 0c 	or	r12,r12,lr<<0x10
800030d2:	13 a3       	ld.ub	r3,r9[0x2]
800030d4:	f9 e3 10 83 	or	r3,r12,r3<<0x8
800030d8:	95 13       	st.w	r10[0x4],r3
	
	// Jumps to ByteRate block
	headerIndex += 4;
	
	// Jumps to BlockAlign block
	headerIndex += 4;
800030da:	f6 c9 ff f8 	sub	r9,r11,-8
	// Assigns fileData.blockAlign value
	fileData.blockAlign = 
		(wavData1[headerIndex] << 8) |
800030de:	f7 d9 c0 10 	bfextu	r11,r9,0x0,0x10
	headerIndex += 4;
	
	// Jumps to BlockAlign block
	headerIndex += 4;
	// Assigns fileData.blockAlign value
	fileData.blockAlign = 
800030e2:	f0 0b 07 0c 	ld.ub	r12,r8[r11]
800030e6:	f0 0b 00 0b 	add	r11,r8,r11
800030ea:	17 9b       	ld.ub	r11,r11[0x1]
800030ec:	f7 ec 10 8b 	or	r11,r11,r12<<0x8
800030f0:	b4 4b       	st.h	r10[0x8],r11
		(wavData1[headerIndex] << 8) |
		(wavData1[headerIndex + 1])
	;
	
	// Jumps to BitsPerSample block
	headerIndex += 2;
800030f2:	2f e9       	sub	r9,-2
800030f4:	5c 89       	casts.h	r9
	fileData.bitsPerSample =
		(wavData1[headerIndex] << 8) |
800030f6:	f7 d9 c0 10 	bfextu	r11,r9,0x0,0x10
		(wavData1[headerIndex + 1])
	;
	
	// Jumps to BitsPerSample block
	headerIndex += 2;
	fileData.bitsPerSample =
800030fa:	f0 0b 07 0c 	ld.ub	r12,r8[r11]
800030fe:	16 08       	add	r8,r11
80003100:	11 98       	ld.ub	r8,r8[0x1]
80003102:	f1 ec 10 88 	or	r8,r8,r12<<0x8
80003106:	b4 58       	st.h	r10[0xa],r8
		(wavData1[headerIndex] << 8) |
		(wavData1[headerIndex + 1])
	;
	
	// Finding "data" chunk
	while (wavData1[headerIndex] != 'f' && wavData1[headerIndex + 1] != 'm' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != ' ') {
80003108:	4a aa       	lddpc	r10,800031b0 <_fileVerification+0x1c8>
8000310a:	36 6c       	mov	r12,102
8000310c:	36 de       	mov	lr,109
8000310e:	37 47       	mov	r7,116
80003110:	32 06       	mov	r6,32
		headerIndex++;
		if (headerIndex > SECTOR_SIZE){
80003112:	e0 65 02 00 	mov	r5,512
		(wavData1[headerIndex] << 8) |
		(wavData1[headerIndex + 1])
	;
	
	// Finding "data" chunk
	while (wavData1[headerIndex] != 'f' && wavData1[headerIndex + 1] != 'm' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != ' ') {
80003116:	c0 a8       	rjmp	8000312a <_fileVerification+0x142>
		headerIndex++;
80003118:	2f f9       	sub	r9,-1
8000311a:	5c 89       	casts.h	r9
		if (headerIndex > SECTOR_SIZE){
8000311c:	ea 09 19 00 	cp.h	r9,r5
80003120:	e0 88 00 05 	brls	8000312a <_fileVerification+0x142>
80003124:	30 7c       	mov	r12,7
80003126:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
		(wavData1[headerIndex] << 8) |
		(wavData1[headerIndex + 1])
	;
	
	// Finding "data" chunk
	while (wavData1[headerIndex] != 'f' && wavData1[headerIndex + 1] != 'm' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != ' ') {
8000312a:	f1 d9 c0 10 	bfextu	r8,r9,0x0,0x10
8000312e:	f4 08 07 0b 	ld.ub	r11,r10[r8]
80003132:	f8 0b 18 00 	cp.b	r11,r12
80003136:	c1 30       	breq	8000315c <_fileVerification+0x174>
80003138:	f4 08 00 0b 	add	r11,r10,r8
8000313c:	17 9b       	ld.ub	r11,r11[0x1]
8000313e:	fc 0b 18 00 	cp.b	r11,lr
80003142:	c0 d0       	breq	8000315c <_fileVerification+0x174>
80003144:	f4 08 00 0b 	add	r11,r10,r8
80003148:	17 ab       	ld.ub	r11,r11[0x2]
8000314a:	ee 0b 18 00 	cp.b	r11,r7
8000314e:	c0 70       	breq	8000315c <_fileVerification+0x174>
80003150:	f4 08 00 08 	add	r8,r10,r8
80003154:	11 b8       	ld.ub	r8,r8[0x3]
80003156:	ec 08 18 00 	cp.b	r8,r6
8000315a:	cd f1       	brne	80003118 <_fileVerification+0x130>
			return ERROR_NO_DATA_SUBCHUNK;
		}
	}
	
	// Jumps to Subchunk2Size
	headerIndex += 4;
8000315c:	f2 ca ff fc 	sub	r10,r9,-4
	fileData.audioSampleBytes =
		(wavData1[headerIndex] << 24) |
80003160:	f7 da c0 10 	bfextu	r11,r10,0x0,0x10
		}
	}
	
	// Jumps to Subchunk2Size
	headerIndex += 4;
	fileData.audioSampleBytes =
80003164:	49 49       	lddpc	r9,800031b4 <_fileVerification+0x1cc>
80003166:	49 3c       	lddpc	r12,800031b0 <_fileVerification+0x1c8>
80003168:	f8 0b 00 08 	add	r8,r12,r11
8000316c:	11 be       	ld.ub	lr,r8[0x3]
8000316e:	f8 0b 07 0b 	ld.ub	r11,r12[r11]
80003172:	fd eb 11 8b 	or	r11,lr,r11<<0x18
80003176:	11 9c       	ld.ub	r12,r8[0x1]
80003178:	f7 ec 11 0b 	or	r11,r11,r12<<0x10
8000317c:	11 a8       	ld.ub	r8,r8[0x2]
8000317e:	f7 e8 10 88 	or	r8,r11,r8<<0x8
80003182:	93 38       	st.w	r9[0xc],r8
		(wavData1[headerIndex + 3])
	;
	
	// Jumps to Data
	headerIndex += 4;
	fileData.firstDataByteIndex = headerIndex;
80003184:	2f ca       	sub	r10,-4
80003186:	f3 6a 00 10 	st.b	r9[16],r10
	
	// Ending fetch AudioInfo routine
	
	
	// Verifying fileData parameters
	if (
8000318a:	30 28       	mov	r8,2
8000318c:	f0 04 18 00 	cp.b	r4,r8
80003190:	c0 d1       	brne	800031aa <_fileVerification+0x1c2>
80003192:	e0 43 ac 44 	cp.w	r3,44100
80003196:	c0 a1       	brne	800031aa <_fileVerification+0x1c2>
80003198:	72 28       	ld.w	r8,r9[0x8]
8000319a:	e4 48 00 10 	cp.w	r8,262160
8000319e:	c0 61       	brne	800031aa <_fileVerification+0x1c2>
800031a0:	e3 cf 90 f8 	ldm	sp++,r3-r7,pc,r12=1
800031a4:	30 4c       	mov	r12,4
800031a6:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
800031aa:	30 8c       	mov	r12,8
		(fileData.bitsPerSample != AUDIO_BPS)
	) {
		return ERROR_INCOMPATIBLE_FILE;
	}
	return true;
800031ac:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
800031b0:	00 00       	add	r0,r0
800031b2:	01 2c       	ld.uh	r12,r0++
800031b4:	00 00       	add	r0,r0
800031b6:	07 5c       	ld.sh	r12,--r3

800031b8 <audio_setVolume>:
 * 
 * Created 06.11.17 MLN
 * Last modified 13.11.17 MLN
 */

void audio_setVolume (uint8_t volume){
800031b8:	eb cd 40 80 	pushm	r7,lr
800031bc:	18 97       	mov	r7,r12
	
	// Selecting DAC1
	spi_selectChip((volatile struct avr32_spi_t*)DAC1_SPI, DAC1_SPI_NPCS);
800031be:	30 2b       	mov	r11,2
800031c0:	fe 7c 28 00 	mov	r12,-55296
800031c4:	f0 1f 00 0e 	mcall	800031fc <audio_setVolume+0x44>
	
	/* Sending volume level to DAC1
	 * Volume has to be in the middle nibbles of a 2-byte integer
	 * as per AD5300BRMZ datasheet
	 */
	spi_write((volatile struct avr32_spi_t*)DAC1_SPI, volume<<4);
800031c8:	ee 0b 15 04 	lsl	r11,r7,0x4
800031cc:	e2 1b ff f0 	andl	r11,0xfff0,COH
800031d0:	fe 7c 28 00 	mov	r12,-55296
800031d4:	f0 1f 00 0b 	mcall	80003200 <audio_setVolume+0x48>
	
	// Deselecting DAC1
	spi_unselectChip((volatile struct avr32_spi_t*)DAC1_SPI, DAC1_SPI_NPCS);
800031d8:	30 2b       	mov	r11,2
800031da:	fe 7c 28 00 	mov	r12,-55296
800031de:	f0 1f 00 0a 	mcall	80003204 <audio_setVolume+0x4c>
	
	if (volume == 0) {
800031e2:	58 07       	cp.w	r7,0
800031e4:	c0 61       	brne	800031f0 <audio_setVolume+0x38>
		// If volume superior to 0, do not shutdown amplifier
		gpio_clr_gpio_pin(PIN_SHUTDOWN);
800031e6:	31 9c       	mov	r12,25
800031e8:	f0 1f 00 08 	mcall	80003208 <audio_setVolume+0x50>
800031ec:	e3 cd 80 80 	ldm	sp++,r7,pc
	} else {
		gpio_set_gpio_pin(PIN_SHUTDOWN);
800031f0:	31 9c       	mov	r12,25
800031f2:	f0 1f 00 07 	mcall	8000320c <audio_setVolume+0x54>
800031f6:	e3 cd 80 80 	ldm	sp++,r7,pc
800031fa:	00 00       	add	r0,r0
800031fc:	80 00       	ld.sh	r0,r0[0x0]
800031fe:	2c e6       	sub	r6,-50
80003200:	80 00       	ld.sh	r0,r0[0x0]
80003202:	2e 16       	sub	r6,-31
80003204:	80 00       	ld.sh	r0,r0[0x0]
80003206:	2d 32       	sub	r2,-45
80003208:	80 00       	ld.sh	r0,r0[0x0]
8000320a:	29 5a       	sub	r10,-107
8000320c:	80 00       	ld.sh	r0,r0[0x0]
8000320e:	29 3e       	sub	lr,-109

80003210 <audio_playFile>:
 * timer 1 interruption.
 *
 * Created 17.11.17 MLN
 * Last modified 17.11.17 MLN
 */
uint8_t audio_playFile(uint8_t fileNumber){
80003210:	eb cd 40 80 	pushm	r7,lr
80003214:	18 97       	mov	r7,r12
	static uint8_t currentVolume = DEFAULTVOLUME;
	static audio_firstCall = 1;
	
	
	// If called upon for the first time, initalize .wav reading
	if (audio_firstCall == true){
80003216:	49 88       	lddpc	r8,80003274 <audio_playFile+0x64>
80003218:	70 08       	ld.w	r8,r8[0x0]
8000321a:	58 18       	cp.w	r8,1
8000321c:	c1 c1       	brne	80003254 <audio_playFile+0x44>
		// If no SD card, return specific error code
		if (sdcard_mount() == false){
8000321e:	f0 1f 00 17 	mcall	80003278 <audio_playFile+0x68>
80003222:	c2 60       	breq	8000326e <audio_playFile+0x5e>
			return ERROR_NO_SD;
		}
		// If no file, return specific error code
		if (sdcard_setFileToRead(fileNumber) == false){
80003224:	0e 9c       	mov	r12,r7
80003226:	f0 1f 00 16 	mcall	8000327c <audio_playFile+0x6c>
8000322a:	c0 41       	brne	80003232 <audio_playFile+0x22>
8000322c:	30 3c       	mov	r12,3
8000322e:	e3 cd 80 80 	ldm	sp++,r7,pc
			return ERROR_NO_FILE;
		}
		
		sdcard_getNextSector(wavData1);
80003232:	49 47       	lddpc	r7,80003280 <audio_playFile+0x70>
80003234:	0e 9c       	mov	r12,r7
80003236:	f0 1f 00 14 	mcall	80003284 <audio_playFile+0x74>
		sdcard_getNextSector(wavData2);
8000323a:	49 4c       	lddpc	r12,80003288 <audio_playFile+0x78>
8000323c:	f0 1f 00 12 	mcall	80003284 <audio_playFile+0x74>
		
		if ( _fileVerification(wavData1) == true ){
80003240:	0e 9c       	mov	r12,r7
80003242:	f0 1f 00 13 	mcall	8000328c <audio_playFile+0x7c>
80003246:	30 18       	mov	r8,1
80003248:	f0 0c 18 00 	cp.b	r12,r8
8000324c:	c0 41       	brne	80003254 <audio_playFile+0x44>
			audio_firstCall = 0;
8000324e:	30 09       	mov	r9,0
80003250:	48 98       	lddpc	r8,80003274 <audio_playFile+0x64>
80003252:	91 09       	st.w	r8[0x0],r9
		
		
	}
	
	// Volume setting, optimized to be as light as possible
	if (currentVolume != volume){
80003254:	48 f8       	lddpc	r8,80003290 <audio_playFile+0x80>
80003256:	11 8c       	ld.ub	r12,r8[0x0]
80003258:	48 f8       	lddpc	r8,80003294 <audio_playFile+0x84>
8000325a:	11 88       	ld.ub	r8,r8[0x0]
8000325c:	f8 08 18 00 	cp.b	r8,r12
80003260:	c0 50       	breq	8000326a <audio_playFile+0x5a>
		currentVolume = volume;
80003262:	48 d8       	lddpc	r8,80003294 <audio_playFile+0x84>
80003264:	b0 8c       	st.b	r8[0x0],r12
		audio_setVolume(currentVolume);
80003266:	f0 1f 00 0d 	mcall	80003298 <audio_playFile+0x88>
8000326a:	e3 cd 80 80 	ldm	sp++,r7,pc
		// Update audioL and audioR values accordingly
		// Raise tc0 update flag
	}
	
	
}
8000326e:	30 2c       	mov	r12,2
80003270:	e3 cd 80 80 	ldm	sp++,r7,pc
80003274:	00 00       	add	r0,r0
80003276:	00 08       	add	r8,r0
80003278:	80 00       	ld.sh	r0,r0[0x0]
8000327a:	3d 20       	mov	r0,-46
8000327c:	80 00       	ld.sh	r0,r0[0x0]
8000327e:	3a 68       	mov	r8,-90
80003280:	00 00       	add	r0,r0
80003282:	01 2c       	ld.uh	r12,r0++
80003284:	80 00       	ld.sh	r0,r0[0x0]
80003286:	3c 10       	mov	r0,-63
80003288:	00 00       	add	r0,r0
8000328a:	03 2c       	ld.uh	r12,r1++
8000328c:	80 00       	ld.sh	r0,r0[0x0]
8000328e:	2f e8       	sub	r8,-2
80003290:	00 00       	add	r0,r0
80003292:	00 05       	add	r5,r0
80003294:	00 00       	add	r0,r0
80003296:	00 04       	add	r4,r0
80003298:	80 00       	ld.sh	r0,r0[0x0]
8000329a:	31 b8       	mov	r8,27

8000329c <rectangle_GetArea>:

uint8_t  rectangle_GetHeight(Rectangle rect){
	return rect.topRight.y - rect.bottomLeft.y;
}

uint32_t rectangle_GetArea(Rectangle rect){
8000329c:	eb cd 00 10 	pushm	r4
800032a0:	20 1d       	sub	sp,4
800032a2:	fa c4 ff f8 	sub	r4,sp,-8
	volatile uint32_t value = (uint32_t)(rect.topRight.x - rect.bottomLeft.x +1)*(uint32_t)(rect.topRight.y - rect.bottomLeft.y +1);
800032a6:	09 e9       	ld.ub	r9,r4[0x6]
800032a8:	2f f9       	sub	r9,-1
800032aa:	09 aa       	ld.ub	r10,r4[0x2]
800032ac:	14 19       	sub	r9,r10
800032ae:	88 a8       	ld.uh	r8,r4[0x4]
800032b0:	2f f8       	sub	r8,-1
800032b2:	88 8a       	ld.uh	r10,r4[0x0]
800032b4:	14 18       	sub	r8,r10
800032b6:	f2 08 02 48 	mul	r8,r9,r8
800032ba:	50 08       	stdsp	sp[0x0],r8
	return value;
800032bc:	40 0c       	lddsp	r12,sp[0x0]
}
800032be:	2f fd       	sub	sp,-4
800032c0:	e3 cd 00 10 	ldm	sp++,r4
800032c4:	5e fc       	retal	r12

800032c6 <rectangle_VerifySize>:

void rectangle_VerifySize(Rectangle *rect, uint16_t maxWidth, uint8_t maxHeight){
	if(rect->bottomLeft.x > maxWidth)
800032c6:	98 08       	ld.sh	r8,r12[0x0]
		rect->bottomLeft.x = maxWidth;
800032c8:	f6 08 19 00 	cp.h	r8,r11
800032cc:	f9 fb bc 00 	st.hhi	r12[0x0],r11

	if(rect->topRight.x > maxWidth)
800032d0:	98 28       	ld.sh	r8,r12[0x4]
		rect->topRight.x = maxWidth;
800032d2:	f6 08 19 00 	cp.h	r8,r11
800032d6:	f9 fb bc 02 	st.hhi	r12[0x4],r11

	if(rect->bottomLeft.y > maxHeight)
800032da:	19 a8       	ld.ub	r8,r12[0x2]
		rect->bottomLeft.y = maxHeight;
800032dc:	f4 08 18 00 	cp.b	r8,r10
800032e0:	f9 fa be 02 	st.bhi	r12[0x2],r10

	if(rect->topRight.y > maxHeight)
800032e4:	19 e8       	ld.ub	r8,r12[0x6]
		rect->topRight.y = maxHeight;
800032e6:	f4 08 18 00 	cp.b	r8,r10
800032ea:	f9 fa be 06 	st.bhi	r12[0x6],r10
800032ee:	5e fc       	retal	r12

800032f0 <Rect>:
	//if(rect->topRight.y == rect->bottomLeft.y)
		//rect->topRight.y++;
}


Rectangle Rect(uint16_t x1, uint8_t y1, uint16_t x2, uint8_t y2){
800032f0:	d4 01       	pushm	lr
800032f2:	18 9e       	mov	lr,r12
	//Vector2 tl = {x1,y1};
	//Vector2 br = {x2, y2};
	//Rectangle r = {tl, br};
	return (Rectangle){{x1,y1},{x2,y2}};
800032f4:	b8 0b       	st.h	r12[0x0],r11
800032f6:	b8 aa       	st.b	r12[0x2],r10
800032f8:	b8 29       	st.h	r12[0x4],r9
800032fa:	b8 e8       	st.b	r12[0x6],r8
800032fc:	d8 02       	popm	pc
800032fe:	d7 03       	nop

80003300 <_writeRegister>:
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
	
	_setLimits(Rect(0,0,SCREEN_WIDTH,SCREEN_HEIGHT));
}

static void _writeRegister(uint8_t reg, uint16_t data){
80003300:	eb cd 40 c0 	pushm	r6-r7,lr
80003304:	18 96       	mov	r6,r12
80003306:	16 97       	mov	r7,r11
	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);		//Chip Select adresse du TFT.
80003308:	30 0b       	mov	r11,0
8000330a:	fe 7c 24 00 	mov	r12,-56320
8000330e:	f0 1f 00 1a 	mcall	80003374 <_writeRegister+0x74>
	spi_write(SCREEN_SPI, LCD_ID_WRITE_INDEX);
80003312:	37 0b       	mov	r11,112
80003314:	fe 7c 24 00 	mov	r12,-56320
80003318:	f0 1f 00 18 	mcall	80003378 <_writeRegister+0x78>
	spi_write(SCREEN_SPI, 0x00);					// Adresse LSB
8000331c:	30 0b       	mov	r11,0
8000331e:	fe 7c 24 00 	mov	r12,-56320
80003322:	f0 1f 00 16 	mcall	80003378 <_writeRegister+0x78>
	spi_write(SCREEN_SPI, reg);					// Adresse MSB
80003326:	0c 9b       	mov	r11,r6
80003328:	fe 7c 24 00 	mov	r12,-56320
8000332c:	f0 1f 00 13 	mcall	80003378 <_writeRegister+0x78>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
80003330:	30 0b       	mov	r11,0
80003332:	fe 7c 24 00 	mov	r12,-56320
80003336:	f0 1f 00 12 	mcall	8000337c <_writeRegister+0x7c>

	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);		//Chip Select adresse du TFT.
8000333a:	30 0b       	mov	r11,0
8000333c:	fe 7c 24 00 	mov	r12,-56320
80003340:	f0 1f 00 0d 	mcall	80003374 <_writeRegister+0x74>
	spi_write(SCREEN_SPI, LCD_ID_WRITE_GRAM);
80003344:	37 2b       	mov	r11,114
80003346:	fe 7c 24 00 	mov	r12,-56320
8000334a:	f0 1f 00 0c 	mcall	80003378 <_writeRegister+0x78>
	spi_write(SCREEN_SPI, (uint8_t) (data >> 8));
8000334e:	f7 d7 c1 08 	bfextu	r11,r7,0x8,0x8
80003352:	fe 7c 24 00 	mov	r12,-56320
80003356:	f0 1f 00 09 	mcall	80003378 <_writeRegister+0x78>
	spi_write(SCREEN_SPI, (uint8_t) (data & 0x00ff));
8000335a:	0e 9b       	mov	r11,r7
8000335c:	5c 5b       	castu.b	r11
8000335e:	fe 7c 24 00 	mov	r12,-56320
80003362:	f0 1f 00 06 	mcall	80003378 <_writeRegister+0x78>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
80003366:	30 0b       	mov	r11,0
80003368:	fe 7c 24 00 	mov	r12,-56320
8000336c:	f0 1f 00 04 	mcall	8000337c <_writeRegister+0x7c>
}
80003370:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003374:	80 00       	ld.sh	r0,r0[0x0]
80003376:	2c e6       	sub	r6,-50
80003378:	80 00       	ld.sh	r0,r0[0x0]
8000337a:	2e 16       	sub	r6,-31
8000337c:	80 00       	ld.sh	r0,r0[0x0]
8000337e:	2d 32       	sub	r2,-45

80003380 <_setStart>:
	spi_write( SCREEN_SPI, (uint8_t)(data >> 8));
	spi_write( SCREEN_SPI, (uint8_t)(data & 0x00ff));
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
}

static void _setStart(Vector2 position){
80003380:	eb cd 40 10 	pushm	r4,lr
80003384:	fa c4 ff f8 	sub	r4,sp,-8
	_writeRegister(R61580_ADDRESS_HORIZONTAL, position.y);
80003388:	09 ab       	ld.ub	r11,r4[0x2]
8000338a:	32 0c       	mov	r12,32
8000338c:	f0 1f 00 04 	mcall	8000339c <_setStart+0x1c>
	_writeRegister(R61580_ADDRESS_VERTICAL	, position.x);
80003390:	88 8b       	ld.uh	r11,r4[0x0]
80003392:	32 1c       	mov	r12,33
80003394:	f0 1f 00 02 	mcall	8000339c <_setStart+0x1c>
}
80003398:	e3 cd 80 10 	ldm	sp++,r4,pc
8000339c:	80 00       	ld.sh	r0,r0[0x0]
8000339e:	33 00       	mov	r0,48

800033a0 <_setLimits>:

static void _setLimits(Rectangle rect){
800033a0:	eb cd 40 10 	pushm	r4,lr
800033a4:	fa c4 ff f8 	sub	r4,sp,-8
	_writeRegister(R61580_ADD_HSA, rect.bottomLeft.y);
800033a8:	09 ab       	ld.ub	r11,r4[0x2]
800033aa:	35 0c       	mov	r12,80
800033ac:	f0 1f 00 08 	mcall	800033cc <_setLimits+0x2c>
	_writeRegister(R61580_ADD_HEA, rect.topRight.y);
800033b0:	09 eb       	ld.ub	r11,r4[0x6]
800033b2:	35 1c       	mov	r12,81
800033b4:	f0 1f 00 06 	mcall	800033cc <_setLimits+0x2c>
	_writeRegister(R61580_ADD_VSA, rect.bottomLeft.x);
800033b8:	88 8b       	ld.uh	r11,r4[0x0]
800033ba:	35 2c       	mov	r12,82
800033bc:	f0 1f 00 04 	mcall	800033cc <_setLimits+0x2c>
	_writeRegister(R61580_ADD_VEA, rect.topRight.x);
800033c0:	88 ab       	ld.uh	r11,r4[0x4]
800033c2:	35 2c       	mov	r12,82
800033c4:	f0 1f 00 02 	mcall	800033cc <_setLimits+0x2c>
}
800033c8:	e3 cd 80 10 	ldm	sp++,r4,pc
800033cc:	80 00       	ld.sh	r0,r0[0x0]
800033ce:	33 00       	mov	r0,48

800033d0 <_selectRegister>:

	data = data_low + (data_high << 8);
	return data;
}

static void _selectRegister(uint8_t address){
800033d0:	eb cd 40 80 	pushm	r7,lr
800033d4:	18 97       	mov	r7,r12
	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
800033d6:	30 0b       	mov	r11,0
800033d8:	fe 7c 24 00 	mov	r12,-56320
800033dc:	f0 1f 00 0c 	mcall	8000340c <_selectRegister+0x3c>
	spi_write(SCREEN_SPI, LCD_ID_WRITE_INDEX);
800033e0:	37 0b       	mov	r11,112
800033e2:	fe 7c 24 00 	mov	r12,-56320
800033e6:	f0 1f 00 0b 	mcall	80003410 <_selectRegister+0x40>
	spi_write(SCREEN_SPI, 0x00);
800033ea:	30 0b       	mov	r11,0
800033ec:	fe 7c 24 00 	mov	r12,-56320
800033f0:	f0 1f 00 08 	mcall	80003410 <_selectRegister+0x40>
	spi_write(SCREEN_SPI, address);
800033f4:	0e 9b       	mov	r11,r7
800033f6:	fe 7c 24 00 	mov	r12,-56320
800033fa:	f0 1f 00 06 	mcall	80003410 <_selectRegister+0x40>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
800033fe:	30 0b       	mov	r11,0
80003400:	fe 7c 24 00 	mov	r12,-56320
80003404:	f0 1f 00 04 	mcall	80003414 <_selectRegister+0x44>
}
80003408:	e3 cd 80 80 	ldm	sp++,r7,pc
8000340c:	80 00       	ld.sh	r0,r0[0x0]
8000340e:	2c e6       	sub	r6,-50
80003410:	80 00       	ld.sh	r0,r0[0x0]
80003412:	2e 16       	sub	r6,-31
80003414:	80 00       	ld.sh	r0,r0[0x0]
80003416:	2d 32       	sub	r2,-45

80003418 <_writeRAM>:
	_writeRegister(R61580_PANEL_CONTROL3, 0x0701);		// Sets VCOM equalize period
	
	_writeRegister(R61580_DISPLAY_CONTROL1, 0x0100);		//Display Control 1
}

static void _writeRAM(uint16_t data){
80003418:	eb cd 40 80 	pushm	r7,lr
8000341c:	18 97       	mov	r7,r12
	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
8000341e:	30 0b       	mov	r11,0
80003420:	fe 7c 24 00 	mov	r12,-56320
80003424:	f0 1f 00 0d 	mcall	80003458 <_writeRAM+0x40>
	spi_write( SCREEN_SPI, LCD_ID_WRITE_GRAM);
80003428:	37 2b       	mov	r11,114
8000342a:	fe 7c 24 00 	mov	r12,-56320
8000342e:	f0 1f 00 0c 	mcall	8000345c <_writeRAM+0x44>

	spi_write( SCREEN_SPI, (uint8_t)(data >> 8));
80003432:	f7 d7 c1 08 	bfextu	r11,r7,0x8,0x8
80003436:	fe 7c 24 00 	mov	r12,-56320
8000343a:	f0 1f 00 09 	mcall	8000345c <_writeRAM+0x44>
	spi_write( SCREEN_SPI, (uint8_t)(data & 0x00ff));
8000343e:	0e 9b       	mov	r11,r7
80003440:	5c 5b       	castu.b	r11
80003442:	fe 7c 24 00 	mov	r12,-56320
80003446:	f0 1f 00 06 	mcall	8000345c <_writeRAM+0x44>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
8000344a:	30 0b       	mov	r11,0
8000344c:	fe 7c 24 00 	mov	r12,-56320
80003450:	f0 1f 00 04 	mcall	80003460 <_writeRAM+0x48>
}
80003454:	e3 cd 80 80 	ldm	sp++,r7,pc
80003458:	80 00       	ld.sh	r0,r0[0x0]
8000345a:	2c e6       	sub	r6,-50
8000345c:	80 00       	ld.sh	r0,r0[0x0]
8000345e:	2e 16       	sub	r6,-31
80003460:	80 00       	ld.sh	r0,r0[0x0]
80003462:	2d 32       	sub	r2,-45

80003464 <screen_SetPixels>:
	_selectRegister(R61580_DATA_WRITE);
	_writeRAM(color.value);
	spi_unselectChip(SCREEN_SPI,SCREEN_SPI_NPCS);
}

void screen_SetPixels(Rectangle rect, Color color){
80003464:	eb cd 40 d0 	pushm	r4,r6-r7,lr
80003468:	20 3d       	sub	sp,12
8000346a:	fa c4 ff e4 	sub	r4,sp,-28
	rectangle_VerifySize(&rect, SCREEN_WIDTH, SCREEN_HEIGHT);
8000346e:	e0 6a 00 f0 	mov	r10,240
80003472:	e0 6b 01 40 	mov	r11,320
80003476:	08 9c       	mov	r12,r4
80003478:	f0 1f 00 1b 	mcall	800034e4 <screen_SetPixels+0x80>

	_setLimits(rect);
8000347c:	e8 e8 00 00 	ld.d	r8,r4[0]
80003480:	bb 29       	st.d	--sp,r8
80003482:	f0 1f 00 1a 	mcall	800034e8 <screen_SetPixels+0x84>
	_setStart(rect.bottomLeft);
80003486:	68 08       	ld.w	r8,r4[0x0]
80003488:	1a d8       	st.w	--sp,r8
8000348a:	f0 1f 00 19 	mcall	800034ec <screen_SetPixels+0x88>

	_selectRegister(R61580_DATA_WRITE);
8000348e:	32 2c       	mov	r12,34
80003490:	f0 1f 00 18 	mcall	800034f0 <screen_SetPixels+0x8c>
	volatile c = rectangle_GetArea(rect);
80003494:	e8 e8 00 00 	ld.d	r8,r4[0]
80003498:	bb 29       	st.d	--sp,r8
8000349a:	f0 1f 00 17 	mcall	800034f4 <screen_SetPixels+0x90>
8000349e:	50 5c       	stdsp	sp[0x14],r12
	for(uint32_t count = c; count > 0; count--){
800034a0:	40 57       	lddsp	r7,sp[0x14]
800034a2:	2f bd       	sub	sp,-20
800034a4:	58 07       	cp.w	r7,0
800034a6:	c0 70       	breq	800034b4 <screen_SetPixels+0x50>
		_writeRAM(color.value);
800034a8:	88 c6       	ld.uh	r6,r4[0x8]
800034aa:	0c 9c       	mov	r12,r6
800034ac:	f0 1f 00 13 	mcall	800034f8 <screen_SetPixels+0x94>
	_setLimits(rect);
	_setStart(rect.bottomLeft);

	_selectRegister(R61580_DATA_WRITE);
	volatile c = rectangle_GetArea(rect);
	for(uint32_t count = c; count > 0; count--){
800034b0:	20 17       	sub	r7,1
800034b2:	cf c1       	brne	800034aa <screen_SetPixels+0x46>
		_writeRAM(color.value);
	}

	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
800034b4:	30 0b       	mov	r11,0
800034b6:	fe 7c 24 00 	mov	r12,-56320
800034ba:	f0 1f 00 11 	mcall	800034fc <screen_SetPixels+0x98>
	
	_setLimits(Rect(0,0,SCREEN_WIDTH,SCREEN_HEIGHT));
800034be:	e0 68 00 f0 	mov	r8,240
800034c2:	e0 69 01 40 	mov	r9,320
800034c6:	30 0a       	mov	r10,0
800034c8:	14 9b       	mov	r11,r10
800034ca:	fa cc ff fc 	sub	r12,sp,-4
800034ce:	f0 1f 00 0d 	mcall	80003500 <screen_SetPixels+0x9c>
800034d2:	fa e8 00 04 	ld.d	r8,sp[4]
800034d6:	bb 29       	st.d	--sp,r8
800034d8:	f0 1f 00 04 	mcall	800034e8 <screen_SetPixels+0x84>
800034dc:	2f ed       	sub	sp,-8
}
800034de:	2f dd       	sub	sp,-12
800034e0:	e3 cd 80 d0 	ldm	sp++,r4,r6-r7,pc
800034e4:	80 00       	ld.sh	r0,r0[0x0]
800034e6:	32 c6       	mov	r6,44
800034e8:	80 00       	ld.sh	r0,r0[0x0]
800034ea:	33 a0       	mov	r0,58
800034ec:	80 00       	ld.sh	r0,r0[0x0]
800034ee:	33 80       	mov	r0,56
800034f0:	80 00       	ld.sh	r0,r0[0x0]
800034f2:	33 d0       	mov	r0,61
800034f4:	80 00       	ld.sh	r0,r0[0x0]
800034f6:	32 9c       	mov	r12,41
800034f8:	80 00       	ld.sh	r0,r0[0x0]
800034fa:	34 18       	mov	r8,65
800034fc:	80 00       	ld.sh	r0,r0[0x0]
800034fe:	2d 32       	sub	r2,-45
80003500:	80 00       	ld.sh	r0,r0[0x0]
80003502:	32 f0       	mov	r0,47

80003504 <screen_Init>:

static void _powerUp();
static void _reset();
static void _setPWM();

void screen_Init(){
80003504:	eb cd 40 80 	pushm	r7,lr
80003508:	21 8d       	sub	sp,96
	{
		{PIN_SCK_SPI0,  FCT_SCK_SPI0 },			// SPI Clock.
		{PIN_MISO_SPI0, FCT_MISO_SPI0},			// MISO.
		{PIN_MOSI_SPI0, FCT_MOSI_SPI0},			// MOSI.
		{PIN_NPCS_TFT,  FCT_NPCS_TFT}			// Chip Select NPCS0 pour l'cran TFT.
	};
8000350a:	fe f8 03 a2 	ld.w	r8,pc[930]
8000350e:	fa cc ff c0 	sub	r12,sp,-64
80003512:	f0 ea 00 00 	ld.d	r10,r8[0]
80003516:	f8 eb 00 00 	st.d	r12[0],r10
8000351a:	f0 ea 00 08 	ld.d	r10,r8[8]
8000351e:	f8 eb 00 08 	st.d	r12[8],r10
80003522:	f0 ea 00 10 	ld.d	r10,r8[16]
80003526:	f8 eb 00 10 	st.d	r12[16],r10
8000352a:	f0 e8 00 18 	ld.d	r8,r8[24]
8000352e:	f8 e9 00 18 	st.d	r12[24],r8
		.spck_delay		= 	1,					// Delay entre CS et SPCK.
		.trans_delay	= 	0,					// Delay entre deux transfert.
		.stay_act		=	1,					// ?
		.spi_mode		= 	3,					// ?
		.modfdis		=	1					// ?
	};
80003532:	fe f8 03 7e 	ld.w	r8,pc[894]
80003536:	fa c7 ff d0 	sub	r7,sp,-48
8000353a:	f0 ea 00 00 	ld.d	r10,r8[0]
8000353e:	ee eb 00 00 	st.d	r7[0],r10
80003542:	f0 e8 00 08 	ld.d	r8,r8[8]
80003546:	ee e9 00 08 	st.d	r7[8],r8

	// Assign I/Os to SPI.
	gpio_enable_module(screenGPIO, sizeof(screenGPIO) / sizeof(screenGPIO[0]));
8000354a:	30 4b       	mov	r11,4
8000354c:	f0 1f 00 da 	mcall	800038b4 <screen_Init+0x3b0>
	// Initialize as master.
	spi_initMaster(AVR32_SPI0_ADDRESS, &screenOptions);
80003550:	0e 9b       	mov	r11,r7
80003552:	fe 7c 24 00 	mov	r12,-56320
80003556:	f0 1f 00 d9 	mcall	800038b8 <screen_Init+0x3b4>
	// Enable SPI module.
	spi_enable(AVR32_SPI0_ADDRESS);
8000355a:	fe 7c 24 00 	mov	r12,-56320
8000355e:	f0 1f 00 d8 	mcall	800038bc <screen_Init+0x3b8>
	// Initialize SD/MMC driver with SPI clock (PBA).
	spi_setupChipReg(AVR32_SPI0_ADDRESS, &screenOptions, BOARD_OSC0_HZ);
80003562:	e0 6a 90 00 	mov	r10,36864
80003566:	ea 1a 03 d0 	orh	r10,0x3d0
8000356a:	0e 9b       	mov	r11,r7
8000356c:	fe 7c 24 00 	mov	r12,-56320
80003570:	f0 1f 00 d4 	mcall	800038c0 <screen_Init+0x3bc>
	_writeRegister(R61580_ADD_VSA, rect.bottomLeft.x);
	_writeRegister(R61580_ADD_VEA, rect.topRight.x);
}

static void _reset(){
	gpio_clr_gpio_pin(PIN_RESET_TFT);
80003574:	30 ec       	mov	r12,14
80003576:	f0 1f 00 d4 	mcall	800038c4 <screen_Init+0x3c0>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000357a:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000357e:	e0 6a a8 00 	mov	r10,43008
80003582:	ea 1a 00 61 	orh	r10,0x61
80003586:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000358a:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000358e:	14 38       	cp.w	r8,r10
80003590:	e0 88 00 08 	brls	800035a0 <screen_Init+0x9c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003594:	12 38       	cp.w	r8,r9
80003596:	fe 98 ff fa 	brls	8000358a <screen_Init+0x86>
8000359a:	12 3a       	cp.w	r10,r9
8000359c:	c4 e3       	brcs	80003638 <screen_Init+0x134>
8000359e:	cf 6b       	rjmp	8000358a <screen_Init+0x86>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800035a0:	12 38       	cp.w	r8,r9
800035a2:	e0 8b 00 4b 	brhi	80003638 <screen_Init+0x134>
800035a6:	12 3a       	cp.w	r10,r9
800035a8:	c4 83       	brcs	80003638 <screen_Init+0x134>
800035aa:	cf 0b       	rjmp	8000358a <screen_Init+0x86>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800035ac:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800035b0:	14 38       	cp.w	r8,r10
800035b2:	e0 88 00 08 	brls	800035c2 <screen_Init+0xbe>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800035b6:	12 38       	cp.w	r8,r9
800035b8:	fe 98 ff fa 	brls	800035ac <screen_Init+0xa8>
800035bc:	12 3a       	cp.w	r10,r9
800035be:	c4 73       	brcs	8000364c <screen_Init+0x148>
800035c0:	cf 6b       	rjmp	800035ac <screen_Init+0xa8>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800035c2:	12 38       	cp.w	r8,r9
800035c4:	e0 8b 00 44 	brhi	8000364c <screen_Init+0x148>
800035c8:	12 3a       	cp.w	r10,r9
800035ca:	c4 13       	brcs	8000364c <screen_Init+0x148>
800035cc:	cf 0b       	rjmp	800035ac <screen_Init+0xa8>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800035ce:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800035d2:	14 38       	cp.w	r8,r10
800035d4:	e0 88 00 08 	brls	800035e4 <screen_Init+0xe0>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800035d8:	12 38       	cp.w	r8,r9
800035da:	fe 98 ff fa 	brls	800035ce <screen_Init+0xca>
800035de:	12 3a       	cp.w	r10,r9
800035e0:	c4 73       	brcs	8000366e <screen_Init+0x16a>
800035e2:	cf 6b       	rjmp	800035ce <screen_Init+0xca>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800035e4:	12 38       	cp.w	r8,r9
800035e6:	e0 8b 00 44 	brhi	8000366e <screen_Init+0x16a>
800035ea:	12 3a       	cp.w	r10,r9
800035ec:	c4 13       	brcs	8000366e <screen_Init+0x16a>
800035ee:	cf 0b       	rjmp	800035ce <screen_Init+0xca>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800035f0:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800035f4:	14 38       	cp.w	r8,r10
800035f6:	e0 88 00 08 	brls	80003606 <screen_Init+0x102>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800035fa:	12 38       	cp.w	r8,r9
800035fc:	fe 98 ff fa 	brls	800035f0 <screen_Init+0xec>
80003600:	12 3a       	cp.w	r10,r9
80003602:	c5 43       	brcs	800036aa <screen_Init+0x1a6>
80003604:	cf 6b       	rjmp	800035f0 <screen_Init+0xec>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003606:	12 38       	cp.w	r8,r9
80003608:	e0 8b 00 51 	brhi	800036aa <screen_Init+0x1a6>
8000360c:	12 3a       	cp.w	r10,r9
8000360e:	c4 e3       	brcs	800036aa <screen_Init+0x1a6>
80003610:	cf 0b       	rjmp	800035f0 <screen_Init+0xec>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003612:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003616:	14 38       	cp.w	r8,r10
80003618:	e0 88 00 09 	brls	8000362a <screen_Init+0x126>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000361c:	12 38       	cp.w	r8,r9
8000361e:	fe 98 ff fa 	brls	80003612 <screen_Init+0x10e>
80003622:	12 3a       	cp.w	r10,r9
80003624:	e0 83 00 a0 	brlo	80003764 <screen_Init+0x260>
80003628:	cf 5b       	rjmp	80003612 <screen_Init+0x10e>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000362a:	12 38       	cp.w	r8,r9
8000362c:	e0 8b 00 9c 	brhi	80003764 <screen_Init+0x260>
80003630:	12 3a       	cp.w	r10,r9
80003632:	e0 83 00 99 	brlo	80003764 <screen_Init+0x260>
80003636:	ce eb       	rjmp	80003612 <screen_Init+0x10e>
	// 50us delay
	cpu_delay_ms( 100, BOARD_OSC0_HZ);

	gpio_set_gpio_pin(PIN_RESET_TFT);
80003638:	30 ec       	mov	r12,14
8000363a:	f0 1f 00 a4 	mcall	800038c8 <screen_Init+0x3c4>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000363e:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003642:	e4 69 e2 00 	mov	r9,320000
80003646:	f0 09 00 0a 	add	r10,r8,r9
8000364a:	cb 1b       	rjmp	800035ac <screen_Init+0xa8>
	{
		ID = _readRegister(0x00);
	}
	
	// Synchronization after reset
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
8000364c:	30 0b       	mov	r11,0
8000364e:	16 9c       	mov	r12,r11
80003650:	f0 1f 00 9f 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
80003654:	30 0b       	mov	r11,0
80003656:	16 9c       	mov	r12,r11
80003658:	f0 1f 00 9d 	mcall	800038cc <screen_Init+0x3c8>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000365c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003660:	e0 6a a8 00 	mov	r10,43008
80003664:	ea 1a 00 61 	orh	r10,0x61
80003668:	f0 0a 00 0a 	add	r10,r8,r10
8000366c:	cb 1b       	rjmp	800035ce <screen_Init+0xca>
	cpu_delay_ms(100, BOARD_OSC0_HZ);
	
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
8000366e:	30 0b       	mov	r11,0
80003670:	16 9c       	mov	r12,r11
80003672:	f0 1f 00 97 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
80003676:	30 0b       	mov	r11,0
80003678:	16 9c       	mov	r12,r11
8000367a:	f0 1f 00 95 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
8000367e:	30 0b       	mov	r11,0
80003680:	16 9c       	mov	r12,r11
80003682:	f0 1f 00 93 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
80003686:	30 0b       	mov	r11,0
80003688:	16 9c       	mov	r12,r11
8000368a:	f0 1f 00 91 	mcall	800038cc <screen_Init+0x3c8>
	// Setup display
	_writeRegister(R61580_NVM_CONTROL, (uint16_t) (1 << CALB));	// CALB=1
8000368e:	30 1b       	mov	r11,1
80003690:	e0 6c 00 a4 	mov	r12,164
80003694:	f0 1f 00 8e 	mcall	800038cc <screen_Init+0x3c8>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003698:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000369c:	e0 6a a8 00 	mov	r10,43008
800036a0:	ea 1a 00 61 	orh	r10,0x61
800036a4:	f0 0a 00 0a 	add	r10,r8,r10
800036a8:	ca 4b       	rjmp	800035f0 <screen_Init+0xec>
	
	cpu_delay_ms(100, BOARD_OSC0_HZ);
	_writeRegister(R61580_DRIVER_OUTPUT, 0xA700);		// Driver Output Control
800036aa:	e0 6b a7 00 	mov	r11,42752
800036ae:	36 0c       	mov	r12,96
800036b0:	f0 1f 00 87 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_DISPLAY_CONTROL2, 0x0808);		// Display Control BP=8, FP=8
800036b4:	e0 6b 08 08 	mov	r11,2056
800036b8:	30 8c       	mov	r12,8
800036ba:	f0 1f 00 85 	mcall	800038cc <screen_Init+0x3c8>
	
	//Gamma Setting:
	_writeRegister(R61580_Y_CONTROL0, 0x0203);		// y control
800036be:	e0 6b 02 03 	mov	r11,515
800036c2:	33 0c       	mov	r12,48
800036c4:	f0 1f 00 82 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL1, 0x080F);		// y control
800036c8:	e0 6b 08 0f 	mov	r11,2063
800036cc:	33 1c       	mov	r12,49
800036ce:	f0 1f 00 80 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL2, 0x0401);		// y control
800036d2:	e0 6b 04 01 	mov	r11,1025
800036d6:	33 2c       	mov	r12,50
800036d8:	f0 1f 00 7d 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL3, 0x050B);		// y control
800036dc:	e0 6b 05 0b 	mov	r11,1291
800036e0:	33 3c       	mov	r12,51
800036e2:	f0 1f 00 7b 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL4, 0x3330);		// y control
800036e6:	e0 6b 33 30 	mov	r11,13104
800036ea:	33 4c       	mov	r12,52
800036ec:	f0 1f 00 78 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL5, 0x0B05);		// y control
800036f0:	e0 6b 0b 05 	mov	r11,2821
800036f4:	33 5c       	mov	r12,53
800036f6:	f0 1f 00 76 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL6, 0x0005);		// y control
800036fa:	30 5b       	mov	r11,5
800036fc:	33 6c       	mov	r12,54
800036fe:	f0 1f 00 74 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL7, 0x0F08);		// y control
80003702:	e0 6b 0f 08 	mov	r11,3848
80003706:	33 7c       	mov	r12,55
80003708:	f0 1f 00 71 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL8, 0x0302);		// y control
8000370c:	e0 6b 03 02 	mov	r11,770
80003710:	33 8c       	mov	r12,56
80003712:	f0 1f 00 6f 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL9, 0x3033);		// y control
80003716:	e0 6b 30 33 	mov	r11,12339
8000371a:	33 9c       	mov	r12,57
8000371c:	f0 1f 00 6c 	mcall	800038cc <screen_Init+0x3c8>
	
	//Power Setting:
	
	_writeRegister(R61580_PANEL_CONTROL1, 0x0018);	// 80Hz
80003720:	31 8b       	mov	r11,24
80003722:	e0 6c 00 90 	mov	r12,144
80003726:	f0 1f 00 6a 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL1, 0x0530);	// Power Control
8000372a:	e0 6b 05 30 	mov	r11,1328
8000372e:	31 0c       	mov	r12,16
80003730:	f0 1f 00 67 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL2, 0x0237);
80003734:	e0 6b 02 37 	mov	r11,567
80003738:	31 1c       	mov	r12,17
8000373a:	f0 1f 00 65 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL3, 0x01BF);
8000373e:	e0 6b 01 bf 	mov	r11,447
80003742:	31 2c       	mov	r12,18
80003744:	f0 1f 00 62 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL4, 0x1000);
80003748:	e0 6b 10 00 	mov	r11,4096
8000374c:	31 3c       	mov	r12,19
8000374e:	f0 1f 00 60 	mcall	800038cc <screen_Init+0x3c8>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003752:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003756:	e0 6a 50 00 	mov	r10,20480
8000375a:	ea 1a 00 c3 	orh	r10,0xc3
8000375e:	f0 0a 00 0a 	add	r10,r8,r10
80003762:	c5 8b       	rjmp	80003612 <screen_Init+0x10e>
	
	cpu_delay_ms(200, BOARD_OSC0_HZ);

	_writeRegister(R61580_DRIVER_CONTROL, 0x0000  | (1 << SS));
80003764:	e0 6b 01 00 	mov	r11,256
80003768:	30 1c       	mov	r12,1
8000376a:	f0 1f 00 59 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_WAVE_CONTROL, 0x0200);
8000376e:	e0 6b 02 00 	mov	r11,512
80003772:	30 2c       	mov	r12,2
80003774:	f0 1f 00 56 	mcall	800038cc <screen_Init+0x3c8>
	//_write(R61580_ENTRY_MODE, 0x0000 | (1 << ORG) | (1 << ID0) | (1 << AM));
	_writeRegister(R61580_ENTRY_MODE, 0x0000 | (1 << ID1) | (1 << ID0));
80003778:	33 0b       	mov	r11,48
8000377a:	30 3c       	mov	r12,3
8000377c:	f0 1f 00 54 	mcall	800038cc <screen_Init+0x3c8>
	_write(R61580_ENTRY_MODE, 0x0000 | (1 << ID0) | (1 << AM));
	#else
	_write(R61580_ENTRY_MODE, 0x0000 | (1 << ID1) | (1 << ID0));
	#endif*/
	
	_writeRegister(R61580_DISPLAY_CONTROL3, 0x0001);		//Scan Cycle
80003780:	30 1b       	mov	r11,1
80003782:	30 9c       	mov	r12,9
80003784:	f0 1f 00 52 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_DISPLAY_CONTROL4, 0x0008);		//Sets output interval FMARK
80003788:	30 8b       	mov	r11,8
8000378a:	30 ac       	mov	r12,10
8000378c:	f0 1f 00 50 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_INTERFACE_CONTROL1, 0x0000);	//Sets the interface format
80003790:	30 0b       	mov	r11,0
80003792:	30 cc       	mov	r12,12
80003794:	f0 1f 00 4e 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_MARKER_POSITION, 0xD000);		//Sets the output position
80003798:	e0 6b d0 00 	mov	r11,53248
8000379c:	30 dc       	mov	r12,13
8000379e:	f0 1f 00 4c 	mcall	800038cc <screen_Init+0x3c8>
	
	_writeRegister(R61580_VCOM, 0x0030);					//Sets equalize function control bit
800037a2:	33 0b       	mov	r11,48
800037a4:	30 ec       	mov	r12,14
800037a6:	f0 1f 00 4a 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_INTEFACE_CONTROL2, 0x0000);	//Sets the signal polarity
800037aa:	30 0b       	mov	r11,0
800037ac:	30 fc       	mov	r12,15
800037ae:	f0 1f 00 48 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_ADDRESS_HORIZONTAL, 0);
800037b2:	30 0b       	mov	r11,0
800037b4:	32 0c       	mov	r12,32
800037b6:	f0 1f 00 46 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_ADDRESS_VERTICAL, 0);			//A frame memory address Set
800037ba:	30 0b       	mov	r11,0
800037bc:	32 1c       	mov	r12,33
800037be:	f0 1f 00 44 	mcall	800038cc <screen_Init+0x3c8>
	
	_writeRegister(R61580_NVM_READ2, 0x002E);			// Selects the factor of VREG1OUT 0x77
800037c2:	32 eb       	mov	r11,46
800037c4:	32 9c       	mov	r12,41
800037c6:	f0 1f 00 42 	mcall	800038cc <screen_Init+0x3c8>
	
	_writeRegister(R61580_ADD_HSA, 0);				// Adresse window Horizontal frame Address (Start Address)
800037ca:	30 0b       	mov	r11,0
800037cc:	35 0c       	mov	r12,80
800037ce:	f0 1f 00 40 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_ADD_HEA, SCREEN_HEIGHT);		// Adresse window Horizontal frame Address (End Address)
800037d2:	e0 6b 00 f0 	mov	r11,240
800037d6:	35 1c       	mov	r12,81
800037d8:	f0 1f 00 3d 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_ADD_VEA, 0);				// Adresse window Vertical frame Address (Start Address)
800037dc:	30 0b       	mov	r11,0
800037de:	35 2c       	mov	r12,82
800037e0:	f0 1f 00 3b 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_ADD_VSA, SCREEN_WIDTH);		// Adresse window Vertical frame Address (End Address)
800037e4:	e0 6b 01 40 	mov	r11,320
800037e8:	35 2c       	mov	r12,82
800037ea:	f0 1f 00 39 	mcall	800038cc <screen_Init+0x3c8>
	
	
	_writeRegister(R61580_BASE_IMAGE, (uint16_t) (1 << REV));	// Base image Display Control
800037ee:	30 1b       	mov	r11,1
800037f0:	36 1c       	mov	r12,97
800037f2:	f0 1f 00 37 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_SCROLL_VERTICAL, 0x0000);
800037f6:	30 0b       	mov	r11,0
800037f8:	36 ac       	mov	r12,106
800037fa:	f0 1f 00 35 	mcall	800038cc <screen_Init+0x3c8>
	
	_writeRegister(R61580_PARTIAL_DISPLAY, 0x0000);		// Sets the display position of partial image
800037fe:	30 0b       	mov	r11,0
80003800:	e0 6c 00 80 	mov	r12,128
80003804:	f0 1f 00 32 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_PARTIAL_FRAME1, 0x0000);		// Sets the start Line Address
80003808:	30 0b       	mov	r11,0
8000380a:	e0 6c 00 81 	mov	r12,129
8000380e:	f0 1f 00 30 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_PARTIAL_FRAME2, 0x005F);		// Sets the end Line Address
80003812:	35 fb       	mov	r11,95
80003814:	e0 6c 00 82 	mov	r12,130
80003818:	f0 1f 00 2d 	mcall	800038cc <screen_Init+0x3c8>
	_writeRegister(R61580_PANEL_CONTROL3, 0x0701);		// Sets VCOM equalize period
8000381c:	e0 6b 07 01 	mov	r11,1793
80003820:	e0 6c 00 93 	mov	r12,147
80003824:	f0 1f 00 2a 	mcall	800038cc <screen_Init+0x3c8>
	
	_writeRegister(R61580_DISPLAY_CONTROL1, 0x0100);		//Display Control 1
80003828:	e0 6b 01 00 	mov	r11,256
8000382c:	30 7c       	mov	r12,7
8000382e:	f0 1f 00 28 	mcall	800038cc <screen_Init+0x3c8>
	{
		.diva = AVR32_PWM_DIVA_CLK_OFF,
		.divb = AVR32_PWM_DIVB_CLK_OFF,
		.prea = AVR32_PWM_PREA_MCK,
		.preb = AVR32_PWM_PREB_MCK
	};
80003832:	30 08       	mov	r8,0
80003834:	50 88       	stdsp	sp[0x20],r8
80003836:	50 98       	stdsp	sp[0x24],r8
80003838:	50 a8       	stdsp	sp[0x28],r8
8000383a:	50 b8       	stdsp	sp[0x2c],r8
		
	volatile avr32_pwm_channel_t pwm_channel = { .ccnt = 0 };
8000383c:	30 0a       	mov	r10,0
8000383e:	30 0b       	mov	r11,0
80003840:	fa eb 00 00 	st.d	sp[0],r10
80003844:	fa c9 ff f8 	sub	r9,sp,-8
80003848:	f2 eb 00 00 	st.d	r9[0],r10
8000384c:	fa c9 ff f0 	sub	r9,sp,-16
80003850:	f2 eb 00 00 	st.d	r9[0],r10
80003854:	fa c9 ff e8 	sub	r9,sp,-24
80003858:	f2 eb 00 00 	st.d	r9[0],r10

	// With these settings, the output waveform period will be:
	// (115200/256)/20 == 22.5Hz == (MCK/prescaler)/period, with
	// MCK == 115200Hz, prescaler == 256, period == 20. 

	pwm_channel.cdty = 1; // Channel duty cycle, should be < CPRD. 
8000385c:	30 1b       	mov	r11,1
8000385e:	50 1b       	stdsp	sp[0x4],r11
	pwm_channel.cprd = 20; // Channel period. 
80003860:	31 49       	mov	r9,20
80003862:	50 29       	stdsp	sp[0x8],r9
	pwm_channel.cupd = 0; // Channel update is not used here. 
80003864:	50 48       	stdsp	sp[0x10],r8
	pwm_channel.CMR.calg = PWM_MODE_LEFT_ALIGNED; // Channel mode. 
80003866:	40 09       	lddsp	r9,sp[0x0]
80003868:	f3 d8 d1 01 	bfins	r9,r8,0x8,0x1
8000386c:	50 09       	stdsp	sp[0x0],r9
	pwm_channel.CMR.cpol = PWM_POLARITY_LOW;      // Channel polarity. 
8000386e:	40 09       	lddsp	r9,sp[0x0]
80003870:	f3 d8 d1 21 	bfins	r9,r8,0x9,0x1
80003874:	50 09       	stdsp	sp[0x0],r9
	pwm_channel.CMR.cpd = PWM_UPDATE_DUTY;        // Not used the first time. 
80003876:	40 09       	lddsp	r9,sp[0x0]
80003878:	f3 d8 d1 41 	bfins	r9,r8,0xa,0x1
8000387c:	50 09       	stdsp	sp[0x0],r9
	pwm_channel.CMR.cpre = AVR32_PWM_CPRE_MCK_DIV_32; // Channel prescaler. 
8000387e:	40 08       	lddsp	r8,sp[0x0]
80003880:	30 57       	mov	r7,5
80003882:	f1 d7 d0 04 	bfins	r8,r7,0x0,0x4
80003886:	50 08       	stdsp	sp[0x0],r8
	
	// Enable the alternative mode of the output pin to connect it to the PWM
	// module within the device. 
	gpio_enable_module_pin(PIN_PWM_TFT, FCT_PWM_TFT);
80003888:	33 cc       	mov	r12,60
8000388a:	f0 1f 00 12 	mcall	800038d0 <screen_Init+0x3cc>

	// Initialize the PWM module. 
	pwm_init(&pwm_opt);
8000388e:	fa cc ff e0 	sub	r12,sp,-32
80003892:	f0 1f 00 11 	mcall	800038d4 <screen_Init+0x3d0>

	// Set channel configuration to channel 0. 
	pwm_channel_init(5, &pwm_channel);
80003896:	1a 9b       	mov	r11,sp
80003898:	0e 9c       	mov	r12,r7
8000389a:	f0 1f 00 10 	mcall	800038d8 <screen_Init+0x3d4>

	// Start channel 0. 
	pwm_start_channels(1 << 5);
8000389e:	32 0c       	mov	r12,32
800038a0:	f0 1f 00 0f 	mcall	800038dc <screen_Init+0x3d8>
	spi_setupChipReg(AVR32_SPI0_ADDRESS, &screenOptions, BOARD_OSC0_HZ);

	_reset();
	_powerUp();
	_setPWM();
}
800038a4:	2e 8d       	sub	sp,-96
800038a6:	e3 cd 80 80 	ldm	sp++,r7,pc
800038aa:	00 00       	add	r0,r0
800038ac:	80 00       	ld.sh	r0,r0[0x0]
800038ae:	44 a0       	lddsp	r0,sp[0x128]
800038b0:	80 00       	ld.sh	r0,r0[0x0]
800038b2:	44 c0       	lddsp	r0,sp[0x130]
800038b4:	80 00       	ld.sh	r0,r0[0x0]
800038b6:	28 a0       	sub	r0,-118
800038b8:	80 00       	ld.sh	r0,r0[0x0]
800038ba:	2c 82       	sub	r2,-56
800038bc:	80 00       	ld.sh	r0,r0[0x0]
800038be:	2e 10       	sub	r0,-31
800038c0:	80 00       	ld.sh	r0,r0[0x0]
800038c2:	2d 58       	sub	r8,-43
800038c4:	80 00       	ld.sh	r0,r0[0x0]
800038c6:	29 5a       	sub	r10,-107
800038c8:	80 00       	ld.sh	r0,r0[0x0]
800038ca:	29 3e       	sub	lr,-109
800038cc:	80 00       	ld.sh	r0,r0[0x0]
800038ce:	33 00       	mov	r0,48
800038d0:	80 00       	ld.sh	r0,r0[0x0]
800038d2:	28 4e       	sub	lr,-124
800038d4:	80 00       	ld.sh	r0,r0[0x0]
800038d6:	2c 1c       	sub	r12,-63
800038d8:	80 00       	ld.sh	r0,r0[0x0]
800038da:	2b d4       	sub	r4,-67
800038dc:	80 00       	ld.sh	r0,r0[0x0]
800038de:	2c 0a       	sub	r10,-64

800038e0 <twi_init>:
	INTC_register_interrupt (&tc0_irq, AVR32_TC_IRQ0, AVR32_INTC_INT1);
}


// RTC TWI configuration
void twi_init(void){
800038e0:	eb cd 40 80 	pushm	r7,lr
800038e4:	20 7d       	sub	sp,28
	gpio_set_gpio_pin(PIN_RTC_RST);
800038e6:	31 fc       	mov	r12,31
800038e8:	f0 1f 00 13 	mcall	80003934 <twi_init+0x54>
	gpio_set_gpio_pin(PIN_SDA);
800038ec:	31 dc       	mov	r12,29
800038ee:	f0 1f 00 12 	mcall	80003934 <twi_init+0x54>
	//cpu_delay_ms(500, BOARD_OSC0_HZ); // Test function
	gpio_clr_gpio_pin(PIN_RTC_RST);
800038f2:	31 fc       	mov	r12,31
800038f4:	f0 1f 00 11 	mcall	80003938 <twi_init+0x58>
	twi_options_t i2c_options =
	{
		.pba_hz = BOARD_OSC0_HZ,		// Vitesse du microcontrleur 
		.speed = TWI_MASTER_SPEED,		// Vitesse de transmission 100-400KHz
		.chip = (RTC_ADDRESS_WRITE >> 1)// Adresse du slave
	};
800038f8:	49 18       	lddpc	r8,8000393c <twi_init+0x5c>
800038fa:	fa c7 ff f0 	sub	r7,sp,-16
800038fe:	f0 ea 00 00 	ld.d	r10,r8[0]
80003902:	ee eb 00 00 	st.d	r7[0],r10
80003906:	70 28       	ld.w	r8,r8[0x8]
80003908:	8f 28       	st.w	r7[0x8],r8
	// Assign I/Os to TWI.
	const gpio_map_t TWI_GPIO_MAP =
	{
		{PIN_SCL, FCT_SCL},	// TWI Clock.
		{PIN_SDA, FCT_SDA}	// TWI Data.
	};
8000390a:	48 e8       	lddpc	r8,80003940 <twi_init+0x60>
8000390c:	1a 9c       	mov	r12,sp
8000390e:	f0 ea 00 00 	ld.d	r10,r8[0]
80003912:	fa eb 00 00 	st.d	sp[0],r10
80003916:	f0 e8 00 08 	ld.d	r8,r8[8]
8000391a:	fa e9 00 08 	st.d	sp[8],r8
	gpio_enable_module(TWI_GPIO_MAP, sizeof(TWI_GPIO_MAP) / sizeof(TWI_GPIO_MAP[0]));
8000391e:	30 2b       	mov	r11,2
80003920:	f0 1f 00 09 	mcall	80003944 <twi_init+0x64>
	twi_master_init(&AVR32_TWI, &i2c_options);
80003924:	0e 9b       	mov	r11,r7
80003926:	fe 7c 2c 00 	mov	r12,-54272
8000392a:	f0 1f 00 08 	mcall	80003948 <twi_init+0x68>
8000392e:	2f 9d       	sub	sp,-28
80003930:	e3 cd 80 80 	ldm	sp++,r7,pc
80003934:	80 00       	ld.sh	r0,r0[0x0]
80003936:	29 3e       	sub	lr,-109
80003938:	80 00       	ld.sh	r0,r0[0x0]
8000393a:	29 5a       	sub	r10,-107
8000393c:	80 00       	ld.sh	r0,r0[0x0]
8000393e:	44 f0       	lddsp	r0,sp[0x13c]
80003940:	80 00       	ld.sh	r0,r0[0x0]
80003942:	45 0c       	lddsp	r12,sp[0x140]
80003944:	80 00       	ld.sh	r0,r0[0x0]
80003946:	28 a0       	sub	r0,-118
80003948:	80 00       	ld.sh	r0,r0[0x0]
8000394a:	2f 10       	sub	r0,-15

8000394c <spi_init>:
	gpio_configure_group(1, 0x0000FFFF, GPIO_DIR_OUTPUT);
}



void spi_init(void) {
8000394c:	eb cd 40 80 	pushm	r7,lr
80003950:	20 cd       	sub	sp,48
	{
		{ PIN_NPCS_DA, FCT_NPCS_DA },
		{ PIN_SCK_SPI1, FCT_SCK_SPI1   },
		{ PIN_MISO_SPI1, FCT_MISO_SPI1 },
		{ PIN_MOSI_SPI1, FCT_MOSI_SPI1 }
	};
80003952:	49 b8       	lddpc	r8,800039bc <spi_init+0x70>
80003954:	fa cc ff f0 	sub	r12,sp,-16
80003958:	f0 ea 00 00 	ld.d	r10,r8[0]
8000395c:	f8 eb 00 00 	st.d	r12[0],r10
80003960:	f0 ea 00 08 	ld.d	r10,r8[8]
80003964:	f8 eb 00 08 	st.d	r12[8],r10
80003968:	f0 ea 00 10 	ld.d	r10,r8[16]
8000396c:	f8 eb 00 10 	st.d	r12[16],r10
80003970:	f0 e8 00 18 	ld.d	r8,r8[24]
80003974:	f8 e9 00 18 	st.d	r12[24],r8
		.spck_delay		= 	0,					// Delay entre CS et SPCK.
		.trans_delay	= 	0,					// Delay entre deux transfert.
		.stay_act		=	1,					// ?
		.spi_mode		= 	1,					// CPOL = 0 / NCPHA = 0 => mode = 1
		.modfdis		=	1					// ?
	};
80003978:	49 28       	lddpc	r8,800039c0 <spi_init+0x74>
8000397a:	1a 97       	mov	r7,sp
8000397c:	f0 ea 00 00 	ld.d	r10,r8[0]
80003980:	fa eb 00 00 	st.d	sp[0],r10
80003984:	f0 e8 00 08 	ld.d	r8,r8[8]
80003988:	fa e9 00 08 	st.d	sp[8],r8
	
	// Assigning IOs to SPI
	gpio_enable_module(DA2_SPI1_GPIO_MAP, sizeof (DA2_SPI1_GPIO_MAP)/ sizeof(DA2_SPI1_GPIO_MAP[0]));
8000398c:	30 4b       	mov	r11,4
8000398e:	f0 1f 00 0e 	mcall	800039c4 <spi_init+0x78>
	
	// Initializing SPI as master
	spi_initMaster((volatile avr32_spi_t*)AVR32_SPI1_ADDRESS, &spiOptionsDA2);
80003992:	1a 9b       	mov	r11,sp
80003994:	fe 7c 28 00 	mov	r12,-55296
80003998:	f0 1f 00 0c 	mcall	800039c8 <spi_init+0x7c>
	
	// Initializes volume control DAC
	spi_setupChipReg((volatile avr32_spi_t*)AVR32_SPI1_ADDRESS, &spiOptionsDA2, BOARD_OSC0_HZ);
8000399c:	e0 6a 90 00 	mov	r10,36864
800039a0:	ea 1a 03 d0 	orh	r10,0x3d0
800039a4:	1a 9b       	mov	r11,sp
800039a6:	fe 7c 28 00 	mov	r12,-55296
800039aa:	f0 1f 00 09 	mcall	800039cc <spi_init+0x80>
	
	spi_enable((volatile avr32_spi_t*)AVR32_SPI1_ADDRESS);
800039ae:	fe 7c 28 00 	mov	r12,-55296
800039b2:	f0 1f 00 08 	mcall	800039d0 <spi_init+0x84>
	
}
800039b6:	2f 4d       	sub	sp,-48
800039b8:	e3 cd 80 80 	ldm	sp++,r7,pc
800039bc:	80 00       	ld.sh	r0,r0[0x0]
800039be:	44 d0       	lddsp	r0,sp[0x134]
800039c0:	80 00       	ld.sh	r0,r0[0x0]
800039c2:	44 fc       	lddsp	r12,sp[0x13c]
800039c4:	80 00       	ld.sh	r0,r0[0x0]
800039c6:	28 a0       	sub	r0,-118
800039c8:	80 00       	ld.sh	r0,r0[0x0]
800039ca:	2c 82       	sub	r2,-56
800039cc:	80 00       	ld.sh	r0,r0[0x0]
800039ce:	2d 58       	sub	r8,-43
800039d0:	80 00       	ld.sh	r0,r0[0x0]
800039d2:	2e 10       	sub	r0,-31

800039d4 <board_init>:
#define TWI_MASTER_SPEED 100000
#define RTC_ADDRESS_WRITE 0xD0



void board_init(void) {
800039d4:	d4 01       	pushm	lr
	sysclk_init();
800039d6:	f0 1f 00 09 	mcall	800039f8 <board_init+0x24>
	
	Disable_global_interrupt();
800039da:	d3 03       	ssrf	0x10
	// Configuration des vecteurs d'interruption:
	// Initialize and enable interrupt
	irq_initialize_vectors();
800039dc:	f0 1f 00 08 	mcall	800039fc <board_init+0x28>
	cpu_irq_enable();
800039e0:	d5 03       	csrf	0x10
	
	twi_init();
800039e2:	f0 1f 00 08 	mcall	80003a00 <board_init+0x2c>
	spi_init();
800039e6:	f0 1f 00 08 	mcall	80003a04 <board_init+0x30>
	//tc0_init();
	//tc1_init();
	// Configuring PB0-15
	gpio_configure_group(1, 0x0000FFFF, GPIO_DIR_OUTPUT);
800039ea:	30 1a       	mov	r10,1
800039ec:	e0 6b ff ff 	mov	r11,65535
800039f0:	14 9c       	mov	r12,r10
800039f2:	f0 1f 00 06 	mcall	80003a08 <board_init+0x34>
}
800039f6:	d8 02       	popm	pc
800039f8:	80 00       	ld.sh	r0,r0[0x0]
800039fa:	41 44       	lddsp	r4,sp[0x50]
800039fc:	80 00       	ld.sh	r0,r0[0x0]
800039fe:	29 f8       	sub	r8,-97
80003a00:	80 00       	ld.sh	r0,r0[0x0]
80003a02:	38 e0       	mov	r0,-114
80003a04:	80 00       	ld.sh	r0,r0[0x0]
80003a06:	39 4c       	mov	r12,-108
80003a08:	80 00       	ld.sh	r0,r0[0x0]
80003a0a:	28 d0       	sub	r0,-115

80003a0c <mainGauche>:
#include "RTC/rtc.h"
#include "mainGauche.h"



void mainGauche(void){
80003a0c:	eb cd 40 80 	pushm	r7,lr
80003a10:	20 3d       	sub	sp,12
	
	board_init();
80003a12:	f0 1f 00 10 	mcall	80003a50 <mainGauche+0x44>
	screen_Init();
80003a16:	f0 1f 00 10 	mcall	80003a54 <mainGauche+0x48>
	sdcard_init();
80003a1a:	f0 1f 00 10 	mcall	80003a58 <mainGauche+0x4c>
	//gui_loadingScreen();
	screen_SetPixels(Rect(0,0,320,240), (Color){BLACK});
80003a1e:	30 0b       	mov	r11,0
80003a20:	50 0b       	stdsp	sp[0x0],r11
80003a22:	e0 68 00 f0 	mov	r8,240
80003a26:	e0 69 01 40 	mov	r9,320
80003a2a:	16 9a       	mov	r10,r11
80003a2c:	fa cc ff fc 	sub	r12,sp,-4
80003a30:	f0 1f 00 0b 	mcall	80003a5c <mainGauche+0x50>
80003a34:	40 08       	lddsp	r8,sp[0x0]
80003a36:	1a d8       	st.w	--sp,r8
80003a38:	fa e8 00 08 	ld.d	r8,sp[8]
80003a3c:	bb 29       	st.d	--sp,r8
80003a3e:	f0 1f 00 09 	mcall	80003a60 <mainGauche+0x54>
80003a42:	2f dd       	sub	sp,-12
	
	
	//gfx_BeginNewTerminal((Vector2){20,220});
	//gfx_AddLineToTerminal("Heure : ", 8, (Color){WHITE}, 0);
	while(1){
		audio_playFile(1);
80003a44:	30 17       	mov	r7,1
80003a46:	0e 9c       	mov	r12,r7
80003a48:	f0 1f 00 07 	mcall	80003a64 <mainGauche+0x58>
80003a4c:	cf db       	rjmp	80003a46 <mainGauche+0x3a>
80003a4e:	00 00       	add	r0,r0
80003a50:	80 00       	ld.sh	r0,r0[0x0]
80003a52:	39 d4       	mov	r4,-99
80003a54:	80 00       	ld.sh	r0,r0[0x0]
80003a56:	35 04       	mov	r4,80
80003a58:	80 00       	ld.sh	r0,r0[0x0]
80003a5a:	40 bc       	lddsp	r12,sp[0x2c]
80003a5c:	80 00       	ld.sh	r0,r0[0x0]
80003a5e:	32 f0       	mov	r0,47
80003a60:	80 00       	ld.sh	r0,r0[0x0]
80003a62:	34 64       	mov	r4,70
80003a64:	80 00       	ld.sh	r0,r0[0x0]
80003a66:	32 10       	mov	r0,33

80003a68 <sdcard_setFileToRead>:
bool sdcard_checkPresence(void){
	return sd_mmc_spi_check_presence(); 
}

bool sdcard_setFileToRead(uint8_t fileId){
	cluster = files[fileId].sector;//_getFirstCluster(fileId);
80003a68:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
80003a6c:	49 78       	lddpc	r8,80003ac8 <sdcard_setFileToRead+0x60>
80003a6e:	f0 0c 00 2c 	add	r12,r8,r12<<0x2
80003a72:	78 78       	ld.w	r8,r12[0x1c]
80003a74:	49 69       	lddpc	r9,80003acc <sdcard_setFileToRead+0x64>
80003a76:	93 08       	st.w	r9[0x0],r8
	if(cluster == 0)
80003a78:	58 08       	cp.w	r8,0
80003a7a:	c0 21       	brne	80003a7e <sdcard_setFileToRead+0x16>
80003a7c:	5e fd       	retal	0
		return false;
	sector = (cluster - 2) * sectorPerClusters + dataSector;
80003a7e:	49 59       	lddpc	r9,80003ad0 <sdcard_setFileToRead+0x68>
80003a80:	13 89       	ld.ub	r9,r9[0x0]
80003a82:	20 28       	sub	r8,2
80003a84:	f2 08 02 48 	mul	r8,r9,r8
80003a88:	49 39       	lddpc	r9,80003ad4 <sdcard_setFileToRead+0x6c>
80003a8a:	72 09       	ld.w	r9,r9[0x0]
80003a8c:	12 08       	add	r8,r9
80003a8e:	49 39       	lddpc	r9,80003ad8 <sdcard_setFileToRead+0x70>
80003a90:	93 08       	st.w	r9[0x0],r8
	clustersFirstSector = sector;
80003a92:	49 39       	lddpc	r9,80003adc <sdcard_setFileToRead+0x74>
80003a94:	93 08       	st.w	r9[0x0],r8
	
	if(isFAT32){
80003a96:	49 38       	lddpc	r8,80003ae0 <sdcard_setFileToRead+0x78>
80003a98:	11 89       	ld.ub	r9,r8[0x0]
80003a9a:	30 08       	mov	r8,0
80003a9c:	f0 09 18 00 	cp.b	r9,r8
80003aa0:	c0 b0       	breq	80003ab6 <sdcard_setFileToRead+0x4e>
		division = 7;
80003aa2:	30 79       	mov	r9,7
80003aa4:	49 08       	lddpc	r8,80003ae4 <sdcard_setFileToRead+0x7c>
80003aa6:	b0 89       	st.b	r8[0x0],r9
		sectorsEnd = FILE_END_32;
80003aa8:	e0 69 ff f8 	mov	r9,65528
80003aac:	ea 19 0f ff 	orh	r9,0xfff
80003ab0:	48 e8       	lddpc	r8,80003ae8 <sdcard_setFileToRead+0x80>
80003ab2:	91 09       	st.w	r8[0x0],r9
80003ab4:	5e ff       	retal	1
	}
	else{
		division = 8;
80003ab6:	30 89       	mov	r9,8
80003ab8:	48 b8       	lddpc	r8,80003ae4 <sdcard_setFileToRead+0x7c>
80003aba:	b0 89       	st.b	r8[0x0],r9
		sectorsEnd = FILE_END_16;
80003abc:	e0 69 ff ef 	mov	r9,65519
80003ac0:	48 a8       	lddpc	r8,80003ae8 <sdcard_setFileToRead+0x80>
80003ac2:	91 09       	st.w	r8[0x0],r9
80003ac4:	5e ff       	retal	1
80003ac6:	00 00       	add	r0,r0
80003ac8:	00 00       	add	r0,r0
80003aca:	07 80       	ld.ub	r0,r3[0x0]
80003acc:	00 00       	add	r0,r0
80003ace:	07 78       	ld.ub	r8,--r3
80003ad0:	00 00       	add	r0,r0
80003ad2:	07 70       	ld.ub	r0,--r3
80003ad4:	00 00       	add	r0,r0
80003ad6:	17 90       	ld.ub	r0,r11[0x1]
80003ad8:	00 00       	add	r0,r0
80003ada:	07 7c       	ld.ub	r12,--r3
80003adc:	00 00       	add	r0,r0
80003ade:	17 9c       	ld.ub	r12,r11[0x1]
80003ae0:	00 00       	add	r0,r0
80003ae2:	05 2c       	ld.uh	r12,r2++
80003ae4:	00 00       	add	r0,r0
80003ae6:	17 a0       	ld.ub	r0,r11[0x2]
80003ae8:	00 00       	add	r0,r0
80003aea:	07 74       	ld.ub	r4,--r3

80003aec <_readSector>:
 * function from sd_mmc adapted to our needs
 *
 * Created 16.11.17 QVT
 * Last modified 16.11.17 QVT
 */
static bool _readSector(void *ram, uint32_t sector){
80003aec:	eb cd 40 f8 	pushm	r3-r7,lr
80003af0:	20 1d       	sub	sp,4
80003af2:	18 94       	mov	r4,r12
80003af4:	16 97       	mov	r7,r11
	uint16_t  read_time_out;
	unsigned short data_read;
	uint8_t   r1;

	// wait for MMC not busy
	if (false == sd_mmc_spi_wait_not_busy())
80003af6:	f0 1f 00 3f 	mcall	80003bf0 <_readSector+0x104>
80003afa:	c7 80       	breq	80003bea <_readSector+0xfe>
	return false;

	spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80003afc:	30 1b       	mov	r11,1
80003afe:	fe 7c 28 00 	mov	r12,-55296
80003b02:	f0 1f 00 3d 	mcall	80003bf4 <_readSector+0x108>

	// issue command
	if(card_type == SD_CARD_2_SDHC) {
80003b06:	4b d8       	lddpc	r8,80003bf8 <_readSector+0x10c>
80003b08:	11 89       	ld.ub	r9,r8[0x0]
80003b0a:	30 38       	mov	r8,3
80003b0c:	f0 09 18 00 	cp.b	r9,r8
80003b10:	c0 61       	brne	80003b1c <_readSector+0x30>
		r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, sector);
80003b12:	0e 9b       	mov	r11,r7
80003b14:	31 1c       	mov	r12,17
80003b16:	f0 1f 00 3a 	mcall	80003bfc <_readSector+0x110>
80003b1a:	c0 68       	rjmp	80003b26 <_readSector+0x3a>
		} else {
		r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, sector<<9);
80003b1c:	ee 0b 15 09 	lsl	r11,r7,0x9
80003b20:	31 1c       	mov	r12,17
80003b22:	f0 1f 00 37 	mcall	80003bfc <_readSector+0x110>
	}

	// check for valid response
	if (r1 != 0x00)
80003b26:	58 0c       	cp.w	r12,0
80003b28:	c1 20       	breq	80003b4c <_readSector+0x60>
	{
		spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80003b2a:	30 1b       	mov	r11,1
80003b2c:	fe 7c 28 00 	mov	r12,-55296
80003b30:	f0 1f 00 34 	mcall	80003c00 <_readSector+0x114>
80003b34:	30 0c       	mov	r12,0
		return false;
80003b36:	c5 a8       	rjmp	80003bea <_readSector+0xfe>

	// wait for token (may be a datablock start token OR a data error token !)
	read_time_out = 30000;
	while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
	{
		read_time_out--;
80003b38:	20 17       	sub	r7,1
80003b3a:	5c 87       	casts.h	r7
		if (read_time_out == 0)   // TIME-OUT
80003b3c:	c0 d1       	brne	80003b56 <_readSector+0x6a>
		{
			spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS); // unselect SD_MMC_SPI
80003b3e:	30 1b       	mov	r11,1
80003b40:	fe 7c 28 00 	mov	r12,-55296
80003b44:	f0 1f 00 2f 	mcall	80003c00 <_readSector+0x114>
80003b48:	30 0c       	mov	r12,0
			return false;
80003b4a:	c5 08       	rjmp	80003bea <_readSector+0xfe>
80003b4c:	e0 67 75 30 	mov	r7,30000
		return false;
	}

	// wait for token (may be a datablock start token OR a data error token !)
	read_time_out = 30000;
	while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80003b50:	e0 65 00 ff 	mov	r5,255
80003b54:	3f f6       	mov	r6,-1
80003b56:	0a 9c       	mov	r12,r5
80003b58:	f0 1f 00 2b 	mcall	80003c04 <_readSector+0x118>
80003b5c:	ec 0c 18 00 	cp.b	r12,r6
80003b60:	ce c0       	breq	80003b38 <_readSector+0x4c>
			return false;
		}
	}

	// check token
	if (r1 != MMC_STARTBLOCK_READ)
80003b62:	3f e8       	mov	r8,-2
80003b64:	f0 0c 18 00 	cp.b	r12,r8
80003b68:	c0 e0       	breq	80003b84 <_readSector+0x98>
	{
		spi_write(SD_MMC_SPI,0xFF);
80003b6a:	e0 6b 00 ff 	mov	r11,255
80003b6e:	fe 7c 28 00 	mov	r12,-55296
80003b72:	f0 1f 00 26 	mcall	80003c08 <_readSector+0x11c>
		spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80003b76:	30 1b       	mov	r11,1
80003b78:	fe 7c 28 00 	mov	r12,-55296
80003b7c:	f0 1f 00 21 	mcall	80003c00 <_readSector+0x114>
80003b80:	30 0c       	mov	r12,0
		return false;
80003b82:	c3 48       	rjmp	80003bea <_readSector+0xfe>
 *
 * Created 16.11.17 QVT
 * Last modified 16.11.17 QVT
 */
static bool _readSector(void *ram, uint32_t sector){
	uint8_t *_ram = ram;
80003b84:	08 97       	mov	r7,r4
 * function from sd_mmc adapted to our needs
 *
 * Created 16.11.17 QVT
 * Last modified 16.11.17 QVT
 */
static bool _readSector(void *ram, uint32_t sector){
80003b86:	e8 c5 fe 00 	sub	r5,r4,-512
	}

	// store datablock
	for(i=0;i<MMC_SECTOR_SIZE;i++)
	{
		spi_write(SD_MMC_SPI,0xFF);
80003b8a:	e0 64 00 ff 	mov	r4,255
80003b8e:	fe 76 28 00 	mov	r6,-55296
		spi_read(SD_MMC_SPI,&data_read);
80003b92:	fa c3 ff fe 	sub	r3,sp,-2
	}

	// store datablock
	for(i=0;i<MMC_SECTOR_SIZE;i++)
	{
		spi_write(SD_MMC_SPI,0xFF);
80003b96:	08 9b       	mov	r11,r4
80003b98:	0c 9c       	mov	r12,r6
80003b9a:	f0 1f 00 1c 	mcall	80003c08 <_readSector+0x11c>
		spi_read(SD_MMC_SPI,&data_read);
80003b9e:	06 9b       	mov	r11,r3
80003ba0:	0c 9c       	mov	r12,r6
80003ba2:	f0 1f 00 1b 	mcall	80003c0c <_readSector+0x120>
		*_ram++=data_read;
80003ba6:	9a 18       	ld.sh	r8,sp[0x2]
80003ba8:	0e c8       	st.b	r7++,r8
		spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
		return false;
	}

	// store datablock
	for(i=0;i<MMC_SECTOR_SIZE;i++)
80003baa:	0a 37       	cp.w	r7,r5
80003bac:	cf 51       	brne	80003b96 <_readSector+0xaa>
		spi_read(SD_MMC_SPI,&data_read);
		*_ram++=data_read;
	}

	// load 16-bit CRC (ignored)
	spi_write(SD_MMC_SPI,0xFF);
80003bae:	e0 6b 00 ff 	mov	r11,255
80003bb2:	fe 7c 28 00 	mov	r12,-55296
80003bb6:	f0 1f 00 15 	mcall	80003c08 <_readSector+0x11c>
	spi_write(SD_MMC_SPI,0xFF);
80003bba:	e0 6b 00 ff 	mov	r11,255
80003bbe:	fe 7c 28 00 	mov	r12,-55296
80003bc2:	f0 1f 00 12 	mcall	80003c08 <_readSector+0x11c>

	// continue delivering some clock cycles
	spi_write(SD_MMC_SPI,0xFF);
80003bc6:	e0 6b 00 ff 	mov	r11,255
80003bca:	fe 7c 28 00 	mov	r12,-55296
80003bce:	f0 1f 00 0f 	mcall	80003c08 <_readSector+0x11c>
	spi_write(SD_MMC_SPI,0xFF);
80003bd2:	e0 6b 00 ff 	mov	r11,255
80003bd6:	fe 7c 28 00 	mov	r12,-55296
80003bda:	f0 1f 00 0c 	mcall	80003c08 <_readSector+0x11c>

	// release chip select
	spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80003bde:	30 1b       	mov	r11,1
80003be0:	fe 7c 28 00 	mov	r12,-55296
80003be4:	f0 1f 00 07 	mcall	80003c00 <_readSector+0x114>
80003be8:	30 1c       	mov	r12,1

	return true;   // Read done.
}
80003bea:	2f fd       	sub	sp,-4
80003bec:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80003bf0:	80 00       	ld.sh	r0,r0[0x0]
80003bf2:	21 54       	sub	r4,21
80003bf4:	80 00       	ld.sh	r0,r0[0x0]
80003bf6:	2c e6       	sub	r6,-50
80003bf8:	00 00       	add	r0,r0
80003bfa:	07 46       	ld.w	r6,--r3
80003bfc:	80 00       	ld.sh	r0,r0[0x0]
80003bfe:	21 ac       	sub	r12,26
80003c00:	80 00       	ld.sh	r0,r0[0x0]
80003c02:	2d 32       	sub	r2,-45
80003c04:	80 00       	ld.sh	r0,r0[0x0]
80003c06:	21 20       	sub	r0,18
80003c08:	80 00       	ld.sh	r0,r0[0x0]
80003c0a:	2e 16       	sub	r6,-31
80003c0c:	80 00       	ld.sh	r0,r0[0x0]
80003c0e:	2e 32       	sub	r2,-29

80003c10 <sdcard_getNextSector>:
		sectorsEnd = FILE_END_16;
	}
	return true;
}

bool sdcard_getNextSector(uint8_t *d){
80003c10:	d4 01       	pushm	lr
	if (sector == sectorsEnd)
80003c12:	4b 68       	lddpc	r8,80003ce8 <sdcard_getNextSector+0xd8>
80003c14:	70 0b       	ld.w	r11,r8[0x0]
80003c16:	4b 68       	lddpc	r8,80003cec <sdcard_getNextSector+0xdc>
80003c18:	70 08       	ld.w	r8,r8[0x0]
80003c1a:	10 3b       	cp.w	r11,r8
80003c1c:	c0 21       	brne	80003c20 <sdcard_getNextSector+0x10>
80003c1e:	d8 0a       	popm	pc,r12=0
		return false;
		
	_readSector(d, sector);
80003c20:	f0 1f 00 34 	mcall	80003cf0 <sdcard_getNextSector+0xe0>
	
	//next sector and next cluster
	if(sector > clustersFirstSector + sectorPerClusters){
80003c24:	4b 48       	lddpc	r8,80003cf4 <sdcard_getNextSector+0xe4>
80003c26:	11 89       	ld.ub	r9,r8[0x0]
80003c28:	4b 48       	lddpc	r8,80003cf8 <sdcard_getNextSector+0xe8>
80003c2a:	70 08       	ld.w	r8,r8[0x0]
80003c2c:	10 09       	add	r9,r8
80003c2e:	4a f8       	lddpc	r8,80003ce8 <sdcard_getNextSector+0xd8>
80003c30:	70 08       	ld.w	r8,r8[0x0]
80003c32:	10 39       	cp.w	r9,r8
80003c34:	c0 23       	brcs	80003c38 <sdcard_getNextSector+0x28>
80003c36:	da 0a       	popm	pc,r12=1
		//FUNKY FANKY'S CODE
		_readSector(&data, (cluster >> division) + FATSector);
80003c38:	4b 18       	lddpc	r8,80003cfc <sdcard_getNextSector+0xec>
80003c3a:	11 88       	ld.ub	r8,r8[0x0]
80003c3c:	4b 19       	lddpc	r9,80003d00 <sdcard_getNextSector+0xf0>
80003c3e:	72 0b       	ld.w	r11,r9[0x0]
80003c40:	f6 08 0a 4b 	lsr	r11,r11,r8
80003c44:	4b 08       	lddpc	r8,80003d04 <sdcard_getNextSector+0xf4>
80003c46:	70 08       	ld.w	r8,r8[0x0]
80003c48:	10 0b       	add	r11,r8
80003c4a:	4b 0c       	lddpc	r12,80003d08 <sdcard_getNextSector+0xf8>
80003c4c:	f0 1f 00 29 	mcall	80003cf0 <sdcard_getNextSector+0xe0>
		if(isFAT32){
80003c50:	4a f8       	lddpc	r8,80003d0c <sdcard_getNextSector+0xfc>
80003c52:	11 89       	ld.ub	r9,r8[0x0]
80003c54:	30 08       	mov	r8,0
80003c56:	f0 09 18 00 	cp.b	r9,r8
80003c5a:	c2 60       	breq	80003ca6 <sdcard_getNextSector+0x96>
			cluster = data[0x01FF & (cluster * 4)]
80003c5c:	4a 9a       	lddpc	r10,80003d00 <sdcard_getNextSector+0xf0>
80003c5e:	74 0b       	ld.w	r11,r10[0x0]
80003c60:	f6 09 15 02 	lsl	r9,r11,0x2
80003c64:	4a 98       	lddpc	r8,80003d08 <sdcard_getNextSector+0xf8>
80003c66:	f2 cc ff ff 	sub	r12,r9,-1
80003c6a:	f9 dc c0 09 	bfextu	r12,r12,0x0,0x9
80003c6e:	f0 0c 07 0e 	ld.ub	lr,r8[r12]
80003c72:	a9 6e       	lsl	lr,0x8
80003c74:	f2 cc ff fd 	sub	r12,r9,-3
80003c78:	f9 dc c0 09 	bfextu	r12,r12,0x0,0x9
80003c7c:	f0 0c 07 0c 	ld.ub	r12,r8[r12]
80003c80:	b9 6c       	lsl	r12,0x18
80003c82:	fc 0c 00 0c 	add	r12,lr,r12
80003c86:	f3 d9 c0 09 	bfextu	r9,r9,0x0,0x9
80003c8a:	f0 09 07 09 	ld.ub	r9,r8[r9]
80003c8e:	12 0c       	add	r12,r9
80003c90:	a3 6b       	lsl	r11,0x2
80003c92:	2f eb       	sub	r11,-2
80003c94:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80003c98:	f0 0b 07 09 	ld.ub	r9,r8[r11]
80003c9c:	b1 69       	lsl	r9,0x10
80003c9e:	f8 09 00 08 	add	r8,r12,r9
80003ca2:	95 08       	st.w	r10[0x0],r8
80003ca4:	c1 38       	rjmp	80003cca <sdcard_getNextSector+0xba>
					+(data[0x01FF & (cluster * 4 + 1)] << 8)
					+(data[0x01FF & (cluster * 4 + 2)] << 16)
					+(data[0x01FF & (cluster * 4 + 3)] << 24);
		}
		else{
			cluster = data[0x01FF & (cluster * 2)]
80003ca6:	49 78       	lddpc	r8,80003d00 <sdcard_getNextSector+0xf0>
80003ca8:	70 0a       	ld.w	r10,r8[0x0]
80003caa:	a1 7a       	lsl	r10,0x1
80003cac:	49 79       	lddpc	r9,80003d08 <sdcard_getNextSector+0xf8>
80003cae:	f4 cb ff ff 	sub	r11,r10,-1
80003cb2:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80003cb6:	f2 0b 07 0b 	ld.ub	r11,r9[r11]
80003cba:	a9 6b       	lsl	r11,0x8
80003cbc:	f5 da c0 09 	bfextu	r10,r10,0x0,0x9
80003cc0:	f2 0a 07 0a 	ld.ub	r10,r9[r10]
80003cc4:	f6 0a 00 09 	add	r9,r11,r10
80003cc8:	91 09       	st.w	r8[0x0],r9
					+(data[0x01FF & (cluster * 2 + 1)] << 8);
		}
		//NORMAL
		sector = (cluster - 2) * sectorPerClusters + dataSector;
80003cca:	48 b8       	lddpc	r8,80003cf4 <sdcard_getNextSector+0xe4>
80003ccc:	11 89       	ld.ub	r9,r8[0x0]
80003cce:	48 d8       	lddpc	r8,80003d00 <sdcard_getNextSector+0xf0>
80003cd0:	70 08       	ld.w	r8,r8[0x0]
80003cd2:	20 28       	sub	r8,2
80003cd4:	f2 08 02 48 	mul	r8,r9,r8
80003cd8:	48 e9       	lddpc	r9,80003d10 <sdcard_getNextSector+0x100>
80003cda:	72 09       	ld.w	r9,r9[0x0]
80003cdc:	12 08       	add	r8,r9
80003cde:	48 39       	lddpc	r9,80003ce8 <sdcard_getNextSector+0xd8>
80003ce0:	93 08       	st.w	r9[0x0],r8
		clustersFirstSector = sector;
80003ce2:	48 69       	lddpc	r9,80003cf8 <sdcard_getNextSector+0xe8>
80003ce4:	93 08       	st.w	r9[0x0],r8
80003ce6:	da 0a       	popm	pc,r12=1
80003ce8:	00 00       	add	r0,r0
80003cea:	07 7c       	ld.ub	r12,--r3
80003cec:	00 00       	add	r0,r0
80003cee:	07 74       	ld.ub	r4,--r3
80003cf0:	80 00       	ld.sh	r0,r0[0x0]
80003cf2:	3a ec       	mov	r12,-82
80003cf4:	00 00       	add	r0,r0
80003cf6:	07 70       	ld.ub	r0,--r3
80003cf8:	00 00       	add	r0,r0
80003cfa:	17 9c       	ld.ub	r12,r11[0x1]
80003cfc:	00 00       	add	r0,r0
80003cfe:	17 a0       	ld.ub	r0,r11[0x2]
80003d00:	00 00       	add	r0,r0
80003d02:	07 78       	ld.ub	r8,--r3
80003d04:	00 00       	add	r0,r0
80003d06:	17 94       	ld.ub	r4,r11[0x1]
80003d08:	00 00       	add	r0,r0
80003d0a:	15 90       	ld.ub	r0,r10[0x1]
80003d0c:	00 00       	add	r0,r0
80003d0e:	05 2c       	ld.uh	r12,r2++
80003d10:	00 00       	add	r0,r0
80003d12:	17 90       	ld.ub	r0,r11[0x1]

80003d14 <sdcard_checkPresence>:
	_getFilesInfos();

	return true;
}

bool sdcard_checkPresence(void){
80003d14:	d4 01       	pushm	lr
	return sd_mmc_spi_check_presence(); 
80003d16:	f0 1f 00 02 	mcall	80003d1c <sdcard_checkPresence+0x8>
}
80003d1a:	d8 02       	popm	pc
80003d1c:	80 00       	ld.sh	r0,r0[0x0]
80003d1e:	22 b4       	sub	r4,43

80003d20 <sdcard_mount>:
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80003d20:	d4 31       	pushm	r0-r7,lr
80003d22:	21 0d       	sub	sp,64
	if(!sdcard_checkPresence())
80003d24:	f0 1f 00 dc 	mcall	80004094 <sdcard_mount+0x374>
80003d28:	e0 80 01 b0 	breq	80004088 <sdcard_mount+0x368>
		return false;
	if(!sd_mmc_spi_init(sdOptions, BOARD_OSC0_HZ))
80003d2c:	fe f8 03 6c 	ld.w	r8,pc[876]
80003d30:	20 4d       	sub	sp,16
80003d32:	f0 ea 00 00 	ld.d	r10,r8[0]
80003d36:	fa eb 00 00 	st.d	sp[0],r10
80003d3a:	f0 e8 00 08 	ld.d	r8,r8[8]
80003d3e:	fa e9 00 08 	st.d	sp[8],r8
80003d42:	e0 6c 90 00 	mov	r12,36864
80003d46:	ea 1c 03 d0 	orh	r12,0x3d0
80003d4a:	f0 1f 00 d5 	mcall	8000409c <sdcard_mount+0x37c>
80003d4e:	2f cd       	sub	sp,-16
80003d50:	58 0c       	cp.w	r12,0
80003d52:	e0 80 01 9b 	breq	80004088 <sdcard_mount+0x368>
	uint16_t bytesPerSector;
	uint16_t nbrOfReservedSectors;
	uint16_t rootSize;
	uint32_t FATSize;
	
	if(_readSector(&data, 0)){
80003d56:	30 0b       	mov	r11,0
80003d58:	fe fc 03 48 	ld.w	r12,pc[840]
80003d5c:	f0 1f 00 d2 	mcall	800040a4 <sdcard_mount+0x384>
80003d60:	e0 80 01 94 	breq	80004088 <sdcard_mount+0x368>
		
		sector  = data[FIRST_PARTITION_OFFSET + SECTOR_OFFSET + 0];
80003d64:	fe f8 03 3c 	ld.w	r8,pc[828]
80003d68:	f1 39 01 c6 	ld.ub	r9,r8[454]
		sector += data[FIRST_PARTITION_OFFSET + SECTOR_OFFSET + 1] << 8;
80003d6c:	f1 37 01 c7 	ld.ub	r7,r8[455]
80003d70:	a9 67       	lsl	r7,0x8
80003d72:	f1 3a 01 c8 	ld.ub	r10,r8[456]
80003d76:	b1 6a       	lsl	r10,0x10
80003d78:	14 07       	add	r7,r10
		sector += data[FIRST_PARTITION_OFFSET + SECTOR_OFFSET + 2] << 16;
80003d7a:	12 07       	add	r7,r9
		sector += data[FIRST_PARTITION_OFFSET + SECTOR_OFFSET + 3] << 24;
80003d7c:	f1 39 01 c9 	ld.ub	r9,r8[457]
80003d80:	b9 69       	lsl	r9,0x18
80003d82:	12 07       	add	r7,r9
		
		if(data[FIRST_PARTITION_OFFSET + TYPE_OFFSET] == 0x0B)
80003d84:	f1 39 01 c2 	ld.ub	r9,r8[450]
80003d88:	30 b8       	mov	r8,11
80003d8a:	f0 09 18 00 	cp.b	r9,r8
80003d8e:	c0 61       	brne	80003d9a <sdcard_mount+0x7a>
			isFAT32 = true;
80003d90:	30 19       	mov	r9,1
80003d92:	fe f8 03 16 	ld.w	r8,pc[790]
80003d96:	b0 89       	st.b	r8[0x0],r9
80003d98:	c0 58       	rjmp	80003da2 <sdcard_mount+0x82>
		else 
			isFAT32 = false;
80003d9a:	30 09       	mov	r9,0
80003d9c:	fe f8 03 0c 	ld.w	r8,pc[780]
80003da0:	b0 89       	st.b	r8[0x0],r9
			
		if(!_readSector(&data, sector))
80003da2:	0e 9b       	mov	r11,r7
80003da4:	fe fc 02 fc 	ld.w	r12,pc[764]
80003da8:	f0 1f 00 bf 	mcall	800040a4 <sdcard_mount+0x384>
80003dac:	e0 80 01 6e 	breq	80004088 <sdcard_mount+0x368>
80003db0:	30 08       	mov	r8,0
			return false;
		
		for(int i = 0; i < 48; i++){ //48 = BPB length
			bpb.bpb[i] = data[i];
80003db2:	fa cb ff f4 	sub	r11,sp,-12
80003db6:	fe fa 02 ea 	ld.w	r10,pc[746]
80003dba:	f4 08 07 09 	ld.ub	r9,r10[r8]
80003dbe:	f6 08 0b 09 	st.b	r11[r8],r9
			isFAT32 = false;
			
		if(!_readSector(&data, sector))
			return false;
		
		for(int i = 0; i < 48; i++){ //48 = BPB length
80003dc2:	2f f8       	sub	r8,-1
80003dc4:	e0 48 00 30 	cp.w	r8,48
80003dc8:	cf 91       	brne	80003dba <sdcard_mount+0x9a>
			bpb.bpb[i] = data[i];
		}
		
		nbrOfFAT = bpb.components.nbrOfFAT[0];
80003dca:	fb 38 00 1c 	ld.ub	r8,sp[28]
		bytesPerSector = bpb.components.bytePerSector[0] + (bpb.components.bytePerSector[1] << 8);
80003dce:	fb 36 00 17 	ld.ub	r6,sp[23]
80003dd2:	fb 35 00 18 	ld.ub	r5,sp[24]
		nbrOfReservedSectors = bpb.components.reservedSector[0] + (bpb.components.reservedSector[1] << 8);
80003dd6:	fb 39 00 1b 	ld.ub	r9,sp[27]
80003dda:	a9 69       	lsl	r9,0x8
80003ddc:	fb 3a 00 1a 	ld.ub	r10,sp[26]
80003de0:	f4 09 00 09 	add	r9,r10,r9
80003de4:	5c 89       	casts.h	r9
		rootSize = bpb.components.rootSize[0] + (bpb.components.rootSize[1] << 8);
80003de6:	fb 3c 00 1d 	ld.ub	r12,sp[29]
80003dea:	fb 34 00 1e 	ld.ub	r4,sp[30]
		
		if(isFAT32){
80003dee:	fe fa 02 ba 	ld.w	r10,pc[698]
80003df2:	15 8b       	ld.ub	r11,r10[0x0]
80003df4:	30 0a       	mov	r10,0
80003df6:	f4 0b 18 00 	cp.b	r11,r10
80003dfa:	c1 d0       	breq	80003e34 <sdcard_mount+0x114>
		else{
			FATSize = bpb.components.FATSizeInSectors[0] +
					 (bpb.components.FATSizeInSectors[1] << 8);
		}
		
		rootSector = sector + nbrOfReservedSectors + (FATSize * nbrOfFAT);
80003dfc:	5c 79       	castu.h	r9
80003dfe:	12 07       	add	r7,r9
80003e00:	fb 3a 00 31 	ld.ub	r10,sp[49]
80003e04:	a9 6a       	lsl	r10,0x8
80003e06:	fb 39 00 32 	ld.ub	r9,sp[50]
80003e0a:	b1 69       	lsl	r9,0x10
80003e0c:	12 0a       	add	r10,r9
80003e0e:	fb 39 00 30 	ld.ub	r9,sp[48]
80003e12:	12 0a       	add	r10,r9
80003e14:	fb 39 00 33 	ld.ub	r9,sp[51]
80003e18:	b9 69       	lsl	r9,0x18
80003e1a:	f4 09 00 09 	add	r9,r10,r9
80003e1e:	f2 08 02 48 	mul	r8,r9,r8
80003e22:	0e 08       	add	r8,r7
80003e24:	fe f9 02 88 	ld.w	r9,pc[648]
80003e28:	93 08       	st.w	r9[0x0],r8
		FATSector = sector + nbrOfReservedSectors;
80003e2a:	fe f9 02 86 	ld.w	r9,pc[646]
80003e2e:	93 07       	st.w	r9[0x0],r7
80003e30:	30 09       	mov	r9,0
80003e32:	c2 38       	rjmp	80003e78 <sdcard_mount+0x158>
		else{
			FATSize = bpb.components.FATSizeInSectors[0] +
					 (bpb.components.FATSizeInSectors[1] << 8);
		}
		
		rootSector = sector + nbrOfReservedSectors + (FATSize * nbrOfFAT);
80003e34:	5c 79       	castu.h	r9
80003e36:	12 07       	add	r7,r9
80003e38:	fb 3a 00 23 	ld.ub	r10,sp[35]
80003e3c:	a9 6a       	lsl	r10,0x8
80003e3e:	fb 39 00 22 	ld.ub	r9,sp[34]
80003e42:	f4 09 00 09 	add	r9,r10,r9
80003e46:	f2 08 02 48 	mul	r8,r9,r8
80003e4a:	ee 08 00 08 	add	r8,r7,r8
80003e4e:	fe f9 02 5e 	ld.w	r9,pc[606]
80003e52:	93 08       	st.w	r9[0x0],r8
		FATSector = sector + nbrOfReservedSectors;
80003e54:	fe f9 02 5c 	ld.w	r9,pc[604]
80003e58:	93 07       	st.w	r9[0x0],r7
		//directory entrees store on 32 bytes
		dataSector = rootSector + ((isFAT32)?(0):(((rootSize * 32) + bytesPerSector - 1) / bytesPerSector));	
80003e5a:	ea 09 15 08 	lsl	r9,r5,0x8
80003e5e:	0c 09       	add	r9,r6
80003e60:	5c 79       	castu.h	r9
80003e62:	f2 cb 00 01 	sub	r11,r9,1
80003e66:	e8 0a 15 08 	lsl	r10,r4,0x8
80003e6a:	18 0a       	add	r10,r12
80003e6c:	5c 7a       	castu.h	r10
80003e6e:	a5 7a       	lsl	r10,0x5
80003e70:	14 0b       	add	r11,r10
80003e72:	f6 09 0c 0a 	divs	r10,r11,r9
80003e76:	14 99       	mov	r9,r10
80003e78:	12 08       	add	r8,r9
80003e7a:	fe f9 02 3a 	ld.w	r9,pc[570]
80003e7e:	93 08       	st.w	r9[0x0],r8
 * Last modified 16.11.17 QVT
 */
static void _getFilesInfos(){
	uint8_t id = 0;
	uint16_t entry = 0;
	volatile uint32_t sector = rootSector;
80003e80:	fe f8 02 2c 	ld.w	r8,pc[556]
80003e84:	70 08       	ld.w	r8,r8[0x0]
80003e86:	50 f8       	stdsp	sp[0x3c],r8
80003e88:	30 03       	mov	r3,0
80003e8a:	06 97       	mov	r7,r3
	uint32_t relativeEntry = 0;
	
	while(entry < 512 && id < 100){
		relativeEntry = (entry % 16) * 32;
		if(entry % 16 == 0){
			if(_readSector(&data, sector))
80003e8c:	fe f6 02 14 	ld.w	r6,pc[532]
80003e90:	50 06       	stdsp	sp[0x0],r6
				sector++;
			else 
				return;
		}
		if((data[relativeEntry + 11] == 0x00 || data[relativeEntry + 11] == 0x01 || data[relativeEntry + 11] == 0x20) && data[relativeEntry] != 0xE5){
80003e92:	30 12       	mov	r2,1
80003e94:	32 01       	mov	r1,32
80003e96:	30 04       	mov	r4,0
								+(data[relativeEntry + 20] << 24);
				files[id].offset = relativeEntry;
				id++;
			}
		}
		else if(data[relativeEntry + 11] == 0x0F){
80003e98:	30 f0       	mov	r0,15
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80003e9a:	0c 9a       	mov	r10,r6
80003e9c:	2f 5a       	sub	r10,-11
80003e9e:	50 1a       	stdsp	sp[0x4],r10
80003ea0:	0c 99       	mov	r9,r6
80003ea2:	2e 49       	sub	r9,-28
80003ea4:	50 29       	stdsp	sp[0x8],r9
	uint16_t entry = 0;
	volatile uint32_t sector = rootSector;
	uint32_t relativeEntry = 0;
	
	while(entry < 512 && id < 100){
		relativeEntry = (entry % 16) * 32;
80003ea6:	eb d7 c0 04 	bfextu	r5,r7,0x0,0x4
		if(entry % 16 == 0){
80003eaa:	c0 a1       	brne	80003ebe <sdcard_mount+0x19e>
			if(_readSector(&data, sector))
80003eac:	40 fb       	lddsp	r11,sp[0x3c]
80003eae:	40 0c       	lddsp	r12,sp[0x0]
80003eb0:	f0 1f 00 7d 	mcall	800040a4 <sdcard_mount+0x384>
80003eb4:	e0 80 00 ec 	breq	8000408c <sdcard_mount+0x36c>
				sector++;
80003eb8:	40 f8       	lddsp	r8,sp[0x3c]
80003eba:	2f f8       	sub	r8,-1
80003ebc:	50 f8       	stdsp	sp[0x3c],r8
	uint16_t entry = 0;
	volatile uint32_t sector = rootSector;
	uint32_t relativeEntry = 0;
	
	while(entry < 512 && id < 100){
		relativeEntry = (entry % 16) * 32;
80003ebe:	a5 75       	lsl	r5,0x5
			if(_readSector(&data, sector))
				sector++;
			else 
				return;
		}
		if((data[relativeEntry + 11] == 0x00 || data[relativeEntry + 11] == 0x01 || data[relativeEntry + 11] == 0x20) && data[relativeEntry] != 0xE5){
80003ec0:	ec 05 00 08 	add	r8,r6,r5
80003ec4:	f1 38 00 0b 	ld.ub	r8,r8[11]
80003ec8:	e4 08 18 00 	cp.b	r8,r2
80003ecc:	5f 8a       	srls	r10
80003ece:	e2 08 18 00 	cp.b	r8,r1
80003ed2:	5f 09       	sreq	r9
80003ed4:	f5 e9 10 09 	or	r9,r10,r9
80003ed8:	e8 09 18 00 	cp.b	r9,r4
80003edc:	c5 60       	breq	80003f88 <sdcard_mount+0x268>
80003ede:	ec 05 07 0a 	ld.ub	r10,r6[r5]
80003ee2:	3e 59       	mov	r9,-27
80003ee4:	f2 0a 18 00 	cp.b	r10,r9
80003ee8:	c5 00       	breq	80003f88 <sdcard_mount+0x268>
			if(data[relativeEntry + 8] == 'W' && data[relativeEntry + 9] == 'A' && data[relativeEntry + 10] == 'V'){
80003eea:	ec 05 00 08 	add	r8,r6,r5
80003eee:	f1 39 00 08 	ld.ub	r9,r8[8]
80003ef2:	35 78       	mov	r8,87
80003ef4:	f0 09 18 00 	cp.b	r9,r8
80003ef8:	e0 81 00 b6 	brne	80004064 <sdcard_mount+0x344>
80003efc:	ec 05 00 08 	add	r8,r6,r5
80003f00:	f1 39 00 09 	ld.ub	r9,r8[9]
80003f04:	34 18       	mov	r8,65
80003f06:	f0 09 18 00 	cp.b	r9,r8
80003f0a:	e0 81 00 ad 	brne	80004064 <sdcard_mount+0x344>
80003f0e:	ec 05 00 08 	add	r8,r6,r5
80003f12:	f1 39 00 0a 	ld.ub	r9,r8[10]
80003f16:	35 68       	mov	r8,86
80003f18:	f0 09 18 00 	cp.b	r9,r8
80003f1c:	e0 81 00 a4 	brne	80004064 <sdcard_mount+0x344>
				//files[id].id = id;
				if(files[id].name[0] == 0){
80003f20:	06 9c       	mov	r12,r3
80003f22:	e6 03 00 38 	add	r8,r3,r3<<0x3
80003f26:	4e 5a       	lddpc	r10,800040b8 <sdcard_mount+0x398>
80003f28:	f4 08 07 28 	ld.ub	r8,r10[r8<<0x2]
80003f2c:	e8 08 18 00 	cp.b	r8,r4
80003f30:	c0 f1       	brne	80003f4e <sdcard_mount+0x22e>
80003f32:	ea 06 00 08 	add	r8,r5,r6
80003f36:	e6 03 00 39 	add	r9,r3,r3<<0x3
80003f3a:	f4 09 00 29 	add	r9,r10,r9<<0x2
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80003f3e:	ec cb ff f5 	sub	r11,r6,-11
80003f42:	ea 0b 00 0b 	add	r11,r5,r11
		if((data[relativeEntry + 11] == 0x00 || data[relativeEntry + 11] == 0x01 || data[relativeEntry + 11] == 0x20) && data[relativeEntry] != 0xE5){
			if(data[relativeEntry + 8] == 'W' && data[relativeEntry + 9] == 'A' && data[relativeEntry + 10] == 'V'){
				//files[id].id = id;
				if(files[id].name[0] == 0){
					for(uint8_t  i = 0; i < 11; i++){
						files[id].name[i] = data[relativeEntry + i];
80003f46:	11 3a       	ld.ub	r10,r8++
80003f48:	12 ca       	st.b	r9++,r10
		}
		if((data[relativeEntry + 11] == 0x00 || data[relativeEntry + 11] == 0x01 || data[relativeEntry + 11] == 0x20) && data[relativeEntry] != 0xE5){
			if(data[relativeEntry + 8] == 'W' && data[relativeEntry + 9] == 'A' && data[relativeEntry + 10] == 'V'){
				//files[id].id = id;
				if(files[id].name[0] == 0){
					for(uint8_t  i = 0; i < 11; i++){
80003f4a:	16 38       	cp.w	r8,r11
80003f4c:	cf d1       	brne	80003f46 <sdcard_mount+0x226>
						files[id].name[i] = data[relativeEntry + i];
					}
				}
				//files[id].sector = sector;
				files[id].sector = data[relativeEntry + 25]
80003f4e:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
80003f52:	4d a8       	lddpc	r8,800040b8 <sdcard_mount+0x398>
80003f54:	f0 0c 00 29 	add	r9,r8,r12<<0x2
80003f58:	ec 05 00 08 	add	r8,r6,r5
80003f5c:	f1 3b 00 1a 	ld.ub	r11,r8[26]
80003f60:	a9 6b       	lsl	r11,0x8
80003f62:	f1 3a 00 13 	ld.ub	r10,r8[19]
80003f66:	b1 6a       	lsl	r10,0x10
80003f68:	14 0b       	add	r11,r10
80003f6a:	f1 3a 00 19 	ld.ub	r10,r8[25]
80003f6e:	f6 0a 00 0a 	add	r10,r11,r10
80003f72:	f1 38 00 14 	ld.ub	r8,r8[20]
80003f76:	b9 68       	lsl	r8,0x18
80003f78:	f4 08 00 08 	add	r8,r10,r8
80003f7c:	93 78       	st.w	r9[0x1c],r8
								+(data[relativeEntry + 26] << 8)
								+(data[relativeEntry + 19] << 16)
								+(data[relativeEntry + 20] << 24);
				files[id].offset = relativeEntry;
80003f7e:	f3 55 00 20 	st.h	r9[32],r5
				id++;
80003f82:	2f f3       	sub	r3,-1
80003f84:	5c 53       	castu.b	r3
80003f86:	c6 f8       	rjmp	80004064 <sdcard_mount+0x344>
			}
		}
		else if(data[relativeEntry + 11] == 0x0F){
80003f88:	e0 08 18 00 	cp.b	r8,r0
80003f8c:	c6 c1       	brne	80004064 <sdcard_mount+0x344>
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
80003f8e:	ec 05 07 08 	ld.ub	r8,r6[r5]
80003f92:	f3 d8 c0 01 	bfextu	r9,r8,0x0,0x1
80003f96:	c0 51       	brne	80003fa0 <sdcard_mount+0x280>
80003f98:	34 19       	mov	r9,65
80003f9a:	f2 08 18 00 	cp.b	r8,r9
80003f9e:	c3 21       	brne	80004002 <sdcard_mount+0x2e2>
80003fa0:	ea c8 ff ff 	sub	r8,r5,-1
80003fa4:	0c 08       	add	r8,r6
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i] = data[i*2 + relativeEntry + 1];
80003fa6:	06 9b       	mov	r11,r3
80003fa8:	e6 03 00 39 	add	r9,r3,r3<<0x3
80003fac:	4c 3a       	lddpc	r10,800040b8 <sdcard_mount+0x398>
80003fae:	f4 09 00 29 	add	r9,r10,r9<<0x2
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80003fb2:	40 1a       	lddsp	r10,sp[0x4]
80003fb4:	ea 0a 00 0c 	add	r12,r5,r10
			}
		}
		else if(data[relativeEntry + 11] == 0x0F){
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i] = data[i*2 + relativeEntry + 1];
80003fb8:	11 8a       	ld.ub	r10,r8[0x0]
80003fba:	12 ca       	st.b	r9++,r10
80003fbc:	2f e8       	sub	r8,-2
				id++;
			}
		}
		else if(data[relativeEntry + 11] == 0x0F){
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
				for(uint8_t i = 0; i < 5; i++){
80003fbe:	18 38       	cp.w	r8,r12
80003fc0:	cf c1       	brne	80003fb8 <sdcard_mount+0x298>
80003fc2:	ea c8 ff f2 	sub	r8,r5,-14
80003fc6:	0c 08       	add	r8,r6
80003fc8:	f6 0b 00 39 	add	r9,r11,r11<<0x3
80003fcc:	a3 69       	lsl	r9,0x2
80003fce:	2f b9       	sub	r9,-5
80003fd0:	4b aa       	lddpc	r10,800040b8 <sdcard_mount+0x398>
80003fd2:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80003fd4:	40 2c       	lddsp	r12,sp[0x8]
80003fd6:	0a 0c       	add	r12,r5
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i] = data[i*2 + relativeEntry + 1];
				}
				for(uint8_t i = 0; i < 7; i++){
					files[id].name[i+5] = data[i*2 + relativeEntry + 14];
80003fd8:	11 8a       	ld.ub	r10,r8[0x0]
80003fda:	12 ca       	st.b	r9++,r10
80003fdc:	2f e8       	sub	r8,-2
		else if(data[relativeEntry + 11] == 0x0F){
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i] = data[i*2 + relativeEntry + 1];
				}
				for(uint8_t i = 0; i < 7; i++){
80003fde:	18 38       	cp.w	r8,r12
80003fe0:	cf c1       	brne	80003fd8 <sdcard_mount+0x2b8>
					files[id].name[i+5] = data[i*2 + relativeEntry + 14];
				}
				for(uint8_t i = 0; i < 2; i++){
					files[id].name[i+11] = data[i*2 + relativeEntry + 28];
80003fe2:	f6 0b 00 3b 	add	r11,r11,r11<<0x3
80003fe6:	4b 59       	lddpc	r9,800040b8 <sdcard_mount+0x398>
80003fe8:	f2 0b 00 2b 	add	r11,r9,r11<<0x2
80003fec:	ec 05 00 05 	add	r5,r6,r5
80003ff0:	eb 38 00 1c 	ld.ub	r8,r5[28]
80003ff4:	f7 68 00 0b 	st.b	r11[11],r8
80003ff8:	eb 38 00 1e 	ld.ub	r8,r5[30]
80003ffc:	f7 68 00 0c 	st.b	r11[12],r8
80004000:	c3 28       	rjmp	80004064 <sdcard_mount+0x344>
				}
			}
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
80004002:	30 29       	mov	r9,2
80004004:	f2 08 18 00 	cp.b	r8,r9
80004008:	5f 09       	sreq	r9
8000400a:	34 2a       	mov	r10,66
8000400c:	f4 08 18 00 	cp.b	r8,r10
80004010:	5f 08       	sreq	r8
80004012:	f3 e8 10 08 	or	r8,r9,r8
80004016:	e8 08 18 00 	cp.b	r8,r4
8000401a:	c2 50       	breq	80004064 <sdcard_mount+0x344>
8000401c:	ea c8 ff ff 	sub	r8,r5,-1
80004020:	0c 08       	add	r8,r6
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i+13] = data[i*2 + relativeEntry + 1];
80004022:	06 9c       	mov	r12,r3
80004024:	e6 03 00 39 	add	r9,r3,r3<<0x3
80004028:	a3 69       	lsl	r9,0x2
8000402a:	2f 39       	sub	r9,-13
8000402c:	4a 3a       	lddpc	r10,800040b8 <sdcard_mount+0x398>
8000402e:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80004030:	40 1a       	lddsp	r10,sp[0x4]
80004032:	ea 0a 00 0b 	add	r11,r5,r10
					files[id].name[i+11] = data[i*2 + relativeEntry + 28];
				}
			}
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i+13] = data[i*2 + relativeEntry + 1];
80004036:	11 8a       	ld.ub	r10,r8[0x0]
80004038:	12 ca       	st.b	r9++,r10
8000403a:	2f e8       	sub	r8,-2
				for(uint8_t i = 0; i < 2; i++){
					files[id].name[i+11] = data[i*2 + relativeEntry + 28];
				}
			}
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
				for(uint8_t i = 0; i < 5; i++){
8000403c:	16 38       	cp.w	r8,r11
8000403e:	cf c1       	brne	80004036 <sdcard_mount+0x316>
80004040:	ea c8 ff f2 	sub	r8,r5,-14
80004044:	0c 08       	add	r8,r6
80004046:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
8000404a:	f8 09 15 02 	lsl	r9,r12,0x2
8000404e:	2e e9       	sub	r9,-18
80004050:	49 aa       	lddpc	r10,800040b8 <sdcard_mount+0x398>
80004052:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80004054:	40 0a       	lddsp	r10,sp[0x0]
80004056:	2e 8a       	sub	r10,-24
80004058:	14 05       	add	r5,r10
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i+13] = data[i*2 + relativeEntry + 1];
				}
				for(uint8_t i = 0; i < 5; i++){ // 5 instead of 7 as we only store the first 25 characters
					files[id].name[i+18] = data[i*2 + relativeEntry + 14];
8000405a:	11 8a       	ld.ub	r10,r8[0x0]
8000405c:	12 ca       	st.b	r9++,r10
8000405e:	2f e8       	sub	r8,-2
			}
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i+13] = data[i*2 + relativeEntry + 1];
				}
				for(uint8_t i = 0; i < 5; i++){ // 5 instead of 7 as we only store the first 25 characters
80004060:	0a 38       	cp.w	r8,r5
80004062:	cf c1       	brne	8000405a <sdcard_mount+0x33a>
					files[id].name[i+18] = data[i*2 + relativeEntry + 14];
				}
			}
		}
		entry++;
80004064:	2f f7       	sub	r7,-1
80004066:	5c 87       	casts.h	r7
	uint8_t id = 0;
	uint16_t entry = 0;
	volatile uint32_t sector = rootSector;
	uint32_t relativeEntry = 0;
	
	while(entry < 512 && id < 100){
80004068:	e0 68 01 ff 	mov	r8,511
8000406c:	f0 07 19 00 	cp.h	r7,r8
80004070:	5f 89       	srls	r9
80004072:	36 38       	mov	r8,99
80004074:	f0 03 18 00 	cp.b	r3,r8
80004078:	5f 88       	srls	r8
8000407a:	f3 e8 00 08 	and	r8,r9,r8
8000407e:	e8 08 18 00 	cp.b	r8,r4
80004082:	fe 91 ff 12 	brne	80003ea6 <sdcard_mount+0x186>
80004086:	c0 38       	rjmp	8000408c <sdcard_mount+0x36c>
80004088:	30 0c       	mov	r12,0
8000408a:	c0 28       	rjmp	8000408e <sdcard_mount+0x36e>
8000408c:	30 1c       	mov	r12,1
	if(!_initFat())
		return false;
	_getFilesInfos();

	return true;
}
8000408e:	2f 0d       	sub	sp,-64
80004090:	d8 32       	popm	r0-r7,pc
80004092:	00 00       	add	r0,r0
80004094:	80 00       	ld.sh	r0,r0[0x0]
80004096:	3d 14       	mov	r4,-47
80004098:	00 00       	add	r0,r0
8000409a:	00 0c       	add	r12,r0
8000409c:	80 00       	ld.sh	r0,r0[0x0]
8000409e:	28 0c       	sub	r12,-128
800040a0:	00 00       	add	r0,r0
800040a2:	15 90       	ld.ub	r0,r10[0x1]
800040a4:	80 00       	ld.sh	r0,r0[0x0]
800040a6:	3a ec       	mov	r12,-82
800040a8:	00 00       	add	r0,r0
800040aa:	05 2c       	ld.uh	r12,r2++
800040ac:	00 00       	add	r0,r0
800040ae:	17 98       	ld.ub	r8,r11[0x1]
800040b0:	00 00       	add	r0,r0
800040b2:	17 94       	ld.ub	r4,r11[0x1]
800040b4:	00 00       	add	r0,r0
800040b6:	17 90       	ld.ub	r0,r11[0x1]
800040b8:	00 00       	add	r0,r0
800040ba:	07 80       	ld.ub	r0,r3[0x0]

800040bc <sdcard_init>:

/************************************************************************/
/* FUNCTIONS                                                            */
/************************************************************************/

void sdcard_init(void){
800040bc:	eb cd 40 80 	pushm	r7,lr
800040c0:	20 8d       	sub	sp,32
	gpio_map_t sdGPIO={
		{PIN_NPCS_SD,	FCT_NPCS_SD	  },
		{PIN_SCK_SPI1,	FCT_SCK_SPI1  },
		{PIN_MISO_SPI1, FCT_MISO_SPI1 },
		{PIN_MOSI_SPI1, FCT_MOSI_SPI1 }
	};
800040c2:	49 a8       	lddpc	r8,80004128 <sdcard_init+0x6c>
800040c4:	1a 9c       	mov	r12,sp
800040c6:	f0 ea 00 00 	ld.d	r10,r8[0]
800040ca:	fa eb 00 00 	st.d	sp[0],r10
800040ce:	f0 ea 00 08 	ld.d	r10,r8[8]
800040d2:	fa eb 00 08 	st.d	sp[8],r10
800040d6:	f0 ea 00 10 	ld.d	r10,r8[16]
800040da:	fa eb 00 10 	st.d	sp[16],r10
800040de:	f0 e8 00 18 	ld.d	r8,r8[24]
800040e2:	fa e9 00 18 	st.d	sp[24],r8

	gpio_enable_module(sdGPIO, sizeof (sdGPIO)/ sizeof(sdGPIO[0]));
800040e6:	30 4b       	mov	r11,4
800040e8:	f0 1f 00 11 	mcall	8000412c <sdcard_init+0x70>
	

	spi_initMaster((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions);
800040ec:	49 17       	lddpc	r7,80004130 <sdcard_init+0x74>
800040ee:	0e 9b       	mov	r11,r7
800040f0:	fe 7c 28 00 	mov	r12,-55296
800040f4:	f0 1f 00 10 	mcall	80004134 <sdcard_init+0x78>

	spi_selectionMode((volatile struct avr32_spi_t*) SD_MMC_SPI, 0, 0, 0);
800040f8:	30 09       	mov	r9,0
800040fa:	12 9a       	mov	r10,r9
800040fc:	12 9b       	mov	r11,r9
800040fe:	fe 7c 28 00 	mov	r12,-55296
80004102:	f0 1f 00 0e 	mcall	80004138 <sdcard_init+0x7c>

	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);
80004106:	e0 6a 90 00 	mov	r10,36864
8000410a:	ea 1a 03 d0 	orh	r10,0x3d0
8000410e:	0e 9b       	mov	r11,r7
80004110:	fe 7c 28 00 	mov	r12,-55296
80004114:	f0 1f 00 0a 	mcall	8000413c <sdcard_init+0x80>

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
80004118:	fe 7c 28 00 	mov	r12,-55296
8000411c:	f0 1f 00 09 	mcall	80004140 <sdcard_init+0x84>
}
80004120:	2f 8d       	sub	sp,-32
80004122:	e3 cd 80 80 	ldm	sp++,r7,pc
80004126:	00 00       	add	r0,r0
80004128:	80 00       	ld.sh	r0,r0[0x0]
8000412a:	45 1c       	lddsp	r12,sp[0x144]
8000412c:	80 00       	ld.sh	r0,r0[0x0]
8000412e:	28 a0       	sub	r0,-118
80004130:	00 00       	add	r0,r0
80004132:	00 0c       	add	r12,r0
80004134:	80 00       	ld.sh	r0,r0[0x0]
80004136:	2c 82       	sub	r2,-56
80004138:	80 00       	ld.sh	r0,r0[0x0]
8000413a:	2c ba       	sub	r10,-53
8000413c:	80 00       	ld.sh	r0,r0[0x0]
8000413e:	2d 58       	sub	r8,-43
80004140:	80 00       	ld.sh	r0,r0[0x0]
80004142:	2e 10       	sub	r0,-31

80004144 <sysclk_init>:
/* sysclk_init (void)
*
* Initializes SYSCLK for a 64 MHz clock.
*
*/
void sysclk_init (void) {
80004144:	d4 01       	pushm	lr
  // PLL formula = PLL_OUT (OSC0 / DIV) * (MUL+1) => (16MHz / 1) * (7+1) = 128MHz
  pm_switch_to_osc0(&AVR32_PM, BOARD_OSC0_HZ, OSC0_STARTUP_US);  // Switch main clock to Osc0.
80004146:	30 3a       	mov	r10,3
80004148:	e0 6b 90 00 	mov	r11,36864
8000414c:	ea 1b 03 d0 	orh	r11,0x3d0
80004150:	fe 7c 0c 00 	mov	r12,-62464
80004154:	f0 1f 00 19 	mcall	800041b8 <sysclk_init+0x74>
  pm_pll_setup(&AVR32_PM, PLL, MUL, DIV, OSC, LOCK_COUNT);
80004158:	31 08       	mov	r8,16
8000415a:	1a d8       	st.w	--sp,r8
8000415c:	30 08       	mov	r8,0
8000415e:	30 19       	mov	r9,1
80004160:	30 7a       	mov	r10,7
80004162:	10 9b       	mov	r11,r8
80004164:	fe 7c 0c 00 	mov	r12,-62464
80004168:	f0 1f 00 15 	mcall	800041bc <sysclk_init+0x78>
   pll_freq Set to 1 for VCO frequency range 80-180MHz, set to 0 for VCO frequency range 160-240Mhz.
   pll_div2 Divide the PLL output frequency by 2 (this settings does not change the FVCO value)
   pll_wbwdisable 1 Disable the Wide-Bandith Mode (Wide-Bandwith mode allow a faster startup time and out-of-lock time). 0 to enable the Wide-Bandith Mode.
  */
  /* PLL output VCO frequency is 128MHz. We divide it by 2 with the pll_div2=1. This enable to get later main clock to 64MHz */
  pm_pll_set_option(&AVR32_PM, PLL, PLL_F, PLL_DIV2, PLL_WBW_DIS);
8000416c:	30 08       	mov	r8,0
8000416e:	30 19       	mov	r9,1
80004170:	12 9a       	mov	r10,r9
80004172:	10 9b       	mov	r11,r8
80004174:	fe 7c 0c 00 	mov	r12,-62464
80004178:	f0 1f 00 12 	mcall	800041c0 <sysclk_init+0x7c>
  pm_pll_enable(&AVR32_PM, PLL);
8000417c:	30 0b       	mov	r11,0
8000417e:	fe 7c 0c 00 	mov	r12,-62464
80004182:	f0 1f 00 11 	mcall	800041c4 <sysclk_init+0x80>

  /* Wait for PLL0 locked */
  pm_wait_for_pll0_locked(&AVR32_PM) ;
80004186:	fe 7c 0c 00 	mov	r12,-62464
8000418a:	f0 1f 00 10 	mcall	800041c8 <sysclk_init+0x84>
  pm_cksel(&AVR32_PM, 1, 0, 0, 0, 0, 0);		// 1 divides PBA clock by two
8000418e:	30 0a       	mov	r10,0
80004190:	1a da       	st.w	--sp,r10
80004192:	1a da       	st.w	--sp,r10
80004194:	14 98       	mov	r8,r10
80004196:	14 99       	mov	r9,r10
80004198:	30 1b       	mov	r11,1
8000419a:	fe 7c 0c 00 	mov	r12,-62464
8000419e:	f0 1f 00 0c 	mcall	800041cc <sysclk_init+0x88>

  // Set one wait-state (WS) for flash controller. 0 WS access is up to 30MHz for HSB/CPU clock.
  // As we want to have 64MHz on HSB/CPU clock, we need to set 1 WS on flash controller.
  flashc_set_wait_state(1);
800041a2:	30 1c       	mov	r12,1
800041a4:	f0 1f 00 0b 	mcall	800041d0 <sysclk_init+0x8c>
  pm_switch_to_clock(&AVR32_PM, AVR32_PM_MCSEL_PLL0); /* Switch main clock to 64MHz */	
800041a8:	30 2b       	mov	r11,2
800041aa:	fe 7c 0c 00 	mov	r12,-62464
800041ae:	f0 1f 00 0a 	mcall	800041d4 <sysclk_init+0x90>
800041b2:	2f dd       	sub	sp,-12
}
800041b4:	d8 02       	popm	pc
800041b6:	00 00       	add	r0,r0
800041b8:	80 00       	ld.sh	r0,r0[0x0]
800041ba:	2b a8       	sub	r8,-70
800041bc:	80 00       	ld.sh	r0,r0[0x0]
800041be:	2b 4a       	sub	r10,-76
800041c0:	80 00       	ld.sh	r0,r0[0x0]
800041c2:	2b 6c       	sub	r12,-74
800041c4:	80 00       	ld.sh	r0,r0[0x0]
800041c6:	2b 86       	sub	r6,-72
800041c8:	80 00       	ld.sh	r0,r0[0x0]
800041ca:	2b 94       	sub	r4,-71
800041cc:	80 00       	ld.sh	r0,r0[0x0]
800041ce:	2b 04       	sub	r4,-80
800041d0:	80 00       	ld.sh	r0,r0[0x0]
800041d2:	28 40       	sub	r0,-124
800041d4:	80 00       	ld.sh	r0,r0[0x0]
800041d6:	2b 9e       	sub	lr,-71

800041d8 <main>:
#else
	#include "mainCentre.h"
#endif


int main (void) {
800041d8:	d4 01       	pushm	lr
	
	#ifdef AVIS_POLITIQUE
		mainGauche();
800041da:	f0 1f 00 02 	mcall	800041e0 <main+0x8>
	#else
		mainCentre();
	#endif
	
}
800041de:	d8 0a       	popm	pc,r12=0
800041e0:	80 00       	ld.sh	r0,r0[0x0]
800041e2:	3a 0c       	mov	r12,-96

Disassembly of section .exception:

80004200 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80004200:	c0 08       	rjmp	80004200 <_evba>
	...

80004204 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80004204:	c0 08       	rjmp	80004204 <_handle_TLB_Multiple_Hit>
	...

80004208 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80004208:	c0 08       	rjmp	80004208 <_handle_Bus_Error_Data_Fetch>
	...

8000420c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000420c:	c0 08       	rjmp	8000420c <_handle_Bus_Error_Instruction_Fetch>
	...

80004210 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80004210:	c0 08       	rjmp	80004210 <_handle_NMI>
	...

80004214 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80004214:	c0 08       	rjmp	80004214 <_handle_Instruction_Address>
	...

80004218 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80004218:	c0 08       	rjmp	80004218 <_handle_ITLB_Protection>
	...

8000421c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000421c:	c0 08       	rjmp	8000421c <_handle_Breakpoint>
	...

80004220 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80004220:	c0 08       	rjmp	80004220 <_handle_Illegal_Opcode>
	...

80004224 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80004224:	c0 08       	rjmp	80004224 <_handle_Unimplemented_Instruction>
	...

80004228 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80004228:	c0 08       	rjmp	80004228 <_handle_Privilege_Violation>
	...

8000422c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000422c:	c0 08       	rjmp	8000422c <_handle_Floating_Point>
	...

80004230 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80004230:	c0 08       	rjmp	80004230 <_handle_Coprocessor_Absent>
	...

80004234 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80004234:	c0 08       	rjmp	80004234 <_handle_Data_Address_Read>
	...

80004238 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80004238:	c0 08       	rjmp	80004238 <_handle_Data_Address_Write>
	...

8000423c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000423c:	c0 08       	rjmp	8000423c <_handle_DTLB_Protection_Read>
	...

80004240 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80004240:	c0 08       	rjmp	80004240 <_handle_DTLB_Protection_Write>
	...

80004244 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80004244:	c0 08       	rjmp	80004244 <_handle_DTLB_Modified>
	...

80004250 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80004250:	c0 08       	rjmp	80004250 <_handle_ITLB_Miss>
	...

80004260 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80004260:	c0 08       	rjmp	80004260 <_handle_DTLB_Miss_Read>
	...

80004270 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80004270:	c0 08       	rjmp	80004270 <_handle_DTLB_Miss_Write>
	...

80004300 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80004300:	c0 08       	rjmp	80004300 <_handle_Supervisor_Call>
80004302:	d7 03       	nop

80004304 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80004304:	30 0c       	mov	r12,0
80004306:	fe b0 f3 a3 	rcall	80002a4c <_get_interrupt_handler>
8000430a:	58 0c       	cp.w	r12,0
8000430c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80004310:	d6 03       	rete

80004312 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80004312:	30 1c       	mov	r12,1
80004314:	fe b0 f3 9c 	rcall	80002a4c <_get_interrupt_handler>
80004318:	58 0c       	cp.w	r12,0
8000431a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000431e:	d6 03       	rete

80004320 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80004320:	30 2c       	mov	r12,2
80004322:	fe b0 f3 95 	rcall	80002a4c <_get_interrupt_handler>
80004326:	58 0c       	cp.w	r12,0
80004328:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000432c:	d6 03       	rete

8000432e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000432e:	30 3c       	mov	r12,3
80004330:	fe b0 f3 8e 	rcall	80002a4c <_get_interrupt_handler>
80004334:	58 0c       	cp.w	r12,0
80004336:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000433a:	d6 03       	rete
8000433c:	d7 03       	nop
8000433e:	d7 03       	nop
80004340:	d7 03       	nop
80004342:	d7 03       	nop
80004344:	d7 03       	nop
80004346:	d7 03       	nop
80004348:	d7 03       	nop
8000434a:	d7 03       	nop
8000434c:	d7 03       	nop
8000434e:	d7 03       	nop
80004350:	d7 03       	nop
80004352:	d7 03       	nop
80004354:	d7 03       	nop
80004356:	d7 03       	nop
80004358:	d7 03       	nop
8000435a:	d7 03       	nop
8000435c:	d7 03       	nop
8000435e:	d7 03       	nop
80004360:	d7 03       	nop
80004362:	d7 03       	nop
80004364:	d7 03       	nop
80004366:	d7 03       	nop
80004368:	d7 03       	nop
8000436a:	d7 03       	nop
8000436c:	d7 03       	nop
8000436e:	d7 03       	nop
80004370:	d7 03       	nop
80004372:	d7 03       	nop
80004374:	d7 03       	nop
80004376:	d7 03       	nop
80004378:	d7 03       	nop
8000437a:	d7 03       	nop
8000437c:	d7 03       	nop
8000437e:	d7 03       	nop
80004380:	d7 03       	nop
80004382:	d7 03       	nop
80004384:	d7 03       	nop
80004386:	d7 03       	nop
80004388:	d7 03       	nop
8000438a:	d7 03       	nop
8000438c:	d7 03       	nop
8000438e:	d7 03       	nop
80004390:	d7 03       	nop
80004392:	d7 03       	nop
80004394:	d7 03       	nop
80004396:	d7 03       	nop
80004398:	d7 03       	nop
8000439a:	d7 03       	nop
8000439c:	d7 03       	nop
8000439e:	d7 03       	nop
800043a0:	d7 03       	nop
800043a2:	d7 03       	nop
800043a4:	d7 03       	nop
800043a6:	d7 03       	nop
800043a8:	d7 03       	nop
800043aa:	d7 03       	nop
800043ac:	d7 03       	nop
800043ae:	d7 03       	nop
800043b0:	d7 03       	nop
800043b2:	d7 03       	nop
800043b4:	d7 03       	nop
800043b6:	d7 03       	nop
800043b8:	d7 03       	nop
800043ba:	d7 03       	nop
800043bc:	d7 03       	nop
800043be:	d7 03       	nop
800043c0:	d7 03       	nop
800043c2:	d7 03       	nop
800043c4:	d7 03       	nop
800043c6:	d7 03       	nop
800043c8:	d7 03       	nop
800043ca:	d7 03       	nop
800043cc:	d7 03       	nop
800043ce:	d7 03       	nop
800043d0:	d7 03       	nop
800043d2:	d7 03       	nop
800043d4:	d7 03       	nop
800043d6:	d7 03       	nop
800043d8:	d7 03       	nop
800043da:	d7 03       	nop
800043dc:	d7 03       	nop
800043de:	d7 03       	nop
800043e0:	d7 03       	nop
800043e2:	d7 03       	nop
800043e4:	d7 03       	nop
800043e6:	d7 03       	nop
800043e8:	d7 03       	nop
800043ea:	d7 03       	nop
800043ec:	d7 03       	nop
800043ee:	d7 03       	nop
800043f0:	d7 03       	nop
800043f2:	d7 03       	nop
800043f4:	d7 03       	nop
800043f6:	d7 03       	nop
800043f8:	d7 03       	nop
800043fa:	d7 03       	nop
800043fc:	d7 03       	nop
800043fe:	d7 03       	nop
