$date
	Mon Oct 15 21:06:04 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fulladder_tb $end
$var wire 1 ! carry $end
$var wire 1 " sum $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module d $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( c $end
$var wire 1 ! carry $end
$var wire 1 " sum $end
$var wire 1 ) temp $end
$var wire 1 * temp1 $end
$var wire 1 + temp2 $end
$scope module d1 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 * carry $end
$var wire 1 ) sum $end
$upscope $end
$scope module d2 $end
$var wire 1 ) a $end
$var wire 1 ( b $end
$var wire 1 + carry $end
$var wire 1 " sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1%
1(
#20
1!
0"
1+
1)
1$
1'
#30
1"
0+
0)
1*
1#
1&
#40
0"
1+
1!
1)
0*
0$
0'
#50
