module top_module(
    input [31:0] a,
    input [31:0] b,
    output [31:0] sum
);
   wire c1;
    
    add16 la(.a(a[15:0]),.b(b[15:0]),.cin(1'b0),.sum(sum[15:0]),.cout(c1)
                     );
    add16 ua(.a(a[31:16]),.b(b[31:16]),.cin(c1),.sum(sum[31:16]),.cout()          
    );
endmodule
