<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CPU6.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CMP.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CMP.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CMP.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ControlModule.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ControlModule.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ControlModule.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ControlModule_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ControlModule_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Extend.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Extend.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Extend.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IFU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="IFU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="IFU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Npcmodule.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Npcmodule.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Npcmodule.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RF.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RF.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RF.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Reg_D.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Reg_D.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Reg_D.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Reg_E.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Reg_E.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Reg_E.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Reg_E2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Reg_E2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Reg_E2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Reg_M.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Reg_M.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Reg_M.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Reg_W.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Reg_W.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Reg_W.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mips.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mips.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mips.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mips.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mips.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mips_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="y_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="y_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="y_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="y_stx_beh.prj"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1669029930" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1669029930">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1669037492" xil_pn:in_ck="-6970396320324630951" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1669037492">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="BE.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="ControlModule.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="DMEXT.v"/>
      <outfile xil_pn:name="Extend.v"/>
      <outfile xil_pn:name="IFU.v"/>
      <outfile xil_pn:name="Npcmodule.v"/>
      <outfile xil_pn:name="RF.v"/>
      <outfile xil_pn:name="Reg_D.v"/>
      <outfile xil_pn:name="Reg_E.v"/>
      <outfile xil_pn:name="Reg_E2.v"/>
      <outfile xil_pn:name="Reg_M.v"/>
      <outfile xil_pn:name="Reg_W.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="y.v"/>
    </transform>
    <transform xil_pn:end_ts="1669029930" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7818300479855755152" xil_pn:start_ts="1669029930">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1669029930" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8210457119246371894" xil_pn:start_ts="1669029930">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1669029930" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6825801120149235046" xil_pn:start_ts="1669029930">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1669037494" xil_pn:in_ck="-6970396320324630951" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1669037494">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="BE.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="ControlModule.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="DMEXT.v"/>
      <outfile xil_pn:name="Extend.v"/>
      <outfile xil_pn:name="IFU.v"/>
      <outfile xil_pn:name="Npcmodule.v"/>
      <outfile xil_pn:name="RF.v"/>
      <outfile xil_pn:name="Reg_D.v"/>
      <outfile xil_pn:name="Reg_E.v"/>
      <outfile xil_pn:name="Reg_E2.v"/>
      <outfile xil_pn:name="Reg_M.v"/>
      <outfile xil_pn:name="Reg_W.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="y.v"/>
    </transform>
    <transform xil_pn:end_ts="1669692952" xil_pn:in_ck="-6970396320324630951" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5705408202067018595" xil_pn:start_ts="1669692950">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
      <outfile xil_pn:name="y_beh.prj"/>
      <outfile xil_pn:name="y_isim_beh.exe"/>
    </transform>
    <transform xil_pn:end_ts="1669692952" xil_pn:in_ck="-1487541081436868154" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="808589523698219296" xil_pn:start_ts="1669692952">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="y_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1667886100" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1667886100">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667886100" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7098935455041611030" xil_pn:start_ts="1667886100">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667886100" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6825801120149235046" xil_pn:start_ts="1667886100">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667886100" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1667886100">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667886100" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-108373080525765968" xil_pn:start_ts="1667886100">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667886100" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5586979983773051280" xil_pn:start_ts="1667886100">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667886100" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6019760216988849820" xil_pn:start_ts="1667886100">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667965588" xil_pn:in_ck="-2193748642683096277" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-1005024594606734649" xil_pn:start_ts="1667965583">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="mips.lso"/>
      <outfile xil_pn:name="mips.prj"/>
      <outfile xil_pn:name="mips.syr"/>
      <outfile xil_pn:name="mips.xst"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
