Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 61d723cdff2f446cb6a113978b707891 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 16 for port tone [/home/tengu/hardware/final_theremin/top.v:48]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/tengu/hardware/final_theremin/final_theremin.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sensor
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.PWM_gen
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_behav
