/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Samsung Exynos SoC series Pablo driver
 *
 * Copyright (c) 2022 Samsung Electronics Co., Ltd
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef IS_HW_PDP_V6_0_H
#define IS_HW_PDP_V6_0_H

#include "pablo-hw-api-common.h"
#include "is-common-config.h"

#define SENSOR_TYPE_MSPD 0
#define SENSOR_TYPE_MOD1 1
#define SENSOR_TYPE_MOD2 2
#define SENSOR_TYPE_MOD3 3
#define SENSOR_TYPE_MSPD_TAIL 4

#define START_ASAP 0
#define START_VVALID_RISE 1

#define INT_PULSE 0
#define INT_LEVEL 1

#define LSB_4BITS_MASK 0x0000000FUL
#define MSB_32BITS_MASK 0xFFFFFFFF0UL
#define LSB_BIT 4
#define DVA_GET_MSB(dva) (((dva) & MSB_32BITS_MASK) >> LSB_BIT)
#define DVA_GET_LSB(dva) ((dva) & LSB_4BITS_MASK)

struct is_pdp_reg {
	u32 init_value;
	u32 index;
};

enum pdp_int1 {
	FRAME_START = 0, /* Chain frame start */
	FRAME_END_INTERRUPT = 1, /* Accumulated End interrupt upon core business */
	FRAME_INT_ON_ROW_COL_INFO = 2, /* Frame Info: Interrupt on programmable row col. */
	IRQ_CORRUPTED 	= 3, /* Accumulated courrupted frame indication upon int2[14-31] */
	COREX_ERROR_INT = 4, /* corex error Interrupt */
	/* reserved = 5, */
	/* Accumulated End interrupt upon core business and int1[14-31] */
	PRE_FRAME_END_INTERRUPT		= 6,
	INPUT_FRAME_END = 7, /* LIC input frame end */
	/* reserved = 8, */
	REORDER_H_OUTPUT_LAST = 9,
	BPC_H_OUTPUT_LAST	= 10,
	BPC_V_OUTPUT_LAST	= 11,
	ALC_H_OUTPUT_LAST = 12,
	GAMMA_H_OUTPUT_LAST		= 13,
	GAMMA_V_OUTPUT_LAST		= 14,
	/* reserved = 15, */
	/* reserved = 16, */
	/* reserved = 17, */
	/* reserved = 18, */
	/* reserved = 19, */
	COREX_END_INT_0 = 20, /* corex end interrupt */
	COREX_END_INT_1 = 21, /* corex end interrupt */
	/* reserved = 22 ~ 31 */
	PDP_INT1_CNT,
};

#define INT1_EN_MASK	((0)\
			|(1 << FRAME_START)\
			|(1 << FRAME_END_INTERRUPT)\
			|(1 << FRAME_INT_ON_ROW_COL_INFO)\
			|(1 << IRQ_CORRUPTED)\
			|(1 << COREX_ERROR_INT)\
			/* |(1 << PRE_FRAME_END_INTERRUPT) */\
			/* |(1 << INPUT_FRAME_END) */\
			/* |(1 << REORDER_H_OUTPUT_LAST) */\
			/* |(1 << BPC_H_OUTPUT_LAST) */\
			/* |(1 << BPC_V_OUTPUT_LAST) */\
			/* |(1 << ALC_H_OUTPUT_LAST) */\
			/* |(1 << GAMMA_H_OUTPUT_LAST) */\
			/* |(1 << GAMMA_V_OUTPUT_LAST) */\
			/* |(1 << COREX_END_INT_0) */\
			/* |(1 << COREX_END_INT_1) */\
			)

#define INT1_ERR_MASK	((0)\
			/* |(1 << FRAME_START) */\
			/* |(1 << FRAME_END_INTERRUPT) */\
			/* |(1 << FRAME_INT_ON_ROW_COL_INFO) */\
			|(1 << IRQ_CORRUPTED)\
			|(1 << COREX_ERROR_INT)\
			/* |(1 << PRE_FRAME_END_INTERRUPT) */\
			/* |(1 << INPUT_FRAME_END) */\
			/* |(1 << REORDER_H_OUTPUT_LAST) */\
			/* |(1 << BPC_H_OUTPUT_LAST) */\
			/* |(1 << BPC_V_OUTPUT_LAST) */\
			/* |(1 << ALC_H_OUTPUT_LAST) */\
			/* |(1 << GAMMA_H_OUTPUT_LAST) */\
			/* |(1 << GAMMA_V_OUTPUT_LAST) */\
			/* |(1 << COREX_END_INT_0) */\
			/* |(1 << COREX_END_INT_1) */\
			)

const char *pdp_int1_str[PDP_INT1_CNT] = {
	[FRAME_START ... PDP_INT1_CNT-1] = "UNKNOWN",
	[FRAME_START] = "FRAME_START",
	[FRAME_END_INTERRUPT] = "FRAME_END_INTERRUPT",
	[FRAME_INT_ON_ROW_COL_INFO] = "FRAME_INT_ON_ROW_COL_INFO",
	[IRQ_CORRUPTED] = "IRQ_CORRUPTED",
	[COREX_ERROR_INT] = "COREX_ERROR_INT",
	[PRE_FRAME_END_INTERRUPT] = "PRE_FRAME_END_INTERRUPT",
	[INPUT_FRAME_END] = "LIC_INPUT_FRAME_END",
	[REORDER_H_OUTPUT_LAST] = "REORDER_H_OUTPUT_LAST",
	[BPC_H_OUTPUT_LAST]	= "BPC_H_OUTPUT_LAST",
	[BPC_V_OUTPUT_LAST] = "BPC_V_OUTPUT_LAST",
	[ALC_H_OUTPUT_LAST]	= "ALC_H_OUTPUT_LAST",
	[GAMMA_H_OUTPUT_LAST] = "GAMMA_H_OUTPUT_LAST",
	[GAMMA_V_OUTPUT_LAST] = "GAMMA_V_OUTPUT_LAST",
	[COREX_END_INT_0] = "COREX_END_INT_0",
	[COREX_END_INT_1] = "COREX_END_INT_1",
};

enum pdp_int2 {
	INPUT_FRAME_END_SRC1 = 0, /* frame end time */
	/* reserved = 1 ~ 5 */
	VOTF_LOST_FLUSH_AF = 6,
	C2SER_SLOW_RING = 7,
	PDAF_STAT_INT = 8,
	SBWC_ERR = 9,
	/* reserved = 10 */
	VOTF_LOST_CON_AF = 11,
	/* reserved = 12 ~ 18 */
	CINFIFO_LINES_ERROR = 19, /* LIC line count error */
	CINFIFO_COLUMNS_ERROR = 20, /* LIC column count error */
	CINFIFO_STREAM_OVERFLOW 	= 21, /* LIC overflow */
	COUTFIFO_OVERFLOW_ERROR 	 = 21, /* Deprecated in v5.0 */
	FRAME_START_BEFORE_FRAME_END_CORRUPTED	= 22,
	DMACLIENTS_ERROR_IRQ 	= 23, /* AXI encapsulated errors */
	/* reserved = 24 ~ 31 */
	PDP_INT2_CNT,
};

#define INT2_EN_MASK	((0)\
			/* |(1 << INPUT_FRAME_END_SRC1) */\
			|(1 << VOTF_LOST_FLUSH_AF)\
			|(1 << C2SER_SLOW_RING)\
			|(1 << PDAF_STAT_INT)\
			|(1 << SBWC_ERR)\
			|(1 << VOTF_LOST_CON_AF)\
			|(1 << CINFIFO_LINES_ERROR)\
			|(1 << CINFIFO_COLUMNS_ERROR)\
			|(1 << CINFIFO_STREAM_OVERFLOW)\
			|(1 << FRAME_START_BEFORE_FRAME_END_CORRUPTED)\
			|(1 << DMACLIENTS_ERROR_IRQ))


#define INT2_ERR_MASK	((0)\
			/* |(1 << LIC_INPUT_FRAME_END_SRC1) */\
			|(1 << VOTF_LOST_FLUSH_AF)\
			|(1 << C2SER_SLOW_RING)\
			/* |(1 << PDAF_STAT_INT) */\
			|(1 << SBWC_ERR)\
			|(1 << VOTF_LOST_CON_AF)\
			|(1 << CINFIFO_LINES_ERROR)\
			|(1 << CINFIFO_COLUMNS_ERROR)\
			|(1 << CINFIFO_STREAM_OVERFLOW)\
			|(1 << FRAME_START_BEFORE_FRAME_END_CORRUPTED)\
			|(1 << DMACLIENTS_ERROR_IRQ))


const char *pdp_int2_str[PDP_INT2_CNT] = {
	[INPUT_FRAME_END_SRC1 ... PDP_INT2_CNT-1] = "UNKNOWN",
	[INPUT_FRAME_END_SRC1] = "LIC_INPUT_FRAME_END_SRC1",
	[VOTF_LOST_FLUSH_AF] = "VOTF_LOST_FLUSH_AF",
	[C2SER_SLOW_RING] = "C2SER_SLOW_RING",
	[PDAF_STAT_INT] = "PDAF_STAT_INT",
	[SBWC_ERR] = "SBWC_ERR",
	[VOTF_LOST_CON_AF] = "VOTF_LOST_CON_AF",
	[CINFIFO_LINES_ERROR] = "CINFIFO_LINES_ERROR",
	[CINFIFO_COLUMNS_ERROR]	 = "CINFIFO_COLUMNS_ERROR",
	[CINFIFO_STREAM_OVERFLOW] = "CINFIFO_STREAM_OVERFLOW",
	[FRAME_START_BEFORE_FRAME_END_CORRUPTED] = "FRAME_START_BEFORE_FRAME_END_CORRUPTED",
	[DMACLIENTS_ERROR_IRQ] = "DMACLIENTS_ERROR_IRQ",
};

#define PDP_TRY_COUNT 10000

/* DMA format */
#define PDP_DMA_FMT_U8BIT_PACK 0
#define PDP_DMA_FMT_U8BIT_UNPACK_LSB_ZERO 1
#define PDP_DMA_FMT_U8BIT_UNPACK_MSB_ZERO 2
#define PDP_DMA_FMT_U10BIT_PACK 4
#define PDP_DMA_FMT_U10BIT_UNPACK_LSB_ZERO 5
#define PDP_DMA_FMT_U10BIT_UNPACK_MSB_ZERO 6
#define PDP_DMA_FMT_ANDROID10 7
#define PDP_DMA_FMT_U12BIT_PACK 8
#define PDP_DMA_FMT_U12BIT_UNPACK_LSB_ZERO 9
#define PDP_DMA_FMT_U12BIT_UNPACK_MSB_ZERO 10
#define PDP_DMA_FMT_ANDROID12 11
#define PDP_DMA_FMT_U14BIT_PACK 12
#define PDP_DMA_FMT_U14BIT_UNPACK_LSB_ZERO 13
#define PDP_DMA_FMT_U14BIT_UNPACK_MSB_ZERO 14

#define PDP_STAT_FORMAT 0x10000002
#define PDP_STAT_TOTAL_SIZE 95680 /* 95364(Valid size) + 316 (Pad) = 95680 (Bytes) */
#define PDP_STAT0_ROI_NUM 13
#define PDP_STAT_DMA_WIDTH 320
#define PDP_STAT_STRIDE(w) 1280

#define PDP_STAT_DUMP_STRIDE(w)	(	\
{					\
	u32 stride;			\
					\
	if (w <= 320)			\
		stride = 1280;		\
	else if (w <= 640)		\
		stride = 2560;		\
	else if (w <= 1280)		\
		stride = 5120;		\
	else				\
		stride = 10240;		\
					\
	stride;				\
}					\
)


enum pdp_hw_reorder_bit {
	PDP_REORDER_BYPASS,
	PDP_REORDER_10BIT,
	PDP_REORDER_12BIT,
	PDP_REORDER_14BIT,
	PDP_REORDER_BIT_NUM
};

enum is_hw_pdp_reg_name {
	PDP_R_GLOBAL_ENABLE,
	PDP_R_ONE_SHOT_ENABLE,
	PDP_R_GLOBAL_ENABLE_STOP_CRPT,
	PDP_R_SW_RESET,
	PDP_R_SW_CORE_RESET,
	PDP_R_HW_RESET,
	PDP_R_FORCE_INTERNAL_CLOCK,
	PDP_R_TRANS_STOP_REQ,
	PDP_R_TRANS_STOP_REQ_RDY,
	PDP_R_IDLENESS_STATUS,
	PDP_R_SELREGISTER,
	PDP_R_SELREGISTERMODE,
	PDP_R_SHADOW_CONTROL,
	PDP_R_SHADOW_SW_TRIGGER,
	PDP_R_AUTO_MASK_PREADY,
	PDP_R_INTERRUPT_AUTO_MASK,
	PDP_R_IP_POST_FRAME_GAP,
	PDP_R_IP_USE_END_INTERRUPT_ENABLE,
	PDP_R_IP_END_INTERRUPT_ENABLE,
	PDP_R_IP_CORRUPTED_INTERRUPT_ENABLE,
	PDP_R_IP_STALL_OUT,
	PDP_R_IP_COUTFIFO_END_ON_VSYNC_FALL,
	PDP_R_IP_INT_ON_COL_ROW,
	PDP_R_IP_INT_ON_COL_ROW_CORD,
	PDP_R_IP_CHAIN_INPUT_SELECT,
	PDP_R_IP_USE_INPUT_FRAME_START_IN,
	PDP_R_IP_RDMA_VVALID_START_ENABLE,
	PDP_R_IP_ROL_SELECT,
	PDP_R_IP_ROL_MODE,
	PDP_R_IP_ROL_RESET,
	PDP_R_IP_PROCESSING,
	PDP_R_IP_DBG_CORE_FREEZE_ON_COL_ROW,
	PDP_R_IP_DBG_CORE_FREEZE_ON_COL_ROW_TARGET,
	PDP_R_IP_DBG_CORE_FREEZE_ON_COL_ROW_POS,
	PDP_R_RDMA_IMG_AF_VARIABLE,
	PDP_R_APB_SFR_RESET,
	PDP_R_OUT_SIZE_V,
	PDP_R_VVALID_READY_BUFFER,
	PDP_R_IP_COREX_HW_TRIGGER_GAP,
	PDP_R_IP_VERSION,
	PDP_R_CONTINT_LEVEL_PULSE_N_SEL,
	PDP_R_CONTINT_INT1,
	PDP_R_CONTINT_INT1_ENABLE,
	PDP_R_CONTINT_INT1_STATUS,
	PDP_R_CONTINT_INT1_CLEAR,
	PDP_R_CONTINT_INT2,
	PDP_R_CONTINT_INT2_ENABLE,
	PDP_R_CONTINT_INT2_STATUS,
	PDP_R_CONTINT_INT2_CLEAR,
	PDP_R_SECU_CTRL_SEQID,
	PDP_R_SECU_CTRL_TZINFO_SEQID_0,
	PDP_R_SECU_CTRL_TZINFO_SEQID_1,
	PDP_R_SECU_CTRL_TZINFO_SEQID_2,
	PDP_R_SECU_CTRL_TZINFO_SEQID_3,
	PDP_R_SECU_CTRL_TZINFO_SEQID_4,
	PDP_R_SECU_CTRL_TZINFO_SEQID_5,
	PDP_R_SECU_CTRL_TZINFO_SEQID_6,
	PDP_R_SECU_CTRL_TZINFO_SEQID_7,
	PDP_R_FRO_MODE_EN,
	PDP_R_FRO_GLOBAL_ENABLE,
	PDP_R_FRO_ONE_SHOT_ENABLE,
	PDP_R_FRO_FRAME_COUNT,
	PDP_R_FRO_FRAME_COUNT_TO_RUN_MINUS1,
	PDP_R_FRO_FRAME_COUNT_TO_RUN_MINUS1_SHADOW,
	PDP_R_FRO_RUN_FRAME_NUMBER_FOR_COL_ROW_INT,
	PDP_R_FRO_RUN_FRAME_NUMBER_FOR_PDSTAT,
	PDP_R_FRO_DONE,
	PDP_R_FRO_BUSY,
	PDP_R_FRO_HISTORY_INT0_0,
	PDP_R_FRO_HISTORY_INT0_1,
	PDP_R_FRO_HISTORY_INT0_2,
	PDP_R_FRO_HISTORY_INT0_3,
	PDP_R_FRO_HISTORY_INT0_4,
	PDP_R_FRO_HISTORY_INT0_5,
	PDP_R_FRO_HISTORY_INT0_6,
	PDP_R_FRO_HISTORY_INT0_7,
	PDP_R_FRO_HISTORY_INT0_0_PREV,
	PDP_R_FRO_HISTORY_INT0_1_PREV,
	PDP_R_FRO_HISTORY_INT0_2_PREV,
	PDP_R_FRO_HISTORY_INT0_3_PREV,
	PDP_R_FRO_HISTORY_INT0_4_PREV,
	PDP_R_FRO_HISTORY_INT0_5_PREV,
	PDP_R_FRO_HISTORY_INT0_6_PREV,
	PDP_R_FRO_HISTORY_INT0_7_PREV,
	PDP_R_FRO_HISTORY_INT1_0,
	PDP_R_FRO_HISTORY_INT1_1,
	PDP_R_FRO_HISTORY_INT1_2,
	PDP_R_FRO_HISTORY_INT1_3,
	PDP_R_FRO_HISTORY_INT1_4,
	PDP_R_FRO_HISTORY_INT1_5,
	PDP_R_FRO_HISTORY_INT1_6,
	PDP_R_FRO_HISTORY_INT1_7,
	PDP_R_FRO_HISTORY_INT1_0_PREV,
	PDP_R_FRO_HISTORY_INT1_1_PREV,
	PDP_R_FRO_HISTORY_INT1_2_PREV,
	PDP_R_FRO_HISTORY_INT1_3_PREV,
	PDP_R_FRO_HISTORY_INT1_4_PREV,
	PDP_R_FRO_HISTORY_INT1_5_PREV,
	PDP_R_FRO_HISTORY_INT1_6_PREV,
	PDP_R_FRO_HISTORY_INT1_7_PREV,
	PDP_R_FRO_SW_RESET,
	PDP_R_FRO_INT0_CLEAR,
	PDP_R_FRO_INT1_CLEAR,
	PDP_R_FRO_INT0,
	PDP_R_FRO_INT1,
	PDP_R_STRGEN_ENABLE,
	PDP_R_STRGEN_CONFIG,
	PDP_R_STRGEN_PRE_FRAME_GAP,
	PDP_R_STRGEN_PIXEL_GAP,
	PDP_R_STRGEN_LINE_GAP,
	PDP_R_STRGEN_IMAGE_WIDTH,
	PDP_R_STRGEN_IMAGE_HEIGHT,
	PDP_R_STRGEN_DATA_VALUE,
	PDP_R_STRGEN_STREAM_CRC,
	PDP_R_STOPEN_CRC_STOP_VALID_COUNT,
	PDP_R_STOPEN_CRC_SEED,
	PDP_R_STOPEN_CRC_RESULT_POINT_0,
	PDP_R_STOPEN_CRC_RESULT_POINT_1,
	PDP_R_STOPEN_CRC_RESULT_POINT_2,
	PDP_R_STOPEN_CRC_RESULT_POINT_3,
	PDP_R_FRAME_SEQ_COUNTER,
	PDP_R_FRAME_SEQ_COUNTER_RESET,
	PDP_R_FRAME_SEQ_COUNTER_LAST_SHADOW_TRIG,
	PDP_R_VOTF_APB_TOKEN_CTRL,
	PDP_R_VOTF_TOKEN_INDEX,
	PDP_R_VOTF_IN_TOKEN_0_TO_3,
	PDP_R_VOTF_IN_TOKEN_4_TO_7,
	PDP_R_VOTF_IN_TOKEN_8_TO_11,
	PDP_R_VOTF_OUT_TOKEN_0_TO_3,
	PDP_R_VOTF_OUT_TOKEN_4_TO_7,
	PDP_R_VOTF_OUT_TOKEN_8_TO_11,
	PDP_R_BYR_AFIDENT_BYPASS,
	PDP_R_BYR_AFIDENT_START_ACTIVE,
	PDP_R_BYR_AFIDENT_ACTIVE_SIZE,
	PDP_R_BYR_AFIDENT_OFFSET,
	PDP_R_BYR_AFIDENT_UNITS,
	PDP_R_BYR_AFIDENT_PTRN_MODE_AF,
	PDP_R_BYR_AFIDENT_PTRN_XY_0_0,
	PDP_R_BYR_AFIDENT_PTRN_XY_0_1,
	PDP_R_BYR_AFIDENT_PTRN_XY_1_0,
	PDP_R_BYR_AFIDENT_PTRN_XY_1_1,
	PDP_R_BYR_AFIDENT_PTRN_XY_2_0,
	PDP_R_BYR_AFIDENT_PTRN_XY_2_1,
	PDP_R_BYR_AFIDENT_PTRN_XY_3_0,
	PDP_R_BYR_AFIDENT_PTRN_XY_3_1,
	PDP_R_BYR_AFIDENT_PTRN_XY_4_0,
	PDP_R_BYR_AFIDENT_PTRN_XY_4_1,
	PDP_R_BYR_AFIDENT_PTRN_XY_5_0,
	PDP_R_BYR_AFIDENT_PTRN_XY_5_1,
	PDP_R_BYR_AFIDENT_PTRN_XY_6_0,
	PDP_R_BYR_AFIDENT_PTRN_XY_6_1,
	PDP_R_BYR_AFIDENT_PTRN_XY_7_0,
	PDP_R_BYR_AFIDENT_PTRN_XY_7_1,
	PDP_R_BYR_AFIDENT_PTRN_0,
	PDP_R_BYR_AFIDENT_PTRN_1,
	PDP_R_BYR_AFIDENT_SWITCHED_PTRN,
	PDP_R_BYR_AFIDENT_STREAM_CRC,
	PDP_R_Y_CROP_ROI_MAIN_BYPASS,
	PDP_R_Y_CROP_ROI_MAIN_SX,
	PDP_R_Y_CROP_ROI_MAIN_SY,
	PDP_R_Y_CROP_ROI_MAIN_EX,
	PDP_R_Y_CROP_ROI_MAIN_EY,
	PDP_R_Y_CROP_ROI_SUB_BYPASS,
	PDP_R_Y_CROP_ROI_SUB_SX,
	PDP_R_Y_CROP_ROI_SUB_SY,
	PDP_R_Y_CROP_ROI_SUB_EX,
	PDP_R_Y_CROP_ROI_SUB_EY,
	PDP_R_Y_REORDER_ON,
	PDP_R_Y_REORDER_MODE,
	PDP_R_Y_REORDER_UNPACK,
	PDP_R_Y_REORDER_IN_SIZE_XY,
	PDP_R_Y_REORDER_BLC_ON,
	PDP_R_Y_REORDER_BLC_PRE_SHIFT,
	PDP_R_Y_REORDER_BLC_OFFSET_BEFORE_GAIN,
	PDP_R_Y_REORDER_BLC_OFFSET_AFTER_GAIN,
	PDP_R_Y_REORDER_BLC_GAIN,
	PDP_R_Y_REORDER_BLC_GAIN_SHIFT,
	PDP_R_Y_REORDER_BLC_LOW_LIMIT,
	PDP_R_Y_REORDER_BLC_HIGH_LIMIT,
	PDP_R_Y_REORDER_CROP_ON,
	PDP_R_Y_REORDER_CROP_START_XY,
	PDP_R_Y_REORDER_CROP_SIZE_XY,
	PDP_R_Y_REORDER_BAYER_ACTIVE_START_XY,
	PDP_R_Y_REORDER_BAYER_ACTIVE_SIZE_XY,
	PDP_R_Y_REORDER_BAYER_UNIT_SIZE_XY,
	PDP_R_Y_REORDER_PD_H_REPOS_UNIT_SIZE_X,
	PDP_R_Y_REORDER_PD_H_REPOS_0_TO_3,
	PDP_R_Y_REORDER_PD_H_REPOS_4_TO_7,
	PDP_R_Y_REORDER_PD_H_REPOS_8_TO_11,
	PDP_R_Y_REORDER_PD_H_REPOS_12_TO_15,
	PDP_R_Y_REORDER_PD_LINE_REPOS_UNIT_SIZE_Y,
	PDP_R_Y_REORDER_PD_LINE_REPOS_0_TO_3,
	PDP_R_Y_REORDER_PD_LINE_REPOS_4_TO_7,
	PDP_R_Y_REORDER_PD_LINE_REPOS_8_TO_11,
	PDP_R_Y_REORDER_PD_LINE_REPOS_12_TO_15,
	PDP_R_Y_REORDER_PD_LR_OUT_UNIT_SIZE_XY,
	PDP_R_Y_REORDER_PD_LR_OUT_L_REPOS_0_TO_3,
	PDP_R_Y_REORDER_PD_LR_OUT_L_REPOS_4_TO_7,
	PDP_R_Y_REORDER_PD_LR_OUT_L_REPOS_8_TO_11,
	PDP_R_Y_REORDER_PD_LR_OUT_L_REPOS_12_TO_15,
	PDP_R_Y_REORDER_PD_LR_OUT_R_REPOS_0_TO_3,
	PDP_R_Y_REORDER_PD_LR_OUT_R_REPOS_4_TO_7,
	PDP_R_Y_REORDER_PD_LR_OUT_R_REPOS_8_TO_11,
	PDP_R_Y_REORDER_PD_LR_OUT_R_REPOS_12_TO_15,
	PDP_R_Y_REORDER_BIN_RATIO,
	PDP_R_Y_REORDER_BIN_RSHIFT,
	PDP_R_Y_REORDER_LINEBUF_SIZE,
	PDP_R_Y_REORDER_CRC_0,
	PDP_R_Y_REORDER_SUB_ON,
	PDP_R_Y_REORDER_SUB_MODE,
	PDP_R_Y_REORDER_SUB_UNPACK,
	PDP_R_Y_REORDER_SUB_IN_SIZE_XY,
	PDP_R_Y_REORDER_SUB_BLC_ON,
	PDP_R_Y_REORDER_SUB_BLC_PRE_SHIFT,
	PDP_R_Y_REORDER_SUB_BLC_OFFSET_BEFORE_GAIN,
	PDP_R_Y_REORDER_SUB_BLC_OFFSET_AFTER_GAIN,
	PDP_R_Y_REORDER_SUB_BLC_GAIN,
	PDP_R_Y_REORDER_SUB_BLC_GAIN_SHIFT,
	PDP_R_Y_REORDER_SUB_BLC_LOW_LIMIT,
	PDP_R_Y_REORDER_SUB_BLC_HIGH_LIMIT,
	PDP_R_Y_REORDER_SUB_CROP_ON,
	PDP_R_Y_REORDER_SUB_CROP_START_XY,
	PDP_R_Y_REORDER_SUB_CROP_SIZE_XY,
	PDP_R_Y_REORDER_SUB_PD_H_REPOS_UNIT_SIZE_X,
	PDP_R_Y_REORDER_SUB_PD_H_REPOS_0_TO_3,
	PDP_R_Y_REORDER_SUB_PD_H_REPOS_4_TO_7,
	PDP_R_Y_REORDER_SUB_PD_H_REPOS_8_TO_11,
	PDP_R_Y_REORDER_SUB_PD_H_REPOS_12_TO_15,
	PDP_R_Y_REORDER_SUB_PD_LINE_REPOS_UNIT_SIZE_Y,
	PDP_R_Y_REORDER_SUB_PD_LINE_REPOS_0_TO_3,
	PDP_R_Y_REORDER_SUB_PD_LINE_REPOS_4_TO_7,
	PDP_R_Y_REORDER_SUB_PD_LINE_REPOS_8_TO_11,
	PDP_R_Y_REORDER_SUB_PD_LINE_REPOS_12_TO_15,
	PDP_R_Y_REORDER_SUB_PD_LR_OUT_UNIT_SIZE_XY,
	PDP_R_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_0_TO_3,
	PDP_R_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_4_TO_7,
	PDP_R_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_8_TO_11,
	PDP_R_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_12_TO_15,
	PDP_R_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_0_TO_3,
	PDP_R_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_4_TO_7,
	PDP_R_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_8_TO_11,
	PDP_R_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_12_TO_15,
	PDP_R_Y_REORDER_SUB_BIN_RATIO,
	PDP_R_Y_REORDER_SUB_BIN_RSHIFT,
	PDP_R_Y_REORDER_SUB_LINEBUF_SIZE,
	PDP_R_Y_REORDER_SUB_CRC_0,
	PDP_R_Y_BPC_BYPASS,
	PDP_R_Y_BPC_STATIC_POS_NUM,
	PDP_R_Y_BPC_STATIC_POS_ADDR,
	PDP_R_Y_BPC_STATIC_POS_DATA,
	PDP_R_Y_BPC_CROP,
	PDP_R_Y_BPC_CRC,
	PDP_R_Y_BPC_SUB_BYPASS,
	PDP_R_Y_BPC_SUB_STATIC_POS_NUM,
	PDP_R_Y_BPC_SUB_STATIC_POS_ADDR,
	PDP_R_Y_BPC_SUB_STATIC_POS_DATA,
	PDP_R_Y_BPC_SUB_CROP,
	PDP_R_Y_BPC_SUB_CRC,
	PDP_R_Y_ALC_ON,
	PDP_R_Y_ALC_ROI_SX,
	PDP_R_Y_ALC_ROI_SY,
	PDP_R_Y_ALC_LUT_TYPE,
	PDP_R_Y_ALC_GAP_H,
	PDP_R_Y_ALC_GAP_V,
	PDP_R_Y_ALC_GAP_H_INV,
	PDP_R_Y_ALC_GAP_V_INV,
	PDP_R_Y_ALC_GAP_H_MARGIN,
	PDP_R_Y_ALC_GAP_V_MARGIN,
	PDP_R_Y_ALC_GAP_H_MARGIN_INV,
	PDP_R_Y_ALC_GAP_V_MARGIN_INV,
	PDP_R_Y_ALC_POS_INTERP_ON,
	PDP_R_Y_ALC_POS_WEIGHT_INF,
	PDP_R_Y_ALC_POS_WEIGHT_MAC,
	PDP_R_Y_ALC_GAIN_SHIFT,
	PDP_R_Y_ALC_MAX_VAL,
	PDP_R_Y_ALC_LUT_INIT_TYPE,
	PDP_R_Y_ALC_LUT_INIT_ADDR,
	PDP_R_Y_ALC_LUT_INIT_DATA,
	PDP_R_Y_ALC_OFFSET_I,
	PDP_R_Y_ALC_OFFSET_O,
	PDP_R_Y_ALC_REF_SIZE_X,
	PDP_R_Y_ALC_REF_SIZE_Y,
	PDP_R_Y_ALC_GAP_AUTO_SET,
	PDP_R_Y_ALC_CRC,
	PDP_R_Y_ALC_SUB_ON,
	PDP_R_Y_ALC_SUB_ROI_SX,
	PDP_R_Y_ALC_SUB_ROI_SY,
	PDP_R_Y_ALC_SUB_LUT_TYPE,
	PDP_R_Y_ALC_SUB_GAP_H,
	PDP_R_Y_ALC_SUB_GAP_V,
	PDP_R_Y_ALC_SUB_GAP_H_INV,
	PDP_R_Y_ALC_SUB_GAP_V_INV,
	PDP_R_Y_ALC_SUB_GAP_H_MARGIN,
	PDP_R_Y_ALC_SUB_GAP_V_MARGIN,
	PDP_R_Y_ALC_SUB_GAP_H_MARGIN_INV,
	PDP_R_Y_ALC_SUB_GAP_V_MARGIN_INV,
	PDP_R_Y_ALC_SUB_POS_INTERP_ON,
	PDP_R_Y_ALC_SUB_POS_WEIGHT_INF,
	PDP_R_Y_ALC_SUB_POS_WEIGHT_MAC,
	PDP_R_Y_ALC_SUB_GAIN_SHIFT,
	PDP_R_Y_ALC_SUB_MAX_VAL,
	PDP_R_Y_ALC_SUB_LUT_INIT_TYPE,
	PDP_R_Y_ALC_SUB_LUT_ADDR,
	PDP_R_Y_ALC_SUB_LUT_DATA,
	PDP_R_Y_ALC_SUB_OFFSET_I,
	PDP_R_Y_ALC_SUB_OFFSET_O,
	PDP_R_Y_ALC_SUB_REF_SIZE_X,
	PDP_R_Y_ALC_SUB_REF_SIZE_Y,
	PDP_R_Y_ALC_SUB_GAP_AUTO_SET,
	PDP_R_Y_ALC_SUB_CRC,
	PDP_R_Y_GAMMA_ON,
	PDP_R_Y_GAMMA_LUT_00,
	PDP_R_Y_GAMMA_LUT_01,
	PDP_R_Y_GAMMA_LUT_02,
	PDP_R_Y_GAMMA_LUT_03,
	PDP_R_Y_GAMMA_LUT_04,
	PDP_R_Y_GAMMA_LUT_05,
	PDP_R_Y_GAMMA_LUT_06,
	PDP_R_Y_GAMMA_LUT_07,
	PDP_R_Y_GAMMA_LUT_08,
	PDP_R_Y_GAMMA_LUT_09,
	PDP_R_Y_GAMMA_LUT_10,
	PDP_R_Y_GAMMA_LUT_11,
	PDP_R_Y_GAMMA_LUT_12,
	PDP_R_Y_GAMMA_LUT_13,
	PDP_R_Y_GAMMA_LUT_14,
	PDP_R_Y_GAMMA_LUT_15,
	PDP_R_Y_GAMMA_LUT_16,
	PDP_R_Y_GAMMA_LUT_17,
	PDP_R_Y_GAMMA_LUT_18,
	PDP_R_Y_GAMMA_LUT_19,
	PDP_R_Y_GAMMA_LUT_20,
	PDP_R_Y_GAMMA_LUT_21,
	PDP_R_Y_GAMMA_LUT_22,
	PDP_R_Y_GAMMA_LUT_23,
	PDP_R_Y_GAMMA_LUT_24,
	PDP_R_Y_GAMMA_LUT_25,
	PDP_R_Y_GAMMA_LUT_26,
	PDP_R_Y_GAMMA_LUT_27,
	PDP_R_Y_GAMMA_LUT_28,
	PDP_R_Y_GAMMA_LUT_29,
	PDP_R_Y_GAMMA_LUT_30,
	PDP_R_Y_GAMMA_LUT_31,
	PDP_R_Y_GAMMA_CRC,
	PDP_R_Y_GAMMA_SUB_ON,
	PDP_R_Y_GAMMA_SUB_LUT_00,
	PDP_R_Y_GAMMA_SUB_LUT_01,
	PDP_R_Y_GAMMA_SUB_LUT_02,
	PDP_R_Y_GAMMA_SUB_LUT_03,
	PDP_R_Y_GAMMA_SUB_LUT_04,
	PDP_R_Y_GAMMA_SUB_LUT_05,
	PDP_R_Y_GAMMA_SUB_LUT_06,
	PDP_R_Y_GAMMA_SUB_LUT_07,
	PDP_R_Y_GAMMA_SUB_LUT_08,
	PDP_R_Y_GAMMA_SUB_LUT_09,
	PDP_R_Y_GAMMA_SUB_LUT_10,
	PDP_R_Y_GAMMA_SUB_LUT_11,
	PDP_R_Y_GAMMA_SUB_LUT_12,
	PDP_R_Y_GAMMA_SUB_LUT_13,
	PDP_R_Y_GAMMA_SUB_LUT_14,
	PDP_R_Y_GAMMA_SUB_LUT_15,
	PDP_R_Y_GAMMA_SUB_LUT_16,
	PDP_R_Y_GAMMA_SUB_LUT_17,
	PDP_R_Y_GAMMA_SUB_LUT_18,
	PDP_R_Y_GAMMA_SUB_LUT_19,
	PDP_R_Y_GAMMA_SUB_LUT_20,
	PDP_R_Y_GAMMA_SUB_LUT_21,
	PDP_R_Y_GAMMA_SUB_LUT_22,
	PDP_R_Y_GAMMA_SUB_LUT_23,
	PDP_R_Y_GAMMA_SUB_LUT_24,
	PDP_R_Y_GAMMA_SUB_LUT_25,
	PDP_R_Y_GAMMA_SUB_LUT_26,
	PDP_R_Y_GAMMA_SUB_LUT_27,
	PDP_R_Y_GAMMA_SUB_LUT_28,
	PDP_R_Y_GAMMA_SUB_LUT_29,
	PDP_R_Y_GAMMA_SUB_LUT_30,
	PDP_R_Y_GAMMA_SUB_LUT_31,
	PDP_R_Y_GAMMA_SUB_CRC,
	PDP_R_Y_PDSTAT_SAT_ON,
	PDP_R_Y_PDSTAT_SAT_LV0,
	PDP_R_Y_PDSTAT_SAT_LV1,
	PDP_R_Y_PDSTAT_SAT_LV2,
	PDP_R_Y_PDSTAT_SAT_SRC,
	PDP_R_Y_PDSTAT_SAT_CNT_SHIFT,
	PDP_R_Y_PDSTAT_PRE_H_B2_EN,
	PDP_R_Y_PDSTAT_PRE_H_I0_G0,
	PDP_R_Y_PDSTAT_PRE_H_I0_K01,
	PDP_R_Y_PDSTAT_PRE_H_I0_K02,
	PDP_R_Y_PDSTAT_PRE_H_I0_FTYPE0,
	PDP_R_Y_PDSTAT_PRE_H_I0_G1,
	PDP_R_Y_PDSTAT_PRE_H_I0_K11,
	PDP_R_Y_PDSTAT_PRE_H_I0_K12,
	PDP_R_Y_PDSTAT_PRE_H_I0_C11,
	PDP_R_Y_PDSTAT_PRE_H_I0_C12,
	PDP_R_Y_PDSTAT_PRE_H_I0_G2,
	PDP_R_Y_PDSTAT_PRE_H_I0_K21,
	PDP_R_Y_PDSTAT_PRE_H_I0_K22,
	PDP_R_Y_PDSTAT_PRE_H_I0_C21,
	PDP_R_Y_PDSTAT_PRE_H_I0_C22,
	PDP_R_Y_PDSTAT_PRE_H_I0_BY0,
	PDP_R_Y_PDSTAT_PRE_H_I0_BY1,
	PDP_R_Y_PDSTAT_PRE_H_I0_BY2,
	PDP_R_Y_PDSTAT_PRE_H_I1_G0,
	PDP_R_Y_PDSTAT_PRE_H_I1_K01,
	PDP_R_Y_PDSTAT_PRE_H_I1_K02,
	PDP_R_Y_PDSTAT_PRE_H_I1_FTYPE0,
	PDP_R_Y_PDSTAT_PRE_H_I1_G1,
	PDP_R_Y_PDSTAT_PRE_H_I1_K11,
	PDP_R_Y_PDSTAT_PRE_H_I1_K12,
	PDP_R_Y_PDSTAT_PRE_H_I1_C11,
	PDP_R_Y_PDSTAT_PRE_H_I1_C12,
	PDP_R_Y_PDSTAT_PRE_H_I1_G2,
	PDP_R_Y_PDSTAT_PRE_H_I1_K21,
	PDP_R_Y_PDSTAT_PRE_H_I1_K22,
	PDP_R_Y_PDSTAT_PRE_H_I1_C21,
	PDP_R_Y_PDSTAT_PRE_H_I1_C22,
	PDP_R_Y_PDSTAT_PRE_H_I1_BY0,
	PDP_R_Y_PDSTAT_PRE_H_I1_BY1,
	PDP_R_Y_PDSTAT_PRE_H_I1_BY2,
	PDP_R_Y_PDSTAT_PRE_H_I2_G0,
	PDP_R_Y_PDSTAT_PRE_H_I2_K01,
	PDP_R_Y_PDSTAT_PRE_H_I2_K02,
	PDP_R_Y_PDSTAT_PRE_H_I2_FTYPE0,
	PDP_R_Y_PDSTAT_PRE_H_I2_G1,
	PDP_R_Y_PDSTAT_PRE_H_I2_K11,
	PDP_R_Y_PDSTAT_PRE_H_I2_K12,
	PDP_R_Y_PDSTAT_PRE_H_I2_C11,
	PDP_R_Y_PDSTAT_PRE_H_I2_C12,
	PDP_R_Y_PDSTAT_PRE_H_I2_G2,
	PDP_R_Y_PDSTAT_PRE_H_I2_K21,
	PDP_R_Y_PDSTAT_PRE_H_I2_K22,
	PDP_R_Y_PDSTAT_PRE_H_I2_C21,
	PDP_R_Y_PDSTAT_PRE_H_I2_C22,
	PDP_R_Y_PDSTAT_PRE_H_I2_BY0,
	PDP_R_Y_PDSTAT_PRE_H_I2_BY1,
	PDP_R_Y_PDSTAT_PRE_H_I2_BY2,
	PDP_R_Y_PDSTAT_PRE_H_BIN_H_B0_NUM,
	PDP_R_Y_PDSTAT_PRE_H_BIN_H_B1_NUM,
	PDP_R_Y_PDSTAT_PRE_H_BIN_H_B2_NUM,
	PDP_R_Y_PDSTAT_PRE_H_BIN_FIRST,
	PDP_R_Y_PDSTAT_XCOR_H_ON,
	PDP_R_Y_PDSTAT_XCOR_H_PHASE_RANGE,
	PDP_R_Y_PDSTAT_XCOR_H_I0_CORING,
	PDP_R_Y_PDSTAT_XCOR_H_I1_CORING,
	PDP_R_Y_PDSTAT_XCOR_H_I2_CORING,
	PDP_R_Y_PDSTAT_XCOR_H_COR_TYPE_B0,
	PDP_R_Y_PDSTAT_XCOR_H_COR_TYPE_B1,
	PDP_R_Y_PDSTAT_XCOR_H_COR_TYPE_B2,
	PDP_R_Y_PDSTAT_XCOR_H_CORING_TH_B0,
	PDP_R_Y_PDSTAT_XCOR_H_CORING_TH_B1,
	PDP_R_Y_PDSTAT_XCOR_H_CORING_TH_B2,
	PDP_R_Y_PDSTAT_XCOR_H_CORING_TY,
	PDP_R_Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B0,
	PDP_R_Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B1,
	PDP_R_Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B2,
	PDP_R_Y_PDSTAT_IN_SIZE_X,
	PDP_R_Y_PDSTAT_IN_SIZE_Y,
	PDP_R_Y_PDSTAT_SUB_IN_SIZE_X,
	PDP_R_Y_PDSTAT_SUB_IN_SIZE_Y,
	PDP_R_Y_PDSTAT_ROI_MAIN_SROI,
	PDP_R_Y_PDSTAT_ROI_MAIN_S0SX,
	PDP_R_Y_PDSTAT_ROI_MAIN_S0SY,
	PDP_R_Y_PDSTAT_ROI_MAIN_S0EX,
	PDP_R_Y_PDSTAT_ROI_MAIN_S0EY,
	PDP_R_Y_PDSTAT_ROI_MAIN_S1SX,
	PDP_R_Y_PDSTAT_ROI_MAIN_S1SY,
	PDP_R_Y_PDSTAT_ROI_MAIN_S1EX,
	PDP_R_Y_PDSTAT_ROI_MAIN_S1EY,
	PDP_R_Y_PDSTAT_ROI_MAIN_S2SX,
	PDP_R_Y_PDSTAT_ROI_MAIN_S2SY,
	PDP_R_Y_PDSTAT_ROI_MAIN_S2EX,
	PDP_R_Y_PDSTAT_ROI_MAIN_S2EY,
	PDP_R_Y_PDSTAT_ROI_MAIN_S3SX,
	PDP_R_Y_PDSTAT_ROI_MAIN_S3SY,
	PDP_R_Y_PDSTAT_ROI_MAIN_S3EX,
	PDP_R_Y_PDSTAT_ROI_MAIN_S3EY,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWM_CX,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWM_CY,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWM_SX,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWM_SY,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWM_EX,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWM_EY,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWS_ON,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWS_SX,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWS_SY,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWS_SIZE_X,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWS_SIZE_Y,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWS_GAP_X,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWS_GAP_Y,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWS_NO_X,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWS_NO_Y,
	PDP_R_Y_PDSTAT_XCOR_H_INVALID_EXCEPT_ON,
	PDP_R_Y_PDSTAT_XCOR_H_INVALID_LOW_TH,
	PDP_R_Y_PDSTAT_XCOR_H_INVALID_HIGH_TH,
	PDP_R_Y_PDSTAT_XCOR_H_INVALID_LEFT_PIX,
	PDP_R_Y_PDSTAT_XCOR_H_INVALID_RIGHT_PIX,
	PDP_R_Y_PDSTAT_FRAME_NO,
	PDP_R_Y_PDSTAT_DUMP_ON,
	PDP_R_WDMA_STAT_EN,
	PDP_R_WDMA_STAT_COMP_CONTROL,
	PDP_R_WDMA_STAT_DATA_FORMAT,
	PDP_R_WDMA_STAT_MONO_MODE,
	PDP_R_WDMA_STAT_AUTO_FLUSH_EN,
	PDP_R_WDMA_STAT_WIDTH,
	PDP_R_WDMA_STAT_HEIGHT,
	PDP_R_WDMA_STAT_IMG_STRIDE_1P,
	PDP_R_WDMA_STAT_MAX_MO,
	PDP_R_WDMA_STAT_LINEGAP,
	PDP_R_WDMA_STAT_MAX_BL,
	PDP_R_WDMA_STAT_BUSINFO,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO0,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO1,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO2,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO3,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO4,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO5,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO6,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO7,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	PDP_R_WDMA_STAT_IMG_CRC_1P,
	PDP_R_WDMA_STAT_MON_STATUS0,
	PDP_R_WDMA_STAT_MON_STATUS1,
	PDP_R_WDMA_STAT_MON_STATUS2,
	PDP_R_WDMA_STAT_MON_STATUS3,
	PDP_R_RDMA_AF_EN,
	PDP_R_RDMA_AF_COMP_CONTROL,
	PDP_R_RDMA_AF_DATA_FORMAT,
	PDP_R_RDMA_AF_MONO_MODE,
	PDP_R_RDMA_AF_WIDTH,
	PDP_R_RDMA_AF_HEIGHT,
	PDP_R_RDMA_AF_IMG_STRIDE_1P,
	PDP_R_RDMA_AF_HEADER_STRIDE_1P,
	PDP_R_RDMA_AF_VOTF_EN,
	PDP_R_RDMA_AF_MAX_MO,
	PDP_R_RDMA_AF_LINEGAP,
	PDP_R_RDMA_AF_MAX_BL,
	PDP_R_RDMA_AF_BUSINFO,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO0,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO1,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO2,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO3,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO4,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO5,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO6,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO7,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	PDP_R_RDMA_AF_IMG_CRC_1P,
	PDP_R_RDMA_AF_MON_STATUS0,
	PDP_R_RDMA_AF_MON_STATUS1,
	PDP_R_RDMA_AF_MON_STATUS2,
	PDP_R_RDMA_AF_MON_STATUS3,
	PDP_R_RDMA_AF_BW_LIMIT_0,
	PDP_R_RDMA_AF_BW_LIMIT_1,
	PDP_R_RDMA_AF_BW_LIMIT_2,
	PDP_R_COREX_ENABLE,
	PDP_R_COREX_RESET,
	PDP_R_COREX_FAST_MODE,
	PDP_R_COREX_UPDATE_TYPE_0,
	PDP_R_COREX_UPDATE_TYPE_1,
	PDP_R_COREX_UPDATE_MODE_0,
	PDP_R_COREX_UPDATE_MODE_1,
	PDP_R_COREX_START_0,
	PDP_R_COREX_START_1,
	PDP_R_COREX_COPY_FROM_IP_0,
	PDP_R_COREX_COPY_FROM_IP_1,
	PDP_R_COREX_STATUS_0,
	PDP_R_COREX_STATUS_1,
	PDP_R_COREX_PRE_ADDR_CONFIG,
	PDP_R_COREX_PRE_DATA_CONFIG,
	PDP_R_COREX_POST_ADDR_CONFIG,
	PDP_R_COREX_POST_DATA_CONFIG,
	PDP_R_COREX_PRE_POST_CONFIG_EN,
	PDP_R_COREX_TYPE_WRITE,
	PDP_R_COREX_TYPE_WRITE_TRIGGER,
	PDP_R_COREX_TYPE_READ,
	PDP_R_COREX_TYPE_READ_OFFSET,
	PDP_R_COREX_INTERRUPT_VECTOR_MASKED,
	PDP_R_COREX_INTERRUPT_VECTOR,
	PDP_R_COREX_INTERRUPT_VECTOR_CLEAR,
	PDP_R_COREX_INTERRUPT_MASK,
	PDP_R_COREX_REG_INTERFACE_VER,
	PDP_REG_CNT
};

static const struct is_reg pdp_regs[PDP_REG_CNT] = {
	{0X0000, "GLOBAL_ENABLE"},
	{0X0004, "ONE_SHOT_ENABLE"},
	{0X0008, "GLOBAL_ENABLE_STOP_CRPT"},
	{0X000C, "SW_RESET"},
	{0X0010, "SW_CORE_RESET"},
	{0X0014, "HW_RESET"},
	{0X0018, "FORCE_INTERNAL_CLOCK"},
	{0X001C, "TRANS_STOP_REQ"},
	{0X0020, "TRANS_STOP_REQ_RDY"},
	{0X0024, "IDLENESS_STATUS"},
	{0X0028, "SELREGISTER"},
	{0X002C, "SELREGISTERMODE"},
	{0X0030, "SHADOW_CONTROL"},
	{0X0034, "SHADOW_SW_TRIGGER"},
	{0X0038, "AUTO_MASK_PREADY"},
	{0X003C, "INTERRUPT_AUTO_MASK"},
	{0X0040, "IP_POST_FRAME_GAP"},
	{0X0044, "IP_USE_END_INTERRUPT_ENABLE"},
	{0X0048, "IP_END_INTERRUPT_ENABLE"},
	{0X004C, "IP_CORRUPTED_INTERRUPT_ENABLE"},
	{0X0050, "IP_STALL_OUT"},
	{0X0054, "IP_COUTFIFO_END_ON_VSYNC_FALL"},
	{0X005C, "IP_INT_ON_COL_ROW"},
	{0X0060, "IP_INT_ON_COL_ROW_CORD"},
	{0X0068, "IP_CHAIN_INPUT_SELECT"},
	{0X0070, "IP_USE_INPUT_FRAME_START_IN"},
	{0X0074, "IP_RDMA_VVALID_START_ENABLE"},
	{0X0078, "IP_ROL_SELECT"},
	{0X007C, "IP_ROL_MODE"},
	{0X0080, "IP_ROL_RESET"},
	{0X0084, "IP_PROCESSING"},
	{0X0090, "IP_DBG_CORE_FREEZE_ON_COL_ROW"},
	{0X0094, "IP_DBG_CORE_FREEZE_ON_COL_ROW_TARGET"},
	{0X0098, "IP_DBG_CORE_FREEZE_ON_COL_ROW_POS"},
	{0x00BC, "RDMA_IMG_AF_VARIABLE"}, /* Deprecated in v5.0 */
	{0X00C0, "APB_SFR_RESET"},
	{0X00C4, "OUT_SIZE_V"}, /* Deprecated in v5.0 */
	{0X00D0, "VVALID_READY_BUFFER"},
	{0X00E0, "IP_COREX_HW_TRIGGER_GAP"},
	{0X00F0, "IP_VERSION"},
	{0X0100, "CONTINT_LEVEL_PULSE_N_SEL"},
	{0X0104, "CONTINT_INT1"},
	{0X0108, "CONTINT_INT1_ENABLE"},
	{0X010C, "CONTINT_INT1_STATUS"},
	{0X0110, "CONTINT_INT1_CLEAR"},
	{0X0114, "CONTINT_INT2"},
	{0X0118, "CONTINT_INT2_ENABLE"},
	{0X011C, "CONTINT_INT2_STATUS"},
	{0X0120, "CONTINT_INT2_CLEAR"},
	{0X0200, "SECU_CTRL_SEQID"},
	{0X0210, "SECU_CTRL_TZINFO_SEQID_0"},
	{0X0214, "SECU_CTRL_TZINFO_SEQID_1"},
	{0X0218, "SECU_CTRL_TZINFO_SEQID_2"},
	{0X021C, "SECU_CTRL_TZINFO_SEQID_3"},
	{0X0220, "SECU_CTRL_TZINFO_SEQID_4"},
	{0X0224, "SECU_CTRL_TZINFO_SEQID_5"},
	{0X0228, "SECU_CTRL_TZINFO_SEQID_6"},
	{0X022C, "SECU_CTRL_TZINFO_SEQID_7"},
	{0X0300, "FRO_MODE_EN"},
	{0X0304, "FRO_GLOBAL_ENABLE"},
	{0X0308, "FRO_ONE_SHOT_ENABLE"},
	{0X030C, "FRO_FRAME_COUNT"},
	{0X0310, "FRO_FRAME_COUNT_TO_RUN_MINUS1"},
	{0X0314, "FRO_FRAME_COUNT_TO_RUN_MINUS1_SHADOW"},
	{0X0318, "FRO_RUN_FRAME_NUMBER_FOR_COL_ROW_INT"},
	{0X031C, "FRO_RUN_FRAME_NUMBER_FOR_PDSTAT"},
	{0X0320, "FRO_DONE"},
	{0X0324, "FRO_BUSY"},
	{0X0330, "FRO_HISTORY_INT0_0"},
	{0X0334, "FRO_HISTORY_INT0_1"},
	{0X0338, "FRO_HISTORY_INT0_2"},
	{0X033C, "FRO_HISTORY_INT0_3"},
	{0X0340, "FRO_HISTORY_INT0_4"},
	{0X0344, "FRO_HISTORY_INT0_5"},
	{0X0348, "FRO_HISTORY_INT0_6"},
	{0X034C, "FRO_HISTORY_INT0_7"},
	{0X0350, "FRO_HISTORY_INT0_0_PREV"},
	{0X0354, "FRO_HISTORY_INT0_1_PREV"},
	{0X0358, "FRO_HISTORY_INT0_2_PREV"},
	{0X035C, "FRO_HISTORY_INT0_3_PREV"},
	{0X0360, "FRO_HISTORY_INT0_4_PREV"},
	{0X0364, "FRO_HISTORY_INT0_5_PREV"},
	{0X0368, "FRO_HISTORY_INT0_6_PREV"},
	{0X036C, "FRO_HISTORY_INT0_7_PREV"},
	{0X0370, "FRO_HISTORY_INT1_0"},
	{0X0374, "FRO_HISTORY_INT1_1"},
	{0X0378, "FRO_HISTORY_INT1_2"},
	{0X037C, "FRO_HISTORY_INT1_3"},
	{0X0380, "FRO_HISTORY_INT1_4"},
	{0X0384, "FRO_HISTORY_INT1_5"},
	{0X0388, "FRO_HISTORY_INT1_6"},
	{0X038C, "FRO_HISTORY_INT1_7"},
	{0X0390, "FRO_HISTORY_INT1_0_PREV"},
	{0X0394, "FRO_HISTORY_INT1_1_PREV"},
	{0X0398, "FRO_HISTORY_INT1_2_PREV"},
	{0X039C, "FRO_HISTORY_INT1_3_PREV"},
	{0X03A0, "FRO_HISTORY_INT1_4_PREV"},
	{0X03A4, "FRO_HISTORY_INT1_5_PREV"},
	{0X03A8, "FRO_HISTORY_INT1_6_PREV"},
	{0X03AC, "FRO_HISTORY_INT1_7_PREV"},
	{0X03B0, "FRO_SW_RESET"},
	{0X03B4, "FRO_INT0_CLEAR"},
	{0X03B8, "FRO_INT1_CLEAR"},
	{0X03C0, "FRO_INT0"},
	{0X03C4, "FRO_INT1"},
	{0X0400, "STRGEN_ENABLE"},
	{0X0404, "STRGEN_CONFIG"},
	{0X0408, "STRGEN_PRE_FRAME_GAP"},
	{0X040C, "STRGEN_PIXEL_GAP"},
	{0X0410, "STRGEN_LINE_GAP"},
	{0X0414, "STRGEN_IMAGE_WIDTH"},
	{0X0418, "STRGEN_IMAGE_HEIGHT"},
	{0X041C, "STRGEN_DATA_VALUE"},
	{0X04FC, "STRGEN_STREAM_CRC"},
	{0X0500, "STOPEN_CRC_STOP_VALID_COUNT"},
	{0X0504, "STOPEN_CRC_SEED"},
	{0X0508, "STOPEN_CRC_RESULT_POINT_0"},
	{0X050C, "STOPEN_CRC_RESULT_POINT_1"},
	{0X0510, "STOPEN_CRC_RESULT_POINT_2"},
	{0X0514, "STOPEN_CRC_RESULT_POINT_3"},
	{0X0600, "FRAME_SEQ_COUNTER"},
	{0X0604, "FRAME_SEQ_COUNTER_RESET"},
	{0X0608, "FRAME_SEQ_COUNTER_LAST_SHADOW_TRIG"},
	{0X0680, "VOTF_APB_TOKEN_CTRL"},
	{0X0684, "VOTF_TOKEN_INDEX"},
	{0X0688, "VOTF_IN_TOKEN_0_TO_3"},
	{0X068C, "VOTF_IN_TOKEN_4_TO_7"},
	{0X0690, "VOTF_IN_TOKEN_8_TO_11"},
	{0X0694, "VOTF_OUT_TOKEN_0_TO_3"},
	{0X0698, "VOTF_OUT_TOKEN_4_TO_7"},
	{0X069C, "VOTF_OUT_TOKEN_8_TO_11"},
	{0X0A00, "BYR_AFIDENT_BYPASS"},
	{0X0A04, "BYR_AFIDENT_START_ACTIVE"},
	{0X0A08, "BYR_AFIDENT_ACTIVE_SIZE"},
	{0X0A0C, "BYR_AFIDENT_OFFSET"},
	{0X0A10, "BYR_AFIDENT_UNITS"},
	{0X0A14, "BYR_AFIDENT_PTRN_MODE_AF"},
	{0X0A18, "BYR_AFIDENT_PTRN_XY_0_0"},
	{0X0A1C, "BYR_AFIDENT_PTRN_XY_0_1"},
	{0X0A20, "BYR_AFIDENT_PTRN_XY_1_0"},
	{0X0A24, "BYR_AFIDENT_PTRN_XY_1_1"},
	{0X0A28, "BYR_AFIDENT_PTRN_XY_2_0"},
	{0X0A2C, "BYR_AFIDENT_PTRN_XY_2_1"},
	{0X0A30, "BYR_AFIDENT_PTRN_XY_3_0"},
	{0X0A34, "BYR_AFIDENT_PTRN_XY_3_1"},
	{0X0A38, "BYR_AFIDENT_PTRN_XY_4_0"},
	{0X0A3C, "BYR_AFIDENT_PTRN_XY_4_1"},
	{0X0A40, "BYR_AFIDENT_PTRN_XY_5_0"},
	{0X0A44, "BYR_AFIDENT_PTRN_XY_5_1"},
	{0X0A48, "BYR_AFIDENT_PTRN_XY_6_0"},
	{0X0A4C, "BYR_AFIDENT_PTRN_XY_6_1"},
	{0X0A50, "BYR_AFIDENT_PTRN_XY_7_0"},
	{0X0A54, "BYR_AFIDENT_PTRN_XY_7_1"},
	{0X0A58, "BYR_AFIDENT_PTRN_0"},
	{0X0A5C, "BYR_AFIDENT_PTRN_1"},
	{0X0A60, "BYR_AFIDENT_SWITCHED_PTRN"},
	{0X0A7C, "BYR_AFIDENT_STREAM_CRC"},
	{0X1100, "Y_CROP_ROI_MAIN_BYPASS"},
	{0X1110, "Y_CROP_ROI_MAIN_SX"},
	{0X1114, "Y_CROP_ROI_MAIN_SY"},
	{0X1118, "Y_CROP_ROI_MAIN_EX"},
	{0X111C, "Y_CROP_ROI_MAIN_EY"},
	{0X1180, "Y_CROP_ROI_SUB_BYPASS"},
	{0X1190, "Y_CROP_ROI_SUB_SX"},
	{0X1194, "Y_CROP_ROI_SUB_SY"},
	{0X1198, "Y_CROP_ROI_SUB_EX"},
	{0X119C, "Y_CROP_ROI_SUB_EY"},
	{0X1200, "Y_REORDER_ON"},
	{0X1204, "Y_REORDER_MODE"},
	{0X1208, "Y_REORDER_UNPACK"},
	{0X120C, "Y_REORDER_IN_SIZE_XY"},
	{0X1210, "Y_REORDER_BLC_ON"},
	{0X1214, "Y_REORDER_BLC_PRE_SHIFT"},
	{0X1218, "Y_REORDER_BLC_OFFSET_BEFORE_GAIN"},
	{0X121C, "Y_REORDER_BLC_OFFSET_AFTER_GAIN"},
	{0X1220, "Y_REORDER_BLC_GAIN"},
	{0X1224, "Y_REORDER_BLC_GAIN_SHIFT"},
	{0X1228, "Y_REORDER_BLC_LOW_LIMIT"},
	{0X122C, "Y_REORDER_BLC_HIGH_LIMIT"},
	{0X1230, "Y_REORDER_CROP_ON"},
	{0X1234, "Y_REORDER_CROP_START_XY"},
	{0X1238, "Y_REORDER_CROP_SIZE_XY"},
	{0X1240, "Y_REORDER_BAYER_ACTIVE_START_XY"},
	{0X1244, "Y_REORDER_BAYER_ACTIVE_SIZE_XY"},
	{0X1248, "Y_REORDER_BAYER_UNIT_SIZE_XY"},
	{0X1250, "Y_REORDER_PD_H_REPOS_UNIT_SIZE_X"},
	{0X1260, "Y_REORDER_PD_H_REPOS_0_TO_3"},
	{0X1264, "Y_REORDER_PD_H_REPOS_4_TO_7"},
	{0X1268, "Y_REORDER_PD_H_REPOS_8_TO_11"},
	{0X126C, "Y_REORDER_PD_H_REPOS_12_TO_15"},
	{0X1274, "Y_REORDER_PD_LINE_REPOS_UNIT_SIZE_Y"},
	{0X1280, "Y_REORDER_PD_LINE_REPOS_0_TO_3"},
	{0X1284, "Y_REORDER_PD_LINE_REPOS_4_TO_7"},
	{0X1288, "Y_REORDER_PD_LINE_REPOS_8_TO_11"},
	{0X128C, "Y_REORDER_PD_LINE_REPOS_12_TO_15"},
	{0X1290, "Y_REORDER_PD_LR_OUT_UNIT_SIZE_XY"},
	{0X12A0, "Y_REORDER_PD_LR_OUT_L_REPOS_0_TO_3"},
	{0X12A4, "Y_REORDER_PD_LR_OUT_L_REPOS_4_TO_7"},
	{0X12A8, "Y_REORDER_PD_LR_OUT_L_REPOS_8_TO_11"},
	{0X12AC, "Y_REORDER_PD_LR_OUT_L_REPOS_12_TO_15"},
	{0X12B0, "Y_REORDER_PD_LR_OUT_R_REPOS_0_TO_3"},
	{0X12B4, "Y_REORDER_PD_LR_OUT_R_REPOS_4_TO_7"},
	{0X12B8, "Y_REORDER_PD_LR_OUT_R_REPOS_8_TO_11"},
	{0X12BC, "Y_REORDER_PD_LR_OUT_R_REPOS_12_TO_15"},
	{0X12C0, "Y_REORDER_BIN_RATIO"},
	{0X12C4, "Y_REORDER_BIN_RSHIFT"},
	{0X12D0, "Y_REORDER_LINEBUF_SIZE"},
	{0X12EC, "Y_REORDER_CRC_0"},
	{0X1300, "Y_REORDER_SUB_ON"},
	{0X1304, "Y_REORDER_SUB_MODE"},
	{0X1308, "Y_REORDER_SUB_UNPACK"},
	{0X130C, "Y_REORDER_SUB_IN_SIZE_XY"},
	{0X1310, "Y_REORDER_SUB_BLC_ON"},
	{0X1314, "Y_REORDER_SUB_BLC_PRE_SHIFT"},
	{0X1318, "Y_REORDER_SUB_BLC_OFFSET_BEFORE_GAIN"},
	{0X131C, "Y_REORDER_SUB_BLC_OFFSET_AFTER_GAIN"},
	{0X1320, "Y_REORDER_SUB_BLC_GAIN"},
	{0X1324, "Y_REORDER_SUB_BLC_GAIN_SHIFT"},
	{0X1328, "Y_REORDER_SUB_BLC_LOW_LIMIT"},
	{0X132C, "Y_REORDER_SUB_BLC_HIGH_LIMIT"},
	{0X1330, "Y_REORDER_SUB_CROP_ON"},
	{0X1334, "Y_REORDER_SUB_CROP_START_XY"},
	{0X1338, "Y_REORDER_SUB_CROP_SIZE_XY"},
	{0X1350, "Y_REORDER_SUB_PD_H_REPOS_UNIT_SIZE_X"},
	{0X1360, "Y_REORDER_SUB_PD_H_REPOS_0_TO_3"},
	{0X1364, "Y_REORDER_SUB_PD_H_REPOS_4_TO_7"},
	{0X1368, "Y_REORDER_SUB_PD_H_REPOS_8_TO_11"},
	{0X136C, "Y_REORDER_SUB_PD_H_REPOS_12_TO_15"},
	{0X1374, "Y_REORDER_SUB_PD_LINE_REPOS_UNIT_SIZE_Y"},
	{0X1380, "Y_REORDER_SUB_PD_LINE_REPOS_0_TO_3"},
	{0X1384, "Y_REORDER_SUB_PD_LINE_REPOS_4_TO_7"},
	{0X1388, "Y_REORDER_SUB_PD_LINE_REPOS_8_TO_11"},
	{0X138C, "Y_REORDER_SUB_PD_LINE_REPOS_12_TO_15"},
	{0X1390, "Y_REORDER_SUB_PD_LR_OUT_UNIT_SIZE_XY"},
	{0X13A0, "Y_REORDER_SUB_PD_LR_OUT_L_REPOS_0_TO_3"},
	{0X13A4, "Y_REORDER_SUB_PD_LR_OUT_L_REPOS_4_TO_7"},
	{0X13A8, "Y_REORDER_SUB_PD_LR_OUT_L_REPOS_8_TO_11"},
	{0X13AC, "Y_REORDER_SUB_PD_LR_OUT_L_REPOS_12_TO_15"},
	{0X13B0, "Y_REORDER_SUB_PD_LR_OUT_R_REPOS_0_TO_3"},
	{0X13B4, "Y_REORDER_SUB_PD_LR_OUT_R_REPOS_4_TO_7"},
	{0X13B8, "Y_REORDER_SUB_PD_LR_OUT_R_REPOS_8_TO_11"},
	{0X13BC, "Y_REORDER_SUB_PD_LR_OUT_R_REPOS_12_TO_15"},
	{0X13C0, "Y_REORDER_SUB_BIN_RATIO"},
	{0X13C4, "Y_REORDER_SUB_BIN_RSHIFT"},
	{0X13D0, "Y_REORDER_SUB_LINEBUF_SIZE"},
	{0X13EC, "Y_REORDER_SUB_CRC_0"},
	{0X1500, "Y_BPC_BYPASS"},
	{0X1508, "Y_BPC_STATIC_POS_NUM"},
	{0X1510, "Y_BPC_STATIC_POS_ADDR"},
	{0X1514, "Y_BPC_STATIC_POS_DATA"},
	{0X1520, "Y_BPC_CROP"},
	{0X157C, "Y_BPC_CRC"},
	{0X1580, "Y_BPC_SUB_BYPASS"},
	{0X1588, "Y_BPC_SUB_STATIC_POS_NUM"},
	{0X1590, "Y_BPC_SUB_STATIC_POS_ADDR"},
	{0X1594, "Y_BPC_SUB_STATIC_POS_DATA"},
	{0X15A0, "Y_BPC_SUB_CROP"},
	{0X15FC, "Y_BPC_SUB_CRC"},
	{0X1600, "Y_ALC_ON"},
	{0X1604, "Y_ALC_ROI_SX"},
	{0X1608, "Y_ALC_ROI_SY"},
	{0X160C, "Y_ALC_LUT_TYPE"},
	{0X1610, "Y_ALC_GAP_H"},
	{0X1614, "Y_ALC_GAP_V"},
	{0X1618, "Y_ALC_GAP_H_INV"},
	{0X161C, "Y_ALC_GAP_V_INV"},
	{0X1620, "Y_ALC_GAP_H_MARGIN"},
	{0X1624, "Y_ALC_GAP_V_MARGIN"},
	{0X1628, "Y_ALC_GAP_H_MARGIN_INV"},
	{0X162C, "Y_ALC_GAP_V_MARGIN_INV"},
	{0X1630, "Y_ALC_POS_INTERP_ON"},
	{0X1634, "Y_ALC_POS_WEIGHT_INF"},
	{0X1638, "Y_ALC_POS_WEIGHT_MAC"},
	{0X1640, "Y_ALC_GAIN_SHIFT"},
	{0X1644, "Y_ALC_MAX_VAL"},
	{0X1650, "Y_ALC_LUT_INIT_TYPE"},
	{0X1654, "Y_ALC_LUT_INIT_ADDR"},
	{0X1658, "Y_ALC_LUT_INIT_DATA"},
	{0X165C, "Y_ALC_OFFSET_I"},
	{0X1660, "Y_ALC_OFFSET_O"},
	{0X1664, "Y_ALC_REF_SIZE_X"},
	{0X1668, "Y_ALC_REF_SIZE_Y"},
	{0X166C, "Y_ALC_GAP_AUTO_SET"},
	{0X167C, "Y_ALC_CRC"},
	{0X1680, "Y_ALC_SUB_ON"},
	{0X1684, "Y_ALC_SUB_ROI_SX"},
	{0X1688, "Y_ALC_SUB_ROI_SY"},
	{0X168C, "Y_ALC_SUB_LUT_TYPE"},
	{0X1690, "Y_ALC_SUB_GAP_H"},
	{0X1694, "Y_ALC_SUB_GAP_V"},
	{0X1698, "Y_ALC_SUB_GAP_H_INV"},
	{0X169C, "Y_ALC_SUB_GAP_V_INV"},
	{0X16A0, "Y_ALC_SUB_GAP_H_MARGIN"},
	{0X16A4, "Y_ALC_SUB_GAP_V_MARGIN"},
	{0X16A8, "Y_ALC_SUB_GAP_H_MARGIN_INV"},
	{0X16AC, "Y_ALC_SUB_GAP_V_MARGIN_INV"},
	{0X16B0, "Y_ALC_SUB_POS_INTERP_ON"},
	{0X16B4, "Y_ALC_SUB_POS_WEIGHT_INF"},
	{0X16B8, "Y_ALC_SUB_POS_WEIGHT_MAC"},
	{0X16C0, "Y_ALC_SUB_GAIN_SHIFT"},
	{0X16C4, "Y_ALC_SUB_MAX_VAL"},
	{0X16D0, "Y_ALC_SUB_LUT_INIT_TYPE"},
	{0X16D4, "Y_ALC_SUB_LUT_ADDR"},
	{0X16D8, "Y_ALC_SUB_LUT_DATA"},
	{0X16DC, "Y_ALC_SUB_OFFSET_I"},
	{0X16E0, "Y_ALC_SUB_OFFSET_O"},
	{0X16E4, "Y_ALC_SUB_REF_SIZE_X"},
	{0X16E8, "Y_ALC_SUB_REF_SIZE_Y"},
	{0X16EC, "Y_ALC_SUB_GAP_AUTO_SET"},
	{0X16FC, "Y_ALC_SUB_CRC"},
	{0X1700, "Y_GAMMA_ON"},
	{0X1704, "Y_GAMMA_LUT_00"},
	{0X1708, "Y_GAMMA_LUT_01"},
	{0X170C, "Y_GAMMA_LUT_02"},
	{0X1710, "Y_GAMMA_LUT_03"},
	{0X1714, "Y_GAMMA_LUT_04"},
	{0X1718, "Y_GAMMA_LUT_05"},
	{0X171C, "Y_GAMMA_LUT_06"},
	{0X1720, "Y_GAMMA_LUT_07"},
	{0X1724, "Y_GAMMA_LUT_08"},
	{0X1728, "Y_GAMMA_LUT_09"},
	{0X172C, "Y_GAMMA_LUT_10"},
	{0X1730, "Y_GAMMA_LUT_11"},
	{0X1734, "Y_GAMMA_LUT_12"},
	{0X1738, "Y_GAMMA_LUT_13"},
	{0X173C, "Y_GAMMA_LUT_14"},
	{0X1740, "Y_GAMMA_LUT_15"},
	{0X1744, "Y_GAMMA_LUT_16"},
	{0X1748, "Y_GAMMA_LUT_17"},
	{0X174C, "Y_GAMMA_LUT_18"},
	{0X1750, "Y_GAMMA_LUT_19"},
	{0X1754, "Y_GAMMA_LUT_20"},
	{0X1758, "Y_GAMMA_LUT_21"},
	{0X175C, "Y_GAMMA_LUT_22"},
	{0X1760, "Y_GAMMA_LUT_23"},
	{0X1764, "Y_GAMMA_LUT_24"},
	{0X1768, "Y_GAMMA_LUT_25"},
	{0X176C, "Y_GAMMA_LUT_26"},
	{0X1770, "Y_GAMMA_LUT_27"},
	{0X1774, "Y_GAMMA_LUT_28"},
	{0X1778, "Y_GAMMA_LUT_29"},
	{0X177C, "Y_GAMMA_LUT_30"},
	{0X1780, "Y_GAMMA_LUT_31"},
	{0X17FC, "Y_GAMMA_CRC"},
	{0X1800, "Y_GAMMA_SUB_ON"},
	{0X1804, "Y_GAMMA_SUB_LUT_00"},
	{0X1808, "Y_GAMMA_SUB_LUT_01"},
	{0X180C, "Y_GAMMA_SUB_LUT_02"},
	{0X1810, "Y_GAMMA_SUB_LUT_03"},
	{0X1814, "Y_GAMMA_SUB_LUT_04"},
	{0X1818, "Y_GAMMA_SUB_LUT_05"},
	{0X181C, "Y_GAMMA_SUB_LUT_06"},
	{0X1820, "Y_GAMMA_SUB_LUT_07"},
	{0X1824, "Y_GAMMA_SUB_LUT_08"},
	{0X1828, "Y_GAMMA_SUB_LUT_09"},
	{0X182C, "Y_GAMMA_SUB_LUT_10"},
	{0X1830, "Y_GAMMA_SUB_LUT_11"},
	{0X1834, "Y_GAMMA_SUB_LUT_12"},
	{0X1838, "Y_GAMMA_SUB_LUT_13"},
	{0X183C, "Y_GAMMA_SUB_LUT_14"},
	{0X1840, "Y_GAMMA_SUB_LUT_15"},
	{0X1844, "Y_GAMMA_SUB_LUT_16"},
	{0X1848, "Y_GAMMA_SUB_LUT_17"},
	{0X184C, "Y_GAMMA_SUB_LUT_18"},
	{0X1850, "Y_GAMMA_SUB_LUT_19"},
	{0X1854, "Y_GAMMA_SUB_LUT_20"},
	{0X1858, "Y_GAMMA_SUB_LUT_21"},
	{0X185C, "Y_GAMMA_SUB_LUT_22"},
	{0X1860, "Y_GAMMA_SUB_LUT_23"},
	{0X1864, "Y_GAMMA_SUB_LUT_24"},
	{0X1868, "Y_GAMMA_SUB_LUT_25"},
	{0X186C, "Y_GAMMA_SUB_LUT_26"},
	{0X1870, "Y_GAMMA_SUB_LUT_27"},
	{0X1874, "Y_GAMMA_SUB_LUT_28"},
	{0X1878, "Y_GAMMA_SUB_LUT_29"},
	{0X187C, "Y_GAMMA_SUB_LUT_30"},
	{0X1880, "Y_GAMMA_SUB_LUT_31"},
	{0X18FC, "Y_GAMMA_SUB_CRC"},
	{0X1C00, "Y_PDSTAT_SAT_ON"},
	{0X1C04, "Y_PDSTAT_SAT_LV0"},
	{0X1C08, "Y_PDSTAT_SAT_LV1"},
	{0X1C0C, "Y_PDSTAT_SAT_LV2"},
	{0X1C10, "Y_PDSTAT_SAT_SRC"},
	{0X1C24, "Y_PDSTAT_SAT_CNT_SHIFT"},
	{0X1C30, "Y_PDSTAT_PRE_H_B2_EN"},
	{0X1C34, "Y_PDSTAT_PRE_H_I0_G0"},
	{0X1C38, "Y_PDSTAT_PRE_H_I0_K01"},
	{0X1C3C, "Y_PDSTAT_PRE_H_I0_K02"},
	{0X1C40, "Y_PDSTAT_PRE_H_I0_FTYPE0"},
	{0X1C44, "Y_PDSTAT_PRE_H_I0_G1"},
	{0X1C48, "Y_PDSTAT_PRE_H_I0_K11"},
	{0X1C4C, "Y_PDSTAT_PRE_H_I0_K12"},
	{0X1C50, "Y_PDSTAT_PRE_H_I0_C11"},
	{0X1C54, "Y_PDSTAT_PRE_H_I0_C12"},
	{0X1C58, "Y_PDSTAT_PRE_H_I0_G2"},
	{0X1C5C, "Y_PDSTAT_PRE_H_I0_K21"},
	{0X1C60, "Y_PDSTAT_PRE_H_I0_K22"},
	{0X1C64, "Y_PDSTAT_PRE_H_I0_C21"},
	{0X1C68, "Y_PDSTAT_PRE_H_I0_C22"},
	{0X1C6C, "Y_PDSTAT_PRE_H_I0_BY0"},
	{0X1C70, "Y_PDSTAT_PRE_H_I0_BY1"},
	{0X1C74, "Y_PDSTAT_PRE_H_I0_BY2"},
	{0X1C78, "Y_PDSTAT_PRE_H_I1_G0"},
	{0X1C7C, "Y_PDSTAT_PRE_H_I1_K01"},
	{0X1C80, "Y_PDSTAT_PRE_H_I1_K02"},
	{0X1C84, "Y_PDSTAT_PRE_H_I1_FTYPE0"},
	{0X1C88, "Y_PDSTAT_PRE_H_I1_G1"},
	{0X1C8C, "Y_PDSTAT_PRE_H_I1_K11"},
	{0X1C90, "Y_PDSTAT_PRE_H_I1_K12"},
	{0X1C94, "Y_PDSTAT_PRE_H_I1_C11"},
	{0X1C98, "Y_PDSTAT_PRE_H_I1_C12"},
	{0X1C9C, "Y_PDSTAT_PRE_H_I1_G2"},
	{0X1CA0, "Y_PDSTAT_PRE_H_I1_K21"},
	{0X1CA4, "Y_PDSTAT_PRE_H_I1_K22"},
	{0X1CA8, "Y_PDSTAT_PRE_H_I1_C21"},
	{0X1CAC, "Y_PDSTAT_PRE_H_I1_C22"},
	{0X1CB0, "Y_PDSTAT_PRE_H_I1_BY0"},
	{0X1CB4, "Y_PDSTAT_PRE_H_I1_BY1"},
	{0X1CB8, "Y_PDSTAT_PRE_H_I1_BY2"},
	{0X1CBC, "Y_PDSTAT_PRE_H_I2_G0"},
	{0X1CC0, "Y_PDSTAT_PRE_H_I2_K01"},
	{0X1CC4, "Y_PDSTAT_PRE_H_I2_K02"},
	{0X1CC8, "Y_PDSTAT_PRE_H_I2_FTYPE0"},
	{0X1CCC, "Y_PDSTAT_PRE_H_I2_G1"},
	{0X1CD0, "Y_PDSTAT_PRE_H_I2_K11"},
	{0X1CD4, "Y_PDSTAT_PRE_H_I2_K12"},
	{0X1CD8, "Y_PDSTAT_PRE_H_I2_C11"},
	{0X1CDC, "Y_PDSTAT_PRE_H_I2_C12"},
	{0X1CE0, "Y_PDSTAT_PRE_H_I2_G2"},
	{0X1CE4, "Y_PDSTAT_PRE_H_I2_K21"},
	{0X1CE8, "Y_PDSTAT_PRE_H_I2_K22"},
	{0X1CEC, "Y_PDSTAT_PRE_H_I2_C21"},
	{0X1CF0, "Y_PDSTAT_PRE_H_I2_C22"},
	{0X1CF4, "Y_PDSTAT_PRE_H_I2_BY0"},
	{0X1CF8, "Y_PDSTAT_PRE_H_I2_BY1"},
	{0X1CFC, "Y_PDSTAT_PRE_H_I2_BY2"},
	{0X1D0C, "Y_PDSTAT_PRE_H_BIN_H_B0_NUM"},
	{0X1D10, "Y_PDSTAT_PRE_H_BIN_H_B1_NUM"},
	{0X1D14, "Y_PDSTAT_PRE_H_BIN_H_B2_NUM"},
	{0X1D24, "Y_PDSTAT_PRE_H_BIN_FIRST"},
	{0X1DA8, "Y_PDSTAT_XCOR_H_ON"},
	{0X1DAC, "Y_PDSTAT_XCOR_H_PHASE_RANGE"},
	{0X1DB0, "Y_PDSTAT_XCOR_H_I0_CORING"},
	{0X1DB4, "Y_PDSTAT_XCOR_H_I1_CORING"},
	{0X1DB8, "Y_PDSTAT_XCOR_H_I2_CORING"},
	{0X1DBC, "Y_PDSTAT_XCOR_H_COR_TYPE_B0"},
	{0X1DC0, "Y_PDSTAT_XCOR_H_COR_TYPE_B1"},
	{0X1DC4, "Y_PDSTAT_XCOR_H_COR_TYPE_B2"},
	{0X1DC8, "Y_PDSTAT_XCOR_H_CORING_TH_B0"},
	{0X1DCC, "Y_PDSTAT_XCOR_H_CORING_TH_B1"},
	{0X1DD0, "Y_PDSTAT_XCOR_H_CORING_TH_B2"},
	{0X1DD4, "Y_PDSTAT_XCOR_H_CORING_TY"},
	{0X1DE0, "Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B0"},
	{0X1DE4, "Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B1"},
	{0X1DE8, "Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B2"},
	{0X1E00, "Y_PDSTAT_IN_SIZE_X"},
	{0X1E04, "Y_PDSTAT_IN_SIZE_Y"},
	{0X1E08, "Y_PDSTAT_SUB_IN_SIZE_X"},
	{0X1E0C, "Y_PDSTAT_SUB_IN_SIZE_Y"},
	{0X1E50, "Y_PDSTAT_ROI_MAIN_SROI"},
	{0X1E54, "Y_PDSTAT_ROI_MAIN_S0SX"},
	{0X1E58, "Y_PDSTAT_ROI_MAIN_S0SY"},
	{0X1E5C, "Y_PDSTAT_ROI_MAIN_S0EX"},
	{0X1E60, "Y_PDSTAT_ROI_MAIN_S0EY"},
	{0X1E64, "Y_PDSTAT_ROI_MAIN_S1SX"},
	{0X1E68, "Y_PDSTAT_ROI_MAIN_S1SY"},
	{0X1E6C, "Y_PDSTAT_ROI_MAIN_S1EX"},
	{0X1E70, "Y_PDSTAT_ROI_MAIN_S1EY"},
	{0X1E74, "Y_PDSTAT_ROI_MAIN_S2SX"},
	{0X1E78, "Y_PDSTAT_ROI_MAIN_S2SY"},
	{0X1E7C, "Y_PDSTAT_ROI_MAIN_S2EX"},
	{0X1E80, "Y_PDSTAT_ROI_MAIN_S2EY"},
	{0X1E84, "Y_PDSTAT_ROI_MAIN_S3SX"},
	{0X1E88, "Y_PDSTAT_ROI_MAIN_S3SY"},
	{0X1E8C, "Y_PDSTAT_ROI_MAIN_S3EX"},
	{0X1E90, "Y_PDSTAT_ROI_MAIN_S3EY"},
	{0X1ED8, "Y_PDSTAT_ROI_MAIN_MWM_CX"},
	{0X1EDC, "Y_PDSTAT_ROI_MAIN_MWM_CY"},
	{0X1EE0, "Y_PDSTAT_ROI_MAIN_MWM_SX"},
	{0X1EE4, "Y_PDSTAT_ROI_MAIN_MWM_SY"},
	{0X1EE8, "Y_PDSTAT_ROI_MAIN_MWM_EX"},
	{0X1EEC, "Y_PDSTAT_ROI_MAIN_MWM_EY"},
	{0X1F08, "Y_PDSTAT_ROI_MAIN_MWS_ON"},
	{0X1F0C, "Y_PDSTAT_ROI_MAIN_MWS_SX"},
	{0X1F10, "Y_PDSTAT_ROI_MAIN_MWS_SY"},
	{0X1F14, "Y_PDSTAT_ROI_MAIN_MWS_SIZE_X"},
	{0X1F18, "Y_PDSTAT_ROI_MAIN_MWS_SIZE_Y"},
	{0X1F1C, "Y_PDSTAT_ROI_MAIN_MWS_GAP_X"},
	{0X1F20, "Y_PDSTAT_ROI_MAIN_MWS_GAP_Y"},
	{0X1F24, "Y_PDSTAT_ROI_MAIN_MWS_NO_X"},
	{0X1F28, "Y_PDSTAT_ROI_MAIN_MWS_NO_Y"},
	{0X1F2C, "Y_PDSTAT_XCOR_H_INVALID_EXCEPT_ON"},
	{0X1F30, "Y_PDSTAT_XCOR_H_INVALID_LOW_TH"},
	{0X1F34, "Y_PDSTAT_XCOR_H_INVALID_HIGH_TH"},
	{0X1F38, "Y_PDSTAT_XCOR_H_INVALID_LEFT_PIX"},
	{0X1F3C, "Y_PDSTAT_XCOR_H_INVALID_RIGHT_PIX"},
	{0X1F5C, "Y_PDSTAT_FRAME_NO"},
	{0X1F60, "Y_PDSTAT_DUMP_MODE"},
	{0X2000, "WDMA_STAT_EN"},
	{0X2004, "WDMA_STAT_COMP_CONTROL"},
	{0X2010, "WDMA_STAT_DATA_FORMAT"},
	{0X2014, "WDMA_STAT_MONO_MODE"},
	{0X201C, "WDMA_STAT_AUTO_FLUSH_EN"},
	{0X2020, "WDMA_STAT_WIDTH"},
	{0X2024, "WDMA_STAT_HEIGHT"},
	{0X2028, "WDMA_STAT_IMG_STRIDE_1P"},
	{0X2040, "WDMA_STAT_MAX_MO"},
	{0X2044, "WDMA_STAT_LINEGAP"},
	{0X2048, "WDMA_STAT_MAX_BL"},
	{0X204C, "WDMA_STAT_BUSINFO"},
	{0X2050, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO0"},
	{0X2054, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO1"},
	{0X2058, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO2"},
	{0X205C, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO3"},
	{0X2060, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO4"},
	{0X2064, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO5"},
	{0X2068, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO6"},
	{0X206C, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO7"},
	{0X2070, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO0_LSB_4B"},
	{0X2074, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO1_LSB_4B"},
	{0X2078, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO2_LSB_4B"},
	{0X207C, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO3_LSB_4B"},
	{0X2080, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO4_LSB_4B"},
	{0X2084, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO5_LSB_4B"},
	{0X2088, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO6_LSB_4B"},
	{0X208C, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO7_LSB_4B"},
	{0X2190, "WDMA_STAT_IMG_CRC_1P"},
	{0X21B0, "WDMA_STAT_MON_STATUS0"},
	{0X21B4, "WDMA_STAT_MON_STATUS1"},
	{0X21B8, "WDMA_STAT_MON_STATUS2"},
	{0X21BC, "WDMA_STAT_MON_STATUS3"},
	{0X2400, "RDMA_AF_EN"},
	{0X2404, "RDMA_AF_COMP_CONTROL"},
	{0X2410, "RDMA_AF_DATA_FORMAT"},
	{0X2414, "RDMA_AF_MONO_MODE"},
	{0X2420, "RDMA_AF_WIDTH"},
	{0X2424, "RDMA_AF_HEIGHT"},
	{0X2428, "RDMA_AF_IMG_STRIDE_1P"},
	{0X2434, "RDMA_AF_HEADER_STRIDE_1P"},
	{0X243C, "RDMA_AF_VOTF_EN"},
	{0X2440, "RDMA_AF_MAX_MO"},
	{0X2444, "RDMA_AF_LINEGAP"},
	{0X2448, "RDMA_AF_MAX_BL"},
	{0X244C, "RDMA_AF_BUSINFO"},
	{0X2450, "RDMA_AF_IMG_BASE_ADDR_1P_FRO0"},
	{0X2454, "RDMA_AF_IMG_BASE_ADDR_1P_FRO1"},
	{0X2458, "RDMA_AF_IMG_BASE_ADDR_1P_FRO2"},
	{0X245C, "RDMA_AF_IMG_BASE_ADDR_1P_FRO3"},
	{0X2460, "RDMA_AF_IMG_BASE_ADDR_1P_FRO4"},
	{0X2464, "RDMA_AF_IMG_BASE_ADDR_1P_FRO5"},
	{0X2468, "RDMA_AF_IMG_BASE_ADDR_1P_FRO6"},
	{0X246C, "RDMA_AF_IMG_BASE_ADDR_1P_FRO7"},
	{0X2470, "RDMA_AF_IMG_BASE_ADDR_1P_FRO0_LSB_4B"},
	{0X2474, "RDMA_AF_IMG_BASE_ADDR_1P_FRO1_LSB_4B"},
	{0X2478, "RDMA_AF_IMG_BASE_ADDR_1P_FRO2_LSB_4B"},
	{0X247C, "RDMA_AF_IMG_BASE_ADDR_1P_FRO3_LSB_4B"},
	{0X2480, "RDMA_AF_IMG_BASE_ADDR_1P_FRO4_LSB_4B"},
	{0X2484, "RDMA_AF_IMG_BASE_ADDR_1P_FRO5_LSB_4B"},
	{0X2488, "RDMA_AF_IMG_BASE_ADDR_1P_FRO6_LSB_4B"},
	{0X248C, "RDMA_AF_IMG_BASE_ADDR_1P_FRO7_LSB_4B"},
	{0X2590, "RDMA_AF_IMG_CRC_1P"},
	{0X25B0, "RDMA_AF_MON_STATUS0"},
	{0X25B4, "RDMA_AF_MON_STATUS1"},
	{0X25B8, "RDMA_AF_MON_STATUS2"},
	{0X25BC, "RDMA_AF_MON_STATUS3"},
	{0X25D0, "RDMA_AF_BW_LIMIT_0"},
	{0X25D4, "RDMA_AF_BW_LIMIT_1"},
	{0X25D8, "RDMA_AF_BW_LIMIT_2"},
	{0X2F00, "COREX_ENABLE"},
	{0X2F04, "COREX_RESET"},
	{0X2F08, "COREX_FAST_MODE"},
	{0X2F0C, "COREX_UPDATE_TYPE_0"},
	{0X2F10, "COREX_UPDATE_TYPE_1"},
	{0X2F14, "COREX_UPDATE_MODE_0"},
	{0X2F18, "COREX_UPDATE_MODE_1"},
	{0X2F1C, "COREX_START_0"},
	{0X2F20, "COREX_START_1"},
	{0X2F24, "COREX_COPY_FROM_IP_0"},
	{0X2F28, "COREX_COPY_FROM_IP_1"},
	{0X2F2C, "COREX_STATUS_0"},
	{0X2F30, "COREX_STATUS_1"},
	{0X2F34, "COREX_PRE_ADDR_CONFIG"},
	{0X2F38, "COREX_PRE_DATA_CONFIG"},
	{0X2F3C, "COREX_POST_ADDR_CONFIG"},
	{0X2F40, "COREX_POST_DATA_CONFIG"},
	{0X2F44, "COREX_PRE_POST_CONFIG_EN"},
	{0X2F48, "COREX_TYPE_WRITE"},
	{0X2F4C, "COREX_TYPE_WRITE_TRIGGER"},
	{0X2F50, "COREX_TYPE_READ"},
	{0X2F54, "COREX_TYPE_READ_OFFSET"},
	{0X2F58, "COREX_INTERRUPT_VECTOR_MASKED"},
	{0X2F5C, "COREX_INTERRUPT_VECTOR"},
	{0X2F60, "COREX_INTERRUPT_VECTOR_CLEAR"},
	{0X2F64, "COREX_INTERRUPT_MASK"},
	{0X2FF4, "COREX_REG_INTERFACE_VER"},
};

const struct is_reg pdp_regs_corex[] = {
	{0X0000, "GLOBAL_ENABLE"},
	{0X0004, "ONE_SHOT_ENABLE"},
	{0X0008, "GLOBAL_ENABLE_STOP_CRPT"},
	{0X000C, "SW_RESET"},
	{0X0010, "SW_CORE_RESET"},
	{0X0014, "HW_RESET"},
	{0X0018, "FORCE_INTERNAL_CLOCK"},
	{0X001C, "TRANS_STOP_REQ"},
	{0X0020, "TRANS_STOP_REQ_RDY"},
	{0X0024, "IDLENESS_STATUS"},
	{0X0028, "SELREGISTER"},
	{0X002C, "SELREGISTERMODE"},
	{0X0030, "SHADOW_CONTROL"},
	{0X0034, "SHADOW_SW_TRIGGER"},
	{0X0038, "AUTO_MASK_PREADY"},
	{0X003C, "INTERRUPT_AUTO_MASK"},
	{0X0040, "IP_POST_FRAME_GAP"},
	{0X8044, "IP_USE_END_INTERRUPT_ENABLE"},
	{0X8048, "IP_END_INTERRUPT_ENABLE"},
	{0X804C, "IP_CORRUPTED_INTERRUPT_ENABLE"},
	{0X0050, "IP_STALL_OUT"},
	{0X8054, "IP_COUTFIFO_END_ON_VSYNC_FALL"},
	{0X805C, "IP_INT_ON_COL_ROW"},
	{0X8060, "IP_INT_ON_COL_ROW_CORD"},
	{0X8068, "IP_CHAIN_INPUT_SELECT"},
	{0X8070, "IP_USE_INPUT_FRAME_START_IN"},
	{0X8074, "IP_RDMA_VVALID_START_ENABLE"},
	{0X8078, "IP_ROL_SELECT"},
	{0X807C, "IP_ROL_MODE"},
	{0X0080, "IP_ROL_RESET"},
	{0X0084, "IP_PROCESSING"},
	{0X8090, "IP_DBG_CORE_FREEZE_ON_COL_ROW"},
	{0X8094, "IP_DBG_CORE_FREEZE_ON_COL_ROW_TARGET"},
	{0X0098, "IP_DBG_CORE_FREEZE_ON_COL_ROW_POS"},
	{0x00bc, "RDMA_IMG_AF_VARIABLE"}, /* Deprecated in v5.0 */
	{0X00C0, "APB_SFR_RESET"},
	{0X00C4, "OUT_SIZE_V"}, /* Deprecated in v5.0 */
	{0X00D0, "VVALID_READY_BUFFER"},
	{0X00E0, "IP_COREX_HW_TRIGGER_GAP"},
	{0X00F0, "IP_VERSION"},
	{0X0100, "CONTINT_LEVEL_PULSE_N_SEL"},
	{0X0104, "CONTINT_INT1"},
	{0X0108, "CONTINT_INT1_ENABLE"},
	{0X010C, "CONTINT_INT1_STATUS"},
	{0X0110, "CONTINT_INT1_CLEAR"},
	{0X0114, "CONTINT_INT2"},
	{0X0118, "CONTINT_INT2_ENABLE"},
	{0X011C, "CONTINT_INT2_STATUS"},
	{0X0120, "CONTINT_INT2_CLEAR"},
	{0X8200, "SECU_CTRL_SEQID"},
	{0X0210, "SECU_CTRL_TZINFO_SEQID_0"},
	{0X0214, "SECU_CTRL_TZINFO_SEQID_1"},
	{0X0218, "SECU_CTRL_TZINFO_SEQID_2"},
	{0X021C, "SECU_CTRL_TZINFO_SEQID_3"},
	{0X0220, "SECU_CTRL_TZINFO_SEQID_4"},
	{0X0224, "SECU_CTRL_TZINFO_SEQID_5"},
	{0X0228, "SECU_CTRL_TZINFO_SEQID_6"},
	{0X022C, "SECU_CTRL_TZINFO_SEQID_7"},
	{0X0300, "FRO_MODE_EN"},
	{0X0304, "FRO_GLOBAL_ENABLE"},
	{0X0308, "FRO_ONE_SHOT_ENABLE"},
	{0X030C, "FRO_FRAME_COUNT"},
	{0X0310, "FRO_FRAME_COUNT_TO_RUN_MINUS1"},
	{0X0314, "FRO_FRAME_COUNT_TO_RUN_MINUS1_SHADOW"},
	{0X0318, "FRO_RUN_FRAME_NUMBER_FOR_COL_ROW_INT"},
	{0X031C, "FRO_RUN_FRAME_NUMBER_FOR_PDSTAT"},
	{0X0320, "FRO_DONE"},
	{0X0324, "FRO_BUSY"},
	{0X0330, "FRO_HISTORY_INT0_0"},
	{0X0334, "FRO_HISTORY_INT0_1"},
	{0X0338, "FRO_HISTORY_INT0_2"},
	{0X033C, "FRO_HISTORY_INT0_3"},
	{0X0340, "FRO_HISTORY_INT0_4"},
	{0X0344, "FRO_HISTORY_INT0_5"},
	{0X0348, "FRO_HISTORY_INT0_6"},
	{0X034C, "FRO_HISTORY_INT0_7"},
	{0X0350, "FRO_HISTORY_INT0_0_PREV"},
	{0X0354, "FRO_HISTORY_INT0_1_PREV"},
	{0X0358, "FRO_HISTORY_INT0_2_PREV"},
	{0X035C, "FRO_HISTORY_INT0_3_PREV"},
	{0X0360, "FRO_HISTORY_INT0_4_PREV"},
	{0X0364, "FRO_HISTORY_INT0_5_PREV"},
	{0X0368, "FRO_HISTORY_INT0_6_PREV"},
	{0X036C, "FRO_HISTORY_INT0_7_PREV"},
	{0X0370, "FRO_HISTORY_INT1_0"},
	{0X0374, "FRO_HISTORY_INT1_1"},
	{0X0378, "FRO_HISTORY_INT1_2"},
	{0X037C, "FRO_HISTORY_INT1_3"},
	{0X0380, "FRO_HISTORY_INT1_4"},
	{0X0384, "FRO_HISTORY_INT1_5"},
	{0X0388, "FRO_HISTORY_INT1_6"},
	{0X038C, "FRO_HISTORY_INT1_7"},
	{0X0390, "FRO_HISTORY_INT1_0_PREV"},
	{0X0394, "FRO_HISTORY_INT1_1_PREV"},
	{0X0398, "FRO_HISTORY_INT1_2_PREV"},
	{0X039C, "FRO_HISTORY_INT1_3_PREV"},
	{0X03A0, "FRO_HISTORY_INT1_4_PREV"},
	{0X03A4, "FRO_HISTORY_INT1_5_PREV"},
	{0X03A8, "FRO_HISTORY_INT1_6_PREV"},
	{0X03AC, "FRO_HISTORY_INT1_7_PREV"},
	{0X03B0, "FRO_SW_RESET"},
	{0X03B4, "FRO_INT0_CLEAR"},
	{0X03B8, "FRO_INT1_CLEAR"},
	{0X03C0, "FRO_INT0"},
	{0X03C4, "FRO_INT1"},
	{0X8400, "STRGEN_ENABLE"},
	{0X8404, "STRGEN_CONFIG"},
	{0X8408, "STRGEN_PRE_FRAME_GAP"},
	{0X840C, "STRGEN_PIXEL_GAP"},
	{0X8410, "STRGEN_LINE_GAP"},
	{0X8414, "STRGEN_IMAGE_WIDTH"},
	{0X8418, "STRGEN_IMAGE_HEIGHT"},
	{0X841C, "STRGEN_DATA_VALUE"},
	{0X04FC, "STRGEN_STREAM_CRC"},
	{0X0500, "STOPEN_CRC_STOP_VALID_COUNT"},
	{0X0504, "STOPEN_CRC_SEED"},
	{0X0508, "STOPEN_CRC_RESULT_POINT_0"},
	{0X050C, "STOPEN_CRC_RESULT_POINT_1"},
	{0X0510, "STOPEN_CRC_RESULT_POINT_2"},
	{0X0514, "STOPEN_CRC_RESULT_POINT_3"},
	{0X0600, "FRAME_SEQ_COUNTER"},
	{0X0604, "FRAME_SEQ_COUNTER_RESET"},
	{0X0608, "FRAME_SEQ_COUNTER_LAST_SHADOW_TRIG"},
	{0X0680, "VOTF_APB_TOKEN_CTRL"},
	{0X0684, "VOTF_TOKEN_INDEX"},
	{0X0688, "VOTF_IN_TOKEN_0_TO_3"},
	{0X068C, "VOTF_IN_TOKEN_4_TO_7"},
	{0X0690, "VOTF_IN_TOKEN_8_TO_11"},
	{0X0694, "VOTF_OUT_TOKEN_0_TO_3"},
	{0X0698, "VOTF_OUT_TOKEN_4_TO_7"},
	{0X069C, "VOTF_OUT_TOKEN_8_TO_11"},
	{0X8A00, "BYR_AFIDENT_BYPASS"},
	{0X8A04, "BYR_AFIDENT_START_ACTIVE"},
	{0X8A08, "BYR_AFIDENT_ACTIVE_SIZE"},
	{0X8A0C, "BYR_AFIDENT_OFFSET"},
	{0X8A10, "BYR_AFIDENT_UNITS"},
	{0X8A14, "BYR_AFIDENT_PTRN_MODE_AF"},
	{0X8A18, "BYR_AFIDENT_PTRN_XY_0_0"},
	{0X8A1C, "BYR_AFIDENT_PTRN_XY_0_1"},
	{0X8A20, "BYR_AFIDENT_PTRN_XY_1_0"},
	{0X8A24, "BYR_AFIDENT_PTRN_XY_1_1"},
	{0X8A28, "BYR_AFIDENT_PTRN_XY_2_0"},
	{0X8A2C, "BYR_AFIDENT_PTRN_XY_2_1"},
	{0X8A30, "BYR_AFIDENT_PTRN_XY_3_0"},
	{0X8A34, "BYR_AFIDENT_PTRN_XY_3_1"},
	{0X8A38, "BYR_AFIDENT_PTRN_XY_4_0"},
	{0X8A3C, "BYR_AFIDENT_PTRN_XY_4_1"},
	{0X8A40, "BYR_AFIDENT_PTRN_XY_5_0"},
	{0X8A44, "BYR_AFIDENT_PTRN_XY_5_1"},
	{0X8A48, "BYR_AFIDENT_PTRN_XY_6_0"},
	{0X8A4C, "BYR_AFIDENT_PTRN_XY_6_1"},
	{0X8A50, "BYR_AFIDENT_PTRN_XY_7_0"},
	{0X8A54, "BYR_AFIDENT_PTRN_XY_7_1"},
	{0X8A58, "BYR_AFIDENT_PTRN_0"},
	{0X8A5C, "BYR_AFIDENT_PTRN_1"},
	{0X8A60, "BYR_AFIDENT_SWITCHED_PTRN"},
	{0X0A7C, "BYR_AFIDENT_STREAM_CRC"},
	{0X9100, "Y_CROP_ROI_MAIN_BYPASS"},
	{0X9110, "Y_CROP_ROI_MAIN_SX"},
	{0X9114, "Y_CROP_ROI_MAIN_SY"},
	{0X9118, "Y_CROP_ROI_MAIN_EX"},
	{0X911C, "Y_CROP_ROI_MAIN_EY"},
	{0X9180, "Y_CROP_ROI_SUB_BYPASS"},
	{0X9190, "Y_CROP_ROI_SUB_SX"},
	{0X9194, "Y_CROP_ROI_SUB_SY"},
	{0X9198, "Y_CROP_ROI_SUB_EX"},
	{0X919C, "Y_CROP_ROI_SUB_EY"},
	{0X9200, "Y_REORDER_ON"},
	{0X9204, "Y_REORDER_MODE"},
	{0x9208, "Y_REORDER_UNPACK"},
	{0X920C, "Y_REORDER_IN_SIZE_XY"},
	{0X9210, "Y_REORDER_BLC_ON"},
	{0X9214, "Y_REORDER_BLC_PRE_SHIFT"},
	{0X9218, "Y_REORDER_BLC_OFFSET_BEFORE_GAIN"},
	{0X921C, "Y_REORDER_BLC_OFFSET_AFTER_GAIN"},
	{0X9220, "Y_REORDER_BLC_GAIN"},
	{0X9224, "Y_REORDER_BLC_GAIN_SHIFT"},
	{0X9228, "Y_REORDER_BLC_LOW_LIMIT"},
	{0X922C, "Y_REORDER_BLC_HIGH_LIMIT"},
	{0X9230, "Y_REORDER_CROP_ON"},
	{0X9234, "Y_REORDER_CROP_START_XY"},
	{0X9238, "Y_REORDER_CROP_SIZE_XY"},
	{0X9240, "Y_REORDER_BAYER_ACTIVE_START_XY"},
	{0X9244, "Y_REORDER_BAYER_ACTIVE_SIZE_XY"},
	{0X9248, "Y_REORDER_BAYER_UNIT_SIZE_XY"},
	{0X9250, "Y_REORDER_PD_H_REPOS_UNIT_SIZE_X"},
	{0X9260, "Y_REORDER_PD_H_REPOS_0_TO_3"},
	{0X9264, "Y_REORDER_PD_H_REPOS_4_TO_7"},
	{0X9268, "Y_REORDER_PD_H_REPOS_8_TO_11"},
	{0X926C, "Y_REORDER_PD_H_REPOS_12_TO_15"},
	{0X9274, "Y_REORDER_PD_LINE_REPOS_UNIT_SIZE_Y"},
	{0X9280, "Y_REORDER_PD_LINE_REPOS_0_TO_3"},
	{0X9284, "Y_REORDER_PD_LINE_REPOS_4_TO_7"},
	{0X9288, "Y_REORDER_PD_LINE_REPOS_8_TO_11"},
	{0X928C, "Y_REORDER_PD_LINE_REPOS_12_TO_15"},
	{0X9290, "Y_REORDER_PD_LR_OUT_UNIT_SIZE_XY"},
	{0X92A0, "Y_REORDER_PD_LR_OUT_L_REPOS_0_TO_3"},
	{0X92A4, "Y_REORDER_PD_LR_OUT_L_REPOS_4_TO_7"},
	{0X92A8, "Y_REORDER_PD_LR_OUT_L_REPOS_8_TO_11"},
	{0X92AC, "Y_REORDER_PD_LR_OUT_L_REPOS_12_TO_15"},
	{0X92B0, "Y_REORDER_PD_LR_OUT_R_REPOS_0_TO_3"},
	{0X92B4, "Y_REORDER_PD_LR_OUT_R_REPOS_4_TO_7"},
	{0X92B8, "Y_REORDER_PD_LR_OUT_R_REPOS_8_TO_11"},
	{0X92BC, "Y_REORDER_PD_LR_OUT_R_REPOS_12_TO_15"},
	{0X92C0, "Y_REORDER_BIN_RATIO"},
	{0X92C4, "Y_REORDER_BIN_RSHIFT"},
	{0X92D0, "Y_REORDER_LINEBUF_SIZE"},
	{0X12EC, "Y_REORDER_CRC_0"},
	{0X9300, "Y_REORDER_SUB_ON"},
	{0X9304, "Y_REORDER_SUB_MODE"},
	{0X9308, "Y_REORDER_SUB_UNPACK"},
	{0X930C, "Y_REORDER_SUB_IN_SIZE_XY"},
	{0X9310, "Y_REORDER_SUB_BLC_ON"},
	{0X9314, "Y_REORDER_SUB_BLC_PRE_SHIFT"},
	{0X9318, "Y_REORDER_SUB_BLC_OFFSET_BEFORE_GAIN"},
	{0X931C, "Y_REORDER_SUB_BLC_OFFSET_AFTER_GAIN"},
	{0X9320, "Y_REORDER_SUB_BLC_GAIN"},
	{0X9324, "Y_REORDER_SUB_BLC_GAIN_SHIFT"},
	{0X9328, "Y_REORDER_SUB_BLC_LOW_LIMIT"},
	{0X932C, "Y_REORDER_SUB_BLC_HIGH_LIMIT"},
	{0X9330, "Y_REORDER_SUB_CROP_ON"},
	{0X9334, "Y_REORDER_SUB_CROP_START_XY"},
	{0X9338, "Y_REORDER_SUB_CROP_SIZE_XY"},
	{0X9350, "Y_REORDER_SUB_PD_H_REPOS_UNIT_SIZE_X"},
	{0X9360, "Y_REORDER_SUB_PD_H_REPOS_0_TO_3"},
	{0X9364, "Y_REORDER_SUB_PD_H_REPOS_4_TO_7"},
	{0X9368, "Y_REORDER_SUB_PD_H_REPOS_8_TO_11"},
	{0X936C, "Y_REORDER_SUB_PD_H_REPOS_12_TO_15"},
	{0X9374, "Y_REORDER_SUB_PD_LINE_REPOS_UNIT_SIZE_Y"},
	{0X9380, "Y_REORDER_SUB_PD_LINE_REPOS_0_TO_3"},
	{0X9384, "Y_REORDER_SUB_PD_LINE_REPOS_4_TO_7"},
	{0X9388, "Y_REORDER_SUB_PD_LINE_REPOS_8_TO_11"},
	{0X938C, "Y_REORDER_SUB_PD_LINE_REPOS_12_TO_15"},
	{0X9390, "Y_REORDER_SUB_PD_LR_OUT_UNIT_SIZE_XY"},
	{0X93A0, "Y_REORDER_SUB_PD_LR_OUT_L_REPOS_0_TO_3"},
	{0X93A4, "Y_REORDER_SUB_PD_LR_OUT_L_REPOS_4_TO_7"},
	{0X93A8, "Y_REORDER_SUB_PD_LR_OUT_L_REPOS_8_TO_11"},
	{0X93AC, "Y_REORDER_SUB_PD_LR_OUT_L_REPOS_12_TO_15"},
	{0X93B0, "Y_REORDER_SUB_PD_LR_OUT_R_REPOS_0_TO_3"},
	{0X93B4, "Y_REORDER_SUB_PD_LR_OUT_R_REPOS_4_TO_7"},
	{0X93B8, "Y_REORDER_SUB_PD_LR_OUT_R_REPOS_8_TO_11"},
	{0X93BC, "Y_REORDER_SUB_PD_LR_OUT_R_REPOS_12_TO_15"},
	{0X93C0, "Y_REORDER_SUB_BIN_RATIO"},
	{0X93C4, "Y_REORDER_SUB_BIN_RSHIFT"},
	{0X93D0, "Y_REORDER_SUB_LINEBUF_SIZE"},
	{0X13EC, "Y_REORDER_SUB_CRC_0"},
	{0X9500, "Y_BPC_BYPASS"},
	{0X9508, "Y_BPC_STATIC_POS_NUM"},
	{0X1510, "Y_BPC_STATIC_POS_ADDR"},
	{0X1514, "Y_BPC_STATIC_POS_DATA"},
	{0X9520, "Y_BPC_CROP"},
	{0X157C, "Y_BPC_CRC"},
	{0X9580, "Y_BPC_SUB_BYPASS"},
	{0X9588, "Y_BPC_SUB_STATIC_POS_NUM"},
	{0X1590, "Y_BPC_SUB_STATIC_POS_ADDR"},
	{0X1594, "Y_BPC_SUB_STATIC_POS_DATA"},
	{0X95A0, "Y_BPC_SUB_CROP"},
	{0X15FC, "Y_BPC_SUB_CRC"},
	{0X9600, "Y_ALC_ON"},
	{0X9604, "Y_ALC_ROI_SX"},
	{0X9608, "Y_ALC_ROI_SY"},
	{0X960C, "Y_ALC_LUT_TYPE"},
	{0X9610, "Y_ALC_GAP_H"},
	{0X9614, "Y_ALC_GAP_V"},
	{0X9618, "Y_ALC_GAP_H_INV"},
	{0X961C, "Y_ALC_GAP_V_INV"},
	{0X9620, "Y_ALC_GAP_H_MARGIN"},
	{0X9624, "Y_ALC_GAP_V_MARGIN"},
	{0X9628, "Y_ALC_GAP_H_MARGIN_INV"},
	{0X962C, "Y_ALC_GAP_V_MARGIN_INV"},
	{0X9630, "Y_ALC_POS_INTERP_ON"},
	{0X9634, "Y_ALC_POS_WEIGHT_INF"},
	{0X9638, "Y_ALC_POS_WEIGHT_MAC"},
	{0X9640, "Y_ALC_GAIN_SHIFT"},
	{0X9644, "Y_ALC_MAX_VAL"},
	{0X1650, "Y_ALC_LUT_INIT_TYPE"},
	{0X1654, "Y_ALC_LUT_INIT_ADDR"},
	{0X1658, "Y_ALC_LUT_INIT_DATA"},
	{0X965C, "Y_ALC_OFFSET_I"},
	{0X9660, "Y_ALC_OFFSET_O"},
	{0X9664, "Y_ALC_REF_SIZE_X"},
	{0X9668, "Y_ALC_REF_SIZE_Y"},
	{0X966C, "Y_ALC_GAP_AUTO_SET"},
	{0X167C, "Y_ALC_CRC"},
	{0X9680, "Y_ALC_SUB_ON"},
	{0X9684, "Y_ALC_SUB_ROI_SX"},
	{0X9688, "Y_ALC_SUB_ROI_SY"},
	{0X968C, "Y_ALC_SUB_LUT_TYPE"},
	{0X9690, "Y_ALC_SUB_GAP_H"},
	{0X9694, "Y_ALC_SUB_GAP_V"},
	{0X9698, "Y_ALC_SUB_GAP_H_INV"},
	{0X969C, "Y_ALC_SUB_GAP_V_INV"},
	{0X96A0, "Y_ALC_SUB_GAP_H_MARGIN"},
	{0X96A4, "Y_ALC_SUB_GAP_V_MARGIN"},
	{0X96A8, "Y_ALC_SUB_GAP_H_MARGIN_INV"},
	{0X96AC, "Y_ALC_SUB_GAP_V_MARGIN_INV"},
	{0X96B0, "Y_ALC_SUB_POS_INTERP_ON"},
	{0X96B4, "Y_ALC_SUB_POS_WEIGHT_INF"},
	{0X96B8, "Y_ALC_SUB_POS_WEIGHT_MAC"},
	{0X96C0, "Y_ALC_SUB_GAIN_SHIFT"},
	{0X96C4, "Y_ALC_SUB_MAX_VAL"},
	{0X16D0, "Y_ALC_SUB_LUT_INIT_TYPE"},
	{0X16D4, "Y_ALC_SUB_LUT_ADDR"},
	{0X16D8, "Y_ALC_SUB_LUT_DATA"},
	{0X96DC, "Y_ALC_SUB_OFFSET_I"},
	{0X96E0, "Y_ALC_SUB_OFFSET_O"},
	{0X96E4, "Y_ALC_SUB_REF_SIZE_X"},
	{0X96E8, "Y_ALC_SUB_REF_SIZE_Y"},
	{0X96EC, "Y_ALC_SUB_GAP_AUTO_SET"},
	{0X16FC, "Y_ALC_SUB_CRC"},
	{0X9700, "Y_GAMMA_ON"},
	{0X9704, "Y_GAMMA_LUT_00"},
	{0X9708, "Y_GAMMA_LUT_01"},
	{0X970C, "Y_GAMMA_LUT_02"},
	{0X9710, "Y_GAMMA_LUT_03"},
	{0X9714, "Y_GAMMA_LUT_04"},
	{0X9718, "Y_GAMMA_LUT_05"},
	{0X971C, "Y_GAMMA_LUT_06"},
	{0X9720, "Y_GAMMA_LUT_07"},
	{0X9724, "Y_GAMMA_LUT_08"},
	{0X9728, "Y_GAMMA_LUT_09"},
	{0X972C, "Y_GAMMA_LUT_10"},
	{0X9730, "Y_GAMMA_LUT_11"},
	{0X9734, "Y_GAMMA_LUT_12"},
	{0X9738, "Y_GAMMA_LUT_13"},
	{0X973C, "Y_GAMMA_LUT_14"},
	{0X9740, "Y_GAMMA_LUT_15"},
	{0X9744, "Y_GAMMA_LUT_16"},
	{0X9748, "Y_GAMMA_LUT_17"},
	{0X974C, "Y_GAMMA_LUT_18"},
	{0X9750, "Y_GAMMA_LUT_19"},
	{0X9754, "Y_GAMMA_LUT_20"},
	{0X9758, "Y_GAMMA_LUT_21"},
	{0X975C, "Y_GAMMA_LUT_22"},
	{0X9760, "Y_GAMMA_LUT_23"},
	{0X9764, "Y_GAMMA_LUT_24"},
	{0X9768, "Y_GAMMA_LUT_25"},
	{0X976C, "Y_GAMMA_LUT_26"},
	{0X9770, "Y_GAMMA_LUT_27"},
	{0X9774, "Y_GAMMA_LUT_28"},
	{0X9778, "Y_GAMMA_LUT_29"},
	{0X977C, "Y_GAMMA_LUT_30"},
	{0X9780, "Y_GAMMA_LUT_31"},
	{0X17FC, "Y_GAMMA_CRC"},
	{0X9800, "Y_GAMMA_SUB_ON"},
	{0X9804, "Y_GAMMA_SUB_LUT_00"},
	{0X9808, "Y_GAMMA_SUB_LUT_01"},
	{0X980C, "Y_GAMMA_SUB_LUT_02"},
	{0X9810, "Y_GAMMA_SUB_LUT_03"},
	{0X9814, "Y_GAMMA_SUB_LUT_04"},
	{0X9818, "Y_GAMMA_SUB_LUT_05"},
	{0X981C, "Y_GAMMA_SUB_LUT_06"},
	{0X9820, "Y_GAMMA_SUB_LUT_07"},
	{0X9824, "Y_GAMMA_SUB_LUT_08"},
	{0X9828, "Y_GAMMA_SUB_LUT_09"},
	{0X982C, "Y_GAMMA_SUB_LUT_10"},
	{0X9830, "Y_GAMMA_SUB_LUT_11"},
	{0X9834, "Y_GAMMA_SUB_LUT_12"},
	{0X9838, "Y_GAMMA_SUB_LUT_13"},
	{0X983C, "Y_GAMMA_SUB_LUT_14"},
	{0X9840, "Y_GAMMA_SUB_LUT_15"},
	{0X9844, "Y_GAMMA_SUB_LUT_16"},
	{0X9848, "Y_GAMMA_SUB_LUT_17"},
	{0X984C, "Y_GAMMA_SUB_LUT_18"},
	{0X9850, "Y_GAMMA_SUB_LUT_19"},
	{0X9854, "Y_GAMMA_SUB_LUT_20"},
	{0X9858, "Y_GAMMA_SUB_LUT_21"},
	{0X985C, "Y_GAMMA_SUB_LUT_22"},
	{0X9860, "Y_GAMMA_SUB_LUT_23"},
	{0X9864, "Y_GAMMA_SUB_LUT_24"},
	{0X9868, "Y_GAMMA_SUB_LUT_25"},
	{0X986C, "Y_GAMMA_SUB_LUT_26"},
	{0X9870, "Y_GAMMA_SUB_LUT_27"},
	{0X9874, "Y_GAMMA_SUB_LUT_28"},
	{0X9878, "Y_GAMMA_SUB_LUT_29"},
	{0X987C, "Y_GAMMA_SUB_LUT_30"},
	{0X9880, "Y_GAMMA_SUB_LUT_31"},
	{0X18FC, "Y_GAMMA_SUB_CRC"},
	{0X9C00, "Y_PDSTAT_SAT_ON"},
	{0X9C04, "Y_PDSTAT_SAT_LV0"},
	{0X9C08, "Y_PDSTAT_SAT_LV1"},
	{0X9C0C, "Y_PDSTAT_SAT_LV2"},
	{0X9C10, "Y_PDSTAT_SAT_SRC"},
	{0X9C24, "Y_PDSTAT_SAT_CNT_SHIFT"},
	{0X9C30, "Y_PDSTAT_PRE_H_B2_EN"},
	{0X9C34, "Y_PDSTAT_PRE_H_I0_G0"},
	{0X9C38, "Y_PDSTAT_PRE_H_I0_K01"},
	{0X9C3C, "Y_PDSTAT_PRE_H_I0_K02"},
	{0X9C40, "Y_PDSTAT_PRE_H_I0_FTYPE0"},
	{0X9C44, "Y_PDSTAT_PRE_H_I0_G1"},
	{0X9C48, "Y_PDSTAT_PRE_H_I0_K11"},
	{0X9C4C, "Y_PDSTAT_PRE_H_I0_K12"},
	{0X9C50, "Y_PDSTAT_PRE_H_I0_C11"},
	{0X9C54, "Y_PDSTAT_PRE_H_I0_C12"},
	{0X9C58, "Y_PDSTAT_PRE_H_I0_G2"},
	{0X9C5C, "Y_PDSTAT_PRE_H_I0_K21"},
	{0X9C60, "Y_PDSTAT_PRE_H_I0_K22"},
	{0X9C64, "Y_PDSTAT_PRE_H_I0_C21"},
	{0X9C68, "Y_PDSTAT_PRE_H_I0_C22"},
	{0X9C6C, "Y_PDSTAT_PRE_H_I0_BY0"},
	{0X9C70, "Y_PDSTAT_PRE_H_I0_BY1"},
	{0X9C74, "Y_PDSTAT_PRE_H_I0_BY2"},
	{0X9C78, "Y_PDSTAT_PRE_H_I1_G0"},
	{0X9C7C, "Y_PDSTAT_PRE_H_I1_K01"},
	{0X9C80, "Y_PDSTAT_PRE_H_I1_K02"},
	{0X9C84, "Y_PDSTAT_PRE_H_I1_FTYPE0"},
	{0X9C88, "Y_PDSTAT_PRE_H_I1_G1"},
	{0X9C8C, "Y_PDSTAT_PRE_H_I1_K11"},
	{0X9C90, "Y_PDSTAT_PRE_H_I1_K12"},
	{0X9C94, "Y_PDSTAT_PRE_H_I1_C11"},
	{0X9C98, "Y_PDSTAT_PRE_H_I1_C12"},
	{0X9C9C, "Y_PDSTAT_PRE_H_I1_G2"},
	{0X9CA0, "Y_PDSTAT_PRE_H_I1_K21"},
	{0X9CA4, "Y_PDSTAT_PRE_H_I1_K22"},
	{0X9CA8, "Y_PDSTAT_PRE_H_I1_C21"},
	{0X9CAC, "Y_PDSTAT_PRE_H_I1_C22"},
	{0X9CB0, "Y_PDSTAT_PRE_H_I1_BY0"},
	{0X9CB4, "Y_PDSTAT_PRE_H_I1_BY1"},
	{0X9CB8, "Y_PDSTAT_PRE_H_I1_BY2"},
	{0X9CBC, "Y_PDSTAT_PRE_H_I2_G0"},
	{0X9CC0, "Y_PDSTAT_PRE_H_I2_K01"},
	{0X9CC4, "Y_PDSTAT_PRE_H_I2_K02"},
	{0X9CC8, "Y_PDSTAT_PRE_H_I2_FTYPE0"},
	{0X9CCC, "Y_PDSTAT_PRE_H_I2_G1"},
	{0X9CD0, "Y_PDSTAT_PRE_H_I2_K11"},
	{0X9CD4, "Y_PDSTAT_PRE_H_I2_K12"},
	{0X9CD8, "Y_PDSTAT_PRE_H_I2_C11"},
	{0X9CDC, "Y_PDSTAT_PRE_H_I2_C12"},
	{0X9CE0, "Y_PDSTAT_PRE_H_I2_G2"},
	{0X9CE4, "Y_PDSTAT_PRE_H_I2_K21"},
	{0X9CE8, "Y_PDSTAT_PRE_H_I2_K22"},
	{0X9CEC, "Y_PDSTAT_PRE_H_I2_C21"},
	{0X9CF0, "Y_PDSTAT_PRE_H_I2_C22"},
	{0X9CF4, "Y_PDSTAT_PRE_H_I2_BY0"},
	{0X9CF8, "Y_PDSTAT_PRE_H_I2_BY1"},
	{0X9CFC, "Y_PDSTAT_PRE_H_I2_BY2"},
	{0X9D0C, "Y_PDSTAT_PRE_H_BIN_H_B0_NUM"},
	{0X9D10, "Y_PDSTAT_PRE_H_BIN_H_B1_NUM"},
	{0X9D14, "Y_PDSTAT_PRE_H_BIN_H_B2_NUM"},
	{0X9D24, "Y_PDSTAT_PRE_H_BIN_FIRST"},
	{0X9DA8, "Y_PDSTAT_XCOR_H_ON"},
	{0X9DAC, "Y_PDSTAT_XCOR_H_PHASE_RANGE"},
	{0X9DB0, "Y_PDSTAT_XCOR_H_I0_CORING"},
	{0X9DB4, "Y_PDSTAT_XCOR_H_I1_CORING"},
	{0X9DB8, "Y_PDSTAT_XCOR_H_I2_CORING"},
	{0X9DBC, "Y_PDSTAT_XCOR_H_COR_TYPE_B0"},
	{0X9DC0, "Y_PDSTAT_XCOR_H_COR_TYPE_B1"},
	{0X9DC4, "Y_PDSTAT_XCOR_H_COR_TYPE_B2"},
	{0X9DC8, "Y_PDSTAT_XCOR_H_CORING_TH_B0"},
	{0X9DCC, "Y_PDSTAT_XCOR_H_CORING_TH_B1"},
	{0X9DD0, "Y_PDSTAT_XCOR_H_CORING_TH_B2"},
	{0X9DD4, "Y_PDSTAT_XCOR_H_CORING_TY"},
	{0X9DE0, "Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B0"},
	{0X9DE4, "Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B1"},
	{0X9DE8, "Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B2"},
	{0X9E00, "Y_PDSTAT_IN_SIZE_X"},
	{0X9E04, "Y_PDSTAT_IN_SIZE_Y"},
	{0X9E08, "Y_PDSTAT_SUB_IN_SIZE_X"},
	{0X9E0C, "Y_PDSTAT_SUB_IN_SIZE_Y"},
	{0X9E50, "Y_PDSTAT_ROI_MAIN_SROI"},
	{0X9E54, "Y_PDSTAT_ROI_MAIN_S0SX"},
	{0X9E58, "Y_PDSTAT_ROI_MAIN_S0SY"},
	{0X9E5C, "Y_PDSTAT_ROI_MAIN_S0EX"},
	{0X9E60, "Y_PDSTAT_ROI_MAIN_S0EY"},
	{0X9E64, "Y_PDSTAT_ROI_MAIN_S1SX"},
	{0X9E68, "Y_PDSTAT_ROI_MAIN_S1SY"},
	{0X9E6C, "Y_PDSTAT_ROI_MAIN_S1EX"},
	{0X9E70, "Y_PDSTAT_ROI_MAIN_S1EY"},
	{0X9E74, "Y_PDSTAT_ROI_MAIN_S2SX"},
	{0X9E78, "Y_PDSTAT_ROI_MAIN_S2SY"},
	{0X9E7C, "Y_PDSTAT_ROI_MAIN_S2EX"},
	{0X9E80, "Y_PDSTAT_ROI_MAIN_S2EY"},
	{0X9E84, "Y_PDSTAT_ROI_MAIN_S3SX"},
	{0X9E88, "Y_PDSTAT_ROI_MAIN_S3SY"},
	{0X9E8C, "Y_PDSTAT_ROI_MAIN_S3EX"},
	{0X9E90, "Y_PDSTAT_ROI_MAIN_S3EY"},
	{0X9ED8, "Y_PDSTAT_ROI_MAIN_MWM_CX"},
	{0X9EDC, "Y_PDSTAT_ROI_MAIN_MWM_CY"},
	{0X9EE0, "Y_PDSTAT_ROI_MAIN_MWM_SX"},
	{0X9EE4, "Y_PDSTAT_ROI_MAIN_MWM_SY"},
	{0X9EE8, "Y_PDSTAT_ROI_MAIN_MWM_EX"},
	{0X9EEC, "Y_PDSTAT_ROI_MAIN_MWM_EY"},
	{0X9F08, "Y_PDSTAT_ROI_MAIN_MWS_ON"},
	{0X9F0C, "Y_PDSTAT_ROI_MAIN_MWS_SX"},
	{0X9F10, "Y_PDSTAT_ROI_MAIN_MWS_SY"},
	{0X9F14, "Y_PDSTAT_ROI_MAIN_MWS_SIZE_X"},
	{0X9F18, "Y_PDSTAT_ROI_MAIN_MWS_SIZE_Y"},
	{0X9F1C, "Y_PDSTAT_ROI_MAIN_MWS_GAP_X"},
	{0X9F20, "Y_PDSTAT_ROI_MAIN_MWS_GAP_Y"},
	{0X9F24, "Y_PDSTAT_ROI_MAIN_MWS_NO_X"},
	{0X9F28, "Y_PDSTAT_ROI_MAIN_MWS_NO_Y"},
	{0X9F2C, "Y_PDSTAT_XCOR_H_INVALID_EXCEPT_ON"},
	{0X9F30, "Y_PDSTAT_XCOR_H_INVALID_LOW_TH"},
	{0X9F34, "Y_PDSTAT_XCOR_H_INVALID_HIGH_TH"},
	{0X9F38, "Y_PDSTAT_XCOR_H_INVALID_LEFT_PIX"},
	{0X9F3C, "Y_PDSTAT_XCOR_H_INVALID_RIGHT_PIX"},
	{0X9F5C, "Y_PDSTAT_FRAME_NO"},
	{0X9F60, "Y_PDSTAT_DUMP_MODE"},
	{0XA000, "WDMA_STAT_EN"},
	{0XA004, "WDMA_STAT_COMP_CONTROL"},
	{0XA010, "WDMA_STAT_DATA_FORMAT"},
	{0XA014, "WDMA_STAT_MONO_MODE"},
	{0XA01C, "WDMA_STAT_AUTO_FLUSH_EN"},
	{0XA020, "WDMA_STAT_WIDTH"},
	{0XA024, "WDMA_STAT_HEIGHT"},
	{0XA028, "WDMA_STAT_IMG_STRIDE_1P"},
	{0XA040, "WDMA_STAT_MAX_MO"},
	{0XA044, "WDMA_STAT_LINEGAP"},
	{0XA048, "WDMA_STAT_MAX_BL"},
	{0XA04C, "WDMA_STAT_BUSINFO"},
	{0XA050, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO0"},
	{0XA054, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO1"},
	{0XA058, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO2"},
	{0XA05C, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO3"},
	{0XA060, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO4"},
	{0XA064, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO5"},
	{0XA068, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO6"},
	{0XA06C, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO7"},
	{0XA070, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO0_LSB_4B"},
	{0XA074, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO1_LSB_4B"},
	{0XA078, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO2_LSB_4B"},
	{0XA07C, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO3_LSB_4B"},
	{0XA080, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO4_LSB_4B"},
	{0XA084, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO5_LSB_4B"},
	{0XA088, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO6_LSB_4B"},
	{0XA08C, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO7_LSB_4B"},
	{0X2190, "WDMA_STAT_IMG_CRC_1P"},
	{0X21B0, "WDMA_STAT_MON_STATUS0"},
	{0X21B4, "WDMA_STAT_MON_STATUS1"},
	{0X21B8, "WDMA_STAT_MON_STATUS2"},
	{0X21BC, "WDMA_STAT_MON_STATUS3"},
	{0XA400, "RDMA_AF_EN"},
	{0XA404, "RDMA_AF_COMP_CONTROL"},
	{0XA410, "RDMA_AF_DATA_FORMAT"},
	{0XA414, "RDMA_AF_MONO_MODE"},
	{0XA420, "RDMA_AF_WIDTH"},
	{0XA424, "RDMA_AF_HEIGHT"},
	{0XA428, "RDMA_AF_IMG_STRIDE_1P"},
	{0XA434, "RDMA_AF_HEADER_STRIDE_1P"},
	{0XA43C, "RDMA_AF_VOTF_EN"},
	{0XA440, "RDMA_AF_MAX_MO"},
	{0XA444, "RDMA_AF_LINEGAP"},
	{0XA448, "RDMA_AF_MAX_BL"},
	{0XA44C, "RDMA_AF_BUSINFO"},
	{0XA450, "RDMA_AF_IMG_BASE_ADDR_1P_FRO0"},
	{0XA454, "RDMA_AF_IMG_BASE_ADDR_1P_FRO1"},
	{0XA458, "RDMA_AF_IMG_BASE_ADDR_1P_FRO2"},
	{0XA45C, "RDMA_AF_IMG_BASE_ADDR_1P_FRO3"},
	{0XA460, "RDMA_AF_IMG_BASE_ADDR_1P_FRO4"},
	{0XA464, "RDMA_AF_IMG_BASE_ADDR_1P_FRO5"},
	{0XA468, "RDMA_AF_IMG_BASE_ADDR_1P_FRO6"},
	{0XA46C, "RDMA_AF_IMG_BASE_ADDR_1P_FRO7"},
	{0XA470, "RDMA_AF_IMG_BASE_ADDR_1P_FRO0_LSB_4B"},
	{0XA474, "RDMA_AF_IMG_BASE_ADDR_1P_FRO1_LSB_4B"},
	{0XA478, "RDMA_AF_IMG_BASE_ADDR_1P_FRO2_LSB_4B"},
	{0XA47C, "RDMA_AF_IMG_BASE_ADDR_1P_FRO3_LSB_4B"},
	{0XA480, "RDMA_AF_IMG_BASE_ADDR_1P_FRO4_LSB_4B"},
	{0XA484, "RDMA_AF_IMG_BASE_ADDR_1P_FRO5_LSB_4B"},
	{0XA488, "RDMA_AF_IMG_BASE_ADDR_1P_FRO6_LSB_4B"},
	{0XA48C, "RDMA_AF_IMG_BASE_ADDR_1P_FRO7_LSB_4B"},
	{0X2590, "RDMA_AF_IMG_CRC_1P"},
	{0X25B0, "RDMA_AF_MON_STATUS0"},
	{0X25B4, "RDMA_AF_MON_STATUS1"},
	{0X25B8, "RDMA_AF_MON_STATUS2"},
	{0X25BC, "RDMA_AF_MON_STATUS3"},
	{0XA5D0, "RDMA_AF_BW_LIMIT_0"},
	{0XA5D4, "RDMA_AF_BW_LIMIT_1"},
	{0XA5D8, "RDMA_AF_BW_LIMIT_2"},
	{0X2F00, "COREX_ENABLE"},
	{0X2F04, "COREX_RESET"},
	{0X2F08, "COREX_FAST_MODE"},
	{0X2F0C, "COREX_UPDATE_TYPE_0"},
	{0X2F10, "COREX_UPDATE_TYPE_1"},
	{0X2F14, "COREX_UPDATE_MODE_0"},
	{0X2F18, "COREX_UPDATE_MODE_1"},
	{0X2F1C, "COREX_START_0"},
	{0X2F20, "COREX_START_1"},
	{0X2F24, "COREX_COPY_FROM_IP_0"},
	{0X2F28, "COREX_COPY_FROM_IP_1"},
	{0X2F2C, "COREX_STATUS_0"},
	{0X2F30, "COREX_STATUS_1"},
	{0X2F34, "COREX_PRE_ADDR_CONFIG"},
	{0X2F38, "COREX_PRE_DATA_CONFIG"},
	{0X2F3C, "COREX_POST_ADDR_CONFIG"},
	{0X2F40, "COREX_POST_DATA_CONFIG"},
	{0X2F44, "COREX_PRE_POST_CONFIG_EN"},
	{0X2F48, "COREX_TYPE_WRITE"},
	{0X2F4C, "COREX_TYPE_WRITE_TRIGGER"},
	{0X2F50, "COREX_TYPE_READ"},
	{0X2F54, "COREX_TYPE_READ_OFFSET"},
	{0X2F58, "COREX_INTERRUPT_VECTOR_MASKED"},
	{0X2F5C, "COREX_INTERRUPT_VECTOR"},
	{0X2F60, "COREX_INTERRUPT_VECTOR_CLEAR"},
	{0X2F64, "COREX_INTERRUPT_MASK"},
	{0X2FF4, "COREX_REG_INTERFACE_VER"},
};

enum is_hw_pdp_reg_field {
	PDP_F_GLOBAL_ENABLE,
	PDP_F_GLOBAL_ENABLE_CLEAR,
	PDP_F_ONE_SHOT_ENABLE,
	PDP_F_GLOBAL_ENABLE_STOP_CRPT,
	PDP_F_SW_RESET,
	PDP_F_SW_CORE_RESET,
	PDP_F_HW_RESET,
	PDP_F_FORCE_INTERNAL_CLOCK,
	PDP_F_TRANS_STOP_REQ,
	PDP_F_TRANS_STOP_REQ_RDY,
	PDP_F_IDLENESS_STATUS,
	PDP_F_CHAIN_IDLENESS_STATUS,
	PDP_F_SELREGISTER,
	PDP_F_SELREGISTERMODE,
	PDP_F_SHADOW_DISABLE,
	PDP_F_SHADOW_SW_TRIGGER,
	PDP_F_AUTO_MASK_PREADY,
	PDP_F_INTERRUPT_AUTO_MASK,
	PDP_F_IP_POST_FRAME_GAP,
	PDP_F_IP_USE_END_INTERRUPT_ENABLE,
	PDP_F_IP_END_INTERRUPT_ENABLE,
	PDP_F_IP_CORRUPTED_INTERRUPT_ENABLE,
	PDP_F_IP_STALL_OUT,
	PDP_F_IP_COUTFIFO_END_ON_VSYNC_FALL,
	PDP_F_IP_INT_SRC_SEL,
	PDP_F_IP_INT_COL_EN,
	PDP_F_IP_INT_ROW_EN,
	PDP_F_IP_INT_COL_CORD,
	PDP_F_IP_INT_ROW_CORD,
	PDP_F_IP_CHAIN_INPUT_SELECT,
	PDP_F_IP_USE_INPUT_FRAME_START_IN,
	PDP_F_IP_RDMA_VVALID_START_ENABLE,
	PDP_F_IP_ROL_SELECT,
	PDP_F_IP_ROL_MODE,
	PDP_F_IP_ROL_RESET,
	PDP_F_IP_PROCESSING,
	PDP_F_IP_DBG_CORE_FREEZE_ENABLE,
	PDP_F_IP_DBG_CORE_FREEZE_SRC_SEL,
	PDP_F_IP_DBG_CORE_FREEZE_TARGET_COL,
	PDP_F_IP_DBG_CORE_FREEZE_TARGET_ROW,
	PDP_F_IP_DBG_CORE_FREEZE_POS_COL,
	PDP_F_IP_DBG_CORE_FREEZE_POS_ROW,
	PDP_F_APB_SFR_RESET,
	PDP_F_VVALID_READY_BUFFER,
	PDP_F_IP_COREX_HW_TRIGGER_GAP,
	PDP_F_IP_MICRO,
	PDP_F_IP_MINOR,
	PDP_F_IP_MAJOR,
	PDP_F_CONTINT_LEVEL_PULSE_N_SEL,
	PDP_F_CONTINT_INT1,
	PDP_F_CONTINT_INT1_ENABLE,
	PDP_F_CONTINT_INT1_STATUS,
	PDP_F_CONTINT_INT1_CLEAR,
	PDP_F_CONTINT_INT2,
	PDP_F_CONTINT_INT2_ENABLE,
	PDP_F_CONTINT_INT2_STATUS,
	PDP_F_CONTINT_INT2_CLEAR,
	PDP_F_SECU_CTRL_SEQID,
	PDP_F_SECU_CTRL_TZINFO_SEQID_0,
	PDP_F_SECU_CTRL_TZINFO_SEQID_1,
	PDP_F_SECU_CTRL_TZINFO_SEQID_2,
	PDP_F_SECU_CTRL_TZINFO_SEQID_3,
	PDP_F_SECU_CTRL_TZINFO_SEQID_4,
	PDP_F_SECU_CTRL_TZINFO_SEQID_5,
	PDP_F_SECU_CTRL_TZINFO_SEQID_6,
	PDP_F_SECU_CTRL_TZINFO_SEQID_7,
	PDP_F_FRO_MODE_EN,
	PDP_F_FRO_GLOBAL_ENABLE,
	PDP_F_FRO_ONE_SHOT_ENABLE,
	PDP_F_FRO_FRAME_COUNT,
	PDP_F_FRO_FRAME_COUNT_TO_RUN_MINUS1,
	PDP_F_FRO_FRAME_COUNT_TO_RUN_MINUS1_SHADOW,
	PDP_F_FRO_RUN_FRAME_NUMBER_FOR_COL_ROW_INT,
	PDP_F_FRO_RUN_FRAME_NUMBER_FOR_PDSTAT,
	PDP_F_FRO_DONE,
	PDP_F_FRO_BUSY,
	PDP_F_FRO_HISTORY_INT0_0,
	PDP_F_FRO_HISTORY_INT0_1,
	PDP_F_FRO_HISTORY_INT0_2,
	PDP_F_FRO_HISTORY_INT0_3,
	PDP_F_FRO_HISTORY_INT0_4,
	PDP_F_FRO_HISTORY_INT0_5,
	PDP_F_FRO_HISTORY_INT0_6,
	PDP_F_FRO_HISTORY_INT0_7,
	PDP_F_FRO_HISTORY_INT0_0_PREV,
	PDP_F_FRO_HISTORY_INT0_1_PREV,
	PDP_F_FRO_HISTORY_INT0_2_PREV,
	PDP_F_FRO_HISTORY_INT0_3_PREV,
	PDP_F_FRO_HISTORY_INT0_4_PREV,
	PDP_F_FRO_HISTORY_INT0_5_PREV,
	PDP_F_FRO_HISTORY_INT0_6_PREV,
	PDP_F_FRO_HISTORY_INT0_7_PREV,
	PDP_F_FRO_HISTORY_INT1_0,
	PDP_F_FRO_HISTORY_INT1_1,
	PDP_F_FRO_HISTORY_INT1_2,
	PDP_F_FRO_HISTORY_INT1_3,
	PDP_F_FRO_HISTORY_INT1_4,
	PDP_F_FRO_HISTORY_INT1_5,
	PDP_F_FRO_HISTORY_INT1_6,
	PDP_F_FRO_HISTORY_INT1_7,
	PDP_F_FRO_HISTORY_INT1_0_PREV,
	PDP_F_FRO_HISTORY_INT1_1_PREV,
	PDP_F_FRO_HISTORY_INT1_2_PREV,
	PDP_F_FRO_HISTORY_INT1_3_PREV,
	PDP_F_FRO_HISTORY_INT1_4_PREV,
	PDP_F_FRO_HISTORY_INT1_5_PREV,
	PDP_F_FRO_HISTORY_INT1_6_PREV,
	PDP_F_FRO_HISTORY_INT1_7_PREV,
	PDP_F_FRO_SW_RESET,
	PDP_F_FRO_INT0_CLEAR,
	PDP_F_FRO_INT1_CLEAR,
	PDP_F_FRO_INT0,
	PDP_F_FRO_INT1,
	PDP_F_STRGEN_STRGEN_ENABLE,
	PDP_F_STRGEN_STRGEN_INC_DATA,
	PDP_F_STRGEN_STRGEN_WIDE_LINE_GAP,
	PDP_F_STRGEN_STRGEN_PRE_FRAME_GAP,
	PDP_F_STRGEN_STRGEN_PIXEL_GAP,
	PDP_F_STRGEN_STRGEN_LINE_GAP,
	PDP_F_STRGEN_STRGEN_IMAGE_WIDTH,
	PDP_F_STRGEN_STRGEN_IMAGE_HEIGHT,
	PDP_F_STRGEN_STRGEN_DATA_VALUE,
	PDP_F_STRGEN_CRC_SEED,
	PDP_F_STRGEN_CRC_RESULT,
	PDP_F_STOPEN_CRC_STOP_VALID_COUNT,
	PDP_F_STOPEN_CRC_SEED,
	PDP_F_STOPEN_CRC_RESULT_POINT_0,
	PDP_F_STOPEN_CRC_RESULT_POINT_1,
	PDP_F_STOPEN_CRC_RESULT_POINT_2,
	PDP_F_STOPEN_CRC_RESULT_POINT_3,
	PDP_F_FRAME_SEQ_COUNTER,
	PDP_F_FRAME_SEQ_COUNTER_RESET,
	PDP_F_FRAME_SEQ_COUNTER_LAST_SHADOW_TRIG,
	PDP_F_VOTF_AXI_EN,
	PDP_F_VOTF_APB_EN,
	PDP_F_TOKEN_INDEX,
	PDP_F_IN_TOKEN_0_3,
	PDP_F_IN_TOKEN_4_7,
	PDP_F_IN_TOKEN_8_11,
	PDP_F_OUT_TOKEN_0_3,
	PDP_F_OUT_TOKEN_4_7,
	PDP_F_OUT_TOKEN_8_11,
	PDP_F_BYR_AFIDENT_BYPASS,
	PDP_F_BYR_AFIDENT_START_ACTIVE_X,
	PDP_F_BYR_AFIDENT_START_ACTIVE_Y,
	PDP_F_BYR_AFIDENT_ACTIVE_WIDTH,
	PDP_F_BYR_AFIDENT_ACTIVE_HEIGHT,
	PDP_F_BYR_AFIDENT_UNIT_OFFSET_X,
	PDP_F_BYR_AFIDENT_UNIT_OFFSET_Y,
	PDP_F_BYR_AFIDENT_RELATIVE_OFFSET_X,
	PDP_F_BYR_AFIDENT_RELATIVE_OFFSET_Y,
	PDP_F_BYR_AFIDENT_UNITS_PER_BLOCK_X,
	PDP_F_BYR_AFIDENT_UNITS_PER_BLOCK_Y,
	PDP_F_BYR_AFIDENT_UNIT_SIZE_X,
	PDP_F_BYR_AFIDENT_UNIT_SIZE_Y,
	PDP_F_BYR_AFIDENT_PTRN_MODE_AF0,
	PDP_F_BYR_AFIDENT_PTRN_MODE_AF1,
	PDP_F_BYR_AFIDENT_PTRN_SX_0_0,
	PDP_F_BYR_AFIDENT_PTRN_SY_0_0,
	PDP_F_BYR_AFIDENT_PTRN_EX_0_0,
	PDP_F_BYR_AFIDENT_PTRN_EY_0_0,
	PDP_F_BYR_AFIDENT_PTRN_SX_0_1,
	PDP_F_BYR_AFIDENT_PTRN_SY_0_1,
	PDP_F_BYR_AFIDENT_PTRN_EX_0_1,
	PDP_F_BYR_AFIDENT_PTRN_EY_0_1,
	PDP_F_BYR_AFIDENT_PTRN_SX_1_0,
	PDP_F_BYR_AFIDENT_PTRN_SY_1_0,
	PDP_F_BYR_AFIDENT_PTRN_EX_1_0,
	PDP_F_BYR_AFIDENT_PTRN_EY_1_0,
	PDP_F_BYR_AFIDENT_PTRN_SX_1_1,
	PDP_F_BYR_AFIDENT_PTRN_SY_1_1,
	PDP_F_BYR_AFIDENT_PTRN_EX_1_1,
	PDP_F_BYR_AFIDENT_PTRN_EY_1_1,
	PDP_F_BYR_AFIDENT_PTRN_SX_2_0,
	PDP_F_BYR_AFIDENT_PTRN_SY_2_0,
	PDP_F_BYR_AFIDENT_PTRN_EX_2_0,
	PDP_F_BYR_AFIDENT_PTRN_EY_2_0,
	PDP_F_BYR_AFIDENT_PTRN_SX_2_1,
	PDP_F_BYR_AFIDENT_PTRN_SY_2_1,
	PDP_F_BYR_AFIDENT_PTRN_EX_2_1,
	PDP_F_BYR_AFIDENT_PTRN_EY_2_1,
	PDP_F_BYR_AFIDENT_PTRN_SX_3_0,
	PDP_F_BYR_AFIDENT_PTRN_SY_3_0,
	PDP_F_BYR_AFIDENT_PTRN_EX_3_0,
	PDP_F_BYR_AFIDENT_PTRN_EY_3_0,
	PDP_F_BYR_AFIDENT_PTRN_SX_3_1,
	PDP_F_BYR_AFIDENT_PTRN_SY_3_1,
	PDP_F_BYR_AFIDENT_PTRN_EX_3_1,
	PDP_F_BYR_AFIDENT_PTRN_EY_3_1,
	PDP_F_BYR_AFIDENT_PTRN_SX_4_0,
	PDP_F_BYR_AFIDENT_PTRN_SY_4_0,
	PDP_F_BYR_AFIDENT_PTRN_EX_4_0,
	PDP_F_BYR_AFIDENT_PTRN_EY_4_0,
	PDP_F_BYR_AFIDENT_PTRN_SX_4_1,
	PDP_F_BYR_AFIDENT_PTRN_SY_4_1,
	PDP_F_BYR_AFIDENT_PTRN_EX_4_1,
	PDP_F_BYR_AFIDENT_PTRN_EY_4_1,
	PDP_F_BYR_AFIDENT_PTRN_SX_5_0,
	PDP_F_BYR_AFIDENT_PTRN_SY_5_0,
	PDP_F_BYR_AFIDENT_PTRN_EX_5_0,
	PDP_F_BYR_AFIDENT_PTRN_EY_5_0,
	PDP_F_BYR_AFIDENT_PTRN_SX_5_1,
	PDP_F_BYR_AFIDENT_PTRN_SY_5_1,
	PDP_F_BYR_AFIDENT_PTRN_EX_5_1,
	PDP_F_BYR_AFIDENT_PTRN_EY_5_1,
	PDP_F_BYR_AFIDENT_PTRN_SX_6_0,
	PDP_F_BYR_AFIDENT_PTRN_SY_6_0,
	PDP_F_BYR_AFIDENT_PTRN_EX_6_0,
	PDP_F_BYR_AFIDENT_PTRN_EY_6_0,
	PDP_F_BYR_AFIDENT_PTRN_SX_6_1,
	PDP_F_BYR_AFIDENT_PTRN_SY_6_1,
	PDP_F_BYR_AFIDENT_PTRN_EX_6_1,
	PDP_F_BYR_AFIDENT_PTRN_EY_6_1,
	PDP_F_BYR_AFIDENT_PTRN_SX_7_0,
	PDP_F_BYR_AFIDENT_PTRN_SY_7_0,
	PDP_F_BYR_AFIDENT_PTRN_EX_7_0,
	PDP_F_BYR_AFIDENT_PTRN_EY_7_0,
	PDP_F_BYR_AFIDENT_PTRN_SX_7_1,
	PDP_F_BYR_AFIDENT_PTRN_SY_7_1,
	PDP_F_BYR_AFIDENT_PTRN_EX_7_1,
	PDP_F_BYR_AFIDENT_PTRN_EY_7_1,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_0,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_1,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_2,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_3,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_4,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_5,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_6,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_7,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_8,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_9,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_10,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_11,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_12,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_13,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_14,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_15,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_0,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_1,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_2,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_3,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_4,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_5,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_6,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_7,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_8,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_9,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_10,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_11,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_12,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_13,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_14,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_15,
	PDP_F_BYR_AFIDENT_CRC_SEED,
	PDP_F_BYR_AFIDENT_CRC_RESULT,
	PDP_F_Y_CROP_ROI_MAIN_BYPASS,
	PDP_F_Y_CROP_ROI_MAIN_SX,
	PDP_F_Y_CROP_ROI_MAIN_SY,
	PDP_F_Y_CROP_ROI_MAIN_EX,
	PDP_F_Y_CROP_ROI_MAIN_EY,
	PDP_F_Y_CROP_ROI_SUB_BYPASS,
	PDP_F_Y_CROP_ROI_SUB_SX,
	PDP_F_Y_CROP_ROI_SUB_SY,
	PDP_F_Y_CROP_ROI_SUB_EX,
	PDP_F_Y_CROP_ROI_SUB_EY,
	PDP_F_Y_REORDER_ON,
	PDP_F_Y_REORDER_MODE,
	PDP_F_Y_REORDER_INPUT_MODE,
	PDP_F_Y_REORDER_INPUT_4PPC,
	PDP_F_Y_REORDER_UNPACK_FORMAT,
	PDP_F_Y_REORDER_IN_SIZE_X,
	PDP_F_Y_REORDER_IN_SIZE_Y,
	PDP_F_Y_REORDER_BLC_ON,
	PDP_F_Y_REORDER_BLC_BITMASK_ON,
	PDP_F_Y_REORDER_BLC_PRE_SHIFT,
	PDP_F_Y_REORDER_BLC_BITMASK,
	PDP_F_Y_REORDER_BLC_OFFSET_BEFORE_GAIN,
	PDP_F_Y_REORDER_BLC_OFFSET_AFTER_GAIN,
	PDP_F_Y_REORDER_BLC_GAIN,
	PDP_F_Y_REORDER_BLC_GAIN_SHIFT,
	PDP_F_Y_REORDER_BLC_LOW_LIMIT,
	PDP_F_Y_REORDER_BLC_HIGH_LIMIT,
	PDP_F_Y_REORDER_CROP_ON,
	PDP_F_Y_REORDER_CROP_START_X,
	PDP_F_Y_REORDER_CROP_START_Y,
	PDP_F_Y_REORDER_CROP_SIZE_X,
	PDP_F_Y_REORDER_CROP_SIZE_Y,
	PDP_F_Y_REORDER_BAYER_ACTIVE_START_X,
	PDP_F_Y_REORDER_BAYER_ACTIVE_START_Y,
	PDP_F_Y_REORDER_BAYER_ACTIVE_SIZE_X,
	PDP_F_Y_REORDER_BAYER_ACTIVE_SIZE_Y,
	PDP_F_Y_REORDER_BAYER_UNIT_SIZE_X,
	PDP_F_Y_REORDER_BAYER_UNIT_SIZE_Y,
	PDP_F_Y_REORDER_PD_H_REPOS_UNIT_SIZE_X,
	PDP_F_Y_REORDER_PD_H_REPOS_0,
	PDP_F_Y_REORDER_PD_H_REPOS_1,
	PDP_F_Y_REORDER_PD_H_REPOS_2,
	PDP_F_Y_REORDER_PD_H_REPOS_3,
	PDP_F_Y_REORDER_PD_H_REPOS_4,
	PDP_F_Y_REORDER_PD_H_REPOS_5,
	PDP_F_Y_REORDER_PD_H_REPOS_6,
	PDP_F_Y_REORDER_PD_H_REPOS_7,
	PDP_F_Y_REORDER_PD_H_REPOS_8,
	PDP_F_Y_REORDER_PD_H_REPOS_9,
	PDP_F_Y_REORDER_PD_H_REPOS_10,
	PDP_F_Y_REORDER_PD_H_REPOS_11,
	PDP_F_Y_REORDER_PD_H_REPOS_12,
	PDP_F_Y_REORDER_PD_H_REPOS_13,
	PDP_F_Y_REORDER_PD_H_REPOS_14,
	PDP_F_Y_REORDER_PD_H_REPOS_15,
	PDP_F_Y_REORDER_PD_LINE_REPOS_UNIT_SIZE_Y,
	PDP_F_Y_REORDER_PD_LINE_REPOS_0,
	PDP_F_Y_REORDER_PD_LINE_REPOS_1,
	PDP_F_Y_REORDER_PD_LINE_REPOS_2,
	PDP_F_Y_REORDER_PD_LINE_REPOS_3,
	PDP_F_Y_REORDER_PD_LINE_REPOS_4,
	PDP_F_Y_REORDER_PD_LINE_REPOS_5,
	PDP_F_Y_REORDER_PD_LINE_REPOS_6,
	PDP_F_Y_REORDER_PD_LINE_REPOS_7,
	PDP_F_Y_REORDER_PD_LINE_REPOS_8,
	PDP_F_Y_REORDER_PD_LINE_REPOS_9,
	PDP_F_Y_REORDER_PD_LINE_REPOS_10,
	PDP_F_Y_REORDER_PD_LINE_REPOS_11,
	PDP_F_Y_REORDER_PD_LINE_REPOS_12,
	PDP_F_Y_REORDER_PD_LINE_REPOS_13,
	PDP_F_Y_REORDER_PD_LINE_REPOS_14,
	PDP_F_Y_REORDER_PD_LINE_REPOS_15,
	PDP_F_Y_REORDER_PD_LR_OUT_UNIT_SIZE_X,
	PDP_F_Y_REORDER_PD_LR_OUT_UNIT_SIZE_Y,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_0,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_1,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_2,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_3,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_4,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_5,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_6,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_7,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_8,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_9,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_10,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_11,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_12,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_13,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_14,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_15,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_0,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_1,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_2,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_3,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_4,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_5,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_6,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_7,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_8,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_9,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_10,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_11,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_12,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_13,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_14,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_15,
	PDP_F_Y_REORDER_BIN_RATIO_H,
	PDP_F_Y_REORDER_BIN_RATIO_V,
	PDP_F_Y_REORDER_BIN_RSHIFT,
	PDP_F_Y_REORDER_BIN_ROUND,
	PDP_F_Y_REORDER_LINEBUF_SIZE,
	PDP_F_Y_REORDER_CRC_0_SEED,
	PDP_F_Y_REORDER_CRC_0_RESULT,
	PDP_F_Y_REORDER_SUB_ON,
	PDP_F_Y_REORDER_SUB_MODE,
	PDP_F_Y_REORDER_SUB_INPUT_MODE,
	PDP_F_Y_REORDER_SUB_INPUT_4PPC,
	PDP_F_Y_REORDER_SUB_UNPACK_FORMAT,
	PDP_F_Y_REORDER_SUB_IN_SIZE_X,
	PDP_F_Y_REORDER_SUB_IN_SIZE_Y,
	PDP_F_Y_REORDER_SUB_BLC_ON,
	PDP_F_Y_REORDER_SUB_BLC_BITMASK_ON,
	PDP_F_Y_REORDER_SUB_BLC_PRE_SHIFT,
	PDP_F_Y_REORDER_SUB_BLC_BITMASK,
	PDP_F_Y_REORDER_SUB_BLC_OFFSET_BEFORE_GAIN,
	PDP_F_Y_REORDER_SUB_BLC_OFFSET_AFTER_GAIN,
	PDP_F_Y_REORDER_SUB_BLC_GAIN,
	PDP_F_Y_REORDER_SUB_BLC_GAIN_SHIFT,
	PDP_F_Y_REORDER_SUB_BLC_LOW_LIMIT,
	PDP_F_Y_REORDER_SUB_BLC_HIGH_LIMIT,
	PDP_F_Y_REORDER_SUB_CROP_ON,
	PDP_F_Y_REORDER_SUB_CROP_START_X,
	PDP_F_Y_REORDER_SUB_CROP_START_Y,
	PDP_F_Y_REORDER_SUB_CROP_SIZE_X,
	PDP_F_Y_REORDER_SUB_CROP_SIZE_Y,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_UNIT_SIZE_X,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_0,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_1,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_2,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_3,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_4,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_5,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_6,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_7,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_8,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_9,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_10,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_11,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_12,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_13,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_14,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_15,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_UNIT_SIZE_Y,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_0,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_1,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_2,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_3,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_4,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_5,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_6,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_7,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_8,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_9,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_10,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_11,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_12,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_13,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_14,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_15,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_UNIT_SIZE_X,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_UNIT_SIZE_Y,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_0,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_1,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_2,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_3,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_4,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_5,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_6,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_7,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_8,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_9,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_10,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_11,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_12,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_13,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_14,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_15,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_0,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_1,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_2,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_3,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_4,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_5,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_6,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_7,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_8,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_9,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_10,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_11,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_12,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_13,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_14,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_15,
	PDP_F_Y_REORDER_SUB_BIN_RATIO_H,
	PDP_F_Y_REORDER_SUB_BIN_RATIO_V,
	PDP_F_Y_REORDER_SUB_BIN_RSHIFT,
	PDP_F_Y_REORDER_SUB_BIN_ROUND,
	PDP_F_Y_REORDER_SUB_LINEBUF_SIZE,
	PDP_F_Y_REORDER_SUB_CRC_0_SEED,
	PDP_F_Y_REORDER_SUB_CRC_0_RESULT,
	PDP_F_Y_BPC_BYPASS,
	PDP_F_Y_BPC_STATIC_POS_NUM,
	PDP_F_Y_BPC_STATIC_POS_ADDR,
	PDP_F_Y_BPC_STATIC_POS_DATA,
	PDP_F_Y_BPC_CROP_SX,
	PDP_F_Y_BPC_CROP_SY,
	PDP_F_Y_BPC_CRC_SEED,
	PDP_F_Y_BPC_CRC_RESULT,
	PDP_F_Y_BPC_SUB_BYPASS,
	PDP_F_Y_BPC_SUB_STATIC_POS_NUM,
	PDP_F_Y_BPC_SUB_STATIC_POS_ADDR,
	PDP_F_Y_BPC_SUB_STATIC_POS_DATA,
	PDP_F_Y_BPC_SUB_CROP_SX,
	PDP_F_Y_BPC_SUB_CROP_SY,
	PDP_F_Y_BPC_SUB_CRC_SEED,
	PDP_F_Y_BPC_SUB_CRC_RESULT,
	PDP_F_Y_ALC_ON,
	PDP_F_Y_ALC_ROI_SX,
	PDP_F_Y_ALC_ROI_SY,
	PDP_F_Y_ALC_LUT_TYPE,
	PDP_F_Y_ALC_GAP_H,
	PDP_F_Y_ALC_GAP_V,
	PDP_F_Y_ALC_GAP_H_INV,
	PDP_F_Y_ALC_GAP_V_INV,
	PDP_F_Y_ALC_GAP_H_MARGIN,
	PDP_F_Y_ALC_GAP_V_MARGIN,
	PDP_F_Y_ALC_GAP_H_MARGIN_INV,
	PDP_F_Y_ALC_GAP_V_MARGIN_INV,
	PDP_F_Y_ALC_POS_INTERP_ON,
	PDP_F_Y_ALC_POS_WEIGHT_INF,
	PDP_F_Y_ALC_POS_WEIGHT_MAC,
	PDP_F_Y_ALC_GAIN_SHIFT,
	PDP_F_Y_ALC_MAX_VAL,
	PDP_F_Y_ALC_LUT_INIT_TYPE,
	PDP_F_Y_ALC_LUT_INIT_ADDR,
	PDP_F_Y_ALC_LUT_INIT_DATA,
	PDP_F_Y_ALC_OFFSET_I,
	PDP_F_Y_ALC_OFFSET_O,
	PDP_F_Y_ALC_REF_SIZE_X,
	PDP_F_Y_ALC_REF_SIZE_Y,
	PDP_F_Y_ALC_GAP_AUTO_SET,
	PDP_F_Y_ALC_CRC_SEED,
	PDP_F_Y_ALC_CRC_RESULT,
	PDP_F_Y_ALC_SUB_ON,
	PDP_F_Y_ALC_SUB_ROI_SX,
	PDP_F_Y_ALC_SUB_ROI_SY,
	PDP_F_Y_ALC_SUB_LUT_TYPE,
	PDP_F_Y_ALC_SUB_GAP_H,
	PDP_F_Y_ALC_SUB_GAP_V,
	PDP_F_Y_ALC_SUB_GAP_H_INV,
	PDP_F_Y_ALC_SUB_GAP_V_INV,
	PDP_F_Y_ALC_SUB_GAP_H_MARGIN,
	PDP_F_Y_ALC_SUB_GAP_V_MARGIN,
	PDP_F_Y_ALC_SUB_GAP_H_MARGIN_INV,
	PDP_F_Y_ALC_SUB_GAP_V_MARGIN_INV,
	PDP_F_Y_ALC_SUB_POS_INTERP_ON,
	PDP_F_Y_ALC_SUB_POS_WEIGHT_INF,
	PDP_F_Y_ALC_SUB_POS_WEIGHT_MAC,
	PDP_F_Y_ALC_SUB_GAIN_SHIFT,
	PDP_F_Y_ALC_SUB_MAX_VAL,
	PDP_F_Y_ALC_SUB_LUT_INIT_TYPE,
	PDP_F_Y_ALC_SUB_LUT_ADDR,
	PDP_F_Y_ALC_SUB_LUT_DATA,
	PDP_F_Y_ALC_SUB_OFFSET_I,
	PDP_F_Y_ALC_SUB_OFFSET_O,
	PDP_F_Y_ALC_SUB_REF_SIZE_X,
	PDP_F_Y_ALC_SUB_REF_SIZE_Y,
	PDP_F_Y_ALC_SUB_GAP_AUTO_SET,
	PDP_F_Y_ALC_SUB_CRC_SEED,
	PDP_F_Y_ALC_SUB_CRC_RESULT,
	PDP_F_Y_GAMMA_ON,
	PDP_F_Y_GAMMA_LUT_X_00,
	PDP_F_Y_GAMMA_LUT_Y_00,
	PDP_F_Y_GAMMA_LUT_X_01,
	PDP_F_Y_GAMMA_LUT_Y_01,
	PDP_F_Y_GAMMA_LUT_X_02,
	PDP_F_Y_GAMMA_LUT_Y_02,
	PDP_F_Y_GAMMA_LUT_X_03,
	PDP_F_Y_GAMMA_LUT_Y_03,
	PDP_F_Y_GAMMA_LUT_X_04,
	PDP_F_Y_GAMMA_LUT_Y_04,
	PDP_F_Y_GAMMA_LUT_X_05,
	PDP_F_Y_GAMMA_LUT_Y_05,
	PDP_F_Y_GAMMA_LUT_X_06,
	PDP_F_Y_GAMMA_LUT_Y_06,
	PDP_F_Y_GAMMA_LUT_X_07,
	PDP_F_Y_GAMMA_LUT_Y_07,
	PDP_F_Y_GAMMA_LUT_X_08,
	PDP_F_Y_GAMMA_LUT_Y_08,
	PDP_F_Y_GAMMA_LUT_X_09,
	PDP_F_Y_GAMMA_LUT_Y_09,
	PDP_F_Y_GAMMA_LUT_X_10,
	PDP_F_Y_GAMMA_LUT_Y_10,
	PDP_F_Y_GAMMA_LUT_X_11,
	PDP_F_Y_GAMMA_LUT_Y_11,
	PDP_F_Y_GAMMA_LUT_X_12,
	PDP_F_Y_GAMMA_LUT_Y_12,
	PDP_F_Y_GAMMA_LUT_X_13,
	PDP_F_Y_GAMMA_LUT_Y_13,
	PDP_F_Y_GAMMA_LUT_X_14,
	PDP_F_Y_GAMMA_LUT_Y_14,
	PDP_F_Y_GAMMA_LUT_X_15,
	PDP_F_Y_GAMMA_LUT_Y_15,
	PDP_F_Y_GAMMA_LUT_X_16,
	PDP_F_Y_GAMMA_LUT_Y_16,
	PDP_F_Y_GAMMA_LUT_X_17,
	PDP_F_Y_GAMMA_LUT_Y_17,
	PDP_F_Y_GAMMA_LUT_X_18,
	PDP_F_Y_GAMMA_LUT_Y_18,
	PDP_F_Y_GAMMA_LUT_X_19,
	PDP_F_Y_GAMMA_LUT_Y_19,
	PDP_F_Y_GAMMA_LUT_X_20,
	PDP_F_Y_GAMMA_LUT_Y_20,
	PDP_F_Y_GAMMA_LUT_X_21,
	PDP_F_Y_GAMMA_LUT_Y_21,
	PDP_F_Y_GAMMA_LUT_X_22,
	PDP_F_Y_GAMMA_LUT_Y_22,
	PDP_F_Y_GAMMA_LUT_X_23,
	PDP_F_Y_GAMMA_LUT_Y_23,
	PDP_F_Y_GAMMA_LUT_X_24,
	PDP_F_Y_GAMMA_LUT_Y_24,
	PDP_F_Y_GAMMA_LUT_X_25,
	PDP_F_Y_GAMMA_LUT_Y_25,
	PDP_F_Y_GAMMA_LUT_X_26,
	PDP_F_Y_GAMMA_LUT_Y_26,
	PDP_F_Y_GAMMA_LUT_X_27,
	PDP_F_Y_GAMMA_LUT_Y_27,
	PDP_F_Y_GAMMA_LUT_X_28,
	PDP_F_Y_GAMMA_LUT_Y_28,
	PDP_F_Y_GAMMA_LUT_X_29,
	PDP_F_Y_GAMMA_LUT_Y_29,
	PDP_F_Y_GAMMA_LUT_X_30,
	PDP_F_Y_GAMMA_LUT_Y_30,
	PDP_F_Y_GAMMA_LUT_X_31,
	PDP_F_Y_GAMMA_LUT_Y_31,
	PDP_F_Y_GAMMA_CRC_SEED,
	PDP_F_Y_GAMMA_CRC_RESULT,
	PDP_F_Y_GAMMA_SUB_ON,
	PDP_F_Y_GAMMA_SUB_LUT_X_00,
	PDP_F_Y_GAMMA_SUB_LUT_Y_00,
	PDP_F_Y_GAMMA_SUB_LUT_X_01,
	PDP_F_Y_GAMMA_SUB_LUT_Y_01,
	PDP_F_Y_GAMMA_SUB_LUT_X_02,
	PDP_F_Y_GAMMA_SUB_LUT_Y_02,
	PDP_F_Y_GAMMA_SUB_LUT_X_03,
	PDP_F_Y_GAMMA_SUB_LUT_Y_03,
	PDP_F_Y_GAMMA_SUB_LUT_X_04,
	PDP_F_Y_GAMMA_SUB_LUT_Y_04,
	PDP_F_Y_GAMMA_SUB_LUT_X_05,
	PDP_F_Y_GAMMA_SUB_LUT_Y_05,
	PDP_F_Y_GAMMA_SUB_LUT_X_06,
	PDP_F_Y_GAMMA_SUB_LUT_Y_06,
	PDP_F_Y_GAMMA_SUB_LUT_X_07,
	PDP_F_Y_GAMMA_SUB_LUT_Y_07,
	PDP_F_Y_GAMMA_SUB_LUT_X_08,
	PDP_F_Y_GAMMA_SUB_LUT_Y_08,
	PDP_F_Y_GAMMA_SUB_LUT_X_09,
	PDP_F_Y_GAMMA_SUB_LUT_Y_09,
	PDP_F_Y_GAMMA_SUB_LUT_X_10,
	PDP_F_Y_GAMMA_SUB_LUT_Y_10,
	PDP_F_Y_GAMMA_SUB_LUT_X_11,
	PDP_F_Y_GAMMA_SUB_LUT_Y_11,
	PDP_F_Y_GAMMA_SUB_LUT_X_12,
	PDP_F_Y_GAMMA_SUB_LUT_Y_12,
	PDP_F_Y_GAMMA_SUB_LUT_X_13,
	PDP_F_Y_GAMMA_SUB_LUT_Y_13,
	PDP_F_Y_GAMMA_SUB_LUT_X_14,
	PDP_F_Y_GAMMA_SUB_LUT_Y_14,
	PDP_F_Y_GAMMA_SUB_LUT_X_15,
	PDP_F_Y_GAMMA_SUB_LUT_Y_15,
	PDP_F_Y_GAMMA_SUB_LUT_X_16,
	PDP_F_Y_GAMMA_SUB_LUT_Y_16,
	PDP_F_Y_GAMMA_SUB_LUT_X_17,
	PDP_F_Y_GAMMA_SUB_LUT_Y_17,
	PDP_F_Y_GAMMA_SUB_LUT_X_18,
	PDP_F_Y_GAMMA_SUB_LUT_Y_18,
	PDP_F_Y_GAMMA_SUB_LUT_X_19,
	PDP_F_Y_GAMMA_SUB_LUT_Y_19,
	PDP_F_Y_GAMMA_SUB_LUT_X_20,
	PDP_F_Y_GAMMA_SUB_LUT_Y_20,
	PDP_F_Y_GAMMA_SUB_LUT_X_21,
	PDP_F_Y_GAMMA_SUB_LUT_Y_21,
	PDP_F_Y_GAMMA_SUB_LUT_X_22,
	PDP_F_Y_GAMMA_SUB_LUT_Y_22,
	PDP_F_Y_GAMMA_SUB_LUT_X_23,
	PDP_F_Y_GAMMA_SUB_LUT_Y_23,
	PDP_F_Y_GAMMA_SUB_LUT_X_24,
	PDP_F_Y_GAMMA_SUB_LUT_Y_24,
	PDP_F_Y_GAMMA_SUB_LUT_X_25,
	PDP_F_Y_GAMMA_SUB_LUT_Y_25,
	PDP_F_Y_GAMMA_SUB_LUT_X_26,
	PDP_F_Y_GAMMA_SUB_LUT_Y_26,
	PDP_F_Y_GAMMA_SUB_LUT_X_27,
	PDP_F_Y_GAMMA_SUB_LUT_Y_27,
	PDP_F_Y_GAMMA_SUB_LUT_X_28,
	PDP_F_Y_GAMMA_SUB_LUT_Y_28,
	PDP_F_Y_GAMMA_SUB_LUT_X_29,
	PDP_F_Y_GAMMA_SUB_LUT_Y_29,
	PDP_F_Y_GAMMA_SUB_LUT_X_30,
	PDP_F_Y_GAMMA_SUB_LUT_Y_30,
	PDP_F_Y_GAMMA_SUB_LUT_X_31,
	PDP_F_Y_GAMMA_SUB_LUT_Y_31,
	PDP_F_Y_GAMMA_SUB_CRC_SEED,
	PDP_F_Y_GAMMA_SUB_CRC_RESULT,
	PDP_F_Y_PDSTAT_SAT_ON,
	PDP_F_Y_PDSTAT_SAT_LV0,
	PDP_F_Y_PDSTAT_SAT_LV1,
	PDP_F_Y_PDSTAT_SAT_LV2,
	PDP_F_Y_PDSTAT_SAT_SRC,
	PDP_F_Y_PDSTAT_SAT_CNT_SHIFT,
	PDP_F_Y_PDSTAT_PRE_H_B2_EN,
	PDP_F_Y_PDSTAT_PRE_H_I0_G0,
	PDP_F_Y_PDSTAT_PRE_H_I0_K01,
	PDP_F_Y_PDSTAT_PRE_H_I0_K02,
	PDP_F_Y_PDSTAT_PRE_H_I0_FTYPE0,
	PDP_F_Y_PDSTAT_PRE_H_I0_G1,
	PDP_F_Y_PDSTAT_PRE_H_I0_K11,
	PDP_F_Y_PDSTAT_PRE_H_I0_K12,
	PDP_F_Y_PDSTAT_PRE_H_I0_C11,
	PDP_F_Y_PDSTAT_PRE_H_I0_C12,
	PDP_F_Y_PDSTAT_PRE_H_I0_G2,
	PDP_F_Y_PDSTAT_PRE_H_I0_K21,
	PDP_F_Y_PDSTAT_PRE_H_I0_K22,
	PDP_F_Y_PDSTAT_PRE_H_I0_C21,
	PDP_F_Y_PDSTAT_PRE_H_I0_C22,
	PDP_F_Y_PDSTAT_PRE_H_I0_BY0,
	PDP_F_Y_PDSTAT_PRE_H_I0_BY1,
	PDP_F_Y_PDSTAT_PRE_H_I0_BY2,
	PDP_F_Y_PDSTAT_PRE_H_I1_G0,
	PDP_F_Y_PDSTAT_PRE_H_I1_K01,
	PDP_F_Y_PDSTAT_PRE_H_I1_K02,
	PDP_F_Y_PDSTAT_PRE_H_I1_FTYPE0,
	PDP_F_Y_PDSTAT_PRE_H_I1_G1,
	PDP_F_Y_PDSTAT_PRE_H_I1_K11,
	PDP_F_Y_PDSTAT_PRE_H_I1_K12,
	PDP_F_Y_PDSTAT_PRE_H_I1_C11,
	PDP_F_Y_PDSTAT_PRE_H_I1_C12,
	PDP_F_Y_PDSTAT_PRE_H_I1_G2,
	PDP_F_Y_PDSTAT_PRE_H_I1_K21,
	PDP_F_Y_PDSTAT_PRE_H_I1_K22,
	PDP_F_Y_PDSTAT_PRE_H_I1_C21,
	PDP_F_Y_PDSTAT_PRE_H_I1_C22,
	PDP_F_Y_PDSTAT_PRE_H_I1_BY0,
	PDP_F_Y_PDSTAT_PRE_H_I1_BY1,
	PDP_F_Y_PDSTAT_PRE_H_I1_BY2,
	PDP_F_Y_PDSTAT_PRE_H_I2_G0,
	PDP_F_Y_PDSTAT_PRE_H_I2_K01,
	PDP_F_Y_PDSTAT_PRE_H_I2_K02,
	PDP_F_Y_PDSTAT_PRE_H_I2_FTYPE0,
	PDP_F_Y_PDSTAT_PRE_H_I2_G1,
	PDP_F_Y_PDSTAT_PRE_H_I2_K11,
	PDP_F_Y_PDSTAT_PRE_H_I2_K12,
	PDP_F_Y_PDSTAT_PRE_H_I2_C11,
	PDP_F_Y_PDSTAT_PRE_H_I2_C12,
	PDP_F_Y_PDSTAT_PRE_H_I2_G2,
	PDP_F_Y_PDSTAT_PRE_H_I2_K21,
	PDP_F_Y_PDSTAT_PRE_H_I2_K22,
	PDP_F_Y_PDSTAT_PRE_H_I2_C21,
	PDP_F_Y_PDSTAT_PRE_H_I2_C22,
	PDP_F_Y_PDSTAT_PRE_H_I2_BY0,
	PDP_F_Y_PDSTAT_PRE_H_I2_BY1,
	PDP_F_Y_PDSTAT_PRE_H_I2_BY2,
	PDP_F_Y_PDSTAT_PRE_H_BIN_H_B0_NUM,
	PDP_F_Y_PDSTAT_PRE_H_BIN_H_B1_NUM,
	PDP_F_Y_PDSTAT_PRE_H_BIN_H_B2_NUM,
	PDP_F_Y_PDSTAT_PRE_H_BIN_FIRST,
	PDP_F_Y_PDSTAT_XCOR_H_ON,
	PDP_F_Y_PDSTAT_XCOR_H_PHASE_RANGE,
	PDP_F_Y_PDSTAT_XCOR_H_I0_CORING,
	PDP_F_Y_PDSTAT_XCOR_H_I1_CORING,
	PDP_F_Y_PDSTAT_XCOR_H_I2_CORING,
	PDP_F_Y_PDSTAT_XCOR_H_COR_TYPE_B0,
	PDP_F_Y_PDSTAT_XCOR_H_COR_TYPE_B1,
	PDP_F_Y_PDSTAT_XCOR_H_COR_TYPE_B2,
	PDP_F_Y_PDSTAT_XCOR_H_CORING_TH_B0,
	PDP_F_Y_PDSTAT_XCOR_H_CORING_TH_B1,
	PDP_F_Y_PDSTAT_XCOR_H_CORING_TH_B2,
	PDP_F_Y_PDSTAT_XCOR_H_CORING_TY,
	PDP_F_Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B0,
	PDP_F_Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B1,
	PDP_F_Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B2,
	PDP_F_Y_PDSTAT_IN_SIZE_X,
	PDP_F_Y_PDSTAT_IN_SIZE_Y,
	PDP_F_Y_PDSTAT_SUB_IN_SIZE_X,
	PDP_F_Y_PDSTAT_SUB_IN_SIZE_Y,
	PDP_F_Y_PDSTAT_ROI_MAIN_SROI,
	PDP_F_Y_PDSTAT_ROI_MAIN_S0SX,
	PDP_F_Y_PDSTAT_ROI_MAIN_S0SY,
	PDP_F_Y_PDSTAT_ROI_MAIN_S0EX,
	PDP_F_Y_PDSTAT_ROI_MAIN_S0EY,
	PDP_F_Y_PDSTAT_ROI_MAIN_S1SX,
	PDP_F_Y_PDSTAT_ROI_MAIN_S1SY,
	PDP_F_Y_PDSTAT_ROI_MAIN_S1EX,
	PDP_F_Y_PDSTAT_ROI_MAIN_S1EY,
	PDP_F_Y_PDSTAT_ROI_MAIN_S2SX,
	PDP_F_Y_PDSTAT_ROI_MAIN_S2SY,
	PDP_F_Y_PDSTAT_ROI_MAIN_S2EX,
	PDP_F_Y_PDSTAT_ROI_MAIN_S2EY,
	PDP_F_Y_PDSTAT_ROI_MAIN_S3SX,
	PDP_F_Y_PDSTAT_ROI_MAIN_S3SY,
	PDP_F_Y_PDSTAT_ROI_MAIN_S3EX,
	PDP_F_Y_PDSTAT_ROI_MAIN_S3EY,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWM_CX,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWM_CY,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWM_SX,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWM_SY,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWM_EX,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWM_EY,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWS_ON,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWS_SX,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWS_SY,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWS_SIZE_X,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWS_SIZE_Y,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWS_GAP_X,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWS_GAP_Y,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWS_NO_X,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWS_NO_Y,
	PDP_F_Y_PDSTAT_XCOR_H_INVALID_EXCEPT_ON,
	PDP_F_Y_PDSTAT_XCOR_H_INVALID_LOW_TH,
	PDP_F_Y_PDSTAT_XCOR_H_INVALID_HIGH_TH,
	PDP_F_Y_PDSTAT_XCOR_H_INVALID_LEFT_PIX,
	PDP_F_Y_PDSTAT_XCOR_H_INVALID_RIGHT_PIX,
	PDP_F_Y_PDSTAT_FRAME_NO,
	PDP_F_Y_PDSTAT_DUMP_MODE,
	PDP_F_WDMA_STAT_EN,
	PDP_F_WDMA_STAT_COMP_SBWC_EN,
	PDP_F_WDMA_STAT_DATA_FORMAT_BAYER,
	PDP_F_WDMA_STAT_MONO_MODE,
	PDP_F_WDMA_STAT_AUTO_FLUSH_EN,
	PDP_F_WDMA_STAT_WIDTH,
	PDP_F_WDMA_STAT_HEIGHT,
	PDP_F_WDMA_STAT_IMG_STRIDE_1P,
	PDP_F_WDMA_STAT_MAX_MO,
	PDP_F_WDMA_STAT_LINEGAP,
	PDP_F_WDMA_STAT_MAX_BL,
	PDP_F_WDMA_STAT_BUSINFO,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO0,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO1,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO2,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO3,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO4,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO5,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO6,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO7,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	PDP_F_WDMA_STAT_IMG_CRC_1P,
	PDP_F_WDMA_STAT_MON_STATUS0,
	PDP_F_WDMA_STAT_MON_STATUS1,
	PDP_F_WDMA_STAT_MON_STATUS2,
	PDP_F_WDMA_STAT_MON_STATUS3,
	PDP_F_RDMA_AF_EN,
	PDP_F_RDMA_AF_COMP_SBWC_EN,
	PDP_F_RDMA_AF_DATA_FORMAT_AF,
	PDP_F_RDMA_AF_DATA_FORMAT_MSBALIGN,
	PDP_F_RDMA_AF_MONO_MODE,
	PDP_F_RDMA_AF_WIDTH,
	PDP_F_RDMA_AF_HEIGHT,
	PDP_F_RDMA_AF_IMG_STRIDE_1P,
	PDP_F_RDMA_AF_HEADER_STRIDE_1P,
	PDP_F_RDMA_AF_VOTF_EN,
	PDP_F_RDMA_AF_MAX_MO,
	PDP_F_RDMA_AF_LINEGAP,
	PDP_F_RDMA_AF_MAX_BL,
	PDP_F_RDMA_AF_BUSINFO,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO0,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO1,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO2,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO3,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO4,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO5,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO6,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO7,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	PDP_F_RDMA_STAT_IMG_CRC_1P,
	PDP_F_RDMA_AF_MON_STATUS0,
	PDP_F_RDMA_AF_MON_STATUS1,
	PDP_F_RDMA_AF_MON_STATUS2,
	PDP_F_RDMA_AF_MON_STATUS3,
	PDP_F_RDMA_AF_BW_LIMIT_EN,
	PDP_F_RDMA_AF_BW_LIMIT_FREQ_NUM_CYCLES,
	PDP_F_RDMA_AF_BW_LIMIT_SLOT_BW,
	PDP_F_RDMA_AF_BW_LIMIT_AVG_BW,
	PDP_F_RDMA_AF_BW_LIMIT_COMPENSATION_PERIOD,
	PDP_F_RDMA_AF_BW_LIMIT_COMPENSATION_BW,
	PDP_F_COREX_ENABLE,
	PDP_F_COREX_RESET,
	PDP_F_COREX_FAST_MODE,
	PDP_F_COREX_UPDATE_TYPE_0,
	PDP_F_COREX_UPDATE_TYPE_1,
	PDP_F_COREX_UPDATE_MODE_0,
	PDP_F_COREX_UPDATE_MODE_1,
	PDP_F_COREX_START_0,
	PDP_F_COREX_START_1,
	PDP_F_COREX_COPY_FROM_IP_0,
	PDP_F_COREX_COPY_FROM_IP_1,
	PDP_F_COREX_BUSY_0,
	PDP_F_COREX_IP_SET_0,
	PDP_F_COREX_BUSY_1,
	PDP_F_COREX_IP_SET_1,
	PDP_F_COREX_PRE_ADDR_CONFIG,
	PDP_F_COREX_PRE_DATA_CONFIG,
	PDP_F_COREX_POST_ADDR_CONFIG,
	PDP_F_COREX_POST_DATA_CONFIG,
	PDP_F_COREX_PRE_CONFIG_EN,
	PDP_F_COREX_POST_CONFIG_EN,
	PDP_F_COREX_TYPE_WRITE,
	PDP_F_COREX_TYPE_WRITE_TRIGGER,
	PDP_F_COREX_TYPE_READ,
	PDP_F_COREX_TYPE_READ_OFFSET,
	PDP_F_COREX_INTERRUPT_VECTOR_MASKED,
	PDP_F_COREX_INTERRUPT_VECTOR,
	PDP_F_COREX_INTERRUPT_VECTOR_CLEAR,
	PDP_F_COREX_INTERRUPT_MASK,
	PDP_F_COREX_REG_INTERFACE_VER,
	PDP_REG_FIELD_CNT
};

const struct is_field pdp_fields[PDP_REG_FIELD_CNT] = {
	/* field_name, start_bit, bit_width, type, reset */
	{"GLOBAL_ENABLE", 0, 1, RW, 0x0},
	{"GLOBAL_ENABLE_CLEAR", 1, 1, WO, 0x0},
	{"ONE_SHOT_ENABLE", 0, 1, WO, 0x0},
	{"GLOBAL_ENABLE_STOP_CRPT", 0, 1, RW, 0x0},
	{"SW_RESET", 0, 1, WO, 0x0},
	{"SW_CORE_RESET", 0, 1, WO, 0x0},
	{"HW_RESET", 0, 1, WO, 0x0},
	{"FORCE_INTERNAL_CLOCK", 0, 1, RW, 0x0},
	{"TRANS_STOP_REQ", 0, 1, RW, 0x0},
	{"TRANS_STOP_REQ_RDY", 0, 1, RO, 0x1},
	{"IDLENESS_STATUS", 0, 1, RO, 0x1},
	{"CHAIN_IDLENESS_STATUS", 4, 1, RO, 0x1},
	{"SELREGISTER", 0, 1, RW, 0x0},
	{"SELREGISTERMODE", 0, 1, RW, 0x0},
	{"SHADOW_DISABLE", 0, 1, RW, 0x0},
	{"SHADOW_SW_TRIGGER", 0, 1, WO, 0x0},
	{"AUTO_MASK_PREADY", 0, 1, RW, 0x0},
	{"INTERRUPT_AUTO_MASK", 0, 1, RW, 0x0},
	{"IP_POST_FRAME_GAP", 0, 32, RW, 0x00000010},
	{"IP_USE_END_INTERRUPT_ENABLE", 0, 1, WO, 0x0},
	{"IP_END_INTERRUPT_ENABLE", 0, 23, WO, 0x000000},
	{"IP_CORRUPTED_INTERRUPT_ENABLE", 0, 18, WO, 0x00000},
	{"IP_STALL_OUT", 0, 21, RO, 0x000000},
	{"IP_COUTFIFO_END_ON_VSYNC_FALL", 0, 3, WO, 0x7},
	{"IP_INT_SRC_SEL", 0, 2, WO, 0x0},
	{"IP_INT_COL_EN", 2, 1, WO, 0x0},
	{"IP_INT_ROW_EN", 3, 1, WO, 0x0},
	{"IP_INT_COL_CORD", 0, 13, WO, 0x0000},
	{"IP_INT_ROW_CORD", 16, 13, WO, 0x0000},
	{"IP_CHAIN_INPUT_SELECT", 0, 2, WO, 0x0},
	{"IP_USE_INPUT_FRAME_START_IN", 0, 1, WO, 0x0},
	{"IP_RDMA_VVALID_START_ENABLE", 0, 1, WO, 0x0},
	{"IP_ROL_SELECT", 0, 18, WO, 0x00000},
	{"IP_ROL_MODE", 0, 2, WO, 0x0},
	{"IP_ROL_RESET", 0, 1, WO, 0x0},
	{"IP_PROCESSING", 0, 1, RW, 0x0},
	{"IP_DBG_CORE_FREEZE_ENABLE", 0, 1, WO, 0x0},
	{"IP_DBG_CORE_FREEZE_SRC_SEL", 4, 2, WO, 0x0},
	{"IP_DBG_CORE_FREEZE_TARGET_COL", 0, 14, WO, 0x0000},
	{"IP_DBG_CORE_FREEZE_TARGET_ROW", 16, 14, WO, 0x0000},
	{"IP_DBG_CORE_FREEZE_POS_COL", 0, 14, RO, 0x0000},
	{"IP_DBG_CORE_FREEZE_POS_ROW", 16, 14, RO, 0x0000},
	{"APB_SFR_RESET", 0, 1, WO, 0x0},
	{"VVALID_READY_BUFFER", 0, 4, RO, 0x0},
	{"IP_COREX_HW_TRIGGER_GAP", 0, 32, RW, 0x00000000},
	{"IP_MICRO", 0, 16, RO, 0x0000},
	{"IP_MINOR", 16, 8, RO, 0x00},
	{"IP_MAJOR", 24, 8, RO, 0x05},
	{"CONTINT_LEVEL_PULSE_N_SEL", 0, 2, RW, 0x0},
	{"CONTINT_INT1", 0, 32, RO, 0x00000000},
	{"CONTINT_INT1_ENABLE", 0, 32, RW, 0x00000000},
	{"CONTINT_INT1_STATUS", 0, 32, RO, 0x00000000},
	{"CONTINT_INT1_CLEAR", 0, 32, WO, 0x00000000},
	{"CONTINT_INT2", 0, 32, RO, 0x00000000},
	{"CONTINT_INT2_ENABLE", 0, 32, RW, 0x00000000},
	{"CONTINT_INT2_STATUS", 0, 32, RO, 0x00000000},
	{"CONTINT_INT2_CLEAR", 0, 32, WO, 0x00000000},
	{"SECU_CTRL_SEQID", 0, 3, WO, 0x0},
	{"SECU_CTRL_TZINFO_SEQID_0", 0, 32, WO, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_1", 0, 32, WO, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_2", 0, 32, WO, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_3", 0, 32, WO, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_4", 0, 32, WO, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_5", 0, 32, WO, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_6", 0, 32, WO, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_7", 0, 32, WO, 0x00000000},
	{"FRO_MODE_EN", 0, 1, RW, 0x0},
	{"FRO_GLOBAL_ENABLE", 0, 1, RW, 0x0},
	{"FRO_ONE_SHOT_ENABLE", 0, 1, WO, 0x0},
	{"FRO_FRAME_COUNT", 0, 4, RW, 0x0},
	{"FRO_FRAME_COUNT_TO_RUN_MINUS1", 0, 4, RO, 0x0},
	{"FRO_FRAME_COUNT_TO_RUN_MINUS1_SHADOW", 0, 4, RW, 0x0},
	{"FRO_RUN_FRAME_NUMBER_FOR_COL_ROW_INT", 0, 4, RW, 0x0},
	{"FRO_RUN_FRAME_NUMBER_FOR_PDSTAT", 0, 4, RW, 0x0},
	{"FRO_DONE", 0, 1, RO, 0x0},
	{"FRO_BUSY", 0, 1, RO, 0x0},
	{"FRO_HISTORY_INT0_0", 0, 26, RO, 0x0000000},
	{"FRO_HISTORY_INT0_1", 0, 26, RO, 0x0000000},
	{"FRO_HISTORY_INT0_2", 0, 26, RO, 0x0000000},
	{"FRO_HISTORY_INT0_3", 0, 26, RO, 0x0000000},
	{"FRO_HISTORY_INT0_4", 0, 26, RO, 0x0000000},
	{"FRO_HISTORY_INT0_5", 0, 26, RO, 0x0000000},
	{"FRO_HISTORY_INT0_6", 0, 26, RO, 0x0000000},
	{"FRO_HISTORY_INT0_7", 0, 26, RO, 0x0000000},
	{"FRO_HISTORY_INT0_0_PREV", 0, 26, RO, 0x0000000},
	{"FRO_HISTORY_INT0_1_PREV", 0, 26, RO, 0x0000000},
	{"FRO_HISTORY_INT0_2_PREV", 0, 26, RO, 0x0000000},
	{"FRO_HISTORY_INT0_3_PREV", 0, 26, RO, 0x0000000},
	{"FRO_HISTORY_INT0_4_PREV", 0, 26, RO, 0x0000000},
	{"FRO_HISTORY_INT0_5_PREV", 0, 26, RO, 0x0000000},
	{"FRO_HISTORY_INT0_6_PREV", 0, 26, RO, 0x0000000},
	{"FRO_HISTORY_INT0_7_PREV", 0, 26, RO, 0x0000000},
	{"FRO_HISTORY_INT1_0", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_1", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_2", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_3", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_4", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_5", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_6", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_7", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_0_PREV", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_1_PREV", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_2_PREV", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_3_PREV", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_4_PREV", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_5_PREV", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_6_PREV", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_7_PREV", 0, 32, RO, 0x00000000},
	{"FRO_SW_RESET", 0, 2, WO, 0x0},
	{"FRO_INT0_CLEAR", 0, 26, WO, 0x0000000},
	{"FRO_INT1_CLEAR", 0, 32, WO, 0x00000000},
	{"FRO_INT0", 0, 26, RO, 0x0000000},
	{"FRO_INT1", 0, 32, RO, 0x00000000},
	{"STRGEN_STRGEN_ENABLE", 0, 1, WO, 0x0},
	{"STRGEN_STRGEN_INC_DATA", 0, 1, WO, 0x0},
	{"STRGEN_STRGEN_WIDE_LINE_GAP", 4, 1, WO, 0x0},
	{"STRGEN_STRGEN_PRE_FRAME_GAP", 0, 16, WO, 0x0320},
	{"STRGEN_STRGEN_PIXEL_GAP", 0, 8, WO, 0x00},
	{"STRGEN_STRGEN_LINE_GAP", 0, 16, WO, 0x0320},
	{"STRGEN_STRGEN_IMAGE_WIDTH", 0, 14, WO, 0x0000},
	{"STRGEN_STRGEN_IMAGE_HEIGHT", 0, 14, WO, 0x0000},
	{"STRGEN_STRGEN_DATA_VALUE", 0, 16, WO, 0x00aa},
	{"STRGEN_CRC_SEED", 0, 8, RW, 0x00},
	{"STRGEN_CRC_RESULT", 8, 8, RO, 0x00},
	{"STOPEN_CRC_STOP_VALID_COUNT", 0, 28, RW, 0x000000f},
	{"STOPEN_CRC_SEED", 0, 8, RW, 0x00},
	{"STOPEN_CRC_RESULT_POINT_0", 0, 8, RO, 0x00},
	{"STOPEN_CRC_RESULT_POINT_1", 0, 8, RO, 0x00},
	{"STOPEN_CRC_RESULT_POINT_2", 0, 8, RO, 0x00},
	{"STOPEN_CRC_RESULT_POINT_3", 0, 8, RO, 0x00},
	{"FRAME_SEQ_COUNTER", 0, 32, RO, 0x00000000},
	{"FRAME_SEQ_COUNTER_RESET", 0, 1, WO, 0x0},
	{"FRAME_SEQ_COUNTER_LAST_SHADOW_TRIG", 0, 32, RO, 0x00000000},
	{"VOTF_AXI_EN", 0, 1, RW, 0x0},
	{"VOTF_APB_EN", 4, 1, RW, 0x0},
	{"TOKEN_INDEX", 0, 32, RO, 0x00000000},
	{"IN_TOKEN_0_3", 0, 32, RO, 0x00000000},
	{"IN_TOKEN_4_7", 0, 32, RO, 0x00000000},
	{"IN_TOKEN_8_11", 0, 32, RO, 0x00000000},
	{"OUT_TOKEN_0_3", 0, 32, RO, 0x00000000},
	{"OUT_TOKEN_4_7", 0, 32, RO, 0x00000000},
	{"OUT_TOKEN_8_11", 0, 32, RO, 0x00000000},
	{"BYR_AFIDENT_BYPASS", 0, 1, WO, 0x0},
	{"BYR_AFIDENT_START_ACTIVE_X", 0, 16, WO, 0x0000},
	{"BYR_AFIDENT_START_ACTIVE_Y", 16, 16, WO, 0x0000},
	{"BYR_AFIDENT_ACTIVE_WIDTH", 0, 16, WO, 0x0020},
	{"BYR_AFIDENT_ACTIVE_HEIGHT", 16, 16, WO, 0x0020},
	{"BYR_AFIDENT_UNIT_OFFSET_X", 0, 8, WO, 0x00},
	{"BYR_AFIDENT_UNIT_OFFSET_Y", 8, 8, WO, 0x00},
	{"BYR_AFIDENT_RELATIVE_OFFSET_X", 16, 8, WO, 0x00},
	{"BYR_AFIDENT_RELATIVE_OFFSET_Y", 24, 8, WO, 0x00},
	{"BYR_AFIDENT_UNITS_PER_BLOCK_X", 0, 8, WO, 0x01},
	{"BYR_AFIDENT_UNITS_PER_BLOCK_Y", 8, 8, WO, 0x01},
	{"BYR_AFIDENT_UNIT_SIZE_X", 16, 8, WO, 0x08},
	{"BYR_AFIDENT_UNIT_SIZE_Y", 24, 8, WO, 0x08},
	{"BYR_AFIDENT_PTRN_MODE_AF0", 0, 2, WO, 0x0},
	{"BYR_AFIDENT_PTRN_MODE_AF1", 4, 2, WO, 0x0},
	{"BYR_AFIDENT_PTRN_SX_0_0", 0, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_SY_0_0", 8, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_EX_0_0", 16, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_EY_0_0", 24, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_SX_0_1", 0, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_SY_0_1", 8, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_EX_0_1", 16, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_EY_0_1", 24, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_SX_1_0", 0, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_SY_1_0", 8, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_EX_1_0", 16, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_EY_1_0", 24, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_SX_1_1", 0, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_SY_1_1", 8, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_EX_1_1", 16, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_EY_1_1", 24, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_SX_2_0", 0, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_SY_2_0", 8, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_EX_2_0", 16, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_EY_2_0", 24, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_SX_2_1", 0, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_SY_2_1", 8, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_EX_2_1", 16, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_EY_2_1", 24, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_SX_3_0", 0, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_SY_3_0", 8, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_EX_3_0", 16, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_EY_3_0", 24, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_SX_3_1", 0, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_SY_3_1", 8, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_EX_3_1", 16, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_EY_3_1", 24, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_SX_4_0", 0, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_SY_4_0", 8, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_EX_4_0", 16, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_EY_4_0", 24, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_SX_4_1", 0, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_SY_4_1", 8, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_EX_4_1", 16, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_EY_4_1", 24, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_SX_5_0", 0, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_SY_5_0", 8, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_EX_5_0", 16, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_EY_5_0", 24, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_SX_5_1", 0, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_SY_5_1", 8, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_EX_5_1", 16, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_EY_5_1", 24, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_SX_6_0", 0, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_SY_6_0", 8, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_EX_6_0", 16, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_EY_6_0", 24, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_SX_6_1", 0, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_SY_6_1", 8, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_EX_6_1", 16, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_EY_6_1", 24, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_SX_7_0", 0, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_SY_7_0", 8, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_EX_7_0", 16, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_EY_7_0", 24, 8, WO, 0x00},
	{"BYR_AFIDENT_PTRN_SX_7_1", 0, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_SY_7_1", 8, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_EX_7_1", 16, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_EY_7_1", 24, 8, WO, 0x01},
	{"BYR_AFIDENT_PTRN_TYPE_0_0", 0, 3, WO, 0x0},
	{"BYR_AFIDENT_PTRN_TYPE_0_1", 4, 3, WO, 0x0},
	{"BYR_AFIDENT_PTRN_TYPE_0_2", 8, 3, WO, 0x0},
	{"BYR_AFIDENT_PTRN_TYPE_0_3", 12, 3, WO, 0x0},
	{"BYR_AFIDENT_PTRN_TYPE_0_4", 16, 3, WO, 0x0},
	{"BYR_AFIDENT_PTRN_TYPE_0_5", 20, 3, WO, 0x0},
	{"BYR_AFIDENT_PTRN_TYPE_0_6", 24, 3, WO, 0x0},
	{"BYR_AFIDENT_PTRN_TYPE_0_7", 28, 3, WO, 0x0},
	{"BYR_AFIDENT_PTRN_TYPE_0_8", 0, 3, WO, 0x0},
	{"BYR_AFIDENT_PTRN_TYPE_0_9", 4, 3, WO, 0x0},
	{"BYR_AFIDENT_PTRN_TYPE_0_10", 8, 3, WO, 0x0},
	{"BYR_AFIDENT_PTRN_TYPE_0_11", 12, 3, WO, 0x0},
	{"BYR_AFIDENT_PTRN_TYPE_0_12", 16, 3, WO, 0x0},
	{"BYR_AFIDENT_PTRN_TYPE_0_13", 20, 3, WO, 0x0},
	{"BYR_AFIDENT_PTRN_TYPE_0_14", 24, 3, WO, 0x0},
	{"BYR_AFIDENT_PTRN_TYPE_0_15", 28, 3, WO, 0x0},
	{"BYR_AFIDENT_SWITCHED_PTRN_0_0", 0, 1, WO, 0x0},
	{"BYR_AFIDENT_SWITCHED_PTRN_0_1", 1, 1, WO, 0x0},
	{"BYR_AFIDENT_SWITCHED_PTRN_0_2", 2, 1, WO, 0x0},
	{"BYR_AFIDENT_SWITCHED_PTRN_0_3", 3, 1, WO, 0x0},
	{"BYR_AFIDENT_SWITCHED_PTRN_0_4", 4, 1, WO, 0x0},
	{"BYR_AFIDENT_SWITCHED_PTRN_0_5", 5, 1, WO, 0x0},
	{"BYR_AFIDENT_SWITCHED_PTRN_0_6", 6, 1, WO, 0x0},
	{"BYR_AFIDENT_SWITCHED_PTRN_0_7", 7, 1, WO, 0x0},
	{"BYR_AFIDENT_SWITCHED_PTRN_0_8", 8, 1, WO, 0x0},
	{"BYR_AFIDENT_SWITCHED_PTRN_0_9", 9, 1, WO, 0x0},
	{"BYR_AFIDENT_SWITCHED_PTRN_0_10", 10, 1, WO, 0x0},
	{"BYR_AFIDENT_SWITCHED_PTRN_0_11", 11, 1, WO, 0x0},
	{"BYR_AFIDENT_SWITCHED_PTRN_0_12", 12, 1, WO, 0x0},
	{"BYR_AFIDENT_SWITCHED_PTRN_0_13", 13, 1, WO, 0x0},
	{"BYR_AFIDENT_SWITCHED_PTRN_0_14", 14, 1, WO, 0x0},
	{"BYR_AFIDENT_SWITCHED_PTRN_0_15", 15, 1, WO, 0x0},
	{"BYR_AFIDENT_CRC_SEED", 0, 8, RW, 0x00},
	{"BYR_AFIDENT_CRC_RESULT", 8, 8, RO, 0x00},
	{"Y_CROP_ROI_MAIN_BYPASS", 0, 1, WO, 0x1},
	{"Y_CROP_ROI_MAIN_SX", 0, 14, WO, 0x0000},
	{"Y_CROP_ROI_MAIN_SY", 0, 14, WO, 0x0000},
	{"Y_CROP_ROI_MAIN_EX", 0, 14, WO, 0x0000},
	{"Y_CROP_ROI_MAIN_EY", 0, 14, WO, 0x0000},
	{"Y_CROP_ROI_SUB_BYPASS", 0, 1, WO, 0x1},
	{"Y_CROP_ROI_SUB_SX", 0, 14, WO, 0x0000},
	{"Y_CROP_ROI_SUB_SY", 0, 14, WO, 0x0000},
	{"Y_CROP_ROI_SUB_EX", 0, 14, WO, 0x0000},
	{"Y_CROP_ROI_SUB_EY", 0, 14, WO, 0x0000},
	{"Y_REORDER_ON", 0, 1, WO, 0x0},
	{"Y_REORDER_MODE", 0, 1, WO, 0x1},
	{"Y_REORDER_INPUT_MODE", 1, 1, WO, 0x1},
	{"Y_REORDER_INPUT_4PPC", 2, 1, WO, 0x0},
	{"Y_REORDER_UNPACK_FORMAT", 0, 2, WO, 0x0},
	{"Y_REORDER_IN_SIZE_X", 0, 16, WO, 0x0080},
	{"Y_REORDER_IN_SIZE_Y", 16, 16, WO, 0x0080},
	{"Y_REORDER_BLC_ON", 0, 1, WO, 0x0},
	{"Y_REORDER_BLC_BITMASK_ON", 1, 1, WO, 0x0},
	{"Y_REORDER_BLC_PRE_SHIFT", 0, 16, WO, 0x0000},
	{"Y_REORDER_BLC_BITMASK", 16, 16, WO, 0xffff},
	{"Y_REORDER_BLC_OFFSET_BEFORE_GAIN", 0, 16, WO, 0x0000},
	{"Y_REORDER_BLC_OFFSET_AFTER_GAIN", 0, 16, WO, 0x0000},
	{"Y_REORDER_BLC_GAIN", 0, 16, WO, 0x0001},
	{"Y_REORDER_BLC_GAIN_SHIFT", 0, 16, WO, 0x0000},
	{"Y_REORDER_BLC_LOW_LIMIT", 0, 10, WO, 0x000},
	{"Y_REORDER_BLC_HIGH_LIMIT", 0, 10, WO, 0x3ff},
	{"Y_REORDER_CROP_ON", 0, 1, WO, 0x0},
	{"Y_REORDER_CROP_START_X", 0, 16, WO, 0x0000},
	{"Y_REORDER_CROP_START_Y", 16, 16, WO, 0x0000},
	{"Y_REORDER_CROP_SIZE_X", 0, 16, WO, 0x0080},
	{"Y_REORDER_CROP_SIZE_Y", 16, 16, WO, 0x0080},
	{"Y_REORDER_BAYER_ACTIVE_START_X", 0, 15, WO, 0x0000},
	{"Y_REORDER_BAYER_ACTIVE_START_Y", 16, 15, WO, 0x0000},
	{"Y_REORDER_BAYER_ACTIVE_SIZE_X", 0, 15, WO, 0x0000},
	{"Y_REORDER_BAYER_ACTIVE_SIZE_Y", 16, 15, WO, 0x0000},
	{"Y_REORDER_BAYER_UNIT_SIZE_X", 0, 7, WO, 0x04},
	{"Y_REORDER_BAYER_UNIT_SIZE_Y", 16, 7, WO, 0x04},
	{"Y_REORDER_PD_H_REPOS_UNIT_SIZE_X", 0, 5, WO, 0x04},
	{"Y_REORDER_PD_H_REPOS_0", 0, 4, WO, 0x2},
	{"Y_REORDER_PD_H_REPOS_1", 8, 4, WO, 0x3},
	{"Y_REORDER_PD_H_REPOS_2", 16, 4, WO, 0x0},
	{"Y_REORDER_PD_H_REPOS_3", 24, 4, WO, 0x1},
	{"Y_REORDER_PD_H_REPOS_4", 0, 4, WO, 0x0},
	{"Y_REORDER_PD_H_REPOS_5", 8, 4, WO, 0x0},
	{"Y_REORDER_PD_H_REPOS_6", 16, 4, WO, 0x0},
	{"Y_REORDER_PD_H_REPOS_7", 24, 4, WO, 0x0},
	{"Y_REORDER_PD_H_REPOS_8", 0, 4, WO, 0x0},
	{"Y_REORDER_PD_H_REPOS_9", 8, 4, WO, 0x0},
	{"Y_REORDER_PD_H_REPOS_10", 16, 4, WO, 0x0},
	{"Y_REORDER_PD_H_REPOS_11", 24, 4, WO, 0x0},
	{"Y_REORDER_PD_H_REPOS_12", 0, 4, WO, 0x0},
	{"Y_REORDER_PD_H_REPOS_13", 8, 4, WO, 0x0},
	{"Y_REORDER_PD_H_REPOS_14", 16, 4, WO, 0x0},
	{"Y_REORDER_PD_H_REPOS_15", 24, 4, WO, 0x0},
	{"Y_REORDER_PD_LINE_REPOS_UNIT_SIZE_Y", 0, 5, WO, 0x04},
	{"Y_REORDER_PD_LINE_REPOS_0", 0, 5, WO, 0x01},
	{"Y_REORDER_PD_LINE_REPOS_1", 8, 5, WO, 0x02},
	{"Y_REORDER_PD_LINE_REPOS_2", 16, 5, WO, 0x03},
	{"Y_REORDER_PD_LINE_REPOS_3", 24, 5, WO, 0x00},
	{"Y_REORDER_PD_LINE_REPOS_4", 0, 5, WO, 0x00},
	{"Y_REORDER_PD_LINE_REPOS_5", 8, 5, WO, 0x00},
	{"Y_REORDER_PD_LINE_REPOS_6", 16, 5, WO, 0x00},
	{"Y_REORDER_PD_LINE_REPOS_7", 24, 5, WO, 0x00},
	{"Y_REORDER_PD_LINE_REPOS_8", 0, 5, WO, 0x00},
	{"Y_REORDER_PD_LINE_REPOS_9", 8, 5, WO, 0x00},
	{"Y_REORDER_PD_LINE_REPOS_10", 16, 5, WO, 0x00},
	{"Y_REORDER_PD_LINE_REPOS_11", 24, 5, WO, 0x00},
	{"Y_REORDER_PD_LINE_REPOS_12", 0, 5, WO, 0x00},
	{"Y_REORDER_PD_LINE_REPOS_13", 8, 5, WO, 0x00},
	{"Y_REORDER_PD_LINE_REPOS_14", 16, 5, WO, 0x00},
	{"Y_REORDER_PD_LINE_REPOS_15", 24, 5, WO, 0x00},
	{"Y_REORDER_PD_LR_OUT_UNIT_SIZE_X", 0, 5, WO, 0x04},
	{"Y_REORDER_PD_LR_OUT_UNIT_SIZE_Y", 16, 3, WO, 0x4},
	{"Y_REORDER_PD_LR_OUT_L_REPOS_0", 0, 5, WO, 0x00},
	{"Y_REORDER_PD_LR_OUT_L_REPOS_1", 8, 5, WO, 0x04},
	{"Y_REORDER_PD_LR_OUT_L_REPOS_2", 16, 5, WO, 0x08},
	{"Y_REORDER_PD_LR_OUT_L_REPOS_3", 24, 5, WO, 0x0c},
	{"Y_REORDER_PD_LR_OUT_L_REPOS_4", 0, 5, WO, 0x02},
	{"Y_REORDER_PD_LR_OUT_L_REPOS_5", 8, 5, WO, 0x06},
	{"Y_REORDER_PD_LR_OUT_L_REPOS_6", 16, 5, WO, 0x0a},
	{"Y_REORDER_PD_LR_OUT_L_REPOS_7", 24, 5, WO, 0x0e},
	{"Y_REORDER_PD_LR_OUT_L_REPOS_8", 0, 5, WO, 0x00},
	{"Y_REORDER_PD_LR_OUT_L_REPOS_9", 8, 5, WO, 0x00},
	{"Y_REORDER_PD_LR_OUT_L_REPOS_10", 16, 5, WO, 0x00},
	{"Y_REORDER_PD_LR_OUT_L_REPOS_11", 24, 5, WO, 0x00},
	{"Y_REORDER_PD_LR_OUT_L_REPOS_12", 0, 5, WO, 0x00},
	{"Y_REORDER_PD_LR_OUT_L_REPOS_13", 8, 5, WO, 0x00},
	{"Y_REORDER_PD_LR_OUT_L_REPOS_14", 16, 5, WO, 0x00},
	{"Y_REORDER_PD_LR_OUT_L_REPOS_15", 24, 5, WO, 0x00},
	{"Y_REORDER_PD_LR_OUT_R_REPOS_0", 0, 5, WO, 0x01},
	{"Y_REORDER_PD_LR_OUT_R_REPOS_1", 8, 5, WO, 0x05},
	{"Y_REORDER_PD_LR_OUT_R_REPOS_2", 16, 5, WO, 0x09},
	{"Y_REORDER_PD_LR_OUT_R_REPOS_3", 24, 5, WO, 0x0d},
	{"Y_REORDER_PD_LR_OUT_R_REPOS_4", 0, 5, WO, 0x03},
	{"Y_REORDER_PD_LR_OUT_R_REPOS_5", 8, 5, WO, 0x07},
	{"Y_REORDER_PD_LR_OUT_R_REPOS_6", 16, 5, WO, 0x0b},
	{"Y_REORDER_PD_LR_OUT_R_REPOS_7", 24, 5, WO, 0x0f},
	{"Y_REORDER_PD_LR_OUT_R_REPOS_8", 0, 5, WO, 0x00},
	{"Y_REORDER_PD_LR_OUT_R_REPOS_9", 8, 5, WO, 0x00},
	{"Y_REORDER_PD_LR_OUT_R_REPOS_10", 16, 5, WO, 0x00},
	{"Y_REORDER_PD_LR_OUT_R_REPOS_11", 24, 5, WO, 0x00},
	{"Y_REORDER_PD_LR_OUT_R_REPOS_12", 0, 5, WO, 0x00},
	{"Y_REORDER_PD_LR_OUT_R_REPOS_13", 8, 5, WO, 0x00},
	{"Y_REORDER_PD_LR_OUT_R_REPOS_14", 16, 5, WO, 0x00},
	{"Y_REORDER_PD_LR_OUT_R_REPOS_15", 24, 5, WO, 0x00},
	{"Y_REORDER_BIN_RATIO_H", 0, 3, WO, 0x0},
	{"Y_REORDER_BIN_RATIO_V", 16, 3, WO, 0x0},
	{"Y_REORDER_BIN_RSHIFT", 0, 4, WO, 0x0},
	{"Y_REORDER_BIN_ROUND", 16, 14, WO, 0x0000},
	{"Y_REORDER_LINEBUF_SIZE", 0, 16, WO, 0x0000},
	{"Y_REORDER_CRC_0_SEED", 0, 8, RW, 0x00},
	{"Y_REORDER_CRC_0_RESULT", 8, 8, RO, 0x00},
	{"Y_REORDER_SUB_ON", 0, 1, WO, 0x0},
	{"Y_REORDER_SUB_MODE", 0, 1, WO, 0x1},
	{"Y_REORDER_SUB_INPUT_MODE", 1, 1, WO, 0x1},
	{"Y_REORDER_SUB_INPUT_4PPC", 2, 1, WO, 0x0},
	{"Y_REORDER_SUB_UNPACK_FORMAT", 0, 2, WO, 0x0},
	{"Y_REORDER_SUB_IN_SIZE_X", 0, 16, WO, 0x0080},
	{"Y_REORDER_SUB_IN_SIZE_Y", 16, 16, WO, 0x0080},
	{"Y_REORDER_SUB_BLC_ON", 0, 1, WO, 0x0},
	{"Y_REORDER_SUB_BLC_BITMASK_ON", 1, 1, WO, 0x0},
	{"Y_REORDER_SUB_BLC_PRE_SHIFT", 0, 16, WO, 0x0000},
	{"Y_REORDER_SUB_BLC_BITMASK", 16, 16, WO, 0xffff},
	{"Y_REORDER_SUB_BLC_OFFSET_BEFORE_GAIN", 0, 16, WO, 0x0000},
	{"Y_REORDER_SUB_BLC_OFFSET_AFTER_GAIN", 0, 16, WO, 0x0000},
	{"Y_REORDER_SUB_BLC_GAIN", 0, 16, WO, 0x0001},
	{"Y_REORDER_SUB_BLC_GAIN_SHIFT", 0, 16, WO, 0x0000},
	{"Y_REORDER_SUB_BLC_LOW_LIMIT", 0, 10, WO, 0x000},
	{"Y_REORDER_SUB_BLC_HIGH_LIMIT", 0, 10, WO, 0x3ff},
	{"Y_REORDER_SUB_CROP_ON", 0, 1, WO, 0x0},
	{"Y_REORDER_SUB_CROP_START_X", 0, 16, WO, 0x0000},
	{"Y_REORDER_SUB_CROP_START_Y", 16, 16, WO, 0x0000},
	{"Y_REORDER_SUB_CROP_SIZE_X", 0, 16, WO, 0x0080},
	{"Y_REORDER_SUB_CROP_SIZE_Y", 16, 16, WO, 0x0080},
	{"Y_REORDER_SUB_PD_H_REPOS_UNIT_SIZE_X", 0, 5, WO, 0x04},
	{"Y_REORDER_SUB_PD_H_REPOS_0", 0, 4, WO, 0x2},
	{"Y_REORDER_SUB_PD_H_REPOS_1", 8, 4, WO, 0x3},
	{"Y_REORDER_SUB_PD_H_REPOS_2", 16, 4, WO, 0x0},
	{"Y_REORDER_SUB_PD_H_REPOS_3", 24, 4, WO, 0x1},
	{"Y_REORDER_SUB_PD_H_REPOS_4", 0, 4, WO, 0x0},
	{"Y_REORDER_SUB_PD_H_REPOS_5", 8, 4, WO, 0x0},
	{"Y_REORDER_SUB_PD_H_REPOS_6", 16, 4, WO, 0x0},
	{"Y_REORDER_SUB_PD_H_REPOS_7", 24, 4, WO, 0x0},
	{"Y_REORDER_SUB_PD_H_REPOS_8", 0, 4, WO, 0x0},
	{"Y_REORDER_SUB_PD_H_REPOS_9", 8, 4, WO, 0x0},
	{"Y_REORDER_SUB_PD_H_REPOS_10", 16, 4, WO, 0x0},
	{"Y_REORDER_SUB_PD_H_REPOS_11", 24, 4, WO, 0x0},
	{"Y_REORDER_SUB_PD_H_REPOS_12", 0, 4, WO, 0x0},
	{"Y_REORDER_SUB_PD_H_REPOS_13", 8, 4, WO, 0x0},
	{"Y_REORDER_SUB_PD_H_REPOS_14", 16, 4, WO, 0x0},
	{"Y_REORDER_SUB_PD_H_REPOS_15", 24, 4, WO, 0x0},
	{"Y_REORDER_SUB_PD_LINE_REPOS_UNIT_SIZE_Y", 0, 5, WO, 0x04},
	{"Y_REORDER_SUB_PD_LINE_REPOS_0", 0, 5, WO, 0x01},
	{"Y_REORDER_SUB_PD_LINE_REPOS_1", 8, 5, WO, 0x02},
	{"Y_REORDER_SUB_PD_LINE_REPOS_2", 16, 5, WO, 0x03},
	{"Y_REORDER_SUB_PD_LINE_REPOS_3", 24, 5, WO, 0x00},
	{"Y_REORDER_SUB_PD_LINE_REPOS_4", 0, 5, WO, 0x00},
	{"Y_REORDER_SUB_PD_LINE_REPOS_5", 8, 5, WO, 0x00},
	{"Y_REORDER_SUB_PD_LINE_REPOS_6", 16, 5, WO, 0x00},
	{"Y_REORDER_SUB_PD_LINE_REPOS_7", 24, 5, WO, 0x00},
	{"Y_REORDER_SUB_PD_LINE_REPOS_8", 0, 5, WO, 0x00},
	{"Y_REORDER_SUB_PD_LINE_REPOS_9", 8, 5, WO, 0x00},
	{"Y_REORDER_SUB_PD_LINE_REPOS_10", 16, 5, WO, 0x00},
	{"Y_REORDER_SUB_PD_LINE_REPOS_11", 24, 5, WO, 0x00},
	{"Y_REORDER_SUB_PD_LINE_REPOS_12", 0, 5, WO, 0x00},
	{"Y_REORDER_SUB_PD_LINE_REPOS_13", 8, 5, WO, 0x00},
	{"Y_REORDER_SUB_PD_LINE_REPOS_14", 16, 5, WO, 0x00},
	{"Y_REORDER_SUB_PD_LINE_REPOS_15", 24, 5, WO, 0x00},
	{"Y_REORDER_SUB_PD_LR_OUT_UNIT_SIZE_X", 0, 5, WO, 0x04},
	{"Y_REORDER_SUB_PD_LR_OUT_UNIT_SIZE_Y", 16, 3, WO, 0x4},
	{"Y_REORDER_SUB_PD_LR_OUT_L_REPOS_0", 0, 5, WO, 0x00},
	{"Y_REORDER_SUB_PD_LR_OUT_L_REPOS_1", 8, 5, WO, 0x04},
	{"Y_REORDER_SUB_PD_LR_OUT_L_REPOS_2", 16, 5, WO, 0x08},
	{"Y_REORDER_SUB_PD_LR_OUT_L_REPOS_3", 24, 5, WO, 0x0c},
	{"Y_REORDER_SUB_PD_LR_OUT_L_REPOS_4", 0, 5, WO, 0x02},
	{"Y_REORDER_SUB_PD_LR_OUT_L_REPOS_5", 8, 5, WO, 0x06},
	{"Y_REORDER_SUB_PD_LR_OUT_L_REPOS_6", 16, 5, WO, 0x0a},
	{"Y_REORDER_SUB_PD_LR_OUT_L_REPOS_7", 24, 5, WO, 0x0e},
	{"Y_REORDER_SUB_PD_LR_OUT_L_REPOS_8", 0, 5, WO, 0x00},
	{"Y_REORDER_SUB_PD_LR_OUT_L_REPOS_9", 8, 5, WO, 0x00},
	{"Y_REORDER_SUB_PD_LR_OUT_L_REPOS_10", 16, 5, WO, 0x00},
	{"Y_REORDER_SUB_PD_LR_OUT_L_REPOS_11", 24, 5, WO, 0x00},
	{"Y_REORDER_SUB_PD_LR_OUT_L_REPOS_12", 0, 5, WO, 0x00},
	{"Y_REORDER_SUB_PD_LR_OUT_L_REPOS_13", 8, 5, WO, 0x00},
	{"Y_REORDER_SUB_PD_LR_OUT_L_REPOS_14", 16, 5, WO, 0x00},
	{"Y_REORDER_SUB_PD_LR_OUT_L_REPOS_15", 24, 5, WO, 0x00},
	{"Y_REORDER_SUB_PD_LR_OUT_R_REPOS_0", 0, 5, WO, 0x01},
	{"Y_REORDER_SUB_PD_LR_OUT_R_REPOS_1", 8, 5, WO, 0x05},
	{"Y_REORDER_SUB_PD_LR_OUT_R_REPOS_2", 16, 5, WO, 0x09},
	{"Y_REORDER_SUB_PD_LR_OUT_R_REPOS_3", 24, 5, WO, 0x0d},
	{"Y_REORDER_SUB_PD_LR_OUT_R_REPOS_4", 0, 5, WO, 0x03},
	{"Y_REORDER_SUB_PD_LR_OUT_R_REPOS_5", 8, 5, WO, 0x07},
	{"Y_REORDER_SUB_PD_LR_OUT_R_REPOS_6", 16, 5, WO, 0x0b},
	{"Y_REORDER_SUB_PD_LR_OUT_R_REPOS_7", 24, 5, WO, 0x0f},
	{"Y_REORDER_SUB_PD_LR_OUT_R_REPOS_8", 0, 5, WO, 0x00},
	{"Y_REORDER_SUB_PD_LR_OUT_R_REPOS_9", 8, 5, WO, 0x00},
	{"Y_REORDER_SUB_PD_LR_OUT_R_REPOS_10", 16, 5, WO, 0x00},
	{"Y_REORDER_SUB_PD_LR_OUT_R_REPOS_11", 24, 5, WO, 0x00},
	{"Y_REORDER_SUB_PD_LR_OUT_R_REPOS_12", 0, 5, WO, 0x00},
	{"Y_REORDER_SUB_PD_LR_OUT_R_REPOS_13", 8, 5, WO, 0x00},
	{"Y_REORDER_SUB_PD_LR_OUT_R_REPOS_14", 16, 5, WO, 0x00},
	{"Y_REORDER_SUB_PD_LR_OUT_R_REPOS_15", 24, 5, WO, 0x00},
	{"Y_REORDER_SUB_BIN_RATIO_H", 0, 3, WO, 0x0},
	{"Y_REORDER_SUB_BIN_RATIO_V", 16, 3, WO, 0x0},
	{"Y_REORDER_SUB_BIN_RSHIFT", 0, 4, WO, 0x0},
	{"Y_REORDER_SUB_BIN_ROUND", 16, 14, WO, 0x0000},
	{"Y_REORDER_SUB_LINEBUF_SIZE", 0, 16, WO, 0x0000},
	{"Y_REORDER_SUB_CRC_0_SEED", 0, 8, RW, 0x00},
	{"Y_REORDER_SUB_CRC_0_RESULT", 8, 8, RO, 0x00},
	{"Y_BPC_BYPASS", 0, 1, WO, 0x0},
	{"Y_BPC_STATIC_POS_NUM", 0, 10, WO, 0x000},
	{"Y_BPC_STATIC_POS_ADDR", 0, 10, RW, 0x000},
	{"Y_BPC_STATIC_POS_DATA", 0, 32, RW, 0x00000000},
	{"Y_BPC_CROP_SX", 0, 14, WO, 0x0000},
	{"Y_BPC_CROP_SY", 16, 14, WO, 0x0000},
	{"Y_BPC_CRC_SEED", 0, 8, RW, 0x00},
	{"Y_BPC_CRC_RESULT", 8, 8, RO, 0x00},
	{"Y_BPC_SUB_BYPASS", 0, 1, WO, 0x0},
	{"Y_BPC_SUB_STATIC_POS_NUM", 0, 10, WO, 0x000},
	{"Y_BPC_SUB_STATIC_POS_ADDR", 0, 10, RW, 0x000},
	{"Y_BPC_SUB_STATIC_POS_DATA", 0, 32, RW, 0x00000000},
	{"Y_BPC_SUB_CROP_SX", 0, 14, WO, 0x0000},
	{"Y_BPC_SUB_CROP_SY", 16, 14, WO, 0x0000},
	{"Y_BPC_SUB_CRC_SEED", 0, 8, RW, 0x00},
	{"Y_BPC_SUB_CRC_RESULT", 8, 8, RO, 0x00},
	{"Y_ALC_ON", 0, 1, WO, 0x0},
	{"Y_ALC_ROI_SX", 0, 14, WO, 0x0000},
	{"Y_ALC_ROI_SY", 0, 14, WO, 0x0000},
	{"Y_ALC_LUT_TYPE", 0, 4, WO, 0x0},
	{"Y_ALC_GAP_H", 0, 10, WO, 0x006},
	{"Y_ALC_GAP_V", 0, 10, WO, 0x002},
	{"Y_ALC_GAP_H_INV", 0, 16, WO, 0x0000},
	{"Y_ALC_GAP_V_INV", 0, 16, WO, 0x0000},
	{"Y_ALC_GAP_H_MARGIN", 0, 10, WO, 0x000},
	{"Y_ALC_GAP_V_MARGIN", 0, 10, WO, 0x000},
	{"Y_ALC_GAP_H_MARGIN_INV", 0, 16, WO, 0x0000},
	{"Y_ALC_GAP_V_MARGIN_INV", 0, 16, WO, 0x0000},
	{"Y_ALC_POS_INTERP_ON", 0, 1, WO, 0x0},
	{"Y_ALC_POS_WEIGHT_INF", 0, 12, WO, 0x000},
	{"Y_ALC_POS_WEIGHT_MAC", 0, 12, WO, 0x000},
	{"Y_ALC_GAIN_SHIFT", 0, 4, WO, 0x0},
	{"Y_ALC_MAX_VAL", 0, 10, WO, 0x000},
	{"Y_ALC_LUT_INIT_TYPE", 0, 3, RW, 0x0},
	{"Y_ALC_LUT_INIT_ADDR", 0, 9, RW, 0x000},
	{"Y_ALC_LUT_INIT_DATA", 0, 24, RW, 0x000000},
	{"Y_ALC_OFFSET_I", 0, 15, WO, 0x0000},
	{"Y_ALC_OFFSET_O", 0, 15, WO, 0x0000},
	{"Y_ALC_REF_SIZE_X", 0, 14, WO, 0x0000},
	{"Y_ALC_REF_SIZE_Y", 0, 14, WO, 0x0000},
	{"Y_ALC_GAP_AUTO_SET", 0, 1, WO, 0x0},
	{"Y_ALC_CRC_SEED", 0, 8, RW, 0x00},
	{"Y_ALC_CRC_RESULT", 8, 8, RO, 0x00},
	{"Y_ALC_SUB_ON", 0, 1, WO, 0x0},
	{"Y_ALC_SUB_ROI_SX", 0, 14, WO, 0x0000},
	{"Y_ALC_SUB_ROI_SY", 0, 14, WO, 0x0000},
	{"Y_ALC_SUB_LUT_TYPE", 0, 4, WO, 0x0},
	{"Y_ALC_SUB_GAP_H", 0, 10, WO, 0x006},
	{"Y_ALC_SUB_GAP_V", 0, 10, WO, 0x002},
	{"Y_ALC_SUB_GAP_H_INV", 0, 16, WO, 0x0000},
	{"Y_ALC_SUB_GAP_V_INV", 0, 16, WO, 0x0000},
	{"Y_ALC_SUB_GAP_H_MARGIN", 0, 10, WO, 0x000},
	{"Y_ALC_SUB_GAP_V_MARGIN", 0, 10, WO, 0x000},
	{"Y_ALC_SUB_GAP_H_MARGIN_INV", 0, 16, WO, 0x0000},
	{"Y_ALC_SUB_GAP_V_MARGIN_INV", 0, 16, WO, 0x0000},
	{"Y_ALC_SUB_POS_INTERP_ON", 0, 1, WO, 0x0},
	{"Y_ALC_SUB_POS_WEIGHT_INF", 0, 12, WO, 0x000},
	{"Y_ALC_SUB_POS_WEIGHT_MAC", 0, 12, WO, 0x000},
	{"Y_ALC_SUB_GAIN_SHIFT", 0, 4, WO, 0x0},
	{"Y_ALC_SUB_MAX_VAL", 0, 10, WO, 0x000},
	{"Y_ALC_SUB_LUT_INIT_TYPE", 0, 3, RW, 0x0},
	{"Y_ALC_SUB_LUT_ADDR", 0, 9, RW, 0x000},
	{"Y_ALC_SUB_LUT_DATA", 0, 24, RW, 0x000000},
	{"Y_ALC_SUB_OFFSET_I", 0, 15, WO, 0x0000},
	{"Y_ALC_SUB_OFFSET_O", 0, 15, WO, 0x0000},
	{"Y_ALC_SUB_REF_SIZE_X", 0, 14, WO, 0x0000},
	{"Y_ALC_SUB_REF_SIZE_Y", 0, 14, WO, 0x0000},
	{"Y_ALC_SUB_GAP_AUTO_SET", 0, 1, WO, 0x0},
	{"Y_ALC_SUB_CRC_SEED", 0, 8, RW, 0x00},
	{"Y_ALC_SUB_CRC_RESULT", 8, 8, RO, 0x00},
	{"Y_GAMMA_ON", 0, 1, WO, 0x0},
	{"Y_GAMMA_LUT_X_00", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_00", 16, 10, WO, 0x000},
	{"Y_GAMMA_LUT_X_01", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_01", 16, 10, WO, 0x000},
	{"Y_GAMMA_LUT_X_02", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_02", 16, 10, WO, 0x000},
	{"Y_GAMMA_LUT_X_03", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_03", 16, 10, WO, 0x000},
	{"Y_GAMMA_LUT_X_04", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_04", 16, 10, WO, 0x000},
	{"Y_GAMMA_LUT_X_05", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_05", 16, 10, WO, 0x000},
	{"Y_GAMMA_LUT_X_06", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_06", 16, 10, WO, 0x000},
	{"Y_GAMMA_LUT_X_07", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_07", 16, 10, WO, 0x000},
	{"Y_GAMMA_LUT_X_08", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_08", 16, 10, WO, 0x000},
	{"Y_GAMMA_LUT_X_09", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_09", 16, 10, WO, 0x000},
	{"Y_GAMMA_LUT_X_10", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_10", 16, 10, WO, 0x000},
	{"Y_GAMMA_LUT_X_11", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_11", 16, 10, WO, 0x000},
	{"Y_GAMMA_LUT_X_12", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_12", 16, 10, WO, 0x000},
	{"Y_GAMMA_LUT_X_13", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_13", 16, 10, WO, 0x000},
	{"Y_GAMMA_LUT_X_14", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_14", 16, 10, WO, 0x000},
	{"Y_GAMMA_LUT_X_15", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_15", 16, 10, WO, 0x000},
	{"Y_GAMMA_LUT_X_16", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_16", 16, 10, WO, 0x000},
	{"Y_GAMMA_LUT_X_17", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_17", 16, 10, WO, 0x000},
	{"Y_GAMMA_LUT_X_18", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_18", 16, 10, WO, 0x000},
	{"Y_GAMMA_LUT_X_19", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_19", 16, 10, WO, 0x000},
	{"Y_GAMMA_LUT_X_20", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_20", 16, 10, WO, 0x000},
	{"Y_GAMMA_LUT_X_21", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_21", 16, 10, WO, 0x000},
	{"Y_GAMMA_LUT_X_22", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_22", 16, 10, WO, 0x000},
	{"Y_GAMMA_LUT_X_23", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_23", 16, 10, WO, 0x000},
	{"Y_GAMMA_LUT_X_24", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_24", 16, 10, WO, 0x000},
	{"Y_GAMMA_LUT_X_25", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_25", 16, 10, WO, 0x000},
	{"Y_GAMMA_LUT_X_26", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_26", 16, 10, WO, 0x000},
	{"Y_GAMMA_LUT_X_27", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_27", 16, 10, WO, 0x000},
	{"Y_GAMMA_LUT_X_28", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_28", 16, 10, WO, 0x000},
	{"Y_GAMMA_LUT_X_29", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_29", 16, 10, WO, 0x000},
	{"Y_GAMMA_LUT_X_30", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_30", 16, 10, WO, 0x000},
	{"Y_GAMMA_LUT_X_31", 0, 10, WO, 0x000},
	{"Y_GAMMA_LUT_Y_31", 16, 10, WO, 0x000},
	{"Y_GAMMA_CRC_SEED", 0, 8, RW, 0x00},
	{"Y_GAMMA_CRC_RESULT", 8, 8, RO, 0x00},
	{"Y_GAMMA_SUB_ON", 0, 1, WO, 0x0},
	{"Y_GAMMA_SUB_LUT_X_00", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_00", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_X_01", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_01", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_X_02", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_02", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_X_03", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_03", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_X_04", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_04", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_X_05", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_05", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_X_06", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_06", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_X_07", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_07", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_X_08", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_08", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_X_09", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_09", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_X_10", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_10", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_X_11", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_11", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_X_12", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_12", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_X_13", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_13", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_X_14", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_14", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_X_15", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_15", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_X_16", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_16", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_X_17", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_17", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_X_18", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_18", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_X_19", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_19", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_X_20", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_20", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_X_21", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_21", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_X_22", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_22", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_X_23", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_23", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_X_24", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_24", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_X_25", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_25", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_X_26", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_26", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_X_27", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_27", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_X_28", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_28", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_X_29", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_29", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_X_30", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_30", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_X_31", 0, 10, WO, 0x000},
	{"Y_GAMMA_SUB_LUT_Y_31", 16, 10, WO, 0x000},
	{"Y_GAMMA_SUB_CRC_SEED", 0, 8, RW, 0x00},
	{"Y_GAMMA_SUB_CRC_RESULT", 8, 8, RO, 0x00},
	{"Y_PDSTAT_SAT_ON", 0, 1, WO, 0x0},
	{"Y_PDSTAT_SAT_LV0", 0, 10, WO, 0x000},
	{"Y_PDSTAT_SAT_LV1", 0, 10, WO, 0x000},
	{"Y_PDSTAT_SAT_LV2", 0, 10, WO, 0x000},
	{"Y_PDSTAT_SAT_SRC", 0, 2, WO, 0x0},
	{"Y_PDSTAT_SAT_CNT_SHIFT", 0, 3, WO, 0x0},
	{"Y_PDSTAT_PRE_H_B2_EN", 0, 1, WO, 0x0},
	{"Y_PDSTAT_PRE_H_I0_G0", 0, 9, WO, 0x000},
	{"Y_PDSTAT_PRE_H_I0_K01", 0, 10, WO, 0x000},
	{"Y_PDSTAT_PRE_H_I0_K02", 0, 9, WO, 0x000},
	{"Y_PDSTAT_PRE_H_I0_FTYPE0", 0, 2, WO, 0x0},
	{"Y_PDSTAT_PRE_H_I0_G1", 0, 9, WO, 0x000},
	{"Y_PDSTAT_PRE_H_I0_K11", 0, 10, WO, 0x000},
	{"Y_PDSTAT_PRE_H_I0_K12", 0, 9, WO, 0x000},
	{"Y_PDSTAT_PRE_H_I0_C11", 0, 5, WO, 0x00},
	{"Y_PDSTAT_PRE_H_I0_C12", 0, 2, WO, 0x0},
	{"Y_PDSTAT_PRE_H_I0_G2", 0, 9, WO, 0x000},
	{"Y_PDSTAT_PRE_H_I0_K21", 0, 10, WO, 0x000},
	{"Y_PDSTAT_PRE_H_I0_K22", 0, 9, WO, 0x000},
	{"Y_PDSTAT_PRE_H_I0_C21", 0, 5, WO, 0x00},
	{"Y_PDSTAT_PRE_H_I0_C22", 0, 2, WO, 0x0},
	{"Y_PDSTAT_PRE_H_I0_BY0", 0, 1, WO, 0x0},
	{"Y_PDSTAT_PRE_H_I0_BY1", 0, 1, WO, 0x0},
	{"Y_PDSTAT_PRE_H_I0_BY2", 0, 1, WO, 0x0},
	{"Y_PDSTAT_PRE_H_I1_G0", 0, 9, WO, 0x000},
	{"Y_PDSTAT_PRE_H_I1_K01", 0, 10, WO, 0x000},
	{"Y_PDSTAT_PRE_H_I1_K02", 0, 9, WO, 0x000},
	{"Y_PDSTAT_PRE_H_I1_FTYPE0", 0, 2, WO, 0x0},
	{"Y_PDSTAT_PRE_H_I1_G1", 0, 9, WO, 0x000},
	{"Y_PDSTAT_PRE_H_I1_K11", 0, 10, WO, 0x000},
	{"Y_PDSTAT_PRE_H_I1_K12", 0, 9, WO, 0x000},
	{"Y_PDSTAT_PRE_H_I1_C11", 0, 5, WO, 0x00},
	{"Y_PDSTAT_PRE_H_I1_C12", 0, 2, WO, 0x0},
	{"Y_PDSTAT_PRE_H_I1_G2", 0, 9, WO, 0x000},
	{"Y_PDSTAT_PRE_H_I1_K21", 0, 10, WO, 0x000},
	{"Y_PDSTAT_PRE_H_I1_K22", 0, 9, WO, 0x000},
	{"Y_PDSTAT_PRE_H_I1_C21", 0, 5, WO, 0x00},
	{"Y_PDSTAT_PRE_H_I1_C22", 0, 2, WO, 0x0},
	{"Y_PDSTAT_PRE_H_I1_BY0", 0, 1, WO, 0x0},
	{"Y_PDSTAT_PRE_H_I1_BY1", 0, 1, WO, 0x0},
	{"Y_PDSTAT_PRE_H_I1_BY2", 0, 1, WO, 0x0},
	{"Y_PDSTAT_PRE_H_I2_G0", 0, 9, WO, 0x000},
	{"Y_PDSTAT_PRE_H_I2_K01", 0, 10, WO, 0x000},
	{"Y_PDSTAT_PRE_H_I2_K02", 0, 9, WO, 0x000},
	{"Y_PDSTAT_PRE_H_I2_FTYPE0", 0, 2, WO, 0x0},
	{"Y_PDSTAT_PRE_H_I2_G1", 0, 9, WO, 0x000},
	{"Y_PDSTAT_PRE_H_I2_K11", 0, 10, WO, 0x000},
	{"Y_PDSTAT_PRE_H_I2_K12", 0, 9, WO, 0x000},
	{"Y_PDSTAT_PRE_H_I2_C11", 0, 5, WO, 0x00},
	{"Y_PDSTAT_PRE_H_I2_C12", 0, 2, WO, 0x0},
	{"Y_PDSTAT_PRE_H_I2_G2", 0, 9, WO, 0x000},
	{"Y_PDSTAT_PRE_H_I2_K21", 0, 10, WO, 0x000},
	{"Y_PDSTAT_PRE_H_I2_K22", 0, 9, WO, 0x000},
	{"Y_PDSTAT_PRE_H_I2_C21", 0, 5, WO, 0x00},
	{"Y_PDSTAT_PRE_H_I2_C22", 0, 2, WO, 0x0},
	{"Y_PDSTAT_PRE_H_I2_BY0", 0, 1, WO, 0x0},
	{"Y_PDSTAT_PRE_H_I2_BY1", 0, 1, WO, 0x0},
	{"Y_PDSTAT_PRE_H_I2_BY2", 0, 1, WO, 0x0},
	{"Y_PDSTAT_PRE_H_BIN_H_B0_NUM", 0, 3, WO, 0x0},
	{"Y_PDSTAT_PRE_H_BIN_H_B1_NUM", 0, 3, WO, 0x0},
	{"Y_PDSTAT_PRE_H_BIN_H_B2_NUM", 0, 3, WO, 0x0},
	{"Y_PDSTAT_PRE_H_BIN_FIRST", 0, 1, WO, 0x0},
	{"Y_PDSTAT_XCOR_H_ON", 0, 1, WO, 0x0},
	{"Y_PDSTAT_XCOR_H_PHASE_RANGE", 0, 3, WO, 0x0},
	{"Y_PDSTAT_XCOR_H_I0_CORING", 0, 1, WO, 0x0},
	{"Y_PDSTAT_XCOR_H_I1_CORING", 0, 1, WO, 0x0},
	{"Y_PDSTAT_XCOR_H_I2_CORING", 0, 1, WO, 0x0},
	{"Y_PDSTAT_XCOR_H_COR_TYPE_B0", 0, 1, WO, 0x0},
	{"Y_PDSTAT_XCOR_H_COR_TYPE_B1", 0, 1, WO, 0x0},
	{"Y_PDSTAT_XCOR_H_COR_TYPE_B2", 0, 1, WO, 0x0},
	{"Y_PDSTAT_XCOR_H_CORING_TH_B0", 0, 14, WO, 0x0000},
	{"Y_PDSTAT_XCOR_H_CORING_TH_B1", 0, 14, WO, 0x0000},
	{"Y_PDSTAT_XCOR_H_CORING_TH_B2", 0, 14, WO, 0x0000},
	{"Y_PDSTAT_XCOR_H_CORING_TY", 0, 1, WO, 0x0},
	{"Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B0", 0, 4, WO, 0x0},
	{"Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B1", 0, 4, WO, 0x0},
	{"Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B2", 0, 4, WO, 0x0},
	{"Y_PDSTAT_IN_SIZE_X", 0, 12, WO, 0x100},
	{"Y_PDSTAT_IN_SIZE_Y", 0, 12, WO, 0x020},
	{"Y_PDSTAT_SUB_IN_SIZE_X", 0, 12, WO, 0x100},
	{"Y_PDSTAT_SUB_IN_SIZE_Y", 0, 12, WO, 0x020},
	{"Y_PDSTAT_ROI_MAIN_SROI", 0, 3, WO, 0x1},
	{"Y_PDSTAT_ROI_MAIN_S0SX", 0, 12, WO, 0x000},
	{"Y_PDSTAT_ROI_MAIN_S0SY", 0, 12, WO, 0x000},
	{"Y_PDSTAT_ROI_MAIN_S0EX", 0, 12, WO, 0x0ff},
	{"Y_PDSTAT_ROI_MAIN_S0EY", 0, 12, WO, 0x01f},
	{"Y_PDSTAT_ROI_MAIN_S1SX", 0, 12, WO, 0x000},
	{"Y_PDSTAT_ROI_MAIN_S1SY", 0, 12, WO, 0x000},
	{"Y_PDSTAT_ROI_MAIN_S1EX", 0, 12, WO, 0x000},
	{"Y_PDSTAT_ROI_MAIN_S1EY", 0, 12, WO, 0x000},
	{"Y_PDSTAT_ROI_MAIN_S2SX", 0, 12, WO, 0x000},
	{"Y_PDSTAT_ROI_MAIN_S2SY", 0, 12, WO, 0x000},
	{"Y_PDSTAT_ROI_MAIN_S2EX", 0, 12, WO, 0x000},
	{"Y_PDSTAT_ROI_MAIN_S2EY", 0, 12, WO, 0x000},
	{"Y_PDSTAT_ROI_MAIN_S3SX", 0, 12, WO, 0x000},
	{"Y_PDSTAT_ROI_MAIN_S3SY", 0, 12, WO, 0x000},
	{"Y_PDSTAT_ROI_MAIN_S3EX", 0, 12, WO, 0x000},
	{"Y_PDSTAT_ROI_MAIN_S3EY", 0, 12, WO, 0x000},
	{"Y_PDSTAT_ROI_MAIN_MWM_CX", 0, 12, WO, 0x014},
	{"Y_PDSTAT_ROI_MAIN_MWM_CY", 0, 12, WO, 0x014},
	{"Y_PDSTAT_ROI_MAIN_MWM_SX", 0, 12, WO, 0x000},
	{"Y_PDSTAT_ROI_MAIN_MWM_SY", 0, 12, WO, 0x000},
	{"Y_PDSTAT_ROI_MAIN_MWM_EX", 0, 12, WO, 0x0ff},
	{"Y_PDSTAT_ROI_MAIN_MWM_EY", 0, 12, WO, 0x01f},
	{"Y_PDSTAT_ROI_MAIN_MWS_ON", 0, 1, WO, 0x1},
	{"Y_PDSTAT_ROI_MAIN_MWS_SX", 0, 12, WO, 0x000},
	{"Y_PDSTAT_ROI_MAIN_MWS_SY", 0, 12, WO, 0x000},
	{"Y_PDSTAT_ROI_MAIN_MWS_SIZE_X", 0, 12, WO, 0x014},
	{"Y_PDSTAT_ROI_MAIN_MWS_SIZE_Y", 0, 12, WO, 0x00a},
	{"Y_PDSTAT_ROI_MAIN_MWS_GAP_X", 0, 12, WO, 0x001},
	{"Y_PDSTAT_ROI_MAIN_MWS_GAP_Y", 0, 12, WO, 0x001},
	{"Y_PDSTAT_ROI_MAIN_MWS_NO_X", 0, 5, WO, 0x02},
	{"Y_PDSTAT_ROI_MAIN_MWS_NO_Y", 0, 4, WO, 0x2},
	{"Y_PDSTAT_XCOR_H_INVALID_EXCEPT_ON", 0, 1, WO, 0x0},
	{"Y_PDSTAT_XCOR_H_INVALID_LOW_TH", 0, 10, WO, 0x000},
	{"Y_PDSTAT_XCOR_H_INVALID_HIGH_TH", 0, 10, WO, 0x000},
	{"Y_PDSTAT_XCOR_H_INVALID_LEFT_PIX", 0, 6, WO, 0x00},
	{"Y_PDSTAT_XCOR_H_INVALID_RIGHT_PIX", 0, 4, WO, 0x0},
	{"Y_PDSTAT_FRAME_NO", 0, 32, WO, 0x00000000},
	{"Y_PDSTAT_DUMP_MODE", 0, 2, WO, 0x0},
	{"WDMA_STAT_EN", 0, 1, WO, 0x0},
	{"WDMA_STAT_COMP_SBWC_EN", 0, 2, WO, 0x0},
	{"WDMA_STAT_DATA_FORMAT_BAYER", 0, 32, WO, 0x10000002},
	{"WDMA_STAT_MONO_MODE", 0, 1, WO, 0x0},
	{"WDMA_STAT_AUTO_FLUSH_EN", 0, 1, WO, 0x0},
	{"WDMA_STAT_WIDTH", 0, 17, WO, 0x00020},
	{"WDMA_STAT_HEIGHT", 0, 14, WO, 0x0020},
	{"WDMA_STAT_IMG_STRIDE_1P", 0, 19, WO, 0x00020},
	{"WDMA_STAT_MAX_MO", 0, 9, WO, 0x100},
	{"WDMA_STAT_LINEGAP", 0, 16, WO, 0x0001},
	{"WDMA_STAT_MAX_BL", 0, 5, WO, 0x10},
	{"WDMA_STAT_BUSINFO", 0, 10, WO, 0x000},
	{"WDMA_STAT_IMG_BASE_ADDR_1P_FRO0", 0, 32, WO, 0x00000000},
	{"WDMA_STAT_IMG_BASE_ADDR_1P_FRO1", 0, 32, WO, 0x00000000},
	{"WDMA_STAT_IMG_BASE_ADDR_1P_FRO2", 0, 32, WO, 0x00000000},
	{"WDMA_STAT_IMG_BASE_ADDR_1P_FRO3", 0, 32, WO, 0x00000000},
	{"WDMA_STAT_IMG_BASE_ADDR_1P_FRO4", 0, 32, WO, 0x00000000},
	{"WDMA_STAT_IMG_BASE_ADDR_1P_FRO5", 0, 32, WO, 0x00000000},
	{"WDMA_STAT_IMG_BASE_ADDR_1P_FRO6", 0, 32, WO, 0x00000000},
	{"WDMA_STAT_IMG_BASE_ADDR_1P_FRO7", 0, 32, WO, 0x00000000},
	{"WDMA_STAT_IMG_BASE_ADDR_1P_FRO0_LSB_4B", 0, 4, WO, 0x0},
	{"WDMA_STAT_IMG_BASE_ADDR_1P_FRO1_LSB_4B", 0, 4, WO, 0x0},
	{"WDMA_STAT_IMG_BASE_ADDR_1P_FRO2_LSB_4B", 0, 4, WO, 0x0},
	{"WDMA_STAT_IMG_BASE_ADDR_1P_FRO3_LSB_4B", 0, 4, WO, 0x0},
	{"WDMA_STAT_IMG_BASE_ADDR_1P_FRO4_LSB_4B", 0, 4, WO, 0x0},
	{"WDMA_STAT_IMG_BASE_ADDR_1P_FRO5_LSB_4B", 0, 4, WO, 0x0},
	{"WDMA_STAT_IMG_BASE_ADDR_1P_FRO6_LSB_4B", 0, 4, WO, 0x0},
	{"WDMA_STAT_IMG_BASE_ADDR_1P_FRO7_LSB_4B", 0, 4, WO, 0x0},
	{"WDMA_STAT_IMG_CRC_1P", 0, 32, RO, 0xffffffff},
	{"WDMA_STAT_MON_STATUS0", 0, 32, RO, 0x00000000},
	{"WDMA_STAT_MON_STATUS1", 0, 32, RO, 0x00000000},
	{"WDMA_STAT_MON_STATUS2", 0, 32, RO, 0x00000000},
	{"WDMA_STAT_MON_STATUS3", 0, 32, RO, 0x00000000},
	{"RDMA_AF_EN", 0, 1, WO, 0x0},
	{"RDMA_AF_COMP_SBWC_EN", 0, 2, WO, 0x0},
	{"RDMA_AF_DATA_FORMAT_AF", 0, 5, WO, 0x00},
	{"RDMA_AF_DATA_FORMAT_MSBALIGN", 21, 1, WO, 0x0},
	{"RDMA_AF_MONO_MODE", 0, 1, WO, 0x0},
	{"RDMA_AF_WIDTH", 0, 17, WO, 0x00020},
	{"RDMA_AF_HEIGHT", 0, 14, WO, 0x0020},
	{"RDMA_AF_IMG_STRIDE_1P", 0, 19, WO, 0x00020},
	{"RDMA_AF_HEADER_STRIDE_1P", 0, 9, WO, 0x010},
	{"RDMA_AF_VOTF_EN", 0, 3, WO, 0x0},
	{"RDMA_AF_MAX_MO", 0, 9, WO, 0x100},
	{"RDMA_AF_LINEGAP", 0, 16, WO, 0x0001},
	{"RDMA_AF_MAX_BL", 0, 5, WO, 0x10},
	{"RDMA_AF_BUSINFO", 0, 10, WO, 0x000},
	{"RDMA_AF_IMG_BASE_ADDR_1P_FRO0", 0, 32, WO, 0x00000000},
	{"RDMA_AF_IMG_BASE_ADDR_1P_FRO1", 0, 32, WO, 0x00000000},
	{"RDMA_AF_IMG_BASE_ADDR_1P_FRO2", 0, 32, WO, 0x00000000},
	{"RDMA_AF_IMG_BASE_ADDR_1P_FRO3", 0, 32, WO, 0x00000000},
	{"RDMA_AF_IMG_BASE_ADDR_1P_FRO4", 0, 32, WO, 0x00000000},
	{"RDMA_AF_IMG_BASE_ADDR_1P_FRO5", 0, 32, WO, 0x00000000},
	{"RDMA_AF_IMG_BASE_ADDR_1P_FRO6", 0, 32, WO, 0x00000000},
	{"RDMA_AF_IMG_BASE_ADDR_1P_FRO7", 0, 32, WO, 0x00000000},
	{"RDMA_AF_IMG_BASE_ADDR_1P_FRO0_LSB_4B", 0, 4, WO, 0x0},
	{"RDMA_AF_IMG_BASE_ADDR_1P_FRO1_LSB_4B", 0, 4, WO, 0x0},
	{"RDMA_AF_IMG_BASE_ADDR_1P_FRO2_LSB_4B", 0, 4, WO, 0x0},
	{"RDMA_AF_IMG_BASE_ADDR_1P_FRO3_LSB_4B", 0, 4, WO, 0x0},
	{"RDMA_AF_IMG_BASE_ADDR_1P_FRO4_LSB_4B", 0, 4, WO, 0x0},
	{"RDMA_AF_IMG_BASE_ADDR_1P_FRO5_LSB_4B", 0, 4, WO, 0x0},
	{"RDMA_AF_IMG_BASE_ADDR_1P_FRO6_LSB_4B", 0, 4, WO, 0x0},
	{"RDMA_AF_IMG_BASE_ADDR_1P_FRO7_LSB_4B", 0, 4, WO, 0x0},
	{"RDMA_STAT_IMG_CRC_1P", 0, 32, RO, 0xffffffff},
	{"RDMA_AF_MON_STATUS0", 0, 32, RO, 0x00000000},
	{"RDMA_AF_MON_STATUS1", 0, 32, RO, 0x00000000},
	{"RDMA_AF_MON_STATUS2", 0, 32, RO, 0x00000000},
	{"RDMA_AF_MON_STATUS3", 0, 32, RO, 0x00000000},
	{"RDMA_AF_BW_LIMIT_EN", 0, 1, WO, 0x0},
	{"RDMA_AF_BW_LIMIT_FREQ_NUM_CYCLES", 16, 12, WO, 0x001},
	{"RDMA_AF_BW_LIMIT_SLOT_BW", 0, 16, WO, 0x0001},
	{"RDMA_AF_BW_LIMIT_AVG_BW", 16, 16, WO, 0x0001},
	{"RDMA_AF_BW_LIMIT_COMPENSATION_PERIOD", 0, 12, WO, 0x001},
	{"RDMA_AF_BW_LIMIT_COMPENSATION_BW", 16, 16, WO, 0x0001},
	{"COREX_ENABLE", 0, 1, RW, 0x0},
	{"COREX_RESET", 0, 1, WO, 0x0},
	{"COREX_FAST_MODE", 0, 1, RW, 0x0},
	{"COREX_UPDATE_TYPE_0", 0, 2, RW, 0x1},
	{"COREX_UPDATE_TYPE_1", 0, 2, RW, 0x1},
	{"COREX_UPDATE_MODE_0", 0, 1, RW, 0x0},
	{"COREX_UPDATE_MODE_1", 0, 1, RW, 0x0},
	{"COREX_START_0", 0, 1, WO, 0x0},
	{"COREX_START_1", 0, 1, WO, 0x0},
	{"COREX_COPY_FROM_IP_0", 0, 1, WO, 0x0},
	{"COREX_COPY_FROM_IP_1", 0, 1, WO, 0x0},
	{"COREX_BUSY_0", 0, 1, RO, 0x0},
	{"COREX_IP_SET_0", 1, 1, RO, 0x0},
	{"COREX_BUSY_1", 0, 1, RO, 0x0},
	{"COREX_IP_SET_1", 1, 1, RO, 0x0},
	{"COREX_PRE_ADDR_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_PRE_DATA_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_POST_ADDR_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_POST_DATA_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_PRE_CONFIG_EN", 0, 1, RW, 0x0},
	{"COREX_POST_CONFIG_EN", 1, 1, RW, 0x0},
	{"COREX_TYPE_WRITE", 0, 32, WO, 0x00000000},
	{"COREX_TYPE_WRITE_TRIGGER", 0, 1, WO, 0x0},
	{"COREX_TYPE_READ", 0, 32, RO, 0x00000000},
	{"COREX_TYPE_READ_OFFSET", 0, 8, RW, 0x00},
	{"COREX_INTERRUPT_VECTOR_MASKED", 0, 9, RO, 0x000},
	{"COREX_INTERRUPT_VECTOR", 0, 9, RO, 0x000},
	{"COREX_INTERRUPT_VECTOR_CLEAR", 0, 9, WO, 0x000},
	{"COREX_INTERRUPT_MASK", 0, 9, RW, 0x000},
	{"COREX_REG_INTERFACE_VER", 0, 16, RO, 0xbfbc},
};

/* TODO: Update this table with E9935 test vecctor */
const struct is_pdp_reg pdp_global_init_table[] =  {
	{0x0, 0x0},
};
#endif
