<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p170" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_170{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_170{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_170{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_170{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_170{left:95px;bottom:1063px;}
#t6_170{left:121px;bottom:1063px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t7_170{left:95px;bottom:1039px;}
#t8_170{left:121px;bottom:1039px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t9_170{left:121px;bottom:1012px;}
#ta_170{left:147px;bottom:1014px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tb_170{left:146px;bottom:998px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tc_170{left:146px;bottom:981px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#td_170{left:121px;bottom:954px;}
#te_170{left:147px;bottom:956px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#tf_170{left:95px;bottom:932px;}
#tg_170{left:121px;bottom:932px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_170{left:121px;bottom:915px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_170{left:465px;bottom:922px;}
#tj_170{left:480px;bottom:915px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tk_170{left:121px;bottom:898px;letter-spacing:-0.19px;word-spacing:-0.47px;}
#tl_170{left:95px;bottom:874px;}
#tm_170{left:121px;bottom:874px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tn_170{left:121px;bottom:857px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#to_170{left:95px;bottom:833px;}
#tp_170{left:121px;bottom:833px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#tq_170{left:121px;bottom:816px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tr_170{left:69px;bottom:791px;letter-spacing:-0.14px;}
#ts_170{left:95px;bottom:791px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#tt_170{left:95px;bottom:774px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tu_170{left:69px;bottom:750px;letter-spacing:-0.14px;}
#tv_170{left:95px;bottom:750px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tw_170{left:69px;bottom:691px;letter-spacing:0.12px;}
#tx_170{left:151px;bottom:691px;letter-spacing:0.14px;word-spacing:0.01px;}
#ty_170{left:69px;bottom:668px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_170{left:69px;bottom:651px;letter-spacing:-0.14px;word-spacing:-1.31px;}
#t10_170{left:69px;bottom:634px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t11_170{left:69px;bottom:609px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_170{left:683px;bottom:609px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t13_170{left:837px;bottom:609px;}
#t14_170{left:69px;bottom:593px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_170{left:69px;bottom:576px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t16_170{left:69px;bottom:559px;letter-spacing:-0.17px;word-spacing:-0.63px;}
#t17_170{left:69px;bottom:542px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t18_170{left:251px;bottom:549px;}
#t19_170{left:265px;bottom:542px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1a_170{left:69px;bottom:525px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#t1b_170{left:69px;bottom:467px;letter-spacing:0.12px;}
#t1c_170{left:151px;bottom:467px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1d_170{left:69px;bottom:443px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#t1e_170{left:69px;bottom:426px;letter-spacing:-0.16px;word-spacing:-0.76px;}
#t1f_170{left:69px;bottom:409px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1g_170{left:69px;bottom:385px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#t1h_170{left:69px;bottom:368px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1i_170{left:69px;bottom:344px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1j_170{left:69px;bottom:319px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t1k_170{left:387px;bottom:326px;}
#t1l_170{left:402px;bottom:319px;letter-spacing:-0.16px;word-spacing:-0.93px;}
#t1m_170{left:69px;bottom:302px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1n_170{left:69px;bottom:244px;letter-spacing:0.11px;}
#t1o_170{left:151px;bottom:244px;letter-spacing:0.11px;}
#t1p_170{left:183px;bottom:244px;}
#t1q_170{left:194px;bottom:244px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1r_170{left:69px;bottom:220px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t1s_170{left:127px;bottom:220px;}
#t1t_170{left:136px;bottom:220px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#t1u_170{left:69px;bottom:203px;letter-spacing:-0.29px;word-spacing:-0.63px;}
#t1v_170{left:186px;bottom:203px;}
#t1w_170{left:199px;bottom:203px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#t1x_170{left:69px;bottom:186px;letter-spacing:-0.31px;word-spacing:-0.34px;}
#t1y_170{left:69px;bottom:162px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1z_170{left:69px;bottom:145px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t20_170{left:69px;bottom:128px;letter-spacing:-0.15px;word-spacing:-0.46px;}

.s1_170{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_170{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_170{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_170{font-size:18px;font-family:TimesNewRoman_143;color:#000;}
.s5_170{font-size:11px;font-family:Verdana_13-;color:#000;}
.s6_170{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s7_170{font-size:14px;font-family:Verdana-Bold_pgt;color:#000;}
.s8_170{font-size:18px;font-family:NeoSansIntelMedium-Italic_146;color:#0860A8;}
.s9_170{font-size:14px;font-family:Verdana-Italic_142;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts170" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium-Italic_146;
	src: url("fonts/NeoSansIntelMedium-Italic_146.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_pgt;
	src: url("fonts/Verdana-Bold_pgt.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_142;
	src: url("fonts/Verdana-Italic_142.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg170Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg170" style="-webkit-user-select: none;"><object width="935" height="1210" data="170/170.svg" type="image/svg+xml" id="pdf170" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_170" class="t s1_170">6-18 </span><span id="t2_170" class="t s1_170">Vol. 1 </span>
<span id="t3_170" class="t s2_170">PROCEDURE CALLS, INTERRUPTS, AND EXCEPTIONS </span>
<span id="t4_170" class="t s3_170">If shadow stack is enabled at the current privilege level: </span>
<span id="t5_170" class="t s3_170">— </span><span id="t6_170" class="t s3_170">If SSP is not aligned to 8 bytes, then causes a control protection exception (#CP(FAR-RET/IRET)). </span>
<span id="t7_170" class="t s3_170">— </span><span id="t8_170" class="t s3_170">If the privilege level of the procedure being returned to is less than 3 (returning to supervisor mode): </span>
<span id="t9_170" class="t s4_170">• </span><span id="ta_170" class="t s3_170">Compares the values on the shadow stack at address SSP+8 (the LIP) and SSP+16 (the CS) to the CS </span>
<span id="tb_170" class="t s3_170">and (CS.base + EIP) popped from the stack, and causes a control protection exception (#CP(FAR- </span>
<span id="tc_170" class="t s3_170">RET/IRET)) if they do not match. </span>
<span id="td_170" class="t s4_170">• </span><span id="te_170" class="t s3_170">Temporarily saves the top-of-stack value (the SSP of the procedure being returned to) internally. </span>
<span id="tf_170" class="t s3_170">— </span><span id="tg_170" class="t s3_170">If a busy supervisor shadow stack token is present at address SSP+24, then marks the token free using </span>
<span id="th_170" class="t s3_170">operations described in Section 17.2.3 of the Intel </span>
<span id="ti_170" class="t s5_170">® </span>
<span id="tj_170" class="t s3_170">64 and IA-32 Architectures Software Developer’s </span>
<span id="tk_170" class="t s3_170">Manual, Volume 1. </span>
<span id="tl_170" class="t s3_170">— </span><span id="tm_170" class="t s3_170">If the privilege level of the procedure being returned to is less than 3 (returning to supervisor mode), </span>
<span id="tn_170" class="t s3_170">restores the SSP register from the internally saved value. </span>
<span id="to_170" class="t s3_170">— </span><span id="tp_170" class="t s3_170">If the privilege level of the procedure being returned to is 3 (returning to user mode) and shadow stack is </span>
<span id="tq_170" class="t s3_170">enabled at privilege level 3, then restores the SSP register with the value of the IA32_PL3_SSP MSR. </span>
<span id="tr_170" class="t s3_170">4. </span><span id="ts_170" class="t s3_170">Restores the SS and ESP registers to their values prior to the interrupt or exception, resulting in a stack switch </span>
<span id="tt_170" class="t s3_170">back to the stack of the interrupted procedure. </span>
<span id="tu_170" class="t s3_170">5. </span><span id="tv_170" class="t s3_170">Resumes execution of the interrupted procedure. </span>
<span id="tw_170" class="t s6_170">6.5.2 </span><span id="tx_170" class="t s6_170">Calls to Interrupt or Exception Handler Tasks </span>
<span id="ty_170" class="t s3_170">Interrupt and exception handler routines can also be executed in a separate task. Here, an interrupt or exception </span>
<span id="tz_170" class="t s3_170">causes a task switch to a handler task. The handler task is given its own address space and (optionally) can execute </span>
<span id="t10_170" class="t s3_170">at a higher protection level than application programs or tasks. </span>
<span id="t11_170" class="t s3_170">The switch to the handler task is accomplished with an implicit task call that references a </span><span id="t12_170" class="t s7_170">task gate descriptor</span><span id="t13_170" class="t s3_170">. </span>
<span id="t14_170" class="t s3_170">The task gate provides access to the address space for the handler task. As part of the task switch, the processor </span>
<span id="t15_170" class="t s3_170">saves complete state information for the interrupted program or task. Upon returning from the handler task, the </span>
<span id="t16_170" class="t s3_170">state of the interrupted program or task is restored and execution continues. See Chapter 6, “Interrupt and Excep- </span>
<span id="t17_170" class="t s3_170">tion Handling,” in the Intel </span>
<span id="t18_170" class="t s5_170">® </span>
<span id="t19_170" class="t s3_170">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A, for more infor- </span>
<span id="t1a_170" class="t s3_170">mation on handling interrupts and exceptions through handler tasks. </span>
<span id="t1b_170" class="t s6_170">6.5.3 </span><span id="t1c_170" class="t s6_170">Interrupt and Exception Handling in Real-Address Mode </span>
<span id="t1d_170" class="t s3_170">When operating in real-address mode, the processor responds to an interrupt or exception with an implicit far call </span>
<span id="t1e_170" class="t s3_170">to an interrupt or exception handler. The processor uses the interrupt or exception vector as an index into an inter- </span>
<span id="t1f_170" class="t s3_170">rupt table. The interrupt table contains instruction pointers to the interrupt and exception handler procedures. </span>
<span id="t1g_170" class="t s3_170">The processor saves the state of the EFLAGS register, the EIP register, the CS register, and an optional error code </span>
<span id="t1h_170" class="t s3_170">on the stack before switching to the handler procedure. </span>
<span id="t1i_170" class="t s3_170">A return from the interrupt or exception handler is carried out with the IRET instruction. </span>
<span id="t1j_170" class="t s3_170">See Chapter 21, “8086 Emulation,” in the Intel </span>
<span id="t1k_170" class="t s5_170">® </span>
<span id="t1l_170" class="t s3_170">64 and IA-32 Architectures Software Developer’s Manual, Volume </span>
<span id="t1m_170" class="t s3_170">3B, for more information on handling interrupts and exceptions in real-address mode. </span>
<span id="t1n_170" class="t s6_170">6.5.4 </span><span id="t1o_170" class="t s6_170">INT </span><span id="t1p_170" class="t s8_170">n</span><span id="t1q_170" class="t s6_170">, INTO, INT3, INT1, and BOUND Instructions </span>
<span id="t1r_170" class="t s3_170">The INT </span><span id="t1s_170" class="t s9_170">n</span><span id="t1t_170" class="t s3_170">, INTO, INT3, and BOUND instructions allow a program or task to explicitly call an interrupt or exception </span>
<span id="t1u_170" class="t s3_170">handler. The INT </span><span id="t1v_170" class="t s9_170">n </span><span id="t1w_170" class="t s3_170">instruction (opcode CD) uses a vector as an argument, which allows a program to call any inter- </span>
<span id="t1x_170" class="t s3_170">rupt handler. </span>
<span id="t1y_170" class="t s3_170">The INTO instruction (opcode CE) explicitly calls the overflow exception (#OF) handler if the overflow flag (OF) in </span>
<span id="t1z_170" class="t s3_170">the EFLAGS register is set. The OF flag indicates overflow on arithmetic instructions, but it does not automatically </span>
<span id="t20_170" class="t s3_170">raise an overflow exception. An overflow exception can only be raised explicitly in either of the following ways: </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
