

================================================================
== Vitis HLS Report for 'reduce'
================================================================
* Date:           Mon Jul  4 22:30:46 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        byte_count_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.944 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_75_1  |      256|      256|         2|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%readreq_ln82 = readreq void @_ssdm_op_ReadReq, i2048 %in_r, i32 2" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:82]   --->   Operation 6 'readreq' 'readreq_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln267 = specinterface void @_ssdm_op_SpecInterface, i2048 %in_r, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 2, i32 2, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:267]   --->   Operation 7 'specinterface' 'specinterface_ln267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%writereq_ln115 = writereq void @_ssdm_op_WriteReq, i8 %out_r, i32 2" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:115]   --->   Operation 8 'writereq' 'writereq_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln286 = specinterface void @_ssdm_op_SpecInterface, i8 %out_r, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 2, i32 2, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:286]   --->   Operation 9 'specinterface' 'specinterface_ln286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_read = read i2048 @_ssdm_op_Read.mem_fifo.i2048P0A, i2048 %in_r"   --->   Operation 10 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln75 = store i9 0, i9 %i" [byte_count_stream/src/byte_count_stream.cpp:75]   --->   Operation 11 'store' 'store_ln75' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln75 = br void %for.inc" [byte_count_stream/src/byte_count_stream.cpp:75]   --->   Operation 12 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.94>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_3 = load i9 %i" [byte_count_stream/src/byte_count_stream.cpp:76]   --->   Operation 13 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.66ns)   --->   "%icmp_ln75 = icmp_eq  i9 %i_3, i9 256" [byte_count_stream/src/byte_count_stream.cpp:75]   --->   Operation 15 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.82ns)   --->   "%add_ln75 = add i9 %i_3, i9 1" [byte_count_stream/src/byte_count_stream.cpp:75]   --->   Operation 17 'add' 'add_ln75' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %for.inc.split, void %for.end" [byte_count_stream/src/byte_count_stream.cpp:75]   --->   Operation 18 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i9 %i_3" [byte_count_stream/src/byte_count_stream.cpp:76]   --->   Operation 19 'trunc' 'trunc_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln76, i3 0" [byte_count_stream/src/byte_count_stream.cpp:76]   --->   Operation 20 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i11 %shl_ln" [byte_count_stream/src/byte_count_stream.cpp:76]   --->   Operation 21 'zext' 'zext_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (5.94ns)   --->   "%lshr_ln76 = lshr i2048 %in_read, i2048 %zext_ln76" [byte_count_stream/src/byte_count_stream.cpp:76]   --->   Operation 22 'lshr' 'lshr_ln76' <Predicate = (!icmp_ln75)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln76_1 = trunc i2048 %lshr_ln76" [byte_count_stream/src/byte_count_stream.cpp:76]   --->   Operation 23 'trunc' 'trunc_ln76_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln75 = store i9 %add_ln75, i9 %i" [byte_count_stream/src/byte_count_stream.cpp:75]   --->   Operation 24 'store' 'store_ln75' <Predicate = (!icmp_ln75)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [byte_count_stream/src/byte_count_stream.cpp:75]   --->   Operation 25 'specloopname' 'specloopname_ln75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i8 %trunc_ln76" [byte_count_stream/src/byte_count_stream.cpp:76]   --->   Operation 26 'zext' 'zext_ln76_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i8 %out_r, i32 0, i32 %zext_ln76_1" [byte_count_stream/src/byte_count_stream.cpp:76]   --->   Operation 27 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (3.25ns)   --->   "%store_ln76 = store i8 %trunc_ln76_1, i8 %out_addr" [byte_count_stream/src/byte_count_stream.cpp:76]   --->   Operation 28 'store' 'store_ln76' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln75 = br void %for.inc" [byte_count_stream/src/byte_count_stream.cpp:75]   --->   Operation 29 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln131 = write void @_ssdm_op_Write, i8 %out_r, i32 2" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:131]   --->   Operation 30 'write' 'write_ln131' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%read_ln102 = read void @_ssdm_op_Read, i2048 %in_r, i32 2" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:102]   --->   Operation 31 'read' 'read_ln102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln78 = ret" [byte_count_stream/src/byte_count_stream.cpp:78]   --->   Operation 32 'ret' 'ret_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'store' operation ('store_ln75', byte_count_stream/src/byte_count_stream.cpp:75) of constant 0 on local variable 'i' [9]  (1.59 ns)

 <State 2>: 5.94ns
The critical path consists of the following:
	'load' operation ('i', byte_count_stream/src/byte_count_stream.cpp:76) on local variable 'i' [12]  (0 ns)
	'lshr' operation ('lshr_ln76', byte_count_stream/src/byte_count_stream.cpp:76) [23]  (5.94 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('out_addr', byte_count_stream/src/byte_count_stream.cpp:76) [26]  (0 ns)
	'store' operation ('store_ln76', byte_count_stream/src/byte_count_stream.cpp:76) of variable 'trunc_ln76_1', byte_count_stream/src/byte_count_stream.cpp:76 on array 'out_r' [27]  (3.25 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
