==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 2077 ; free virtual = 10051
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 2077 ; free virtual = 10051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 2069 ; free virtual = 10051
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 2069 ; free virtual = 10051
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2050 ; free virtual = 10032
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2057 ; free virtual = 10040
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'int_div3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.12 seconds; current allocated memory: 59.475 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 59.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'int_div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'int_div3/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'int_div3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'int_div3_mul_32s_34ns_65_7_1' to 'int_div3_mul_32s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'int_div3_mul_32s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'int_div3'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 59.886 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'int_div3_mul_32s_bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2051 ; free virtual = 10034
INFO: [SYSC 207-301] Generating SystemC RTL for int_div3.
INFO: [VHDL 208-304] Generating VHDL RTL for int_div3.
INFO: [VLOG 209-307] Generating Verilog RTL for int_div3.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5'.
INFO: [HLS 200-10] Cleaning up the solution database.
