Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 17 16:11:21 2024
| Host         : Zenbook_Tomtom running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    23 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      5 |            1 |
|      8 |           10 |
|    16+ |           11 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              52 |           24 |
| Yes          | No                    | No                     |             368 |          111 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             116 |           37 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                   Enable Signal                                   |                              Set/Reset Signal                              | Slice Load Count | Bel Load Count |
+--------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+
|  ap_clk      | bd_0_i/hls_inst/inst/HLS_accel_CONTROL_BUS_s_axi_U/waddr                          |                                                                            |                1 |              4 |
|  ap_clk      | bd_0_i/hls_inst/inst/HLS_accel_CONTROL_BUS_s_axi_U/ar_hs                          |                                                                            |                2 |              5 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/ap_CS_fsm_state5                                      |                5 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/HLS_accel_CONTROL_BUS_s_axi_U/ap_CS_fsm_reg[0]               | bd_0_i/hls_inst/inst/HLS_accel_CONTROL_BUS_s_axi_U/int_ap_start_reg_0      |                4 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/INPUT_STREAM_data_V_0_load_B                                 |                                                                            |                3 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/OUTPUT_STREAM_data_V_1_load_A                                |                                                                            |                5 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/INPUT_STREAM_data_V_0_load_A                                 |                                                                            |                3 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/OUTPUT_STREAM_data_V_1_load_B                                |                                                                            |                6 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/ib_0_i_i_reg_58760                                           |                                                                            |                4 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/i4_0_i_reg_5898[7]_i_1_n_3                                   | bd_0_i/hls_inst/inst/ap_CS_fsm_state12                                     |                3 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/indvar_flatten2_reg_58870                                    |                                                                            |                4 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/j5_0_i_mid2_reg_114370                                       |                                                                            |                2 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage0                                         |                                                                            |                6 |             18 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_75_U/HLS_accel_a_0_ram_U/INPUT_STREAM_data_V_0_sel2        | bd_0_i/hls_inst/inst/HLS_accel_CONTROL_BUS_s_axi_U/indvar_flatten_reg_5788 |                6 |             23 |
|  ap_clk      | bd_0_i/hls_inst/inst/ib_0_i_i_reg_58760                                           | bd_0_i/hls_inst/inst/ap_CS_fsm_state5                                      |                7 |             23 |
|  ap_clk      | bd_0_i/hls_inst/inst/indvar_flatten2_reg_58870                                    | bd_0_i/hls_inst/inst/ap_CS_fsm_state12                                     |                6 |             23 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp119_reg_11423[7]_i_1_n_3                                  |                                                                            |                6 |             24 |
|  ap_clk      | bd_0_i/hls_inst/inst/b_68_U/HLS_accel_a_0_ram_U/INPUT_STREAM_data_V_0_sel2429_out | bd_0_i/hls_inst/inst/ap_CS_fsm_state3                                      |               11 |             31 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_0_load_1_mid2_reg_8151_reg0                                |                                                                            |               13 |             37 |
|  ap_clk      |                                                                                   | bd_0_i/hls_inst/inst/HLS_accel_CONTROL_BUS_s_axi_U/ap_rst_n_inv            |               19 |             44 |
|  ap_clk      |                                                                                   |                                                                            |               12 |             55 |
|  ap_clk      | bd_0_i/hls_inst/inst/CEP                                                          |                                                                            |               18 |             72 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp150_reg_11398[7]_i_1_n_3                                  |                                                                            |               38 |            152 |
+--------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+


