# Generated by Yosys 0.9+4052 (git sha1 a58571d0, clang 6.0.0-1ubuntu2 -fPIC -Os)
autoidx 13329
attribute \dynports 1
attribute \hdlname "\\load_unit"
attribute \src "load_unit.v:1.1-313.10"
module $paramod$67c83b80e65efc3d4bd3ea7b23a3042e3ffb60e8\load_unit
  parameter \ArianeCfg 6434'00000000000000000000000000000010000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
  attribute \src "load_unit.v:145.2-243.5"
  wire $10\pop_ld_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $10\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $11\pop_ld_o[0:0]
  wire width 3 $11\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $13\pop_ld_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $13\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $14\state_d[3:0]
  wire width 3 $15\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $18\state_d[3:0]
  attribute \src "load_unit.v:244.2-263.5"
  wire $1\ex_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $1\pop_ld_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $1\state_d[3:0]
  attribute \src "load_unit.v:244.2-263.5"
  wire $1\valid_o[0:0]
  attribute \src "load_unit.v:244.2-263.5"
  wire $2\ex_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $2\pop_ld_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $2\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $2\translation_req_o[0:0]
  attribute \src "load_unit.v:244.2-263.5"
  wire $2\valid_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $3\pop_ld_o[0:0]
  attribute \src "load_unit.v:244.2-263.5"
  wire $3\valid_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $4\req_port_o[9:9]
  attribute \src "load_unit.v:145.2-243.5"
  wire $5\req_port_o[9:9]
  attribute \src "load_unit.v:244.2-263.5"
  wire $5\valid_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $7\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $8\req_port_o[1:1]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $8\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $9\state_d[3:0]
  wire width 2 $add$load_unit.v:286$615_Y
  attribute \src "load_unit.v:293.21-293.48"
  wire $and$load_unit.v:293$620_Y
  wire width 2 $auto$async2sync.cc:140:execute$12253
  wire $auto$async2sync.cc:140:execute$12255
  wire $auto$async2sync.cc:140:execute$12257
  wire width 4 $auto$async2sync.cc:140:execute$12259
  wire width 13 $auto$async2sync.cc:140:execute$12261
  wire $auto$opt_dff.cc:276:combine_resets$12623
  wire $auto$opt_reduce.cc:134:opt_mux$11983
  wire $auto$opt_reduce.cc:134:opt_mux$11985
  wire $auto$opt_reduce.cc:134:opt_mux$11987
  wire $auto$opt_reduce.cc:134:opt_mux$12195
  wire $auto$rtlil.cc:2127:Not$12622
  attribute \src "load_unit.v:181.16-181.31"
  wire $eq$load_unit.v:181$572_Y
  attribute \src "load_unit.v:251.20-251.35"
  wire $eq$load_unit.v:251$590_Y
  attribute \src "load_unit.v:261.12-261.27"
  wire $eq$load_unit.v:261$595_Y
  attribute \src "load_unit.v:283.78-283.104"
  wire $eq$load_unit.v:283$599_Y
  attribute \src "load_unit.v:283.50-283.76"
  wire $eq$load_unit.v:283$600_Y
  attribute \src "load_unit.v:283.22-283.48"
  wire $eq$load_unit.v:283$601_Y
  attribute \src "load_unit.v:284.79-284.105"
  wire $eq$load_unit.v:284$603_Y
  attribute \src "load_unit.v:284.51-284.77"
  wire $eq$load_unit.v:284$604_Y
  attribute \src "load_unit.v:284.23-284.49"
  wire $eq$load_unit.v:284$605_Y
  attribute \src "load_unit.v:234.7-234.25"
  wire $logic_and$load_unit.v:234$582_Y
  attribute \src "load_unit.v:239.7-239.27"
  wire $logic_and$load_unit.v:239$585_Y
  attribute \src "load_unit.v:248.7-248.42"
  wire $logic_and$load_unit.v:248$588_Y
  attribute \src "load_unit.v:251.8-251.36"
  wire $logic_and$load_unit.v:251$591_Y
  attribute \src "load_unit.v:256.7-256.46"
  wire $logic_and$load_unit.v:256$594_Y
  attribute \src "load_unit.v:239.19-239.27"
  wire $logic_not$load_unit.v:239$584_Y
  attribute \src "load_unit.v:256.31-256.46"
  wire $logic_not$load_unit.v:256$593_Y
  attribute \src "load_unit.v:248.26-248.41"
  wire $ne$load_unit.v:248$587_Y
  wire width 3 $procmux$1560_CMP
  wire $procmux$1560_CTRL
  wire width 3 $procmux$1561_CMP
  wire $procmux$1561_CTRL
  wire $procmux$1621_CMP
  wire width 2 $procmux$1623_CMP
  wire $procmux$1623_CTRL
  wire $procmux$1772_CMP
  wire $procmux$1841_CMP
  wire $procmux$1866_CMP
  wire $procmux$2057_CMP
  wire width 5 $procmux$2092_CMP
  wire $procmux$2092_CTRL
  wire width 5 $procmux$2093_CMP
  wire $procmux$2093_CTRL
  wire width 16 $procmux$2094_CMP
  wire $procmux$2094_CTRL
  attribute \src "load_unit.v:286.121-286.178"
  wire $reduce_or$load_unit.v:286$614_Y
  attribute \src "load_unit.v:0.0-0.0"
  wire $shiftx$load_unit.v:0$619_Y
  attribute \src "load_unit.v:181.16-181.45"
  wire width 4 $ternary$load_unit.v:181$573_Y
  attribute \src "load_unit.v:32.13-32.18"
  wire input 1 \clk_i
  attribute \src "load_unit.v:58.19-58.35"
  wire width 3 input 20 \commit_tran_id_i
  attribute \src "load_unit.v:69.13-69.36"
  wire input 23 \dcache_wbuffer_not_ni_i
  attribute \src "load_unit.v:52.13-52.23"
  wire input 15 \dtlb_hit_i
  attribute \src "load_unit.v:54.20-54.30"
  wire width 22 input 16 \dtlb_ppn_i
  attribute \src "load_unit.v:51.20-51.24"
  wire width 65 input 14 \ex_i
  attribute \src "load_unit.v:46.20-46.24"
  wire width 65 output 10 \ex_o
  attribute \src "load_unit.v:34.13-34.20"
  wire input 3 \flush_i
  attribute \src "load_unit.v:281.7-281.16"
  wire \fp_sign_d
  attribute \src "load_unit.v:282.6-282.15"
  wire \fp_sign_q
  attribute \src "load_unit.v:276.13-276.18"
  wire width 2 \idx_d
  attribute \src "load_unit.v:277.12-277.17"
  wire width 2 \idx_q
  attribute \src "load_unit.v:75.14-75.21"
  wire width 13 \in_data
  attribute \src "load_unit.v:73.13-73.24"
  wire width 13 \load_data_d
  attribute \src "load_unit.v:74.13-74.24"
  wire width 13 \load_data_q
  attribute \src "load_unit.v:103.20-103.32"
  wire width 2 output 24 \load_state_o
  attribute \src "load_unit.v:41.20-41.30"
  wire width 85 input 5 \lsu_ctrl_i
  attribute \src "load_unit.v:50.20-50.27"
  wire width 34 input 13 \paddr_i
  attribute \src "load_unit.v:97.7-97.15"
  wire \paddr_ni
  attribute \src "load_unit.v:56.13-56.34"
  wire input 18 \page_offset_matches_i
  attribute \src "load_unit.v:55.21-55.34"
  wire width 12 output 17 \page_offset_o
  attribute \src "load_unit.v:42.13-42.21"
  wire output 6 \pop_ld_o
  attribute \src "load_unit.v:63.20-63.30"
  wire width 35 input 21 \req_port_i
  attribute \src "load_unit.v:68.131-68.141"
  wire width 77 output 22 \req_port_o
  attribute \src "load_unit.v:45.20-45.28"
  wire width 32 output 9 \result_o
  attribute \src "load_unit.v:33.13-33.19"
  wire input 2 \rst_ni
  attribute \src "load_unit.v:273.14-273.26"
  wire width 32 \shifted_data
  attribute \src "load_unit.v:278.7-278.15"
  wire \sign_bit
  attribute \src "load_unit.v:275.13-275.22"
  wire width 4 \sign_bits
  attribute \src "load_unit.v:279.7-279.15"
  wire \signed_d
  attribute \src "load_unit.v:280.6-280.14"
  wire \signed_q
  attribute \src "load_unit.v:100.7-100.15"
  wire \stall_ni
  attribute \src "load_unit.v:70.12-70.19"
  attribute \unused_bits "3"
  wire width 4 \state_d
  attribute \src "load_unit.v:71.12-71.19"
  wire width 4 \state_q
  attribute \src "load_unit.v:57.13-57.33"
  wire input 19 \store_buffer_empty_i
  attribute \src "load_unit.v:85.352-85.366"
  wire width 12 offset 1 \sv2v_tmp_0A7E4
  attribute \src "load_unit.v:94.14-94.28"
  wire width 32 offset 1 \sv2v_tmp_39B40
  attribute \src "load_unit.v:88.130-88.144"
  wire width 22 offset 1 \sv2v_tmp_500C1
  attribute \src "load_unit.v:78.13-78.27"
  wire offset 1 \sv2v_tmp_52ECA
  attribute \src "load_unit.v:81.14-81.28"
  wire width 32 offset 1 \sv2v_tmp_82AC4
  attribute \src "load_unit.v:91.14-91.28"
  wire width 32 offset 1 \sv2v_tmp_C5B66
  attribute \src "load_unit.v:44.19-44.29"
  wire width 3 output 8 \trans_id_o
  attribute \src "load_unit.v:47.13-47.30"
  wire output 11 \translation_req_o
  attribute \src "load_unit.v:48.21-48.28"
  wire width 32 output 12 \vaddr_o
  attribute \src "load_unit.v:35.13-35.20"
  wire input 4 \valid_i
  attribute \src "load_unit.v:43.13-43.20"
  wire output 7 \valid_o
  attribute \src "load_unit.v:286.181-286.202"
  cell $add $add$load_unit.v:286$615
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \load_data_d [9:8]
    connect \B 1'1
    connect \Y $add$load_unit.v:286$615_Y
  end
  attribute \src "load_unit.v:293.21-293.48"
  cell $and $and$load_unit.v:293$620
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \signed_q
    connect \B $shiftx$load_unit.v:0$619_Y
    connect \Y $and$load_unit.v:293$620_Y
  end
  cell $mux $auto$async2sync.cc:149:execute$12254
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12253
    connect \S \rst_ni
    connect \Y \idx_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12256
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$12255
    connect \S \rst_ni
    connect \Y \signed_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12258
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$12257
    connect \S \rst_ni
    connect \Y \fp_sign_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12260
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$async2sync.cc:140:execute$12259
    connect \S \rst_ni
    connect \Y \state_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12262
    parameter \WIDTH 13
    connect \A 13'0000000000000
    connect \B $auto$async2sync.cc:140:execute$12261
    connect \S \rst_ni
    connect \Y \load_data_q
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$12621
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$12622
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$12624
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$load_unit.v:234$582_Y \flush_i $auto$rtlil.cc:2127:Not$12622 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$12623
  end
  attribute \src "load_unit.v:264.2-272.6"
  cell $sdff $auto$opt_dff.cc:702:run$12625
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $1\state_d[3:0] [3]
    connect \Q $auto$async2sync.cc:140:execute$12259 [3]
    connect \SRST $auto$opt_dff.cc:276:combine_resets$12623
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$11982
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$1623_CMP [0] $procmux$1621_CMP $eq$load_unit.v:251$590_Y $eq$load_unit.v:181$572_Y }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11983
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$11984
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1772_CMP $eq$load_unit.v:261$595_Y }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11985
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$11986
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$1623_CMP [0] $procmux$1621_CMP $eq$load_unit.v:181$572_Y }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11987
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1866_CMP $eq$load_unit.v:251$590_Y }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12195
  end
  attribute \src "load_unit.v:181.16-181.31"
  cell $eq $eq$load_unit.v:181$572
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 3'101
    connect \Y $eq$load_unit.v:181$572_Y
  end
  attribute \src "load_unit.v:251.20-251.35"
  cell $eq $eq$load_unit.v:251$590
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 2'10
    connect \Y $eq$load_unit.v:251$590_Y
  end
  attribute \src "load_unit.v:261.12-261.27"
  cell $eq $eq$load_unit.v:261$595
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 3'110
    connect \Y $eq$load_unit.v:261$595_Y
  end
  attribute \src "load_unit.v:283.78-283.104"
  cell $eq $eq$load_unit.v:283$599
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_d [7:0]
    connect \B 6'101011
    connect \Y $eq$load_unit.v:283$599_Y
  end
  attribute \src "load_unit.v:283.50-283.76"
  cell $eq $eq$load_unit.v:283$600
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_d [7:0]
    connect \B 6'101000
    connect \Y $eq$load_unit.v:283$600_Y
  end
  attribute \src "load_unit.v:283.22-283.48"
  cell $eq $eq$load_unit.v:283$601
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_d [7:0]
    connect \B 6'100101
    connect \Y $eq$load_unit.v:283$601_Y
  end
  attribute \src "load_unit.v:284.79-284.105"
  cell $eq $eq$load_unit.v:284$603
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \load_data_d [7:0]
    connect \B 7'1010100
    connect \Y $eq$load_unit.v:284$603_Y
  end
  attribute \src "load_unit.v:284.51-284.77"
  cell $eq $eq$load_unit.v:284$604
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \load_data_d [7:0]
    connect \B 7'1010011
    connect \Y $eq$load_unit.v:284$604_Y
  end
  attribute \src "load_unit.v:284.23-284.49"
  cell $eq $eq$load_unit.v:284$605
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \load_data_d [7:0]
    connect \B 7'1010010
    connect \Y $eq$load_unit.v:284$605_Y
  end
  attribute \src "load_unit.v:234.7-234.25"
  cell $logic_and $logic_and$load_unit.v:234$582
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ex_i [0]
    connect \B \valid_i
    connect \Y $logic_and$load_unit.v:234$582_Y
  end
  attribute \src "load_unit.v:239.7-239.27"
  cell $logic_and $logic_and$load_unit.v:239$585
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pop_ld_o
    connect \B $logic_not$load_unit.v:239$584_Y
    connect \Y $logic_and$load_unit.v:239$585_Y
  end
  attribute \src "load_unit.v:248.7-248.42"
  cell $logic_and $logic_and$load_unit.v:248$588
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_port_i [33]
    connect \B $ne$load_unit.v:248$587_Y
    connect \Y $logic_and$load_unit.v:248$588_Y
  end
  attribute \src "load_unit.v:251.8-251.36"
  cell $logic_and $logic_and$load_unit.v:251$591
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ex_i [0]
    connect \B $eq$load_unit.v:251$590_Y
    connect \Y $logic_and$load_unit.v:251$591_Y
  end
  attribute \src "load_unit.v:256.7-256.46"
  cell $logic_and $logic_and$load_unit.v:256$594
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$load_unit.v:234$582_Y
    connect \B $logic_not$load_unit.v:256$593_Y
    connect \Y $logic_and$load_unit.v:256$594_Y
  end
  attribute \src "load_unit.v:239.19-239.27"
  cell $logic_not $logic_not$load_unit.v:239$584
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ex_i [0]
    connect \Y $logic_not$load_unit.v:239$584_Y
  end
  attribute \src "load_unit.v:256.31-256.46"
  cell $logic_not $logic_not$load_unit.v:256$593
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_port_i [33]
    connect \Y $logic_not$load_unit.v:256$593_Y
  end
  attribute \src "load_unit.v:248.26-248.41"
  cell $ne $ne$load_unit.v:248$587
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 3'111
    connect \Y $ne$load_unit.v:248$587_Y
  end
  attribute \src "load_unit.v:293.20-293.61"
  cell $or $or$load_unit.v:293$621
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$load_unit.v:293$620_Y
    connect \B \fp_sign_q
    connect \Y \sign_bit
  end
  attribute \src "load_unit.v:301.2-312.5"
  cell $sdff $procdff$11747
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \idx_d
    connect \Q $auto$async2sync.cc:140:execute$12253
    connect \SRST \rst_ni
  end
  attribute \src "load_unit.v:301.2-312.5"
  cell $sdff $procdff$11748
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \signed_d
    connect \Q $auto$async2sync.cc:140:execute$12255
    connect \SRST \rst_ni
  end
  attribute \src "load_unit.v:301.2-312.5"
  cell $sdff $procdff$11749
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \fp_sign_d
    connect \Q $auto$async2sync.cc:140:execute$12257
    connect \SRST \rst_ni
  end
  attribute \src "load_unit.v:264.2-272.6"
  cell $sdff $procdff$11750
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D \state_d [2:0]
    connect \Q $auto$async2sync.cc:140:execute$12259 [2:0]
    connect \SRST \rst_ni
  end
  attribute \src "load_unit.v:264.2-272.6"
  cell $sdff $procdff$11751
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 13'0000000000000
    parameter \WIDTH 13
    connect \CLK \clk_i
    connect \D \load_data_d
    connect \Q $auto$async2sync.cc:140:execute$12261
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $pmux $procmux$1559
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A \shifted_data
    connect \B { \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \shifted_data [15:0] \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \shifted_data [7:0] }
    connect \S { $procmux$1561_CTRL $procmux$1560_CTRL }
    connect \Y \result_o
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $reduce_or $procmux$1560_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $procmux$1560_CMP
    connect \Y $procmux$1560_CTRL
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $eq $procmux$1560_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_q [7:0]
    connect \B 6'101011
    connect \Y $procmux$1560_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $eq $procmux$1560_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_q [7:0]
    connect \B 6'101101
    connect \Y $procmux$1560_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $eq $procmux$1560_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \load_data_q [7:0]
    connect \B 7'1010100
    connect \Y $procmux$1560_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $reduce_or $procmux$1561_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $procmux$1561_CMP
    connect \Y $procmux$1561_CTRL
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $eq $procmux$1561_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_q [7:0]
    connect \B 6'101000
    connect \Y $procmux$1561_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $eq $procmux$1561_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_q [7:0]
    connect \B 6'101001
    connect \Y $procmux$1561_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $eq $procmux$1561_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \load_data_q [7:0]
    connect \B 7'1010011
    connect \Y $procmux$1561_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:261.12-261.27|load_unit.v:261.8-262.19"
  cell $mux $procmux$1563
    parameter \WIDTH 1
    connect \A $1\valid_o[0:0]
    connect \B 1'0
    connect \S $eq$load_unit.v:261$595_Y
    connect \Y $5\valid_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:256.7-256.46|load_unit.v:256.3-262.19"
  cell $mux $procmux$1569
    parameter \WIDTH 3
    connect \A \load_data_q [12:10]
    connect \B \lsu_ctrl_i [2:0]
    connect \S $logic_and$load_unit.v:256$594_Y
    connect \Y \trans_id_o
  end
  attribute \full_case 1
  attribute \src "load_unit.v:256.7-256.46|load_unit.v:256.3-262.19"
  cell $mux $procmux$1572
    parameter \WIDTH 1
    connect \A $1\ex_o[0:0]
    connect \B 1'1
    connect \S $logic_and$load_unit.v:256$594_Y
    connect \Y \ex_o [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:256.7-256.46|load_unit.v:256.3-262.19"
  cell $mux $procmux$1575
    parameter \WIDTH 1
    connect \A $5\valid_o[0:0]
    connect \B 1'1
    connect \S $logic_and$load_unit.v:256$594_Y
    connect \Y \valid_o
  end
  attribute \full_case 1
  attribute \src "load_unit.v:251.8-251.36|load_unit.v:251.4-254.7"
  cell $mux $procmux$1579
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$load_unit.v:251$591_Y
    connect \Y $2\ex_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:251.8-251.36|load_unit.v:251.4-254.7"
  cell $mux $procmux$1585
    parameter \WIDTH 1
    connect \A $2\valid_o[0:0]
    connect \B 1'1
    connect \S $logic_and$load_unit.v:251$591_Y
    connect \Y $3\valid_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:249.8-249.22|load_unit.v:249.4-250.20"
  cell $mux $procmux$1591
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \req_port_o [1]
    connect \Y $2\valid_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:248.7-248.42|load_unit.v:248.3-255.6"
  cell $mux $procmux$1596
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $2\ex_o[0:0]
    connect \S $logic_and$load_unit.v:248$588_Y
    connect \Y $1\ex_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:248.7-248.42|load_unit.v:248.3-255.6"
  cell $mux $procmux$1599
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $3\valid_o[0:0]
    connect \S $logic_and$load_unit.v:248$588_Y
    connect \Y $1\valid_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:241.7-241.14|load_unit.v:241.3-242.19"
  cell $mux $procmux$1602
    parameter \WIDTH 4
    connect \A $18\state_d[3:0]
    connect \B 4'0111
    connect \S \flush_i
    connect \Y \state_d
  end
  attribute \full_case 1
  attribute \src "load_unit.v:239.7-239.27|load_unit.v:239.3-240.26"
  cell $mux $procmux$1605
    parameter \WIDTH 13
    connect \A \load_data_q
    connect \B { \lsu_ctrl_i [2:0] \lsu_ctrl_i [53:52] \lsu_ctrl_i [10:3] }
    connect \S $logic_and$load_unit.v:239$585_Y
    connect \Y \load_data_d
  end
  attribute \full_case 1
  attribute \src "load_unit.v:236.8-236.23|load_unit.v:236.4-237.21"
  cell $mux $procmux$1609
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $1\pop_ld_o[0:0]
    connect \S \req_port_i [33]
    connect \Y $13\pop_ld_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:234.7-234.25|load_unit.v:234.3-238.6"
  cell $mux $procmux$1614
    parameter \WIDTH 1
    connect \A $1\pop_ld_o[0:0]
    connect \B $13\pop_ld_o[0:0]
    connect \S $logic_and$load_unit.v:234$582_Y
    connect \Y \pop_ld_o
  end
  attribute \full_case 1
  attribute \src "load_unit.v:234.7-234.25|load_unit.v:234.3-238.6"
  cell $mux $procmux$1617
    parameter \WIDTH 4
    connect \A $1\state_d[3:0]
    connect \B 4'0000
    connect \S $logic_and$load_unit.v:234$582_Y
    connect \Y $18\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $pmux $procmux$1620
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $8\req_port_o[1:1] 1'1 }
    connect \S { $eq$load_unit.v:251$590_Y $auto$opt_reduce.cc:134:opt_mux$11987 }
    connect \Y \req_port_o [1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $eq $procmux$1621_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 3'111
    connect \Y $procmux$1621_CMP
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $reduce_or $procmux$1623_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1623_CMP [0] $eq$load_unit.v:181$572_Y }
    connect \Y $procmux$1623_CTRL
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $eq $procmux$1623_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 3'100
    connect \Y $procmux$1623_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:213.16-213.39|load_unit.v:213.12-220.23"
  cell $mux $procmux$1664
    parameter \WIDTH 3
    connect \A 3'100
    connect \B 3'010
    connect \S \dtlb_hit_i
    connect \Y $11\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:211.11-211.26|load_unit.v:211.7-220.23"
  cell $mux $procmux$1693
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $11\pop_ld_o[0:0]
    connect \S \req_port_i [34]
    connect \Y $10\pop_ld_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:209.10-209.32|load_unit.v:209.6-223.22"
  cell $mux $procmux$1705
    parameter \WIDTH 4
    connect \A { 1'0 $15\state_d[3:0] }
    connect \B 4'0011
    connect \S \page_offset_matches_i
    connect \Y $14\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:209.10-209.32|load_unit.v:209.6-223.22"
  cell $mux $procmux$1725
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \page_offset_matches_i
    connect \Y $5\req_port_o[9:9]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:207.9-207.16|load_unit.v:207.5-224.8"
  cell $mux $procmux$1734
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $14\state_d[3:0]
    connect \S \valid_i
    connect \Y $13\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:207.9-207.16|load_unit.v:207.5-224.8"
  cell $mux $procmux$1741
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $3\pop_ld_o[0:0]
    connect \S \valid_i
    connect \Y $2\pop_ld_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:207.9-207.16|load_unit.v:207.5-224.8"
  cell $mux $procmux$1748
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $5\req_port_o[9:9]
    connect \S \valid_i
    connect \Y $4\req_port_o[9:9]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:207.9-207.16|load_unit.v:207.5-224.8"
  cell $mux $procmux$1755
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \valid_i
    connect \Y $2\translation_req_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $eq $procmux$1772_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 1'1
    connect \Y $procmux$1772_CMP
  end
  attribute \full_case 1
  attribute \src "load_unit.v:194.9-194.23|load_unit.v:194.5-202.22"
  cell $mux $procmux$1799
    parameter \WIDTH 4
    connect \A \state_q
    connect \B { 1'0 $11\state_d[3:0] }
    connect \S \req_port_i [34]
    connect \Y $10\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $mux $procmux$1812
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$opt_reduce.cc:134:opt_mux$11983
    connect \Y \req_port_o [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:225.9-225.16|load_unit.v:225.5-226.27"
  cell $mux $procmux$1819
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \ex_i [0]
    connect \Y $8\req_port_o[1:1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:188.9-188.19|load_unit.v:188.5-189.21"
  cell $mux $procmux$1828
    parameter \WIDTH 4
    connect \A \state_q
    connect \B 4'0001
    connect \S \dtlb_hit_i
    connect \Y $9\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:184.9-184.32|load_unit.v:184.5-185.21"
  cell $mux $procmux$1838
    parameter \WIDTH 4
    connect \A \state_q
    connect \B 4'0110
    connect \S \dcache_wbuffer_not_ni_i
    connect \Y $8\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $eq $procmux$1841_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 4'1000
    connect \Y $procmux$1841_CMP
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $logic_not $procmux$1866_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \Y $procmux$1866_CMP
  end
  attribute \full_case 1
  attribute \src "load_unit.v:163.16-163.39|load_unit.v:163.12-170.23"
  cell $mux $procmux$1878
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \dtlb_hit_i
    connect \Y $11\pop_ld_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:161.11-161.26|load_unit.v:161.7-170.23"
  cell $mux $procmux$1922
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $11\state_d[3:0]
    connect \S \req_port_i [34]
    connect \Y $15\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:159.10-159.32|load_unit.v:159.6-173.22"
  cell $mux $procmux$1975
    parameter \WIDTH 1
    connect \A $10\pop_ld_o[0:0]
    connect \B 1'0
    connect \S \page_offset_matches_i
    connect \Y $3\pop_ld_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:157.9-157.16|load_unit.v:157.5-174.8"
  cell $mux $procmux$2006
    parameter \WIDTH 4
    connect \A \state_q
    connect \B $14\state_d[3:0]
    connect \S \valid_i
    connect \Y $2\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $pmux $procmux$2050
    parameter \S_WIDTH 8
    parameter \WIDTH 4
    connect \A \state_q
    connect \B { $2\state_d[3:0] $7\state_d[3:0] $ternary$load_unit.v:181$573_Y $8\state_d[3:0] $9\state_d[3:0] $10\state_d[3:0] $13\state_d[3:0] 4'0000 }
    connect \S { $procmux$1866_CMP $procmux$2057_CMP $procmux$1623_CTRL $procmux$1841_CMP $eq$load_unit.v:261$595_Y $procmux$1772_CMP $eq$load_unit.v:251$590_Y $procmux$1621_CMP }
    connect \Y $1\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $eq $procmux$2057_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 2'11
    connect \Y $procmux$2057_CMP
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $pmux $procmux$2061
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $10\pop_ld_o[0:0] $2\pop_ld_o[0:0] }
    connect \S { $procmux$1772_CMP $auto$opt_reduce.cc:134:opt_mux$12195 }
    connect \Y $1\pop_ld_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $pmux $procmux$2067
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { 1'1 $4\req_port_o[9:9] }
    connect \S { $procmux$1772_CMP $auto$opt_reduce.cc:134:opt_mux$12195 }
    connect \Y \req_port_o [9]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $pmux $procmux$2073
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { 1'1 $2\translation_req_o[0:0] }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$11985 $auto$opt_reduce.cc:134:opt_mux$12195 }
    connect \Y \translation_req_o
  end
  attribute \full_case 1
  attribute \src "load_unit.v:176.9-176.31|load_unit.v:176.5-177.21"
  cell $mux $procmux$2086
    parameter \WIDTH 4
    connect \A 4'0001
    connect \B \state_q
    connect \S \page_offset_matches_i
    connect \Y $7\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $pmux $procmux$2091
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'11
    connect \B 6'100100
    connect \S { $procmux$2094_CTRL $procmux$2093_CTRL $procmux$2092_CTRL }
    connect \Y \req_port_o [3:2]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $reduce_or $procmux$2092_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$2092_CMP
    connect \Y $procmux$2092_CTRL
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2092_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101011
    connect \Y $procmux$2092_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2092_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101101
    connect \Y $procmux$2092_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2092_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101100
    connect \Y $procmux$2092_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2092_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010100
    connect \Y $procmux$2092_CMP [3]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2092_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1011000
    connect \Y $procmux$2092_CMP [4]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $reduce_or $procmux$2093_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$2093_CMP
    connect \Y $procmux$2093_CTRL
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2093_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101000
    connect \Y $procmux$2093_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2093_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101001
    connect \Y $procmux$2093_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2093_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101010
    connect \Y $procmux$2093_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2093_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010011
    connect \Y $procmux$2093_CMP [3]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2093_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010111
    connect \Y $procmux$2093_CMP [4]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $reduce_or $procmux$2094_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A $procmux$2094_CMP
    connect \Y $procmux$2094_CTRL
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2094_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100101
    connect \Y $procmux$2094_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2094_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100110
    connect \Y $procmux$2094_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2094_CMP10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110101
    connect \Y $procmux$2094_CMP [10]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2094_CMP11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110110
    connect \Y $procmux$2094_CMP [11]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2094_CMP12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110111
    connect \Y $procmux$2094_CMP [12]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2094_CMP13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111000
    connect \Y $procmux$2094_CMP [13]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2094_CMP14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111001
    connect \Y $procmux$2094_CMP [14]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2094_CMP15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111010
    connect \Y $procmux$2094_CMP [15]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2094_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100111
    connect \Y $procmux$2094_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2094_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010010
    connect \Y $procmux$2094_CMP [3]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2094_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010110
    connect \Y $procmux$2094_CMP [4]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2094_CMP5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101110
    connect \Y $procmux$2094_CMP [5]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2094_CMP6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110000
    connect \Y $procmux$2094_CMP [6]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2094_CMP7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110010
    connect \Y $procmux$2094_CMP [7]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2094_CMP8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110011
    connect \Y $procmux$2094_CMP [8]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2094_CMP9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110100
    connect \Y $procmux$2094_CMP [9]
  end
  attribute \src "load_unit.v:283.20-283.105"
  cell $reduce_or $reduce_or$load_unit.v:283$602
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$load_unit.v:283$601_Y $eq$load_unit.v:283$600_Y $eq$load_unit.v:283$599_Y }
    connect \Y \signed_d
  end
  attribute \src "load_unit.v:284.21-284.106"
  cell $reduce_or $reduce_or$load_unit.v:284$606
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$load_unit.v:284$605_Y $eq$load_unit.v:284$604_Y $eq$load_unit.v:284$603_Y }
    connect \Y \fp_sign_d
  end
  attribute \src "load_unit.v:286.121-286.178"
  cell $reduce_or $reduce_or$load_unit.v:286$614
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$load_unit.v:284$604_Y $eq$load_unit.v:283$600_Y }
    connect \Y $reduce_or$load_unit.v:286$614_Y
  end
  attribute \src "load_unit.v:0.0-0.0"
  cell $shiftx $shiftx$load_unit.v:0$619
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \req_port_i [32] \req_port_i [24] \req_port_i [16] \req_port_i [8] }
    connect \B \idx_q
    connect \Y $shiftx$load_unit.v:0$619_Y
  end
  attribute \src "load_unit.v:274.24-274.73"
  cell $shr $shr$load_unit.v:274$598
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \req_port_i [32:1]
    connect \B { \load_data_q [9:8] 3'000 }
    connect \Y \shifted_data
  end
  attribute \src "load_unit.v:181.16-181.45"
  cell $mux $ternary$load_unit.v:181$573
    parameter \WIDTH 4
    connect \A 4'0110
    connect \B 4'1000
    connect \S $eq$load_unit.v:181$572_Y
    connect \Y $ternary$load_unit.v:181$573_Y
  end
  attribute \src "load_unit.v:286.121-286.222"
  cell $mux $ternary$load_unit.v:286$617
    parameter \WIDTH 2
    connect \A \load_data_d [9:8]
    connect \B $add$load_unit.v:286$615_Y
    connect \S $reduce_or$load_unit.v:286$614_Y
    connect \Y \idx_d
  end
  connect $procmux$1623_CMP [1] $eq$load_unit.v:181$572_Y
  connect \ex_o [64:1] \ex_i [64:1]
  connect \in_data { \lsu_ctrl_i [2:0] \lsu_ctrl_i [53:52] \lsu_ctrl_i [10:3] }
  connect \load_state_o \state_q [1:0]
  connect \paddr_ni 1'0
  connect \page_offset_o \lsu_ctrl_i [63:52]
  connect { \req_port_o [76:11] \req_port_o [8:4] } { \lsu_ctrl_i [63:52] \paddr_i [33:12] 33'000000000000000000000000000000000 \lsu_ctrl_i [18:15] }
  connect \sign_bits { \req_port_i [32] \req_port_i [24] \req_port_i [16] \req_port_i [8] }
  connect \stall_ni 1'0
  connect \sv2v_tmp_0A7E4 \lsu_ctrl_i [63:52]
  connect \sv2v_tmp_39B40 \ex_i [32:1]
  connect \sv2v_tmp_500C1 \paddr_i [33:12]
  connect \sv2v_tmp_52ECA 1'0
  connect \sv2v_tmp_82AC4 0
  connect \sv2v_tmp_C5B66 \ex_i [64:33]
  connect \vaddr_o \lsu_ctrl_i [83:52]
end
attribute \hdlname "\\amo_buffer"
attribute \src "amo_buffer.v:1.1-63.10"
module \amo_buffer
  attribute \src "amo_buffer.v:36.27-36.63"
  wire $and$amo_buffer.v:36$666_Y
  attribute \src "amo_buffer.v:34.14-34.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71"
  wire width 72 \amo_data_in
  attribute \src "amo_buffer.v:35.14-35.26"
  wire width 72 \amo_data_out
  attribute \src "amo_buffer.v:21.19-21.27"
  wire width 4 input 6 \amo_op_i
  attribute \src "amo_buffer.v:28.22-28.31"
  wire width 135 output 10 \amo_req_o
  attribute \src "amo_buffer.v:29.20-29.30"
  wire width 65 input 11 \amo_resp_i
  attribute \src "amo_buffer.v:33.7-33.16"
  wire \amo_valid
  attribute \src "amo_buffer.v:30.13-30.31"
  wire input 12 \amo_valid_commit_i
  attribute \src "amo_buffer.v:16.13-16.18"
  wire input 1 \clk_i
  attribute \src "amo_buffer.v:26.20-26.26"
  wire width 32 input 8 \data_i
  attribute \src "amo_buffer.v:27.19-27.30"
  wire width 2 input 9 \data_size_i
  attribute \src "amo_buffer.v:18.13-18.20"
  wire input 3 \flush_i
  attribute \src "amo_buffer.v:31.13-31.28"
  wire input 13 \no_st_pending_i
  attribute \src "amo_buffer.v:25.20-25.27"
  wire width 34 input 7 \paddr_i
  attribute \src "amo_buffer.v:20.14-20.21"
  wire output 5 \ready_o
  attribute \src "amo_buffer.v:17.13-17.19"
  wire input 2 \rst_ni
  attribute \src "amo_buffer.v:19.13-19.20"
  wire input 4 \valid_i
  attribute \src "amo_buffer.v:36.27-36.63"
  cell $and $and$amo_buffer.v:36$666
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \no_st_pending_i
    connect \B \amo_valid_commit_i
    connect \Y $and$amo_buffer.v:36$666_Y
  end
  attribute \src "amo_buffer.v:36.26-36.76"
  cell $and $and$amo_buffer.v:36$667
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$amo_buffer.v:36$666_Y
    connect \B \amo_valid
    connect \Y \amo_req_o [134]
  end
  connect \amo_data_in { \amo_op_i \paddr_i \data_i \data_size_i }
  connect \amo_data_out { \amo_req_o [133:130] \amo_req_o [97:64] \amo_req_o [31:0] \amo_req_o [129:128] }
  connect { \amo_req_o [127:98] \amo_req_o [63:32] } 62'00000000000000000000000000000000000000000000000000000000000000
end
attribute \keep 1
attribute \hdlname "\\cva6_lsu_formal"
attribute \top 1
attribute \src "cva6_lsu_formal.v:9.1-216.10"
module \cva6_lsu_formal
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $0$formal$cva6_lsu_formal.v:156$7_CHECK[0:0]$39
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$40
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $0$formal$cva6_lsu_formal.v:159$8_CHECK[0:0]$41
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $0$formal$cva6_lsu_formal.v:160$9_CHECK[0:0]$43
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $0$formal$cva6_lsu_formal.v:161$10_CHECK[0:0]$45
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $0$formal$cva6_lsu_formal.v:162$11_CHECK[0:0]$47
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $0$formal$cva6_lsu_formal.v:164$12_CHECK[0:0]$49
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $0$formal$cva6_lsu_formal.v:169$13_CHECK[0:0]$51
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $0$formal$cva6_lsu_formal.v:169$13_EN[0:0]$52
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $0$formal$cva6_lsu_formal.v:171$14_CHECK[0:0]$53
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $0$formal$cva6_lsu_formal.v:206$15_CHECK[0:0]$55
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  wire width 3 $0\counter[2:0]
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire width 32 $3$mem2reg_rd$\prog$cva6_lsu_formal.v:174$5_DATA[31:0]$90
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire width 32 $3$mem2reg_rd$\prog$cva6_lsu_formal.v:191$6_DATA[31:0]$98
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $3\local_ready_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $3\local_ready_2[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $3\tb_io_instr_valid_i_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $3\tb_io_instr_valid_i_2[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $4\local_ready_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  wire $4\local_ready_2[0:0]
  attribute \src "cva6_lsu_formal.v:184.24-184.32"
  wire width 32 $add$cva6_lsu_formal.v:184$97_Y
  attribute \src "cva6_lsu_formal.v:201.24-201.32"
  wire width 32 $add$cva6_lsu_formal.v:201$105_Y
  wire $auto$opt_dff.cc:242:make_patterns_logic$12634
  wire $auto$opt_dff.cc:242:make_patterns_logic$12638
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12306
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12308
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12310
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12312
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12314
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12316
  wire $auto$rtlil.cc:2817:Anyseq$12318
  wire $auto$rtlil.cc:2817:Anyseq$12320
  wire $auto$rtlil.cc:2817:Anyseq$12322
  wire $auto$rtlil.cc:2817:Anyseq$12324
  wire $auto$rtlil.cc:2817:Anyseq$12326
  wire $auto$rtlil.cc:2817:Anyseq$12328
  wire $auto$rtlil.cc:2817:Anyseq$12330
  wire $auto$rtlil.cc:2817:Anyseq$12332
  wire $auto$rtlil.cc:2817:Anyseq$12334
  wire $auto$rtlil.cc:2817:Anyseq$12336
  wire $auto$rtlil.cc:2817:Anyseq$12338
  wire $auto$rtlil.cc:2817:Anyseq$12340
  attribute \src "cva6_lsu_formal.v:159.20-159.45"
  wire $eq$cva6_lsu_formal.v:159$63_Y
  attribute \src "cva6_lsu_formal.v:159.49-159.72"
  wire $eq$cva6_lsu_formal.v:159$64_Y
  attribute \src "cva6_lsu_formal.v:160.20-160.45"
  wire $eq$cva6_lsu_formal.v:160$66_Y
  attribute \src "cva6_lsu_formal.v:160.49-160.72"
  wire $eq$cva6_lsu_formal.v:160$67_Y
  attribute \src "cva6_lsu_formal.v:161.20-161.45"
  wire $eq$cva6_lsu_formal.v:161$69_Y
  attribute \src "cva6_lsu_formal.v:161.49-161.72"
  wire $eq$cva6_lsu_formal.v:161$70_Y
  attribute \src "cva6_lsu_formal.v:162.20-162.45"
  wire $eq$cva6_lsu_formal.v:162$72_Y
  attribute \src "cva6_lsu_formal.v:162.49-162.72"
  wire $eq$cva6_lsu_formal.v:162$73_Y
  attribute \src "cva6_lsu_formal.v:164.20-164.38"
  wire $eq$cva6_lsu_formal.v:164$75_Y
  attribute \src "cva6_lsu_formal.v:164.42-164.59"
  wire $eq$cva6_lsu_formal.v:164$76_Y
  attribute \src "cva6_lsu_formal.v:164.63-164.93"
  wire $eq$cva6_lsu_formal.v:164$78_Y
  attribute \src "cva6_lsu_formal.v:165.20-165.38"
  wire $eq$cva6_lsu_formal.v:165$80_Y
  attribute \src "cva6_lsu_formal.v:171.21-171.71"
  wire $eq$cva6_lsu_formal.v:171$88_Y
  attribute \src "cva6_lsu_formal.v:172.21-172.73"
  wire $eq$cva6_lsu_formal.v:172$89_Y
  attribute \src "cva6_lsu_formal.v:177.21-177.55"
  wire $eq$cva6_lsu_formal.v:177$94_Y
  attribute \src "cva6_lsu_formal.v:177.59-177.93"
  wire $eq$cva6_lsu_formal.v:177$95_Y
  attribute \src "cva6_lsu_formal.v:194.21-194.55"
  wire $eq$cva6_lsu_formal.v:194$102_Y
  attribute \src "cva6_lsu_formal.v:194.59-194.93"
  wire $eq$cva6_lsu_formal.v:194$103_Y
  attribute \src "cva6_lsu_formal.v:208.21-208.67"
  wire $eq$cva6_lsu_formal.v:208$106_Y
  attribute \src "cva6_lsu_formal.v:30.13-30.25"
  wire $eq$cva6_lsu_formal.v:30$19_Y
  attribute \src "cva6_lsu_formal.v:33.13-33.25"
  wire $eq$cva6_lsu_formal.v:33$21_Y
  attribute \src "cva6_lsu_formal.v:36.13-36.25"
  wire $eq$cva6_lsu_formal.v:36$23_Y
  attribute \init 1'0
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  wire $formal$cva6_lsu_formal.v:169$13_EN
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  wire $formal$cva6_lsu_formal.v:206$15_CHECK
  attribute \src "cva6_lsu_formal.v:169.31-169.42"
  wire $gt$cva6_lsu_formal.v:169$82_Y
  attribute \src "cva6_lsu_formal.v:148.22-148.34"
  wire $le$cva6_lsu_formal.v:148$57_Y
  attribute \src "cva6_lsu_formal.v:148.13-148.35"
  wire $logic_and$cva6_lsu_formal.v:148$58_Y
  attribute \src "cva6_lsu_formal.v:159.20-159.72"
  wire $logic_and$cva6_lsu_formal.v:159$65_Y
  attribute \src "cva6_lsu_formal.v:160.20-160.72"
  wire $logic_and$cva6_lsu_formal.v:160$68_Y
  attribute \src "cva6_lsu_formal.v:161.20-161.72"
  wire $logic_and$cva6_lsu_formal.v:161$71_Y
  attribute \src "cva6_lsu_formal.v:162.20-162.72"
  wire $logic_and$cva6_lsu_formal.v:162$74_Y
  attribute \src "cva6_lsu_formal.v:164.20-164.59"
  wire $logic_and$cva6_lsu_formal.v:164$77_Y
  attribute \src "cva6_lsu_formal.v:164.20-164.93"
  wire $logic_and$cva6_lsu_formal.v:164$79_Y
  attribute \src "cva6_lsu_formal.v:176.17-176.55"
  wire $logic_and$cva6_lsu_formal.v:176$91_Y
  attribute \src "cva6_lsu_formal.v:176.17-176.67"
  wire $logic_and$cva6_lsu_formal.v:176$93_Y
  attribute \src "cva6_lsu_formal.v:193.17-193.67"
  wire $logic_and$cva6_lsu_formal.v:193$101_Y
  attribute \src "cva6_lsu_formal.v:193.17-193.55"
  wire $logic_and$cva6_lsu_formal.v:193$99_Y
  attribute \src "cva6_lsu_formal.v:30.13-30.33"
  wire $logic_and$cva6_lsu_formal.v:30$20_Y
  attribute \src "cva6_lsu_formal.v:33.13-33.33"
  wire $logic_and$cva6_lsu_formal.v:33$22_Y
  attribute \src "cva6_lsu_formal.v:36.13-36.33"
  wire $logic_and$cva6_lsu_formal.v:36$24_Y
  attribute \src "cva6_lsu_formal.v:169.22-169.27"
  wire $logic_not$cva6_lsu_formal.v:169$81_Y
  attribute \src "cva6_lsu_formal.v:169.22-169.42"
  wire $logic_or$cva6_lsu_formal.v:169$83_Y
  attribute \src "cva6_lsu_formal.v:177.21-177.93"
  wire $logic_or$cva6_lsu_formal.v:177$96_Y
  attribute \src "cva6_lsu_formal.v:194.21-194.93"
  wire $logic_or$cva6_lsu_formal.v:194$104_Y
  attribute \src "cva6_lsu_formal.v:176.59-176.67"
  wire $lt$cva6_lsu_formal.v:176$92_Y
  attribute \src "cva6_lsu_formal.v:193.59-193.67"
  wire $lt$cva6_lsu_formal.v:193$100_Y
  wire width 32 $procmux$11365_Y
  wire $procmux$11366_CMP
  wire $procmux$11367_CMP
  wire $procmux$11368_CMP
  wire $procmux$11369_CMP
  wire width 32 $procmux$11370_Y
  wire width 32 $procmux$11415_Y
  wire $procmux$11416_CMP
  wire $procmux$11417_CMP
  wire $procmux$11418_CMP
  wire $procmux$11419_CMP
  wire width 32 $procmux$11420_Y
  wire $procmux$11570_Y
  wire $procmux$11576_Y
  wire $procmux$11588_Y
  wire $procmux$11600_Y
  attribute \src "cva6_lsu_formal.v:10.11-10.14"
  wire input 1 \clk
  attribute \init 3'000
  attribute \src "cva6_lsu_formal.v:16.15-16.22"
  wire width 3 \counter
  attribute \src "cva6_lsu_formal.v:79.17-79.32"
  wire width 32 \de_io_instr_i_1
  attribute \src "cva6_lsu_formal.v:47.17-47.32"
  wire width 32 \de_io_instr_i_2
  attribute \src "cva6_lsu_formal.v:91.10-91.31"
  wire \de_io_instr_ready_o_1
  attribute \src "cva6_lsu_formal.v:59.10-59.31"
  wire \de_io_instr_ready_o_2
  attribute \src "cva6_lsu_formal.v:82.10-82.31"
  wire \de_io_instr_valid_i_1
  attribute \src "cva6_lsu_formal.v:50.10-50.31"
  wire \de_io_instr_valid_i_2
  attribute \src "cva6_lsu_formal.v:88.10-88.33"
  wire \de_io_load_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:56.10-56.33"
  wire \de_io_load_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:94.22-94.35"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023"
  wire width 1024 \de_io_mem_o_1
  attribute \src "cva6_lsu_formal.v:62.22-62.35"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023"
  wire width 1024 \de_io_mem_o_2
  attribute \src "cva6_lsu_formal.v:93.22-93.39"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023"
  wire width 1024 \de_io_regfile_o_1
  attribute \src "cva6_lsu_formal.v:61.22-61.39"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023"
  wire width 1024 \de_io_regfile_o_2
  attribute \src "cva6_lsu_formal.v:85.10-85.34"
  wire \de_io_store_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:53.10-53.34"
  wire \de_io_store_mem_resp_i_2
  attribute \init 1'1
  attribute \src "cva6_lsu_formal.v:18.9-18.13"
  wire \init
  attribute \src "cva6_lsu_formal.v:127.31-127.37"
  wire width 32 \instr0
  attribute \src "cva6_lsu_formal.v:128.31-128.37"
  wire width 32 \instr1
  attribute \src "cva6_lsu_formal.v:129.31-129.37"
  wire width 32 \instr2
  attribute \src "cva6_lsu_formal.v:130.31-130.37"
  wire width 32 \instr3
  attribute \src "cva6_lsu_formal.v:141.9-141.22"
  wire \local_ready_1
  attribute \src "cva6_lsu_formal.v:142.9-142.22"
  wire \local_ready_2
  attribute \src "cva6_lsu_formal.v:138.16-138.20"
  wire width 32 \pc_1
  attribute \src "cva6_lsu_formal.v:139.16-139.20"
  wire width 32 \pc_2
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[0]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[1]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[2]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[3]
  attribute \init 1'1
  attribute \src "cva6_lsu_formal.v:15.9-15.14"
  wire \reset
  attribute \src "cva6_lsu_formal.v:80.16-80.31"
  wire width 32 \tb_io_instr_i_1
  attribute \src "cva6_lsu_formal.v:48.16-48.31"
  wire width 32 \tb_io_instr_i_2
  attribute \src "cva6_lsu_formal.v:83.9-83.30"
  wire \tb_io_instr_valid_i_1
  attribute \src "cva6_lsu_formal.v:51.9-51.30"
  wire \tb_io_instr_valid_i_2
  attribute \src "cva6_lsu_formal.v:89.22-89.45"
  wire \tb_io_load_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:57.22-57.45"
  wire \tb_io_load_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:86.22-86.46"
  wire \tb_io_store_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:54.22-54.46"
  wire \tb_io_store_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:184.24-184.32"
  cell $add $add$cva6_lsu_formal.v:184$97
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \pc_1
    connect \B 1'1
    connect \Y $add$cva6_lsu_formal.v:184$97_Y
  end
  attribute \src "cva6_lsu_formal.v:201.24-201.32"
  cell $add $add$cva6_lsu_formal.v:201$105
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \pc_2
    connect \B 1'1
    connect \Y $add$cva6_lsu_formal.v:201$105_Y
  end
  attribute \src "cva6_lsu_formal.v:28.20-28.34"
  cell $add $add$cva6_lsu_formal.v:28$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \counter
    connect \B 1'1
    connect \Y $0\counter[2:0]
  end
  attribute \reg "instr0"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$30
    parameter \WIDTH 32
    connect \Y { \prog[0] [31:15] \instr0 [14:12] \prog[0] [11:7] \instr0 [6:0] }
  end
  attribute \reg "instr1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$31
    parameter \WIDTH 32
    connect \Y { \instr1 [31:25] \prog[1] [24:20] \instr1 [19:0] }
  end
  attribute \reg "instr2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$32
    parameter \WIDTH 32
    connect \Y { \instr2 [31:12] \prog[2] [11:7] \instr2 [6:0] }
  end
  attribute \reg "instr3"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$33
    parameter \WIDTH 32
    connect \Y { \prog[3] [31:15] \instr3 [14:12] \prog[3] [11:7] \instr3 [6:0] }
  end
  attribute \reg "tb_io_store_mem_resp_i_2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$25
    parameter \WIDTH 1
    connect \Y \de_io_store_mem_resp_i_2
  end
  attribute \reg "tb_io_load_mem_resp_i_2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$26
    parameter \WIDTH 1
    connect \Y \de_io_load_mem_resp_i_2
  end
  attribute \reg "tb_io_store_mem_resp_i_1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$27
    parameter \WIDTH 1
    connect \Y \de_io_store_mem_resp_i_1
  end
  attribute \reg "tb_io_load_mem_resp_i_1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$28
    parameter \WIDTH 1
    connect \Y \de_io_load_mem_resp_i_1
  end
  attribute \src "cva6_lsu_formal.v:206.16-208.68"
  cell $assert $assert$cva6_lsu_formal.v:206$116
    connect \A $formal$cva6_lsu_formal.v:206$15_CHECK
    connect \EN $formal$cva6_lsu_formal.v:169$13_EN
  end
  attribute \src "cva6_lsu_formal.v:156.32-159.73"
  cell $assume $assume$cva6_lsu_formal.v:156$108
    connect \A $0$formal$cva6_lsu_formal.v:156$7_CHECK[0:0]$39
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$40
  end
  attribute \src "cva6_lsu_formal.v:159.74-160.73"
  cell $assume $assume$cva6_lsu_formal.v:159$109
    connect \A $0$formal$cva6_lsu_formal.v:159$8_CHECK[0:0]$41
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$40
  end
  attribute \src "cva6_lsu_formal.v:160.74-161.73"
  cell $assume $assume$cva6_lsu_formal.v:160$110
    connect \A $0$formal$cva6_lsu_formal.v:160$9_CHECK[0:0]$43
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$40
  end
  attribute \src "cva6_lsu_formal.v:161.74-162.73"
  cell $assume $assume$cva6_lsu_formal.v:161$111
    connect \A $0$formal$cva6_lsu_formal.v:161$10_CHECK[0:0]$45
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$40
  end
  attribute \src "cva6_lsu_formal.v:162.74-164.94"
  cell $assume $assume$cva6_lsu_formal.v:162$112
    connect \A $0$formal$cva6_lsu_formal.v:162$11_CHECK[0:0]$47
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$40
  end
  attribute \src "cva6_lsu_formal.v:164.95-165.39"
  cell $assume $assume$cva6_lsu_formal.v:164$113
    connect \A $0$formal$cva6_lsu_formal.v:164$12_CHECK[0:0]$49
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$40
  end
  attribute \src "cva6_lsu_formal.v:169.49-171.72"
  cell $assume $assume$cva6_lsu_formal.v:169$114
    connect \A $0$formal$cva6_lsu_formal.v:169$13_CHECK[0:0]$51
    connect \EN $0$formal$cva6_lsu_formal.v:169$13_EN[0:0]$52
  end
  attribute \src "cva6_lsu_formal.v:171.73-172.74"
  cell $assume $assume$cva6_lsu_formal.v:171$115
    connect \A $0$formal$cva6_lsu_formal.v:171$14_CHECK[0:0]$53
    connect \EN $0$formal$cva6_lsu_formal.v:169$13_EN[0:0]$52
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12635
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_lsu_formal.v:193$101_Y $logic_or$cva6_lsu_formal.v:169$83_Y }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12634
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12639
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_lsu_formal.v:176$93_Y $logic_or$cva6_lsu_formal.v:169$83_Y }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12638
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12627
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \EN $logic_and$cva6_lsu_formal.v:33$22_Y
    connect \Q \reset
    connect \SRST $logic_and$cva6_lsu_formal.v:36$24_Y
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $dffe $auto$opt_dff.cc:764:run$12628
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \EN $logic_and$cva6_lsu_formal.v:30$20_Y
    connect \Q \init
  end
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12630
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\local_ready_2[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:169$83_Y
    connect \Q \local_ready_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$58_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12632
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\local_ready_1[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:169$83_Y
    connect \Q \local_ready_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$58_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12636
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $add$cva6_lsu_formal.v:201$105_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12634
    connect \Q \pc_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$58_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12640
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $add$cva6_lsu_formal.v:184$97_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12638
    connect \Q \pc_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$58_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12642
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\tb_io_instr_valid_i_1[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:169$83_Y
    connect \Q \tb_io_instr_valid_i_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$58_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12644
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $3$mem2reg_rd$\prog$cva6_lsu_formal.v:174$5_DATA[31:0]$90
    connect \EN $logic_or$cva6_lsu_formal.v:169$83_Y
    connect \Q \tb_io_instr_i_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$58_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12646
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\tb_io_instr_valid_i_2[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:169$83_Y
    connect \Q \tb_io_instr_valid_i_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$58_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12648
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $3$mem2reg_rd$\prog$cva6_lsu_formal.v:191$6_DATA[31:0]$98
    connect \EN $logic_or$cva6_lsu_formal.v:169$83_Y
    connect \Q \tb_io_instr_i_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$58_Y
  end
  cell $anyseq $auto$setundef.cc:501:execute$12305
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12306
  end
  cell $anyseq $auto$setundef.cc:501:execute$12307
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12308
  end
  cell $anyseq $auto$setundef.cc:501:execute$12309
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12310
  end
  cell $anyseq $auto$setundef.cc:501:execute$12311
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12312
  end
  cell $anyseq $auto$setundef.cc:501:execute$12313
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12314
  end
  cell $anyseq $auto$setundef.cc:501:execute$12315
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12316
  end
  cell $anyseq $auto$setundef.cc:501:execute$12317
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12318
  end
  cell $anyseq $auto$setundef.cc:501:execute$12319
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12320
  end
  cell $anyseq $auto$setundef.cc:501:execute$12321
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12322
  end
  cell $anyseq $auto$setundef.cc:501:execute$12323
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12324
  end
  cell $anyseq $auto$setundef.cc:501:execute$12325
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12326
  end
  cell $anyseq $auto$setundef.cc:501:execute$12327
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12328
  end
  cell $anyseq $auto$setundef.cc:501:execute$12329
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12330
  end
  cell $anyseq $auto$setundef.cc:501:execute$12331
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12332
  end
  cell $anyseq $auto$setundef.cc:501:execute$12333
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12334
  end
  cell $anyseq $auto$setundef.cc:501:execute$12335
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12336
  end
  cell $anyseq $auto$setundef.cc:501:execute$12337
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12338
  end
  cell $anyseq $auto$setundef.cc:501:execute$12339
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12340
  end
  attribute \src "cva6_lsu_formal.v:159.20-159.45"
  cell $eq $eq$cva6_lsu_formal.v:159$63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr0 [6:0]
    connect \B 5'10011
    connect \Y $eq$cva6_lsu_formal.v:159$63_Y
  end
  attribute \src "cva6_lsu_formal.v:159.49-159.72"
  cell $logic_not $eq$cva6_lsu_formal.v:159$64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr0 [14:12]
    connect \Y $eq$cva6_lsu_formal.v:159$64_Y
  end
  attribute \src "cva6_lsu_formal.v:160.20-160.45"
  cell $eq $eq$cva6_lsu_formal.v:160$66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \instr1 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:160$66_Y
  end
  attribute \src "cva6_lsu_formal.v:160.49-160.72"
  cell $eq $eq$cva6_lsu_formal.v:160$67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr1 [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:160$67_Y
  end
  attribute \src "cva6_lsu_formal.v:161.20-161.45"
  cell $eq $eq$cva6_lsu_formal.v:161$69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr2 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:161$69_Y
  end
  attribute \src "cva6_lsu_formal.v:161.49-161.72"
  cell $eq $eq$cva6_lsu_formal.v:161$70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr2 [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:161$70_Y
  end
  attribute \src "cva6_lsu_formal.v:162.20-162.45"
  cell $eq $eq$cva6_lsu_formal.v:162$72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr3 [6:0]
    connect \B 5'10011
    connect \Y $eq$cva6_lsu_formal.v:162$72_Y
  end
  attribute \src "cva6_lsu_formal.v:162.49-162.72"
  cell $logic_not $eq$cva6_lsu_formal.v:162$73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr3 [14:12]
    connect \Y $eq$cva6_lsu_formal.v:162$73_Y
  end
  attribute \src "cva6_lsu_formal.v:164.20-164.38"
  cell $logic_not $eq$cva6_lsu_formal.v:164$75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr1 [31:25]
    connect \Y $eq$cva6_lsu_formal.v:164$75_Y
  end
  attribute \src "cva6_lsu_formal.v:164.42-164.59"
  cell $logic_not $eq$cva6_lsu_formal.v:164$76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr1 [11:7]
    connect \Y $eq$cva6_lsu_formal.v:164$76_Y
  end
  attribute \src "cva6_lsu_formal.v:164.63-164.93"
  cell $eq $eq$cva6_lsu_formal.v:164$78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr1 [19:15]
    connect \B \instr2 [19:15]
    connect \Y $eq$cva6_lsu_formal.v:164$78_Y
  end
  attribute \src "cva6_lsu_formal.v:165.20-165.38"
  cell $logic_not $eq$cva6_lsu_formal.v:165$80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \instr2 [31:20]
    connect \Y $eq$cva6_lsu_formal.v:165$80_Y
  end
  attribute \src "cva6_lsu_formal.v:171.21-171.71"
  cell $eq $eq$cva6_lsu_formal.v:171$88
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_load_mem_resp_i_1
    connect \B \de_io_load_mem_resp_i_2
    connect \Y $eq$cva6_lsu_formal.v:171$88_Y
  end
  attribute \src "cva6_lsu_formal.v:172.21-172.73"
  cell $eq $eq$cva6_lsu_formal.v:172$89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_store_mem_resp_i_1
    connect \B \de_io_store_mem_resp_i_2
    connect \Y $eq$cva6_lsu_formal.v:172$89_Y
  end
  attribute \src "cva6_lsu_formal.v:177.21-177.55"
  cell $eq $eq$cva6_lsu_formal.v:177$94
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:174$5_DATA[31:0]$90 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:177$94_Y
  end
  attribute \src "cva6_lsu_formal.v:177.59-177.93"
  cell $eq $eq$cva6_lsu_formal.v:177$95
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:174$5_DATA[31:0]$90 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:177$95_Y
  end
  attribute \src "cva6_lsu_formal.v:194.21-194.55"
  cell $eq $eq$cva6_lsu_formal.v:194$102
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:191$6_DATA[31:0]$98 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:194$102_Y
  end
  attribute \src "cva6_lsu_formal.v:194.59-194.93"
  cell $eq $eq$cva6_lsu_formal.v:194$103
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:191$6_DATA[31:0]$98 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:194$103_Y
  end
  attribute \src "cva6_lsu_formal.v:208.21-208.67"
  cell $eq $eq$cva6_lsu_formal.v:208$106
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_1
    connect \B \de_io_instr_ready_o_2
    connect \Y $eq$cva6_lsu_formal.v:208$106_Y
  end
  attribute \src "cva6_lsu_formal.v:30.13-30.25"
  cell $eq $eq$cva6_lsu_formal.v:30$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 3'111
    connect \Y $eq$cva6_lsu_formal.v:30$19_Y
  end
  attribute \src "cva6_lsu_formal.v:33.13-33.25"
  cell $logic_not $eq$cva6_lsu_formal.v:33$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \Y $eq$cva6_lsu_formal.v:33$21_Y
  end
  attribute \src "cva6_lsu_formal.v:36.13-36.25"
  cell $eq $eq$cva6_lsu_formal.v:36$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:36$23_Y
  end
  attribute \src "cva6_lsu_formal.v:169.31-169.42"
  cell $gt $gt$cva6_lsu_formal.v:169$82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $gt$cva6_lsu_formal.v:169$82_Y
  end
  attribute \src "cva6_lsu_formal.v:148.22-148.34"
  cell $le $le$cva6_lsu_formal.v:148$57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $le$cva6_lsu_formal.v:148$57_Y
  end
  attribute \src "cva6_lsu_formal.v:148.13-148.35"
  cell $logic_and $logic_and$cva6_lsu_formal.v:148$58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \init
    connect \B $le$cva6_lsu_formal.v:148$57_Y
    connect \Y $logic_and$cva6_lsu_formal.v:148$58_Y
  end
  attribute \src "cva6_lsu_formal.v:159.20-159.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:159$65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:159$63_Y
    connect \B $eq$cva6_lsu_formal.v:159$64_Y
    connect \Y $logic_and$cva6_lsu_formal.v:159$65_Y
  end
  attribute \src "cva6_lsu_formal.v:160.20-160.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:160$68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:160$66_Y
    connect \B $eq$cva6_lsu_formal.v:160$67_Y
    connect \Y $logic_and$cva6_lsu_formal.v:160$68_Y
  end
  attribute \src "cva6_lsu_formal.v:161.20-161.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:161$71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:161$69_Y
    connect \B $eq$cva6_lsu_formal.v:161$70_Y
    connect \Y $logic_and$cva6_lsu_formal.v:161$71_Y
  end
  attribute \src "cva6_lsu_formal.v:162.20-162.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:162$74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:162$72_Y
    connect \B $eq$cva6_lsu_formal.v:162$73_Y
    connect \Y $logic_and$cva6_lsu_formal.v:162$74_Y
  end
  attribute \src "cva6_lsu_formal.v:164.20-164.59"
  cell $logic_and $logic_and$cva6_lsu_formal.v:164$77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:164$75_Y
    connect \B $eq$cva6_lsu_formal.v:164$76_Y
    connect \Y $logic_and$cva6_lsu_formal.v:164$77_Y
  end
  attribute \src "cva6_lsu_formal.v:164.20-164.93"
  cell $logic_and $logic_and$cva6_lsu_formal.v:164$79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_lsu_formal.v:164$77_Y
    connect \B $eq$cva6_lsu_formal.v:164$78_Y
    connect \Y $logic_and$cva6_lsu_formal.v:164$79_Y
  end
  attribute \src "cva6_lsu_formal.v:176.17-176.55"
  cell $logic_and $logic_and$cva6_lsu_formal.v:176$91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_1
    connect \B \local_ready_1
    connect \Y $logic_and$cva6_lsu_formal.v:176$91_Y
  end
  attribute \src "cva6_lsu_formal.v:176.17-176.67"
  cell $logic_and $logic_and$cva6_lsu_formal.v:176$93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_lsu_formal.v:176$91_Y
    connect \B $lt$cva6_lsu_formal.v:176$92_Y
    connect \Y $logic_and$cva6_lsu_formal.v:176$93_Y
  end
  attribute \src "cva6_lsu_formal.v:193.17-193.67"
  cell $logic_and $logic_and$cva6_lsu_formal.v:193$101
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_lsu_formal.v:193$99_Y
    connect \B $lt$cva6_lsu_formal.v:193$100_Y
    connect \Y $logic_and$cva6_lsu_formal.v:193$101_Y
  end
  attribute \src "cva6_lsu_formal.v:193.17-193.55"
  cell $logic_and $logic_and$cva6_lsu_formal.v:193$99
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_2
    connect \B \local_ready_2
    connect \Y $logic_and$cva6_lsu_formal.v:193$99_Y
  end
  attribute \src "cva6_lsu_formal.v:30.13-30.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:30$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:30$19_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:30$20_Y
  end
  attribute \src "cva6_lsu_formal.v:33.13-33.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:33$22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:33$21_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:33$22_Y
  end
  attribute \src "cva6_lsu_formal.v:36.13-36.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:36$24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:36$23_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:36$24_Y
  end
  attribute \src "cva6_lsu_formal.v:169.22-169.27"
  cell $logic_not $logic_not$cva6_lsu_formal.v:169$81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \init
    connect \Y $logic_not$cva6_lsu_formal.v:169$81_Y
  end
  attribute \src "cva6_lsu_formal.v:169.22-169.42"
  cell $logic_or $logic_or$cva6_lsu_formal.v:169$83
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$cva6_lsu_formal.v:169$81_Y
    connect \B $gt$cva6_lsu_formal.v:169$82_Y
    connect \Y $logic_or$cva6_lsu_formal.v:169$83_Y
  end
  attribute \src "cva6_lsu_formal.v:177.21-177.93"
  cell $logic_or $logic_or$cva6_lsu_formal.v:177$96
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:177$94_Y
    connect \B $eq$cva6_lsu_formal.v:177$95_Y
    connect \Y $logic_or$cva6_lsu_formal.v:177$96_Y
  end
  attribute \src "cva6_lsu_formal.v:194.21-194.93"
  cell $logic_or $logic_or$cva6_lsu_formal.v:194$104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:194$102_Y
    connect \B $eq$cva6_lsu_formal.v:194$103_Y
    connect \Y $logic_or$cva6_lsu_formal.v:194$104_Y
  end
  attribute \src "cva6_lsu_formal.v:176.59-176.67"
  cell $lt $lt$cva6_lsu_formal.v:176$92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \pc_1
    connect \B 3'100
    connect \Y $lt$cva6_lsu_formal.v:176$92_Y
  end
  attribute \src "cva6_lsu_formal.v:193.59-193.67"
  cell $lt $lt$cva6_lsu_formal.v:193$100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \pc_2
    connect \B 3'100
    connect \Y $lt$cva6_lsu_formal.v:193$100_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  cell $dff $procdff$11973
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$cva6_lsu_formal.v:169$13_EN[0:0]$52
    connect \Q $formal$cva6_lsu_formal.v:169$13_EN
  end
  attribute \src "cva6_lsu_formal.v:145.5-214.8"
  cell $dff $procdff$11976
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$cva6_lsu_formal.v:206$15_CHECK[0:0]$55
    connect \Q $formal$cva6_lsu_formal.v:206$15_CHECK
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $dff $procdff$11980
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D $0\counter[2:0]
    connect \Q \counter
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:194.21-194.93|cva6_lsu_formal.v:194.17-198.20"
  cell $mux $procmux$11328
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_or$cva6_lsu_formal.v:194$104_Y
    connect \Y $4\local_ready_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:193.17-193.67|cva6_lsu_formal.v:193.13-206.16"
  cell $mux $procmux$11339
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:193$101_Y
    connect \Y $3\tb_io_instr_valid_i_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:193.17-193.67|cva6_lsu_formal.v:193.13-206.16"
  cell $mux $procmux$11357
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $4\local_ready_2[0:0]
    connect \S $logic_and$cva6_lsu_formal.v:193$101_Y
    connect \Y $3\local_ready_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $pmux $procmux$11365
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12306
    connect \B { \prog[0] [31:15] \instr0 [14:12] \prog[0] [11:7] \instr0 [6:0] \instr1 [31:25] \prog[1] [24:20] \instr1 [19:0] \instr2 [31:12] \prog[2] [11:7] \instr2 [6:0] \prog[3] [31:15] \instr3 [14:12] \prog[3] [11:7] \instr3 [6:0] }
    connect \S { $procmux$11369_CMP $procmux$11368_CMP $procmux$11367_CMP $procmux$11366_CMP }
    connect \Y $procmux$11365_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$11366_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 2'11
    connect \Y $procmux$11366_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$11367_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 2'10
    connect \Y $procmux$11367_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$11368_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 1'1
    connect \Y $procmux$11368_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $logic_not $procmux$11369_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \Y $procmux$11369_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:169.22-169.42|cva6_lsu_formal.v:169.18-212.12"
  cell $mux $procmux$11370
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12308
    connect \B $procmux$11365_Y
    connect \S $logic_or$cva6_lsu_formal.v:169$83_Y
    connect \Y $procmux$11370_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-212.12"
  cell $mux $procmux$11373
    parameter \WIDTH 32
    connect \A $procmux$11370_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12310
    connect \S $logic_and$cva6_lsu_formal.v:148$58_Y
    connect \Y $3$mem2reg_rd$\prog$cva6_lsu_formal.v:191$6_DATA[31:0]$98
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:177.21-177.93|cva6_lsu_formal.v:177.17-181.20"
  cell $mux $procmux$11378
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_or$cva6_lsu_formal.v:177$96_Y
    connect \Y $4\local_ready_1[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:176.17-176.67|cva6_lsu_formal.v:176.13-189.16"
  cell $mux $procmux$11389
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:176$93_Y
    connect \Y $3\tb_io_instr_valid_i_1[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:176.17-176.67|cva6_lsu_formal.v:176.13-189.16"
  cell $mux $procmux$11407
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $4\local_ready_1[0:0]
    connect \S $logic_and$cva6_lsu_formal.v:176$93_Y
    connect \Y $3\local_ready_1[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $pmux $procmux$11415
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12312
    connect \B { \prog[0] [31:15] \instr0 [14:12] \prog[0] [11:7] \instr0 [6:0] \instr1 [31:25] \prog[1] [24:20] \instr1 [19:0] \instr2 [31:12] \prog[2] [11:7] \instr2 [6:0] \prog[3] [31:15] \instr3 [14:12] \prog[3] [11:7] \instr3 [6:0] }
    connect \S { $procmux$11419_CMP $procmux$11418_CMP $procmux$11417_CMP $procmux$11416_CMP }
    connect \Y $procmux$11415_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$11416_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 2'11
    connect \Y $procmux$11416_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$11417_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 2'10
    connect \Y $procmux$11417_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$11418_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 1'1
    connect \Y $procmux$11418_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $logic_not $procmux$11419_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \Y $procmux$11419_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:169.22-169.42|cva6_lsu_formal.v:169.18-212.12"
  cell $mux $procmux$11420
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12314
    connect \B $procmux$11415_Y
    connect \S $logic_or$cva6_lsu_formal.v:169$83_Y
    connect \Y $procmux$11420_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-212.12"
  cell $mux $procmux$11423
    parameter \WIDTH 32
    connect \A $procmux$11420_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12316
    connect \S $logic_and$cva6_lsu_formal.v:148$58_Y
    connect \Y $3$mem2reg_rd$\prog$cva6_lsu_formal.v:174$5_DATA[31:0]$90
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-212.12"
  cell $mux $procmux$11534
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:148$58_Y
    connect \Y $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$40
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-212.12"
  cell $mux $procmux$11537
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12318
    connect \B $logic_and$cva6_lsu_formal.v:159$65_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$58_Y
    connect \Y $0$formal$cva6_lsu_formal.v:156$7_CHECK[0:0]$39
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-212.12"
  cell $mux $procmux$11543
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12320
    connect \B $logic_and$cva6_lsu_formal.v:160$68_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$58_Y
    connect \Y $0$formal$cva6_lsu_formal.v:159$8_CHECK[0:0]$41
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-212.12"
  cell $mux $procmux$11549
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12322
    connect \B $logic_and$cva6_lsu_formal.v:161$71_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$58_Y
    connect \Y $0$formal$cva6_lsu_formal.v:160$9_CHECK[0:0]$43
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-212.12"
  cell $mux $procmux$11555
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12324
    connect \B $logic_and$cva6_lsu_formal.v:162$74_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$58_Y
    connect \Y $0$formal$cva6_lsu_formal.v:161$10_CHECK[0:0]$45
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-212.12"
  cell $mux $procmux$11561
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12326
    connect \B $logic_and$cva6_lsu_formal.v:164$79_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$58_Y
    connect \Y $0$formal$cva6_lsu_formal.v:162$11_CHECK[0:0]$47
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-212.12"
  cell $mux $procmux$11567
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12328
    connect \B $eq$cva6_lsu_formal.v:165$80_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$58_Y
    connect \Y $0$formal$cva6_lsu_formal.v:164$12_CHECK[0:0]$49
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:169.22-169.42|cva6_lsu_formal.v:169.18-212.12"
  cell $mux $procmux$11570
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$cva6_lsu_formal.v:169$83_Y
    connect \Y $procmux$11570_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-212.12"
  cell $mux $procmux$11573
    parameter \WIDTH 1
    connect \A $procmux$11570_Y
    connect \B 1'0
    connect \S $logic_and$cva6_lsu_formal.v:148$58_Y
    connect \Y $0$formal$cva6_lsu_formal.v:169$13_EN[0:0]$52
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:169.22-169.42|cva6_lsu_formal.v:169.18-212.12"
  cell $mux $procmux$11576
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12330
    connect \B $eq$cva6_lsu_formal.v:171$88_Y
    connect \S $logic_or$cva6_lsu_formal.v:169$83_Y
    connect \Y $procmux$11576_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-212.12"
  cell $mux $procmux$11579
    parameter \WIDTH 1
    connect \A $procmux$11576_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12332
    connect \S $logic_and$cva6_lsu_formal.v:148$58_Y
    connect \Y $0$formal$cva6_lsu_formal.v:169$13_CHECK[0:0]$51
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:169.22-169.42|cva6_lsu_formal.v:169.18-212.12"
  cell $mux $procmux$11588
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12334
    connect \B $eq$cva6_lsu_formal.v:172$89_Y
    connect \S $logic_or$cva6_lsu_formal.v:169$83_Y
    connect \Y $procmux$11588_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-212.12"
  cell $mux $procmux$11591
    parameter \WIDTH 1
    connect \A $procmux$11588_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12336
    connect \S $logic_and$cva6_lsu_formal.v:148$58_Y
    connect \Y $0$formal$cva6_lsu_formal.v:171$14_CHECK[0:0]$53
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:169.22-169.42|cva6_lsu_formal.v:169.18-212.12"
  cell $mux $procmux$11600
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12338
    connect \B $eq$cva6_lsu_formal.v:208$106_Y
    connect \S $logic_or$cva6_lsu_formal.v:169$83_Y
    connect \Y $procmux$11600_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-212.12"
  cell $mux $procmux$11603
    parameter \WIDTH 1
    connect \A $procmux$11600_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12340
    connect \S $logic_and$cva6_lsu_formal.v:148$58_Y
    connect \Y $0$formal$cva6_lsu_formal.v:206$15_CHECK[0:0]$55
  end
  attribute \module_not_derived 1
  attribute \src "cva6_lsu_formal.v:96.25-108.6"
  cell \cva6_processor_shim \shim_i_1
    connect \clk_i \clk
    connect \instr_i \tb_io_instr_i_1
    connect \instr_ready_o \de_io_instr_ready_o_1
    connect \instr_valid_i \tb_io_instr_valid_i_1
    connect \load_mem_resp_i 1'1
    connect \mem_o \de_io_mem_o_1
    connect \regfile_o \de_io_regfile_o_1
    connect \rst_ni \reset
    connect \store_mem_resp_i 1'0
  end
  attribute \module_not_derived 1
  attribute \src "cva6_lsu_formal.v:64.25-76.6"
  cell \cva6_processor_shim \shim_i_2
    connect \clk_i \clk
    connect \instr_i \tb_io_instr_i_2
    connect \instr_ready_o \de_io_instr_ready_o_2
    connect \instr_valid_i \tb_io_instr_valid_i_2
    connect \load_mem_resp_i 1'1
    connect \mem_o \de_io_mem_o_2
    connect \regfile_o \de_io_regfile_o_2
    connect \rst_ni \reset
    connect \store_mem_resp_i 1'0
  end
  connect \de_io_instr_i_1 \tb_io_instr_i_1
  connect \de_io_instr_i_2 \tb_io_instr_i_2
  connect \de_io_instr_valid_i_1 \tb_io_instr_valid_i_1
  connect \de_io_instr_valid_i_2 \tb_io_instr_valid_i_2
  connect { \instr0 [31:15] \instr0 [11:7] } { \prog[0] [31:15] \prog[0] [11:7] }
  connect \instr1 [24:20] \prog[1] [24:20]
  connect \instr2 [11:7] \prog[2] [11:7]
  connect { \instr3 [31:15] \instr3 [11:7] } { \prog[3] [31:15] \prog[3] [11:7] }
  connect { \prog[0] [14:12] \prog[0] [6:0] } { \instr0 [14:12] \instr0 [6:0] }
  connect { \prog[1] [31:25] \prog[1] [19:0] } { \instr1 [31:25] \instr1 [19:0] }
  connect { \prog[2] [31:12] \prog[2] [6:0] } { \instr2 [31:12] \instr2 [6:0] }
  connect { \prog[3] [14:12] \prog[3] [6:0] } { \instr3 [14:12] \instr3 [6:0] }
  connect \tb_io_load_mem_resp_i_1 \de_io_load_mem_resp_i_1
  connect \tb_io_load_mem_resp_i_2 \de_io_load_mem_resp_i_2
  connect \tb_io_store_mem_resp_i_1 \de_io_store_mem_resp_i_1
  connect \tb_io_store_mem_resp_i_2 \de_io_store_mem_resp_i_2
end
attribute \dynports 1
attribute \hdlname "\\cva6_lsu_shim"
attribute \src "cva6_lsu_shim.v:3.1-373.10"
module \cva6_lsu_shim
  parameter \ASID_WIDTH 1
  parameter \ArianeCfg 6434'00000000000000000000000000000010000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104"
  wire width 105 $0\tb_io_dcache_req_ports_i[104:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $2\load_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $2\store_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire $2\tb_io_dcache_req_ports_i[104:104]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire $2\tb_io_lsu_valid_i[0:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $3\load_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $3\store_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 3 $3\tb_io_commit_tran_id_i[2:0]
  wire width 109 $3\tb_io_fu_data_i[110:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $4\store_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 3 $4\tb_io_commit_tran_id_i[2:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $5\load_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $5\store_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire $5\tb_io_lsu_valid_i[0:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $6\load_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $6\store_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire $6\tb_io_lsu_valid_i[0:0]
  wire $auto$opt_dff.cc:217:make_patterns_logic$12651
  wire $auto$opt_dff.cc:217:make_patterns_logic$12653
  wire $auto$opt_dff.cc:217:make_patterns_logic$12659
  wire $auto$opt_dff.cc:217:make_patterns_logic$12661
  wire $auto$opt_dff.cc:217:make_patterns_logic$12669
  wire $auto$opt_dff.cc:217:make_patterns_logic$12677
  wire $auto$opt_dff.cc:242:make_patterns_logic$12655
  wire $auto$opt_dff.cc:242:make_patterns_logic$12663
  wire $auto$opt_dff.cc:242:make_patterns_logic$12673
  wire $auto$rtlil.cc:2127:Not$12672
  attribute \src "cva6_lsu_shim.v:347.21-347.43"
  wire $eq$cva6_lsu_shim.v:347$412_Y
  attribute \src "cva6_lsu_shim.v:351.30-351.52"
  wire $eq$cva6_lsu_shim.v:351$413_Y
  attribute \src "cva6_lsu_shim.v:356.21-356.44"
  wire $eq$cva6_lsu_shim.v:356$414_Y
  attribute \src "cva6_lsu_shim.v:359.30-359.53"
  wire $eq$cva6_lsu_shim.v:359$415_Y
  attribute \src "cva6_lsu_shim.v:362.30-362.53"
  wire $eq$cva6_lsu_shim.v:362$416_Y
  attribute \src "cva6_lsu_shim.v:4.16-4.21"
  wire input 1 \clk_i
  attribute \src "cva6_lsu_shim.v:144.14-144.29"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134"
  wire width 135 \de_io_amo_req_o
  attribute \src "cva6_lsu_shim.v:145.17-145.33"
  wire width 65 \de_io_amo_resp_i
  attribute \src "cva6_lsu_shim.v:47.10-47.34"
  wire \de_io_amo_valid_commit_i
  attribute \src "cva6_lsu_shim.v:111.29-111.41"
  wire \de_io_asid_i
  attribute \src "cva6_lsu_shim.v:115.29-115.55"
  wire \de_io_asid_to_be_flushed_i
  attribute \src "cva6_lsu_shim.v:69.10-69.24"
  wire \de_io_commit_i
  attribute \src "cva6_lsu_shim.v:73.6-73.26"
  attribute \unused_bits "0"
  wire \de_io_commit_ready_o
  attribute \src "cva6_lsu_shim.v:74.16-74.38"
  wire width 3 \de_io_commit_tran_id_i
  attribute \src "cva6_lsu_shim.v:129.18-129.42"
  wire width 105 \de_io_dcache_req_ports_i
  attribute \src "cva6_lsu_shim.v:133.657-133.681"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230"
  wire width 231 \de_io_dcache_req_ports_o
  attribute \src "cva6_lsu_shim.v:134.10-134.38"
  wire \de_io_dcache_wbuffer_empty_i
  attribute \src "cva6_lsu_shim.v:139.10-139.39"
  wire \de_io_dcache_wbuffer_not_ni_i
  attribute \src "cva6_lsu_shim.v:128.6-128.23"
  attribute \unused_bits "0"
  wire \de_io_dtlb_miss_o
  attribute \src "cva6_lsu_shim.v:82.10-82.38"
  wire \de_io_en_ld_st_translation_i
  attribute \src "cva6_lsu_shim.v:78.10-78.36"
  wire \de_io_enable_translation_i
  attribute \src "cva6_lsu_shim.v:42.10-42.23"
  wire \de_io_flush_i
  attribute \src "cva6_lsu_shim.v:123.10-123.27"
  wire \de_io_flush_tlb_i
  attribute \src "cva6_lsu_shim.v:51.18-51.33"
  wire width 111 \de_io_fu_data_i
  attribute \src "cva6_lsu_shim.v:86.17-86.36"
  wire width 33 \de_io_icache_areq_i
  attribute \src "cva6_lsu_shim.v:90.13-90.32"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99"
  wire width 100 \de_io_icache_areq_o
  attribute \src "cva6_lsu_shim.v:127.6-127.23"
  attribute \unused_bits "0"
  wire \de_io_itlb_miss_o
  attribute \src "cva6_lsu_shim.v:95.16-95.38"
  wire width 2 \de_io_ld_st_priv_lvl_i
  attribute \src "cva6_lsu_shim.v:64.13-64.35"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64"
  wire width 65 \de_io_load_exception_o
  attribute \src "cva6_lsu_shim.v:62.13-62.32"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \de_io_load_result_o
  attribute \src "cva6_lsu_shim.v:61.12-61.33"
  attribute \unused_bits "0 1 2"
  wire width 3 \de_io_load_trans_id_o
  attribute \src "cva6_lsu_shim.v:63.6-63.24"
  attribute \unused_bits "0"
  wire \de_io_load_valid_o
  attribute \src "cva6_lsu_shim.v:55.6-55.23"
  wire \de_io_lsu_ready_o
  attribute \src "cva6_lsu_shim.v:56.10-56.27"
  wire \de_io_lsu_valid_i
  attribute \src "cva6_lsu_shim.v:103.10-103.21"
  wire \de_io_mxr_i
  attribute \src "cva6_lsu_shim.v:46.6-46.27"
  attribute \unused_bits "0"
  wire \de_io_no_st_pending_o
  attribute \src "cva6_lsu_shim.v:153.18-153.33"
  wire width 512 \de_io_pmpaddr_i
  attribute \src "cva6_lsu_shim.v:149.18-149.32"
  wire width 128 \de_io_pmpcfg_i
  attribute \src "cva6_lsu_shim.v:91.16-91.32"
  wire width 2 \de_io_priv_lvl_i
  attribute \src "cva6_lsu_shim.v:107.17-107.33"
  wire width 22 \de_io_satp_ppn_i
  attribute \src "cva6_lsu_shim.v:68.13-68.36"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64"
  wire width 65 \de_io_store_exception_o
  attribute \src "cva6_lsu_shim.v:66.13-66.33"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \de_io_store_result_o
  attribute \src "cva6_lsu_shim.v:65.12-65.34"
  attribute \unused_bits "0 1 2"
  wire width 3 \de_io_store_trans_id_o
  attribute \src "cva6_lsu_shim.v:67.6-67.25"
  attribute \unused_bits "0"
  wire \de_io_store_valid_o
  attribute \src "cva6_lsu_shim.v:99.10-99.21"
  wire \de_io_sum_i
  attribute \src "cva6_lsu_shim.v:119.17-119.44"
  wire width 32 \de_io_vaddr_to_be_flushed_i
  attribute \src "cva6_lsu_shim.v:284.16-284.26"
  wire width 32 \dummy_data
  attribute \src "cva6_lsu_shim.v:7.23-7.30"
  wire width 32 input 3 \instr_i
  attribute \src "cva6_lsu_shim.v:10.16-10.29"
  wire input 6 \instr_valid_i
  attribute \src "cva6_lsu_shim.v:8.11-8.20"
  wire input 4 \is_load_i
  attribute \src "cva6_lsu_shim.v:12.16-12.31"
  wire input 8 \load_mem_resp_i
  attribute \src "cva6_lsu_shim.v:13.17-13.27"
  wire output 9 \load_req_o
  attribute \src "cva6_lsu_shim.v:281.15-281.29"
  wire width 2 \load_req_state
  attribute \src "cva6_lsu_shim.v:17.25-17.37"
  wire width 2 output 12 \load_state_o
  attribute \src "cva6_lsu_shim.v:14.17-14.24"
  wire output 10 \ready_o
  attribute \src "cva6_lsu_shim.v:5.16-5.22"
  wire input 2 \rst_ni
  attribute \src "cva6_lsu_shim.v:9.11-9.25"
  wire input 5 \store_commit_i
  attribute \src "cva6_lsu_shim.v:11.16-11.32"
  wire input 7 \store_mem_resp_i
  attribute \src "cva6_lsu_shim.v:282.15-282.30"
  wire width 2 \store_req_state
  attribute \src "cva6_lsu_shim.v:16.25-16.38"
  wire width 8 output 11 \store_state_o
  attribute \src "cva6_lsu_shim.v:75.15-75.37"
  wire width 3 \tb_io_commit_tran_id_i
  attribute \src "cva6_lsu_shim.v:130.17-130.41"
  wire width 105 \tb_io_dcache_req_ports_i
  attribute \src "cva6_lsu_shim.v:52.17-52.32"
  wire width 111 \tb_io_fu_data_i
  attribute \src "cva6_lsu_shim.v:57.9-57.26"
  wire \tb_io_lsu_valid_i
  attribute \src "cva6_lsu_shim.v:286.9-286.26"
  wire \x_load_mem_resp_i
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$12652
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_lsu_shim.v:362$416_Y $eq$cva6_lsu_shim.v:359$415_Y $eq$cva6_lsu_shim.v:356$414_Y \instr_valid_i }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12651
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12654
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \is_load_i \instr_valid_i }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12653
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$12660
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_lsu_shim.v:351$413_Y $eq$cva6_lsu_shim.v:347$412_Y \instr_valid_i }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12659
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12662
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \is_load_i \instr_valid_i }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12661
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$12670
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_lsu_shim.v:351$413_Y $eq$cva6_lsu_shim.v:347$412_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12669
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$12678
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_lsu_shim.v:356$414_Y $eq$cva6_lsu_shim.v:347$412_Y \instr_valid_i }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12677
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$12671
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_valid_i
    connect \Y $auto$rtlil.cc:2127:Not$12672
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12656
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:217:make_patterns_logic$12653 $auto$opt_dff.cc:217:make_patterns_logic$12651 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12655
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12664
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:217:make_patterns_logic$12661 $auto$opt_dff.cc:217:make_patterns_logic$12659 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12663
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12674
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12672 $auto$opt_dff.cc:217:make_patterns_logic$12669 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12673
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdff $auto$opt_dff.cc:702:run$12649
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \load_mem_resp_i
    connect \Q \x_load_mem_resp_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdff $auto$opt_dff.cc:702:run$12666
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 35'00000000000000000000000000000000000
    parameter \WIDTH 35
    connect \CLK \clk_i
    connect \D { $2\tb_io_dcache_req_ports_i[104:104] \load_mem_resp_i \x_load_mem_resp_i \dummy_data }
    connect \Q { \tb_io_dcache_req_ports_i [104] \tb_io_dcache_req_ports_i [69:36] }
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12657
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $2\store_req_state[1:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12655
    connect \Q \store_req_state
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12665
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $2\load_req_state[1:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12663
    connect \Q \load_req_state
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $dffe $auto$opt_dff.cc:764:run$12667
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \WIDTH 69
    connect \CLK \clk_i
    connect \D 69'000000000000000000000000000000000000000000000000000000000000000000000
    connect \EN \rst_ni
    connect \Q { \tb_io_dcache_req_ports_i [103:70] \tb_io_dcache_req_ports_i [34:0] }
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12675
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $3\tb_io_commit_tran_id_i[2:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12673
    connect \Q \tb_io_commit_tran_id_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12679
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\tb_io_lsu_valid_i[0:0]
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$12677
    connect \Q \tb_io_lsu_valid_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12681
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 111'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 111
    connect \CLK \clk_i
    connect \D { 2'00 $3\tb_io_fu_data_i[110:0] }
    connect \EN \instr_valid_i
    connect \Q \tb_io_fu_data_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:347.21-347.43"
  cell $eq $eq$cva6_lsu_shim.v:347$412
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \load_req_state
    connect \B 1'1
    connect \Y $eq$cva6_lsu_shim.v:347$412_Y
  end
  attribute \src "cva6_lsu_shim.v:351.30-351.52"
  cell $eq $eq$cva6_lsu_shim.v:351$413
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \load_req_state
    connect \B 2'10
    connect \Y $eq$cva6_lsu_shim.v:351$413_Y
  end
  attribute \src "cva6_lsu_shim.v:356.21-356.44"
  cell $eq $eq$cva6_lsu_shim.v:356$414
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \store_req_state
    connect \B 1'1
    connect \Y $eq$cva6_lsu_shim.v:356$414_Y
  end
  attribute \src "cva6_lsu_shim.v:359.30-359.53"
  cell $eq $eq$cva6_lsu_shim.v:359$415
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \store_req_state
    connect \B 2'10
    connect \Y $eq$cva6_lsu_shim.v:359$415_Y
  end
  attribute \src "cva6_lsu_shim.v:362.30-362.53"
  cell $eq $eq$cva6_lsu_shim.v:362$416
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \store_req_state
    connect \B 2'11
    connect \Y $eq$cva6_lsu_shim.v:362$416_Y
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $dff $procdff$11763
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $0\tb_io_dcache_req_ports_i[104:0] [35]
    connect \Q \tb_io_dcache_req_ports_i [35]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:362.30-362.53|cva6_lsu_shim.v:362.26-365.20"
  cell $mux $procmux$2394
    parameter \WIDTH 2
    connect \A 2'xx
    connect \B 2'00
    connect \S $eq$cva6_lsu_shim.v:362$416_Y
    connect \Y $6\store_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:359.30-359.53|cva6_lsu_shim.v:359.26-365.20"
  cell $mux $procmux$2424
    parameter \WIDTH 2
    connect \A $6\store_req_state[1:0]
    connect \B 2'11
    connect \S $eq$cva6_lsu_shim.v:359$415_Y
    connect \Y $5\store_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:356.21-356.44|cva6_lsu_shim.v:356.17-365.20"
  cell $mux $procmux$2448
    parameter \WIDTH 2
    connect \A $5\store_req_state[1:0]
    connect \B 2'10
    connect \S $eq$cva6_lsu_shim.v:356$414_Y
    connect \Y $4\store_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:356.21-356.44|cva6_lsu_shim.v:356.17-365.20"
  cell $mux $procmux$2457
    parameter \WIDTH 1
    connect \A $5\tb_io_lsu_valid_i[0:0]
    connect \B 1'0
    connect \S $eq$cva6_lsu_shim.v:356$414_Y
    connect \Y $6\tb_io_lsu_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:351.30-351.52|cva6_lsu_shim.v:351.26-354.20"
  cell $mux $procmux$2475
    parameter \WIDTH 2
    connect \A 2'xx
    connect \B 2'00
    connect \S $eq$cva6_lsu_shim.v:351$413_Y
    connect \Y $6\load_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:351.30-351.52|cva6_lsu_shim.v:351.26-354.20"
  cell $mux $procmux$2487
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B 3'000
    connect \S $eq$cva6_lsu_shim.v:351$413_Y
    connect \Y $4\tb_io_commit_tran_id_i[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:347.21-347.43|cva6_lsu_shim.v:347.17-354.20"
  cell $mux $procmux$2499
    parameter \WIDTH 2
    connect \A $6\load_req_state[1:0]
    connect \B 2'10
    connect \S $eq$cva6_lsu_shim.v:347$412_Y
    connect \Y $5\load_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:347.21-347.43|cva6_lsu_shim.v:347.17-354.20"
  cell $mux $procmux$2508
    parameter \WIDTH 3
    connect \A $4\tb_io_commit_tran_id_i[2:0]
    connect \B 3'001
    connect \S $eq$cva6_lsu_shim.v:347$412_Y
    connect \Y $3\tb_io_commit_tran_id_i[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:347.21-347.43|cva6_lsu_shim.v:347.17-354.20"
  cell $mux $procmux$2517
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $eq$cva6_lsu_shim.v:347$412_Y
    connect \Y $5\tb_io_lsu_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:337.21-337.31|cva6_lsu_shim.v:337.17-345.20"
  cell $mux $procmux$2575
    parameter \WIDTH 2
    connect \A 2'01
    connect \B 2'xx
    connect \S \is_load_i
    connect \Y $3\store_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:337.21-337.31|cva6_lsu_shim.v:337.17-345.20"
  cell $mux $procmux$2593
    parameter \WIDTH 109
    connect \A { 10'1000100111 \instr_i 67'1100101011111110110010101111111000000000000000000000000000000000010 }
    connect \B { 10'0100100101 \instr_i 67'0000000000000000000000000000000000000000000000000000000000000000001 }
    connect \S \is_load_i
    connect \Y $3\tb_io_fu_data_i[110:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:337.21-337.31|cva6_lsu_shim.v:337.17-345.20"
  cell $mux $procmux$2620
    parameter \WIDTH 2
    connect \A 2'xx
    connect \B 2'01
    connect \S \is_load_i
    connect \Y $3\load_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:336.17-336.30|cva6_lsu_shim.v:336.13-366.16"
  cell $mux $procmux$2640
    parameter \WIDTH 2
    connect \A $4\store_req_state[1:0]
    connect \B $3\store_req_state[1:0]
    connect \S \instr_valid_i
    connect \Y $2\store_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:336.17-336.30|cva6_lsu_shim.v:336.13-366.16"
  cell $mux $procmux$2646
    parameter \WIDTH 2
    connect \A $5\load_req_state[1:0]
    connect \B $3\load_req_state[1:0]
    connect \S \instr_valid_i
    connect \Y $2\load_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:336.17-336.30|cva6_lsu_shim.v:336.13-366.16"
  cell $mux $procmux$2652
    parameter \WIDTH 1
    connect \A $6\tb_io_lsu_valid_i[0:0]
    connect \B 1'1
    connect \S \instr_valid_i
    connect \Y $2\tb_io_lsu_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:313.17-313.33|cva6_lsu_shim.v:313.13-318.16"
  cell $mux $procmux$2676
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \store_mem_resp_i
    connect \Y $2\tb_io_dcache_req_ports_i[104:104]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:292.13-292.20|cva6_lsu_shim.v:292.9-370.12"
  cell $mux $procmux$2688
    parameter \WIDTH 35
    connect \A 35'00000000000000000000000000000000000
    connect \B { \load_mem_resp_i \x_load_mem_resp_i \dummy_data 1'0 }
    connect \S \rst_ni
    connect \Y $0\tb_io_dcache_req_ports_i[104:0] [69:35]
  end
  attribute \module_not_derived 1
  attribute \src "cva6_lsu_shim.v:230.21-277.6"
  cell \load_store_unit \lsu_i
    connect \amo_req_o \de_io_amo_req_o
    connect \amo_resp_i 65'00000000000000000000000000000000000000000000000000000000000000000
    connect \amo_valid_commit_i 1'0
    connect \asid_i 1'0
    connect \asid_to_be_flushed_i 1'0
    connect \clk_i \clk_i
    connect \commit_i \store_commit_i
    connect \commit_ready_o \de_io_commit_ready_o
    connect \commit_tran_id_i \tb_io_commit_tran_id_i
    connect \dcache_req_ports_i \tb_io_dcache_req_ports_i
    connect \dcache_req_ports_o \de_io_dcache_req_ports_o
    connect \dcache_wbuffer_empty_i 1'0
    connect \dcache_wbuffer_not_ni_i 1'0
    connect \dtlb_miss_o \de_io_dtlb_miss_o
    connect \en_ld_st_translation_i 1'0
    connect \enable_translation_i 1'0
    connect \flush_i 1'0
    connect \flush_tlb_i 1'0
    connect \fu_data_i \tb_io_fu_data_i
    connect \icache_areq_i 33'000000000000000000000000000000000
    connect \icache_areq_o \de_io_icache_areq_o
    connect \itlb_miss_o \de_io_itlb_miss_o
    connect \ld_st_priv_lvl_i 2'00
    connect \load_exception_o \de_io_load_exception_o
    connect \load_result_o \de_io_load_result_o
    connect \load_state_o \load_state_o
    connect \load_trans_id_o \de_io_load_trans_id_o
    connect \load_valid_o \de_io_load_valid_o
    connect \lsu_ready_o \de_io_lsu_ready_o
    connect \lsu_valid_i \tb_io_lsu_valid_i
    connect \mxr_i 1'0
    connect \no_st_pending_o \de_io_no_st_pending_o
    connect \pmpaddr_i 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \pmpcfg_i 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \priv_lvl_i 2'00
    connect \rst_ni \rst_ni
    connect \satp_ppn_i 22'0000000000000000000000
    connect \store_exception_o \de_io_store_exception_o
    connect \store_result_o \de_io_store_result_o
    connect \store_state_o \store_state_o
    connect \store_trans_id_o \de_io_store_trans_id_o
    connect \store_valid_o \de_io_store_valid_o
    connect \sum_i 1'0
    connect \vaddr_to_be_flushed_i 0
  end
  connect \de_io_amo_resp_i 65'00000000000000000000000000000000000000000000000000000000000000000
  connect \de_io_amo_valid_commit_i 1'0
  connect \de_io_asid_i 1'0
  connect \de_io_asid_to_be_flushed_i 1'0
  connect \de_io_commit_i \store_commit_i
  connect \de_io_commit_tran_id_i \tb_io_commit_tran_id_i
  connect \de_io_dcache_req_ports_i \tb_io_dcache_req_ports_i
  connect \de_io_dcache_wbuffer_empty_i 1'0
  connect \de_io_dcache_wbuffer_not_ni_i 1'0
  connect \de_io_en_ld_st_translation_i 1'0
  connect \de_io_enable_translation_i 1'0
  connect \de_io_flush_i 1'0
  connect \de_io_flush_tlb_i 1'0
  connect \de_io_fu_data_i \tb_io_fu_data_i
  connect \de_io_icache_areq_i 33'000000000000000000000000000000000
  connect \de_io_ld_st_priv_lvl_i 2'00
  connect \de_io_lsu_valid_i \tb_io_lsu_valid_i
  connect \de_io_mxr_i 1'0
  connect \de_io_pmpaddr_i 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  connect \de_io_pmpcfg_i 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  connect \de_io_priv_lvl_i 2'00
  connect \de_io_satp_ppn_i 22'0000000000000000000000
  connect \de_io_sum_i 1'0
  connect \de_io_vaddr_to_be_flushed_i 0
  connect \load_req_o \de_io_dcache_req_ports_o [86]
  connect \ready_o \de_io_lsu_ready_o
end
attribute \hdlname "\\cva6_processor_shim"
attribute \src "cva6_processor_shim.v:3.1-392.10"
module \cva6_processor_shim
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $10\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $11\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $12\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  attribute \unused_bits "2"
  wire width 3 $2\load_cooldown[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $2\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $2\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\tb_io_load_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\load_cooldown[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $3\loadstore_addr[31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\loadstore_state[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$144_DATA[31:0]$293
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\loadstore_addr[31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $4\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\loadstore_state[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $4\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\tb_io_instr_valid_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$147_DATA[31:0]$320
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $5\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $5\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\tb_io_is_load_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $6\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $6\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\tb_io_instr_valid_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $7\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $7\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $8\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $8\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $9\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:227.38-227.82"
  wire width 32 $add$cva6_processor_shim.v:227$294_Y
  attribute \src "cva6_processor_shim.v:233.38-233.82"
  wire width 32 $add$cva6_processor_shim.v:233$321_Y
  wire width 3 $add$cva6_processor_shim.v:254$370_Y
  attribute \src "cva6_processor_shim.v:96.32-96.51"
  wire width 32 $add$cva6_processor_shim.v:96$340_Y
  attribute \src "cva6_processor_shim.v:102.33-102.52"
  wire width 32 $and$cva6_processor_shim.v:102$348_Y
  wire $auto$opt_dff.cc:217:make_patterns_logic$12682
  wire $auto$opt_dff.cc:217:make_patterns_logic$12684
  wire $auto$opt_dff.cc:217:make_patterns_logic$12686
  wire $auto$opt_dff.cc:217:make_patterns_logic$12695
  wire $auto$opt_dff.cc:217:make_patterns_logic$12697
  wire $auto$opt_dff.cc:217:make_patterns_logic$12706
  wire $auto$opt_dff.cc:217:make_patterns_logic$12708
  wire $auto$opt_dff.cc:217:make_patterns_logic$12717
  wire $auto$opt_dff.cc:217:make_patterns_logic$12719
  wire $auto$opt_dff.cc:217:make_patterns_logic$12728
  wire $auto$opt_dff.cc:217:make_patterns_logic$12730
  wire $auto$opt_dff.cc:217:make_patterns_logic$12739
  wire $auto$opt_dff.cc:217:make_patterns_logic$12741
  wire $auto$opt_dff.cc:217:make_patterns_logic$12750
  wire $auto$opt_dff.cc:217:make_patterns_logic$12752
  wire $auto$opt_dff.cc:217:make_patterns_logic$12761
  wire $auto$opt_dff.cc:217:make_patterns_logic$12763
  wire $auto$opt_dff.cc:217:make_patterns_logic$12772
  wire $auto$opt_dff.cc:217:make_patterns_logic$12774
  wire $auto$opt_dff.cc:217:make_patterns_logic$12783
  wire $auto$opt_dff.cc:217:make_patterns_logic$12785
  wire $auto$opt_dff.cc:217:make_patterns_logic$12794
  wire $auto$opt_dff.cc:217:make_patterns_logic$12796
  wire $auto$opt_dff.cc:217:make_patterns_logic$12805
  wire $auto$opt_dff.cc:217:make_patterns_logic$12807
  wire $auto$opt_dff.cc:217:make_patterns_logic$12816
  wire $auto$opt_dff.cc:217:make_patterns_logic$12818
  wire $auto$opt_dff.cc:217:make_patterns_logic$12827
  wire $auto$opt_dff.cc:217:make_patterns_logic$12829
  wire $auto$opt_dff.cc:217:make_patterns_logic$12838
  wire $auto$opt_dff.cc:217:make_patterns_logic$12840
  wire $auto$opt_dff.cc:217:make_patterns_logic$12849
  wire $auto$opt_dff.cc:217:make_patterns_logic$12851
  wire $auto$opt_dff.cc:217:make_patterns_logic$12860
  wire $auto$opt_dff.cc:217:make_patterns_logic$12862
  wire $auto$opt_dff.cc:217:make_patterns_logic$12871
  wire $auto$opt_dff.cc:217:make_patterns_logic$12873
  wire $auto$opt_dff.cc:217:make_patterns_logic$12882
  wire $auto$opt_dff.cc:217:make_patterns_logic$12884
  wire $auto$opt_dff.cc:217:make_patterns_logic$12893
  wire $auto$opt_dff.cc:217:make_patterns_logic$12895
  wire $auto$opt_dff.cc:217:make_patterns_logic$12904
  wire $auto$opt_dff.cc:217:make_patterns_logic$12906
  wire $auto$opt_dff.cc:217:make_patterns_logic$12915
  wire $auto$opt_dff.cc:217:make_patterns_logic$12917
  wire $auto$opt_dff.cc:217:make_patterns_logic$12926
  wire $auto$opt_dff.cc:217:make_patterns_logic$12928
  wire $auto$opt_dff.cc:217:make_patterns_logic$12935
  wire $auto$opt_dff.cc:217:make_patterns_logic$12937
  wire $auto$opt_dff.cc:217:make_patterns_logic$12948
  wire $auto$opt_dff.cc:217:make_patterns_logic$12950
  wire $auto$opt_dff.cc:217:make_patterns_logic$12959
  wire $auto$opt_dff.cc:217:make_patterns_logic$12961
  wire $auto$opt_dff.cc:217:make_patterns_logic$12970
  wire $auto$opt_dff.cc:217:make_patterns_logic$12972
  wire $auto$opt_dff.cc:217:make_patterns_logic$12981
  wire $auto$opt_dff.cc:217:make_patterns_logic$12983
  wire $auto$opt_dff.cc:217:make_patterns_logic$12992
  wire $auto$opt_dff.cc:217:make_patterns_logic$12994
  wire $auto$opt_dff.cc:217:make_patterns_logic$13003
  wire $auto$opt_dff.cc:217:make_patterns_logic$13005
  wire $auto$opt_dff.cc:217:make_patterns_logic$13014
  wire $auto$opt_dff.cc:217:make_patterns_logic$13016
  wire $auto$opt_dff.cc:217:make_patterns_logic$13025
  wire $auto$opt_dff.cc:217:make_patterns_logic$13027
  wire $auto$opt_dff.cc:217:make_patterns_logic$13034
  wire $auto$opt_dff.cc:217:make_patterns_logic$13039
  wire $auto$opt_dff.cc:217:make_patterns_logic$13044
  wire $auto$opt_dff.cc:217:make_patterns_logic$13049
  wire $auto$opt_dff.cc:217:make_patterns_logic$13054
  wire $auto$opt_dff.cc:217:make_patterns_logic$13059
  wire $auto$opt_dff.cc:217:make_patterns_logic$13064
  wire $auto$opt_dff.cc:217:make_patterns_logic$13069
  wire $auto$opt_dff.cc:217:make_patterns_logic$13074
  wire $auto$opt_dff.cc:217:make_patterns_logic$13079
  wire $auto$opt_dff.cc:217:make_patterns_logic$13084
  wire $auto$opt_dff.cc:217:make_patterns_logic$13089
  wire $auto$opt_dff.cc:217:make_patterns_logic$13094
  wire $auto$opt_dff.cc:217:make_patterns_logic$13099
  wire $auto$opt_dff.cc:217:make_patterns_logic$13104
  wire $auto$opt_dff.cc:217:make_patterns_logic$13109
  wire $auto$opt_dff.cc:217:make_patterns_logic$13114
  wire $auto$opt_dff.cc:217:make_patterns_logic$13119
  wire $auto$opt_dff.cc:217:make_patterns_logic$13124
  wire $auto$opt_dff.cc:217:make_patterns_logic$13129
  wire $auto$opt_dff.cc:217:make_patterns_logic$13134
  wire $auto$opt_dff.cc:217:make_patterns_logic$13139
  wire $auto$opt_dff.cc:217:make_patterns_logic$13144
  wire $auto$opt_dff.cc:217:make_patterns_logic$13149
  wire $auto$opt_dff.cc:217:make_patterns_logic$13154
  wire $auto$opt_dff.cc:217:make_patterns_logic$13159
  wire $auto$opt_dff.cc:217:make_patterns_logic$13164
  wire $auto$opt_dff.cc:217:make_patterns_logic$13169
  wire $auto$opt_dff.cc:217:make_patterns_logic$13174
  wire $auto$opt_dff.cc:217:make_patterns_logic$13179
  wire $auto$opt_dff.cc:217:make_patterns_logic$13184
  wire $auto$opt_dff.cc:217:make_patterns_logic$13189
  wire $auto$opt_dff.cc:217:make_patterns_logic$13195
  wire $auto$opt_dff.cc:217:make_patterns_logic$13197
  wire $auto$opt_dff.cc:217:make_patterns_logic$13199
  wire $auto$opt_dff.cc:217:make_patterns_logic$13201
  wire $auto$opt_dff.cc:217:make_patterns_logic$13203
  wire $auto$opt_dff.cc:217:make_patterns_logic$13219
  wire $auto$opt_dff.cc:217:make_patterns_logic$13226
  wire $auto$opt_dff.cc:217:make_patterns_logic$13238
  wire $auto$opt_dff.cc:217:make_patterns_logic$13240
  wire $auto$opt_dff.cc:217:make_patterns_logic$13257
  wire $auto$opt_dff.cc:217:make_patterns_logic$13259
  wire $auto$opt_dff.cc:217:make_patterns_logic$13265
  wire $auto$opt_dff.cc:217:make_patterns_logic$13291
  wire $auto$opt_dff.cc:242:make_patterns_logic$12690
  wire $auto$opt_dff.cc:242:make_patterns_logic$12701
  wire $auto$opt_dff.cc:242:make_patterns_logic$12712
  wire $auto$opt_dff.cc:242:make_patterns_logic$12723
  wire $auto$opt_dff.cc:242:make_patterns_logic$12734
  wire $auto$opt_dff.cc:242:make_patterns_logic$12745
  wire $auto$opt_dff.cc:242:make_patterns_logic$12756
  wire $auto$opt_dff.cc:242:make_patterns_logic$12767
  wire $auto$opt_dff.cc:242:make_patterns_logic$12778
  wire $auto$opt_dff.cc:242:make_patterns_logic$12789
  wire $auto$opt_dff.cc:242:make_patterns_logic$12800
  wire $auto$opt_dff.cc:242:make_patterns_logic$12811
  wire $auto$opt_dff.cc:242:make_patterns_logic$12822
  wire $auto$opt_dff.cc:242:make_patterns_logic$12833
  wire $auto$opt_dff.cc:242:make_patterns_logic$12844
  wire $auto$opt_dff.cc:242:make_patterns_logic$12855
  wire $auto$opt_dff.cc:242:make_patterns_logic$12866
  wire $auto$opt_dff.cc:242:make_patterns_logic$12877
  wire $auto$opt_dff.cc:242:make_patterns_logic$12888
  wire $auto$opt_dff.cc:242:make_patterns_logic$12899
  wire $auto$opt_dff.cc:242:make_patterns_logic$12910
  wire $auto$opt_dff.cc:242:make_patterns_logic$12921
  wire $auto$opt_dff.cc:242:make_patterns_logic$12932
  wire $auto$opt_dff.cc:242:make_patterns_logic$12943
  wire $auto$opt_dff.cc:242:make_patterns_logic$12954
  wire $auto$opt_dff.cc:242:make_patterns_logic$12965
  wire $auto$opt_dff.cc:242:make_patterns_logic$12976
  wire $auto$opt_dff.cc:242:make_patterns_logic$12987
  wire $auto$opt_dff.cc:242:make_patterns_logic$12998
  wire $auto$opt_dff.cc:242:make_patterns_logic$13009
  wire $auto$opt_dff.cc:242:make_patterns_logic$13020
  wire $auto$opt_dff.cc:242:make_patterns_logic$13031
  wire $auto$opt_dff.cc:242:make_patterns_logic$13036
  wire $auto$opt_dff.cc:242:make_patterns_logic$13041
  wire $auto$opt_dff.cc:242:make_patterns_logic$13046
  wire $auto$opt_dff.cc:242:make_patterns_logic$13051
  wire $auto$opt_dff.cc:242:make_patterns_logic$13056
  wire $auto$opt_dff.cc:242:make_patterns_logic$13061
  wire $auto$opt_dff.cc:242:make_patterns_logic$13066
  wire $auto$opt_dff.cc:242:make_patterns_logic$13071
  wire $auto$opt_dff.cc:242:make_patterns_logic$13076
  wire $auto$opt_dff.cc:242:make_patterns_logic$13081
  wire $auto$opt_dff.cc:242:make_patterns_logic$13086
  wire $auto$opt_dff.cc:242:make_patterns_logic$13091
  wire $auto$opt_dff.cc:242:make_patterns_logic$13096
  wire $auto$opt_dff.cc:242:make_patterns_logic$13101
  wire $auto$opt_dff.cc:242:make_patterns_logic$13106
  wire $auto$opt_dff.cc:242:make_patterns_logic$13111
  wire $auto$opt_dff.cc:242:make_patterns_logic$13116
  wire $auto$opt_dff.cc:242:make_patterns_logic$13121
  wire $auto$opt_dff.cc:242:make_patterns_logic$13126
  wire $auto$opt_dff.cc:242:make_patterns_logic$13131
  wire $auto$opt_dff.cc:242:make_patterns_logic$13136
  wire $auto$opt_dff.cc:242:make_patterns_logic$13141
  wire $auto$opt_dff.cc:242:make_patterns_logic$13146
  wire $auto$opt_dff.cc:242:make_patterns_logic$13151
  wire $auto$opt_dff.cc:242:make_patterns_logic$13156
  wire $auto$opt_dff.cc:242:make_patterns_logic$13161
  wire $auto$opt_dff.cc:242:make_patterns_logic$13166
  wire $auto$opt_dff.cc:242:make_patterns_logic$13171
  wire $auto$opt_dff.cc:242:make_patterns_logic$13176
  wire $auto$opt_dff.cc:242:make_patterns_logic$13181
  wire $auto$opt_dff.cc:242:make_patterns_logic$13186
  wire $auto$opt_dff.cc:242:make_patterns_logic$13191
  wire $auto$opt_dff.cc:242:make_patterns_logic$13209
  wire $auto$opt_dff.cc:242:make_patterns_logic$13228
  wire $auto$opt_dff.cc:242:make_patterns_logic$13252
  wire $auto$opt_dff.cc:242:make_patterns_logic$13261
  wire $auto$opt_dff.cc:242:make_patterns_logic$13271
  wire $auto$opt_dff.cc:242:make_patterns_logic$13279
  wire $auto$opt_dff.cc:276:combine_resets$13215
  wire $auto$opt_reduce.cc:134:opt_mux$11989
  wire $auto$opt_reduce.cc:134:opt_mux$11991
  wire $auto$opt_reduce.cc:134:opt_mux$11993
  wire $auto$opt_reduce.cc:134:opt_mux$11995
  wire $auto$opt_reduce.cc:134:opt_mux$11997
  wire $auto$opt_reduce.cc:134:opt_mux$11999
  wire $auto$opt_reduce.cc:134:opt_mux$12001
  wire $auto$opt_reduce.cc:134:opt_mux$12003
  wire $auto$opt_reduce.cc:134:opt_mux$12005
  wire $auto$opt_reduce.cc:134:opt_mux$12007
  wire $auto$opt_reduce.cc:134:opt_mux$12009
  wire $auto$opt_reduce.cc:134:opt_mux$12011
  wire $auto$opt_reduce.cc:134:opt_mux$12013
  wire $auto$opt_reduce.cc:134:opt_mux$12015
  wire $auto$opt_reduce.cc:134:opt_mux$12017
  wire $auto$opt_reduce.cc:134:opt_mux$12019
  wire $auto$opt_reduce.cc:134:opt_mux$12021
  wire $auto$opt_reduce.cc:134:opt_mux$12023
  wire $auto$opt_reduce.cc:134:opt_mux$12025
  wire $auto$opt_reduce.cc:134:opt_mux$12027
  wire $auto$opt_reduce.cc:134:opt_mux$12029
  wire $auto$opt_reduce.cc:134:opt_mux$12031
  wire $auto$opt_reduce.cc:134:opt_mux$12033
  wire $auto$opt_reduce.cc:134:opt_mux$12035
  wire $auto$opt_reduce.cc:134:opt_mux$12037
  wire $auto$opt_reduce.cc:134:opt_mux$12039
  wire $auto$opt_reduce.cc:134:opt_mux$12041
  wire $auto$opt_reduce.cc:134:opt_mux$12043
  wire $auto$opt_reduce.cc:134:opt_mux$12045
  wire $auto$opt_reduce.cc:134:opt_mux$12047
  wire $auto$opt_reduce.cc:134:opt_mux$12049
  wire $auto$opt_reduce.cc:134:opt_mux$12051
  wire $auto$opt_reduce.cc:134:opt_mux$12055
  wire $auto$opt_reduce.cc:134:opt_mux$12059
  wire $auto$opt_reduce.cc:134:opt_mux$12061
  wire $auto$opt_reduce.cc:134:opt_mux$12063
  wire $auto$opt_reduce.cc:134:opt_mux$12065
  wire $auto$opt_reduce.cc:134:opt_mux$12067
  wire $auto$opt_reduce.cc:134:opt_mux$12069
  wire $auto$opt_reduce.cc:134:opt_mux$12071
  wire $auto$opt_reduce.cc:134:opt_mux$12073
  wire $auto$opt_reduce.cc:134:opt_mux$12081
  wire $auto$opt_reduce.cc:134:opt_mux$12083
  wire $auto$opt_reduce.cc:134:opt_mux$12085
  wire $auto$opt_reduce.cc:134:opt_mux$12087
  wire $auto$opt_reduce.cc:134:opt_mux$12091
  wire $auto$opt_reduce.cc:134:opt_mux$12097
  wire $auto$opt_reduce.cc:134:opt_mux$12101
  wire $auto$opt_reduce.cc:134:opt_mux$12109
  wire $auto$opt_reduce.cc:134:opt_mux$12113
  wire $auto$opt_reduce.cc:134:opt_mux$12115
  wire $auto$opt_reduce.cc:134:opt_mux$12119
  wire $auto$opt_reduce.cc:134:opt_mux$12123
  wire $auto$opt_reduce.cc:134:opt_mux$12133
  wire $auto$opt_reduce.cc:134:opt_mux$12139
  wire $auto$opt_reduce.cc:134:opt_mux$12141
  wire $auto$opt_reduce.cc:134:opt_mux$12147
  wire $auto$opt_reduce.cc:134:opt_mux$12155
  wire $auto$opt_reduce.cc:134:opt_mux$12157
  wire $auto$opt_reduce.cc:134:opt_mux$12163
  wire $auto$opt_reduce.cc:134:opt_mux$12167
  wire $auto$opt_reduce.cc:134:opt_mux$12169
  wire $auto$opt_reduce.cc:134:opt_mux$12175
  wire $auto$opt_reduce.cc:134:opt_mux$12177
  wire $auto$rtlil.cc:2127:Not$12689
  wire $auto$rtlil.cc:2127:Not$13206
  wire $auto$rtlil.cc:2127:Not$13208
  wire $auto$rtlil.cc:2127:Not$13214
  wire $auto$rtlil.cc:2127:Not$13247
  wire $auto$rtlil.cc:2127:Not$13249
  wire $auto$rtlil.cc:2127:Not$13251
  wire width 3 $auto$rtlil.cc:2817:Anyseq$12342
  wire width 3 $auto$rtlil.cc:2817:Anyseq$12344
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12346
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12348
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12350
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12352
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12354
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12356
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12358
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12360
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12362
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12364
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12366
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12368
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12370
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12372
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12374
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12376
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12378
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12380
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12382
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12384
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12386
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12388
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12390
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12392
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12394
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12396
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12398
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12400
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12402
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12404
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12406
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12408
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12410
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12412
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12414
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12416
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12418
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12420
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12422
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12424
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12426
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12428
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12430
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12432
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12434
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12436
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12438
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12440
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12442
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12444
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12446
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12448
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12450
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12452
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12454
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12456
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12458
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12460
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12462
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12464
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12466
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12468
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12470
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12472
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12474
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12476
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12478
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12480
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12482
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12484
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12486
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12488
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12490
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12492
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12494
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12496
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12498
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12500
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12502
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12504
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12506
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12508
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12510
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12512
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12514
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12516
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12518
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12520
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12522
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12524
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12526
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12528
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12530
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12532
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12534
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12536
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12538
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12540
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12542
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12544
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12546
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12548
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12550
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12552
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12554
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12556
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12558
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12560
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12562
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12564
  attribute \src "cva6_processor_shim.v:90.20-90.30"
  attribute \unused_bits "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  wire width 64 $auto$wreduce.cc:454:run$12205
  attribute \src "cva6_processor_shim.v:105.33-105.80"
  wire width 32 $auto$wreduce.cc:454:run$12206
  attribute \src "cva6_processor_shim.v:105.17-107.14"
  wire width 32 $auto$wreduce.cc:454:run$12207
  attribute \src "cva6_processor_shim.v:106.33-106.62"
  wire width 32 $auto$wreduce.cc:454:run$12208
  attribute \src "cva6_processor_shim.v:102.17-102.29"
  wire $eq$cva6_processor_shim.v:102$347_Y
  attribute \src "cva6_processor_shim.v:103.17-103.29"
  wire $eq$cva6_processor_shim.v:103$349_Y
  attribute \src "cva6_processor_shim.v:104.17-104.29"
  wire $eq$cva6_processor_shim.v:104$351_Y
  attribute \src "cva6_processor_shim.v:105.17-105.29"
  wire $eq$cva6_processor_shim.v:105$353_Y
  attribute \src "cva6_processor_shim.v:106.17-106.29"
  wire $eq$cva6_processor_shim.v:106$356_Y
  attribute \src "cva6_processor_shim.v:243.21-243.42"
  wire $eq$cva6_processor_shim.v:243$368_Y
  attribute \src "cva6_processor_shim.v:257.30-257.51"
  wire $eq$cva6_processor_shim.v:257$371_Y
  attribute \src "cva6_processor_shim.v:261.30-261.51"
  wire $eq$cva6_processor_shim.v:261$372_Y
  attribute \src "cva6_processor_shim.v:263.30-263.51"
  wire $eq$cva6_processor_shim.v:263$373_Y
  attribute \src "cva6_processor_shim.v:269.30-269.48"
  wire $eq$cva6_processor_shim.v:269$376_Y
  attribute \src "cva6_processor_shim.v:277.17-277.35"
  wire $eq$cva6_processor_shim.v:277$377_Y
  attribute \src "cva6_processor_shim.v:311.56-311.74"
  wire $eq$cva6_processor_shim.v:311$386_Y
  attribute \src "cva6_processor_shim.v:66.21-66.45"
  wire $eq$cva6_processor_shim.v:66$259_Y
  attribute \src "cva6_processor_shim.v:70.20-70.44"
  wire $eq$cva6_processor_shim.v:70$296_Y
  attribute \src "cva6_processor_shim.v:74.20-74.44"
  wire $eq$cva6_processor_shim.v:74$323_Y
  attribute \src "cva6_processor_shim.v:96.17-96.29"
  wire $eq$cva6_processor_shim.v:96$339_Y
  attribute \src "cva6_processor_shim.v:97.17-97.29"
  wire $eq$cva6_processor_shim.v:97$341_Y
  attribute \src "cva6_processor_shim.v:98.17-98.29"
  wire $eq$cva6_processor_shim.v:98$343_Y
  attribute \src "cva6_processor_shim.v:99.22-99.41"
  wire $eq$cva6_processor_shim.v:99$344_Y
  attribute \src "cva6_processor_shim.v:264.25-264.62"
  wire $logic_and$cva6_processor_shim.v:264$375_Y
  attribute \src "cva6_processor_shim.v:293.30-293.68"
  wire $logic_and$cva6_processor_shim.v:293$381_Y
  attribute \src "cva6_processor_shim.v:311.17-311.52"
  wire $logic_and$cva6_processor_shim.v:311$385_Y
  attribute \src "cva6_processor_shim.v:311.17-311.74"
  wire $logic_and$cva6_processor_shim.v:311$387_Y
  attribute \src "cva6_processor_shim.v:264.46-264.62"
  wire $logic_not$cva6_processor_shim.v:264$374_Y
  attribute \src "cva6_processor_shim.v:105.34-105.71"
  wire $lt$cva6_processor_shim.v:105$354_Y
  attribute \src "cva6_processor_shim.v:106.34-106.53"
  wire $lt$cva6_processor_shim.v:106$357_Y
  attribute \src "cva6_processor_shim.v:293.31-293.47"
  wire $ne$cva6_processor_shim.v:293$380_Y
  attribute \src "cva6_processor_shim.v:315.21-315.39"
  wire $ne$cva6_processor_shim.v:315$388_Y
  attribute \src "cva6_processor_shim.v:103.33-103.52"
  wire width 32 $or$cva6_processor_shim.v:103$350_Y
  wire width 3 $procmux$10906_Y
  wire width 3 $procmux$10948_Y
  wire $procmux$3477_CMP
  wire $procmux$3478_CMP
  wire $procmux$3479_CMP
  wire $procmux$3480_CMP
  wire $procmux$3481_CMP
  wire $procmux$3482_CMP
  wire $procmux$3483_CMP
  wire $procmux$3484_CMP
  wire $procmux$3485_CMP
  wire $procmux$3486_CMP
  wire $procmux$3487_CMP
  wire $procmux$3488_CMP
  wire $procmux$3489_CMP
  wire $procmux$3490_CMP
  wire $procmux$3491_CMP
  wire $procmux$3492_CMP
  wire $procmux$3493_CMP
  wire $procmux$3494_CMP
  wire $procmux$3495_CMP
  wire $procmux$3496_CMP
  wire $procmux$3497_CMP
  wire $procmux$3498_CMP
  wire $procmux$3499_CMP
  wire $procmux$3500_CMP
  wire $procmux$3501_CMP
  wire $procmux$3502_CMP
  wire $procmux$3503_CMP
  wire $procmux$3504_CMP
  wire $procmux$3505_CMP
  wire $procmux$3506_CMP
  wire $procmux$3507_CMP
  wire $procmux$3508_CMP
  wire $procmux$5013_CMP
  wire $procmux$5014_CMP
  wire $procmux$5015_CMP
  wire $procmux$5016_CMP
  wire $procmux$5017_CMP
  wire $procmux$5018_CMP
  wire $procmux$5019_CMP
  wire $procmux$5020_CMP
  wire $procmux$5021_CMP
  wire $procmux$5022_CMP
  wire $procmux$5023_CMP
  wire $procmux$5024_CMP
  wire $procmux$5025_CMP
  wire $procmux$5026_CMP
  wire $procmux$5027_CMP
  wire $procmux$5028_CMP
  wire $procmux$5029_CMP
  wire $procmux$5030_CMP
  wire $procmux$5031_CMP
  wire $procmux$5032_CMP
  wire $procmux$5033_CMP
  wire $procmux$5034_CMP
  wire $procmux$5035_CMP
  wire $procmux$5036_CMP
  wire $procmux$5037_CMP
  wire $procmux$5038_CMP
  wire $procmux$5039_CMP
  wire $procmux$5040_CMP
  wire $procmux$5041_CMP
  wire $procmux$5042_CMP
  wire $procmux$5043_CMP
  wire $procmux$5044_CMP
  wire width 32 $procmux$5045_Y
  wire width 32 $procmux$5048_Y
  wire width 32 $procmux$5051_Y
  wire width 32 $procmux$5053_Y
  wire $procmux$7191_CMP
  wire $procmux$7192_CMP
  wire $procmux$7193_CMP
  wire $procmux$7194_CMP
  wire $procmux$7195_CMP
  wire $procmux$7196_CMP
  wire $procmux$7197_CMP
  wire $procmux$7198_CMP
  wire $procmux$7199_CMP
  wire $procmux$7200_CMP
  wire $procmux$7201_CMP
  wire $procmux$7202_CMP
  wire $procmux$7203_CMP
  wire $procmux$7204_CMP
  wire $procmux$7205_CMP
  wire $procmux$7206_CMP
  wire $procmux$7207_CMP
  wire $procmux$7208_CMP
  wire $procmux$7209_CMP
  wire $procmux$7210_CMP
  wire $procmux$7211_CMP
  wire $procmux$7212_CMP
  wire $procmux$7213_CMP
  wire $procmux$7214_CMP
  wire $procmux$7215_CMP
  wire $procmux$7216_CMP
  wire $procmux$7217_CMP
  wire $procmux$7218_CMP
  wire $procmux$7219_CMP
  wire $procmux$7220_CMP
  wire $procmux$7221_CMP
  wire $procmux$7222_CMP
  wire width 32 $procmux$7268_Y
  wire width 32 $procmux$7271_Y
  wire width 32 $procmux$7273_Y
  wire $procmux$7989_CMP
  wire $procmux$7990_CMP
  wire $procmux$7991_CMP
  wire $procmux$7992_CMP
  wire $procmux$7993_CMP
  wire $procmux$7994_CMP
  wire $procmux$7995_CMP
  wire $procmux$7996_CMP
  wire $procmux$7997_CMP
  wire $procmux$7998_CMP
  wire $procmux$7999_CMP
  wire $procmux$8000_CMP
  wire $procmux$8001_CMP
  wire $procmux$8002_CMP
  wire $procmux$8003_CMP
  wire $procmux$8004_CMP
  wire $procmux$8005_CMP
  wire $procmux$8006_CMP
  wire $procmux$8007_CMP
  wire $procmux$8008_CMP
  wire $procmux$8009_CMP
  wire $procmux$8010_CMP
  wire $procmux$8011_CMP
  wire $procmux$8012_CMP
  wire $procmux$8013_CMP
  wire $procmux$8014_CMP
  wire $procmux$8015_CMP
  wire $procmux$8016_CMP
  wire $procmux$8017_CMP
  wire $procmux$8018_CMP
  wire $procmux$8019_CMP
  wire $procmux$8020_CMP
  wire width 32 $procmux$9407_Y
  wire width 32 $procmux$9409_Y
  attribute \src "cva6_processor_shim.v:100.25-100.50"
  wire width 32 $shl$cva6_processor_shim.v:100$345_Y
  attribute \src "cva6_processor_shim.v:97.32-97.57"
  wire width 32 $shr$cva6_processor_shim.v:97$342_Y
  attribute \src "cva6_processor_shim.v:286.42-286.60"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:286$379_Y
  attribute \src "cva6_processor_shim.v:296.35-296.50"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:296$382_Y
  attribute \src "cva6_processor_shim.v:316.37-316.54"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:316$389_Y
  attribute \src "cva6_processor_shim.v:102.17-107.17"
  wire width 32 $ternary$cva6_processor_shim.v:102$363_Y
  attribute \src "cva6_processor_shim.v:103.17-107.16"
  wire width 32 $ternary$cva6_processor_shim.v:103$362_Y
  attribute \src "cva6_processor_shim.v:104.17-107.15"
  wire width 32 $ternary$cva6_processor_shim.v:104$361_Y
  attribute \src "cva6_processor_shim.v:106.17-106.69"
  wire width 32 $ternary$cva6_processor_shim.v:106$359_Y
  attribute \src "cva6_processor_shim.v:96.17-107.20"
  wire width 32 $ternary$cva6_processor_shim.v:96$366_Y
  attribute \src "cva6_processor_shim.v:97.17-107.19"
  wire width 32 $ternary$cva6_processor_shim.v:97$365_Y
  attribute \src "cva6_processor_shim.v:98.17-107.18"
  wire width 32 $ternary$cva6_processor_shim.v:98$364_Y
  attribute \src "cva6_processor_shim.v:99.22-100.103"
  wire width 32 $ternary$cva6_processor_shim.v:99$346_Y
  attribute \src "cva6_processor_shim.v:104.33-104.52"
  wire width 32 $xor$cva6_processor_shim.v:104$352_Y
  attribute \src "cva6_processor_shim.v:4.16-4.21"
  wire input 1 \clk_i
  attribute \src "cva6_processor_shim.v:112.17-112.30"
  wire width 32 \de_io_instr_i
  attribute \src "cva6_processor_shim.v:118.10-118.29"
  wire \de_io_instr_valid_i
  attribute \src "cva6_processor_shim.v:115.10-115.25"
  wire \de_io_is_load_i
  attribute \src "cva6_processor_shim.v:124.10-124.31"
  wire \de_io_load_mem_resp_i
  attribute \src "cva6_processor_shim.v:133.10-133.26"
  wire \de_io_load_req_o
  attribute \src "cva6_processor_shim.v:128.10-128.23"
  wire \de_io_ready_o
  attribute \src "cva6_processor_shim.v:130.10-130.30"
  wire \de_io_store_commit_i
  attribute \src "cva6_processor_shim.v:121.10-121.32"
  wire \de_io_store_mem_resp_i
  attribute \src "cva6_processor_shim.v:6.23-6.30"
  wire width 32 input 3 \instr_i
  attribute \src "cva6_processor_shim.v:8.17-8.30"
  wire output 5 \instr_ready_o
  attribute \src "cva6_processor_shim.v:7.16-7.29"
  wire input 4 \instr_valid_i
  attribute \src "cva6_processor_shim.v:172.15-172.28"
  wire width 3 \load_cooldown
  attribute \src "cva6_processor_shim.v:10.16-10.31"
  wire input 7 \load_mem_resp_i
  attribute \src "cva6_processor_shim.v:166.16-166.30"
  wire width 32 \loadstore_addr
  attribute \src "cva6_processor_shim.v:167.15-167.28"
  wire width 3 \loadstore_fsm
  attribute \src "cva6_processor_shim.v:165.9-165.24"
  wire \loadstore_state
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[0]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[10]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[11]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[12]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[13]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[14]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[15]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[16]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[17]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[18]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[19]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[1]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[20]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[21]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[22]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[23]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[24]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[25]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[26]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[27]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[28]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[29]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[2]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[30]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[31]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[3]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[4]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[5]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[6]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[7]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[8]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[9]
  attribute \src "cva6_processor_shim.v:13.31-13.36"
  wire width 1024 output 9 \mem_o
  attribute \src "cva6_processor_shim.v:61.9-61.16"
  wire \ready_o
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[0]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[10]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[11]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[12]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[13]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[14]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[15]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[16]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[17]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[18]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[19]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[1]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[20]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[21]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[22]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[23]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[24]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[25]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[26]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[27]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[28]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[29]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[2]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[30]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[31]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[3]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[4]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[5]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[6]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[7]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[8]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[9]
  attribute \src "cva6_processor_shim.v:12.31-12.40"
  wire width 1024 output 8 \regfile_o
  attribute \src "cva6_processor_shim.v:5.16-5.22"
  wire input 2 \rst_ni
  attribute \src "cva6_processor_shim.v:170.9-170.23"
  wire \store_cooldown
  attribute \src "cva6_processor_shim.v:171.15-171.26"
  wire width 3 \store_count
  attribute \src "cva6_processor_shim.v:9.16-9.32"
  wire input 6 \store_mem_resp_i
  attribute \src "cva6_processor_shim.v:174.9-174.26"
  wire \store_uncommitted
  attribute \src "cva6_processor_shim.v:113.16-113.29"
  wire width 32 \tb_io_instr_i
  attribute \src "cva6_processor_shim.v:119.9-119.28"
  wire \tb_io_instr_valid_i
  attribute \src "cva6_processor_shim.v:116.9-116.24"
  wire \tb_io_is_load_i
  attribute \src "cva6_processor_shim.v:125.9-125.30"
  wire \tb_io_load_mem_resp_i
  attribute \src "cva6_processor_shim.v:131.9-131.29"
  wire \tb_io_store_commit_i
  attribute \src "cva6_processor_shim.v:122.9-122.31"
  wire \tb_io_store_mem_resp_i
  attribute \src "cva6_processor_shim.v:227.38-227.82"
  cell $add $add$cva6_processor_shim.v:227$294
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:25] \instr_i [11:7] }
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$144_DATA[31:0]$293
    connect \Y $add$cva6_processor_shim.v:227$294_Y
  end
  attribute \src "cva6_processor_shim.v:233.38-233.82"
  cell $add $add$cva6_processor_shim.v:233$321
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$147_DATA[31:0]$320
    connect \Y $add$cva6_processor_shim.v:233$321_Y
  end
  attribute \src "cva6_processor_shim.v:254.39-254.54"
  cell $add $add$cva6_processor_shim.v:254$370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \store_count
    connect \B 1'1
    connect \Y $add$cva6_processor_shim.v:254$370_Y
  end
  attribute \src "cva6_processor_shim.v:96.32-96.51"
  cell $add $add$cva6_processor_shim.v:96$340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337
    connect \Y $add$cva6_processor_shim.v:96$340_Y
  end
  attribute \src "cva6_processor_shim.v:102.33-102.52"
  cell $and $and$cva6_processor_shim.v:102$348
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337
    connect \Y $and$cva6_processor_shim.v:102$348_Y
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$12683
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12682
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12685
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11993 $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12684
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12687
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11993 $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12686
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12696
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12003 $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12695
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12698
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12003 $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12697
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12707
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12019 $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12706
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12709
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12019 $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12708
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12718
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12035 $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12717
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12720
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12035 $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12719
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12729
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12061 $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12728
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12731
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12061 $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12730
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12740
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11991 $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12739
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12742
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11991 $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12741
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12751
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12021 $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12750
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12753
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12021 $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12752
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12762
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12055 $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12761
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12764
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12055 $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12763
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12773
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12073 $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12772
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12775
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12073 $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12774
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12784
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12049 $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12783
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12786
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12049 $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12785
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12795
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12081 $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12794
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12797
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12081 $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12796
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12806
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12113 $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12805
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12808
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12113 $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12807
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12817
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12147 $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12816
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12819
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12147 $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12818
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12828
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12169 $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12827
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12830
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12169 $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12829
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12839
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12013 $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12838
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12841
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12013 $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12840
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12850
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11997 $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12849
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12852
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11997 $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12851
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12861
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12007 $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12860
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12863
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12007 $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12862
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12872
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12025 $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12871
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12874
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12025 $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12873
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12883
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12033 $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12882
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12885
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12033 $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12884
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12894
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12051 $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12893
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12896
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12051 $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12895
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12905
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12065 $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12904
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12907
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12065 $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12906
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12916
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11989 $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12915
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12918
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11989 $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12917
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12927
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12001 $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12926
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12929
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12001 $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12928
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12936
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y $auto$opt_reduce.cc:134:opt_mux$12015 }
    connect \B 3'101
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12935
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12938
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:70$296_Y $auto$opt_reduce.cc:134:opt_mux$12015 }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12937
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12949
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12027 $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12948
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12951
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12027 $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12950
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12960
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12045 $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12959
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12962
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12045 $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12961
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12971
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12067 $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12970
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12973
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12067 $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12972
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12982
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12085 $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12981
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12984
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12085 $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12983
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12993
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12029 $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12992
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12995
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12029 $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12994
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13004
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12037 $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13003
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13006
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12037 $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13005
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13015
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12047 $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13014
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13017
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12047 $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13016
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13026
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12017 $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13025
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13028
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12017 $eq$cva6_processor_shim.v:70$296_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13027
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13035
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12005
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13034
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13040
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12043
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13039
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13045
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12069
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13044
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13050
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12091
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13049
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13055
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12115
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13054
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13060
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12139
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13059
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13065
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12157
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13064
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13070
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12177
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13069
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13075
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12011
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13074
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13080
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12039
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13079
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13085
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12063
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13084
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13090
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12083
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13089
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13095
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12101
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13094
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12119
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13099
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13105
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12141
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13104
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12155
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13109
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13115
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12163
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13114
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12175
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13119
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13125
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$11995
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13124
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13130
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$11999
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13129
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12009
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13134
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12023
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13139
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13145
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12031
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13144
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13150
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12041
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13149
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13155
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12059
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13154
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12071
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13159
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13165
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12087
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13164
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12097
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13169
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12109
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13174
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12123
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13179
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13185
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12133
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13184
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12167
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13189
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13196
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:243$368_Y \loadstore_state }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13195
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$13198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:263$373_Y $eq$cva6_processor_shim.v:261$372_Y $eq$cva6_processor_shim.v:257$371_Y $eq$cva6_processor_shim.v:243$368_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13197
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:264$375_Y $eq$cva6_processor_shim.v:263$373_Y $eq$cva6_processor_shim.v:261$372_Y $eq$cva6_processor_shim.v:257$371_Y $eq$cva6_processor_shim.v:243$368_Y }
    connect \B 5'01000
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13199
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13202
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:261$372_Y $eq$cva6_processor_shim.v:257$371_Y $eq$cva6_processor_shim.v:243$368_Y }
    connect \B 3'100
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13201
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13204
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:257$371_Y $eq$cva6_processor_shim.v:243$368_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13203
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$13220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $ne$cva6_processor_shim.v:315$388_Y $logic_and$cva6_processor_shim.v:311$387_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13219
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$13227
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:70$296_Y $eq$cva6_processor_shim.v:66$259_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13226
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$13239
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:269$376_Y $eq$cva6_processor_shim.v:263$373_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13238
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13241
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:264$375_Y $eq$cva6_processor_shim.v:263$373_Y }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13240
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$13258
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:277$377_Y \store_cooldown }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13257
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13260
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:293$381_Y $eq$cva6_processor_shim.v:277$377_Y \store_cooldown }
    connect \B 3'010
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13259
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$13266
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:257$371_Y $eq$cva6_processor_shim.v:243$368_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13265
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13292
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:74$323_Y $eq$cva6_processor_shim.v:70$296_Y $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i }
    connect \B 4'0001
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13291
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$12688
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:66$259_Y
    connect \Y $auto$rtlil.cc:2127:Not$12689
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$13205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_valid_i
    connect \Y $auto$rtlil.cc:2127:Not$13206
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$13207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ready_o
    connect \Y $auto$rtlil.cc:2127:Not$13208
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$13246
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:243$368_Y
    connect \Y $auto$rtlil.cc:2127:Not$13247
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$13248
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:257$371_Y
    connect \Y $auto$rtlil.cc:2127:Not$13249
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$13250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:261$372_Y
    connect \Y $auto$rtlil.cc:2127:Not$13251
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12691
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12686 $auto$opt_dff.cc:217:make_patterns_logic$12684 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12690
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12702
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12697 $auto$opt_dff.cc:217:make_patterns_logic$12695 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12701
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12713
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12708 $auto$opt_dff.cc:217:make_patterns_logic$12706 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12712
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12724
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12719 $auto$opt_dff.cc:217:make_patterns_logic$12717 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12723
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12735
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12730 $auto$opt_dff.cc:217:make_patterns_logic$12728 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12734
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12746
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12741 $auto$opt_dff.cc:217:make_patterns_logic$12739 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12745
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12757
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12752 $auto$opt_dff.cc:217:make_patterns_logic$12750 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12756
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12768
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12763 $auto$opt_dff.cc:217:make_patterns_logic$12761 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12767
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12779
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12774 $auto$opt_dff.cc:217:make_patterns_logic$12772 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12778
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12790
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12785 $auto$opt_dff.cc:217:make_patterns_logic$12783 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12789
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12801
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12796 $auto$opt_dff.cc:217:make_patterns_logic$12794 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12800
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12812
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12807 $auto$opt_dff.cc:217:make_patterns_logic$12805 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12811
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12823
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12818 $auto$opt_dff.cc:217:make_patterns_logic$12816 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12822
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12834
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12829 $auto$opt_dff.cc:217:make_patterns_logic$12827 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12833
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12845
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12840 $auto$opt_dff.cc:217:make_patterns_logic$12838 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12844
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12856
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12851 $auto$opt_dff.cc:217:make_patterns_logic$12849 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12855
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12867
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12862 $auto$opt_dff.cc:217:make_patterns_logic$12860 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12866
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12878
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12873 $auto$opt_dff.cc:217:make_patterns_logic$12871 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12877
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12889
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12884 $auto$opt_dff.cc:217:make_patterns_logic$12882 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12888
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12900
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12895 $auto$opt_dff.cc:217:make_patterns_logic$12893 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12899
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12911
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12906 $auto$opt_dff.cc:217:make_patterns_logic$12904 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12910
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12922
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12917 $auto$opt_dff.cc:217:make_patterns_logic$12915 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12921
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12933
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12928 $auto$opt_dff.cc:217:make_patterns_logic$12926 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12932
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12944
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12682 $auto$opt_dff.cc:217:make_patterns_logic$12937 $auto$opt_dff.cc:217:make_patterns_logic$12935 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12943
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12955
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12950 $auto$opt_dff.cc:217:make_patterns_logic$12948 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12954
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12966
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12961 $auto$opt_dff.cc:217:make_patterns_logic$12959 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12965
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12977
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12972 $auto$opt_dff.cc:217:make_patterns_logic$12970 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12976
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12988
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12983 $auto$opt_dff.cc:217:make_patterns_logic$12981 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12987
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12999
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12994 $auto$opt_dff.cc:217:make_patterns_logic$12992 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12998
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13010
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13005 $auto$opt_dff.cc:217:make_patterns_logic$13003 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13009
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13021
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13016 $auto$opt_dff.cc:217:make_patterns_logic$13014 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13020
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13032
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12689 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13027 $auto$opt_dff.cc:217:make_patterns_logic$13025 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13031
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13037
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13034 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13036
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13042
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13039 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13041
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13047
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13046
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13052
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13049 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13051
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13057
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13054 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13056
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13062
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13059 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13061
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13067
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13064 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13066
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13072
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13069 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13071
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13077
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13074 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13076
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13082
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13079 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13081
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13087
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13084 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13086
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13092
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13089 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13091
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13097
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13094 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13096
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13102
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13099 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13101
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13107
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13104 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13106
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13112
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13109 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13111
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13117
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13114 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13116
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13122
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13119 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13121
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13127
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13124 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13126
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13129 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13131
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13134 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13136
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13142
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13139 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13141
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13144 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13146
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13149 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13151
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13157
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13154 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13156
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13159 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13161
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13167
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13164 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13166
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13169 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13171
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13177
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13174 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13176
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13179 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13181
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13184 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13186
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13192
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$259_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13189 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13191
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13210
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$13208 $auto$rtlil.cc:2127:Not$13206 $auto$opt_dff.cc:217:make_patterns_logic$13203 $auto$opt_dff.cc:217:make_patterns_logic$13201 $auto$opt_dff.cc:217:make_patterns_logic$13199 $auto$opt_dff.cc:217:make_patterns_logic$13197 $auto$opt_dff.cc:217:make_patterns_logic$13195 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13209
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \instr_valid_i $auto$opt_dff.cc:217:make_patterns_logic$13226 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13228
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13253
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$13251 $auto$rtlil.cc:2127:Not$13249 $auto$rtlil.cc:2127:Not$13247 $auto$rtlil.cc:2127:Not$13208 $auto$rtlil.cc:2127:Not$13206 $auto$opt_dff.cc:217:make_patterns_logic$13240 $auto$opt_dff.cc:217:make_patterns_logic$13238 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13252
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13262
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:217:make_patterns_logic$13259 $auto$opt_dff.cc:217:make_patterns_logic$13257 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13261
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13272
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$13208 $auto$rtlil.cc:2127:Not$13206 $auto$opt_dff.cc:217:make_patterns_logic$13265 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13271
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13280
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:243$368_Y $auto$rtlil.cc:2127:Not$13208 $auto$rtlil.cc:2127:Not$13206 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13279
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$13213
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$13214
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$13216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:311$387_Y $auto$rtlil.cc:2127:Not$13214 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$13215
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$13222
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $6\store_count[2:0]
    connect \Q \store_count
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$13223
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\store_cooldown[0:0]
    connect \Q \store_cooldown
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$13224
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $2\loadstore_fsm[2:0]
    connect \Q \loadstore_fsm
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$13255
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\tb_io_load_mem_resp_i[0:0]
    connect \Q \tb_io_load_mem_resp_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12692
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[31][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12690
    connect \Q \regfile[31]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12703
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[30][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12701
    connect \Q \regfile[30]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12714
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[29][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12712
    connect \Q \regfile[29]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12725
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[28][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12723
    connect \Q \regfile[28]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12736
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[27][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12734
    connect \Q \regfile[27]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12747
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[26][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12745
    connect \Q \regfile[26]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12758
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[25][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12756
    connect \Q \regfile[25]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12769
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[24][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12767
    connect \Q \regfile[24]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12780
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[23][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12778
    connect \Q \regfile[23]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12791
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[22][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12789
    connect \Q \regfile[22]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12802
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[21][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12800
    connect \Q \regfile[21]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12813
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[20][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12811
    connect \Q \regfile[20]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12824
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[19][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12822
    connect \Q \regfile[19]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12835
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[18][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12833
    connect \Q \regfile[18]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12846
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[17][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12844
    connect \Q \regfile[17]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12857
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[16][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12855
    connect \Q \regfile[16]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12868
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[15][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12866
    connect \Q \regfile[15]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12879
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[14][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12877
    connect \Q \regfile[14]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12890
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[13][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12888
    connect \Q \regfile[13]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12901
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[12][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12899
    connect \Q \regfile[12]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12912
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[11][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12910
    connect \Q \regfile[11]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12923
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[10][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12921
    connect \Q \regfile[10]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12934
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[9][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12932
    connect \Q \regfile[9]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12945
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[8][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12943
    connect \Q \regfile[8]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12956
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[7][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12954
    connect \Q \regfile[7]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12967
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[6][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12965
    connect \Q \regfile[6]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12978
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[5][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12976
    connect \Q \regfile[5]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12989
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[4][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12987
    connect \Q \regfile[4]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13000
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[3][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12998
    connect \Q \regfile[3]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13011
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[2][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13009
    connect \Q \regfile[2]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13022
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[1][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13020
    connect \Q \regfile[1]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13033
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[0][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13031
    connect \Q \regfile[0]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13038
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[31][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13036
    connect \Q \mem[31]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13043
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[30][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13041
    connect \Q \mem[30]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13048
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[29][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13046
    connect \Q \mem[29]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13053
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[28][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13051
    connect \Q \mem[28]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13058
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[27][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13056
    connect \Q \mem[27]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13063
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[26][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13061
    connect \Q \mem[26]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13068
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[25][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13066
    connect \Q \mem[25]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13073
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[24][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13071
    connect \Q \mem[24]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13078
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[23][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13076
    connect \Q \mem[23]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13083
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[22][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13081
    connect \Q \mem[22]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13088
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[21][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13086
    connect \Q \mem[21]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13093
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[20][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13091
    connect \Q \mem[20]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13098
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[19][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13096
    connect \Q \mem[19]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13103
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[18][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13101
    connect \Q \mem[18]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13108
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[17][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13106
    connect \Q \mem[17]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13113
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[16][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13111
    connect \Q \mem[16]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13118
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[15][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13116
    connect \Q \mem[15]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13123
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[14][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13121
    connect \Q \mem[14]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13128
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[13][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13126
    connect \Q \mem[13]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13133
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[12][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13131
    connect \Q \mem[12]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13138
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[11][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13136
    connect \Q \mem[11]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13143
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[10][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13141
    connect \Q \mem[10]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13148
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[9][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13146
    connect \Q \mem[9]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13153
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[8][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13151
    connect \Q \mem[8]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13158
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[7][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13156
    connect \Q \mem[7]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13163
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[6][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13161
    connect \Q \mem[6]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13168
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[5][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13166
    connect \Q \mem[5]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13173
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[4][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13171
    connect \Q \mem[4]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13178
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[3][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13176
    connect \Q \mem[3]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13183
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[2][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13181
    connect \Q \mem[2]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13188
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[1][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13186
    connect \Q \mem[1]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13193
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[0][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13191
    connect \Q \mem[0]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13211
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $4\store_uncommitted[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13209
    connect \Q \store_uncommitted
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13218
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $sub$cva6_processor_shim.v:316$389_Y [2]
    connect \EN $ne$cva6_processor_shim.v:315$388_Y
    connect \Q \load_cooldown [2]
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13215
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13221
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $2\load_cooldown[2:0] [1:0]
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$13219
    connect \Q \load_cooldown [1:0]
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13230
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $3\loadstore_addr[31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13228
    connect \Q \loadstore_addr
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13236
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $3\loadstore_state[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13228
    connect \Q \loadstore_state
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13254
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $7\tb_io_store_commit_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13252
    connect \Q \tb_io_store_commit_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13263
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\tb_io_store_mem_resp_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13261
    connect \Q \tb_io_store_mem_resp_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13273
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $4\tb_io_instr_valid_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13271
    connect \Q \tb_io_instr_valid_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13281
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $5\tb_io_is_load_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13279
    connect \Q \tb_io_is_load_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13289
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \loadstore_addr
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13279
    connect \Q \tb_io_instr_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13293
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\ready_o[0:0]
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$13291
    connect \Q \ready_o
    connect \SRST \rst_ni
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$11994
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11995
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$11998
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11999
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12004
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12005
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12008
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12009
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12010
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12011
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12022
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12023
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12030
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12031
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12038
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12039
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12040
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12041
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12042
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7989_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12043
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12052
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11997
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12056
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11993
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12058
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12059
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12062
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12063
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12068
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7990_CMP $procmux$7989_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12069
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12070
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12071
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12074
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12007
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12076
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11989
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12078
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3477_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12003
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12082
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12083
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12086
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12087
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12088
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11991
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12090
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12091
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12092
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12001
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12094
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12049
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12096
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12097
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12098
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12029
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12101
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12102
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12021
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12025
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12106
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3478_CMP $procmux$3477_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12019
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12109
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12015
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12114
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12115
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12116
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3508_CMP $procmux$3507_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12037
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12118
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12119
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12081
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12122
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8020_CMP $procmux$8019_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12123
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12027
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12126
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12055
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12033
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12130
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3508_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12047
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8020_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12133
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12134
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12035
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12136
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12045
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12139
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12141
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12142
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12113
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12144
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12073
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12148
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12067
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12150
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12051
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12085
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12154
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12155
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12157
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12147
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12061
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12163
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12017
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12166
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12167
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12065
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12169
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12175
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12177
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12013
  end
  cell $anyseq $auto$setundef.cc:501:execute$12341
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$12342
  end
  cell $anyseq $auto$setundef.cc:501:execute$12343
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$12344
  end
  cell $anyseq $auto$setundef.cc:501:execute$12345
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12346
  end
  cell $anyseq $auto$setundef.cc:501:execute$12347
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12348
  end
  cell $anyseq $auto$setundef.cc:501:execute$12349
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12350
  end
  cell $anyseq $auto$setundef.cc:501:execute$12351
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12352
  end
  cell $anyseq $auto$setundef.cc:501:execute$12353
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12354
  end
  cell $anyseq $auto$setundef.cc:501:execute$12355
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12356
  end
  cell $anyseq $auto$setundef.cc:501:execute$12357
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12358
  end
  cell $anyseq $auto$setundef.cc:501:execute$12359
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12360
  end
  cell $anyseq $auto$setundef.cc:501:execute$12361
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12362
  end
  cell $anyseq $auto$setundef.cc:501:execute$12363
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12364
  end
  cell $anyseq $auto$setundef.cc:501:execute$12365
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12366
  end
  cell $anyseq $auto$setundef.cc:501:execute$12367
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12368
  end
  cell $anyseq $auto$setundef.cc:501:execute$12369
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12370
  end
  cell $anyseq $auto$setundef.cc:501:execute$12371
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12372
  end
  cell $anyseq $auto$setundef.cc:501:execute$12373
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12374
  end
  cell $anyseq $auto$setundef.cc:501:execute$12375
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12376
  end
  cell $anyseq $auto$setundef.cc:501:execute$12377
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12378
  end
  cell $anyseq $auto$setundef.cc:501:execute$12379
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12380
  end
  cell $anyseq $auto$setundef.cc:501:execute$12381
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12382
  end
  cell $anyseq $auto$setundef.cc:501:execute$12383
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12384
  end
  cell $anyseq $auto$setundef.cc:501:execute$12385
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12386
  end
  cell $anyseq $auto$setundef.cc:501:execute$12387
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12388
  end
  cell $anyseq $auto$setundef.cc:501:execute$12389
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12390
  end
  cell $anyseq $auto$setundef.cc:501:execute$12391
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12392
  end
  cell $anyseq $auto$setundef.cc:501:execute$12393
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12394
  end
  cell $anyseq $auto$setundef.cc:501:execute$12395
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12396
  end
  cell $anyseq $auto$setundef.cc:501:execute$12397
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12398
  end
  cell $anyseq $auto$setundef.cc:501:execute$12399
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12400
  end
  cell $anyseq $auto$setundef.cc:501:execute$12401
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12402
  end
  cell $anyseq $auto$setundef.cc:501:execute$12403
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12404
  end
  cell $anyseq $auto$setundef.cc:501:execute$12405
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12406
  end
  cell $anyseq $auto$setundef.cc:501:execute$12407
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12408
  end
  cell $anyseq $auto$setundef.cc:501:execute$12409
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12410
  end
  cell $anyseq $auto$setundef.cc:501:execute$12411
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12412
  end
  cell $anyseq $auto$setundef.cc:501:execute$12413
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12414
  end
  cell $anyseq $auto$setundef.cc:501:execute$12415
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12416
  end
  cell $anyseq $auto$setundef.cc:501:execute$12417
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12418
  end
  cell $anyseq $auto$setundef.cc:501:execute$12419
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12420
  end
  cell $anyseq $auto$setundef.cc:501:execute$12421
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12422
  end
  cell $anyseq $auto$setundef.cc:501:execute$12423
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12424
  end
  cell $anyseq $auto$setundef.cc:501:execute$12425
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12426
  end
  cell $anyseq $auto$setundef.cc:501:execute$12427
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12428
  end
  cell $anyseq $auto$setundef.cc:501:execute$12429
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12430
  end
  cell $anyseq $auto$setundef.cc:501:execute$12431
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12432
  end
  cell $anyseq $auto$setundef.cc:501:execute$12433
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12434
  end
  cell $anyseq $auto$setundef.cc:501:execute$12435
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12436
  end
  cell $anyseq $auto$setundef.cc:501:execute$12437
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12438
  end
  cell $anyseq $auto$setundef.cc:501:execute$12439
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12440
  end
  cell $anyseq $auto$setundef.cc:501:execute$12441
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12442
  end
  cell $anyseq $auto$setundef.cc:501:execute$12443
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12444
  end
  cell $anyseq $auto$setundef.cc:501:execute$12445
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12446
  end
  cell $anyseq $auto$setundef.cc:501:execute$12447
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12448
  end
  cell $anyseq $auto$setundef.cc:501:execute$12449
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12450
  end
  cell $anyseq $auto$setundef.cc:501:execute$12451
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12452
  end
  cell $anyseq $auto$setundef.cc:501:execute$12453
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12454
  end
  cell $anyseq $auto$setundef.cc:501:execute$12455
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12456
  end
  cell $anyseq $auto$setundef.cc:501:execute$12457
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12458
  end
  cell $anyseq $auto$setundef.cc:501:execute$12459
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12460
  end
  cell $anyseq $auto$setundef.cc:501:execute$12461
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12462
  end
  cell $anyseq $auto$setundef.cc:501:execute$12463
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12464
  end
  cell $anyseq $auto$setundef.cc:501:execute$12465
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12466
  end
  cell $anyseq $auto$setundef.cc:501:execute$12467
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12468
  end
  cell $anyseq $auto$setundef.cc:501:execute$12469
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12470
  end
  cell $anyseq $auto$setundef.cc:501:execute$12471
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12472
  end
  cell $anyseq $auto$setundef.cc:501:execute$12473
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12474
  end
  cell $anyseq $auto$setundef.cc:501:execute$12475
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12476
  end
  cell $anyseq $auto$setundef.cc:501:execute$12477
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12478
  end
  cell $anyseq $auto$setundef.cc:501:execute$12479
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12480
  end
  cell $anyseq $auto$setundef.cc:501:execute$12481
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12482
  end
  cell $anyseq $auto$setundef.cc:501:execute$12483
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12484
  end
  cell $anyseq $auto$setundef.cc:501:execute$12485
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12486
  end
  cell $anyseq $auto$setundef.cc:501:execute$12487
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12488
  end
  cell $anyseq $auto$setundef.cc:501:execute$12489
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12490
  end
  cell $anyseq $auto$setundef.cc:501:execute$12491
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12492
  end
  cell $anyseq $auto$setundef.cc:501:execute$12493
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12494
  end
  cell $anyseq $auto$setundef.cc:501:execute$12495
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12496
  end
  cell $anyseq $auto$setundef.cc:501:execute$12497
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12498
  end
  cell $anyseq $auto$setundef.cc:501:execute$12499
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12500
  end
  cell $anyseq $auto$setundef.cc:501:execute$12501
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12502
  end
  cell $anyseq $auto$setundef.cc:501:execute$12503
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12504
  end
  cell $anyseq $auto$setundef.cc:501:execute$12505
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12506
  end
  cell $anyseq $auto$setundef.cc:501:execute$12507
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12508
  end
  cell $anyseq $auto$setundef.cc:501:execute$12509
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12510
  end
  cell $anyseq $auto$setundef.cc:501:execute$12511
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12512
  end
  cell $anyseq $auto$setundef.cc:501:execute$12513
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12514
  end
  cell $anyseq $auto$setundef.cc:501:execute$12515
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12516
  end
  cell $anyseq $auto$setundef.cc:501:execute$12517
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12518
  end
  cell $anyseq $auto$setundef.cc:501:execute$12519
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12520
  end
  cell $anyseq $auto$setundef.cc:501:execute$12521
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12522
  end
  cell $anyseq $auto$setundef.cc:501:execute$12523
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12524
  end
  cell $anyseq $auto$setundef.cc:501:execute$12525
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12526
  end
  cell $anyseq $auto$setundef.cc:501:execute$12527
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12528
  end
  cell $anyseq $auto$setundef.cc:501:execute$12529
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12530
  end
  cell $anyseq $auto$setundef.cc:501:execute$12531
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12532
  end
  cell $anyseq $auto$setundef.cc:501:execute$12533
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12534
  end
  cell $anyseq $auto$setundef.cc:501:execute$12535
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12536
  end
  cell $anyseq $auto$setundef.cc:501:execute$12537
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12538
  end
  cell $anyseq $auto$setundef.cc:501:execute$12539
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12540
  end
  cell $anyseq $auto$setundef.cc:501:execute$12541
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12542
  end
  cell $anyseq $auto$setundef.cc:501:execute$12543
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12544
  end
  cell $anyseq $auto$setundef.cc:501:execute$12545
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12546
  end
  cell $anyseq $auto$setundef.cc:501:execute$12547
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12548
  end
  cell $anyseq $auto$setundef.cc:501:execute$12549
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12550
  end
  cell $anyseq $auto$setundef.cc:501:execute$12551
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12552
  end
  cell $anyseq $auto$setundef.cc:501:execute$12553
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12554
  end
  cell $anyseq $auto$setundef.cc:501:execute$12555
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12556
  end
  cell $anyseq $auto$setundef.cc:501:execute$12557
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12558
  end
  cell $anyseq $auto$setundef.cc:501:execute$12559
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12560
  end
  cell $anyseq $auto$setundef.cc:501:execute$12561
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12562
  end
  cell $anyseq $auto$setundef.cc:501:execute$12563
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12564
  end
  attribute \src "cva6_processor_shim.v:102.17-102.29"
  cell $eq $eq$cva6_processor_shim.v:102$347
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'111
    connect \Y $eq$cva6_processor_shim.v:102$347_Y
  end
  attribute \src "cva6_processor_shim.v:103.17-103.29"
  cell $eq $eq$cva6_processor_shim.v:103$349
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'110
    connect \Y $eq$cva6_processor_shim.v:103$349_Y
  end
  attribute \src "cva6_processor_shim.v:104.17-104.29"
  cell $eq $eq$cva6_processor_shim.v:104$351
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'100
    connect \Y $eq$cva6_processor_shim.v:104$351_Y
  end
  attribute \src "cva6_processor_shim.v:105.17-105.29"
  cell $eq $eq$cva6_processor_shim.v:105$353
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:105$353_Y
  end
  attribute \src "cva6_processor_shim.v:106.17-106.29"
  cell $eq $eq$cva6_processor_shim.v:106$356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_processor_shim.v:106$356_Y
  end
  attribute \src "cva6_processor_shim.v:243.21-243.42"
  cell $eq $eq$cva6_processor_shim.v:243$368
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 3'100
    connect \Y $eq$cva6_processor_shim.v:243$368_Y
  end
  attribute \src "cva6_processor_shim.v:257.30-257.51"
  cell $eq $eq$cva6_processor_shim.v:257$371
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:257$371_Y
  end
  attribute \src "cva6_processor_shim.v:261.30-261.51"
  cell $eq $eq$cva6_processor_shim.v:261$372
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 2'10
    connect \Y $eq$cva6_processor_shim.v:261$372_Y
  end
  attribute \src "cva6_processor_shim.v:263.30-263.51"
  cell $eq $eq$cva6_processor_shim.v:263$373
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 1'1
    connect \Y $eq$cva6_processor_shim.v:263$373_Y
  end
  attribute \src "cva6_processor_shim.v:269.30-269.48"
  cell $logic_not $eq$cva6_processor_shim.v:269$376
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \Y $eq$cva6_processor_shim.v:269$376_Y
  end
  attribute \src "cva6_processor_shim.v:277.17-277.35"
  cell $logic_not $eq$cva6_processor_shim.v:277$377
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $2\loadstore_fsm[2:0]
    connect \Y $eq$cva6_processor_shim.v:277$377_Y
  end
  attribute \src "cva6_processor_shim.v:311.56-311.74"
  cell $logic_not $eq$cva6_processor_shim.v:311$386
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \load_cooldown
    connect \Y $eq$cva6_processor_shim.v:311$386_Y
  end
  attribute \src "cva6_processor_shim.v:66.21-66.45"
  cell $eq $eq$cva6_processor_shim.v:66$259
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_processor_shim.v:66$259_Y
  end
  attribute \src "cva6_processor_shim.v:70.20-70.44"
  cell $eq $eq$cva6_processor_shim.v:70$296
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:70$296_Y
  end
  attribute \src "cva6_processor_shim.v:74.20-74.44"
  cell $eq $eq$cva6_processor_shim.v:74$323
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 5'10011
    connect \Y $eq$cva6_processor_shim.v:74$323_Y
  end
  attribute \src "cva6_processor_shim.v:96.17-96.29"
  cell $logic_not $eq$cva6_processor_shim.v:96$339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \Y $eq$cva6_processor_shim.v:96$339_Y
  end
  attribute \src "cva6_processor_shim.v:97.17-97.29"
  cell $eq $eq$cva6_processor_shim.v:97$341
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 1'1
    connect \Y $eq$cva6_processor_shim.v:97$341_Y
  end
  attribute \src "cva6_processor_shim.v:98.17-98.29"
  cell $eq $eq$cva6_processor_shim.v:98$343
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'101
    connect \Y $eq$cva6_processor_shim.v:98$343_Y
  end
  attribute \src "cva6_processor_shim.v:99.22-99.41"
  cell $logic_not $eq$cva6_processor_shim.v:99$344
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_i [31:25]
    connect \Y $eq$cva6_processor_shim.v:99$344_Y
  end
  attribute \src "cva6_processor_shim.v:264.25-264.62"
  cell $logic_and $logic_and$cva6_processor_shim.v:264$375
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \store_uncommitted
    connect \B $logic_not$cva6_processor_shim.v:264$374_Y
    connect \Y $logic_and$cva6_processor_shim.v:264$375_Y
  end
  attribute \src "cva6_processor_shim.v:293.30-293.68"
  cell $logic_and $logic_and$cva6_processor_shim.v:293$381
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$cva6_processor_shim.v:293$380_Y
    connect \B \store_mem_resp_i
    connect \Y $logic_and$cva6_processor_shim.v:293$381_Y
  end
  attribute \src "cva6_processor_shim.v:311.17-311.52"
  cell $logic_and $logic_and$cva6_processor_shim.v:311$385
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_load_req_o
    connect \B \load_mem_resp_i
    connect \Y $logic_and$cva6_processor_shim.v:311$385_Y
  end
  attribute \src "cva6_processor_shim.v:311.17-311.74"
  cell $logic_and $logic_and$cva6_processor_shim.v:311$387
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_processor_shim.v:311$385_Y
    connect \B $eq$cva6_processor_shim.v:311$386_Y
    connect \Y $logic_and$cva6_processor_shim.v:311$387_Y
  end
  attribute \src "cva6_processor_shim.v:264.46-264.62"
  cell $logic_not $logic_not$cva6_processor_shim.v:264$374
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \loadstore_state
    connect \Y $logic_not$cva6_processor_shim.v:264$374_Y
  end
  attribute \src "cva6_processor_shim.v:105.34-105.71"
  cell $lt $lt$cva6_processor_shim.v:105$354
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337
    connect \B \instr_i [31:20]
    connect \Y $lt$cva6_processor_shim.v:105$354_Y
  end
  attribute \src "cva6_processor_shim.v:106.34-106.53"
  cell $lt $lt$cva6_processor_shim.v:106$357
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337
    connect \B { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \Y $lt$cva6_processor_shim.v:106$357_Y
  end
  attribute \src "cva6_processor_shim.v:293.31-293.47"
  cell $reduce_bool $ne$cva6_processor_shim.v:293$380
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $2\store_count[2:0]
    connect \Y $ne$cva6_processor_shim.v:293$380_Y
  end
  attribute \src "cva6_processor_shim.v:315.21-315.39"
  cell $reduce_bool $ne$cva6_processor_shim.v:315$388
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \load_cooldown
    connect \Y $ne$cva6_processor_shim.v:315$388_Y
  end
  attribute \src "cva6_processor_shim.v:103.33-103.52"
  cell $or $or$cva6_processor_shim.v:103$350
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337
    connect \Y $or$cva6_processor_shim.v:103$350_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$10906
    parameter \WIDTH 3
    connect \A $5\loadstore_fsm[2:0]
    connect \B $3\loadstore_fsm[2:0]
    connect \S \instr_valid_i
    connect \Y $procmux$10906_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$10909
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$12342
    connect \B $procmux$10906_Y
    connect \S \rst_ni
    connect \Y $2\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$10924
    parameter \WIDTH 1
    connect \A $6\ready_o[0:0]
    connect \B $3\ready_o[0:0]
    connect \S \instr_valid_i
    connect \Y $2\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$10948
    parameter \WIDTH 3
    connect \A $3\store_count[2:0]
    connect \B \store_count
    connect \S \instr_valid_i
    connect \Y $procmux$10948_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$10951
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$12344
    connect \B $procmux$10948_Y
    connect \S \rst_ni
    connect \Y $2\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:315.21-315.39|cva6_processor_shim.v:315.17-317.20"
  cell $mux $procmux$2724
    parameter \WIDTH 3
    connect \A { \load_cooldown [2] 2'xx }
    connect \B $sub$cva6_processor_shim.v:316$389_Y [2:0]
    connect \S $ne$cva6_processor_shim.v:315$388_Y
    connect \Y $3\load_cooldown[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:311.17-311.74|cva6_processor_shim.v:311.13-319.16"
  cell $mux $procmux$2733
    parameter \WIDTH 3
    connect \A $3\load_cooldown[2:0]
    connect \B 3'011
    connect \S $logic_and$cva6_processor_shim.v:311$387_Y
    connect \Y $2\load_cooldown[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:311.17-311.74|cva6_processor_shim.v:311.13-319.16"
  cell $mux $procmux$2739
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:311$387_Y
    connect \Y $2\tb_io_load_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:300.13-300.32|cva6_processor_shim.v:298.22-309.16"
  cell $mux $procmux$2745
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S \store_cooldown
    connect \Y $5\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:300.13-300.32|cva6_processor_shim.v:298.22-309.16"
  cell $mux $procmux$2754
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $sub$cva6_processor_shim.v:286$379_Y [0]
    connect \S \store_cooldown
    connect \Y $5\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$2764
    parameter \WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B $sub$cva6_processor_shim.v:296$382_Y [2:0]
    connect \S $logic_and$cva6_processor_shim.v:293$381_Y
    connect \Y $8\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$2776
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:293$381_Y
    connect \Y $4\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$2788
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:293$381_Y
    connect \Y $4\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$2800
    parameter \WIDTH 1
    connect \A $4\tb_io_store_mem_resp_i[0:0]
    connect \B 1'0
    connect \S \store_cooldown
    connect \Y $3\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$2809
    parameter \WIDTH 1
    connect \A $4\store_cooldown[0:0]
    connect \B $sub$cva6_processor_shim.v:286$379_Y [0]
    connect \S \store_cooldown
    connect \Y $3\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$2818
    parameter \WIDTH 3
    connect \A $8\store_count[2:0]
    connect \B $2\store_count[2:0]
    connect \S \store_cooldown
    connect \Y $7\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$2826
    parameter \WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B $7\store_count[2:0]
    connect \S $eq$cva6_processor_shim.v:277$377_Y
    connect \Y $6\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$2832
    parameter \WIDTH 1
    connect \A $5\store_cooldown[0:0]
    connect \B $3\store_cooldown[0:0]
    connect \S $eq$cva6_processor_shim.v:277$377_Y
    connect \Y $2\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$2838
    parameter \WIDTH 1
    connect \A $5\tb_io_store_mem_resp_i[0:0]
    connect \B $3\tb_io_store_mem_resp_i[0:0]
    connect \S $eq$cva6_processor_shim.v:277$377_Y
    connect \Y $2\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:271.25-271.38|cva6_processor_shim.v:271.21-273.24"
  cell $mux $procmux$2846
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \de_io_ready_o
    connect \Y $12\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:269.30-269.48|cva6_processor_shim.v:269.26-274.20"
  cell $mux $procmux$2872
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $12\ready_o[0:0]
    connect \S $eq$cva6_processor_shim.v:269$376_Y
    connect \Y $11\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:269.30-269.48|cva6_processor_shim.v:269.26-274.20"
  cell $mux $procmux$2896
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:269$376_Y
    connect \Y $9\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:264.25-264.62|cva6_processor_shim.v:264.21-267.24"
  cell $mux $procmux$2921
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $logic_and$cva6_processor_shim.v:264$375_Y
    connect \Y $9\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:264.25-264.62|cva6_processor_shim.v:264.21-267.24"
  cell $mux $procmux$2945
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:264$375_Y
    connect \Y $8\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$2968
    parameter \WIDTH 3
    connect \A \loadstore_fsm
    connect \B 3'000
    connect \S $eq$cva6_processor_shim.v:263$373_Y
    connect \Y $9\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$2989
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $9\store_uncommitted[0:0]
    connect \S $eq$cva6_processor_shim.v:263$373_Y
    connect \Y $8\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$3010
    parameter \WIDTH 1
    connect \A $9\tb_io_store_commit_i[0:0]
    connect \B $8\tb_io_store_commit_i[0:0]
    connect \S $eq$cva6_processor_shim.v:263$373_Y
    connect \Y $7\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$3031
    parameter \WIDTH 1
    connect \A $11\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:263$373_Y
    connect \Y $10\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$3052
    parameter \WIDTH 3
    connect \A $9\loadstore_fsm[2:0]
    connect \B 3'001
    connect \S $eq$cva6_processor_shim.v:261$372_Y
    connect \Y $8\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$3070
    parameter \WIDTH 1
    connect \A $8\store_uncommitted[0:0]
    connect \B 1'x
    connect \S $eq$cva6_processor_shim.v:261$372_Y
    connect \Y $7\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$3106
    parameter \WIDTH 1
    connect \A $10\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:261$372_Y
    connect \Y $9\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$3124
    parameter \WIDTH 3
    connect \A $8\loadstore_fsm[2:0]
    connect \B 3'010
    connect \S $eq$cva6_processor_shim.v:257$371_Y
    connect \Y $7\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$3139
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:257$371_Y
    connect \Y $6\tb_io_instr_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$3154
    parameter \WIDTH 1
    connect \A $7\store_uncommitted[0:0]
    connect \B 1'x
    connect \S $eq$cva6_processor_shim.v:257$371_Y
    connect \Y $6\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$3184
    parameter \WIDTH 1
    connect \A $9\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:257$371_Y
    connect \Y $8\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$3229
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \loadstore_state
    connect \Y $5\tb_io_is_load_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$3258
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'x
    connect \S \loadstore_state
    connect \Y $5\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$3273
    parameter \WIDTH 3
    connect \A $add$cva6_processor_shim.v:254$370_Y
    connect \B \store_count
    connect \S \loadstore_state
    connect \Y $5\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$3287
    parameter \WIDTH 3
    connect \A $7\loadstore_fsm[2:0]
    connect \B 3'011
    connect \S $eq$cva6_processor_shim.v:243$368_Y
    connect \Y $6\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$3299
    parameter \WIDTH 1
    connect \A $6\store_uncommitted[0:0]
    connect \B $5\store_uncommitted[0:0]
    connect \S $eq$cva6_processor_shim.v:243$368_Y
    connect \Y $4\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$3311
    parameter \WIDTH 3
    connect \A \store_count
    connect \B $5\store_count[2:0]
    connect \S $eq$cva6_processor_shim.v:243$368_Y
    connect \Y $4\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$3335
    parameter \WIDTH 1
    connect \A $6\tb_io_instr_valid_i[0:0]
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:243$368_Y
    connect \Y $4\tb_io_instr_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$3383
    parameter \WIDTH 1
    connect \A $8\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:243$368_Y
    connect \Y $7\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$3403
    parameter \WIDTH 3
    connect \A $4\store_count[2:0]
    connect \B \store_count
    connect \S \ready_o
    connect \Y $3\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$3421
    parameter \WIDTH 3
    connect \A $6\loadstore_fsm[2:0]
    connect \B \loadstore_fsm
    connect \S \ready_o
    connect \Y $5\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$3466
    parameter \WIDTH 1
    connect \A $7\ready_o[0:0]
    connect \B 1'1
    connect \S \ready_o
    connect \Y $6\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3476
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12346
    connect \B { $ternary$cva6_processor_shim.v:96$366_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3508_CMP $auto$opt_reduce.cc:134:opt_mux$12017 }
    connect \Y $7\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3477_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11111
    connect \Y $procmux$3477_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3478_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11110
    connect \Y $procmux$3478_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3479_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11101
    connect \Y $procmux$3479_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3480_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11100
    connect \Y $procmux$3480_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3481_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11011
    connect \Y $procmux$3481_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3482_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11010
    connect \Y $procmux$3482_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3483_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11001
    connect \Y $procmux$3483_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3484_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11000
    connect \Y $procmux$3484_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3485_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10111
    connect \Y $procmux$3485_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3486_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10110
    connect \Y $procmux$3486_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3487_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10101
    connect \Y $procmux$3487_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3488_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10100
    connect \Y $procmux$3488_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3489_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10011
    connect \Y $procmux$3489_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3490_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10010
    connect \Y $procmux$3490_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3491_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10001
    connect \Y $procmux$3491_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3492_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10000
    connect \Y $procmux$3492_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3493_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1111
    connect \Y $procmux$3493_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3494_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1110
    connect \Y $procmux$3494_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3495_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1101
    connect \Y $procmux$3495_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3496_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1100
    connect \Y $procmux$3496_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3497_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1011
    connect \Y $procmux$3497_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3498_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1010
    connect \Y $procmux$3498_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3499_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1001
    connect \Y $procmux$3499_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3500_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1000
    connect \Y $procmux$3500_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3501_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'111
    connect \Y $procmux$3501_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3502_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'110
    connect \Y $procmux$3502_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3503_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'101
    connect \Y $procmux$3503_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3504_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'100
    connect \Y $procmux$3504_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3505_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 2'11
    connect \Y $procmux$3505_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3506_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 2'10
    connect \Y $procmux$3506_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3507_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 1'1
    connect \Y $procmux$3507_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$3508_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \Y $procmux$3508_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3524
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12348
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $ternary$cva6_processor_shim.v:96$366_Y }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$11993 $procmux$3477_CMP }
    connect \Y $7\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3572
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12350
    connect \B { $ternary$cva6_processor_shim.v:96$366_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3478_CMP $auto$opt_reduce.cc:134:opt_mux$12003 }
    connect \Y $7\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3620
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12352
    connect \B { $ternary$cva6_processor_shim.v:96$366_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3479_CMP $auto$opt_reduce.cc:134:opt_mux$12019 }
    connect \Y $7\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3668
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12354
    connect \B { $ternary$cva6_processor_shim.v:96$366_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3480_CMP $auto$opt_reduce.cc:134:opt_mux$12035 }
    connect \Y $7\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3716
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12356
    connect \B { $ternary$cva6_processor_shim.v:96$366_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3481_CMP $auto$opt_reduce.cc:134:opt_mux$12061 }
    connect \Y $7\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3764
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12358
    connect \B { $ternary$cva6_processor_shim.v:96$366_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3482_CMP $auto$opt_reduce.cc:134:opt_mux$11991 }
    connect \Y $7\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3812
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12360
    connect \B { $ternary$cva6_processor_shim.v:96$366_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3483_CMP $auto$opt_reduce.cc:134:opt_mux$12021 }
    connect \Y $7\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3860
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12362
    connect \B { $ternary$cva6_processor_shim.v:96$366_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3484_CMP $auto$opt_reduce.cc:134:opt_mux$12055 }
    connect \Y $7\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3908
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12364
    connect \B { $ternary$cva6_processor_shim.v:96$366_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3485_CMP $auto$opt_reduce.cc:134:opt_mux$12073 }
    connect \Y $7\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3956
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12366
    connect \B { $ternary$cva6_processor_shim.v:96$366_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3486_CMP $auto$opt_reduce.cc:134:opt_mux$12049 }
    connect \Y $7\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4004
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12368
    connect \B { $ternary$cva6_processor_shim.v:96$366_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3487_CMP $auto$opt_reduce.cc:134:opt_mux$12081 }
    connect \Y $7\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4052
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12370
    connect \B { $ternary$cva6_processor_shim.v:96$366_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3488_CMP $auto$opt_reduce.cc:134:opt_mux$12113 }
    connect \Y $7\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4100
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12372
    connect \B { $ternary$cva6_processor_shim.v:96$366_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3489_CMP $auto$opt_reduce.cc:134:opt_mux$12147 }
    connect \Y $7\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4148
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12374
    connect \B { $ternary$cva6_processor_shim.v:96$366_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3490_CMP $auto$opt_reduce.cc:134:opt_mux$12169 }
    connect \Y $7\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4196
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12376
    connect \B { $ternary$cva6_processor_shim.v:96$366_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3491_CMP $auto$opt_reduce.cc:134:opt_mux$12013 }
    connect \Y $7\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4244
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12378
    connect \B { $ternary$cva6_processor_shim.v:96$366_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3492_CMP $auto$opt_reduce.cc:134:opt_mux$11997 }
    connect \Y $7\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4292
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12380
    connect \B { $ternary$cva6_processor_shim.v:96$366_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3493_CMP $auto$opt_reduce.cc:134:opt_mux$12007 }
    connect \Y $7\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4340
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12382
    connect \B { $ternary$cva6_processor_shim.v:96$366_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3494_CMP $auto$opt_reduce.cc:134:opt_mux$12025 }
    connect \Y $7\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4388
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12384
    connect \B { $ternary$cva6_processor_shim.v:96$366_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3495_CMP $auto$opt_reduce.cc:134:opt_mux$12033 }
    connect \Y $7\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4436
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12386
    connect \B { $ternary$cva6_processor_shim.v:96$366_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3496_CMP $auto$opt_reduce.cc:134:opt_mux$12051 }
    connect \Y $7\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4484
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12388
    connect \B { $ternary$cva6_processor_shim.v:96$366_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3497_CMP $auto$opt_reduce.cc:134:opt_mux$12065 }
    connect \Y $7\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4532
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12390
    connect \B { $ternary$cva6_processor_shim.v:96$366_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3498_CMP $auto$opt_reduce.cc:134:opt_mux$11989 }
    connect \Y $7\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4580
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12392
    connect \B { $ternary$cva6_processor_shim.v:96$366_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3499_CMP $auto$opt_reduce.cc:134:opt_mux$12001 }
    connect \Y $7\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4628
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12394
    connect \B { $ternary$cva6_processor_shim.v:96$366_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3500_CMP $auto$opt_reduce.cc:134:opt_mux$12015 }
    connect \Y $7\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4676
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12396
    connect \B { $ternary$cva6_processor_shim.v:96$366_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3501_CMP $auto$opt_reduce.cc:134:opt_mux$12027 }
    connect \Y $7\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4724
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12398
    connect \B { $ternary$cva6_processor_shim.v:96$366_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3502_CMP $auto$opt_reduce.cc:134:opt_mux$12045 }
    connect \Y $7\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4772
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12400
    connect \B { $ternary$cva6_processor_shim.v:96$366_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3503_CMP $auto$opt_reduce.cc:134:opt_mux$12067 }
    connect \Y $7\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4820
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12402
    connect \B { $ternary$cva6_processor_shim.v:96$366_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3504_CMP $auto$opt_reduce.cc:134:opt_mux$12085 }
    connect \Y $7\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4868
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12404
    connect \B { $ternary$cva6_processor_shim.v:96$366_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3505_CMP $auto$opt_reduce.cc:134:opt_mux$12029 }
    connect \Y $7\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4916
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12406
    connect \B { $ternary$cva6_processor_shim.v:96$366_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3506_CMP $auto$opt_reduce.cc:134:opt_mux$12037 }
    connect \Y $7\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4964
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12408
    connect \B { $ternary$cva6_processor_shim.v:96$366_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3507_CMP $auto$opt_reduce.cc:134:opt_mux$12047 }
    connect \Y $7\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5013_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11111
    connect \Y $procmux$5013_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5014_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11110
    connect \Y $procmux$5014_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5015_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11101
    connect \Y $procmux$5015_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5016_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11100
    connect \Y $procmux$5016_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5017_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11011
    connect \Y $procmux$5017_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5018_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11010
    connect \Y $procmux$5018_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5019_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11001
    connect \Y $procmux$5019_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5020_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11000
    connect \Y $procmux$5020_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5021_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10111
    connect \Y $procmux$5021_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5022_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10110
    connect \Y $procmux$5022_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5023_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10101
    connect \Y $procmux$5023_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5024_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10100
    connect \Y $procmux$5024_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5025_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10011
    connect \Y $procmux$5025_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5026_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10010
    connect \Y $procmux$5026_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5027_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10001
    connect \Y $procmux$5027_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5028_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10000
    connect \Y $procmux$5028_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5029_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1111
    connect \Y $procmux$5029_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5030_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1110
    connect \Y $procmux$5030_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5031_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1101
    connect \Y $procmux$5031_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5032_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1100
    connect \Y $procmux$5032_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5033_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1011
    connect \Y $procmux$5033_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5034_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1010
    connect \Y $procmux$5034_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5035_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1001
    connect \Y $procmux$5035_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5036_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1000
    connect \Y $procmux$5036_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5037_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'111
    connect \Y $procmux$5037_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5038_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'110
    connect \Y $procmux$5038_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5039_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'101
    connect \Y $procmux$5039_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5040_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'100
    connect \Y $procmux$5040_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5041_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 2'11
    connect \Y $procmux$5041_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5042_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 2'10
    connect \Y $procmux$5042_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5043_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 1'1
    connect \Y $procmux$5043_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$5044_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \Y $procmux$5044_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5045
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12410
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $procmux$5045_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5048
    parameter \WIDTH 32
    connect \A $procmux$5045_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12412
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $procmux$5048_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$5051
    parameter \WIDTH 32
    connect \A $procmux$5048_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12414
    connect \S $eq$cva6_processor_shim.v:66$259_Y
    connect \Y $procmux$5051_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$5053
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12416
    connect \B $procmux$5051_Y
    connect \S \instr_valid_i
    connect \Y $procmux$5053_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$5056
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12418
    connect \B $procmux$5053_Y
    connect \S \rst_ni
    connect \Y $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5060
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $5\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5075
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[31][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5090
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[30][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5105
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[29][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5120
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[28][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5135
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[27][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5150
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[26][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5165
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[25][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5180
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[24][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5195
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[23][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5210
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[22][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5225
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[21][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5240
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[20][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5255
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[19][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5270
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[18][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5285
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[17][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5300
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[16][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5315
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[15][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5330
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[14][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5345
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[13][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5360
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[12][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5375
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[11][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5390
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[10][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5405
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[9][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5420
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[8][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5435
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[7][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5450
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[6][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5465
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[5][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5480
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[4][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5495
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[3][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5510
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[2][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5525
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[1][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5540
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[0][31:0]
    connect \S $eq$cva6_processor_shim.v:74$323_Y
    connect \Y $6\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5750
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12420
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3508_CMP $auto$opt_reduce.cc:134:opt_mux$12017 }
    connect \Y $5\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5795
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12422
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$11993 $procmux$3477_CMP }
    connect \Y $5\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5840
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12424
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3478_CMP $auto$opt_reduce.cc:134:opt_mux$12003 }
    connect \Y $5\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5885
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12426
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3479_CMP $auto$opt_reduce.cc:134:opt_mux$12019 }
    connect \Y $5\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5930
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12428
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3480_CMP $auto$opt_reduce.cc:134:opt_mux$12035 }
    connect \Y $5\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5975
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12430
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3481_CMP $auto$opt_reduce.cc:134:opt_mux$12061 }
    connect \Y $5\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6020
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12432
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3482_CMP $auto$opt_reduce.cc:134:opt_mux$11991 }
    connect \Y $5\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6065
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12434
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3483_CMP $auto$opt_reduce.cc:134:opt_mux$12021 }
    connect \Y $5\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6110
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12436
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3484_CMP $auto$opt_reduce.cc:134:opt_mux$12055 }
    connect \Y $5\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6155
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12438
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3485_CMP $auto$opt_reduce.cc:134:opt_mux$12073 }
    connect \Y $5\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6200
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12440
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3486_CMP $auto$opt_reduce.cc:134:opt_mux$12049 }
    connect \Y $5\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6245
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12442
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3487_CMP $auto$opt_reduce.cc:134:opt_mux$12081 }
    connect \Y $5\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6290
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12444
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3488_CMP $auto$opt_reduce.cc:134:opt_mux$12113 }
    connect \Y $5\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6335
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12446
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3489_CMP $auto$opt_reduce.cc:134:opt_mux$12147 }
    connect \Y $5\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6380
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12448
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3490_CMP $auto$opt_reduce.cc:134:opt_mux$12169 }
    connect \Y $5\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6425
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12450
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3491_CMP $auto$opt_reduce.cc:134:opt_mux$12013 }
    connect \Y $5\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6470
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12452
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3492_CMP $auto$opt_reduce.cc:134:opt_mux$11997 }
    connect \Y $5\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6515
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12454
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3493_CMP $auto$opt_reduce.cc:134:opt_mux$12007 }
    connect \Y $5\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6560
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12456
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3494_CMP $auto$opt_reduce.cc:134:opt_mux$12025 }
    connect \Y $5\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6605
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12458
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3495_CMP $auto$opt_reduce.cc:134:opt_mux$12033 }
    connect \Y $5\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6650
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12460
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3496_CMP $auto$opt_reduce.cc:134:opt_mux$12051 }
    connect \Y $5\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6695
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12462
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3497_CMP $auto$opt_reduce.cc:134:opt_mux$12065 }
    connect \Y $5\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6740
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12464
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3498_CMP $auto$opt_reduce.cc:134:opt_mux$11989 }
    connect \Y $5\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6785
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12466
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3499_CMP $auto$opt_reduce.cc:134:opt_mux$12001 }
    connect \Y $5\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6830
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12468
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3500_CMP $auto$opt_reduce.cc:134:opt_mux$12015 }
    connect \Y $5\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6875
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12470
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3501_CMP $auto$opt_reduce.cc:134:opt_mux$12027 }
    connect \Y $5\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6920
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12472
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3502_CMP $auto$opt_reduce.cc:134:opt_mux$12045 }
    connect \Y $5\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6965
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12474
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3503_CMP $auto$opt_reduce.cc:134:opt_mux$12067 }
    connect \Y $5\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7010
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12476
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3504_CMP $auto$opt_reduce.cc:134:opt_mux$12085 }
    connect \Y $5\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7055
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12478
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3505_CMP $auto$opt_reduce.cc:134:opt_mux$12029 }
    connect \Y $5\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7100
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12480
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3506_CMP $auto$opt_reduce.cc:134:opt_mux$12037 }
    connect \Y $5\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7145
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12482
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3507_CMP $auto$opt_reduce.cc:134:opt_mux$12047 }
    connect \Y $5\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7190
    parameter \S_WIDTH 32
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12484
    connect \B { \mem[0] \mem[1] \mem[2] \mem[3] \mem[4] \mem[5] \mem[6] \mem[7] \mem[8] \mem[9] \mem[10] \mem[11] \mem[12] \mem[13] \mem[14] \mem[15] \mem[16] \mem[17] \mem[18] \mem[19] \mem[20] \mem[21] \mem[22] \mem[23] \mem[24] \mem[25] \mem[26] \mem[27] \mem[28] \mem[29] \mem[30] \mem[31] }
    connect \S { $procmux$7222_CMP $procmux$7221_CMP $procmux$7220_CMP $procmux$7219_CMP $procmux$7218_CMP $procmux$7217_CMP $procmux$7216_CMP $procmux$7215_CMP $procmux$7214_CMP $procmux$7213_CMP $procmux$7212_CMP $procmux$7211_CMP $procmux$7210_CMP $procmux$7209_CMP $procmux$7208_CMP $procmux$7207_CMP $procmux$7206_CMP $procmux$7205_CMP $procmux$7204_CMP $procmux$7203_CMP $procmux$7202_CMP $procmux$7201_CMP $procmux$7200_CMP $procmux$7199_CMP $procmux$7198_CMP $procmux$7197_CMP $procmux$7196_CMP $procmux$7195_CMP $procmux$7194_CMP $procmux$7193_CMP $procmux$7192_CMP $procmux$7191_CMP }
    connect \Y $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$149_DATA[31:0]$322
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7191_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \B 5'11111
    connect \Y $procmux$7191_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7192_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \B 5'11110
    connect \Y $procmux$7192_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7193_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \B 5'11101
    connect \Y $procmux$7193_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7194_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \B 5'11100
    connect \Y $procmux$7194_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7195_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \B 5'11011
    connect \Y $procmux$7195_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7196_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \B 5'11010
    connect \Y $procmux$7196_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7197_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \B 5'11001
    connect \Y $procmux$7197_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7198_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \B 5'11000
    connect \Y $procmux$7198_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7199_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \B 5'10111
    connect \Y $procmux$7199_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7200_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \B 5'10110
    connect \Y $procmux$7200_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7201_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \B 5'10101
    connect \Y $procmux$7201_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7202_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \B 5'10100
    connect \Y $procmux$7202_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7203_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \B 5'10011
    connect \Y $procmux$7203_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7204_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \B 5'10010
    connect \Y $procmux$7204_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7205_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \B 5'10001
    connect \Y $procmux$7205_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7206_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \B 5'10000
    connect \Y $procmux$7206_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7207_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \B 4'1111
    connect \Y $procmux$7207_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7208_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \B 4'1110
    connect \Y $procmux$7208_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7209_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \B 4'1101
    connect \Y $procmux$7209_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7210_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \B 4'1100
    connect \Y $procmux$7210_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7211_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \B 4'1011
    connect \Y $procmux$7211_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7212_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \B 4'1010
    connect \Y $procmux$7212_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7213_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \B 4'1001
    connect \Y $procmux$7213_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7214_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \B 4'1000
    connect \Y $procmux$7214_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7215_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \B 3'111
    connect \Y $procmux$7215_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7216_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \B 3'110
    connect \Y $procmux$7216_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7217_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \B 3'101
    connect \Y $procmux$7217_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7218_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \B 3'100
    connect \Y $procmux$7218_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7219_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \B 2'11
    connect \Y $procmux$7219_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7220_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \B 2'10
    connect \Y $procmux$7220_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7221_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \B 1'1
    connect \Y $procmux$7221_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$7222_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$321_Y [6:2]
    connect \Y $procmux$7222_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7235
    parameter \S_WIDTH 32
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12486
    connect \B { \regfile[0] \regfile[1] \regfile[2] \regfile[3] \regfile[4] \regfile[5] \regfile[6] \regfile[7] \regfile[8] \regfile[9] \regfile[10] \regfile[11] \regfile[12] \regfile[13] \regfile[14] \regfile[15] \regfile[16] \regfile[17] \regfile[18] \regfile[19] \regfile[20] \regfile[21] \regfile[22] \regfile[23] \regfile[24] \regfile[25] \regfile[26] \regfile[27] \regfile[28] \regfile[29] \regfile[30] \regfile[31] }
    connect \S { $procmux$5044_CMP $procmux$5043_CMP $procmux$5042_CMP $procmux$5041_CMP $procmux$5040_CMP $procmux$5039_CMP $procmux$5038_CMP $procmux$5037_CMP $procmux$5036_CMP $procmux$5035_CMP $procmux$5034_CMP $procmux$5033_CMP $procmux$5032_CMP $procmux$5031_CMP $procmux$5030_CMP $procmux$5029_CMP $procmux$5028_CMP $procmux$5027_CMP $procmux$5026_CMP $procmux$5025_CMP $procmux$5024_CMP $procmux$5023_CMP $procmux$5022_CMP $procmux$5021_CMP $procmux$5020_CMP $procmux$5019_CMP $procmux$5018_CMP $procmux$5017_CMP $procmux$5016_CMP $procmux$5015_CMP $procmux$5014_CMP $procmux$5013_CMP }
    connect \Y $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7268
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12488
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $procmux$7268_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$7271
    parameter \WIDTH 32
    connect \A $procmux$7268_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12490
    connect \S $eq$cva6_processor_shim.v:66$259_Y
    connect \Y $procmux$7271_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$7273
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12492
    connect \B $procmux$7271_Y
    connect \S \instr_valid_i
    connect \Y $procmux$7273_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$7276
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12494
    connect \B $procmux$7273_Y
    connect \S \rst_ni
    connect \Y $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$147_DATA[31:0]$320
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7280
    parameter \WIDTH 1
    connect \A $5\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7292
    parameter \WIDTH 3
    connect \A \loadstore_fsm
    connect \B 3'100
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7304
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\loadstore_state[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7316
    parameter \WIDTH 32
    connect \A $6\regfile[31][31:0]
    connect \B $5\regfile[31][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7328
    parameter \WIDTH 32
    connect \A $6\regfile[30][31:0]
    connect \B $5\regfile[30][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7340
    parameter \WIDTH 32
    connect \A $6\regfile[29][31:0]
    connect \B $5\regfile[29][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7352
    parameter \WIDTH 32
    connect \A $6\regfile[28][31:0]
    connect \B $5\regfile[28][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7364
    parameter \WIDTH 32
    connect \A $6\regfile[27][31:0]
    connect \B $5\regfile[27][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7376
    parameter \WIDTH 32
    connect \A $6\regfile[26][31:0]
    connect \B $5\regfile[26][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7388
    parameter \WIDTH 32
    connect \A $6\regfile[25][31:0]
    connect \B $5\regfile[25][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7400
    parameter \WIDTH 32
    connect \A $6\regfile[24][31:0]
    connect \B $5\regfile[24][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7412
    parameter \WIDTH 32
    connect \A $6\regfile[23][31:0]
    connect \B $5\regfile[23][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7424
    parameter \WIDTH 32
    connect \A $6\regfile[22][31:0]
    connect \B $5\regfile[22][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7436
    parameter \WIDTH 32
    connect \A $6\regfile[21][31:0]
    connect \B $5\regfile[21][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7448
    parameter \WIDTH 32
    connect \A $6\regfile[20][31:0]
    connect \B $5\regfile[20][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7460
    parameter \WIDTH 32
    connect \A $6\regfile[19][31:0]
    connect \B $5\regfile[19][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7472
    parameter \WIDTH 32
    connect \A $6\regfile[18][31:0]
    connect \B $5\regfile[18][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7484
    parameter \WIDTH 32
    connect \A $6\regfile[17][31:0]
    connect \B $5\regfile[17][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7496
    parameter \WIDTH 32
    connect \A $6\regfile[16][31:0]
    connect \B $5\regfile[16][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7508
    parameter \WIDTH 32
    connect \A $6\regfile[15][31:0]
    connect \B $5\regfile[15][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7520
    parameter \WIDTH 32
    connect \A $6\regfile[14][31:0]
    connect \B $5\regfile[14][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7532
    parameter \WIDTH 32
    connect \A $6\regfile[13][31:0]
    connect \B $5\regfile[13][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7544
    parameter \WIDTH 32
    connect \A $6\regfile[12][31:0]
    connect \B $5\regfile[12][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7556
    parameter \WIDTH 32
    connect \A $6\regfile[11][31:0]
    connect \B $5\regfile[11][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7568
    parameter \WIDTH 32
    connect \A $6\regfile[10][31:0]
    connect \B $5\regfile[10][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7580
    parameter \WIDTH 32
    connect \A $6\regfile[9][31:0]
    connect \B $5\regfile[9][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7592
    parameter \WIDTH 32
    connect \A $6\regfile[8][31:0]
    connect \B $5\regfile[8][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7604
    parameter \WIDTH 32
    connect \A $6\regfile[7][31:0]
    connect \B $5\regfile[7][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7616
    parameter \WIDTH 32
    connect \A $6\regfile[6][31:0]
    connect \B $5\regfile[6][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7628
    parameter \WIDTH 32
    connect \A $6\regfile[5][31:0]
    connect \B $5\regfile[5][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7640
    parameter \WIDTH 32
    connect \A $6\regfile[4][31:0]
    connect \B $5\regfile[4][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7652
    parameter \WIDTH 32
    connect \A $6\regfile[3][31:0]
    connect \B $5\regfile[3][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7664
    parameter \WIDTH 32
    connect \A $6\regfile[2][31:0]
    connect \B $5\regfile[2][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7676
    parameter \WIDTH 32
    connect \A $6\regfile[1][31:0]
    connect \B $5\regfile[1][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7688
    parameter \WIDTH 32
    connect \A $6\regfile[0][31:0]
    connect \B $5\regfile[0][31:0]
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7748
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $add$cva6_processor_shim.v:233$321_Y
    connect \S $eq$cva6_processor_shim.v:70$296_Y
    connect \Y $4\loadstore_addr[31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7988
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12496
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8020_CMP $auto$opt_reduce.cc:134:opt_mux$12167 }
    connect \Y $4\mem[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7989_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \B 5'11111
    connect \Y $procmux$7989_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7990_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \B 5'11110
    connect \Y $procmux$7990_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7991_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \B 5'11101
    connect \Y $procmux$7991_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7992_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \B 5'11100
    connect \Y $procmux$7992_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7993_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \B 5'11011
    connect \Y $procmux$7993_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7994_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \B 5'11010
    connect \Y $procmux$7994_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7995_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \B 5'11001
    connect \Y $procmux$7995_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7996_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \B 5'11000
    connect \Y $procmux$7996_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7997_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \B 5'10111
    connect \Y $procmux$7997_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7998_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \B 5'10110
    connect \Y $procmux$7998_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7999_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \B 5'10101
    connect \Y $procmux$7999_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8000_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \B 5'10100
    connect \Y $procmux$8000_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8001_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \B 5'10011
    connect \Y $procmux$8001_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8002_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \B 5'10010
    connect \Y $procmux$8002_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8003_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \B 5'10001
    connect \Y $procmux$8003_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8004_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \B 5'10000
    connect \Y $procmux$8004_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8005_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \B 4'1111
    connect \Y $procmux$8005_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8006_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \B 4'1110
    connect \Y $procmux$8006_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8007_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \B 4'1101
    connect \Y $procmux$8007_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8008_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \B 4'1100
    connect \Y $procmux$8008_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8009_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \B 4'1011
    connect \Y $procmux$8009_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8010_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \B 4'1010
    connect \Y $procmux$8010_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8011_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \B 4'1001
    connect \Y $procmux$8011_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8012_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \B 4'1000
    connect \Y $procmux$8012_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8013_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \B 3'111
    connect \Y $procmux$8013_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8014_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \B 3'110
    connect \Y $procmux$8014_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8015_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \B 3'101
    connect \Y $procmux$8015_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8016_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \B 3'100
    connect \Y $procmux$8016_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8017_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \B 2'11
    connect \Y $procmux$8017_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8018_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \B 2'10
    connect \Y $procmux$8018_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8019_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \B 1'1
    connect \Y $procmux$8019_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$8020_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$294_Y [6:2]
    connect \Y $procmux$8020_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8030
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12498
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$12005 $procmux$7989_CMP }
    connect \Y $4\mem[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8072
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12500
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7990_CMP $auto$opt_reduce.cc:134:opt_mux$12043 }
    connect \Y $4\mem[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8114
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12502
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7991_CMP $auto$opt_reduce.cc:134:opt_mux$12069 }
    connect \Y $4\mem[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8156
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12504
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7992_CMP $auto$opt_reduce.cc:134:opt_mux$12091 }
    connect \Y $4\mem[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8198
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12506
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7993_CMP $auto$opt_reduce.cc:134:opt_mux$12115 }
    connect \Y $4\mem[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8240
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12508
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7994_CMP $auto$opt_reduce.cc:134:opt_mux$12139 }
    connect \Y $4\mem[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8282
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12510
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7995_CMP $auto$opt_reduce.cc:134:opt_mux$12157 }
    connect \Y $4\mem[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8324
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12512
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7996_CMP $auto$opt_reduce.cc:134:opt_mux$12177 }
    connect \Y $4\mem[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8366
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12514
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7997_CMP $auto$opt_reduce.cc:134:opt_mux$12011 }
    connect \Y $4\mem[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8408
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12516
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7998_CMP $auto$opt_reduce.cc:134:opt_mux$12039 }
    connect \Y $4\mem[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8450
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12518
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7999_CMP $auto$opt_reduce.cc:134:opt_mux$12063 }
    connect \Y $4\mem[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8492
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12520
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8000_CMP $auto$opt_reduce.cc:134:opt_mux$12083 }
    connect \Y $4\mem[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8534
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12522
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8001_CMP $auto$opt_reduce.cc:134:opt_mux$12101 }
    connect \Y $4\mem[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8576
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12524
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8002_CMP $auto$opt_reduce.cc:134:opt_mux$12119 }
    connect \Y $4\mem[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8618
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12526
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8003_CMP $auto$opt_reduce.cc:134:opt_mux$12141 }
    connect \Y $4\mem[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8660
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12528
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8004_CMP $auto$opt_reduce.cc:134:opt_mux$12155 }
    connect \Y $4\mem[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8702
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12530
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8005_CMP $auto$opt_reduce.cc:134:opt_mux$12163 }
    connect \Y $4\mem[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8744
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12532
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8006_CMP $auto$opt_reduce.cc:134:opt_mux$12175 }
    connect \Y $4\mem[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8786
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12534
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8007_CMP $auto$opt_reduce.cc:134:opt_mux$11995 }
    connect \Y $4\mem[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8828
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12536
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8008_CMP $auto$opt_reduce.cc:134:opt_mux$11999 }
    connect \Y $4\mem[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8870
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12538
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8009_CMP $auto$opt_reduce.cc:134:opt_mux$12009 }
    connect \Y $4\mem[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8912
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12540
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8010_CMP $auto$opt_reduce.cc:134:opt_mux$12023 }
    connect \Y $4\mem[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8954
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12542
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8011_CMP $auto$opt_reduce.cc:134:opt_mux$12031 }
    connect \Y $4\mem[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8996
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12544
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8012_CMP $auto$opt_reduce.cc:134:opt_mux$12041 }
    connect \Y $4\mem[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9038
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12546
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8013_CMP $auto$opt_reduce.cc:134:opt_mux$12059 }
    connect \Y $4\mem[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9080
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12548
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8014_CMP $auto$opt_reduce.cc:134:opt_mux$12071 }
    connect \Y $4\mem[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9122
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12550
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8015_CMP $auto$opt_reduce.cc:134:opt_mux$12087 }
    connect \Y $4\mem[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9164
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12552
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8016_CMP $auto$opt_reduce.cc:134:opt_mux$12097 }
    connect \Y $4\mem[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9206
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12554
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8017_CMP $auto$opt_reduce.cc:134:opt_mux$12109 }
    connect \Y $4\mem[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9248
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12556
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8018_CMP $auto$opt_reduce.cc:134:opt_mux$12123 }
    connect \Y $4\mem[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9290
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12558
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8019_CMP $auto$opt_reduce.cc:134:opt_mux$12133 }
    connect \Y $4\mem[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$9407
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12560
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$146_DATA[31:0]$295
    connect \S $eq$cva6_processor_shim.v:66$259_Y
    connect \Y $procmux$9407_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$9409
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12562
    connect \B $procmux$9407_Y
    connect \S \instr_valid_i
    connect \Y $procmux$9409_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$9412
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12564
    connect \B $procmux$9409_Y
    connect \S \rst_ni
    connect \Y $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$144_DATA[31:0]$293
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$9416
    parameter \WIDTH 1
    connect \A $4\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:66$259_Y
    connect \Y $3\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$9425
    parameter \WIDTH 3
    connect \A $4\loadstore_fsm[2:0]
    connect \B 3'100
    connect \S $eq$cva6_processor_shim.v:66$259_Y
    connect \Y $3\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$9434
    parameter \WIDTH 1
    connect \A $4\loadstore_state[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:66$259_Y
    connect \Y $3\loadstore_state[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$9767
    parameter \WIDTH 32
    connect \A $4\loadstore_addr[31:0]
    connect \B $add$cva6_processor_shim.v:227$294_Y
    connect \S $eq$cva6_processor_shim.v:66$259_Y
    connect \Y $3\loadstore_addr[31:0]
  end
  attribute \src "cva6_processor_shim.v:100.25-100.50"
  cell $shl $shl$cva6_processor_shim.v:100$345
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337
    connect \B \instr_i [24:20]
    connect \Y $shl$cva6_processor_shim.v:100$345_Y
  end
  attribute \src "cva6_processor_shim.v:90.20-90.30"
  cell $shr $shr$cva6_processor_shim.v:90$338
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A { $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337 }
    connect \B \instr_i [24:20]
    connect \Y $auto$wreduce.cc:454:run$12205 [31:0]
  end
  attribute \src "cva6_processor_shim.v:97.32-97.57"
  cell $shr $shr$cva6_processor_shim.v:97$342
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337
    connect \B \instr_i [24:20]
    connect \Y $shr$cva6_processor_shim.v:97$342_Y
  end
  attribute \src "cva6_processor_shim.v:286.42-286.60"
  cell $sub $sub$cva6_processor_shim.v:286$379
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \store_cooldown
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:286$379_Y [0]
  end
  attribute \src "cva6_processor_shim.v:296.35-296.50"
  cell $sub $sub$cva6_processor_shim.v:296$382
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:296$382_Y [2:0]
  end
  attribute \src "cva6_processor_shim.v:316.37-316.54"
  cell $sub $sub$cva6_processor_shim.v:316$389
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \load_cooldown
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:316$389_Y [2:0]
  end
  attribute \src "cva6_processor_shim.v:102.17-107.17"
  cell $mux $ternary$cva6_processor_shim.v:102$363
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:103$362_Y
    connect \B $and$cva6_processor_shim.v:102$348_Y
    connect \S $eq$cva6_processor_shim.v:102$347_Y
    connect \Y $ternary$cva6_processor_shim.v:102$363_Y
  end
  attribute \src "cva6_processor_shim.v:103.17-107.16"
  cell $mux $ternary$cva6_processor_shim.v:103$362
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:104$361_Y
    connect \B $or$cva6_processor_shim.v:103$350_Y
    connect \S $eq$cva6_processor_shim.v:103$349_Y
    connect \Y $ternary$cva6_processor_shim.v:103$362_Y
  end
  attribute \src "cva6_processor_shim.v:104.17-107.15"
  cell $mux $ternary$cva6_processor_shim.v:104$361
    parameter \WIDTH 32
    connect \A { 31'0000000000000000000000000000000 $auto$wreduce.cc:454:run$12207 [0] }
    connect \B $xor$cva6_processor_shim.v:104$352_Y
    connect \S $eq$cva6_processor_shim.v:104$351_Y
    connect \Y $ternary$cva6_processor_shim.v:104$361_Y
  end
  attribute \src "cva6_processor_shim.v:105.33-105.80"
  cell $mux $ternary$cva6_processor_shim.v:105$355
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $lt$cva6_processor_shim.v:105$354_Y
    connect \Y $auto$wreduce.cc:454:run$12206 [0]
  end
  attribute \src "cva6_processor_shim.v:105.17-107.14"
  cell $mux $ternary$cva6_processor_shim.v:105$360
    parameter \WIDTH 1
    connect \A $ternary$cva6_processor_shim.v:106$359_Y [0]
    connect \B $auto$wreduce.cc:454:run$12206 [0]
    connect \S $eq$cva6_processor_shim.v:105$353_Y
    connect \Y $auto$wreduce.cc:454:run$12207 [0]
  end
  attribute \src "cva6_processor_shim.v:106.33-106.62"
  cell $mux $ternary$cva6_processor_shim.v:106$358
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $lt$cva6_processor_shim.v:106$357_Y
    connect \Y $auto$wreduce.cc:454:run$12208 [0]
  end
  attribute \src "cva6_processor_shim.v:106.17-106.69"
  cell $mux $ternary$cva6_processor_shim.v:106$359
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$wreduce.cc:454:run$12208 [0]
    connect \S $eq$cva6_processor_shim.v:106$356_Y
    connect \Y $ternary$cva6_processor_shim.v:106$359_Y [0]
  end
  attribute \src "cva6_processor_shim.v:96.17-107.20"
  cell $mux $ternary$cva6_processor_shim.v:96$366
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:97$365_Y
    connect \B $add$cva6_processor_shim.v:96$340_Y
    connect \S $eq$cva6_processor_shim.v:96$339_Y
    connect \Y $ternary$cva6_processor_shim.v:96$366_Y
  end
  attribute \src "cva6_processor_shim.v:97.17-107.19"
  cell $mux $ternary$cva6_processor_shim.v:97$365
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:98$364_Y
    connect \B $shr$cva6_processor_shim.v:97$342_Y
    connect \S $eq$cva6_processor_shim.v:97$341_Y
    connect \Y $ternary$cva6_processor_shim.v:97$365_Y
  end
  attribute \src "cva6_processor_shim.v:98.17-107.18"
  cell $mux $ternary$cva6_processor_shim.v:98$364
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:102$363_Y
    connect \B $ternary$cva6_processor_shim.v:99$346_Y
    connect \S $eq$cva6_processor_shim.v:98$343_Y
    connect \Y $ternary$cva6_processor_shim.v:98$364_Y
  end
  attribute \src "cva6_processor_shim.v:99.22-100.103"
  cell $mux $ternary$cva6_processor_shim.v:99$346
    parameter \WIDTH 32
    connect \A $auto$wreduce.cc:454:run$12205 [31:0]
    connect \B $shl$cva6_processor_shim.v:100$345_Y
    connect \S $eq$cva6_processor_shim.v:99$344_Y
    connect \Y $ternary$cva6_processor_shim.v:99$346_Y
  end
  attribute \src "cva6_processor_shim.v:104.33-104.52"
  cell $xor $xor$cva6_processor_shim.v:104$352
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$150_DATA[31:0]$337
    connect \Y $xor$cva6_processor_shim.v:104$352_Y
  end
  attribute \module_not_derived 1
  attribute \src "cva6_processor_shim.v:136.19-147.6"
  cell \cva6_lsu_shim \lsu_shim_i
    connect \clk_i \clk_i
    connect \instr_i \tb_io_instr_i
    connect \instr_valid_i \tb_io_instr_valid_i
    connect \is_load_i \tb_io_is_load_i
    connect \load_mem_resp_i \tb_io_load_mem_resp_i
    connect \load_req_o \de_io_load_req_o
    connect \ready_o \de_io_ready_o
    connect \rst_ni \rst_ni
    connect \store_commit_i \tb_io_store_commit_i
    connect \store_mem_resp_i \tb_io_store_mem_resp_i
  end
  connect $auto$wreduce.cc:454:run$12206 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$12207 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$12208 [31:1] 31'0000000000000000000000000000000
  connect $ternary$cva6_processor_shim.v:106$359_Y [31:1] 31'0000000000000000000000000000000
  connect \de_io_instr_i \tb_io_instr_i
  connect \de_io_instr_valid_i \tb_io_instr_valid_i
  connect \de_io_is_load_i \tb_io_is_load_i
  connect \de_io_load_mem_resp_i \tb_io_load_mem_resp_i
  connect \de_io_store_commit_i \tb_io_store_commit_i
  connect \de_io_store_mem_resp_i \tb_io_store_mem_resp_i
  connect \instr_ready_o \ready_o
  connect \mem_o { \mem[0] \mem[1] \mem[2] \mem[3] \mem[4] \mem[5] \mem[6] \mem[7] \mem[8] \mem[9] \mem[10] \mem[11] \mem[12] \mem[13] \mem[14] \mem[15] \mem[16] \mem[17] \mem[18] \mem[19] \mem[20] \mem[21] \mem[22] \mem[23] \mem[24] \mem[25] \mem[26] \mem[27] \mem[28] \mem[29] \mem[30] \mem[31] }
  connect \regfile_o { \regfile[0] \regfile[1] \regfile[2] \regfile[3] \regfile[4] \regfile[5] \regfile[6] \regfile[7] \regfile[8] \regfile[9] \regfile[10] \regfile[11] \regfile[12] \regfile[13] \regfile[14] \regfile[15] \regfile[16] \regfile[17] \regfile[18] \regfile[19] \regfile[20] \regfile[21] \regfile[22] \regfile[23] \regfile[24] \regfile[25] \regfile[26] \regfile[27] \regfile[28] \regfile[29] \regfile[30] \regfile[31] }
end
attribute \dynports 1
attribute \hdlname "\\load_store_unit"
attribute \src "load_store_unit.v:1.1-558.10"
module \load_store_unit
  parameter \ASID_WIDTH 1
  parameter \ArianeCfg 6434'00000000000000000000000000000010000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 4 $1\ariane_pkg_be_gen_32$func$load_store_unit.v:514$424.$result[3:0]$477
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 2 $1\ariane_pkg_be_gen_32$func$load_store_unit.v:514$424._sv2v_jump[1:0]$478
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 4 $2\ariane_pkg_be_gen_32$func$load_store_unit.v:514$424.$result[3:0]$479
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 2 $2\ariane_pkg_be_gen_32$func$load_store_unit.v:514$424._sv2v_jump[1:0]$480
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 4 $3\ariane_pkg_be_gen_32$func$load_store_unit.v:514$424.$result[3:0]$481
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 2 $3\ariane_pkg_be_gen_32$func$load_store_unit.v:514$424._sv2v_jump[1:0]$482
  wire width 32 $auto$async2sync.cc:140:execute$12263
  wire $auto$opt_reduce.cc:134:opt_mux$12181
  wire $auto$opt_reduce.cc:134:opt_mux$12183
  wire width 2 $auto$rtlil.cc:2817:Anyseq$12566
  wire width 4 $auto$rtlil.cc:2817:Anyseq$12568
  wire width 4 $auto$rtlil.cc:2817:Anyseq$12570
  wire width 2 $auto$rtlil.cc:2817:Anyseq$12572
  attribute \src "load_store_unit.v:497.8-497.27"
  wire $eq$load_store_unit.v:497$483_Y
  wire $procmux$2166_CMP
  wire $procmux$2167_CMP
  wire $procmux$2168_CMP
  wire $procmux$2169_CMP
  wire $procmux$2171_CMP
  wire $procmux$2188_CMP
  wire $procmux$2206_CMP
  wire width 5 $procmux$2209_CMP
  wire $procmux$2209_CTRL
  wire width 5 $procmux$2210_CMP
  wire $procmux$2210_CTRL
  wire width 16 $procmux$2211_CMP
  wire $procmux$2211_CTRL
  wire $procmux$2380_CMP
  wire $procmux$2381_CMP
  attribute \src "load_store_unit.v:106.22-106.31"
  wire width 135 output 39 \amo_req_o
  attribute \src "load_store_unit.v:107.20-107.30"
  wire width 65 input 40 \amo_resp_i
  attribute \src "load_store_unit.v:57.13-57.31"
  wire input 5 \amo_valid_commit_i
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 4 \ariane_pkg_be_gen_32$func$load_store_unit.v:514$420.$result
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 2 \ariane_pkg_extract_transfer_size$func$load_store_unit.v:514$419.$result
  attribute \src "load_store_unit.v:88.32-88.38"
  wire input 29 \asid_i
  attribute \src "load_store_unit.v:89.32-89.52"
  wire input 30 \asid_to_be_flushed_i
  attribute \src "load_store_unit.v:117.13-117.17"
  wire width 4 \be_i
  attribute \src "load_store_unit.v:53.13-53.18"
  wire input 1 \clk_i
  attribute \src "load_store_unit.v:73.13-73.21"
  wire input 17 \commit_i
  attribute \src "load_store_unit.v:74.14-74.28"
  wire output 18 \commit_ready_o
  attribute \src "load_store_unit.v:75.19-75.35"
  wire width 3 input 19 \commit_tran_id_i
  attribute \src "load_store_unit.v:98.21-98.39"
  wire width 105 input 35 \dcache_req_ports_i
  attribute \src "load_store_unit.v:103.665-103.683"
  wire width 231 output 36 \dcache_req_ports_o
  attribute \src "load_store_unit.v:104.13-104.35"
  wire input 37 \dcache_wbuffer_empty_i
  attribute \src "load_store_unit.v:105.13-105.36"
  wire input 38 \dcache_wbuffer_not_ni_i
  attribute \src "load_store_unit.v:134.7-134.15"
  wire \dtlb_hit
  attribute \src "load_store_unit.v:93.14-93.25"
  wire output 34 \dtlb_miss_o
  wire width 20 \dtlb_ppn
  attribute \src "load_store_unit.v:77.13-77.35"
  wire input 21 \en_ld_st_translation_i
  attribute \src "load_store_unit.v:76.13-76.33"
  wire input 20 \enable_translation_i
  attribute \src "load_store_unit.v:55.13-55.20"
  wire input 3 \flush_i
  attribute \src "load_store_unit.v:91.13-91.24"
  wire input 32 \flush_tlb_i
  attribute \src "load_store_unit.v:62.21-62.30"
  wire width 111 input 6 \fu_data_i
  attribute \src "load_store_unit.v:79.20-79.33"
  wire width 33 input 22 \icache_areq_i
  attribute \src "load_store_unit.v:81.21-81.34"
  wire width 100 output 23 \icache_areq_o
  attribute \src "load_store_unit.v:92.14-92.25"
  wire output 33 \itlb_miss_o
  attribute \src "load_store_unit.v:145.14-145.19"
  wire width 65 \ld_ex
  attribute \src "load_store_unit.v:138.14-138.23"
  wire width 32 \ld_result
  attribute \src "load_store_unit.v:83.19-83.35"
  wire width 2 input 25 \ld_st_priv_lvl_i
  attribute \src "load_store_unit.v:137.13-137.24"
  wire width 3 \ld_trans_id
  attribute \src "load_store_unit.v:125.7-125.25"
  attribute \unused_bits "0"
  wire \ld_translation_req
  attribute \src "load_store_unit.v:127.14-127.22"
  wire width 32 \ld_vaddr
  attribute \src "load_store_unit.v:136.7-136.15"
  wire \ld_valid
  attribute \src "load_store_unit.v:124.6-124.16"
  wire \ld_valid_i
  attribute \src "load_store_unit.v:68.21-68.37"
  wire width 65 output 12 \load_exception_o
  attribute \src "load_store_unit.v:66.21-66.34"
  wire width 32 output 10 \load_result_o
  attribute \src "load_store_unit.v:293.20-293.32"
  wire width 2 output 44 \load_state_o
  attribute \src "load_store_unit.v:65.20-65.35"
  wire width 3 output 9 \load_trans_id_o
  attribute \src "load_store_unit.v:67.14-67.26"
  wire output 11 \load_valid_o
  attribute \src "load_store_unit.v:111.14-111.22"
  wire width 85 \lsu_ctrl
  attribute \src "load_store_unit.v:63.14-63.25"
  wire output 7 \lsu_ready_o
  attribute \src "load_store_unit.v:547.14-547.23"
  wire width 85 \lsu_req_i
  attribute \src "load_store_unit.v:64.13-64.24"
  wire input 8 \lsu_valid_i
  attribute \src "load_store_unit.v:133.14-133.27"
  wire width 65 \mmu_exception
  wire width 32 \mmu_paddr
  attribute \src "load_store_unit.v:131.13-131.22"
  wire width 32 \mmu_vaddr
  attribute \src "load_store_unit.v:85.13-85.18"
  wire input 27 \mxr_i
  attribute \src "load_store_unit.v:56.14-56.29"
  wire output 4 \no_st_pending_o
  attribute \src "load_store_unit.v:116.7-116.15"
  wire \overflow
  attribute \src "load_store_unit.v:142.14-142.25"
  wire width 12 \page_offset
  attribute \src "load_store_unit.v:143.7-143.26"
  wire \page_offset_matches
  attribute \src "load_store_unit.v:109.21-109.30"
  wire width 512 input 42 \pmpaddr_i
  attribute \src "load_store_unit.v:108.21-108.29"
  wire width 128 input 41 \pmpcfg_i
  attribute \src "load_store_unit.v:113.7-113.13"
  wire \pop_ld
  attribute \src "load_store_unit.v:112.7-112.13"
  wire \pop_st
  attribute \src "load_store_unit.v:82.19-82.29"
  wire width 2 input 24 \priv_lvl_i
  attribute \src "load_store_unit.v:54.13-54.19"
  wire input 2 \rst_ni
  attribute \src "load_store_unit.v:87.20-87.30"
  wire width 22 input 28 \satp_ppn_i
  attribute \src "load_store_unit.v:146.14-146.19"
  wire width 65 \st_ex
  attribute \src "load_store_unit.v:141.14-141.23"
  wire width 32 \st_result
  attribute \src "load_store_unit.v:140.13-140.24"
  wire width 3 \st_trans_id
  attribute \src "load_store_unit.v:126.7-126.25"
  attribute \unused_bits "0"
  wire \st_translation_req
  attribute \src "load_store_unit.v:128.14-128.22"
  wire width 32 \st_vaddr
  attribute \src "load_store_unit.v:139.7-139.15"
  wire \st_valid
  attribute \src "load_store_unit.v:123.6-123.16"
  wire \st_valid_i
  attribute \src "load_store_unit.v:232.7-232.25"
  wire \store_buffer_empty
  attribute \src "load_store_unit.v:72.21-72.38"
  wire width 65 output 16 \store_exception_o
  attribute \src "load_store_unit.v:70.21-70.35"
  wire width 32 output 14 \store_result_o
  attribute \src "load_store_unit.v:294.20-294.33"
  wire width 8 output 43 \store_state_o
  attribute \src "load_store_unit.v:69.20-69.36"
  wire width 3 output 13 \store_trans_id_o
  attribute \src "load_store_unit.v:71.14-71.27"
  wire output 15 \store_valid_o
  attribute \src "load_store_unit.v:84.13-84.18"
  wire input 26 \sum_i
  attribute \src "load_store_unit.v:114.14-114.21"
  wire width 32 \vaddr_i
  attribute \src "load_store_unit.v:90.20-90.41"
  wire width 32 input 31 \vaddr_to_be_flushed_i
  attribute \src "load_store_unit.v:115.14-115.24"
  wire width 32 \vaddr_xlen
  attribute \src "load_store_unit.v:118.32-118.87"
  cell $add $add$load_store_unit.v:118$425
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \fu_data_i [34:3]
    connect \B \fu_data_i [98:67]
    connect \Y \vaddr_i
  end
  cell $mux $auto$async2sync.cc:149:execute$12264
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$12263
    connect \S \rst_ni
    connect \Y \mmu_paddr
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$2169_CMP $procmux$2168_CMP $procmux$2167_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12181
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$2169_CMP $procmux$2168_CMP $procmux$2167_CMP $procmux$2166_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12183
  end
  cell $anyseq $auto$setundef.cc:501:execute$12565
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$12566
  end
  cell $anyseq $auto$setundef.cc:501:execute$12567
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:2817:Anyseq$12568
  end
  cell $anyseq $auto$setundef.cc:501:execute$12569
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:2817:Anyseq$12570
  end
  cell $anyseq $auto$setundef.cc:501:execute$12571
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$12572
  end
  cell $anyseq $auto$setundef.cc:501:execute$12589
    parameter \WIDTH 1
    connect \Y \icache_areq_o [98]
  end
  attribute \src "load_store_unit.v:497.8-497.27"
  cell $logic_not $eq$load_store_unit.v:497$483
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $1\ariane_pkg_be_gen_32$func$load_store_unit.v:514$424._sv2v_jump[1:0]$478
    connect \Y $eq$load_store_unit.v:497$483_Y
  end
  attribute \src "load_store_unit.v:221.4-229.8"
  cell $sdff $procdff$11758
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \mmu_vaddr
    connect \Q $auto$async2sync.cc:140:execute$12263
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:497.8-497.27|load_store_unit.v:497.4-500.7"
  cell $mux $procmux$2162
    parameter \WIDTH 4
    connect \A $1\ariane_pkg_be_gen_32$func$load_store_unit.v:514$424.$result[3:0]$477
    connect \B 4'0000
    connect \S $eq$load_store_unit.v:497$483_Y
    connect \Y \ariane_pkg_be_gen_32$func$load_store_unit.v:514$420.$result
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:474.6-491.13"
  cell $mux $procmux$2165
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$12566
    connect \B 2'11
    connect \S $auto$opt_reduce.cc:134:opt_mux$12183
    connect \Y $3\ariane_pkg_be_gen_32$func$load_store_unit.v:514$424._sv2v_jump[1:0]$482
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:474.6-491.13"
  cell $eq $procmux$2166_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \vaddr_i [1:0]
    connect \B 2'11
    connect \Y $procmux$2166_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:474.6-491.13"
  cell $eq $procmux$2167_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \vaddr_i [1:0]
    connect \B 2'10
    connect \Y $procmux$2167_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:474.6-491.13"
  cell $eq $procmux$2168_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vaddr_i [1:0]
    connect \B 1'1
    connect \Y $procmux$2168_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:474.6-491.13"
  cell $logic_not $procmux$2169_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \vaddr_i [1:0]
    connect \Y $procmux$2169_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:453.4-496.11"
  cell $logic_not $procmux$2171_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \ariane_pkg_extract_transfer_size$func$load_store_unit.v:514$419.$result
    connect \Y $procmux$2171_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:474.6-491.13"
  cell $pmux $procmux$2173
    parameter \S_WIDTH 4
    parameter \WIDTH 4
    connect \A $auto$rtlil.cc:2817:Anyseq$12568
    connect \B 16'0001001001001000
    connect \S { $procmux$2169_CMP $procmux$2168_CMP $procmux$2167_CMP $procmux$2166_CMP }
    connect \Y $3\ariane_pkg_be_gen_32$func$load_store_unit.v:514$424.$result[3:0]$481
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:459.6-472.13"
  cell $mux $procmux$2183
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'11
    connect \S $auto$opt_reduce.cc:134:opt_mux$12181
    connect \Y $2\ariane_pkg_be_gen_32$func$load_store_unit.v:514$424._sv2v_jump[1:0]$480
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:453.4-496.11"
  cell $eq $procmux$2188_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ariane_pkg_extract_transfer_size$func$load_store_unit.v:514$419.$result
    connect \B 1'1
    connect \Y $procmux$2188_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:459.6-472.13"
  cell $pmux $procmux$2192
    parameter \S_WIDTH 3
    parameter \WIDTH 4
    connect \A $auto$rtlil.cc:2817:Anyseq$12570
    connect \B 12'001101101100
    connect \S { $procmux$2169_CMP $procmux$2168_CMP $procmux$2167_CMP }
    connect \Y $2\ariane_pkg_be_gen_32$func$load_store_unit.v:514$424.$result[3:0]$479
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:453.4-496.11"
  cell $pmux $procmux$2199
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A 2'11
    connect \B { $2\ariane_pkg_be_gen_32$func$load_store_unit.v:514$424._sv2v_jump[1:0]$480 $3\ariane_pkg_be_gen_32$func$load_store_unit.v:514$424._sv2v_jump[1:0]$482 }
    connect \S { $procmux$2188_CMP $procmux$2171_CMP }
    connect \Y $1\ariane_pkg_be_gen_32$func$load_store_unit.v:514$424._sv2v_jump[1:0]$478
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:453.4-496.11"
  cell $pmux $procmux$2203
    parameter \S_WIDTH 3
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B { 4'1111 $2\ariane_pkg_be_gen_32$func$load_store_unit.v:514$424.$result[3:0]$479 $3\ariane_pkg_be_gen_32$func$load_store_unit.v:514$424.$result[3:0]$481 }
    connect \S { $procmux$2206_CMP $procmux$2188_CMP $procmux$2171_CMP }
    connect \Y $1\ariane_pkg_be_gen_32$func$load_store_unit.v:514$424.$result[3:0]$477
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:453.4-496.11"
  cell $eq $procmux$2206_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \ariane_pkg_extract_transfer_size$func$load_store_unit.v:514$419.$result
    connect \B 2'10
    connect \Y $procmux$2206_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $pmux $procmux$2208
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'11
    connect \B 6'100100
    connect \S { $procmux$2211_CTRL $procmux$2210_CTRL $procmux$2209_CTRL }
    connect \Y \ariane_pkg_extract_transfer_size$func$load_store_unit.v:514$419.$result
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $reduce_or $procmux$2209_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$2209_CMP
    connect \Y $procmux$2209_CTRL
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2209_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101011
    connect \Y $procmux$2209_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2209_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101101
    connect \Y $procmux$2209_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2209_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101100
    connect \Y $procmux$2209_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2209_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 7'1010100
    connect \Y $procmux$2209_CMP [3]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2209_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 7'1011000
    connect \Y $procmux$2209_CMP [4]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $reduce_or $procmux$2210_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$2210_CMP
    connect \Y $procmux$2210_CTRL
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2210_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101000
    connect \Y $procmux$2210_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2210_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101001
    connect \Y $procmux$2210_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2210_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101010
    connect \Y $procmux$2210_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2210_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 7'1010011
    connect \Y $procmux$2210_CMP [3]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2210_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 7'1010111
    connect \Y $procmux$2210_CMP [4]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $reduce_or $procmux$2211_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A $procmux$2211_CMP
    connect \Y $procmux$2211_CTRL
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2211_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'100101
    connect \Y $procmux$2211_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2211_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'100110
    connect \Y $procmux$2211_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2211_CMP10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110101
    connect \Y $procmux$2211_CMP [10]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2211_CMP11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110110
    connect \Y $procmux$2211_CMP [11]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2211_CMP12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110111
    connect \Y $procmux$2211_CMP [12]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2211_CMP13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'111000
    connect \Y $procmux$2211_CMP [13]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2211_CMP14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'111001
    connect \Y $procmux$2211_CMP [14]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2211_CMP15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'111010
    connect \Y $procmux$2211_CMP [15]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2211_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'100111
    connect \Y $procmux$2211_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2211_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 7'1010010
    connect \Y $procmux$2211_CMP [3]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2211_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 7'1010110
    connect \Y $procmux$2211_CMP [4]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2211_CMP5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101110
    connect \Y $procmux$2211_CMP [5]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2211_CMP6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110000
    connect \Y $procmux$2211_CMP [6]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2211_CMP7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110010
    connect \Y $procmux$2211_CMP [7]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2211_CMP8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110011
    connect \Y $procmux$2211_CMP [8]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2211_CMP9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110100
    connect \Y $procmux$2211_CMP [9]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:325.3-338.10"
  cell $pmux $procmux$2379
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A 0
    connect \B { \ld_vaddr \st_vaddr }
    connect \S { $procmux$2381_CMP $procmux$2380_CMP }
    connect \Y \mmu_vaddr
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:325.3-338.10"
  cell $eq $procmux$2380_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl [14:11]
    connect \B 2'10
    connect \Y $procmux$2380_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:325.3-338.10"
  cell $eq $procmux$2381_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl [14:11]
    connect \B 1'1
    connect \Y $procmux$2381_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:325.3-338.10"
  cell $mux $procmux$2388
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \lsu_ctrl [84]
    connect \S $procmux$2381_CMP
    connect \Y \ld_valid_i
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:325.3-338.10"
  cell $mux $procmux$2391
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \lsu_ctrl [84]
    connect \S $procmux$2380_CMP
    connect \Y \st_valid_i
  end
  attribute \module_not_derived 1
  attribute \src "load_store_unit.v:264.37-291.3"
  cell $paramod$67c83b80e65efc3d4bd3ea7b23a3042e3ffb60e8\load_unit \i_load_unit
    connect \clk_i \clk_i
    connect \commit_tran_id_i \commit_tran_id_i
    connect \dcache_wbuffer_not_ni_i \dcache_wbuffer_not_ni_i
    connect \dtlb_hit_i 1'1
    connect \dtlb_ppn_i { $auto$rtlil.cc:2817:Anyseq$12572 \mmu_vaddr [31:12] }
    connect \ex_i 65'00000000000000000000000000000000000000000000000000000000000000000
    connect \ex_o \ld_ex
    connect \flush_i \flush_i
    connect \load_state_o \load_state_o
    connect \lsu_ctrl_i \lsu_ctrl
    connect \paddr_i { 2'00 \mmu_paddr }
    connect \page_offset_matches_i \page_offset_matches
    connect \page_offset_o \page_offset
    connect \pop_ld_o \pop_ld
    connect \req_port_i \dcache_req_ports_i [69:35]
    connect \req_port_o \dcache_req_ports_o [153:77]
    connect \result_o \ld_result
    connect \rst_ni \rst_ni
    connect \store_buffer_empty_i \store_buffer_empty
    connect \trans_id_o \ld_trans_id
    connect \translation_req_o \ld_translation_req
    connect \vaddr_o \ld_vaddr
    connect \valid_i \ld_valid_i
    connect \valid_o \ld_valid
  end
  attribute \module_not_derived 1
  attribute \src "load_store_unit.v:302.2-307.3"
  cell \shift_reg \i_pipe_reg_load
    connect \clk_i \clk_i
    connect \d_i { \ld_valid \ld_trans_id \ld_result \ld_ex }
    connect \d_o { \load_valid_o \load_trans_id_o \load_result_o \load_exception_o }
    connect \rst_ni \rst_ni
  end
  attribute \module_not_derived 1
  attribute \src "load_store_unit.v:314.2-319.3"
  cell \shift_reg \i_pipe_reg_store
    connect \clk_i \clk_i
    connect \d_i { \st_valid \st_trans_id \st_result \st_ex }
    connect \d_o { \store_valid_o \store_trans_id_o \store_result_o \store_exception_o }
    connect \rst_ni \rst_ni
  end
  attribute \module_not_derived 1
  attribute \src "load_store_unit.v:233.13-263.3"
  cell \store_unit \i_store_unit
    connect \amo_req_o \amo_req_o
    connect \amo_resp_i \amo_resp_i
    connect \amo_valid_commit_i \amo_valid_commit_i
    connect \clk_i \clk_i
    connect \commit_i \commit_i
    connect \commit_ready_o \commit_ready_o
    connect \dtlb_hit_i 1'1
    connect \ex_i 65'00000000000000000000000000000000000000000000000000000000000000000
    connect \ex_o \st_ex
    connect \flush_i \flush_i
    connect \lsu_ctrl_i \lsu_ctrl
    connect \no_st_pending_o \no_st_pending_o
    connect \paddr_i { 2'00 \mmu_paddr }
    connect \page_offset_i \page_offset
    connect \page_offset_matches_o \page_offset_matches
    connect \pop_st_o \pop_st
    connect \req_port_i \dcache_req_ports_i [104:70]
    connect \req_port_o \dcache_req_ports_o [230:154]
    connect \result_o \st_result
    connect \rst_ni \rst_ni
    connect \store_buffer_empty_o \store_buffer_empty
    connect \store_state_o \store_state_o
    connect \trans_id_o \st_trans_id
    connect \translation_req_o \st_translation_req
    connect \vaddr_o \st_vaddr
    connect \valid_i \st_valid_i
    connect \valid_o \st_valid
  end
  attribute \module_not_derived 1
  attribute \src "load_store_unit.v:549.13-557.3"
  cell \lsu_bypass \lsu_bypass_i
    connect \clk_i \clk_i
    connect \flush_i \flush_i
    connect \lsu_ctrl_o \lsu_ctrl
    connect \lsu_req_i { \lsu_valid_i \vaddr_i 1'0 \fu_data_i [66:35] \ariane_pkg_be_gen_32$func$load_store_unit.v:514$420.$result \fu_data_i [110:99] \fu_data_i [2:0] }
    connect \lsu_req_valid_i \lsu_valid_i
    connect \pop_ld_i \pop_ld
    connect \pop_st_i \pop_st
    connect \ready_o \lsu_ready_o
    connect \rst_ni \rst_ni
  end
  connect \be_i \ariane_pkg_be_gen_32$func$load_store_unit.v:514$420.$result
  connect { \dcache_req_ports_o [76:11] \dcache_req_ports_o [9:0] } 76'0000000000000000000000000000000000000000000000000000000000000000000011111100
  connect \dtlb_hit 1'1
  connect \dtlb_miss_o 1'0
  connect \dtlb_ppn \mmu_vaddr [31:12]
  connect { \icache_areq_o [99] \icache_areq_o [97:0] } { \icache_areq_i [32] \icache_areq_i 65'00000000000000000000000000000000000000000000000000000000000000000 }
  connect \itlb_miss_o 1'0
  connect \lsu_req_i { \lsu_valid_i \vaddr_i 1'0 \fu_data_i [66:35] \ariane_pkg_be_gen_32$func$load_store_unit.v:514$420.$result \fu_data_i [110:99] \fu_data_i [2:0] }
  connect \mmu_exception 65'00000000000000000000000000000000000000000000000000000000000000000
  connect \overflow 1'0
  connect \vaddr_xlen \vaddr_i
end
attribute \hdlname "\\lsu_bypass"
attribute \src "lsu_bypass.v:1.1-92.10"
module \lsu_bypass
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire width 170 $1\mem_n[169:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire $1\read_pointer[0:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire width 2 $1\status_cnt[1:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire $1\write_pointer[0:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire width 170 $2\mem_n[169:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire $2\read_pointer[0:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire width 2 $2\status_cnt[1:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire width 170 $3\mem_n[169:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire width 2 $3\status_cnt[1:0]
  wire width 9 $add$lsu_bypass.v:0$503_Y
  wire width 9 $add$lsu_bypass.v:0$543_Y
  wire $add$lsu_bypass.v:48$512_Y
  attribute \src "lsu_bypass.v:49.17-49.31"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$lsu_bypass.v:49$513_Y
  wire width 9 $add$lsu_bypass.v:52$517_Y
  wire $add$lsu_bypass.v:53$525_Y
  attribute \src "lsu_bypass.v:58.19-58.35"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$lsu_bypass.v:58$538_Y
  wire width 85 $and$lsu_bypass.v:0$505_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $and$lsu_bypass.v:0$510_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $and$lsu_bypass.v:0$523_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $and$lsu_bypass.v:0$536_Y
  wire width 170 $auto$async2sync.cc:140:execute$12265
  wire $auto$async2sync.cc:140:execute$12267
  wire $auto$async2sync.cc:140:execute$12269
  wire width 2 $auto$async2sync.cc:140:execute$12271
  wire $auto$opt_dff.cc:276:combine_resets$13296
  wire $auto$opt_dff.cc:276:combine_resets$13311
  wire $auto$rtlil.cc:2127:Not$13295
  attribute \src "lsu_bypass.v:47.10-47.30"
  wire width 32 $auto$wreduce.cc:454:run$12217
  attribute \src "lsu_bypass.v:52.11-52.30"
  wire width 32 $auto$wreduce.cc:454:run$12218
  attribute \src "lsu_bypass.v:61.7-61.27"
  wire $logic_and$lsu_bypass.v:61$540_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $not$lsu_bypass.v:0$509_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $not$lsu_bypass.v:0$522_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $or$lsu_bypass.v:0$511_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $or$lsu_bypass.v:0$524_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $or$lsu_bypass.v:0$537_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 85 $shiftx$lsu_bypass.v:0$544_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $shl$lsu_bypass.v:0$504_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $shl$lsu_bypass.v:0$508_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $shl$lsu_bypass.v:0$518_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $shl$lsu_bypass.v:0$521_Y
  attribute \src "lsu_bypass.v:54.17-54.31"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$lsu_bypass.v:54$526_Y
  attribute \src "lsu_bypass.v:59.17-59.31"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$lsu_bypass.v:59$539_Y
  attribute \src "lsu_bypass.v:12.13-12.18"
  wire input 1 \clk_i
  attribute \src "lsu_bypass.v:34.7-34.12"
  wire \empty
  attribute \src "lsu_bypass.v:14.13-14.20"
  wire input 3 \flush_i
  attribute \src "lsu_bypass.v:24.20-24.30"
  wire width 85 output 8 \lsu_ctrl_o
  attribute \src "lsu_bypass.v:20.20-20.29"
  wire width 85 input 4 \lsu_req_i
  attribute \src "lsu_bypass.v:21.13-21.28"
  wire input 5 \lsu_req_valid_i
  attribute \src "lsu_bypass.v:27.14-27.19"
  wire width 170 \mem_q
  attribute \src "lsu_bypass.v:22.13-22.21"
  wire input 6 \pop_ld_i
  attribute \src "lsu_bypass.v:23.13-23.21"
  wire input 7 \pop_st_i
  attribute \src "lsu_bypass.v:29.6-29.20"
  wire \read_pointer_q
  attribute \src "lsu_bypass.v:25.14-25.21"
  wire output 9 \ready_o
  attribute \src "lsu_bypass.v:13.13-13.19"
  wire input 2 \rst_ni
  attribute \src "lsu_bypass.v:33.12-33.24"
  wire width 2 \status_cnt_q
  attribute \src "lsu_bypass.v:31.6-31.21"
  wire \write_pointer_q
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $add $add$lsu_bypass.v:0$503
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A $auto$wreduce.cc:454:run$12217 [7:0]
    connect \B 1'0
    connect \Y $add$lsu_bypass.v:0$503_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $add $add$lsu_bypass.v:0$543
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A $auto$wreduce.cc:454:run$12218 [7:0]
    connect \B 1'0
    connect \Y $add$lsu_bypass.v:0$543_Y
  end
  attribute \src "lsu_bypass.v:48.20-48.37"
  cell $add $add$lsu_bypass.v:48$512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \write_pointer_q
    connect \B 1'1
    connect \Y $add$lsu_bypass.v:48$512_Y
  end
  attribute \src "lsu_bypass.v:49.17-49.31"
  cell $add $add$lsu_bypass.v:49$513
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \status_cnt_q
    connect \B 1'1
    connect \Y $add$lsu_bypass.v:49$513_Y [1:0]
  end
  attribute \src "lsu_bypass.v:52.10-52.36"
  cell $add $add$lsu_bypass.v:52$517
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A $auto$wreduce.cc:454:run$12218 [7:0]
    connect \B 7'1010100
    connect \Y $add$lsu_bypass.v:52$517_Y
  end
  attribute \src "lsu_bypass.v:53.19-53.35"
  cell $add $add$lsu_bypass.v:53$525
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \read_pointer_q
    connect \B 1'1
    connect \Y $add$lsu_bypass.v:53$525_Y
  end
  attribute \src "lsu_bypass.v:58.19-58.35"
  cell $add $add$lsu_bypass.v:58$538
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $1\read_pointer[0:0]
    connect \B 1'1
    connect \Y $add$lsu_bypass.v:58$538_Y [0]
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $and $and$lsu_bypass.v:0$505
    parameter \A_SIGNED 0
    parameter \A_WIDTH 85
    parameter \B_SIGNED 0
    parameter \B_WIDTH 85
    parameter \Y_WIDTH 85
    connect \A 85'1111111111111111111111111111111111111111111111111111111111111111111111111111111111111
    connect \B \lsu_req_i
    connect \Y $and$lsu_bypass.v:0$505_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $and $and$lsu_bypass.v:0$510
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 0
    parameter \B_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A \mem_q
    connect \B $not$lsu_bypass.v:0$509_Y
    connect \Y $and$lsu_bypass.v:0$510_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $and $and$lsu_bypass.v:0$523
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 0
    parameter \B_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $1\mem_n[169:0]
    connect \B $not$lsu_bypass.v:0$522_Y
    connect \Y $and$lsu_bypass.v:0$523_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $and $and$lsu_bypass.v:0$536
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 0
    parameter \B_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $2\mem_n[169:0]
    connect \B $not$lsu_bypass.v:0$522_Y
    connect \Y $and$lsu_bypass.v:0$536_Y
  end
  cell $mux $auto$async2sync.cc:149:execute$12266
    parameter \WIDTH 170
    connect \A 170'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \B $auto$async2sync.cc:140:execute$12265
    connect \S \rst_ni
    connect \Y \mem_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12268
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$12267
    connect \S \rst_ni
    connect \Y \read_pointer_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12270
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$12269
    connect \S \rst_ni
    connect \Y \write_pointer_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12272
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12271
    connect \S \rst_ni
    connect \Y \status_cnt_q
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$13294
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$13295
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$13297
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \flush_i $auto$rtlil.cc:2127:Not$13295 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$13296
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$13312
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$lsu_bypass.v:61$540_Y \flush_i $auto$rtlil.cc:2127:Not$13295 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$13311
  end
  attribute \src "lsu_bypass.v:79.2-91.6"
  cell $sdff $auto$opt_dff.cc:702:run$13298
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $3\status_cnt[1:0]
    connect \Q $auto$async2sync.cc:140:execute$12271
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13296
  end
  attribute \src "lsu_bypass.v:79.2-91.6"
  cell $sdff $auto$opt_dff.cc:702:run$13303
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $1\write_pointer[0:0]
    connect \Q $auto$async2sync.cc:140:execute$12269
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13296
  end
  attribute \src "lsu_bypass.v:79.2-91.6"
  cell $sdff $auto$opt_dff.cc:702:run$13308
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\read_pointer[0:0]
    connect \Q $auto$async2sync.cc:140:execute$12267
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13296
  end
  attribute \src "lsu_bypass.v:79.2-91.6"
  cell $sdff $auto$opt_dff.cc:702:run$13313
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 170'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 170
    connect \CLK \clk_i
    connect \D $3\mem_n[169:0]
    connect \Q $auto$async2sync.cc:140:execute$12265
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13311
  end
  attribute \src "lsu_bypass.v:35.17-35.34"
  cell $logic_not $eq$lsu_bypass.v:35$492
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \status_cnt_q
    connect \Y \ready_o
  end
  attribute \src "lsu_bypass.v:61.7-61.27"
  cell $logic_and $logic_and$lsu_bypass.v:61$540
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pop_st_i
    connect \B \pop_ld_i
    connect \Y $logic_and$lsu_bypass.v:61$540_Y
  end
  attribute \src "lsu_bypass.v:47.10-47.30"
  cell $mul $mul$lsu_bypass.v:47$502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \write_pointer_q
    connect \B 7'1010101
    connect \Y $auto$wreduce.cc:454:run$12217 [7:0]
  end
  attribute \src "lsu_bypass.v:52.11-52.30"
  cell $mul $mul$lsu_bypass.v:52$516
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \read_pointer_q
    connect \B 7'1010101
    connect \Y $auto$wreduce.cc:454:run$12218 [7:0]
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $not $not$lsu_bypass.v:0$509
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $shl$lsu_bypass.v:0$504_Y
    connect \Y $not$lsu_bypass.v:0$509_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $not $not$lsu_bypass.v:0$522
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $shl$lsu_bypass.v:0$518_Y
    connect \Y $not$lsu_bypass.v:0$522_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $or $or$lsu_bypass.v:0$511
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 0
    parameter \B_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $and$lsu_bypass.v:0$510_Y
    connect \B $shl$lsu_bypass.v:0$508_Y
    connect \Y $or$lsu_bypass.v:0$511_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $or $or$lsu_bypass.v:0$524
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 0
    parameter \B_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $and$lsu_bypass.v:0$523_Y
    connect \B $shl$lsu_bypass.v:0$521_Y
    connect \Y $or$lsu_bypass.v:0$524_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $or $or$lsu_bypass.v:0$537
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 0
    parameter \B_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $and$lsu_bypass.v:0$536_Y
    connect \B $shl$lsu_bypass.v:0$521_Y
    connect \Y $or$lsu_bypass.v:0$537_Y
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:74.7-74.12|lsu_bypass.v:74.3-77.48"
  cell $mux $procmux$2096
    parameter \WIDTH 85
    connect \A $shiftx$lsu_bypass.v:0$544_Y
    connect \B \lsu_req_i
    connect \S \ready_o
    connect \Y \lsu_ctrl_o
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:56.7-56.15|lsu_bypass.v:56.3-60.6"
  cell $mux $procmux$2114
    parameter \WIDTH 2
    connect \A $2\status_cnt[1:0]
    connect \B $sub$lsu_bypass.v:59$539_Y [1:0]
    connect \S \pop_st_i
    connect \Y $3\status_cnt[1:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:56.7-56.15|lsu_bypass.v:56.3-60.6"
  cell $mux $procmux$2117
    parameter \WIDTH 1
    connect \A $1\read_pointer[0:0]
    connect \B $add$lsu_bypass.v:58$538_Y [0]
    connect \S \pop_st_i
    connect \Y $2\read_pointer[0:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:56.7-56.15|lsu_bypass.v:56.3-60.6"
  cell $mux $procmux$2120
    parameter \WIDTH 170
    connect \A $2\mem_n[169:0]
    connect \B $or$lsu_bypass.v:0$537_Y
    connect \S \pop_st_i
    connect \Y $3\mem_n[169:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:51.7-51.15|lsu_bypass.v:51.3-55.6"
  cell $mux $procmux$2129
    parameter \WIDTH 2
    connect \A $1\status_cnt[1:0]
    connect \B $sub$lsu_bypass.v:54$526_Y [1:0]
    connect \S \pop_ld_i
    connect \Y $2\status_cnt[1:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:51.7-51.15|lsu_bypass.v:51.3-55.6"
  cell $mux $procmux$2132
    parameter \WIDTH 1
    connect \A \read_pointer_q
    connect \B $add$lsu_bypass.v:53$525_Y
    connect \S \pop_ld_i
    connect \Y $1\read_pointer[0:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:51.7-51.15|lsu_bypass.v:51.3-55.6"
  cell $mux $procmux$2135
    parameter \WIDTH 170
    connect \A $1\mem_n[169:0]
    connect \B $or$lsu_bypass.v:0$524_Y
    connect \S \pop_ld_i
    connect \Y $2\mem_n[169:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:46.7-46.22|lsu_bypass.v:46.3-50.6"
  cell $mux $procmux$2144
    parameter \WIDTH 2
    connect \A \status_cnt_q
    connect \B $add$lsu_bypass.v:49$513_Y [1:0]
    connect \S \lsu_req_valid_i
    connect \Y $1\status_cnt[1:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:46.7-46.22|lsu_bypass.v:46.3-50.6"
  cell $mux $procmux$2147
    parameter \WIDTH 1
    connect \A \write_pointer_q
    connect \B $add$lsu_bypass.v:48$512_Y
    connect \S \lsu_req_valid_i
    connect \Y $1\write_pointer[0:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:46.7-46.22|lsu_bypass.v:46.3-50.6"
  cell $mux $procmux$2150
    parameter \WIDTH 170
    connect \A \mem_q
    connect \B $or$lsu_bypass.v:0$511_Y
    connect \S \lsu_req_valid_i
    connect \Y $1\mem_n[169:0]
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $shiftx $shiftx$lsu_bypass.v:0$544
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 1
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 85
    connect \A \mem_q
    connect \B { 1'0 $add$lsu_bypass.v:0$543_Y }
    connect \Y $shiftx$lsu_bypass.v:0$544_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $shl $shl$lsu_bypass.v:0$504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 85
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 170
    connect \A 85'1111111111111111111111111111111111111111111111111111111111111111111111111111111111111
    connect \B $add$lsu_bypass.v:0$503_Y
    connect \Y $shl$lsu_bypass.v:0$504_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $shl $shl$lsu_bypass.v:0$508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 85
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 170
    connect \A $and$lsu_bypass.v:0$505_Y
    connect \B $add$lsu_bypass.v:0$503_Y
    connect \Y $shl$lsu_bypass.v:0$508_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $shl $shl$lsu_bypass.v:0$518
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 170
    connect \A 1'1
    connect \B $add$lsu_bypass.v:52$517_Y
    connect \Y $shl$lsu_bypass.v:0$518_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $shl $shl$lsu_bypass.v:0$521
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 170
    connect \A 1'0
    connect \B $add$lsu_bypass.v:52$517_Y
    connect \Y $shl$lsu_bypass.v:0$521_Y
  end
  attribute \src "lsu_bypass.v:54.17-54.31"
  cell $sub $sub$lsu_bypass.v:54$526
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A $1\status_cnt[1:0]
    connect \B 1'1
    connect \Y $sub$lsu_bypass.v:54$526_Y [1:0]
  end
  attribute \src "lsu_bypass.v:59.17-59.31"
  cell $sub $sub$lsu_bypass.v:59$539
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A $2\status_cnt[1:0]
    connect \B 1'1
    connect \Y $sub$lsu_bypass.v:59$539_Y [1:0]
  end
  connect $auto$wreduce.cc:454:run$12217 [31:8] 24'000000000000000000000000
  connect $auto$wreduce.cc:454:run$12218 [31:8] 24'000000000000000000000000
  connect \empty \ready_o
end
attribute \hdlname "\\shift_reg"
attribute \src "shift_reg.v:1.1-39.10"
module \shift_reg
  parameter \Depth 1
  wire width 101 $auto$async2sync.cc:140:execute$12273
  attribute \src "shift_reg.v:8.13-8.18"
  wire input 1 \clk_i
  attribute \src "shift_reg.v:10.21-10.24"
  wire width 101 input 3 \d_i
  attribute \src "shift_reg.v:11.21-11.24"
  wire width 101 output 4 \d_o
  attribute \src "shift_reg.v:9.13-9.19"
  wire input 2 \rst_ni
  cell $mux $auto$async2sync.cc:149:execute$12274
    parameter \WIDTH 101
    connect \A 101'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \B $auto$async2sync.cc:140:execute$12273
    connect \S \rst_ni
    connect \Y \d_o
  end
  attribute \src "shift_reg.v:19.4-23.17"
  cell $sdff $procdff$11752
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 101'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 101
    connect \CLK \clk_i
    connect \D \d_i
    connect \Q $auto$async2sync.cc:140:execute$12273
    connect \SRST \rst_ni
  end
end
attribute \dynports 1
attribute \hdlname "\\store_buffer"
attribute \src "store_buffer.v:1.1-248.10"
module \store_buffer
  attribute \src "store_buffer.v:166.2-215.5"
  wire $10\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $11\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $11\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $12\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $12\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $13\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $13\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $14\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $14\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $15\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $15\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $16\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $16\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $17\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $17\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $18\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $18\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $19\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $19\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:142.2-165.5"
  wire width 292 $1\commit_queue_n[291:0]
  wire width 3 $1\core_if.speculative_status_cnt[4:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $1\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:85.2-117.5"
  wire width 292 $1\speculative_queue_n[291:0]
  attribute \src "store_buffer.v:85.2-117.5"
  wire width 2 $1\speculative_write_pointer_n[1:0]
  wire width 3 $1\store_if.commit_status_cnt[4:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $1\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:142.2-165.5"
  wire width 292 $2\commit_queue_n[291:0]
  attribute \src "store_buffer.v:142.2-165.5"
  wire width 2 $2\commit_read_pointer_n[1:0]
  attribute \src "store_buffer.v:85.2-117.5"
  wire width 292 $2\speculative_queue_n[291:0]
  wire width 3 $2\store_if.commit_status_cnt[4:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $3\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $3\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $4\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $4\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $5\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $5\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $6\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $6\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $7\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $7\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $8\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $8\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $9\sv2v_autoblock_2._sv2v_jump[1:0]
  wire width 11 $add$store_buffer.v:0$721_Y
  wire width 11 $add$store_buffer.v:0$735_Y
  wire width 11 $add$store_buffer.v:0$749_Y
  wire width 11 $add$store_buffer.v:0$763_Y
  wire width 11 $add$store_buffer.v:0$804_Y
  wire width 11 $add$store_buffer.v:0$810_Y
  wire width 11 $add$store_buffer.v:0$816_Y
  wire width 11 $add$store_buffer.v:0$822_Y
  wire width 11 $add$store_buffer.v:0$828_Y
  wire width 11 $add$store_buffer.v:0$861_Y
  wire width 11 $add$store_buffer.v:0$865_Y
  wire width 3 $add$store_buffer.v:100$785_Y
  wire width 10 $add$store_buffer.v:103$789_Y
  attribute \src "store_buffer.v:104.33-104.66"
  wire width 2 $add$store_buffer.v:104$797_Y
  attribute \src "store_buffer.v:128.41-128.333"
  wire width 32 $add$store_buffer.v:128$803_Y
  attribute \src "store_buffer.v:131.41-131.673"
  wire width 32 $add$store_buffer.v:131$809_Y
  attribute \src "store_buffer.v:134.41-134.74"
  wire width 32 $add$store_buffer.v:134$815_Y
  attribute \src "store_buffer.v:137.41-137.73"
  wire width 32 $add$store_buffer.v:137$821_Y
  wire width 10 $add$store_buffer.v:140$827_Y
  wire width 10 $add$store_buffer.v:151$840_Y
  attribute \src "store_buffer.v:155.29-155.57"
  wire width 2 $add$store_buffer.v:155$855_Y
  wire width 10 $add$store_buffer.v:160$860_Y
  attribute \src "store_buffer.v:161.29-161.58"
  wire width 2 $add$store_buffer.v:161$875_Y
  wire width 3 $add$store_buffer.v:162$876_Y
  wire width 10 $add$store_buffer.v:94$720_Y
  wire width 10 $add$store_buffer.v:95$734_Y
  wire width 10 $add$store_buffer.v:96$748_Y
  wire width 10 $add$store_buffer.v:97$762_Y
  wire width 10 $add$store_buffer.v:98$776_Y
  attribute \src "store_buffer.v:99.34-99.68"
  wire width 2 $add$store_buffer.v:99$784_Y
  wire width 34 $and$store_buffer.v:0$724_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$731_Y
  wire width 32 $and$store_buffer.v:0$738_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$745_Y
  wire width 4 $and$store_buffer.v:0$752_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$759_Y
  wire width 2 $and$store_buffer.v:0$766_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$773_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$782_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$795_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$853_Y
  wire width 73 $and$store_buffer.v:0$867_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$873_Y
  wire width 292 $auto$async2sync.cc:140:execute$12275
  wire width 3 $auto$async2sync.cc:140:execute$12277
  wire width 2 $auto$async2sync.cc:140:execute$12279
  wire width 2 $auto$async2sync.cc:140:execute$12281
  wire width 292 $auto$async2sync.cc:140:execute$12283
  wire width 3 $auto$async2sync.cc:140:execute$12285
  wire width 2 $auto$async2sync.cc:140:execute$12287
  wire width 2 $auto$async2sync.cc:140:execute$12289
  wire $auto$opt_dff.cc:276:combine_resets$13316
  wire $auto$rtlil.cc:2127:Not$11656
  wire $auto$rtlil.cc:2127:Not$13315
  wire $auto$rtlil.cc:2817:Anyseq$12592
  wire width 2 $auto$rtlil.cc:2817:Anyseq$12594
  attribute \src "store_buffer.v:160.24-160.51"
  wire width 32 $auto$wreduce.cc:454:run$12249
  attribute \src "store_buffer.v:94.25-94.57"
  wire width 32 $auto$wreduce.cc:454:run$12250
  attribute \src "store_buffer.v:156.25-156.46"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$12251
  attribute \src "store_buffer.v:178.13-178.68"
  wire $eq$store_buffer.v:178$879_Y
  attribute \src "store_buffer.v:178.13-178.68"
  wire $eq$store_buffer.v:178$882_Y
  attribute \src "store_buffer.v:178.13-178.68"
  wire $eq$store_buffer.v:178$885_Y
  attribute \src "store_buffer.v:178.13-178.68"
  wire $eq$store_buffer.v:178$888_Y
  attribute \src "store_buffer.v:198.14-198.74"
  wire $eq$store_buffer.v:198$895_Y
  attribute \src "store_buffer.v:198.14-198.74"
  wire $eq$store_buffer.v:198$898_Y
  attribute \src "store_buffer.v:198.14-198.74"
  wire $eq$store_buffer.v:198$901_Y
  attribute \src "store_buffer.v:198.14-198.74"
  wire $eq$store_buffer.v:198$904_Y
  attribute \src "store_buffer.v:210.9-210.28"
  wire $eq$store_buffer.v:210$909_Y
  attribute \src "store_buffer.v:211.11-211.47"
  wire $eq$store_buffer.v:211$910_Y
  attribute \src "store_buffer.v:74.33-74.62"
  wire $eq$store_buffer.v:74$688_Y
  attribute \src "store_buffer.v:178.12-178.101"
  wire $logic_and$store_buffer.v:178$880_Y
  attribute \src "store_buffer.v:178.12-178.101"
  wire $logic_and$store_buffer.v:178$883_Y
  attribute \src "store_buffer.v:178.12-178.101"
  wire $logic_and$store_buffer.v:178$886_Y
  attribute \src "store_buffer.v:178.12-178.101"
  wire $logic_and$store_buffer.v:178$889_Y
  attribute \src "store_buffer.v:198.13-198.112"
  wire $logic_and$store_buffer.v:198$896_Y
  attribute \src "store_buffer.v:198.13-198.112"
  wire $logic_and$store_buffer.v:198$899_Y
  attribute \src "store_buffer.v:198.13-198.112"
  wire $logic_and$store_buffer.v:198$902_Y
  attribute \src "store_buffer.v:198.13-198.112"
  wire $logic_and$store_buffer.v:198$905_Y
  attribute \src "store_buffer.v:211.10-211.73"
  wire $logic_and$store_buffer.v:211$911_Y
  attribute \src "store_buffer.v:176.11-176.29"
  wire $lt$store_buffer.v:176$881_Y
  attribute \src "store_buffer.v:176.11-176.29"
  wire $lt$store_buffer.v:176$884_Y
  attribute \src "store_buffer.v:176.11-176.29"
  wire $lt$store_buffer.v:176$887_Y
  attribute \src "store_buffer.v:196.12-196.30"
  wire $lt$store_buffer.v:196$894_Y
  attribute \src "store_buffer.v:196.12-196.30"
  wire $lt$store_buffer.v:196$897_Y
  attribute \src "store_buffer.v:196.12-196.30"
  wire $lt$store_buffer.v:196$900_Y
  attribute \src "store_buffer.v:196.12-196.30"
  wire $lt$store_buffer.v:196$903_Y
  attribute \src "store_buffer.v:88.14-88.42"
  wire $lt$store_buffer.v:88$707_Y
  attribute \src "store_buffer.v:103.25-103.56"
  wire width 32 $mul$store_buffer.v:103$788_Y
  attribute \src "store_buffer.v:128.42-128.68"
  wire width 32 $mul$store_buffer.v:128$802_Y
  attribute \src "store_buffer.v:186.10-186.29"
  wire $ne$store_buffer.v:186$892_Y
  attribute \src "store_buffer.v:206.11-206.30"
  wire $ne$store_buffer.v:206$908_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$730_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$744_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$758_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$772_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$781_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$794_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$852_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$872_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$732_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$746_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$760_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$774_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$783_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$796_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$854_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$874_Y
  wire $procmux$1083_Y
  wire $procmux$1209_CMP
  wire width 2 $procmux$933_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 73 $shiftx$store_buffer.v:0$866_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$723_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$729_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$737_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$743_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$751_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$757_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$765_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$771_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$777_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$790_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$793_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$848_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$851_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$862_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$871_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$722_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$736_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$750_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$764_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$805_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$811_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$817_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$823_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$829_Y
  attribute \src "store_buffer.v:105.29-105.55"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$store_buffer.v:105$798_Y
  attribute \src "store_buffer.v:44.19-44.23"
  wire width 4 input 15 \be_i
  attribute \src "store_buffer.v:27.13-27.18"
  wire input 1 \clk_i
  attribute \src "store_buffer.v:34.13-34.21"
  wire input 8 \commit_i
  attribute \src "store_buffer.v:60.14-60.28"
  wire width 292 \commit_queue_n
  attribute \src "store_buffer.v:61.14-61.28"
  wire width 292 \commit_queue_q
  attribute \src "store_buffer.v:70.12-70.33"
  wire width 2 \commit_read_pointer_n
  attribute \src "store_buffer.v:71.12-71.33"
  wire width 2 \commit_read_pointer_q
  attribute \src "store_buffer.v:35.13-35.27"
  wire output 9 \commit_ready_o
  attribute \src "store_buffer.v:64.12-64.31"
  wire width 3 \commit_status_cnt_n
  attribute \src "store_buffer.v:65.12-65.31"
  wire width 3 \commit_status_cnt_q
  attribute \src "store_buffer.v:72.12-72.34"
  wire width 2 \commit_write_pointer_n
  attribute \src "store_buffer.v:73.12-73.34"
  wire width 2 \commit_write_pointer_q
  wire width 3 \core_if.speculative_status_cnt
  attribute \src "store_buffer.v:43.20-43.26"
  wire width 32 input 14 \data_i
  attribute \src "store_buffer.v:45.19-45.30"
  wire width 2 input 16 \data_size_i
  attribute \src "store_buffer.v:29.13-29.20"
  wire input 3 \flush_i
  attribute \src "store_buffer.v:30.13-30.28"
  wire output 4 \no_st_pending_o
  attribute \src "store_buffer.v:42.20-42.27"
  wire width 34 input 13 \paddr_i
  attribute \src "store_buffer.v:32.20-32.33"
  wire width 12 input 6 \page_offset_i
  attribute \src "store_buffer.v:33.13-33.34"
  wire output 7 \page_offset_matches_o
  attribute \src "store_buffer.v:36.13-36.20"
  wire output 10 \ready_o
  attribute \src "store_buffer.v:50.20-50.30"
  wire width 35 input 17 \req_port_i
  attribute \src "store_buffer.v:55.131-55.141"
  wire width 77 output 18 \req_port_o
  attribute \src "store_buffer.v:28.13-28.19"
  wire input 2 \rst_ni
  attribute \src "store_buffer.v:57.14-57.33"
  attribute \unused_bits "0 73 146 219"
  wire width 292 \speculative_queue_n
  attribute \src "store_buffer.v:58.14-58.33"
  wire width 292 \speculative_queue_q
  attribute \src "store_buffer.v:66.12-66.38"
  wire width 2 \speculative_read_pointer_n
  attribute \src "store_buffer.v:67.12-67.38"
  wire width 2 \speculative_read_pointer_q
  attribute \src "store_buffer.v:63.12-63.36"
  wire width 3 \speculative_status_cnt_q
  attribute \src "store_buffer.v:68.12-68.39"
  wire width 2 \speculative_write_pointer_n
  attribute \src "store_buffer.v:69.12-69.39"
  wire width 2 \speculative_write_pointer_q
  attribute \src "store_buffer.v:76.20-76.29"
  wire width 2 output 19 \state_q_0
  attribute \src "store_buffer.v:78.20-78.29"
  wire width 2 output 20 \state_q_1
  attribute \src "store_buffer.v:80.20-80.29"
  wire width 2 output 21 \state_q_2
  attribute \src "store_buffer.v:82.20-82.29"
  wire width 2 output 22 \state_q_3
  attribute \src "store_buffer.v:31.14-31.34"
  wire output 5 \store_buffer_empty_o
  attribute \src "store_buffer.v:143.35-143.52"
  attribute \unused_bits "3 4"
  wire width 5 \store_if.commit_status_cnt
  attribute \src "store_buffer.v:139.13-139.27"
  wire width 2 offset 1 \sv2v_tmp_51F0D
  attribute \src "store_buffer.v:133.14-133.28"
  wire width 32 offset 1 \sv2v_tmp_6B7F3
  attribute \src "store_buffer.v:130.130-130.144"
  wire width 22 offset 1 \sv2v_tmp_71805
  attribute \src "store_buffer.v:121.13-121.27"
  wire offset 1 \sv2v_tmp_80AC7
  attribute \src "store_buffer.v:136.13-136.27"
  wire width 4 offset 1 \sv2v_tmp_8DCF7
  attribute \src "store_buffer.v:127.352-127.366"
  wire width 12 offset 1 \sv2v_tmp_9099D
  attribute \src "store_buffer.v:118.13-118.27"
  wire offset 1 \sv2v_tmp_A682E
  attribute \src "store_buffer.v:124.13-124.27"
  wire offset 1 \sv2v_tmp_F170F
  attribute \src "store_buffer.v:37.13-37.20"
  wire input 11 \valid_i
  attribute \src "store_buffer.v:38.13-38.34"
  wire input 12 \valid_without_flush_i
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$721
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:94$720_Y
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$721_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$735
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:95$734_Y
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$735_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$749
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:96$748_Y
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$749_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$763
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:97$762_Y
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$763_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$804
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:128$803_Y [9:0]
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$804_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$810
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:131$809_Y [9:0]
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$810_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$816
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:134$815_Y [9:0]
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$816_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$822
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:137$821_Y [9:0]
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$822_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$828
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:140$827_Y
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$828_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$861
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:160$860_Y
    connect \B 1'0
    connect \Y $add$store_buffer.v:0$861_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$865
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:103$789_Y
    connect \B 1'0
    connect \Y $add$store_buffer.v:0$865_Y
  end
  attribute \src "store_buffer.v:100.29-100.55"
  cell $add $add$store_buffer.v:100$785
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \speculative_status_cnt_q
    connect \B 1'1
    connect \Y $add$store_buffer.v:100$785_Y
  end
  attribute \src "store_buffer.v:104.33-104.66"
  cell $add $add$store_buffer.v:104$797
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \speculative_read_pointer_q
    connect \B 1'1
    connect \Y $add$store_buffer.v:104$797_Y
  end
  attribute \src "store_buffer.v:128.41-128.333"
  cell $add $add$store_buffer.v:128$803
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$802_Y [8:0]
    connect \B 6'110010
    connect \Y $add$store_buffer.v:128$803_Y [9:0]
  end
  attribute \src "store_buffer.v:131.41-131.673"
  cell $add $add$store_buffer.v:131$809
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$802_Y [8:0]
    connect \B 7'1001000
    connect \Y $add$store_buffer.v:131$809_Y [9:0]
  end
  attribute \src "store_buffer.v:134.41-134.74"
  cell $add $add$store_buffer.v:134$815
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$802_Y [8:0]
    connect \B 6'100110
    connect \Y $add$store_buffer.v:134$815_Y [9:0]
  end
  attribute \src "store_buffer.v:137.41-137.73"
  cell $add $add$store_buffer.v:137$821
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$802_Y [8:0]
    connect \B 3'110
    connect \Y $add$store_buffer.v:137$821_Y [9:0]
  end
  attribute \src "store_buffer.v:140.41-140.73"
  cell $add $add$store_buffer.v:140$827
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$802_Y [8:0]
    connect \B 2'10
    connect \Y $add$store_buffer.v:140$827_Y
  end
  attribute \src "store_buffer.v:151.22-151.54"
  cell $add $add$store_buffer.v:151$840
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$802_Y [8:0]
    connect \B 1'0
    connect \Y $add$store_buffer.v:151$840_Y
  end
  attribute \src "store_buffer.v:155.29-155.57"
  cell $add $add$store_buffer.v:155$855
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \commit_read_pointer_q
    connect \B 1'1
    connect \Y $add$store_buffer.v:155$855_Y
  end
  attribute \src "store_buffer.v:160.19-160.52"
  cell $add $add$store_buffer.v:160$860
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 10
    connect \A 1'0
    connect \B $auto$wreduce.cc:454:run$12249 [8:0]
    connect \Y $add$store_buffer.v:160$860_Y
  end
  attribute \src "store_buffer.v:160.80-160.117"
  cell $add $add$store_buffer.v:160$864
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 10
    connect \A 1'0
    connect \B $mul$store_buffer.v:103$788_Y [8:0]
    connect \Y $add$store_buffer.v:103$789_Y
  end
  attribute \src "store_buffer.v:161.29-161.58"
  cell $add $add$store_buffer.v:161$875
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \commit_write_pointer_q
    connect \B 1'1
    connect \Y $add$store_buffer.v:161$875_Y
  end
  attribute \src "store_buffer.v:162.24-162.45"
  cell $add $add$store_buffer.v:162$876
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A $1\store_if.commit_status_cnt[4:0]
    connect \B 1'1
    connect \Y $add$store_buffer.v:162$876_Y
  end
  attribute \src "store_buffer.v:94.24-94.63"
  cell $add $add$store_buffer.v:94$720
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 10
    connect \A $auto$wreduce.cc:454:run$12250 [8:0]
    connect \B 7'1001000
    connect \Y $add$store_buffer.v:94$720_Y
  end
  attribute \src "store_buffer.v:95.24-95.63"
  cell $add $add$store_buffer.v:95$734
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 10
    connect \A $auto$wreduce.cc:454:run$12250 [8:0]
    connect \B 6'100110
    connect \Y $add$store_buffer.v:95$734_Y
  end
  attribute \src "store_buffer.v:96.24-96.62"
  cell $add $add$store_buffer.v:96$748
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 10
    connect \A $auto$wreduce.cc:454:run$12250 [8:0]
    connect \B 3'110
    connect \Y $add$store_buffer.v:96$748_Y
  end
  attribute \src "store_buffer.v:97.24-97.62"
  cell $add $add$store_buffer.v:97$762
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 10
    connect \A $auto$wreduce.cc:454:run$12250 [8:0]
    connect \B 2'10
    connect \Y $add$store_buffer.v:97$762_Y
  end
  attribute \src "store_buffer.v:98.24-98.62"
  cell $add $add$store_buffer.v:98$776
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A $auto$wreduce.cc:454:run$12250 [8:0]
    connect \B 1'0
    connect \Y $add$store_buffer.v:98$776_Y
  end
  attribute \src "store_buffer.v:99.34-99.68"
  cell $add $add$store_buffer.v:99$784
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \speculative_write_pointer_q
    connect \B 1'1
    connect \Y $add$store_buffer.v:99$784_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$724
    parameter \A_SIGNED 0
    parameter \A_WIDTH 34
    parameter \B_SIGNED 0
    parameter \B_WIDTH 34
    parameter \Y_WIDTH 34
    connect \A 34'1111111111111111111111111111111111
    connect \B \paddr_i
    connect \Y $and$store_buffer.v:0$724_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$731
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A \speculative_queue_q
    connect \B $not$store_buffer.v:0$730_Y
    connect \Y $and$store_buffer.v:0$731_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$738
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 32'11111111111111111111111111111111
    connect \B \data_i
    connect \Y $and$store_buffer.v:0$738_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$745
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $or$store_buffer.v:0$732_Y
    connect \B $not$store_buffer.v:0$744_Y
    connect \Y $and$store_buffer.v:0$745_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$752
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A 4'1111
    connect \B \be_i
    connect \Y $and$store_buffer.v:0$752_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$759
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $or$store_buffer.v:0$746_Y
    connect \B $not$store_buffer.v:0$758_Y
    connect \Y $and$store_buffer.v:0$759_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$766
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A 2'11
    connect \B \data_size_i
    connect \Y $and$store_buffer.v:0$766_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$773
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $or$store_buffer.v:0$760_Y
    connect \B $not$store_buffer.v:0$772_Y
    connect \Y $and$store_buffer.v:0$773_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$782
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $or$store_buffer.v:0$774_Y
    connect \B $not$store_buffer.v:0$781_Y
    connect \Y $and$store_buffer.v:0$782_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$795
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $1\speculative_queue_n[291:0]
    connect \B $not$store_buffer.v:0$794_Y
    connect \Y $and$store_buffer.v:0$795_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$853
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A \commit_queue_q
    connect \B $not$store_buffer.v:0$852_Y
    connect \Y $and$store_buffer.v:0$853_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$867
    parameter \A_SIGNED 0
    parameter \A_WIDTH 73
    parameter \B_SIGNED 0
    parameter \B_WIDTH 73
    parameter \Y_WIDTH 73
    connect \A 73'1111111111111111111111111111111111111111111111111111111111111111111111111
    connect \B $shiftx$store_buffer.v:0$866_Y
    connect \Y $and$store_buffer.v:0$867_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$873
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $1\commit_queue_n[291:0]
    connect \B $not$store_buffer.v:0$872_Y
    connect \Y $and$store_buffer.v:0$873_Y
  end
  attribute \src "store_buffer.v:74.32-74.81"
  cell $and $and$store_buffer.v:74$689
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:74$688_Y
    connect \B \no_st_pending_o
    connect \Y \store_buffer_empty_o
  end
  cell $mux $auto$async2sync.cc:149:execute$12276
    parameter \WIDTH 292
    connect \A 292'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \B $auto$async2sync.cc:140:execute$12275
    connect \S \rst_ni
    connect \Y \commit_queue_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12278
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$async2sync.cc:140:execute$12277
    connect \S \rst_ni
    connect \Y \commit_status_cnt_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12280
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12279
    connect \S \rst_ni
    connect \Y \commit_read_pointer_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12282
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12281
    connect \S \rst_ni
    connect \Y \commit_write_pointer_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12284
    parameter \WIDTH 292
    connect \A 292'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \B $auto$async2sync.cc:140:execute$12283
    connect \S \rst_ni
    connect \Y \speculative_queue_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12286
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$async2sync.cc:140:execute$12285
    connect \S \rst_ni
    connect \Y \speculative_status_cnt_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12288
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12287
    connect \S \rst_ni
    connect \Y \speculative_read_pointer_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12290
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12289
    connect \S \rst_ni
    connect \Y \speculative_write_pointer_q
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$13314
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$13315
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$13317
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \flush_i $auto$rtlil.cc:2127:Not$13315 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$13316
  end
  attribute \src "store_buffer.v:220.2-233.5"
  cell $sdff $auto$opt_dff.cc:702:run$13318
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D \core_if.speculative_status_cnt
    connect \Q $auto$async2sync.cc:140:execute$12285
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13316
  end
  attribute \src "store_buffer.v:220.2-233.5"
  cell $sdff $auto$opt_dff.cc:702:run$13323
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \clk_i
    connect \D { $2\speculative_queue_n[291:0] [219] $2\speculative_queue_n[291:0] [146] $2\speculative_queue_n[291:0] [73] $2\speculative_queue_n[291:0] [0] }
    connect \Q { $auto$async2sync.cc:140:execute$12283 [219] $auto$async2sync.cc:140:execute$12283 [146] $auto$async2sync.cc:140:execute$12283 [73] $auto$async2sync.cc:140:execute$12283 [0] }
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13316
  end
  cell $anyseq $auto$setundef.cc:501:execute$12591
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12592
  end
  cell $anyseq $auto$setundef.cc:501:execute$12593
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$12594
  end
  attribute \src "store_buffer.v:146.21-146.45"
  cell $logic_not $eq$store_buffer.v:146$838
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \commit_status_cnt_q
    connect \Y \no_st_pending_o
  end
  attribute \src "store_buffer.v:178.13-178.68"
  cell $eq $eq$store_buffer.v:178$879
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \commit_queue_q [50:42]
    connect \Y $eq$store_buffer.v:178$879_Y
  end
  attribute \src "store_buffer.v:178.13-178.68"
  cell $eq $eq$store_buffer.v:178$882
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \commit_queue_q [123:115]
    connect \Y $eq$store_buffer.v:178$882_Y
  end
  attribute \src "store_buffer.v:178.13-178.68"
  cell $eq $eq$store_buffer.v:178$885
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \commit_queue_q [196:188]
    connect \Y $eq$store_buffer.v:178$885_Y
  end
  attribute \src "store_buffer.v:178.13-178.68"
  cell $eq $eq$store_buffer.v:178$888
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \commit_queue_q [269:261]
    connect \Y $eq$store_buffer.v:178$888_Y
  end
  attribute \src "store_buffer.v:190.8-190.27"
  cell $logic_not $eq$store_buffer.v:190$893
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $9\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \Y $auto$rtlil.cc:2127:Not$11656
  end
  attribute \src "store_buffer.v:198.14-198.74"
  cell $eq $eq$store_buffer.v:198$895
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \speculative_queue_q [50:42]
    connect \Y $eq$store_buffer.v:198$895_Y
  end
  attribute \src "store_buffer.v:198.14-198.74"
  cell $eq $eq$store_buffer.v:198$898
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \speculative_queue_q [123:115]
    connect \Y $eq$store_buffer.v:198$898_Y
  end
  attribute \src "store_buffer.v:198.14-198.74"
  cell $eq $eq$store_buffer.v:198$901
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \speculative_queue_q [196:188]
    connect \Y $eq$store_buffer.v:198$901_Y
  end
  attribute \src "store_buffer.v:198.14-198.74"
  cell $eq $eq$store_buffer.v:198$904
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \speculative_queue_q [269:261]
    connect \Y $eq$store_buffer.v:198$904_Y
  end
  attribute \src "store_buffer.v:210.9-210.28"
  cell $logic_not $eq$store_buffer.v:210$909
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $19\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \Y $eq$store_buffer.v:210$909_Y
  end
  attribute \src "store_buffer.v:211.11-211.47"
  cell $eq $eq$store_buffer.v:211$910
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \paddr_i [11:3]
    connect \Y $eq$store_buffer.v:211$910_Y
  end
  attribute \src "store_buffer.v:74.33-74.62"
  cell $logic_not $eq$store_buffer.v:74$688
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \speculative_status_cnt_q
    connect \Y $eq$store_buffer.v:74$688_Y
  end
  attribute \src "store_buffer.v:178.12-178.101"
  cell $logic_and $logic_and$store_buffer.v:178$880
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:178$879_Y
    connect \B \commit_queue_q [0]
    connect \Y $logic_and$store_buffer.v:178$880_Y
  end
  attribute \src "store_buffer.v:178.12-178.101"
  cell $logic_and $logic_and$store_buffer.v:178$883
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:178$882_Y
    connect \B \commit_queue_q [73]
    connect \Y $logic_and$store_buffer.v:178$883_Y
  end
  attribute \src "store_buffer.v:178.12-178.101"
  cell $logic_and $logic_and$store_buffer.v:178$886
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:178$885_Y
    connect \B \commit_queue_q [146]
    connect \Y $logic_and$store_buffer.v:178$886_Y
  end
  attribute \src "store_buffer.v:178.12-178.101"
  cell $logic_and $logic_and$store_buffer.v:178$889
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:178$888_Y
    connect \B \commit_queue_q [219]
    connect \Y $logic_and$store_buffer.v:178$889_Y
  end
  attribute \src "store_buffer.v:198.13-198.112"
  cell $logic_and $logic_and$store_buffer.v:198$896
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:198$895_Y
    connect \B \speculative_queue_q [0]
    connect \Y $logic_and$store_buffer.v:198$896_Y
  end
  attribute \src "store_buffer.v:198.13-198.112"
  cell $logic_and $logic_and$store_buffer.v:198$899
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:198$898_Y
    connect \B \speculative_queue_q [73]
    connect \Y $logic_and$store_buffer.v:198$899_Y
  end
  attribute \src "store_buffer.v:198.13-198.112"
  cell $logic_and $logic_and$store_buffer.v:198$902
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:198$901_Y
    connect \B \speculative_queue_q [146]
    connect \Y $logic_and$store_buffer.v:198$902_Y
  end
  attribute \src "store_buffer.v:198.13-198.112"
  cell $logic_and $logic_and$store_buffer.v:198$905
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:198$904_Y
    connect \B \speculative_queue_q [219]
    connect \Y $logic_and$store_buffer.v:198$905_Y
  end
  attribute \src "store_buffer.v:211.10-211.73"
  cell $logic_and $logic_and$store_buffer.v:211$911
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:211$910_Y
    connect \B \valid_without_flush_i
    connect \Y $logic_and$store_buffer.v:211$911_Y
  end
  attribute \src "store_buffer.v:77.47-77.90"
  cell $logic_or $logic_or$store_buffer.v:77$690
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \speculative_queue_q [0]
    connect \B \commit_queue_q [0]
    connect \Y \state_q_0 [0]
  end
  attribute \src "store_buffer.v:79.48-79.93"
  cell $logic_or $logic_or$store_buffer.v:79$691
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \speculative_queue_q [73]
    connect \B \commit_queue_q [73]
    connect \Y \state_q_1 [0]
  end
  attribute \src "store_buffer.v:81.49-81.96"
  cell $logic_or $logic_or$store_buffer.v:81$692
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \speculative_queue_q [146]
    connect \B \commit_queue_q [146]
    connect \Y \state_q_2 [0]
  end
  attribute \src "store_buffer.v:83.49-83.96"
  cell $logic_or $logic_or$store_buffer.v:83$693
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \speculative_queue_q [219]
    connect \B \commit_queue_q [219]
    connect \Y \state_q_3 [0]
  end
  attribute \src "store_buffer.v:88.13-88.55"
  cell $logic_or $logic_or$store_buffer.v:88$708
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $lt$store_buffer.v:88$707_Y
    connect \B \commit_i
    connect \Y \ready_o
  end
  attribute \src "store_buffer.v:145.20-145.65"
  cell $lt $lt$store_buffer.v:145$837
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \commit_status_cnt_q
    connect \B 3'100
    connect \Y \commit_ready_o
  end
  attribute \src "store_buffer.v:176.11-176.29"
  cell $lt $lt$store_buffer.v:176$881
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $1\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:176$881_Y
  end
  attribute \src "store_buffer.v:176.11-176.29"
  cell $lt $lt$store_buffer.v:176$884
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:176$884_Y
  end
  attribute \src "store_buffer.v:176.11-176.29"
  cell $lt $lt$store_buffer.v:176$887
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $5\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:176$887_Y
  end
  attribute \src "store_buffer.v:196.12-196.30"
  cell $lt $lt$store_buffer.v:196$894
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $9\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:196$894_Y
  end
  attribute \src "store_buffer.v:196.12-196.30"
  cell $lt $lt$store_buffer.v:196$897
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $11\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:196$897_Y
  end
  attribute \src "store_buffer.v:196.12-196.30"
  cell $lt $lt$store_buffer.v:196$900
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $13\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:196$900_Y
  end
  attribute \src "store_buffer.v:196.12-196.30"
  cell $lt $lt$store_buffer.v:196$903
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $15\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:196$903_Y
  end
  attribute \src "store_buffer.v:88.14-88.42"
  cell $lt $lt$store_buffer.v:88$707
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \speculative_status_cnt_q
    connect \B 2'11
    connect \Y $lt$store_buffer.v:88$707_Y
  end
  attribute \src "store_buffer.v:103.25-103.56"
  cell $mul $mul$store_buffer.v:103$788
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A \speculative_read_pointer_q
    connect \B 7'1001001
    connect \Y $mul$store_buffer.v:103$788_Y [8:0]
  end
  attribute \src "store_buffer.v:128.42-128.68"
  cell $mul $mul$store_buffer.v:128$802
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A \commit_read_pointer_q
    connect \B 7'1001001
    connect \Y $mul$store_buffer.v:128$802_Y [8:0]
  end
  attribute \src "store_buffer.v:160.24-160.51"
  cell $mul $mul$store_buffer.v:160$859
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A \commit_write_pointer_q
    connect \B 7'1001001
    connect \Y $auto$wreduce.cc:454:run$12249 [8:0]
  end
  attribute \src "store_buffer.v:94.25-94.57"
  cell $mul $mul$store_buffer.v:94$719
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A \speculative_write_pointer_q
    connect \B 7'1001001
    connect \Y $auto$wreduce.cc:454:run$12250 [8:0]
  end
  attribute \src "store_buffer.v:186.10-186.29"
  cell $ne $ne$store_buffer.v:186$892
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $7\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'11
    connect \Y $ne$store_buffer.v:186$892_Y
  end
  attribute \src "store_buffer.v:206.11-206.30"
  cell $ne $ne$store_buffer.v:206$908
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $17\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'11
    connect \Y $ne$store_buffer.v:206$908_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$730
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$723_Y
    connect \Y $not$store_buffer.v:0$730_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$744
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$737_Y
    connect \Y $not$store_buffer.v:0$744_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$758
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$751_Y
    connect \Y $not$store_buffer.v:0$758_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$772
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$765_Y
    connect \Y $not$store_buffer.v:0$772_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$781
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$777_Y
    connect \Y $not$store_buffer.v:0$781_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$794
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$790_Y
    connect \Y $not$store_buffer.v:0$794_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$852
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$848_Y
    connect \Y $not$store_buffer.v:0$852_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$872
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$862_Y
    connect \Y $not$store_buffer.v:0$872_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$732
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$731_Y
    connect \B $shl$store_buffer.v:0$729_Y
    connect \Y $or$store_buffer.v:0$732_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$746
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$745_Y
    connect \B $shl$store_buffer.v:0$743_Y
    connect \Y $or$store_buffer.v:0$746_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$760
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$759_Y
    connect \B $shl$store_buffer.v:0$757_Y
    connect \Y $or$store_buffer.v:0$760_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$774
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$773_Y
    connect \B $shl$store_buffer.v:0$771_Y
    connect \Y $or$store_buffer.v:0$774_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$783
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$782_Y
    connect \B $shl$store_buffer.v:0$777_Y
    connect \Y $or$store_buffer.v:0$783_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$796
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$795_Y
    connect \B $shl$store_buffer.v:0$793_Y
    connect \Y $or$store_buffer.v:0$796_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$854
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$853_Y
    connect \B $shl$store_buffer.v:0$851_Y
    connect \Y $or$store_buffer.v:0$854_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$874
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$873_Y
    connect \B $shl$store_buffer.v:0$871_Y
    connect \Y $or$store_buffer.v:0$874_Y
  end
  attribute \src "store_buffer.v:234.2-247.5"
  cell $sdff $procdff$11733
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 292'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 292
    connect \CLK \clk_i
    connect \D \commit_queue_n
    connect \Q $auto$async2sync.cc:140:execute$12275
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:234.2-247.5"
  cell $sdff $procdff$11734
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D \commit_status_cnt_n
    connect \Q $auto$async2sync.cc:140:execute$12277
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:234.2-247.5"
  cell $sdff $procdff$11735
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \commit_read_pointer_n
    connect \Q $auto$async2sync.cc:140:execute$12279
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:234.2-247.5"
  cell $sdff $procdff$11736
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \commit_write_pointer_n
    connect \Q $auto$async2sync.cc:140:execute$12281
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:220.2-233.5"
  cell $sdff $procdff$11737
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 288'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 288
    connect \CLK \clk_i
    connect \D { \speculative_queue_n [291:220] \speculative_queue_n [218:147] \speculative_queue_n [145:74] \speculative_queue_n [72:1] }
    connect \Q { $auto$async2sync.cc:140:execute$12283 [291:220] $auto$async2sync.cc:140:execute$12283 [218:147] $auto$async2sync.cc:140:execute$12283 [145:74] $auto$async2sync.cc:140:execute$12283 [72:1] }
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:220.2-233.5"
  cell $sdff $procdff$11739
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \speculative_read_pointer_n
    connect \Q $auto$async2sync.cc:140:execute$12287
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:220.2-233.5"
  cell $sdff $procdff$11740
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \speculative_write_pointer_n
    connect \Q $auto$async2sync.cc:140:execute$12289
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$1005
    parameter \WIDTH 2
    connect \A $13\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $16\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:196$900_Y
    connect \Y $15\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$1011
    parameter \WIDTH 1
    connect \A $12\page_offset_matches_o[0:0]
    connect \B $15\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:196$900_Y
    connect \Y $14\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$1018
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:198$899_Y
    connect \Y $14\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$1027
    parameter \WIDTH 1
    connect \A $10\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:198$899_Y
    connect \Y $13\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$1041
    parameter \WIDTH 2
    connect \A $11\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $14\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:196$897_Y
    connect \Y $13\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$1047
    parameter \WIDTH 1
    connect \A $10\page_offset_matches_o[0:0]
    connect \B $13\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:196$897_Y
    connect \Y $12\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$1054
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:198$896_Y
    connect \Y $12\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$1063
    parameter \WIDTH 1
    connect \A $7\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:198$896_Y
    connect \Y $11\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$1077
    parameter \WIDTH 2
    connect \A $9\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $12\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:196$894_Y
    connect \Y $11\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$1083
    parameter \WIDTH 1
    connect \A $7\page_offset_matches_o[0:0]
    connect \B $11\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:196$894_Y
    connect \Y $procmux$1083_Y
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:190.8-190.27|store_buffer.v:190.4-213.7"
  cell $mux $procmux$1085
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12592
    connect \B $procmux$1083_Y
    connect \S $auto$rtlil.cc:2127:Not$11656
    connect \Y $10\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:190.8-190.27|store_buffer.v:190.4-213.7"
  cell $mux $procmux$1088
    parameter \WIDTH 1
    connect \A $7\page_offset_matches_o[0:0]
    connect \B $18\page_offset_matches_o[0:0]
    connect \S $auto$rtlil.cc:2127:Not$11656
    connect \Y \page_offset_matches_o
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:186.10-186.29|store_buffer.v:186.6-187.26"
  cell $mux $procmux$1100
    parameter \WIDTH 2
    connect \A $7\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'00
    connect \S $ne$store_buffer.v:186$892_Y
    connect \Y $9\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1107
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:178$889_Y
    connect \Y $8\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1113
    parameter \WIDTH 1
    connect \A $5\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:178$889_Y
    connect \Y $8\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$1121
    parameter \WIDTH 2
    connect \A $5\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $8\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:176$887_Y
    connect \Y $7\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$1124
    parameter \WIDTH 1
    connect \A $5\page_offset_matches_o[0:0]
    connect \B $8\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:176$887_Y
    connect \Y $7\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1128
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:178$886_Y
    connect \Y $6\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1134
    parameter \WIDTH 1
    connect \A $3\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:178$886_Y
    connect \Y $6\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$1142
    parameter \WIDTH 2
    connect \A $3\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $6\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:176$884_Y
    connect \Y $5\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$1145
    parameter \WIDTH 1
    connect \A $3\page_offset_matches_o[0:0]
    connect \B $6\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:176$884_Y
    connect \Y $5\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1149
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:178$883_Y
    connect \Y $4\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1155
    parameter \WIDTH 1
    connect \A $1\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:178$883_Y
    connect \Y $4\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$1163
    parameter \WIDTH 2
    connect \A $1\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $4\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:176$881_Y
    connect \Y $3\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$1166
    parameter \WIDTH 1
    connect \A $1\page_offset_matches_o[0:0]
    connect \B $4\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:176$881_Y
    connect \Y $3\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1170
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:178$880_Y
    connect \Y $1\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1176
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:178$880_Y
    connect \Y $1\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:159.7-159.15|store_buffer.v:159.3-163.6"
  cell $mux $procmux$1190
    parameter \WIDTH 3
    connect \A $1\store_if.commit_status_cnt[4:0]
    connect \B $add$store_buffer.v:162$876_Y
    connect \S \commit_i
    connect \Y \commit_status_cnt_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:159.7-159.15|store_buffer.v:159.3-163.6"
  cell $mux $procmux$1193
    parameter \WIDTH 2
    connect \A \commit_write_pointer_q
    connect \B $add$store_buffer.v:161$875_Y
    connect \S \commit_i
    connect \Y \commit_write_pointer_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:159.7-159.15|store_buffer.v:159.3-163.6"
  cell $mux $procmux$1196
    parameter \WIDTH 292
    connect \A $1\commit_queue_n[291:0]
    connect \B $or$store_buffer.v:0$874_Y
    connect \S \commit_i
    connect \Y \commit_queue_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:153.8-153.22|store_buffer.v:153.4-157.7"
  cell $mux $procmux$1206
    parameter \WIDTH 3
    connect \A \commit_status_cnt_q
    connect \B $auto$wreduce.cc:454:run$12251 [2:0]
    connect \S \req_port_i [34]
    connect \Y $2\store_if.commit_status_cnt[4:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:153.8-153.22|store_buffer.v:153.4-157.7"
  cell $mux $procmux$1212
    parameter \WIDTH 2
    connect \A \commit_read_pointer_q
    connect \B $add$store_buffer.v:155$855_Y
    connect \S \req_port_i [34]
    connect \Y $2\commit_read_pointer_n[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:153.8-153.22|store_buffer.v:153.4-157.7"
  cell $mux $procmux$1218
    parameter \WIDTH 292
    connect \A \commit_queue_q
    connect \B $or$store_buffer.v:0$854_Y
    connect \S \req_port_i [34]
    connect \Y $2\commit_queue_n[291:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:151.7-151.55|store_buffer.v:151.3-158.6"
  cell $mux $procmux$1241
    parameter \WIDTH 3
    connect \A \commit_status_cnt_q
    connect \B $2\store_if.commit_status_cnt[4:0]
    connect \S $procmux$1209_CMP
    connect \Y $1\store_if.commit_status_cnt[4:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:151.7-151.55|store_buffer.v:151.3-158.6"
  cell $mux $procmux$1244
    parameter \WIDTH 2
    connect \A \commit_read_pointer_q
    connect \B $2\commit_read_pointer_n[1:0]
    connect \S $procmux$1209_CMP
    connect \Y \commit_read_pointer_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:151.7-151.55|store_buffer.v:151.3-158.6"
  cell $mux $procmux$1247
    parameter \WIDTH 292
    connect \A \commit_queue_q
    connect \B $2\commit_queue_n[291:0]
    connect \S $procmux$1209_CMP
    connect \Y $1\commit_queue_n[291:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:151.7-151.55|store_buffer.v:151.3-158.6"
  cell $mux $procmux$1250
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$1209_CMP
    connect \Y \req_port_o [9]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:108.7-108.14|store_buffer.v:108.3-116.6"
  cell $mux $procmux$1256
    parameter \WIDTH 2
    connect \A $1\speculative_write_pointer_n[1:0]
    connect \B \speculative_read_pointer_q
    connect \S \flush_i
    connect \Y \speculative_write_pointer_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:102.7-102.15|store_buffer.v:102.3-106.6"
  cell $mux $procmux$1274
    parameter \WIDTH 3
    connect \A $1\core_if.speculative_status_cnt[4:0]
    connect \B $sub$store_buffer.v:105$798_Y [2:0]
    connect \S \commit_i
    connect \Y \core_if.speculative_status_cnt
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:102.7-102.15|store_buffer.v:102.3-106.6"
  cell $mux $procmux$1277
    parameter \WIDTH 2
    connect \A \speculative_read_pointer_q
    connect \B $add$store_buffer.v:104$797_Y
    connect \S \commit_i
    connect \Y \speculative_read_pointer_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:102.7-102.15|store_buffer.v:102.3-106.6"
  cell $mux $procmux$1280
    parameter \WIDTH 292
    connect \A $1\speculative_queue_n[291:0]
    connect \B $or$store_buffer.v:0$796_Y
    connect \S \commit_i
    connect \Y { \speculative_queue_n [291:220] $2\speculative_queue_n[291:0] [219] \speculative_queue_n [218:147] $2\speculative_queue_n[291:0] [146] \speculative_queue_n [145:74] $2\speculative_queue_n[291:0] [73] \speculative_queue_n [72:1] $2\speculative_queue_n[291:0] [0] }
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:93.7-93.14|store_buffer.v:93.3-101.6"
  cell $mux $procmux$1289
    parameter \WIDTH 3
    connect \A \speculative_status_cnt_q
    connect \B $add$store_buffer.v:100$785_Y
    connect \S \valid_i
    connect \Y $1\core_if.speculative_status_cnt[4:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:93.7-93.14|store_buffer.v:93.3-101.6"
  cell $mux $procmux$1292
    parameter \WIDTH 2
    connect \A \speculative_write_pointer_q
    connect \B $add$store_buffer.v:99$784_Y
    connect \S \valid_i
    connect \Y $1\speculative_write_pointer_n[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:93.7-93.14|store_buffer.v:93.3-101.6"
  cell $mux $procmux$1295
    parameter \WIDTH 292
    connect \A \speculative_queue_q
    connect \B $or$store_buffer.v:0$783_Y
    connect \S \valid_i
    connect \Y $1\speculative_queue_n[291:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:211.10-211.73|store_buffer.v:211.6-212.36"
  cell $mux $procmux$919
    parameter \WIDTH 1
    connect \A $16\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:211$911_Y
    connect \Y $19\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:210.9-210.28|store_buffer.v:210.5-212.36"
  cell $mux $procmux$927
    parameter \WIDTH 1
    connect \A $16\page_offset_matches_o[0:0]
    connect \B $19\page_offset_matches_o[0:0]
    connect \S $eq$store_buffer.v:210$909_Y
    connect \Y $18\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:206.11-206.30|store_buffer.v:206.7-207.27"
  cell $mux $procmux$933
    parameter \WIDTH 2
    connect \A $17\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'00
    connect \S $ne$store_buffer.v:206$908_Y
    connect \Y $procmux$933_Y
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:190.8-190.27|store_buffer.v:190.4-213.7"
  cell $mux $procmux$935
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$12594
    connect \B $procmux$933_Y
    connect \S $auto$rtlil.cc:2127:Not$11656
    connect \Y $19\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$946
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:198$905_Y
    connect \Y $18\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$955
    parameter \WIDTH 1
    connect \A $14\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:198$905_Y
    connect \Y $17\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$969
    parameter \WIDTH 2
    connect \A $15\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $18\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:196$903_Y
    connect \Y $17\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$975
    parameter \WIDTH 1
    connect \A $14\page_offset_matches_o[0:0]
    connect \B $17\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:196$903_Y
    connect \Y $16\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$982
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:198$902_Y
    connect \Y $16\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$991
    parameter \WIDTH 1
    connect \A $12\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:198$902_Y
    connect \Y $15\page_offset_matches_o[0:0]
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$806
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 12
    connect \A \commit_queue_q
    connect \B { $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [10:0] }
    connect \Y \sv2v_tmp_9099D
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$812
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 22
    connect \A \commit_queue_q
    connect \B { $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [10:0] }
    connect \Y \sv2v_tmp_71805
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$818
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 32
    connect \A \commit_queue_q
    connect \B { $sub$store_buffer.v:0$817_Y [31] $sub$store_buffer.v:0$817_Y [10:0] }
    connect \Y \sv2v_tmp_6B7F3
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$824
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 4
    connect \A \commit_queue_q
    connect \B { $sub$store_buffer.v:0$823_Y [31] $sub$store_buffer.v:0$823_Y [10:0] }
    connect \Y \sv2v_tmp_8DCF7
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$830
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 2
    connect \A \commit_queue_q
    connect \B { $sub$store_buffer.v:0$829_Y [31] $sub$store_buffer.v:0$829_Y [10:0] }
    connect \Y \sv2v_tmp_51F0D
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$841
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \commit_queue_q
    connect \B { 1'0 $add$store_buffer.v:151$840_Y }
    connect \Y $procmux$1209_CMP
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$866
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 73
    connect \A \speculative_queue_q
    connect \B { 1'0 $add$store_buffer.v:0$865_Y }
    connect \Y $shiftx$store_buffer.v:0$866_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$723
    parameter \A_SIGNED 0
    parameter \A_WIDTH 34
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 34'1111111111111111111111111111111111
    connect \B { $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$723_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$729
    parameter \A_SIGNED 0
    parameter \A_WIDTH 34
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$724_Y
    connect \B { $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$729_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$737
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 32'11111111111111111111111111111111
    connect \B { $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$737_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$743
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$738_Y
    connect \B { $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$743_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$751
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 4'1111
    connect \B { $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$751_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$757
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$752_Y
    connect \B { $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$757_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$765
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 2'11
    connect \B { $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$765_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$771
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$766_Y
    connect \B { $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$771_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$777
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 292
    connect \A 1'1
    connect \B $add$store_buffer.v:98$776_Y
    connect \Y $shl$store_buffer.v:0$777_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$790
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 1'1
    connect \B { 22'0000000000000000000000 $add$store_buffer.v:103$789_Y }
    connect \Y $shl$store_buffer.v:0$790_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$793
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 1'0
    connect \B { 22'0000000000000000000000 $add$store_buffer.v:103$789_Y }
    connect \Y $shl$store_buffer.v:0$793_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$848
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 292
    connect \A 1'1
    connect \B $add$store_buffer.v:151$840_Y
    connect \Y $shl$store_buffer.v:0$848_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$851
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 292
    connect \A 1'0
    connect \B $add$store_buffer.v:151$840_Y
    connect \Y $shl$store_buffer.v:0$851_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$862
    parameter \A_SIGNED 0
    parameter \A_WIDTH 73
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 292
    connect \A 73'1111111111111111111111111111111111111111111111111111111111111111111111111
    connect \B $add$store_buffer.v:0$861_Y
    connect \Y $shl$store_buffer.v:0$862_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$871
    parameter \A_SIGNED 0
    parameter \A_WIDTH 73
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$867_Y
    connect \B $add$store_buffer.v:0$861_Y
    connect \Y $shl$store_buffer.v:0$871_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$722
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$721_Y
    connect \B 6'100010
    connect \Y { $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$736
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$735_Y
    connect \B 6'100000
    connect \Y { $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$750
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$749_Y
    connect \B 3'100
    connect \Y { $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$764
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$763_Y
    connect \B 2'10
    connect \Y { $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$805
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$804_Y
    connect \B 4'1100
    connect \Y { $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$811
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$810_Y
    connect \B 5'10110
    connect \Y { $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$817
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$816_Y
    connect \B 6'100000
    connect \Y { $sub$store_buffer.v:0$817_Y [31] $sub$store_buffer.v:0$817_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$823
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$822_Y
    connect \B 3'100
    connect \Y { $sub$store_buffer.v:0$823_Y [31] $sub$store_buffer.v:0$823_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$829
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$828_Y
    connect \B 2'10
    connect \Y { $sub$store_buffer.v:0$829_Y [31] $sub$store_buffer.v:0$829_Y [10:0] }
  end
  attribute \src "store_buffer.v:105.29-105.55"
  cell $sub $sub$store_buffer.v:105$798
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A $1\core_if.speculative_status_cnt[4:0]
    connect \B 1'1
    connect \Y $sub$store_buffer.v:105$798_Y [2:0]
  end
  attribute \src "store_buffer.v:156.25-156.46"
  cell $sub $sub$store_buffer.v:156$856
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \commit_status_cnt_q
    connect \B 1'1
    connect \Y $auto$wreduce.cc:454:run$12251 [2:0]
  end
  connect { $2\speculative_queue_n[291:0] [291:220] $2\speculative_queue_n[291:0] [218:147] $2\speculative_queue_n[291:0] [145:74] $2\speculative_queue_n[291:0] [72:1] } { \speculative_queue_n [291:220] \speculative_queue_n [218:147] \speculative_queue_n [145:74] \speculative_queue_n [72:1] }
  connect $add$store_buffer.v:128$803_Y [31:10] 22'0000000000000000000000
  connect $add$store_buffer.v:131$809_Y [31:10] 22'0000000000000000000000
  connect $add$store_buffer.v:134$815_Y [31:10] 22'0000000000000000000000
  connect $add$store_buffer.v:137$821_Y [31:10] 22'0000000000000000000000
  connect $auto$wreduce.cc:454:run$12249 [31:9] 23'00000000000000000000000
  connect $auto$wreduce.cc:454:run$12250 [31:9] 23'00000000000000000000000
  connect $auto$wreduce.cc:454:run$12251 [3] $auto$wreduce.cc:454:run$12251 [4]
  connect $mul$store_buffer.v:103$788_Y [31:9] 23'00000000000000000000000
  connect $mul$store_buffer.v:128$802_Y [31:9] 23'00000000000000000000000
  connect $sub$store_buffer.v:0$722_Y [30:11] { $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] $sub$store_buffer.v:0$722_Y [31] }
  connect $sub$store_buffer.v:0$736_Y [30:11] { $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] $sub$store_buffer.v:0$736_Y [31] }
  connect $sub$store_buffer.v:0$750_Y [30:11] { $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] $sub$store_buffer.v:0$750_Y [31] }
  connect $sub$store_buffer.v:0$764_Y [30:11] { $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] $sub$store_buffer.v:0$764_Y [31] }
  connect $sub$store_buffer.v:0$805_Y [30:11] { $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] $sub$store_buffer.v:0$805_Y [31] }
  connect $sub$store_buffer.v:0$811_Y [30:11] { $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] $sub$store_buffer.v:0$811_Y [31] }
  connect $sub$store_buffer.v:0$817_Y [30:11] { $sub$store_buffer.v:0$817_Y [31] $sub$store_buffer.v:0$817_Y [31] $sub$store_buffer.v:0$817_Y [31] $sub$store_buffer.v:0$817_Y [31] $sub$store_buffer.v:0$817_Y [31] $sub$store_buffer.v:0$817_Y [31] $sub$store_buffer.v:0$817_Y [31] $sub$store_buffer.v:0$817_Y [31] $sub$store_buffer.v:0$817_Y [31] $sub$store_buffer.v:0$817_Y [31] $sub$store_buffer.v:0$817_Y [31] $sub$store_buffer.v:0$817_Y [31] $sub$store_buffer.v:0$817_Y [31] $sub$store_buffer.v:0$817_Y [31] $sub$store_buffer.v:0$817_Y [31] $sub$store_buffer.v:0$817_Y [31] $sub$store_buffer.v:0$817_Y [31] $sub$store_buffer.v:0$817_Y [31] $sub$store_buffer.v:0$817_Y [31] $sub$store_buffer.v:0$817_Y [31] }
  connect $sub$store_buffer.v:0$823_Y [30:11] { $sub$store_buffer.v:0$823_Y [31] $sub$store_buffer.v:0$823_Y [31] $sub$store_buffer.v:0$823_Y [31] $sub$store_buffer.v:0$823_Y [31] $sub$store_buffer.v:0$823_Y [31] $sub$store_buffer.v:0$823_Y [31] $sub$store_buffer.v:0$823_Y [31] $sub$store_buffer.v:0$823_Y [31] $sub$store_buffer.v:0$823_Y [31] $sub$store_buffer.v:0$823_Y [31] $sub$store_buffer.v:0$823_Y [31] $sub$store_buffer.v:0$823_Y [31] $sub$store_buffer.v:0$823_Y [31] $sub$store_buffer.v:0$823_Y [31] $sub$store_buffer.v:0$823_Y [31] $sub$store_buffer.v:0$823_Y [31] $sub$store_buffer.v:0$823_Y [31] $sub$store_buffer.v:0$823_Y [31] $sub$store_buffer.v:0$823_Y [31] $sub$store_buffer.v:0$823_Y [31] }
  connect $sub$store_buffer.v:0$829_Y [30:11] { $sub$store_buffer.v:0$829_Y [31] $sub$store_buffer.v:0$829_Y [31] $sub$store_buffer.v:0$829_Y [31] $sub$store_buffer.v:0$829_Y [31] $sub$store_buffer.v:0$829_Y [31] $sub$store_buffer.v:0$829_Y [31] $sub$store_buffer.v:0$829_Y [31] $sub$store_buffer.v:0$829_Y [31] $sub$store_buffer.v:0$829_Y [31] $sub$store_buffer.v:0$829_Y [31] $sub$store_buffer.v:0$829_Y [31] $sub$store_buffer.v:0$829_Y [31] $sub$store_buffer.v:0$829_Y [31] $sub$store_buffer.v:0$829_Y [31] $sub$store_buffer.v:0$829_Y [31] $sub$store_buffer.v:0$829_Y [31] $sub$store_buffer.v:0$829_Y [31] $sub$store_buffer.v:0$829_Y [31] $sub$store_buffer.v:0$829_Y [31] $sub$store_buffer.v:0$829_Y [31] }
  connect { \req_port_o [76:11] \req_port_o [8:0] } { \sv2v_tmp_9099D \sv2v_tmp_71805 \sv2v_tmp_6B7F3 1'1 \sv2v_tmp_8DCF7 \sv2v_tmp_51F0D 2'00 }
  connect \state_q_0 [1] \speculative_queue_q [0]
  connect \state_q_1 [1] \speculative_queue_q [73]
  connect \state_q_2 [1] \speculative_queue_q [146]
  connect \state_q_3 [1] \speculative_queue_q [219]
  connect \store_if.commit_status_cnt [2:0] \commit_status_cnt_n
  connect \sv2v_tmp_80AC7 1'1
  connect \sv2v_tmp_A682E 1'0
  connect \sv2v_tmp_F170F 1'0
end
attribute \dynports 1
attribute \hdlname "\\store_unit"
attribute \src "store_unit.v:1.1-288.10"
module \store_unit
  attribute \src "store_unit.v:196.2-214.5"
  wire width 32 $0\ariane_pkg_data_align$func$store_unit.v:198$626.$result[31:0]$641
  attribute \src "store_unit.v:99.2-163.5"
  wire $1\pop_st_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $1\st_valid[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $1\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $2\pop_st_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $2\st_valid[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $2\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $2\translation_req_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $3\pop_st_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $3\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $3\translation_req_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $4\pop_st_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $4\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $5\pop_st_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $5\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $8\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $9\state_d[1:0]
  wire width 2 $auto$async2sync.cc:140:execute$12291
  wire width 32 $auto$async2sync.cc:140:execute$12293
  wire width 4 $auto$async2sync.cc:140:execute$12295
  wire width 2 $auto$async2sync.cc:140:execute$12297
  wire width 4 $auto$async2sync.cc:140:execute$12299
  wire width 3 $auto$async2sync.cc:140:execute$12301
  wire $auto$opt_dff.cc:276:combine_resets$13326
  wire $auto$opt_reduce.cc:134:opt_mux$12185
  wire $auto$opt_reduce.cc:134:opt_mux$12189
  wire $auto$rtlil.cc:2127:Not$13325
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12598
  wire width 2 $auto$rtlil.cc:2817:Anyseq$12600
  wire $auto$rtlil.cc:2817:Anyseq$12602
  wire $auto$rtlil.cc:2817:Anyseq$12604
  wire $auto$rtlil.cc:2817:Anyseq$12606
  wire $auto$rtlil.cc:2817:Anyseq$12608
  attribute \src "store_unit.v:219.42-219.61"
  wire $eq$store_unit.v:219$652_Y
  attribute \src "store_unit.v:81.25-81.36"
  wire $ge$store_unit.v:81$663_Y
  attribute \src "store_unit.v:81.8-81.19"
  wire $le$store_unit.v:81$662_Y
  attribute \src "store_unit.v:128.9-128.33"
  wire $logic_and$store_unit.v:128$634_Y
  attribute \src "store_unit.v:146.9-146.31"
  wire $logic_and$store_unit.v:146$637_Y
  attribute \src "store_unit.v:155.7-155.35"
  wire $logic_and$store_unit.v:155$639_Y
  attribute \src "store_unit.v:81.7-81.37"
  wire $logic_and$store_unit.v:81$664_Y
  attribute \src "store_unit.v:128.20-128.33"
  wire $logic_not$store_unit.v:128$633_Y
  attribute \src "store_unit.v:155.19-155.34"
  wire $ne$store_unit.v:155$638_Y
  attribute \src "store_unit.v:220.40-220.59"
  wire $ne$store_unit.v:220$654_Y
  wire width 2 $procmux$1332_CMP
  wire $procmux$1332_CTRL
  wire width 2 $procmux$1333_CMP
  wire $procmux$1333_CTRL
  wire width 2 $procmux$1334_CMP
  wire $procmux$1334_CTRL
  wire width 2 $procmux$1335_CMP
  wire $procmux$1335_CTRL
  wire width 2 $procmux$1336_CMP
  wire $procmux$1336_CTRL
  wire width 2 $procmux$1337_CMP
  wire $procmux$1337_CTRL
  wire width 2 $procmux$1338_CMP
  wire $procmux$1338_CTRL
  wire width 2 $procmux$1339_CMP
  wire $procmux$1339_CTRL
  wire width 2 $procmux$1340_CMP
  wire $procmux$1340_CTRL
  wire width 2 $procmux$1341_CMP
  wire $procmux$1341_CTRL
  wire width 2 $procmux$1342_CMP
  wire $procmux$1342_CTRL
  wire width 5 $procmux$1345_CMP
  wire $procmux$1345_CTRL
  wire width 5 $procmux$1346_CMP
  wire $procmux$1346_CTRL
  wire width 16 $procmux$1347_CMP
  wire $procmux$1347_CTRL
  wire $procmux$1362_CMP
  wire $procmux$1363_CMP
  wire $procmux$1364_CMP
  wire $procmux$1365_CMP
  wire $procmux$1385_CMP
  wire $procmux$1391_CMP
  wire $procmux$1401_CMP
  wire $procmux$1470_CMP
  attribute \src "store_unit.v:218.7-218.23"
  attribute \unused_bits "0"
  wire \amo_buffer_ready
  attribute \src "store_unit.v:216.7-216.23"
  wire \amo_buffer_valid
  attribute \src "store_unit.v:93.12-93.20"
  wire width 4 \amo_op_d
  attribute \src "store_unit.v:94.12-94.20"
  wire width 4 \amo_op_q
  attribute \src "store_unit.v:60.22-60.31"
  wire width 135 output 23 \amo_req_o
  attribute \src "store_unit.v:61.20-61.30"
  wire width 65 input 24 \amo_resp_i
  attribute \src "store_unit.v:47.13-47.31"
  wire input 11 \amo_valid_commit_i
  attribute \src "store_unit.v:32.13-32.18"
  wire input 1 \clk_i
  attribute \src "store_unit.v:45.13-45.21"
  wire input 9 \commit_i
  attribute \src "store_unit.v:46.14-46.28"
  wire output 10 \commit_ready_o
  attribute \src "store_unit.v:57.13-57.23"
  wire input 20 \dtlb_hit_i
  attribute \src "store_unit.v:56.20-56.24"
  wire width 65 input 19 \ex_i
  attribute \src "store_unit.v:51.20-51.24"
  wire width 65 output 15 \ex_o
  attribute \src "store_unit.v:34.13-34.20"
  wire input 3 \flush_i
  attribute \src "store_unit.v:78.7-78.19"
  wire \instr_is_amo
  attribute \src "store_unit.v:43.20-43.30"
  wire width 85 input 7 \lsu_ctrl_i
  attribute \src "store_unit.v:35.14-35.29"
  wire output 4 \no_st_pending_o
  attribute \src "store_unit.v:55.20-55.27"
  wire width 34 input 18 \paddr_i
  attribute \src "store_unit.v:58.20-58.33"
  wire width 12 input 21 \page_offset_i
  attribute \src "store_unit.v:59.14-59.35"
  wire output 22 \page_offset_matches_o
  attribute \src "store_unit.v:44.13-44.21"
  wire output 8 \pop_st_o
  attribute \src "store_unit.v:66.20-66.30"
  wire width 35 input 25 \req_port_i
  attribute \src "store_unit.v:71.132-71.142"
  wire width 77 output 26 \req_port_o
  attribute \src "store_unit.v:50.21-50.29"
  wire width 32 output 14 \result_o
  attribute \src "store_unit.v:33.13-33.19"
  wire input 2 \rst_ni
  attribute \src "store_unit.v:89.12-89.19"
  wire width 4 \st_be_n
  attribute \src "store_unit.v:90.12-90.19"
  wire width 4 \st_be_q
  attribute \src "store_unit.v:87.13-87.22"
  wire width 32 \st_data_n
  attribute \src "store_unit.v:88.13-88.22"
  wire width 32 \st_data_q
  attribute \src "store_unit.v:91.12-91.26"
  wire width 2 \st_data_size_n
  attribute \src "store_unit.v:92.12-92.26"
  wire width 2 \st_data_size_q
  attribute \src "store_unit.v:75.7-75.15"
  wire \st_ready
  attribute \src "store_unit.v:76.6-76.14"
  wire \st_valid
  attribute \src "store_unit.v:77.6-77.28"
  wire \st_valid_without_flush
  attribute \src "store_unit.v:74.12-74.19"
  wire width 2 \state_q
  attribute \src "store_unit.v:225.13-225.22"
  wire width 2 \state_q_0
  attribute \src "store_unit.v:226.13-226.22"
  wire width 2 \state_q_1
  attribute \src "store_unit.v:227.13-227.22"
  wire width 2 \state_q_2
  attribute \src "store_unit.v:228.13-228.22"
  wire width 2 \state_q_3
  attribute \src "store_unit.v:36.14-36.34"
  wire output 5 \store_buffer_empty_o
  attribute \src "store_unit.v:217.7-217.25"
  wire \store_buffer_ready
  attribute \src "store_unit.v:215.7-215.25"
  wire \store_buffer_valid
  attribute \src "store_unit.v:223.20-223.33"
  wire width 8 output 27 \store_state_o
  attribute \src "store_unit.v:95.12-95.22"
  wire width 3 \trans_id_n
  attribute \src "store_unit.v:49.20-49.30"
  wire width 3 output 13 \trans_id_o
  attribute \src "store_unit.v:96.12-96.22"
  wire width 3 \trans_id_q
  attribute \src "store_unit.v:52.13-52.30"
  wire output 16 \translation_req_o
  attribute \src "store_unit.v:53.21-53.28"
  wire width 32 output 17 \vaddr_o
  attribute \src "store_unit.v:37.13-37.20"
  wire input 6 \valid_i
  attribute \src "store_unit.v:48.13-48.20"
  wire output 12 \valid_o
  attribute \src "store_unit.v:219.30-219.62"
  cell $and $and$store_unit.v:219$653
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \st_valid
    connect \B $eq$store_unit.v:219$652_Y
    connect \Y \store_buffer_valid
  end
  attribute \src "store_unit.v:220.28-220.60"
  cell $and $and$store_unit.v:220$655
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \st_valid
    connect \B $ne$store_unit.v:220$654_Y
    connect \Y \amo_buffer_valid
  end
  cell $mux $auto$async2sync.cc:149:execute$12292
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12291
    connect \S \rst_ni
    connect \Y \state_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12294
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$12293
    connect \S \rst_ni
    connect \Y \st_data_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12296
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$async2sync.cc:140:execute$12295
    connect \S \rst_ni
    connect \Y \st_be_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12298
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12297
    connect \S \rst_ni
    connect \Y \st_data_size_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12300
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$async2sync.cc:140:execute$12299
    connect \S \rst_ni
    connect \Y \amo_op_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12302
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$async2sync.cc:140:execute$12301
    connect \S \rst_ni
    connect \Y \trans_id_q
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$13324
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$13325
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$13327
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$store_unit.v:155$639_Y \flush_i $auto$rtlil.cc:2127:Not$13325 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$13326
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $auto$opt_dff.cc:702:run$13328
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $1\state_d[1:0]
    connect \Q $auto$async2sync.cc:140:execute$12291
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13326
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1391_CMP $procmux$1385_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12185
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12192
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$1470_CMP $procmux$1391_CMP $procmux$1385_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12189
  end
  cell $anyseq $auto$setundef.cc:501:execute$12597
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12598
  end
  cell $anyseq $auto$setundef.cc:501:execute$12599
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$12600
  end
  cell $anyseq $auto$setundef.cc:501:execute$12601
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12602
  end
  cell $anyseq $auto$setundef.cc:501:execute$12603
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12604
  end
  cell $anyseq $auto$setundef.cc:501:execute$12605
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12606
  end
  cell $anyseq $auto$setundef.cc:501:execute$12607
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12608
  end
  attribute \src "store_unit.v:219.42-219.61"
  cell $logic_not $eq$store_unit.v:219$652
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \amo_op_q
    connect \Y $eq$store_unit.v:219$652_Y
  end
  attribute \src "store_unit.v:81.25-81.36"
  cell $ge $ge$store_unit.v:81$663
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A 7'1000011
    connect \B \lsu_ctrl_i [10:3]
    connect \Y $ge$store_unit.v:81$663_Y
  end
  attribute \src "store_unit.v:81.8-81.19"
  cell $le $le$store_unit.v:81$662
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A 6'101110
    connect \B \lsu_ctrl_i [10:3]
    connect \Y $le$store_unit.v:81$662_Y
  end
  attribute \src "store_unit.v:128.9-128.33"
  cell $logic_and $logic_and$store_unit.v:128$634
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_i
    connect \B $logic_not$store_unit.v:128$633_Y
    connect \Y $logic_and$store_unit.v:128$634_Y
  end
  attribute \src "store_unit.v:146.9-146.31"
  cell $logic_and $logic_and$store_unit.v:146$637
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \st_ready
    connect \B \dtlb_hit_i
    connect \Y $logic_and$store_unit.v:146$637_Y
  end
  attribute \src "store_unit.v:155.7-155.35"
  cell $logic_and $logic_and$store_unit.v:155$639
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ex_i [0]
    connect \B $ne$store_unit.v:155$638_Y
    connect \Y $logic_and$store_unit.v:155$639_Y
  end
  attribute \src "store_unit.v:81.7-81.37"
  cell $logic_and $logic_and$store_unit.v:81$664
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $le$store_unit.v:81$662_Y
    connect \B $ge$store_unit.v:81$663_Y
    connect \Y $logic_and$store_unit.v:81$664_Y
  end
  attribute \src "store_unit.v:128.20-128.33"
  cell $logic_not $logic_not$store_unit.v:128$633
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_is_amo
    connect \Y $logic_not$store_unit.v:128$633_Y
  end
  attribute \src "store_unit.v:155.19-155.34"
  cell $reduce_bool $ne$store_unit.v:155$638
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \Y $ne$store_unit.v:155$638_Y
  end
  attribute \src "store_unit.v:220.40-220.59"
  cell $reduce_bool $ne$store_unit.v:220$654
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \amo_op_q
    connect \Y $ne$store_unit.v:220$654_Y
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $procdff$11742
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \st_data_n
    connect \Q $auto$async2sync.cc:140:execute$12293
    connect \SRST \rst_ni
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $procdff$11743
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \clk_i
    connect \D \lsu_ctrl_i [18:15]
    connect \Q $auto$async2sync.cc:140:execute$12295
    connect \SRST \rst_ni
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $procdff$11744
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \st_data_size_n
    connect \Q $auto$async2sync.cc:140:execute$12297
    connect \SRST \rst_ni
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $procdff$11745
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \clk_i
    connect \D \amo_op_d
    connect \Q $auto$async2sync.cc:140:execute$12299
    connect \SRST \rst_ni
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $procdff$11746
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D \lsu_ctrl_i [2:0]
    connect \Q $auto$async2sync.cc:140:execute$12301
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "store_unit.v:81.7-81.37|store_unit.v:81.3-84.29"
  cell $mux $procmux$1328
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$store_unit.v:81$664_Y
    connect \Y \instr_is_amo
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $pmux $procmux$1331
    parameter \S_WIDTH 11
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B 44'00010010001101000101011001111000100110101011
    connect \S { $procmux$1342_CTRL $procmux$1341_CTRL $procmux$1340_CTRL $procmux$1339_CTRL $procmux$1338_CTRL $procmux$1337_CTRL $procmux$1336_CTRL $procmux$1335_CTRL $procmux$1334_CTRL $procmux$1333_CTRL $procmux$1332_CTRL }
    connect \Y \amo_op_d
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1332_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1332_CMP
    connect \Y $procmux$1332_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1332_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111010
    connect \Y $procmux$1332_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1332_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1000011
    connect \Y $procmux$1332_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1333_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1333_CMP
    connect \Y $procmux$1333_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1333_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111001
    connect \Y $procmux$1333_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1333_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1000010
    connect \Y $procmux$1333_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1334_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1334_CMP
    connect \Y $procmux$1334_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1334_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111000
    connect \Y $procmux$1334_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1334_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1000001
    connect \Y $procmux$1334_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1335_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1335_CMP
    connect \Y $procmux$1335_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1335_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110111
    connect \Y $procmux$1335_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1335_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1000000
    connect \Y $procmux$1335_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1336_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1336_CMP
    connect \Y $procmux$1336_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1336_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110110
    connect \Y $procmux$1336_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1336_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111111
    connect \Y $procmux$1336_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1337_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1337_CMP
    connect \Y $procmux$1337_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1337_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110101
    connect \Y $procmux$1337_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1337_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111110
    connect \Y $procmux$1337_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1338_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1338_CMP
    connect \Y $procmux$1338_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1338_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110100
    connect \Y $procmux$1338_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1338_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111101
    connect \Y $procmux$1338_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1339_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1339_CMP
    connect \Y $procmux$1339_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1339_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110011
    connect \Y $procmux$1339_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1339_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111100
    connect \Y $procmux$1339_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1340_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1340_CMP
    connect \Y $procmux$1340_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1340_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110010
    connect \Y $procmux$1340_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1340_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111011
    connect \Y $procmux$1340_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1341_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1341_CMP
    connect \Y $procmux$1341_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1341_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110000
    connect \Y $procmux$1341_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1341_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110001
    connect \Y $procmux$1341_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1342_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1342_CMP
    connect \Y $procmux$1342_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1342_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101110
    connect \Y $procmux$1342_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1342_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101111
    connect \Y $procmux$1342_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $pmux $procmux$1344
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'11
    connect \B 6'100100
    connect \S { $procmux$1347_CTRL $procmux$1346_CTRL $procmux$1345_CTRL }
    connect \Y \st_data_size_n
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $reduce_or $procmux$1345_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$1345_CMP
    connect \Y $procmux$1345_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1345_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101011
    connect \Y $procmux$1345_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1345_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101101
    connect \Y $procmux$1345_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1345_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101100
    connect \Y $procmux$1345_CMP [2]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1345_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010100
    connect \Y $procmux$1345_CMP [3]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1345_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1011000
    connect \Y $procmux$1345_CMP [4]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $reduce_or $procmux$1346_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$1346_CMP
    connect \Y $procmux$1346_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1346_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101000
    connect \Y $procmux$1346_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1346_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101001
    connect \Y $procmux$1346_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1346_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101010
    connect \Y $procmux$1346_CMP [2]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1346_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010011
    connect \Y $procmux$1346_CMP [3]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1346_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010111
    connect \Y $procmux$1346_CMP [4]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $reduce_or $procmux$1347_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A { $procmux$1347_CMP [4:0] $procmux$1342_CMP [0] $procmux$1341_CMP [0] $procmux$1340_CMP [0] $procmux$1339_CMP [0] $procmux$1338_CMP [0] $procmux$1337_CMP [0] $procmux$1336_CMP [0] $procmux$1335_CMP [0] $procmux$1334_CMP [0] $procmux$1333_CMP [0] $procmux$1332_CMP [0] }
    connect \Y $procmux$1347_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1347_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100101
    connect \Y $procmux$1347_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1347_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100110
    connect \Y $procmux$1347_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1347_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100111
    connect \Y $procmux$1347_CMP [2]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1347_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010010
    connect \Y $procmux$1347_CMP [3]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1347_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010110
    connect \Y $procmux$1347_CMP [4]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:173.4-182.11"
  cell $pmux $procmux$1357
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12598
    connect \B { \lsu_ctrl_i [50:19] \lsu_ctrl_i [42:19] \lsu_ctrl_i [50:43] \lsu_ctrl_i [34:19] \lsu_ctrl_i [50:35] \lsu_ctrl_i [26:19] \lsu_ctrl_i [50:27] }
    connect \S { $procmux$1365_CMP $procmux$1364_CMP $procmux$1363_CMP $procmux$1362_CMP }
    connect \Y $0\ariane_pkg_data_align$func$store_unit.v:198$626.$result[31:0]$641
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:173.4-182.11"
  cell $eq $procmux$1362_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [53:52]
    connect \B 2'11
    connect \Y $procmux$1362_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:173.4-182.11"
  cell $eq $procmux$1363_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [53:52]
    connect \B 2'10
    connect \Y $procmux$1363_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:173.4-182.11"
  cell $eq $procmux$1364_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [53:52]
    connect \B 1'1
    connect \Y $procmux$1364_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:173.4-182.11"
  cell $logic_not $procmux$1365_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { 1'0 \lsu_ctrl_i [53:52] }
    connect \Y $procmux$1365_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:155.7-155.35|store_unit.v:155.3-160.6"
  cell $mux $procmux$1370
    parameter \WIDTH 1
    connect \A \st_valid_without_flush
    connect \B 1'1
    connect \S $logic_and$store_unit.v:155$639_Y
    connect \Y \valid_o
  end
  attribute \full_case 1
  attribute \src "store_unit.v:155.7-155.35|store_unit.v:155.3-160.6"
  cell $mux $procmux$1376
    parameter \WIDTH 1
    connect \A $1\st_valid[0:0]
    connect \B 1'0
    connect \S $logic_and$store_unit.v:155$639_Y
    connect \Y \st_valid
  end
  attribute \full_case 1
  attribute \src "store_unit.v:155.7-155.35|store_unit.v:155.3-160.6"
  cell $mux $procmux$1379
    parameter \WIDTH 1
    connect \A $1\pop_st_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_unit.v:155$639_Y
    connect \Y \pop_st_o
  end
  attribute \full_case 1
  attribute \src "store_unit.v:151.9-151.19|store_unit.v:151.5-152.21"
  cell $mux $procmux$1382
    parameter \WIDTH 2
    connect \A \state_q
    connect \B 2'00
    connect \S \dtlb_hit_i
    connect \Y $9\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $eq $procmux$1385_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 2'10
    connect \Y $procmux$1385_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:146.9-146.31|store_unit.v:146.5-147.21"
  cell $mux $procmux$1388
    parameter \WIDTH 2
    connect \A \state_q
    connect \B 2'00
    connect \S $logic_and$store_unit.v:146$637_Y
    connect \Y $8\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $eq $procmux$1391_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 2'11
    connect \Y $procmux$1391_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:136.10-136.19|store_unit.v:136.6-139.9"
  cell $mux $procmux$1396
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $3\pop_st_o[0:0]
    connect \S \st_ready
    connect \Y $4\pop_st_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $eq $procmux$1401_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 1'1
    connect \Y $procmux$1401_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:136.10-136.19|store_unit.v:136.6-139.9"
  cell $mux $procmux$1406
    parameter \WIDTH 2
    connect \A 2'11
    connect \B $3\state_d[1:0]
    connect \S \st_ready
    connect \Y $4\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:132.10-132.21|store_unit.v:132.6-135.9"
  cell $mux $procmux$1416
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \dtlb_hit_i
    connect \Y $3\pop_st_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:132.10-132.21|store_unit.v:132.6-135.9"
  cell $mux $procmux$1426
    parameter \WIDTH 2
    connect \A 2'10
    connect \B 2'01
    connect \S \dtlb_hit_i
    connect \Y $3\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:128.9-128.33|store_unit.v:128.5-142.21"
  cell $mux $procmux$1435
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $4\state_d[1:0]
    connect \S $logic_and$store_unit.v:128$634_Y
    connect \Y $5\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:128.9-128.33|store_unit.v:128.5-142.21"
  cell $mux $procmux$1442
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $4\pop_st_o[0:0]
    connect \S $logic_and$store_unit.v:128$634_Y
    connect \Y $5\pop_st_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:128.9-128.33|store_unit.v:128.5-142.21"
  cell $mux $procmux$1449
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$store_unit.v:128$634_Y
    connect \Y $3\translation_req_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:125.9-125.17|store_unit.v:125.5-126.22"
  cell $mux $procmux$1456
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \flush_i
    connect \Y $2\st_valid[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $logic_not $procmux$1470_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \Y $procmux$1470_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:110.9-110.16|store_unit.v:110.5-122.8"
  cell $mux $procmux$1508
    parameter \WIDTH 2
    connect \A \state_q
    connect \B $4\state_d[1:0]
    connect \S \valid_i
    connect \Y $2\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:110.9-110.16|store_unit.v:110.5-122.8"
  cell $mux $procmux$1516
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $4\pop_st_o[0:0]
    connect \S \valid_i
    connect \Y $2\pop_st_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:110.9-110.16|store_unit.v:110.5-122.8"
  cell $mux $procmux$1524
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \valid_i
    connect \Y $2\translation_req_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $pmux $procmux$1528
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$12600
    connect \B { $2\state_d[1:0] $5\state_d[1:0] $8\state_d[1:0] $9\state_d[1:0] }
    connect \S { $procmux$1470_CMP $procmux$1401_CMP $procmux$1391_CMP $procmux$1385_CMP }
    connect \Y $1\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $pmux $procmux$1533
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12602
    connect \B { $2\translation_req_o[0:0] $3\translation_req_o[0:0] 1'1 }
    connect \S { $procmux$1470_CMP $procmux$1401_CMP $auto$opt_reduce.cc:134:opt_mux$12185 }
    connect \Y \translation_req_o
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $pmux $procmux$1538
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12604
    connect \B { $2\pop_st_o[0:0] $5\pop_st_o[0:0] 1'0 }
    connect \S { $procmux$1470_CMP $procmux$1401_CMP $auto$opt_reduce.cc:134:opt_mux$12185 }
    connect \Y $1\pop_st_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $pmux $procmux$1543
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12606
    connect \B 2'10
    connect \S { $procmux$1401_CMP $auto$opt_reduce.cc:134:opt_mux$12189 }
    connect \Y \st_valid_without_flush
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $pmux $procmux$1553
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12608
    connect \B { $2\st_valid[0:0] 1'0 }
    connect \S { $procmux$1401_CMP $auto$opt_reduce.cc:134:opt_mux$12189 }
    connect \Y $1\st_valid[0:0]
  end
  attribute \src "store_unit.v:198.16-198.111"
  cell $mux $ternary$store_unit.v:198$650
    parameter \WIDTH 32
    connect \A $0\ariane_pkg_data_align$func$store_unit.v:198$626.$result[31:0]$641
    connect \B \lsu_ctrl_i [50:19]
    connect \S \instr_is_amo
    connect \Y \st_data_n
  end
  attribute \module_not_derived 1
  attribute \src "store_unit.v:256.13-270.3"
  cell \amo_buffer \i_amo_buffer
    connect \amo_op_i \amo_op_q
    connect \amo_req_o \amo_req_o
    connect \amo_resp_i \amo_resp_i
    connect \amo_valid_commit_i \amo_valid_commit_i
    connect \clk_i \clk_i
    connect \data_i \st_data_q
    connect \data_size_i \st_data_size_q
    connect \flush_i \flush_i
    connect \no_st_pending_i \no_st_pending_o
    connect \paddr_i \paddr_i
    connect \ready_o \amo_buffer_ready
    connect \rst_ni \rst_ni
    connect \valid_i \amo_buffer_valid
  end
  attribute \module_not_derived 1
  attribute \src "store_unit.v:230.15-255.3"
  cell \store_buffer \store_buffer_i
    connect \be_i \st_be_q
    connect \clk_i \clk_i
    connect \commit_i \commit_i
    connect \commit_ready_o \commit_ready_o
    connect \data_i \st_data_q
    connect \data_size_i \st_data_size_q
    connect \flush_i \flush_i
    connect \no_st_pending_o \no_st_pending_o
    connect \paddr_i \paddr_i
    connect \page_offset_i \page_offset_i
    connect \page_offset_matches_o \page_offset_matches_o
    connect \ready_o \st_ready
    connect \req_port_i \req_port_i
    connect \req_port_o \req_port_o
    connect \rst_ni \rst_ni
    connect \state_q_0 \state_q_0
    connect \state_q_1 \state_q_1
    connect \state_q_2 \state_q_2
    connect \state_q_3 \state_q_3
    connect \store_buffer_empty_o \store_buffer_empty_o
    connect \valid_i \store_buffer_valid
    connect \valid_without_flush_i \st_valid_without_flush
  end
  connect $procmux$1347_CMP [15:5] { $procmux$1332_CMP [0] $procmux$1333_CMP [0] $procmux$1334_CMP [0] $procmux$1335_CMP [0] $procmux$1336_CMP [0] $procmux$1337_CMP [0] $procmux$1338_CMP [0] $procmux$1339_CMP [0] $procmux$1340_CMP [0] $procmux$1341_CMP [0] $procmux$1342_CMP [0] }
  connect \ex_o \ex_i
  connect \result_o 0
  connect \st_be_n \lsu_ctrl_i [18:15]
  connect \store_buffer_ready \st_ready
  connect \store_state_o { \state_q_3 \state_q_2 \state_q_1 \state_q_0 }
  connect \trans_id_n \lsu_ctrl_i [2:0]
  connect \trans_id_o \trans_id_q
  connect \vaddr_o \lsu_ctrl_i [83:52]
end
