\hypertarget{union__hw__enet__atcor}{}\section{\+\_\+hw\+\_\+enet\+\_\+atcor Union Reference}
\label{union__hw__enet__atcor}\index{\+\_\+hw\+\_\+enet\+\_\+atcor@{\+\_\+hw\+\_\+enet\+\_\+atcor}}


H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+A\+T\+C\+OR -\/ Timer Correction Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+enet.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__enet__atcor_1_1__hw__enet__atcor__bitfields}{\+\_\+hw\+\_\+enet\+\_\+atcor\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__enet__atcor_af9f97b50ad2a7f43425f204d69d6e1f7}{}\label{union__hw__enet__atcor_af9f97b50ad2a7f43425f204d69d6e1f7}

\item 
struct \hyperlink{struct__hw__enet__atcor_1_1__hw__enet__atcor__bitfields}{\+\_\+hw\+\_\+enet\+\_\+atcor\+::\+\_\+hw\+\_\+enet\+\_\+atcor\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__enet__atcor_a6aa0c7d2e7c965f9a8851c91c10f5906}{}\label{union__hw__enet__atcor_a6aa0c7d2e7c965f9a8851c91c10f5906}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+A\+T\+C\+OR -\/ Timer Correction Register (RW) 

Reset value\+: 0x00000000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+enet.\+h\end{DoxyCompactItemize}
