INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ponnada mani/OneDrive/Desktop/project_6/project_6.srcs/sources_1/new/STC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light_controller_with_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ponnada mani/OneDrive/Desktop/project_6/project_6.srcs/sources_1/new/STC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_traffic_light_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ponnada mani/OneDrive/Desktop/project_6/project_6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
