{
  "instructions": [
    {
      "mnemonic": "VLSEG3E8.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Load Segment (3 fields, 8-bit)",
      "summary": "Loads 3 fields (e.g., RGB) of 8-bit elements into 3 vector registers.",
      "syntax": "VLSEG3E8.V vd, (rs1), vm",
      "encoding": { "format": "VL-Type", "binary_pattern": "000110 | 00101 | vm | rs1 | 000 | vd | 0000111", "hex_opcode": "0x07" },
      "operands": [{ "name": "vd", "desc": "Dest Group (3 regs)" }, { "name": "rs1", "desc": "Base Addr" }],
      "pseudocode": "Load 3 interleaved 8-bit streams into 3 vector registers."
    },
    {
      "mnemonic": "VSSEG3E8.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Store Segment (3 fields, 8-bit)",
      "summary": "Stores 3 vector registers (e.g., RGB) into memory as interleaved 8-bit fields.",
      "syntax": "VSSEG3E8.V vs3, (rs1), vm",
      "encoding": { "format": "VS-Type", "binary_pattern": "000110 | 00101 | vm | rs1 | 000 | vs3 | 0100111", "hex_opcode": "0x27" },
      "operands": [{ "name": "vs3", "desc": "Src Group (3 regs)" }, { "name": "rs1", "desc": "Base Addr" }],
      "pseudocode": "Store 3 vector registers as interleaved 8-bit fields."
    },
    {
      "mnemonic": "VLSEG4E8.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Load Segment (4 fields, 8-bit)",
      "summary": "Loads 4 fields (e.g., RGBA) of 8-bit elements into 4 vector registers.",
      "syntax": "VLSEG4E8.V vd, (rs1), vm",
      "encoding": { "format": "VL-Type", "binary_pattern": "000110 | 00111 | vm | rs1 | 000 | vd | 0000111", "hex_opcode": "0x07" },
      "operands": [{ "name": "vd", "desc": "Dest Group (4 regs)" }, { "name": "rs1", "desc": "Base Addr" }],
      "pseudocode": "Load 4 interleaved 8-bit streams into 4 vector registers."
    },
    {
      "mnemonic": "VSSEG4E8.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Store Segment (4 fields, 8-bit)",
      "summary": "Stores 4 vector registers (e.g., RGBA) into memory as interleaved 8-bit fields.",
      "syntax": "VSSEG4E8.V vs3, (rs1), vm",
      "encoding": { "format": "VS-Type", "binary_pattern": "000110 | 00111 | vm | rs1 | 000 | vs3 | 0100111", "hex_opcode": "0x27" },
      "operands": [{ "name": "vs3", "desc": "Src Group (4 regs)" }, { "name": "rs1", "desc": "Base Addr" }],
      "pseudocode": "Store 4 vector registers as interleaved 8-bit fields."
    },
    {
      "mnemonic": "VLSEG2E16.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Load Segment (2 fields, 16-bit)",
      "summary": "Loads 2 fields (e.g., Complex Real/Imag) of 16-bit elements.",
      "syntax": "VLSEG2E16.V vd, (rs1), vm",
      "encoding": { "format": "VL-Type", "binary_pattern": "000110 | 00011 | vm | rs1 | 101 | vd | 0000111", "hex_opcode": "0x07" },
      "operands": [{ "name": "vd", "desc": "Dest Group (2 regs)" }, { "name": "rs1", "desc": "Base Addr" }],
      "pseudocode": "Load 2 interleaved 16-bit streams."
    },
    {
      "mnemonic": "VSSEG2E16.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Store Segment (2 fields, 16-bit)",
      "summary": "Stores 2 vector registers as interleaved 16-bit fields.",
      "syntax": "VSSEG2E16.V vs3, (rs1), vm",
      "encoding": { "format": "VS-Type", "binary_pattern": "000110 | 00011 | vm | rs1 | 101 | vs3 | 0100111", "hex_opcode": "0x27" },
      "operands": [{ "name": "vs3", "desc": "Src Group (2 regs)" }, { "name": "rs1", "desc": "Base Addr" }],
      "pseudocode": "Store 2 interleaved 16-bit streams."
    },
    {
      "mnemonic": "VLE8FF.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Load 8-bit Fault-Only-First",
      "summary": "Loads 8-bit elements, suppressing faults on elements after the first. Sets VL to number of elements loaded. Critical for strings.",
      "syntax": "VLE8FF.V vd, (rs1), vm",
      "encoding": { "format": "VL-Type", "binary_pattern": "000000 | 10000 | vm | rs1 | 000 | vd | 0000111", "hex_opcode": "0x07" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "rs1", "desc": "Base Addr" }],
      "pseudocode": "vl = LoadFaultFirst(vd, rs1, 1);"
    },
    {
      "mnemonic": "VLE16FF.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Load 16-bit Fault-Only-First",
      "summary": "Loads 16-bit elements with fault suppression.",
      "syntax": "VLE16FF.V vd, (rs1), vm",
      "encoding": { "format": "VL-Type", "binary_pattern": "000000 | 10000 | vm | rs1 | 101 | vd | 0000111", "hex_opcode": "0x07" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "rs1", "desc": "Base Addr" }],
      "pseudocode": "vl = LoadFaultFirst(vd, rs1, 2);"
    },
    {
      "mnemonic": "VLE32FF.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Load 32-bit Fault-Only-First",
      "summary": "Loads 32-bit elements with fault suppression.",
      "syntax": "VLE32FF.V vd, (rs1), vm",
      "encoding": { "format": "VL-Type", "binary_pattern": "000000 | 10000 | vm | rs1 | 110 | vd | 0000111", "hex_opcode": "0x07" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "rs1", "desc": "Base Addr" }],
      "pseudocode": "vl = LoadFaultFirst(vd, rs1, 4);"
    },
    {
      "mnemonic": "VLE64FF.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Load 64-bit Fault-Only-First",
      "summary": "Loads 64-bit elements with fault suppression.",
      "syntax": "VLE64FF.V vd, (rs1), vm",
      "encoding": { "format": "VL-Type", "binary_pattern": "000000 | 10000 | vm | rs1 | 111 | vd | 0000111", "hex_opcode": "0x07" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "rs1", "desc": "Base Addr" }],
      "pseudocode": "vl = LoadFaultFirst(vd, rs1, 8);"
    },
    {
      "mnemonic": "VAMOADDW.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Atomic Add Word",
      "summary": "Atomically adds elements from vs2 to memory addresses in rs1 (indexed by vs2? No, rs1 is base, vs2 is index).",
      "syntax": "VAMOADDW.V vd, (rs1), vs2, vm",
      "encoding": { "format": "VAMO", "binary_pattern": "000001 | 00000 | vm | rs1 | 110 | vd | 0101111", "hex_opcode": "0x2F" },
      "operands": [{ "name": "vd", "desc": "Dest (Old Val)" }, { "name": "rs1", "desc": "Base" }, { "name": "vs2", "desc": "Index" }],
      "pseudocode": "AtomicAdd(rs1 + vs2[i], vd[i]);"
    },
    {
      "mnemonic": "VAMOADDD.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Atomic Add Doubleword",
      "summary": "Atomically adds elements from vs2 to memory addresses (64-bit).",
      "syntax": "VAMOADDD.V vd, (rs1), vs2, vm",
      "encoding": { "format": "VAMO", "binary_pattern": "000001 | 00000 | vm | rs1 | 111 | vd | 0101111", "hex_opcode": "0x2F" },
      "operands": [{ "name": "vd", "desc": "Dest (Old Val)" }, { "name": "rs1", "desc": "Base" }, { "name": "vs2", "desc": "Index" }],
      "pseudocode": "AtomicAdd(rs1 + vs2[i], vd[i]);"
    },
    {
      "mnemonic": "VAMOANDW.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Atomic AND Word",
      "summary": "Atomically ANDs elements.",
      "syntax": "VAMOANDW.V vd, (rs1), vs2, vm",
      "encoding": { "format": "VAMO", "binary_pattern": "000001 | 01100 | vm | rs1 | 110 | vd | 0101111", "hex_opcode": "0x2F" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "rs1", "desc": "Base" }, { "name": "vs2", "desc": "Index" }],
      "pseudocode": "AtomicAnd(rs1 + vs2[i], vd[i]);"
    },
    {
      "mnemonic": "VAMOANDD.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Atomic AND Doubleword",
      "summary": "Atomically ANDs elements (64-bit).",
      "syntax": "VAMOANDD.V vd, (rs1), vs2, vm",
      "encoding": { "format": "VAMO", "binary_pattern": "000001 | 01100 | vm | rs1 | 111 | vd | 0101111", "hex_opcode": "0x2F" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "rs1", "desc": "Base" }, { "name": "vs2", "desc": "Index" }],
      "pseudocode": "AtomicAnd(rs1 + vs2[i], vd[i]);"
    },
    {
      "mnemonic": "VAMOORW.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Atomic OR Word",
      "summary": "Atomically ORs elements.",
      "syntax": "VAMOORW.V vd, (rs1), vs2, vm",
      "encoding": { "format": "VAMO", "binary_pattern": "000001 | 01000 | vm | rs1 | 110 | vd | 0101111", "hex_opcode": "0x2F" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "rs1", "desc": "Base" }, { "name": "vs2", "desc": "Index" }],
      "pseudocode": "AtomicOr(rs1 + vs2[i], vd[i]);"
    },
    {
      "mnemonic": "VAMOORD.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Atomic OR Doubleword",
      "summary": "Atomically ORs elements (64-bit).",
      "syntax": "VAMOORD.V vd, (rs1), vs2, vm",
      "encoding": { "format": "VAMO", "binary_pattern": "000001 | 01000 | vm | rs1 | 111 | vd | 0101111", "hex_opcode": "0x2F" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "rs1", "desc": "Base" }, { "name": "vs2", "desc": "Index" }],
      "pseudocode": "AtomicOr(rs1 + vs2[i], vd[i]);"
    },
    {
      "mnemonic": "VAMOXORW.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Atomic XOR Word",
      "summary": "Atomically XORs elements.",
      "syntax": "VAMOXORW.V vd, (rs1), vs2, vm",
      "encoding": { "format": "VAMO", "binary_pattern": "000001 | 00100 | vm | rs1 | 110 | vd | 0101111", "hex_opcode": "0x2F" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "rs1", "desc": "Base" }, { "name": "vs2", "desc": "Index" }],
      "pseudocode": "AtomicXor(rs1 + vs2[i], vd[i]);"
    },
    {
      "mnemonic": "VAMOXORD.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Atomic XOR Doubleword",
      "summary": "Atomically XORs elements (64-bit).",
      "syntax": "VAMOXORD.V vd, (rs1), vs2, vm",
      "encoding": { "format": "VAMO", "binary_pattern": "000001 | 00100 | vm | rs1 | 111 | vd | 0101111", "hex_opcode": "0x2F" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "rs1", "desc": "Base" }, { "name": "vs2", "desc": "Index" }],
      "pseudocode": "AtomicXor(rs1 + vs2[i], vd[i]);"
    },
    {
      "mnemonic": "VAMOMAXW.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Atomic Max Word",
      "summary": "Atomic Max (Signed).",
      "syntax": "VAMOMAXW.V vd, (rs1), vs2, vm",
      "encoding": { "format": "VAMO", "binary_pattern": "000001 | 10100 | vm | rs1 | 110 | vd | 0101111", "hex_opcode": "0x2F" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "rs1", "desc": "Base" }, { "name": "vs2", "desc": "Index" }],
      "pseudocode": "AtomicMax(rs1 + vs2[i], vd[i]);"
    },
    {
      "mnemonic": "VAMOMAXD.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Atomic Max Doubleword",
      "summary": "Atomic Max (Signed, 64-bit).",
      "syntax": "VAMOMAXD.V vd, (rs1), vs2, vm",
      "encoding": { "format": "VAMO", "binary_pattern": "000001 | 10100 | vm | rs1 | 111 | vd | 0101111", "hex_opcode": "0x2F" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "rs1", "desc": "Base" }, { "name": "vs2", "desc": "Index" }],
      "pseudocode": "AtomicMax(rs1 + vs2[i], vd[i]);"
    },
    {
      "mnemonic": "VAMOMINW.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Atomic Min Word",
      "summary": "Atomic Min (Signed).",
      "syntax": "VAMOMINW.V vd, (rs1), vs2, vm",
      "encoding": { "format": "VAMO", "binary_pattern": "000001 | 10000 | vm | rs1 | 110 | vd | 0101111", "hex_opcode": "0x2F" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "rs1", "desc": "Base" }, { "name": "vs2", "desc": "Index" }],
      "pseudocode": "AtomicMin(rs1 + vs2[i], vd[i]);"
    },
    {
      "mnemonic": "VAMOMIND.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Atomic Min Doubleword",
      "summary": "Atomic Min (Signed, 64-bit).",
      "syntax": "VAMOMIND.V vd, (rs1), vs2, vm",
      "encoding": { "format": "VAMO", "binary_pattern": "000001 | 10000 | vm | rs1 | 111 | vd | 0101111", "hex_opcode": "0x2F" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "rs1", "desc": "Base" }, { "name": "vs2", "desc": "Index" }],
      "pseudocode": "AtomicMin(rs1 + vs2[i], vd[i]);"
    },
    {
      "mnemonic": "VAMOMAXU.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Atomic Max Unsigned",
      "summary": "Atomic Max (Unsigned, Width implicit).",
      "syntax": "VAMOMAXU.V vd, (rs1), vs2, vm",
      "encoding": { "format": "VAMO", "binary_pattern": "000001 | 11100 | vm | rs1 | width | vd | 0101111", "hex_opcode": "0x2F" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "rs1", "desc": "Base" }, { "name": "vs2", "desc": "Index" }],
      "pseudocode": "AtomicMaxU(rs1 + vs2[i], vd[i]);"
    },
    {
      "mnemonic": "VAMOMINU.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Atomic Min Unsigned",
      "summary": "Atomic Min (Unsigned, Width implicit).",
      "syntax": "VAMOMINU.V vd, (rs1), vs2, vm",
      "encoding": { "format": "VAMO", "binary_pattern": "000001 | 11000 | vm | rs1 | width | vd | 0101111", "hex_opcode": "0x2F" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "rs1", "desc": "Base" }, { "name": "vs2", "desc": "Index" }],
      "pseudocode": "AtomicMinU(rs1 + vs2[i], vd[i]);"
    },
    {
      "mnemonic": "VSLIDE1UP.VX",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Slide One Element Up",
      "summary": "Moves elements up by 1, injecting scalar into index 0.",
      "syntax": "VSLIDE1UP.VX vd, vs2, rs1, vm",
      "encoding": { "format": "OPIVX", "binary_pattern": "001110 | vm | vs2 | rs1 | 110 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "vs2", "desc": "Src Vec" }, { "name": "rs1", "desc": "Scalar" }],
      "pseudocode": "vd[0] = rs1; vd[i] = vs2[i-1];"
    },
    {
      "mnemonic": "VSLIDE1DOWN.VX",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Slide One Element Down",
      "summary": "Moves elements down by 1, injecting scalar into top index.",
      "syntax": "VSLIDE1DOWN.VX vd, vs2, rs1, vm",
      "encoding": { "format": "OPIVX", "binary_pattern": "001111 | vm | vs2 | rs1 | 110 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "vs2", "desc": "Src Vec" }, { "name": "rs1", "desc": "Scalar" }],
      "pseudocode": "vd[i] = vs2[i+1]; vd[vl-1] = rs1;"
    },
    {
      "mnemonic": "VFREDOSUM.VS",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Ordered Float Reduction Sum",
      "summary": "Sums float vector elements in exact order (0 to vl-1).",
      "syntax": "VFREDOSUM.VS vd, vs2, vs1, vm",
      "encoding": { "format": "OPFVV", "binary_pattern": "000011 | vm | vs2 | vs1 | 001 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Scalar Dest" }, { "name": "vs2", "desc": "Vector" }, { "name": "vs1", "desc": "Start" }],
      "pseudocode": "vd[0] = vs1[0]; for i in 0..vl-1: vd[0] += vs2[i];"
    },
    {
      "mnemonic": "VFWREDUSUM.VS",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Widening Unordered Float Reduction Sum",
      "summary": "Sums N-bit floats into 2*N-bit scalar accumulator (Unordered).",
      "syntax": "VFWREDUSUM.VS vd, vs2, vs1, vm",
      "encoding": { "format": "OPFVV", "binary_pattern": "110001 | vm | vs2 | vs1 | 001 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Wide Dest" }, { "name": "vs2", "desc": "Narrow Vec" }, { "name": "vs1", "desc": "Wide Start" }],
      "pseudocode": "vd[0] = vs1[0] + sum(vs2[*]);"
    },
    {
      "mnemonic": "VFWREDOSUM.VS",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Widening Ordered Float Reduction Sum",
      "summary": "Sums N-bit floats into 2*N-bit scalar accumulator (Ordered).",
      "syntax": "VFWREDOSUM.VS vd, vs2, vs1, vm",
      "encoding": { "format": "OPFVV", "binary_pattern": "110011 | vm | vs2 | vs1 | 001 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Wide Dest" }, { "name": "vs2", "desc": "Narrow Vec" }, { "name": "vs1", "desc": "Wide Start" }],
      "pseudocode": "vd[0] = vs1[0]; for i: vd[0] += extend(vs2[i]);"
    },
    {
      "mnemonic": "VMERGE.VXM",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Merge Scalar",
      "summary": "Merges integer scalar vs vector based on mask.",
      "syntax": "VMERGE.VXM vd, vs2, rs1, v0",
      "encoding": { "format": "OPIVX", "binary_pattern": "010111 | 0 | vs2 | rs1 | 100 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "vs2", "desc": "False" }, { "name": "rs1", "desc": "True (Scalar)" }],
      "pseudocode": "vd[i] = v0[i] ? rs1 : vs2[i];"
    },
    {
      "mnemonic": "VMERGE.VIM",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Merge Immediate",
      "summary": "Merges immediate vs vector based on mask.",
      "syntax": "VMERGE.VIM vd, vs2, imm, v0",
      "encoding": { "format": "OPIVI", "binary_pattern": "010111 | 0 | vs2 | imm | 011 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "vs2", "desc": "False" }, { "name": "imm", "desc": "True (Imm)" }],
      "pseudocode": "vd[i] = v0[i] ? imm : vs2[i];"
    },
    {
      "mnemonic": "SHA512SIG0",
      "architecture": "RISC-V",
      "extension": "Zknh (Scalar Crypto)",
      "full_name": "SHA-512 Sigma0",
      "summary": "Performs SHA-512 Sigma0 transformation (RV64).",
      "syntax": "SHA512SIG0 rd, rs1",
      "encoding": { "format": "R-Type", "binary_pattern": "0001000 | 00110 | rs1 | 001 | rd | 0010011", "hex_opcode": "0x13" },
      "operands": [{ "name": "rd", "desc": "Dest" }, { "name": "rs1", "desc": "Src" }],
      "pseudocode": "rd = sigma0_512(rs1);"
    },
    {
      "mnemonic": "SHA512SIG1",
      "architecture": "RISC-V",
      "extension": "Zknh (Scalar Crypto)",
      "full_name": "SHA-512 Sigma1",
      "summary": "Performs SHA-512 Sigma1 transformation (RV64).",
      "syntax": "SHA512SIG1 rd, rs1",
      "encoding": { "format": "R-Type", "binary_pattern": "0001000 | 00111 | rs1 | 001 | rd | 0010011", "hex_opcode": "0x13" },
      "operands": [{ "name": "rd", "desc": "Dest" }, { "name": "rs1", "desc": "Src" }],
      "pseudocode": "rd = sigma1_512(rs1);"
    },
    {
      "mnemonic": "SHA512SUM0",
      "architecture": "RISC-V",
      "extension": "Zknh (Scalar Crypto)",
      "full_name": "SHA-512 Sum0",
      "summary": "Performs SHA-512 Sum0 transformation (RV64).",
      "syntax": "SHA512SUM0 rd, rs1",
      "encoding": { "format": "R-Type", "binary_pattern": "0001000 | 00100 | rs1 | 001 | rd | 0010011", "hex_opcode": "0x13" },
      "operands": [{ "name": "rd", "desc": "Dest" }, { "name": "rs1", "desc": "Src" }],
      "pseudocode": "rd = sum0_512(rs1);"
    },
    {
      "mnemonic": "SHA512SUM1",
      "architecture": "RISC-V",
      "extension": "Zknh (Scalar Crypto)",
      "full_name": "SHA-512 Sum1",
      "summary": "Performs SHA-512 Sum1 transformation (RV64).",
      "syntax": "SHA512SUM1 rd, rs1",
      "encoding": { "format": "R-Type", "binary_pattern": "0001000 | 00101 | rs1 | 001 | rd | 0010011", "hex_opcode": "0x13" },
      "operands": [{ "name": "rd", "desc": "Dest" }, { "name": "rs1", "desc": "Src" }],
      "pseudocode": "rd = sum1_512(rs1);"
    },
    {
      "mnemonic": "VLE8.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Load Element (8-bit)",
      "summary": "Loads a vector of 8-bit elements from memory.",
      "syntax": "VLE8.V vd, (rs1), vm",
      "encoding": { "format": "VL-Type", "binary_pattern": "000000 | mop | vm | rs1 | 000 | vd | 0000111", "hex_opcode": "0x07" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "rs1", "desc": "Base Address" }],
      "pseudocode": "foreach(i < vl): vd[i] = M[rs1 + i];"
    },
    {
      "mnemonic": "VLE16.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Load Element (16-bit)",
      "summary": "Loads a vector of 16-bit elements from memory.",
      "syntax": "VLE16.V vd, (rs1), vm",
      "encoding": { "format": "VL-Type", "binary_pattern": "000000 | mop | vm | rs1 | 101 | vd | 0000111", "hex_opcode": "0x07" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "rs1", "desc": "Base Address" }],
      "pseudocode": "foreach(i < vl): vd[i] = M[rs1 + i*2];"
    },
    {
      "mnemonic": "VLE64.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Load Element (64-bit)",
      "summary": "Loads a vector of 64-bit elements from memory.",
      "syntax": "VLE64.V vd, (rs1), vm",
      "encoding": { "format": "VL-Type", "binary_pattern": "000000 | mop | vm | rs1 | 111 | vd | 0000111", "hex_opcode": "0x07" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "rs1", "desc": "Base Address" }],
      "pseudocode": "foreach(i < vl): vd[i] = M[rs1 + i*8];"
    },
    {
      "mnemonic": "VSE8.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Store Element (8-bit)",
      "summary": "Stores a vector of 8-bit elements to memory.",
      "syntax": "VSE8.V vs3, (rs1), vm",
      "encoding": { "format": "VS-Type", "binary_pattern": "000000 | mop | vm | rs1 | 000 | vs3 | 0100111", "hex_opcode": "0x27" },
      "operands": [{ "name": "vs3", "desc": "Source" }, { "name": "rs1", "desc": "Base Address" }],
      "pseudocode": "foreach(i < vl): M[rs1 + i] = vs3[i];"
    },
    {
      "mnemonic": "VSE16.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Store Element (16-bit)",
      "summary": "Stores a vector of 16-bit elements to memory.",
      "syntax": "VSE16.V vs3, (rs1), vm",
      "encoding": { "format": "VS-Type", "binary_pattern": "000000 | mop | vm | rs1 | 101 | vs3 | 0100111", "hex_opcode": "0x27" },
      "operands": [{ "name": "vs3", "desc": "Source" }, { "name": "rs1", "desc": "Base Address" }],
      "pseudocode": "foreach(i < vl): M[rs1 + i*2] = vs3[i];"
    },
    {
      "mnemonic": "VSE64.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Store Element (64-bit)",
      "summary": "Stores a vector of 64-bit elements to memory.",
      "syntax": "VSE64.V vs3, (rs1), vm",
      "encoding": { "format": "VS-Type", "binary_pattern": "000000 | mop | vm | rs1 | 111 | vs3 | 0100111", "hex_opcode": "0x27" },
      "operands": [{ "name": "vs3", "desc": "Source" }, { "name": "rs1", "desc": "Base Address" }],
      "pseudocode": "foreach(i < vl): M[rs1 + i*8] = vs3[i];"
    },
    {
      "mnemonic": "VMV1R.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Move 1 Register (Whole)",
      "summary": "Moves a single vector register to another, ignoring VL and VTYPE (used for spilling).",
      "syntax": "VMV1R.V vd, vs2",
      "encoding": { "format": "OPVI", "binary_pattern": "100111 | 1 | vs2 | 00000 | 010 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest" }, { "name": "vs2", "desc": "Source" }],
      "pseudocode": "vd = vs2; // Copies entire register content"
    },
    {
      "mnemonic": "VMV2R.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Move 2 Registers (Whole)",
      "summary": "Moves 2 consecutive vector registers, ignoring VL and VTYPE.",
      "syntax": "VMV2R.V vd, vs2",
      "encoding": { "format": "OPVI", "binary_pattern": "100111 | 1 | vs2 | 00001 | 010 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest Group" }, { "name": "vs2", "desc": "Source Group" }],
      "pseudocode": "vd[0:1] = vs2[0:1];"
    },
    {
      "mnemonic": "VMV4R.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Move 4 Registers (Whole)",
      "summary": "Moves 4 consecutive vector registers, ignoring VL and VTYPE.",
      "syntax": "VMV4R.V vd, vs2",
      "encoding": { "format": "OPVI", "binary_pattern": "100111 | 1 | vs2 | 00011 | 010 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest Group" }, { "name": "vs2", "desc": "Source Group" }],
      "pseudocode": "vd[0:3] = vs2[0:3];"
    },
    {
      "mnemonic": "VMV8R.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Move 8 Registers (Whole)",
      "summary": "Moves 8 consecutive vector registers, ignoring VL and VTYPE.",
      "syntax": "VMV8R.V vd, vs2",
      "encoding": { "format": "OPVI", "binary_pattern": "100111 | 1 | vs2 | 00111 | 010 | vd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "vd", "desc": "Dest Group" }, { "name": "vs2", "desc": "Source Group" }],
      "pseudocode": "vd[0:7] = vs2[0:7];"
    },
    {
      "mnemonic": "VSETIVLI",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Set VL Immediate",
      "summary": "Sets vector length (VL) and type (VTYPE) using a 5-bit immediate for the requested length.",
      "syntax": "VSETIVLI rd, uimm, vtypei",
      "encoding": { "format": "V-Type", "binary_pattern": "11 | zimm[10:0] | uimm | 111 | rd | 1010111", "hex_opcode": "0x57" },
      "operands": [{ "name": "rd", "desc": "Dest (New VL)" }, { "name": "uimm", "desc": "Req VL (Imm)" }, { "name": "vtypei", "desc": "Config" }],
      "pseudocode": "vl = set_config(uimm, vtypei); R[rd] = vl;"
    },
    {
      "mnemonic": "VLM.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Load Mask",
      "summary": "Loads a vector mask register from memory.",
      "syntax": "VLM.V vd, (rs1)",
      "encoding": { "format": "VL-Type", "binary_pattern": "000000 | 01011 | 1 | rs1 | 000 | vd | 0000111", "hex_opcode": "0x07" },
      "operands": [{ "name": "vd", "desc": "Dest Mask" }, { "name": "rs1", "desc": "Base Address" }],
      "pseudocode": "vd = LoadMask(rs1);"
    },
    {
      "mnemonic": "VSM.V",
      "architecture": "RISC-V",
      "extension": "V (Vector)",
      "full_name": "Vector Store Mask",
      "summary": "Stores a vector mask register to memory.",
      "syntax": "VSM.V vs3, (rs1)",
      "encoding": { "format": "VS-Type", "binary_pattern": "000000 | 01011 | 1 | rs1 | 000 | vs3 | 0100111", "hex_opcode": "0x27" },
      "operands": [{ "name": "vs3", "desc": "Src Mask" }, { "name": "rs1", "desc": "Base Address" }],
      "pseudocode": "StoreMask(rs1, vs3);"
    }
  ]
}
