set NETLIST_CACHE(SequenceCounter,cells) {{schematic Flipflop}}
set netlist_props verilog
set netlist_level 1000
set NETLIST_CACHE(SequenceCounter,version) MMI_SUE4.4.0
set NETLIST_CACHE(SequenceCounter) {{module SequenceCounter (CLOCK, T, reset);} {	input		CLOCK;} {	input		reset;} {	output	[7:0]	T;} { } {	Flipflop Flipflop(.clock_in(CLOCK), .Q(T[0]), .D(T[7]), } {		.reset(reset), .reset_value(1'b1));} {	Flipflop Flipflop_1(.clock_in(CLOCK), .D(T[0]), .Q(T[1]), } {		.reset_value(1'b0), .reset(reset));} {	Flipflop Flipflop_2(.clock_in(CLOCK), .D(T[1]), .Q(T[2]), } {		.reset_value(1'b0), .reset(reset));} {	Flipflop Flipflop_3(.clock_in(CLOCK), .D(T[2]), .Q(T[3]), } {		.reset_value(1'b0), .reset(reset));} {	Flipflop Flipflop_4(.clock_in(CLOCK), .D(T[3]), .Q(T[4]), } {		.reset_value(1'b0), .reset(reset));} {	Flipflop Flipflop_5(.clock_in(CLOCK), .D(T[4]), .Q(T[5]), } {		.reset_value(1'b0), .reset(reset));} {	Flipflop Flipflop_6(.clock_in(CLOCK), .D(T[5]), .Q(T[6]), } {		.reset_value(1'b0), .reset(reset));} {	Flipflop Flipflop_7(.clock_in(CLOCK), .D(T[6]), .Q(T[7]), } {		.reset_value(1'b0), .reset(reset));} {} {endmodule		// SequenceCounter} {}}
set NETLIST_CACHE(SequenceCounter,names) {{1060 270 {0 T[0]}} {1480 480 {1 1'b0}} {3240 270 {1 T[7]}} {1760 480 {1 1'b0}} {3060 370 {0 1'b0}} {860 320 {0 CLOCK}} {1780 310 {0 Flipflop_3}} {2980 270 {0 T[6]}} {2550 270 {1 T[5]}} {2700 480 {1 1'b0}} {1970 320 {0 CLOCK}} {2370 370 {0 1'b0}} {2720 310 {0 Flipflop_6}} {3150 370 {0 reset}} {790 320 {1 CLOCK}} {1120 270 {0 T[0]}} {1400 270 {0 T[1]}} {2460 370 {0 reset}} {940 370 {0 1'b1}} {2880 270 {1 T[6]}} {2170 270 {0 T[4]}} {1640 270 {1 T[2]}} {1030 370 {0 reset}} {2290 270 {0 T[4]}} {1200 480 {1 1'b0}} {1220 310 {0 Flipflop_1}} {1500 310 {0 Flipflop_2}} {1880 270 {0 T[3]}} {2790 370 {0 reset}} {1680 320 {0 CLOCK}} {3060 480 {1 1'b0}} {2820 270 {0 T[6]}} {3080 310 {0 Flipflop_7}} {860 270 {0 T[7]}} {2620 320 {0 CLOCK}} {2230 270 {1 T[4]}} {940 470 {1 1'b1}} {2370 480 {1 1'b0}} {2050 370 {0 1'b0}} {2390 310 {0 Flipflop_5}} {1970 270 {0 T[3]}} {1480 370 {0 1'b0}} {2980 320 {0 CLOCK}} {1760 370 {0 1'b0}} {2140 370 {0 reset}} {960 310 {0 Flipflop}} {2700 370 {0 1'b0}} {1290 370 {0 reset}} {1320 270 {0 T[1]}} {1570 370 {0 reset}} {1030 480 {1 reset}} {1600 270 {0 T[2]}} {1850 370 {0 reset}} {1120 320 {0 CLOCK}} {1400 320 {0 CLOCK}} {3180 270 {0 T[7]}} {1680 270 {0 T[2]}} {2490 270 {0 T[5]}} {2290 320 {0 CLOCK}} {2050 480 {1 1'b0}} {1090 270 {1 T[0]}} {2620 270 {0 T[5]}} {1370 270 {1 T[1]}} {2070 310 {0 Flipflop_4}} {1200 370 {0 1'b0}} {1930 270 {1 T[3]}}}
set NETLIST_CACHE(SequenceCounter,wires) {{830 270 860 270 T[7]} {1200 370 1200 480 1'b0} {1480 370 1480 480 1'b0} {1570 370 1570 420 reset} {1030 420 1290 420 reset} {1290 370 1290 420 reset} {1760 370 1760 480 1'b0} {1850 370 1850 420 reset} {1290 420 1570 420 reset} {1570 420 1850 420 reset} {1030 370 1030 420 reset} {1030 420 1030 480 reset} {940 370 940 470 1'b1} {1060 270 1090 270 T[0]} {1090 270 1120 270 T[0]} {1320 270 1370 270 T[1]} {1370 270 1400 270 T[1]} {1600 270 1640 270 T[2]} {1640 270 1680 270 T[2]} {1880 270 1930 270 T[3]} {1930 270 1970 270 T[3]} {2140 370 2140 420 reset} {2050 370 2050 480 1'b0} {860 320 1120 320 CLOCK} {1120 320 1400 320 CLOCK} {1400 320 1680 320 CLOCK} {2460 370 2460 420 reset} {2370 370 2370 480 1'b0} {2170 270 2230 270 T[4]} {2230 270 2290 270 T[4]} {830 180 3370 180 T[7]} {830 180 830 270 T[7]} {2790 370 2790 420 reset} {2700 370 2700 480 1'b0} {2490 270 2550 270 T[5]} {2550 270 2620 270 T[5]} {3180 270 3240 270 T[7]} {3150 370 3150 420 reset} {3060 370 3060 480 1'b0} {2820 270 2880 270 T[6]} {2880 270 2980 270 T[6]} {3240 270 3370 270 T[7]} {3370 180 3370 270 T[7]} {1850 420 2140 420 reset} {2140 420 2460 420 reset} {2460 420 2790 420 reset} {2790 420 3150 420 reset} {1680 320 1970 320 CLOCK} {1970 320 2290 320 CLOCK} {2290 320 2620 320 CLOCK} {2620 320 2980 320 CLOCK} {790 320 860 320 CLOCK}}
