 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : reciprocal
Version: U-2022.12
Date   : Fri May 19 03:22:39 2023
****************************************

Operating Conditions: WCCOM   Library: fsa0m_a_generic_core_ss1p62v125c
Wire Load Model Mode: enclosed

  Startpoint: a_multiply_r_reg[23]
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: b_multiply_r_reg[31]
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reciprocal         G200K                 fsa0m_a_generic_core_tt1p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.50       0.50
  a_multiply_r_reg[23]/CK (QDFFRBN)        0.00       0.50 r
  a_multiply_r_reg[23]/Q (QDFFRBN)         0.59       1.09 r
  U359/O (INV2)                            0.21       1.30 f
  U673/O (INV4)                            0.25       1.55 r
  U724/O (XNR2HS)                          0.54       2.10 r
  U651/O (BUF2)                            0.34       2.44 r
  U767/O (ND2T)                            0.13       2.57 f
  U326/O (BUF1)                            0.37       2.94 f
  U951/O (OAI22S)                          0.22       3.16 r
  U952/S (FA1S)                            0.43       3.59 f
  U1091/CO (FA1S)                          0.41       4.00 f
  U735/S (FA1S)                            0.55       4.55 r
  U1089/S (FA1S)                           0.44       4.98 f
  U743/CO (FA1S)                           0.44       5.42 f
  U1179/CO (FA1S)                          0.41       5.84 f
  U1312/S (FA1S)                           0.61       6.44 r
  U375/O (NR2)                             0.17       6.61 f
  U1234/O (NR2)                            0.24       6.85 r
  U464/O (ND2)                             0.16       7.01 f
  U1463/O (NR2)                            0.18       7.19 r
  U2196/O (AOI12HS)                        0.13       7.32 f
  U2456/O (OAI12HS)                        0.29       7.61 r
  U2470/O (AOI12HS)                        0.19       7.80 f
  U2479/O (OAI12H)                         0.22       8.02 r
  U2487/O (AOI12HS)                        0.17       8.19 f
  U2492/O (OAI12H)                         0.23       8.42 r
  U2553/O (AOI12H)                         0.12       8.55 f
  U394/O (OAI12H)                          0.20       8.74 r
  U2609/O (AOI12HS)                        0.17       8.91 f
  U2634/O (OAI12H)                         0.21       9.13 r
  U2655/O (AOI12HS)                        0.17       9.30 f
  U2674/O (OAI12H)                         0.21       9.51 r
  U3103/O (AOI12HS)                        0.15       9.66 f
  U750/O (OAI12HS)                         0.22       9.89 r
  U3168/O (XNR2HS)                         0.15      10.04 r
  U382/O (ND2)                             0.13      10.17 f
  U442/O (ND2)                             0.13      10.30 r
  b_multiply_r_reg[31]/D (QDFFRBN)         0.00      10.30 r
  data arrival time                                  10.30

  clock i_clk (rise edge)                 10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  b_multiply_r_reg[31]/CK (QDFFRBN)        0.00      10.40 r
  library setup time                      -0.10      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
