
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>MIPS: Fix VZ probe gas errors with binutils &lt;2.24 - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    MIPS: Fix VZ probe gas errors with binutils &lt;2.24</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=31692">James Hogan</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>May 16, 2016, 11:50 a.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;1463399404-10978-1-git-send-email-james.hogan@imgtec.com&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/9102161/mbox/"
   >mbox</a>
|
   <a href="/patch/9102161/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/9102161/">/patch/9102161/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
X-Original-To: patchwork-LKML@patchwork.kernel.org
Delivered-To: patchwork-parsemail@patchwork1.web.kernel.org
Received: from mail.kernel.org (mail.kernel.org [198.145.29.136])
	by patchwork1.web.kernel.org (Postfix) with ESMTP id A833E9F1C1
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Mon, 16 May 2016 11:51:13 +0000 (UTC)
Received: from mail.kernel.org (localhost [127.0.0.1])
	by mail.kernel.org (Postfix) with ESMTP id DEDBF20166
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Mon, 16 May 2016 11:51:11 +0000 (UTC)
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.kernel.org (Postfix) with ESMTP id DFA322026C
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Mon, 16 May 2016 11:51:09 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1752516AbcEPLvF (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Mon, 16 May 2016 07:51:05 -0400
Received: from mailapp01.imgtec.com ([195.59.15.196]:27311 &quot;EHLO
	mailapp01.imgtec.com&quot; rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1750923AbcEPLvC (ORCPT
	&lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Mon, 16 May 2016 07:51:02 -0400
Received: from hhmail02.hh.imgtec.org (unknown [10.100.10.20])
	by Websense Email with ESMTPS id 4FF903FBA2237;
	Mon, 16 May 2016 12:50:55 +0100 (IST)
Received: from LEMAIL01.le.imgtec.org (192.168.152.62) by
	hhmail02.hh.imgtec.org (10.100.10.20) with Microsoft SMTP Server
	(TLS) id 14.3.266.1; Mon, 16 May 2016 12:50:58 +0100
Received: from jhogan-linux.le.imgtec.org (192.168.154.110) by
	LEMAIL01.le.imgtec.org (192.168.152.62) with Microsoft SMTP Server
	(TLS) id 14.3.266.1; Mon, 16 May 2016 12:50:57 +0100
From: James Hogan &lt;james.hogan@imgtec.com&gt;
To: Ralf Baechle &lt;ralf@linux-mips.org&gt;
CC: Guenter Roeck &lt;private@roeck-us.net&gt;,
	&lt;linux-kernel@vger.kernel.org&gt;, &lt;linux-next@vger.kernel.org&gt;,
	James Hogan &lt;james.hogan@imgtec.com&gt;, &lt;linux-mips@linux-mips.org&gt;
Subject: [PATCH] MIPS: Fix VZ probe gas errors with binutils &lt;2.24
Date: Mon, 16 May 2016 12:50:04 +0100
Message-ID: &lt;1463399404-10978-1-git-send-email-james.hogan@imgtec.com&gt;
X-Mailer: git-send-email 2.4.10
In-Reply-To: &lt;57374216.10307@roeck-us.net&gt;
References: &lt;57374216.10307@roeck-us.net&gt;
MIME-Version: 1.0
Content-Type: text/plain
X-Originating-IP: [192.168.154.110]
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Spam-Status: No, score=-8.3 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_HI, 
	RP_MATCHES_RCVD,
	UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=31692">James Hogan</a> - May 16, 2016, 11:50 a.m.</div>
<pre class="content">
The VZ guest register &amp; TLB access macros introduced in commit &quot;MIPS:
Add guest CP0 accessors&quot; use VZ ASE specific instructions that aren&#39;t
understood by versions of binutils prior to 2.24.

Add a check for whether the toolchain supports the -mvirt option,
similar to the MSA toolchain check, and implement the accessors using
.word if not.

Due to difficulty in converting compiler specified registers (e.g. &quot;$3&quot;)
to usable numbers (e.g. &quot;3&quot;) in inline asm, we need to copy to/from a
temporary register, namely the assembler temporary (at/$1), and specify
guest CP0 registers numerically in the gc0 macros.

Fixes: 7eb91118227d (&quot;MIPS: Add guest CP0 accessors&quot;)
<span class="signed-off-by">Signed-off-by: James Hogan &lt;james.hogan@imgtec.com&gt;</span>
Reported-by: Guenter Roeck &lt;linux@roeck-us.net&gt;
Cc: Ralf Baechle &lt;ralf@linux-mips.org&gt;
Cc: linux-mips@linux-mips.org
---
Ralf: If it isn&#39;t too late, can this to be squashed into the &quot;MIPS: Add
guest CP0 accessors&quot; commit?
---
 arch/mips/Makefile               |   2 +
 arch/mips/include/asm/mipsregs.h | 475 ++++++++++++++++++++++++---------------
 2 files changed, 296 insertions(+), 181 deletions(-)
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/mips/Makefile b/arch/mips/Makefile</span>
<span class="p_header">index c0b002a09bef..efd7a9dc93c4 100644</span>
<span class="p_header">--- a/arch/mips/Makefile</span>
<span class="p_header">+++ b/arch/mips/Makefile</span>
<span class="p_chunk">@@ -200,6 +200,8 @@</span> <span class="p_context"> ifeq ($(CONFIG_CPU_HAS_MSA),y)</span>
 toolchain-msa				:= $(call cc-option-yn,$(mips-cflags) -mhard-float -mfp64 -Wa$(comma)-mmsa)
 cflags-$(toolchain-msa)			+= -DTOOLCHAIN_SUPPORTS_MSA
 endif
<span class="p_add">+toolchain-virt				:= $(call cc-option-yn,$(mips-cflags) -mvirt)</span>
<span class="p_add">+cflags-$(toolchain-virt)		+= -DTOOLCHAIN_SUPPORTS_VIRT</span>
 
 cflags-$(CONFIG_MIPS_COMPACT_BRANCHES_NEVER)	+= -mcompact-branches=never
 cflags-$(CONFIG_MIPS_COMPACT_BRANCHES_OPTIMAL)	+= -mcompact-branches=optimal
<span class="p_header">diff --git a/arch/mips/include/asm/mipsregs.h b/arch/mips/include/asm/mipsregs.h</span>
<span class="p_header">index 1019de6bb2a8..25d01577d0b5 100644</span>
<span class="p_header">--- a/arch/mips/include/asm/mipsregs.h</span>
<span class="p_header">+++ b/arch/mips/include/asm/mipsregs.h</span>
<span class="p_chunk">@@ -1683,15 +1683,18 @@</span> <span class="p_context"> do {									\</span>
  * Macros to access the guest system control coprocessor
  */
 
<span class="p_add">+#ifdef TOOLCHAIN_SUPPORTS_VIRT</span>
<span class="p_add">+</span>
 #define __read_32bit_gc0_register(source, sel)				\
 ({ int __res;								\
 	__asm__ __volatile__(						\
 		&quot;.set\tpush\n\t&quot;					\
 		&quot;.set\tmips32r2\n\t&quot;					\
 		&quot;.set\tvirt\n\t&quot;					\
<span class="p_del">-		&quot;mfgc0\t%0, &quot; #source &quot;, &quot; #sel &quot;\n\t&quot;			\</span>
<span class="p_add">+		&quot;mfgc0\t%0, $%1, %2\n\t&quot;				\</span>
 		&quot;.set\tpop&quot;						\
<span class="p_del">-		: &quot;=r&quot; (__res));					\</span>
<span class="p_add">+		: &quot;=r&quot; (__res)						\</span>
<span class="p_add">+		: &quot;i&quot; (source), &quot;i&quot; (sel));				\</span>
 	__res;								\
 })
 
<span class="p_chunk">@@ -1701,9 +1704,10 @@</span> <span class="p_context"> do {									\</span>
 		&quot;.set\tpush\n\t&quot;					\
 		&quot;.set\tmips64r2\n\t&quot;					\
 		&quot;.set\tvirt\n\t&quot;					\
<span class="p_del">-		&quot;dmfgc0\t%0, &quot; #source &quot;, &quot; #sel &quot;\n\t&quot;			\</span>
<span class="p_add">+		&quot;dmfgc0\t%0, $%1, %2\n\t&quot;			\</span>
 		&quot;.set\tpop&quot;						\
<span class="p_del">-		: &quot;=r&quot; (__res));					\</span>
<span class="p_add">+		: &quot;=r&quot; (__res)						\</span>
<span class="p_add">+		: &quot;i&quot; (source), &quot;i&quot; (sel));				\</span>
 	__res;								\
 })
 
<span class="p_chunk">@@ -1713,9 +1717,10 @@</span> <span class="p_context"> do {									\</span>
 		&quot;.set\tpush\n\t&quot;					\
 		&quot;.set\tmips32r2\n\t&quot;					\
 		&quot;.set\tvirt\n\t&quot;					\
<span class="p_del">-		&quot;mtgc0\t%z0, &quot; #register &quot;, &quot; #sel &quot;\n\t&quot;		\</span>
<span class="p_add">+		&quot;mtgc0\t%z0, $%1, %2\n\t&quot;				\</span>
 		&quot;.set\tpop&quot;						\
<span class="p_del">-		: : &quot;Jr&quot; ((unsigned int)(value)));			\</span>
<span class="p_add">+		: : &quot;Jr&quot; ((unsigned int)(value)),			\</span>
<span class="p_add">+		    &quot;i&quot; (register), &quot;i&quot; (sel));				\</span>
 } while (0)
 
 #define __write_64bit_gc0_register(register, sel, value)		\
<span class="p_chunk">@@ -1724,11 +1729,70 @@</span> <span class="p_context"> do {									\</span>
 		&quot;.set\tpush\n\t&quot;					\
 		&quot;.set\tmips64r2\n\t&quot;					\
 		&quot;.set\tvirt\n\t&quot;					\
<span class="p_del">-		&quot;dmtgc0\t%z0, &quot; #register &quot;, &quot; #sel &quot;\n\t&quot;		\</span>
<span class="p_add">+		&quot;dmtgc0\t%z0, $%1, %2\n\t&quot;				\</span>
 		&quot;.set\tpop&quot;						\
<span class="p_del">-		: : &quot;Jr&quot; (value));					\</span>
<span class="p_add">+		: : &quot;Jr&quot; (value),					\</span>
<span class="p_add">+		    &quot;i&quot; (register), &quot;i&quot; (sel));				\</span>
 } while (0)
 
<span class="p_add">+#else	/* TOOLCHAIN_SUPPORTS_VIRT */</span>
<span class="p_add">+</span>
<span class="p_add">+#define __read_32bit_gc0_register(source, sel)				\</span>
<span class="p_add">+({ int __res;								\</span>
<span class="p_add">+	__asm__ __volatile__(						\</span>
<span class="p_add">+		&quot;.set\tpush\n\t&quot;					\</span>
<span class="p_add">+		&quot;.set\tnoat\n\t&quot;					\</span>
<span class="p_add">+		&quot;# mfgc0\t$1, $%1, %2\n\t&quot;				\</span>
<span class="p_add">+		&quot;.word\t(0x40610000 | %1 &lt;&lt; 11 | %2)\n\t&quot;		\</span>
<span class="p_add">+		&quot;move\t%0, $1\n\t&quot;					\</span>
<span class="p_add">+		&quot;.set\tpop&quot;						\</span>
<span class="p_add">+		: &quot;=r&quot; (__res)						\</span>
<span class="p_add">+		: &quot;i&quot; (source), &quot;i&quot; (sel));				\</span>
<span class="p_add">+	__res;								\</span>
<span class="p_add">+})</span>
<span class="p_add">+</span>
<span class="p_add">+#define __read_64bit_gc0_register(source, sel)				\</span>
<span class="p_add">+({ unsigned long long __res;						\</span>
<span class="p_add">+	__asm__ __volatile__(						\</span>
<span class="p_add">+		&quot;.set\tpush\n\t&quot;					\</span>
<span class="p_add">+		&quot;.set\tnoat\n\t&quot;					\</span>
<span class="p_add">+		&quot;# dmfgc0\t$1, $%1, %2\n\t&quot;				\</span>
<span class="p_add">+		&quot;.word\t(0x40610100 | %1 &lt;&lt; 11 | %2)\n\t&quot;		\</span>
<span class="p_add">+		&quot;move\t%0, $1\n\t&quot;					\</span>
<span class="p_add">+		&quot;.set\tpop&quot;						\</span>
<span class="p_add">+		: &quot;=r&quot; (__res)						\</span>
<span class="p_add">+		: &quot;i&quot; (source), &quot;i&quot; (sel));				\</span>
<span class="p_add">+	__res;								\</span>
<span class="p_add">+})</span>
<span class="p_add">+</span>
<span class="p_add">+#define __write_32bit_gc0_register(register, sel, value)		\</span>
<span class="p_add">+do {									\</span>
<span class="p_add">+	__asm__ __volatile__(						\</span>
<span class="p_add">+		&quot;.set\tpush\n\t&quot;					\</span>
<span class="p_add">+		&quot;.set\tnoat\n\t&quot;					\</span>
<span class="p_add">+		&quot;move\t$1, %0\n\t&quot;					\</span>
<span class="p_add">+		&quot;# mtgc0\t$1, $%1, %2\n\t&quot;				\</span>
<span class="p_add">+		&quot;.word\t(0x40610200 | %1 &lt;&lt; 11 | %2)\n\t&quot;		\</span>
<span class="p_add">+		&quot;.set\tpop&quot;						\</span>
<span class="p_add">+		: : &quot;Jr&quot; ((unsigned int)(value)),			\</span>
<span class="p_add">+		    &quot;i&quot; (register), &quot;i&quot; (sel));				\</span>
<span class="p_add">+} while (0)</span>
<span class="p_add">+</span>
<span class="p_add">+#define __write_64bit_gc0_register(register, sel, value)		\</span>
<span class="p_add">+do {									\</span>
<span class="p_add">+	__asm__ __volatile__(						\</span>
<span class="p_add">+		&quot;.set\tpush\n\t&quot;					\</span>
<span class="p_add">+		&quot;.set\tnoat\n\t&quot;					\</span>
<span class="p_add">+		&quot;move\t$1, %0\n\t&quot;					\</span>
<span class="p_add">+		&quot;# dmtgc0\t$1, $%1, %2\n\t&quot;				\</span>
<span class="p_add">+		&quot;.word\t(0x40610300 | %1 &lt;&lt; 11 | %2)\n\t&quot;		\</span>
<span class="p_add">+		&quot;.set\tpop&quot;						\</span>
<span class="p_add">+		: : &quot;Jr&quot; (value),					\</span>
<span class="p_add">+		    &quot;i&quot; (register), &quot;i&quot; (sel));				\</span>
<span class="p_add">+} while (0)</span>
<span class="p_add">+</span>
<span class="p_add">+#endif	/* !TOOLCHAIN_SUPPORTS_VIRT */</span>
<span class="p_add">+</span>
 #define __read_ulong_gc0_register(reg, sel)				\
 	((sizeof(unsigned long) == 4) ?					\
 	(unsigned long) __read_32bit_gc0_register(reg, sel) :		\
<span class="p_chunk">@@ -1742,189 +1806,189 @@</span> <span class="p_context"> do {									\</span>
 		__write_64bit_gc0_register(reg, sel, val);		\
 } while (0)
 
<span class="p_del">-#define read_gc0_index()		__read_32bit_gc0_register($0, 0)</span>
<span class="p_del">-#define write_gc0_index(val)		__write_32bit_gc0_register($0, 0, val)</span>
<span class="p_add">+#define read_gc0_index()		__read_32bit_gc0_register(0, 0)</span>
<span class="p_add">+#define write_gc0_index(val)		__write_32bit_gc0_register(0, 0, val)</span>
 
<span class="p_del">-#define read_gc0_entrylo0()		__read_ulong_gc0_register($2, 0)</span>
<span class="p_del">-#define write_gc0_entrylo0(val)		__write_ulong_gc0_register($2, 0, val)</span>
<span class="p_add">+#define read_gc0_entrylo0()		__read_ulong_gc0_register(2, 0)</span>
<span class="p_add">+#define write_gc0_entrylo0(val)		__write_ulong_gc0_register(2, 0, val)</span>
 
<span class="p_del">-#define read_gc0_entrylo1()		__read_ulong_gc0_register($3, 0)</span>
<span class="p_del">-#define write_gc0_entrylo1(val)		__write_ulong_gc0_register($3, 0, val)</span>
<span class="p_add">+#define read_gc0_entrylo1()		__read_ulong_gc0_register(3, 0)</span>
<span class="p_add">+#define write_gc0_entrylo1(val)		__write_ulong_gc0_register(3, 0, val)</span>
 
<span class="p_del">-#define read_gc0_context()		__read_ulong_gc0_register($4, 0)</span>
<span class="p_del">-#define write_gc0_context(val)		__write_ulong_gc0_register($4, 0, val)</span>
<span class="p_add">+#define read_gc0_context()		__read_ulong_gc0_register(4, 0)</span>
<span class="p_add">+#define write_gc0_context(val)		__write_ulong_gc0_register(4, 0, val)</span>
 
<span class="p_del">-#define read_gc0_contextconfig()	__read_32bit_gc0_register($4, 1)</span>
<span class="p_del">-#define write_gc0_contextconfig(val)	__write_32bit_gc0_register($4, 1, val)</span>
<span class="p_add">+#define read_gc0_contextconfig()	__read_32bit_gc0_register(4, 1)</span>
<span class="p_add">+#define write_gc0_contextconfig(val)	__write_32bit_gc0_register(4, 1, val)</span>
 
<span class="p_del">-#define read_gc0_userlocal()		__read_ulong_gc0_register($4, 2)</span>
<span class="p_del">-#define write_gc0_userlocal(val)	__write_ulong_gc0_register($4, 2, val)</span>
<span class="p_add">+#define read_gc0_userlocal()		__read_ulong_gc0_register(4, 2)</span>
<span class="p_add">+#define write_gc0_userlocal(val)	__write_ulong_gc0_register(4, 2, val)</span>
 
<span class="p_del">-#define read_gc0_xcontextconfig()	__read_ulong_gc0_register($4, 3)</span>
<span class="p_del">-#define write_gc0_xcontextconfig(val)	__write_ulong_gc0_register($4, 3, val)</span>
<span class="p_add">+#define read_gc0_xcontextconfig()	__read_ulong_gc0_register(4, 3)</span>
<span class="p_add">+#define write_gc0_xcontextconfig(val)	__write_ulong_gc0_register(4, 3, val)</span>
 
<span class="p_del">-#define read_gc0_pagemask()		__read_32bit_gc0_register($5, 0)</span>
<span class="p_del">-#define write_gc0_pagemask(val)		__write_32bit_gc0_register($5, 0, val)</span>
<span class="p_add">+#define read_gc0_pagemask()		__read_32bit_gc0_register(5, 0)</span>
<span class="p_add">+#define write_gc0_pagemask(val)		__write_32bit_gc0_register(5, 0, val)</span>
 
<span class="p_del">-#define read_gc0_pagegrain()		__read_32bit_gc0_register($5, 1)</span>
<span class="p_del">-#define write_gc0_pagegrain(val)	__write_32bit_gc0_register($5, 1, val)</span>
<span class="p_add">+#define read_gc0_pagegrain()		__read_32bit_gc0_register(5, 1)</span>
<span class="p_add">+#define write_gc0_pagegrain(val)	__write_32bit_gc0_register(5, 1, val)</span>
 
<span class="p_del">-#define read_gc0_segctl0()		__read_ulong_gc0_register($5, 2)</span>
<span class="p_del">-#define write_gc0_segctl0(val)		__write_ulong_gc0_register($5, 2, val)</span>
<span class="p_add">+#define read_gc0_segctl0()		__read_ulong_gc0_register(5, 2)</span>
<span class="p_add">+#define write_gc0_segctl0(val)		__write_ulong_gc0_register(5, 2, val)</span>
 
<span class="p_del">-#define read_gc0_segctl1()		__read_ulong_gc0_register($5, 3)</span>
<span class="p_del">-#define write_gc0_segctl1(val)		__write_ulong_gc0_register($5, 3, val)</span>
<span class="p_del">-</span>
<span class="p_del">-#define read_gc0_segctl2()		__read_ulong_gc0_register($5, 4)</span>
<span class="p_del">-#define write_gc0_segctl2(val)		__write_ulong_gc0_register($5, 4, val)</span>
<span class="p_del">-</span>
<span class="p_del">-#define read_gc0_pwbase()		__read_ulong_gc0_register($5, 5)</span>
<span class="p_del">-#define write_gc0_pwbase(val)		__write_ulong_gc0_register($5, 5, val)</span>
<span class="p_del">-</span>
<span class="p_del">-#define read_gc0_pwfield()		__read_ulong_gc0_register($5, 6)</span>
<span class="p_del">-#define write_gc0_pwfield(val)		__write_ulong_gc0_register($5, 6, val)</span>
<span class="p_del">-</span>
<span class="p_del">-#define read_gc0_pwsize()		__read_ulong_gc0_register($5, 7)</span>
<span class="p_del">-#define write_gc0_pwsize(val)		__write_ulong_gc0_register($5, 7, val)</span>
<span class="p_del">-</span>
<span class="p_del">-#define read_gc0_wired()		__read_32bit_gc0_register($6, 0)</span>
<span class="p_del">-#define write_gc0_wired(val)		__write_32bit_gc0_register($6, 0, val)</span>
<span class="p_del">-</span>
<span class="p_del">-#define read_gc0_pwctl()		__read_32bit_gc0_register($6, 6)</span>
<span class="p_del">-#define write_gc0_pwctl(val)		__write_32bit_gc0_register($6, 6, val)</span>
<span class="p_del">-</span>
<span class="p_del">-#define read_gc0_hwrena()		__read_32bit_gc0_register($7, 0)</span>
<span class="p_del">-#define write_gc0_hwrena(val)		__write_32bit_gc0_register($7, 0, val)</span>
<span class="p_del">-</span>
<span class="p_del">-#define read_gc0_badvaddr()		__read_ulong_gc0_register($8, 0)</span>
<span class="p_del">-#define write_gc0_badvaddr(val)		__write_ulong_gc0_register($8, 0, val)</span>
<span class="p_del">-</span>
<span class="p_del">-#define read_gc0_badinstr()		__read_32bit_gc0_register($8, 1)</span>
<span class="p_del">-#define write_gc0_badinstr(val)		__write_32bit_gc0_register($8, 1, val)</span>
<span class="p_del">-</span>
<span class="p_del">-#define read_gc0_badinstrp()		__read_32bit_gc0_register($8, 2)</span>
<span class="p_del">-#define write_gc0_badinstrp(val)	__write_32bit_gc0_register($8, 2, val)</span>
<span class="p_del">-</span>
<span class="p_del">-#define read_gc0_count()		__read_32bit_gc0_register($9, 0)</span>
<span class="p_del">-</span>
<span class="p_del">-#define read_gc0_entryhi()		__read_ulong_gc0_register($10, 0)</span>
<span class="p_del">-#define write_gc0_entryhi(val)		__write_ulong_gc0_register($10, 0, val)</span>
<span class="p_del">-</span>
<span class="p_del">-#define read_gc0_compare()		__read_32bit_gc0_register($11, 0)</span>
<span class="p_del">-#define write_gc0_compare(val)		__write_32bit_gc0_register($11, 0, val)</span>
<span class="p_del">-</span>
<span class="p_del">-#define read_gc0_status()		__read_32bit_gc0_register($12, 0)</span>
<span class="p_del">-#define write_gc0_status(val)		__write_32bit_gc0_register($12, 0, val)</span>
<span class="p_del">-</span>
<span class="p_del">-#define read_gc0_intctl()		__read_32bit_gc0_register($12, 1)</span>
<span class="p_del">-#define write_gc0_intctl(val)		__write_32bit_gc0_register($12, 1, val)</span>
<span class="p_del">-</span>
<span class="p_del">-#define read_gc0_cause()		__read_32bit_gc0_register($13, 0)</span>
<span class="p_del">-#define write_gc0_cause(val)		__write_32bit_gc0_register($13, 0, val)</span>
<span class="p_del">-</span>
<span class="p_del">-#define read_gc0_epc()			__read_ulong_gc0_register($14, 0)</span>
<span class="p_del">-#define write_gc0_epc(val)		__write_ulong_gc0_register($14, 0, val)</span>
<span class="p_del">-</span>
<span class="p_del">-#define read_gc0_ebase()		__read_32bit_gc0_register($15, 1)</span>
<span class="p_del">-#define write_gc0_ebase(val)		__write_32bit_gc0_register($15, 1, val)</span>
<span class="p_del">-</span>
<span class="p_del">-#define read_gc0_ebase_64()		__read_64bit_gc0_register($15, 1)</span>
<span class="p_del">-#define write_gc0_ebase_64(val)		__write_64bit_gc0_register($15, 1, val)</span>
<span class="p_del">-</span>
<span class="p_del">-#define read_gc0_config()		__read_32bit_gc0_register($16, 0)</span>
<span class="p_del">-#define read_gc0_config1()		__read_32bit_gc0_register($16, 1)</span>
<span class="p_del">-#define read_gc0_config2()		__read_32bit_gc0_register($16, 2)</span>
<span class="p_del">-#define read_gc0_config3()		__read_32bit_gc0_register($16, 3)</span>
<span class="p_del">-#define read_gc0_config4()		__read_32bit_gc0_register($16, 4)</span>
<span class="p_del">-#define read_gc0_config5()		__read_32bit_gc0_register($16, 5)</span>
<span class="p_del">-#define read_gc0_config6()		__read_32bit_gc0_register($16, 6)</span>
<span class="p_del">-#define read_gc0_config7()		__read_32bit_gc0_register($16, 7)</span>
<span class="p_del">-#define write_gc0_config(val)		__write_32bit_gc0_register($16, 0, val)</span>
<span class="p_del">-#define write_gc0_config1(val)		__write_32bit_gc0_register($16, 1, val)</span>
<span class="p_del">-#define write_gc0_config2(val)		__write_32bit_gc0_register($16, 2, val)</span>
<span class="p_del">-#define write_gc0_config3(val)		__write_32bit_gc0_register($16, 3, val)</span>
<span class="p_del">-#define write_gc0_config4(val)		__write_32bit_gc0_register($16, 4, val)</span>
<span class="p_del">-#define write_gc0_config5(val)		__write_32bit_gc0_register($16, 5, val)</span>
<span class="p_del">-#define write_gc0_config6(val)		__write_32bit_gc0_register($16, 6, val)</span>
<span class="p_del">-#define write_gc0_config7(val)		__write_32bit_gc0_register($16, 7, val)</span>
<span class="p_del">-</span>
<span class="p_del">-#define read_gc0_watchlo0()		__read_ulong_gc0_register($18, 0)</span>
<span class="p_del">-#define read_gc0_watchlo1()		__read_ulong_gc0_register($18, 1)</span>
<span class="p_del">-#define read_gc0_watchlo2()		__read_ulong_gc0_register($18, 2)</span>
<span class="p_del">-#define read_gc0_watchlo3()		__read_ulong_gc0_register($18, 3)</span>
<span class="p_del">-#define read_gc0_watchlo4()		__read_ulong_gc0_register($18, 4)</span>
<span class="p_del">-#define read_gc0_watchlo5()		__read_ulong_gc0_register($18, 5)</span>
<span class="p_del">-#define read_gc0_watchlo6()		__read_ulong_gc0_register($18, 6)</span>
<span class="p_del">-#define read_gc0_watchlo7()		__read_ulong_gc0_register($18, 7)</span>
<span class="p_del">-#define write_gc0_watchlo0(val)		__write_ulong_gc0_register($18, 0, val)</span>
<span class="p_del">-#define write_gc0_watchlo1(val)		__write_ulong_gc0_register($18, 1, val)</span>
<span class="p_del">-#define write_gc0_watchlo2(val)		__write_ulong_gc0_register($18, 2, val)</span>
<span class="p_del">-#define write_gc0_watchlo3(val)		__write_ulong_gc0_register($18, 3, val)</span>
<span class="p_del">-#define write_gc0_watchlo4(val)		__write_ulong_gc0_register($18, 4, val)</span>
<span class="p_del">-#define write_gc0_watchlo5(val)		__write_ulong_gc0_register($18, 5, val)</span>
<span class="p_del">-#define write_gc0_watchlo6(val)		__write_ulong_gc0_register($18, 6, val)</span>
<span class="p_del">-#define write_gc0_watchlo7(val)		__write_ulong_gc0_register($18, 7, val)</span>
<span class="p_del">-</span>
<span class="p_del">-#define read_gc0_watchhi0()		__read_32bit_gc0_register($19, 0)</span>
<span class="p_del">-#define read_gc0_watchhi1()		__read_32bit_gc0_register($19, 1)</span>
<span class="p_del">-#define read_gc0_watchhi2()		__read_32bit_gc0_register($19, 2)</span>
<span class="p_del">-#define read_gc0_watchhi3()		__read_32bit_gc0_register($19, 3)</span>
<span class="p_del">-#define read_gc0_watchhi4()		__read_32bit_gc0_register($19, 4)</span>
<span class="p_del">-#define read_gc0_watchhi5()		__read_32bit_gc0_register($19, 5)</span>
<span class="p_del">-#define read_gc0_watchhi6()		__read_32bit_gc0_register($19, 6)</span>
<span class="p_del">-#define read_gc0_watchhi7()		__read_32bit_gc0_register($19, 7)</span>
<span class="p_del">-#define write_gc0_watchhi0(val)		__write_32bit_gc0_register($19, 0, val)</span>
<span class="p_del">-#define write_gc0_watchhi1(val)		__write_32bit_gc0_register($19, 1, val)</span>
<span class="p_del">-#define write_gc0_watchhi2(val)		__write_32bit_gc0_register($19, 2, val)</span>
<span class="p_del">-#define write_gc0_watchhi3(val)		__write_32bit_gc0_register($19, 3, val)</span>
<span class="p_del">-#define write_gc0_watchhi4(val)		__write_32bit_gc0_register($19, 4, val)</span>
<span class="p_del">-#define write_gc0_watchhi5(val)		__write_32bit_gc0_register($19, 5, val)</span>
<span class="p_del">-#define write_gc0_watchhi6(val)		__write_32bit_gc0_register($19, 6, val)</span>
<span class="p_del">-#define write_gc0_watchhi7(val)		__write_32bit_gc0_register($19, 7, val)</span>
<span class="p_del">-</span>
<span class="p_del">-#define read_gc0_xcontext()		__read_ulong_gc0_register($20, 0)</span>
<span class="p_del">-#define write_gc0_xcontext(val)		__write_ulong_gc0_register($20, 0, val)</span>
<span class="p_del">-</span>
<span class="p_del">-#define read_gc0_perfctrl0()		__read_32bit_gc0_register($25, 0)</span>
<span class="p_del">-#define write_gc0_perfctrl0(val)	__write_32bit_gc0_register($25, 0, val)</span>
<span class="p_del">-#define read_gc0_perfcntr0()		__read_32bit_gc0_register($25, 1)</span>
<span class="p_del">-#define write_gc0_perfcntr0(val)	__write_32bit_gc0_register($25, 1, val)</span>
<span class="p_del">-#define read_gc0_perfcntr0_64()		__read_64bit_gc0_register($25, 1)</span>
<span class="p_del">-#define write_gc0_perfcntr0_64(val)	__write_64bit_gc0_register($25, 1, val)</span>
<span class="p_del">-#define read_gc0_perfctrl1()		__read_32bit_gc0_register($25, 2)</span>
<span class="p_del">-#define write_gc0_perfctrl1(val)	__write_32bit_gc0_register($25, 2, val)</span>
<span class="p_del">-#define read_gc0_perfcntr1()		__read_32bit_gc0_register($25, 3)</span>
<span class="p_del">-#define write_gc0_perfcntr1(val)	__write_32bit_gc0_register($25, 3, val)</span>
<span class="p_del">-#define read_gc0_perfcntr1_64()		__read_64bit_gc0_register($25, 3)</span>
<span class="p_del">-#define write_gc0_perfcntr1_64(val)	__write_64bit_gc0_register($25, 3, val)</span>
<span class="p_del">-#define read_gc0_perfctrl2()		__read_32bit_gc0_register($25, 4)</span>
<span class="p_del">-#define write_gc0_perfctrl2(val)	__write_32bit_gc0_register($25, 4, val)</span>
<span class="p_del">-#define read_gc0_perfcntr2()		__read_32bit_gc0_register($25, 5)</span>
<span class="p_del">-#define write_gc0_perfcntr2(val)	__write_32bit_gc0_register($25, 5, val)</span>
<span class="p_del">-#define read_gc0_perfcntr2_64()		__read_64bit_gc0_register($25, 5)</span>
<span class="p_del">-#define write_gc0_perfcntr2_64(val)	__write_64bit_gc0_register($25, 5, val)</span>
<span class="p_del">-#define read_gc0_perfctrl3()		__read_32bit_gc0_register($25, 6)</span>
<span class="p_del">-#define write_gc0_perfctrl3(val)	__write_32bit_gc0_register($25, 6, val)</span>
<span class="p_del">-#define read_gc0_perfcntr3()		__read_32bit_gc0_register($25, 7)</span>
<span class="p_del">-#define write_gc0_perfcntr3(val)	__write_32bit_gc0_register($25, 7, val)</span>
<span class="p_del">-#define read_gc0_perfcntr3_64()		__read_64bit_gc0_register($25, 7)</span>
<span class="p_del">-#define write_gc0_perfcntr3_64(val)	__write_64bit_gc0_register($25, 7, val)</span>
<span class="p_del">-</span>
<span class="p_del">-#define read_gc0_errorepc()		__read_ulong_gc0_register($30, 0)</span>
<span class="p_del">-#define write_gc0_errorepc(val)		__write_ulong_gc0_register($30, 0, val)</span>
<span class="p_del">-</span>
<span class="p_del">-#define read_gc0_kscratch1()		__read_ulong_gc0_register($31, 2)</span>
<span class="p_del">-#define read_gc0_kscratch2()		__read_ulong_gc0_register($31, 3)</span>
<span class="p_del">-#define read_gc0_kscratch3()		__read_ulong_gc0_register($31, 4)</span>
<span class="p_del">-#define read_gc0_kscratch4()		__read_ulong_gc0_register($31, 5)</span>
<span class="p_del">-#define read_gc0_kscratch5()		__read_ulong_gc0_register($31, 6)</span>
<span class="p_del">-#define read_gc0_kscratch6()		__read_ulong_gc0_register($31, 7)</span>
<span class="p_del">-#define write_gc0_kscratch1(val)	__write_ulong_gc0_register($31, 2, val)</span>
<span class="p_del">-#define write_gc0_kscratch2(val)	__write_ulong_gc0_register($31, 3, val)</span>
<span class="p_del">-#define write_gc0_kscratch3(val)	__write_ulong_gc0_register($31, 4, val)</span>
<span class="p_del">-#define write_gc0_kscratch4(val)	__write_ulong_gc0_register($31, 5, val)</span>
<span class="p_del">-#define write_gc0_kscratch5(val)	__write_ulong_gc0_register($31, 6, val)</span>
<span class="p_del">-#define write_gc0_kscratch6(val)	__write_ulong_gc0_register($31, 7, val)</span>
<span class="p_add">+#define read_gc0_segctl1()		__read_ulong_gc0_register(5, 3)</span>
<span class="p_add">+#define write_gc0_segctl1(val)		__write_ulong_gc0_register(5, 3, val)</span>
<span class="p_add">+</span>
<span class="p_add">+#define read_gc0_segctl2()		__read_ulong_gc0_register(5, 4)</span>
<span class="p_add">+#define write_gc0_segctl2(val)		__write_ulong_gc0_register(5, 4, val)</span>
<span class="p_add">+</span>
<span class="p_add">+#define read_gc0_pwbase()		__read_ulong_gc0_register(5, 5)</span>
<span class="p_add">+#define write_gc0_pwbase(val)		__write_ulong_gc0_register(5, 5, val)</span>
<span class="p_add">+</span>
<span class="p_add">+#define read_gc0_pwfield()		__read_ulong_gc0_register(5, 6)</span>
<span class="p_add">+#define write_gc0_pwfield(val)		__write_ulong_gc0_register(5, 6, val)</span>
<span class="p_add">+</span>
<span class="p_add">+#define read_gc0_pwsize()		__read_ulong_gc0_register(5, 7)</span>
<span class="p_add">+#define write_gc0_pwsize(val)		__write_ulong_gc0_register(5, 7, val)</span>
<span class="p_add">+</span>
<span class="p_add">+#define read_gc0_wired()		__read_32bit_gc0_register(6, 0)</span>
<span class="p_add">+#define write_gc0_wired(val)		__write_32bit_gc0_register(6, 0, val)</span>
<span class="p_add">+</span>
<span class="p_add">+#define read_gc0_pwctl()		__read_32bit_gc0_register(6, 6)</span>
<span class="p_add">+#define write_gc0_pwctl(val)		__write_32bit_gc0_register(6, 6, val)</span>
<span class="p_add">+</span>
<span class="p_add">+#define read_gc0_hwrena()		__read_32bit_gc0_register(7, 0)</span>
<span class="p_add">+#define write_gc0_hwrena(val)		__write_32bit_gc0_register(7, 0, val)</span>
<span class="p_add">+</span>
<span class="p_add">+#define read_gc0_badvaddr()		__read_ulong_gc0_register(8, 0)</span>
<span class="p_add">+#define write_gc0_badvaddr(val)		__write_ulong_gc0_register(8, 0, val)</span>
<span class="p_add">+</span>
<span class="p_add">+#define read_gc0_badinstr()		__read_32bit_gc0_register(8, 1)</span>
<span class="p_add">+#define write_gc0_badinstr(val)		__write_32bit_gc0_register(8, 1, val)</span>
<span class="p_add">+</span>
<span class="p_add">+#define read_gc0_badinstrp()		__read_32bit_gc0_register(8, 2)</span>
<span class="p_add">+#define write_gc0_badinstrp(val)	__write_32bit_gc0_register(8, 2, val)</span>
<span class="p_add">+</span>
<span class="p_add">+#define read_gc0_count()		__read_32bit_gc0_register(9, 0)</span>
<span class="p_add">+</span>
<span class="p_add">+#define read_gc0_entryhi()		__read_ulong_gc0_register(10, 0)</span>
<span class="p_add">+#define write_gc0_entryhi(val)		__write_ulong_gc0_register(10, 0, val)</span>
<span class="p_add">+</span>
<span class="p_add">+#define read_gc0_compare()		__read_32bit_gc0_register(11, 0)</span>
<span class="p_add">+#define write_gc0_compare(val)		__write_32bit_gc0_register(11, 0, val)</span>
<span class="p_add">+</span>
<span class="p_add">+#define read_gc0_status()		__read_32bit_gc0_register(12, 0)</span>
<span class="p_add">+#define write_gc0_status(val)		__write_32bit_gc0_register(12, 0, val)</span>
<span class="p_add">+</span>
<span class="p_add">+#define read_gc0_intctl()		__read_32bit_gc0_register(12, 1)</span>
<span class="p_add">+#define write_gc0_intctl(val)		__write_32bit_gc0_register(12, 1, val)</span>
<span class="p_add">+</span>
<span class="p_add">+#define read_gc0_cause()		__read_32bit_gc0_register(13, 0)</span>
<span class="p_add">+#define write_gc0_cause(val)		__write_32bit_gc0_register(13, 0, val)</span>
<span class="p_add">+</span>
<span class="p_add">+#define read_gc0_epc()			__read_ulong_gc0_register(14, 0)</span>
<span class="p_add">+#define write_gc0_epc(val)		__write_ulong_gc0_register(14, 0, val)</span>
<span class="p_add">+</span>
<span class="p_add">+#define read_gc0_ebase()		__read_32bit_gc0_register(15, 1)</span>
<span class="p_add">+#define write_gc0_ebase(val)		__write_32bit_gc0_register(15, 1, val)</span>
<span class="p_add">+</span>
<span class="p_add">+#define read_gc0_ebase_64()		__read_64bit_gc0_register(15, 1)</span>
<span class="p_add">+#define write_gc0_ebase_64(val)		__write_64bit_gc0_register(15, 1, val)</span>
<span class="p_add">+</span>
<span class="p_add">+#define read_gc0_config()		__read_32bit_gc0_register(16, 0)</span>
<span class="p_add">+#define read_gc0_config1()		__read_32bit_gc0_register(16, 1)</span>
<span class="p_add">+#define read_gc0_config2()		__read_32bit_gc0_register(16, 2)</span>
<span class="p_add">+#define read_gc0_config3()		__read_32bit_gc0_register(16, 3)</span>
<span class="p_add">+#define read_gc0_config4()		__read_32bit_gc0_register(16, 4)</span>
<span class="p_add">+#define read_gc0_config5()		__read_32bit_gc0_register(16, 5)</span>
<span class="p_add">+#define read_gc0_config6()		__read_32bit_gc0_register(16, 6)</span>
<span class="p_add">+#define read_gc0_config7()		__read_32bit_gc0_register(16, 7)</span>
<span class="p_add">+#define write_gc0_config(val)		__write_32bit_gc0_register(16, 0, val)</span>
<span class="p_add">+#define write_gc0_config1(val)		__write_32bit_gc0_register(16, 1, val)</span>
<span class="p_add">+#define write_gc0_config2(val)		__write_32bit_gc0_register(16, 2, val)</span>
<span class="p_add">+#define write_gc0_config3(val)		__write_32bit_gc0_register(16, 3, val)</span>
<span class="p_add">+#define write_gc0_config4(val)		__write_32bit_gc0_register(16, 4, val)</span>
<span class="p_add">+#define write_gc0_config5(val)		__write_32bit_gc0_register(16, 5, val)</span>
<span class="p_add">+#define write_gc0_config6(val)		__write_32bit_gc0_register(16, 6, val)</span>
<span class="p_add">+#define write_gc0_config7(val)		__write_32bit_gc0_register(16, 7, val)</span>
<span class="p_add">+</span>
<span class="p_add">+#define read_gc0_watchlo0()		__read_ulong_gc0_register(18, 0)</span>
<span class="p_add">+#define read_gc0_watchlo1()		__read_ulong_gc0_register(18, 1)</span>
<span class="p_add">+#define read_gc0_watchlo2()		__read_ulong_gc0_register(18, 2)</span>
<span class="p_add">+#define read_gc0_watchlo3()		__read_ulong_gc0_register(18, 3)</span>
<span class="p_add">+#define read_gc0_watchlo4()		__read_ulong_gc0_register(18, 4)</span>
<span class="p_add">+#define read_gc0_watchlo5()		__read_ulong_gc0_register(18, 5)</span>
<span class="p_add">+#define read_gc0_watchlo6()		__read_ulong_gc0_register(18, 6)</span>
<span class="p_add">+#define read_gc0_watchlo7()		__read_ulong_gc0_register(18, 7)</span>
<span class="p_add">+#define write_gc0_watchlo0(val)		__write_ulong_gc0_register(18, 0, val)</span>
<span class="p_add">+#define write_gc0_watchlo1(val)		__write_ulong_gc0_register(18, 1, val)</span>
<span class="p_add">+#define write_gc0_watchlo2(val)		__write_ulong_gc0_register(18, 2, val)</span>
<span class="p_add">+#define write_gc0_watchlo3(val)		__write_ulong_gc0_register(18, 3, val)</span>
<span class="p_add">+#define write_gc0_watchlo4(val)		__write_ulong_gc0_register(18, 4, val)</span>
<span class="p_add">+#define write_gc0_watchlo5(val)		__write_ulong_gc0_register(18, 5, val)</span>
<span class="p_add">+#define write_gc0_watchlo6(val)		__write_ulong_gc0_register(18, 6, val)</span>
<span class="p_add">+#define write_gc0_watchlo7(val)		__write_ulong_gc0_register(18, 7, val)</span>
<span class="p_add">+</span>
<span class="p_add">+#define read_gc0_watchhi0()		__read_32bit_gc0_register(19, 0)</span>
<span class="p_add">+#define read_gc0_watchhi1()		__read_32bit_gc0_register(19, 1)</span>
<span class="p_add">+#define read_gc0_watchhi2()		__read_32bit_gc0_register(19, 2)</span>
<span class="p_add">+#define read_gc0_watchhi3()		__read_32bit_gc0_register(19, 3)</span>
<span class="p_add">+#define read_gc0_watchhi4()		__read_32bit_gc0_register(19, 4)</span>
<span class="p_add">+#define read_gc0_watchhi5()		__read_32bit_gc0_register(19, 5)</span>
<span class="p_add">+#define read_gc0_watchhi6()		__read_32bit_gc0_register(19, 6)</span>
<span class="p_add">+#define read_gc0_watchhi7()		__read_32bit_gc0_register(19, 7)</span>
<span class="p_add">+#define write_gc0_watchhi0(val)		__write_32bit_gc0_register(19, 0, val)</span>
<span class="p_add">+#define write_gc0_watchhi1(val)		__write_32bit_gc0_register(19, 1, val)</span>
<span class="p_add">+#define write_gc0_watchhi2(val)		__write_32bit_gc0_register(19, 2, val)</span>
<span class="p_add">+#define write_gc0_watchhi3(val)		__write_32bit_gc0_register(19, 3, val)</span>
<span class="p_add">+#define write_gc0_watchhi4(val)		__write_32bit_gc0_register(19, 4, val)</span>
<span class="p_add">+#define write_gc0_watchhi5(val)		__write_32bit_gc0_register(19, 5, val)</span>
<span class="p_add">+#define write_gc0_watchhi6(val)		__write_32bit_gc0_register(19, 6, val)</span>
<span class="p_add">+#define write_gc0_watchhi7(val)		__write_32bit_gc0_register(19, 7, val)</span>
<span class="p_add">+</span>
<span class="p_add">+#define read_gc0_xcontext()		__read_ulong_gc0_register(20, 0)</span>
<span class="p_add">+#define write_gc0_xcontext(val)		__write_ulong_gc0_register(20, 0, val)</span>
<span class="p_add">+</span>
<span class="p_add">+#define read_gc0_perfctrl0()		__read_32bit_gc0_register(25, 0)</span>
<span class="p_add">+#define write_gc0_perfctrl0(val)	__write_32bit_gc0_register(25, 0, val)</span>
<span class="p_add">+#define read_gc0_perfcntr0()		__read_32bit_gc0_register(25, 1)</span>
<span class="p_add">+#define write_gc0_perfcntr0(val)	__write_32bit_gc0_register(25, 1, val)</span>
<span class="p_add">+#define read_gc0_perfcntr0_64()		__read_64bit_gc0_register(25, 1)</span>
<span class="p_add">+#define write_gc0_perfcntr0_64(val)	__write_64bit_gc0_register(25, 1, val)</span>
<span class="p_add">+#define read_gc0_perfctrl1()		__read_32bit_gc0_register(25, 2)</span>
<span class="p_add">+#define write_gc0_perfctrl1(val)	__write_32bit_gc0_register(25, 2, val)</span>
<span class="p_add">+#define read_gc0_perfcntr1()		__read_32bit_gc0_register(25, 3)</span>
<span class="p_add">+#define write_gc0_perfcntr1(val)	__write_32bit_gc0_register(25, 3, val)</span>
<span class="p_add">+#define read_gc0_perfcntr1_64()		__read_64bit_gc0_register(25, 3)</span>
<span class="p_add">+#define write_gc0_perfcntr1_64(val)	__write_64bit_gc0_register(25, 3, val)</span>
<span class="p_add">+#define read_gc0_perfctrl2()		__read_32bit_gc0_register(25, 4)</span>
<span class="p_add">+#define write_gc0_perfctrl2(val)	__write_32bit_gc0_register(25, 4, val)</span>
<span class="p_add">+#define read_gc0_perfcntr2()		__read_32bit_gc0_register(25, 5)</span>
<span class="p_add">+#define write_gc0_perfcntr2(val)	__write_32bit_gc0_register(25, 5, val)</span>
<span class="p_add">+#define read_gc0_perfcntr2_64()		__read_64bit_gc0_register(25, 5)</span>
<span class="p_add">+#define write_gc0_perfcntr2_64(val)	__write_64bit_gc0_register(25, 5, val)</span>
<span class="p_add">+#define read_gc0_perfctrl3()		__read_32bit_gc0_register(25, 6)</span>
<span class="p_add">+#define write_gc0_perfctrl3(val)	__write_32bit_gc0_register(25, 6, val)</span>
<span class="p_add">+#define read_gc0_perfcntr3()		__read_32bit_gc0_register(25, 7)</span>
<span class="p_add">+#define write_gc0_perfcntr3(val)	__write_32bit_gc0_register(25, 7, val)</span>
<span class="p_add">+#define read_gc0_perfcntr3_64()		__read_64bit_gc0_register(25, 7)</span>
<span class="p_add">+#define write_gc0_perfcntr3_64(val)	__write_64bit_gc0_register(25, 7, val)</span>
<span class="p_add">+</span>
<span class="p_add">+#define read_gc0_errorepc()		__read_ulong_gc0_register(30, 0)</span>
<span class="p_add">+#define write_gc0_errorepc(val)		__write_ulong_gc0_register(30, 0, val)</span>
<span class="p_add">+</span>
<span class="p_add">+#define read_gc0_kscratch1()		__read_ulong_gc0_register(31, 2)</span>
<span class="p_add">+#define read_gc0_kscratch2()		__read_ulong_gc0_register(31, 3)</span>
<span class="p_add">+#define read_gc0_kscratch3()		__read_ulong_gc0_register(31, 4)</span>
<span class="p_add">+#define read_gc0_kscratch4()		__read_ulong_gc0_register(31, 5)</span>
<span class="p_add">+#define read_gc0_kscratch5()		__read_ulong_gc0_register(31, 6)</span>
<span class="p_add">+#define read_gc0_kscratch6()		__read_ulong_gc0_register(31, 7)</span>
<span class="p_add">+#define write_gc0_kscratch1(val)	__write_ulong_gc0_register(31, 2, val)</span>
<span class="p_add">+#define write_gc0_kscratch2(val)	__write_ulong_gc0_register(31, 3, val)</span>
<span class="p_add">+#define write_gc0_kscratch3(val)	__write_ulong_gc0_register(31, 4, val)</span>
<span class="p_add">+#define write_gc0_kscratch4(val)	__write_ulong_gc0_register(31, 5, val)</span>
<span class="p_add">+#define write_gc0_kscratch5(val)	__write_ulong_gc0_register(31, 6, val)</span>
<span class="p_add">+#define write_gc0_kscratch6(val)	__write_ulong_gc0_register(31, 7, val)</span>
 
 /*
  * Macros to access the floating point coprocessor control registers
<span class="p_chunk">@@ -2421,6 +2485,8 @@</span> <span class="p_context"> static inline void tlb_write_random(void)</span>
 		&quot;.set reorder&quot;);
 }
 
<span class="p_add">+#ifdef TOOLCHAIN_SUPPORTS_VIRT</span>
<span class="p_add">+</span>
 /*
  * Guest TLB operations.
  *
<span class="p_chunk">@@ -2479,6 +2545,53 @@</span> <span class="p_context"> static inline void guest_tlbinvf(void)</span>
 		&quot;.set pop&quot;);
 }
 
<span class="p_add">+#else	/* TOOLCHAIN_SUPPORTS_VIRT */</span>
<span class="p_add">+</span>
<span class="p_add">+/*</span>
<span class="p_add">+ * Guest TLB operations.</span>
<span class="p_add">+ *</span>
<span class="p_add">+ * It is responsibility of the caller to take care of any TLB hazards.</span>
<span class="p_add">+ */</span>
<span class="p_add">+static inline void guest_tlb_probe(void)</span>
<span class="p_add">+{</span>
<span class="p_add">+	__asm__ __volatile__(</span>
<span class="p_add">+		&quot;# tlbgp\n\t&quot;</span>
<span class="p_add">+		&quot;.word 0x42000010&quot;);</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+static inline void guest_tlb_read(void)</span>
<span class="p_add">+{</span>
<span class="p_add">+	__asm__ __volatile__(</span>
<span class="p_add">+		&quot;# tlbgr\n\t&quot;</span>
<span class="p_add">+		&quot;.word 0x42000009&quot;);</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+static inline void guest_tlb_write_indexed(void)</span>
<span class="p_add">+{</span>
<span class="p_add">+	__asm__ __volatile__(</span>
<span class="p_add">+		&quot;# tlbgwi\n\t&quot;</span>
<span class="p_add">+		&quot;.word 0x4200000a&quot;);</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+static inline void guest_tlb_write_random(void)</span>
<span class="p_add">+{</span>
<span class="p_add">+	__asm__ __volatile__(</span>
<span class="p_add">+		&quot;# tlbgwr\n\t&quot;</span>
<span class="p_add">+		&quot;.word 0x4200000e&quot;);</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+/*</span>
<span class="p_add">+ * Guest TLB Invalidate Flush</span>
<span class="p_add">+ */</span>
<span class="p_add">+static inline void guest_tlbinvf(void)</span>
<span class="p_add">+{</span>
<span class="p_add">+	__asm__ __volatile__(</span>
<span class="p_add">+		&quot;# tlbginvf\n\t&quot;</span>
<span class="p_add">+		&quot;.word 0x4200000c&quot;);</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+#endif	/* !TOOLCHAIN_SUPPORTS_VIRT */</span>
<span class="p_add">+</span>
 /*
  * Manipulate bits in a register.
  */

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



