// Seed: 20621176
module module_0;
  supply1 id_1;
  always @(posedge id_2) $display(id_2 | !id_1);
  wire id_3;
  wire id_4 = id_4;
endmodule
module module_0;
  assign id_1 = 1;
  task id_2;
    begin : LABEL_0
      disable id_3;
    end
  endtask
  assign id_1 = id_2 & id_1 * 1'd0 == id_1;
  wire id_4;
  wire id_5;
  module_0 modCall_1 ();
  wire id_6;
  wire id_7;
  wire id_8;
  wand module_1 = 1;
  wire id_9;
endmodule
module module_2 (
    output supply0 id_0,
    output uwire   id_1,
    input  uwire   id_2
);
  module_0 modCall_1 ();
  logic [7:0] id_4;
  logic [7:0] id_5;
  assign id_5 = id_4;
  assign id_5[1] = id_2;
  wire id_6;
endmodule
