============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Wed Nov  8 20:50:57 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file ../../RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/foc_top.v
HDL-1007 : analyze verilog file ../../RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file ../../RTL/foc/park_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file ../../RTL/foc/sincos.v
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../RTL/uart_monitor.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP_test.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
RUN-1001 : Project manager successfully analyzed 16 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/FOC_Controller_gate.db" in  1.008937s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (40.3%)

RUN-1004 : used memory is 212 MB, reserved memory is 187 MB, peak memory is 215 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP_test
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net u_foc_controller/u_adc_ad7928/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_foc_controller/u_foc_top/init_done" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_foc_controller/u_adc_ad7928/clk as clock net
SYN-4025 : Tag rtl::Net u_foc_controller/u_foc_top/init_done as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_foc_controller/u_foc_top/init_done to drive 12 clock pins.
PHY-1001 : Populate physical database on model TOP_test.
RUN-1001 : There are total 2742 instances
RUN-0007 : 937 luts, 1127 seqs, 407 mslices, 227 lslices, 18 pads, 11 brams, 9 dsps
RUN-1001 : There are total 3706 nets
RUN-1001 : 2548 nets have 2 pins
RUN-1001 : 878 nets have [3 - 5] pins
RUN-1001 : 168 nets have [6 - 10] pins
RUN-1001 : 66 nets have [11 - 20] pins
RUN-1001 : 41 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     40      
RUN-1001 :   No   |  No   |  Yes  |     422     
RUN-1001 :   No   |  Yes  |  No   |      9      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     656     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |  29   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 33
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2740 instances, 937 luts, 1127 seqs, 634 slices, 96 macros(634 instances: 407 mslices 227 lslices)
PHY-0007 : Cell area utilization is 37%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 472281
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 37%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 319738, overlap = 58.625
PHY-3002 : Step(2): len = 299582, overlap = 68.4062
PHY-3002 : Step(3): len = 172447, overlap = 67.2812
PHY-3002 : Step(4): len = 159140, overlap = 64.9062
PHY-3002 : Step(5): len = 138857, overlap = 74.5312
PHY-3002 : Step(6): len = 129345, overlap = 70.4375
PHY-3002 : Step(7): len = 122249, overlap = 81.3125
PHY-3002 : Step(8): len = 110689, overlap = 83.4375
PHY-3002 : Step(9): len = 100493, overlap = 90.25
PHY-3002 : Step(10): len = 94268.3, overlap = 95.5625
PHY-3002 : Step(11): len = 89868.7, overlap = 100.312
PHY-3002 : Step(12): len = 83730.8, overlap = 102.75
PHY-3002 : Step(13): len = 81678.7, overlap = 106.281
PHY-3002 : Step(14): len = 78537.2, overlap = 106.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.53563e-05
PHY-3002 : Step(15): len = 82615, overlap = 92.7812
PHY-3002 : Step(16): len = 83740.5, overlap = 79.3438
PHY-3002 : Step(17): len = 82786.4, overlap = 81.7188
PHY-3002 : Step(18): len = 81202.8, overlap = 77.4375
PHY-3002 : Step(19): len = 80681.4, overlap = 73.625
PHY-3002 : Step(20): len = 81879.5, overlap = 59.5938
PHY-3002 : Step(21): len = 81188.2, overlap = 59.9688
PHY-3002 : Step(22): len = 80420.3, overlap = 54.875
PHY-3002 : Step(23): len = 78861.2, overlap = 51.5625
PHY-3002 : Step(24): len = 74893.2, overlap = 48.9062
PHY-3002 : Step(25): len = 73820.7, overlap = 44.8125
PHY-3002 : Step(26): len = 72386.8, overlap = 46.25
PHY-3002 : Step(27): len = 72025.6, overlap = 42.5625
PHY-3002 : Step(28): len = 69638.7, overlap = 42.2188
PHY-3002 : Step(29): len = 69089.9, overlap = 44.0312
PHY-3002 : Step(30): len = 68911.2, overlap = 36.6562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.07126e-05
PHY-3002 : Step(31): len = 70955.7, overlap = 34.8125
PHY-3002 : Step(32): len = 71357.6, overlap = 35
PHY-3002 : Step(33): len = 72007.8, overlap = 34.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.14252e-05
PHY-3002 : Step(34): len = 75053.5, overlap = 31.9375
PHY-3002 : Step(35): len = 75894.8, overlap = 31.8125
PHY-3002 : Step(36): len = 75232.5, overlap = 33.5312
PHY-3002 : Step(37): len = 75962.3, overlap = 32.6562
PHY-3002 : Step(38): len = 78702.2, overlap = 30.8438
PHY-3002 : Step(39): len = 81042, overlap = 26.25
PHY-3002 : Step(40): len = 81115.7, overlap = 29.75
PHY-3002 : Step(41): len = 82921.9, overlap = 30.7188
PHY-3002 : Step(42): len = 84281.8, overlap = 27.5
PHY-3002 : Step(43): len = 85197.8, overlap = 23.5
PHY-3002 : Step(44): len = 85200.5, overlap = 22.8125
PHY-3002 : Step(45): len = 85181.7, overlap = 27.3438
PHY-3002 : Step(46): len = 84239.3, overlap = 26.3438
PHY-3002 : Step(47): len = 82916.6, overlap = 25.8438
PHY-3002 : Step(48): len = 83565.8, overlap = 25.5625
PHY-3002 : Step(49): len = 83813.8, overlap = 25.75
PHY-3002 : Step(50): len = 82020.4, overlap = 25.75
PHY-3002 : Step(51): len = 81728.7, overlap = 25.75
PHY-3002 : Step(52): len = 82013.1, overlap = 25.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00012285
PHY-3002 : Step(53): len = 83572.4, overlap = 23.625
PHY-3002 : Step(54): len = 83656.3, overlap = 23.625
PHY-3002 : Step(55): len = 83344.5, overlap = 25.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000203079
PHY-3002 : Step(56): len = 84409.7, overlap = 23.625
PHY-3002 : Step(57): len = 84488.7, overlap = 23.625
PHY-3002 : Step(58): len = 84487.4, overlap = 23.5625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018154s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/3706.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 104752, over cnt = 476(4%), over = 2190, worst = 24
PHY-1001 : End global iterations;  0.220389s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (49.6%)

PHY-1001 : Congestion index: top1 = 73.96, top5 = 53.03, top10 = 45.11, top15 = 39.89.
PHY-3001 : End congestion estimation;  0.270643s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (52.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.03961e-06
PHY-3002 : Step(59): len = 85638.4, overlap = 29.25
PHY-3002 : Step(60): len = 84513.5, overlap = 37.4062
PHY-3002 : Step(61): len = 79598.6, overlap = 54.6562
PHY-3002 : Step(62): len = 79298.7, overlap = 59.6562
PHY-3002 : Step(63): len = 73479.1, overlap = 60.375
PHY-3002 : Step(64): len = 72177.6, overlap = 65.5938
PHY-3002 : Step(65): len = 70850.5, overlap = 96.5312
PHY-3002 : Step(66): len = 70822.9, overlap = 82.75
PHY-3002 : Step(67): len = 66913, overlap = 88.2812
PHY-3002 : Step(68): len = 65901.1, overlap = 86.3438
PHY-3002 : Step(69): len = 65638.7, overlap = 87.9375
PHY-3002 : Step(70): len = 64786.5, overlap = 91
PHY-3002 : Step(71): len = 64182.7, overlap = 94.2188
PHY-3002 : Step(72): len = 63127.6, overlap = 92.2188
PHY-3002 : Step(73): len = 62737.2, overlap = 84.75
PHY-3002 : Step(74): len = 63105.4, overlap = 79.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.00792e-05
PHY-3002 : Step(75): len = 63047.7, overlap = 74.3125
PHY-3002 : Step(76): len = 63510.1, overlap = 73.7812
PHY-3002 : Step(77): len = 64975.3, overlap = 57.9375
PHY-3002 : Step(78): len = 65496.4, overlap = 53.8125
PHY-3002 : Step(79): len = 65073.6, overlap = 43.875
PHY-3002 : Step(80): len = 65527.4, overlap = 41.6562
PHY-3002 : Step(81): len = 64916.2, overlap = 41.5625
PHY-3002 : Step(82): len = 65265.8, overlap = 39.6875
PHY-3002 : Step(83): len = 65394, overlap = 47.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.01585e-05
PHY-3002 : Step(84): len = 66661.5, overlap = 44.125
PHY-3002 : Step(85): len = 67291.4, overlap = 44.0938
PHY-3002 : Step(86): len = 69311.7, overlap = 43.7188
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 48/3706.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 76496, over cnt = 388(3%), over = 2127, worst = 27
PHY-1001 : End global iterations;  0.189267s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (33.0%)

PHY-1001 : Congestion index: top1 = 75.35, top5 = 52.70, top10 = 42.64, top15 = 36.60.
PHY-3001 : End congestion estimation;  0.233341s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (33.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.56611e-05
PHY-3002 : Step(87): len = 69493.6, overlap = 177.969
PHY-3002 : Step(88): len = 70191.4, overlap = 166.781
PHY-3002 : Step(89): len = 70804.4, overlap = 171.438
PHY-3002 : Step(90): len = 69655.7, overlap = 176.156
PHY-3002 : Step(91): len = 69565.5, overlap = 169.219
PHY-3002 : Step(92): len = 68386.7, overlap = 156.938
PHY-3002 : Step(93): len = 68369.3, overlap = 149.812
PHY-3002 : Step(94): len = 67095.5, overlap = 152.781
PHY-3002 : Step(95): len = 66872.2, overlap = 151.375
PHY-3002 : Step(96): len = 66497.5, overlap = 150.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.13222e-05
PHY-3002 : Step(97): len = 66587.4, overlap = 145.312
PHY-3002 : Step(98): len = 66810.1, overlap = 142.25
PHY-3002 : Step(99): len = 67210, overlap = 142.219
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.01419e-05
PHY-3002 : Step(100): len = 69012, overlap = 137.125
PHY-3002 : Step(101): len = 70255.3, overlap = 136.281
PHY-3002 : Step(102): len = 72059.2, overlap = 132.531
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000120284
PHY-3002 : Step(103): len = 73117.6, overlap = 116.219
PHY-3002 : Step(104): len = 73911.8, overlap = 109.938
PHY-3002 : Step(105): len = 76254.4, overlap = 101
PHY-3002 : Step(106): len = 77245.1, overlap = 96.5625
PHY-3002 : Step(107): len = 77262.6, overlap = 89.6562
PHY-3002 : Step(108): len = 77387.9, overlap = 89.1562
PHY-3002 : Step(109): len = 78004.3, overlap = 83.875
PHY-3002 : Step(110): len = 78317.1, overlap = 83.4062
PHY-3002 : Step(111): len = 78031.5, overlap = 83.3438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000240568
PHY-3002 : Step(112): len = 79572.9, overlap = 81.5312
PHY-3002 : Step(113): len = 80019.5, overlap = 81.4062
PHY-3002 : Step(114): len = 80099.9, overlap = 80.0312
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000389238
PHY-3002 : Step(115): len = 80960.3, overlap = 79.25
PHY-3002 : Step(116): len = 84102.8, overlap = 76.3438
PHY-3002 : Step(117): len = 86761.9, overlap = 78.875
PHY-3002 : Step(118): len = 86929.3, overlap = 77.75
PHY-3002 : Step(119): len = 86829.6, overlap = 79.1875
PHY-3002 : Step(120): len = 86978.2, overlap = 78.5625
PHY-3002 : Step(121): len = 87253.3, overlap = 74.6562
PHY-3002 : Step(122): len = 87729.5, overlap = 74.3125
PHY-3002 : Step(123): len = 87956.8, overlap = 76.3438
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000727162
PHY-3002 : Step(124): len = 88424.8, overlap = 75.4688
PHY-3002 : Step(125): len = 89164.5, overlap = 74.0312
PHY-3002 : Step(126): len = 89540.2, overlap = 73.4375
PHY-3002 : Step(127): len = 89849.2, overlap = 74.0625
PHY-3002 : Step(128): len = 90382.5, overlap = 72.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00117655
PHY-3002 : Step(129): len = 90742.2, overlap = 70.3125
PHY-3002 : Step(130): len = 91486.8, overlap = 69.25
PHY-3002 : Step(131): len = 92636.3, overlap = 68.25
PHY-3002 : Step(132): len = 93387.4, overlap = 67.3438
PHY-3002 : Step(133): len = 93785.5, overlap = 66.0625
PHY-3002 : Step(134): len = 93983.9, overlap = 66.0938
PHY-3002 : Step(135): len = 94181.4, overlap = 69.125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 69.12 peak overflow 1.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 263/3706.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 110032, over cnt = 497(4%), over = 1607, worst = 17
PHY-1001 : End global iterations;  0.252130s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (43.4%)

PHY-1001 : Congestion index: top1 = 54.44, top5 = 43.52, top10 = 37.77, top15 = 34.21.
PHY-1001 : End incremental global routing;  0.295440s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (42.3%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP_test.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 13954, tnet num: 3704, tinst num: 2740, tnode num: 18096, tedge num: 23655.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.366864s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (38.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.719581s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (43.4%)

OPT-1001 : Current memory(MB): used = 272, reserve = 247, peak = 272.
OPT-1001 : End physical optimization;  0.747474s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (43.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 937 LUT to BLE ...
SYN-4008 : Packed 937 LUT and 582 SEQ to BLE.
SYN-4003 : Packing 545 remaining SEQ's ...
SYN-4005 : Packed 217 SEQ with LUT/SLICE
SYN-4006 : 231 single LUT's are left
SYN-4006 : 328 single SEQ's are left
SYN-4011 : Packing model "TOP_test" (AL_USER_NORMAL) with 1265/1943 primitive instances ...
PHY-3001 : End packing;  0.115103s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (27.1%)

PHY-1001 : Populate physical database on model TOP_test.
RUN-1001 : There are total 1365 instances
RUN-1001 : 661 mslices, 660 lslices, 18 pads, 11 brams, 9 dsps
RUN-1001 : There are total 3172 nets
RUN-1001 : 2045 nets have 2 pins
RUN-1001 : 841 nets have [3 - 5] pins
RUN-1001 : 183 nets have [6 - 10] pins
RUN-1001 : 62 nets have [11 - 20] pins
RUN-1001 : 36 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 1363 instances, 1321 slices, 96 macros(634 instances: 407 mslices 227 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : After packing: Len = 92788, Over = 103.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1817/3172.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 109760, over cnt = 391(3%), over = 978, worst = 16
PHY-1002 : len = 113360, over cnt = 233(2%), over = 414, worst = 14
PHY-1002 : len = 115280, over cnt = 141(1%), over = 225, worst = 8
PHY-1002 : len = 117792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.299604s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (31.3%)

PHY-1001 : Congestion index: top1 = 48.75, top5 = 38.93, top10 = 34.46, top15 = 31.76.
PHY-3001 : End congestion estimation;  0.350417s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (35.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.43122e-05
PHY-3002 : Step(136): len = 80455.3, overlap = 111.25
PHY-3002 : Step(137): len = 77767.8, overlap = 118
PHY-3002 : Step(138): len = 76791.3, overlap = 119.5
PHY-3002 : Step(139): len = 76414.7, overlap = 114.5
PHY-3002 : Step(140): len = 75280.6, overlap = 109.75
PHY-3002 : Step(141): len = 75015.8, overlap = 108.5
PHY-3002 : Step(142): len = 74856.3, overlap = 105.25
PHY-3002 : Step(143): len = 74602.6, overlap = 108.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.86243e-05
PHY-3002 : Step(144): len = 77092, overlap = 100
PHY-3002 : Step(145): len = 78771.9, overlap = 93
PHY-3002 : Step(146): len = 80121.6, overlap = 89
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000137249
PHY-3002 : Step(147): len = 81816.2, overlap = 84.5
PHY-3002 : Step(148): len = 83536.4, overlap = 81.75
PHY-3002 : Step(149): len = 86306.2, overlap = 73.75
PHY-3002 : Step(150): len = 88327.1, overlap = 74.5
PHY-3002 : Step(151): len = 89818.2, overlap = 74.5
PHY-3002 : Step(152): len = 90182.8, overlap = 65.25
PHY-3002 : Step(153): len = 90238.5, overlap = 63
PHY-3002 : Step(154): len = 90309.6, overlap = 61.5
PHY-3002 : Step(155): len = 90694.7, overlap = 64.75
PHY-3002 : Step(156): len = 90854.9, overlap = 64.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000270813
PHY-3002 : Step(157): len = 92695, overlap = 63.5
PHY-3002 : Step(158): len = 94386.8, overlap = 59.75
PHY-3002 : Step(159): len = 95848.4, overlap = 59.75
PHY-3002 : Step(160): len = 96653.7, overlap = 59.75
PHY-3002 : Step(161): len = 97235.4, overlap = 57.25
PHY-3002 : Step(162): len = 97714.3, overlap = 59.5
PHY-3002 : Step(163): len = 97965, overlap = 58
PHY-3002 : Step(164): len = 98123.8, overlap = 59.25
PHY-3002 : Step(165): len = 98177.8, overlap = 56.75
PHY-3002 : Step(166): len = 97967.3, overlap = 55.5
PHY-3002 : Step(167): len = 97913.2, overlap = 54.75
PHY-3002 : Step(168): len = 97959.2, overlap = 57.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00048247
PHY-3002 : Step(169): len = 99677, overlap = 55
PHY-3002 : Step(170): len = 100799, overlap = 52.25
PHY-3002 : Step(171): len = 101582, overlap = 52.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000921095
PHY-3002 : Step(172): len = 102275, overlap = 50.75
PHY-3002 : Step(173): len = 103665, overlap = 47
PHY-3002 : Step(174): len = 104954, overlap = 44.25
PHY-3002 : Step(175): len = 105290, overlap = 43
PHY-3002 : Step(176): len = 105590, overlap = 44.25
PHY-3002 : Step(177): len = 105913, overlap = 43.5
PHY-3002 : Step(178): len = 106118, overlap = 44.25
PHY-3002 : Step(179): len = 106321, overlap = 44.25
PHY-3002 : Step(180): len = 106496, overlap = 44.5
PHY-3002 : Step(181): len = 106613, overlap = 44.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00163987
PHY-3002 : Step(182): len = 107093, overlap = 43.75
PHY-3002 : Step(183): len = 108062, overlap = 43
PHY-3002 : Step(184): len = 108954, overlap = 43.75
PHY-3002 : Step(185): len = 109142, overlap = 44.5
PHY-3002 : Step(186): len = 109288, overlap = 43.75
PHY-3002 : Step(187): len = 109469, overlap = 44.25
PHY-3002 : Step(188): len = 109631, overlap = 45.25
PHY-3002 : Step(189): len = 109739, overlap = 44
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00269241
PHY-3002 : Step(190): len = 109934, overlap = 43.5
PHY-3002 : Step(191): len = 110185, overlap = 43
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.646355s wall, 0.109375s user + 0.093750s system = 0.203125s CPU (31.4%)

PHY-3001 : Trial Legalized: Len = 113919
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 140/3172.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 132896, over cnt = 277(2%), over = 461, worst = 9
PHY-1002 : len = 135144, over cnt = 137(1%), over = 180, worst = 5
PHY-1002 : len = 136488, over cnt = 33(0%), over = 40, worst = 3
PHY-1002 : len = 137032, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 137304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.406874s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (19.2%)

PHY-1001 : Congestion index: top1 = 46.94, top5 = 36.15, top10 = 32.12, top15 = 29.88.
PHY-3001 : End congestion estimation;  0.464810s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (23.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.39406e-05
PHY-3002 : Step(192): len = 102691, overlap = 37.75
PHY-3002 : Step(193): len = 99953.9, overlap = 39
PHY-3002 : Step(194): len = 99925.5, overlap = 35.5
PHY-3002 : Step(195): len = 100059, overlap = 36
PHY-3002 : Step(196): len = 99712.6, overlap = 35.25
PHY-3002 : Step(197): len = 99591.8, overlap = 36.75
PHY-3002 : Step(198): len = 99514.4, overlap = 38
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000167881
PHY-3002 : Step(199): len = 101272, overlap = 31.5
PHY-3002 : Step(200): len = 101915, overlap = 30.75
PHY-3002 : Step(201): len = 102471, overlap = 27.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000335762
PHY-3002 : Step(202): len = 103033, overlap = 26.25
PHY-3002 : Step(203): len = 103800, overlap = 26
PHY-3002 : Step(204): len = 104577, overlap = 25.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005054s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (309.1%)

PHY-3001 : Legalized: Len = 105454, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 930 tiles.
PHY-3001 : End spreading;  0.008414s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 105478, Over = 0
RUN-1003 : finish command "place" in  9.203826s wall, 2.921875s user + 0.937500s system = 3.859375s CPU (41.9%)

RUN-1004 : used memory is 261 MB, reserved memory is 235 MB, peak memory is 273 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 1365 instances
RUN-1001 : 661 mslices, 660 lslices, 18 pads, 11 brams, 9 dsps
RUN-1001 : There are total 3172 nets
RUN-1001 : 2045 nets have 2 pins
RUN-1001 : 841 nets have [3 - 5] pins
RUN-1001 : 183 nets have [6 - 10] pins
RUN-1001 : 62 nets have [11 - 20] pins
RUN-1001 : 36 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP_test.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 11676, tnet num: 3170, tinst num: 1363, tnode num: 14596, tedge num: 20847.
TMR-2508 : Levelizing timing graph completed, there are 57 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 661 mslices, 660 lslices, 18 pads, 11 brams, 9 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1370 clock pins, and constraint 2918 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 122424, over cnt = 265(2%), over = 452, worst = 9
PHY-1002 : len = 124680, over cnt = 134(1%), over = 174, worst = 5
PHY-1002 : len = 126072, over cnt = 48(0%), over = 53, worst = 5
PHY-1002 : len = 126792, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 127032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.408876s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (34.4%)

PHY-1001 : Congestion index: top1 = 46.60, top5 = 35.87, top10 = 31.56, top15 = 29.12.
PHY-1001 : End global routing;  0.466782s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (36.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 316, reserve = 291, peak = 333.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-1001 : net u_foc_controller/u_adc_ad7928/clk will be routed on clock mesh
PHY-1001 : clock net u_foc_controller/u_foc_top/init_done_syn_4 will be merged with clock u_foc_controller/u_foc_top/init_done
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Current memory(MB): used = 401, reserve = 377, peak = 401.
PHY-1001 : End build detailed router design. 1.826345s wall, 1.093750s user + 0.015625s system = 1.109375s CPU (60.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 69584, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.361156s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (38.9%)

PHY-1001 : Current memory(MB): used = 412, reserve = 389, peak = 412.
PHY-1001 : End phase 1; 0.362954s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (38.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 82% nets.
PHY-1022 : len = 326712, over cnt = 72(0%), over = 72, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 413, reserve = 389, peak = 413.
PHY-1001 : End initial routed; 2.444099s wall, 1.437500s user + 0.078125s system = 1.515625s CPU (62.0%)

PHY-1001 : Current memory(MB): used = 413, reserve = 389, peak = 413.
PHY-1001 : End phase 2; 2.444148s wall, 1.437500s user + 0.078125s system = 1.515625s CPU (62.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 324896, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.088417s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (17.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 324760, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.037393s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (41.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 324808, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.024451s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.9%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-1001 : 12 feed throughs used by 11 nets
PHY-1001 : End commit to database; 0.433354s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (72.1%)

PHY-1001 : Current memory(MB): used = 427, reserve = 404, peak = 427.
PHY-1001 : End phase 3; 0.637517s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (61.3%)

PHY-1003 : Routed, final wirelength = 324808
PHY-1001 : Current memory(MB): used = 428, reserve = 404, peak = 428.
PHY-1001 : End export database. 0.008906s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  5.398496s wall, 3.140625s user + 0.093750s system = 3.234375s CPU (59.9%)

RUN-1003 : finish command "route" in  6.499767s wall, 3.546875s user + 0.140625s system = 3.687500s CPU (56.7%)

RUN-1004 : used memory is 368 MB, reserved memory is 348 MB, peak memory is 428 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: TOP_test Device: SF1S60CG121I***

IO Statistics
#IO                        18
  #input                    8
  #output                   9
  #inout                    1

Utilization Statistics
#lut                     2220   out of   5824   38.12%
#reg                     1137   out of   5824   19.52%
#le                      2548
  #lut only              1411   out of   2548   55.38%
  #reg only               328   out of   2548   12.87%
  #lut&reg                809   out of   2548   31.75%
#dsp                        9   out of     10   90.00%
#bram                      11   out of     26   42.31%
  #bram9k                  11
  #fifo9k                   0
#hard-ip                    0
  #mcu                      0   out of      1    0.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       18   out of     55   32.73%
  #ireg                     1
  #oreg                    10
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                Type               DriverType         Driver                                                Fanout
#1        u_foc_controller/u_adc_ad7928/clk       GCLK               pll                u_pll/pll_inst.clkc1                                  679
#2        u_foc_controller/u_foc_top/init_done    GCLK               lslice             u_foc_controller/u_foc_top/init_done_reg_syn_36.q0    7
#3        I_clk_25m_dup_1                         GeneralRouting     io                 I_clk_25m_syn_2.di                                    1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       IREG     
     key1         INPUT         H2        LVCMOS18          N/A          PULLUP       NONE     
     key2         INPUT         J4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        OREG     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        OREG     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        OREG     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        OREG     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        OREG     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------+
|Instance                |Module            |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------+
|top                     |TOP_test          |2548   |1586    |634     |1149    |11      |9       |
|  u_foc_controller      |foc_controller    |2273   |1347    |598     |992     |11      |9       |
|    u_adc_ad7928        |adc_ad7928        |141    |76      |28      |76      |0       |0       |
|    u_as5600_encoder    |as5600_encoder    |413    |243     |152     |96      |0       |1       |
|      u_as5600_read     |i2c_register_read |261    |173     |82      |56      |0       |0       |
|    u_foc_top           |foc_top           |1718   |1027    |418     |820     |11      |8       |
|      u_adc_sn_ctrl     |hold_detect       |20     |16      |4       |10      |0       |0       |
|      u_cartesian2polar |cartesian2polar   |393    |317     |59      |189     |8       |1       |
|      u_clark_tr        |clark_tr          |167    |49      |44      |103     |0       |0       |
|      u_id_pi           |pi_controller     |254    |143     |90      |79      |0       |1       |
|      u_iq_pi           |pi_controller     |270    |138     |95      |83      |0       |1       |
|      u_park_tr         |park_tr           |205    |142     |44      |95      |2       |4       |
|        u_sincos        |sincos            |142    |116     |26      |65      |2       |0       |
|      u_svpwm           |svpwm             |280    |159     |57      |177     |1       |1       |
|    u_hall_encoder      |hall_encoder      |1      |1       |0       |0       |0       |0       |
|  u_pll                 |pll               |0      |0       |0       |0       |0       |0       |
|  u_uart_monitor        |uart_monitor      |199    |185     |14      |113     |0       |0       |
+------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2025  
    #2          2       478   
    #3          3       297   
    #4          4        66   
    #5        5-10      191   
    #6        11-50      87   
    #7       51-100      2    
    #8       101-500     2    
  Average     2.48            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_pr.db" in  1.075126s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (104.6%)

RUN-1004 : used memory is 372 MB, reserved memory is 351 MB, peak memory is 446 MB
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
PRG-1000 : <!-- HMAC is: 6b861322dd0de563203fbe03c30b788e711c277bbb67479877cd6350b45f30ee -->
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 1363
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 3172, pip num: 26935
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 12
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1057 valid insts, and 81745 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110001010000000000000000
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  2.862831s wall, 19.640625s user + 0.062500s system = 19.703125s CPU (688.2%)

RUN-1004 : used memory is 380 MB, reserved memory is 364 MB, peak memory is 554 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231108_205057.log"
