;redcode
;assert 1
	SPL 0, #-12
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ 121, 15
	DJN -1, @-20
	JMN @12, #1
	CMP 121, 15
	CMP 121, 15
	SLT 270, 60
	JMZ 121, 15
	JMP <127, 120
	SUB @0, @2
	ADD 270, 60
	JMP 12, <10
	SUB #12, @12
	SUB @121, 106
	SUB @-7, <-25
	SPL 0, -1
	SPL <121, 103
	SUB @127, 106
	SUB @121, 106
	SUB @121, 103
	MOV -1, <-20
	JMP <127, 120
	ADD #120, 9
	SUB #12, @12
	JMZ -1, @-20
	SUB #72, @205
	SUB @127, 106
	SUB #12, @200
	SUB @121, 103
	SUB @0, @2
	DJN <121, 103
	ADD 270, 60
	CMP 100, 90
	CMP 100, 90
	JMN <121, 103
	JMP <127, 120
	JMP <127, 120
	SUB @121, 106
	JMN @12, #1
	DAT #0, #-12
	JMZ 121, 15
	SLT -1, <-20
	SLT -1, <-20
	SUB @0, @2
	ADD #72, @250
	SPL 0, #-12
	ADD #72, @250
	MOV -1, <-20
	DJN -1, @-20
	JMZ 121, 15
