<stg><name>para_partial_sort</name>


<trans_list>

<trans id="89" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %PE_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %PE_idx

]]></Node>
<StgValue><ssdm name="PE_idx_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="64">
<![CDATA[
entry:2 %mux_case_10_phi_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_10_phi_loc"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="64">
<![CDATA[
entry:3 %mux_case_1_phi_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_1_phi_loc"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="64">
<![CDATA[
entry:4 %mux_case_2_phi_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_2_phi_loc"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="64">
<![CDATA[
entry:5 %mux_case_3_phi_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_3_phi_loc"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="64">
<![CDATA[
entry:6 %mux_case_4_phi_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_4_phi_loc"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="64">
<![CDATA[
entry:7 %mux_case_5_phi_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_5_phi_loc"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="64">
<![CDATA[
entry:8 %mux_case_6_phi_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_6_phi_loc"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="64">
<![CDATA[
entry:9 %mux_case_7_phi_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_7_phi_loc"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="64">
<![CDATA[
entry:10 %mux_case_8_phi_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_8_phi_loc"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="64">
<![CDATA[
entry:11 %mux_case_9_phi_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_9_phi_loc"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:25 %empty = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i9P0A, i9 %compute_to_sort_stream_s, i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:26 %empty_11 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i9P0A, i9 %compute_to_sort_stream_peek, i32 1

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:27 %empty_12 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i9P0A, i9 %sort_to_hiermerge_dist_stream_0, i32 1

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry:28 %empty_13 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i33P0A, i33 %sort_to_hiermerge_id_stream_0, i32 1

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="32" op_8_bw="8" op_9_bw="32" op_10_bw="8" op_11_bw="32" op_12_bw="8" op_13_bw="32" op_14_bw="8" op_15_bw="32" op_16_bw="8" op_17_bw="32" op_18_bw="8" op_19_bw="32" op_20_bw="8">
<![CDATA[
entry:29 %call_ln0 = call void @para_partial_sort_Pipeline_VITIS_LOOP_121_1, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_10, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_1, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_11, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_2, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_12, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_3, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_13, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_4, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_14, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_5, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_15, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_6, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_16, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_7, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_17, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_8, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_18, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_9, i32 %p_ZZ17para_partial_sortiiRN4tapa7istreamI7ap_uintILi8EEEERNS_7ostreamI8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEEERNS5_IiEEE15local_kNearstId_10, i8 %p_ZZ17para_partial_sortiiRN4tapa7istreamI7ap_uintILi8EEEERNS_7ostreamI8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEEERNS5_IiEEE17local_kNearstDist_10

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:30 %mul_ln115 = mul i32 %PE_idx_read, i32 139812

]]></Node>
<StgValue><ssdm name="mul_ln115"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %seg_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %seg_idx

]]></Node>
<StgValue><ssdm name="seg_idx_read"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="32" op_8_bw="8" op_9_bw="32" op_10_bw="8" op_11_bw="32" op_12_bw="8" op_13_bw="32" op_14_bw="8" op_15_bw="32" op_16_bw="8" op_17_bw="32" op_18_bw="8" op_19_bw="32" op_20_bw="8">
<![CDATA[
entry:29 %call_ln0 = call void @para_partial_sort_Pipeline_VITIS_LOOP_121_1, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_10, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_1, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_11, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_2, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_12, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_3, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_13, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_4, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_14, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_5, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_15, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_6, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_16, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_7, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_17, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_8, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_18, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_9, i32 %p_ZZ17para_partial_sortiiRN4tapa7istreamI7ap_uintILi8EEEERNS_7ostreamI8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEEERNS5_IiEEE15local_kNearstId_10, i8 %p_ZZ17para_partial_sortiiRN4tapa7istreamI7ap_uintILi8EEEERNS_7ostreamI8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEEERNS5_IiEEE17local_kNearstDist_10

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:30 %mul_ln115 = mul i32 %PE_idx_read, i32 139812

]]></Node>
<StgValue><ssdm name="mul_ln115"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:31 %empty_14 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="9" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0">
<![CDATA[
entry:32 %call_ln115 = call void @para_partial_sort_Pipeline_SORT_LOOP, i32 %seg_idx_read, i32 %mul_ln115, i9 %compute_to_sort_stream_s, i8 %mux_case_9_phi_loc, i8 %mux_case_8_phi_loc, i8 %mux_case_7_phi_loc, i8 %mux_case_6_phi_loc, i8 %mux_case_5_phi_loc, i8 %mux_case_4_phi_loc, i8 %mux_case_3_phi_loc, i8 %mux_case_2_phi_loc, i8 %mux_case_1_phi_loc, i8 %mux_case_10_phi_loc, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_9, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_8, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_7, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_6, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_5, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_4, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_3, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_2, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_1, i8 %p_ZZ17para_partial_sortiiRN4tapa7istreamI7ap_uintILi8EEEERNS_7ostreamI8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEEERNS5_IiEEE17local_kNearstDist_10, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_10, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_11, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_12, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_13, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_14, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_15, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_16, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_17, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_18, i32 %p_ZZ17para_partial_sortiiRN4tapa7istreamI7ap_uintILi8EEEERNS_7ostreamI8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEEERNS5_IiEEE15local_kNearstId_10

]]></Node>
<StgValue><ssdm name="call_ln115"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="9" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0">
<![CDATA[
entry:32 %call_ln115 = call void @para_partial_sort_Pipeline_SORT_LOOP, i32 %seg_idx_read, i32 %mul_ln115, i9 %compute_to_sort_stream_s, i8 %mux_case_9_phi_loc, i8 %mux_case_8_phi_loc, i8 %mux_case_7_phi_loc, i8 %mux_case_6_phi_loc, i8 %mux_case_5_phi_loc, i8 %mux_case_4_phi_loc, i8 %mux_case_3_phi_loc, i8 %mux_case_2_phi_loc, i8 %mux_case_1_phi_loc, i8 %mux_case_10_phi_loc, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_9, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_8, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_7, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_6, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_5, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_4, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_3, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_2, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_1, i8 %p_ZZ17para_partial_sortiiRN4tapa7istreamI7ap_uintILi8EEEERNS_7ostreamI8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEEERNS5_IiEEE17local_kNearstDist_10, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_10, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_11, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_12, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_13, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_14, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_15, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_16, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_17, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_18, i32 %p_ZZ17para_partial_sortiiRN4tapa7istreamI7ap_uintILi8EEEERNS_7ostreamI8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEEERNS5_IiEEE15local_kNearstId_10

]]></Node>
<StgValue><ssdm name="call_ln115"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:43 %empty_15 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="32" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:33 %mux_case_9_phi_loc_load = load i8 %mux_case_9_phi_loc

]]></Node>
<StgValue><ssdm name="mux_case_9_phi_loc_load"/></StgValue>
</operation>

<operation id="33" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:34 %mux_case_8_phi_loc_load = load i8 %mux_case_8_phi_loc

]]></Node>
<StgValue><ssdm name="mux_case_8_phi_loc_load"/></StgValue>
</operation>

<operation id="34" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:35 %mux_case_7_phi_loc_load = load i8 %mux_case_7_phi_loc

]]></Node>
<StgValue><ssdm name="mux_case_7_phi_loc_load"/></StgValue>
</operation>

<operation id="35" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:36 %mux_case_6_phi_loc_load = load i8 %mux_case_6_phi_loc

]]></Node>
<StgValue><ssdm name="mux_case_6_phi_loc_load"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:37 %mux_case_5_phi_loc_load = load i8 %mux_case_5_phi_loc

]]></Node>
<StgValue><ssdm name="mux_case_5_phi_loc_load"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:38 %mux_case_4_phi_loc_load = load i8 %mux_case_4_phi_loc

]]></Node>
<StgValue><ssdm name="mux_case_4_phi_loc_load"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:39 %mux_case_3_phi_loc_load = load i8 %mux_case_3_phi_loc

]]></Node>
<StgValue><ssdm name="mux_case_3_phi_loc_load"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:40 %mux_case_2_phi_loc_load = load i8 %mux_case_2_phi_loc

]]></Node>
<StgValue><ssdm name="mux_case_2_phi_loc_load"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:41 %mux_case_1_phi_loc_load = load i8 %mux_case_1_phi_loc

]]></Node>
<StgValue><ssdm name="mux_case_1_phi_loc_load"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:42 %mux_case_10_phi_loc_load = load i8 %mux_case_10_phi_loc

]]></Node>
<StgValue><ssdm name="mux_case_10_phi_loc_load"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:44 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_10_load = load i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_10

]]></Node>
<StgValue><ssdm name="para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_10_load"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:45 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_11_load = load i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_11

]]></Node>
<StgValue><ssdm name="para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_11_load"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:46 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_12_load = load i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_12

]]></Node>
<StgValue><ssdm name="para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_12_load"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:47 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_13_load = load i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_13

]]></Node>
<StgValue><ssdm name="para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_13_load"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:48 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_14_load = load i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_14

]]></Node>
<StgValue><ssdm name="para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_14_load"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:49 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_15_load = load i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_15

]]></Node>
<StgValue><ssdm name="para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_15_load"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:50 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_16_load = load i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_16

]]></Node>
<StgValue><ssdm name="para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_16_load"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:51 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_17_load = load i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_17

]]></Node>
<StgValue><ssdm name="para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_17_load"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:52 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_18_load = load i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_18

]]></Node>
<StgValue><ssdm name="para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_18_load"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:53 %p_ZZ17para_partial_sortiiRN4tapa7istreamI7ap_uintILi8EEEERNS_7ostreamI8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEEERNS5_IiEEE15local_kNearstId_10_load = load i32 %p_ZZ17para_partial_sortiiRN4tapa7istreamI7ap_uintILi8EEEERNS_7ostreamI8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEEERNS5_IiEEE15local_kNearstId_10

]]></Node>
<StgValue><ssdm name="p_ZZ17para_partial_sortiiRN4tapa7istreamI7ap_uintILi8EEEERNS_7ostreamI8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEEERNS5_IiEEE15local_kNearstId_10_load"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:54 %empty_16 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="9" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="33" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
entry:55 %call_ln0 = call void @para_partial_sort_Pipeline_OUTPUT_LOOP, i8 %mux_case_1_phi_loc_load, i8 %mux_case_2_phi_loc_load, i8 %mux_case_3_phi_loc_load, i8 %mux_case_4_phi_loc_load, i8 %mux_case_5_phi_loc_load, i8 %mux_case_6_phi_loc_load, i8 %mux_case_7_phi_loc_load, i8 %mux_case_8_phi_loc_load, i8 %mux_case_9_phi_loc_load, i8 %mux_case_10_phi_loc_load, i9 %sort_to_hiermerge_dist_stream_0, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_10_load, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_11_load, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_12_load, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_13_load, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_14_load, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_15_load, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_16_load, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_17_load, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_18_load, i32 %p_ZZ17para_partial_sortiiRN4tapa7istreamI7ap_uintILi8EEEERNS_7ostreamI8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEEERNS5_IiEEE15local_kNearstId_10_load, i33 %sort_to_hiermerge_id_stream_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:12 %spectopmodule_ln77 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln77"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %PE_idx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %PE_idx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %seg_idx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %seg_idx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %compute_to_sort_stream_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %compute_to_sort_stream_s

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %compute_to_sort_stream_peek, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %compute_to_sort_stream_peek

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %sort_to_hiermerge_dist_stream_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
entry:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %sort_to_hiermerge_dist_stream_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %sort_to_hiermerge_id_stream_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %sort_to_hiermerge_id_stream_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="9" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="33" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
entry:55 %call_ln0 = call void @para_partial_sort_Pipeline_OUTPUT_LOOP, i8 %mux_case_1_phi_loc_load, i8 %mux_case_2_phi_loc_load, i8 %mux_case_3_phi_loc_load, i8 %mux_case_4_phi_loc_load, i8 %mux_case_5_phi_loc_load, i8 %mux_case_6_phi_loc_load, i8 %mux_case_7_phi_loc_load, i8 %mux_case_8_phi_loc_load, i8 %mux_case_9_phi_loc_load, i8 %mux_case_10_phi_loc_load, i9 %sort_to_hiermerge_dist_stream_0, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_10_load, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_11_load, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_12_load, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_13_load, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_14_load, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_15_load, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_16_load, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_17_load, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_18_load, i32 %p_ZZ17para_partial_sortiiRN4tapa7istreamI7ap_uintILi8EEEERNS_7ostreamI8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEEERNS5_IiEEE15local_kNearstId_10_load, i33 %sort_to_hiermerge_id_stream_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
entry:56 %store_ln199 = store i32 4294967295, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_10

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:57 %store_ln200 = store i8 127, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_1

]]></Node>
<StgValue><ssdm name="store_ln200"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
entry:58 %store_ln199 = store i32 4294967295, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_11

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:59 %store_ln200 = store i8 127, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_2

]]></Node>
<StgValue><ssdm name="store_ln200"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
entry:60 %store_ln199 = store i32 4294967295, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_12

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:61 %store_ln200 = store i8 127, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_3

]]></Node>
<StgValue><ssdm name="store_ln200"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
entry:62 %store_ln199 = store i32 4294967295, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_13

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:63 %store_ln200 = store i8 127, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_4

]]></Node>
<StgValue><ssdm name="store_ln200"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
entry:64 %store_ln199 = store i32 4294967295, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_14

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:65 %store_ln200 = store i8 127, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_5

]]></Node>
<StgValue><ssdm name="store_ln200"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
entry:66 %store_ln199 = store i32 4294967295, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_15

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:67 %store_ln200 = store i8 127, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_6

]]></Node>
<StgValue><ssdm name="store_ln200"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
entry:68 %store_ln199 = store i32 4294967295, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_16

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:69 %store_ln200 = store i8 127, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_7

]]></Node>
<StgValue><ssdm name="store_ln200"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
entry:70 %store_ln199 = store i32 4294967295, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_17

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:71 %store_ln200 = store i8 127, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_8

]]></Node>
<StgValue><ssdm name="store_ln200"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
entry:72 %store_ln199 = store i32 4294967295, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_18

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:73 %store_ln200 = store i8 127, i8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstDist_9

]]></Node>
<StgValue><ssdm name="store_ln200"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
entry:74 %store_ln199 = store i32 4294967295, i32 %p_ZZ17para_partial_sortiiRN4tapa7istreamI7ap_uintILi8EEEERNS_7ostreamI8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEEERNS5_IiEEE15local_kNearstId_10

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:75 %store_ln200 = store i8 127, i8 %p_ZZ17para_partial_sortiiRN4tapa7istreamI7ap_uintILi8EEEERNS_7ostreamI8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEEERNS5_IiEEE17local_kNearstDist_10

]]></Node>
<StgValue><ssdm name="store_ln200"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0">
<![CDATA[
entry:76 %ret_ln203 = ret

]]></Node>
<StgValue><ssdm name="ret_ln203"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
