--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml ssgdemo.twx ssgdemo.ncd -o ssgdemo.twr ssgdemo.pcf -ucf
mojo.ucf

Design file:              ssgdemo.ncd
Physical constraint file: ssgdemo.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2509 paths analyzed, 356 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.073ns.
--------------------------------------------------------------------------------

Paths for end point tx_buffer_10 (SLICE_X13Y46.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               baud_pulse (FF)
  Destination:          tx_buffer_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.012ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.687 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: baud_pulse to tx_buffer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.AQ      Tcko                  0.430   baud_pulse
                                                       baud_pulse
    SLICE_X11Y27.B1      net (fanout=4)        1.459   baud_pulse
    SLICE_X11Y27.BMUX    Tilo                  0.337   _n0321_inv
                                                       _n0369_inv1
    SLICE_X13Y46.CE      net (fanout=5)        2.421   _n0369_inv
    SLICE_X13Y46.CLK     Tceck                 0.365   tx_buffer<10>
                                                       tx_buffer_10
    -------------------------------------------------  ---------------------------
    Total                                      5.012ns (1.132ns logic, 3.880ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx_state (FF)
  Destination:          tx_buffer_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.154ns (Levels of Logic = 1)
  Clock Path Skew:      -0.051ns (0.687 - 0.738)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx_state to tx_buffer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AQ      Tcko                  0.476   tx_state
                                                       tx_state
    SLICE_X11Y27.B4      net (fanout=15)       0.555   tx_state
    SLICE_X11Y27.BMUX    Tilo                  0.337   _n0321_inv
                                                       _n0369_inv1
    SLICE_X13Y46.CE      net (fanout=5)        2.421   _n0369_inv
    SLICE_X13Y46.CLK     Tceck                 0.365   tx_buffer<10>
                                                       tx_buffer_10
    -------------------------------------------------  ---------------------------
    Total                                      4.154ns (1.178ns logic, 2.976ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point count_os_3 (SLICE_X12Y17.C1), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_baud_7 (FF)
  Destination:          count_os_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.547ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_baud_7 to count_os_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.DQ      Tcko                  0.525   count_baud<7>
                                                       count_baud_7
    SLICE_X13Y20.B3      net (fanout=2)        0.564   count_baud<7>
    SLICE_X13Y20.B       Tilo                  0.259   baud_pulse
                                                       count_baud[11]_PWR_5_o_LessThan_41_o_inv_inv12
    SLICE_X13Y18.C5      net (fanout=19)       0.492   count_baud[11]_PWR_5_o_LessThan_41_o_inv_inv11
    SLICE_X13Y18.C       Tilo                  0.259   os_pulse
                                                       count_baud[11]_PWR_5_o_LessThan_41_o_inv_inv13
    SLICE_X13Y18.B4      net (fanout=8)        0.384   count_baud[11]_PWR_5_o_LessThan_41_o_inv_inv
    SLICE_X13Y18.B       Tilo                  0.259   os_pulse
                                                       GND_5_o_PWR_5_o_LessThan_45_o1_SW0
    SLICE_X13Y19.A5      net (fanout=2)        0.420   N27
    SLICE_X13Y19.A       Tilo                  0.259   count_os<6>
                                                       GND_5_o_PWR_5_o_LessThan_45_o1
    SLICE_X12Y17.C1      net (fanout=6)        0.787   GND_5_o_PWR_5_o_LessThan_45_o
    SLICE_X12Y17.CLK     Tas                   0.339   count_os<3>
                                                       Mmux_GND_5_o_GND_5_o_mux_46_OUT41
                                                       count_os_3
    -------------------------------------------------  ---------------------------
    Total                                      4.547ns (1.900ns logic, 2.647ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_baud_6 (FF)
  Destination:          count_os_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.529ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_baud_6 to count_os_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.CQ      Tcko                  0.525   count_baud<7>
                                                       count_baud_6
    SLICE_X13Y20.B4      net (fanout=2)        0.546   count_baud<6>
    SLICE_X13Y20.B       Tilo                  0.259   baud_pulse
                                                       count_baud[11]_PWR_5_o_LessThan_41_o_inv_inv12
    SLICE_X13Y18.C5      net (fanout=19)       0.492   count_baud[11]_PWR_5_o_LessThan_41_o_inv_inv11
    SLICE_X13Y18.C       Tilo                  0.259   os_pulse
                                                       count_baud[11]_PWR_5_o_LessThan_41_o_inv_inv13
    SLICE_X13Y18.B4      net (fanout=8)        0.384   count_baud[11]_PWR_5_o_LessThan_41_o_inv_inv
    SLICE_X13Y18.B       Tilo                  0.259   os_pulse
                                                       GND_5_o_PWR_5_o_LessThan_45_o1_SW0
    SLICE_X13Y19.A5      net (fanout=2)        0.420   N27
    SLICE_X13Y19.A       Tilo                  0.259   count_os<6>
                                                       GND_5_o_PWR_5_o_LessThan_45_o1
    SLICE_X12Y17.C1      net (fanout=6)        0.787   GND_5_o_PWR_5_o_LessThan_45_o
    SLICE_X12Y17.CLK     Tas                   0.339   count_os<3>
                                                       Mmux_GND_5_o_GND_5_o_mux_46_OUT41
                                                       count_os_3
    -------------------------------------------------  ---------------------------
    Total                                      4.529ns (1.900ns logic, 2.629ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_baud_5 (FF)
  Destination:          count_os_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.426ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_baud_5 to count_os_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.BQ      Tcko                  0.525   count_baud<7>
                                                       count_baud_5
    SLICE_X13Y18.D6      net (fanout=2)        0.745   count_baud<5>
    SLICE_X13Y18.D       Tilo                  0.259   os_pulse
                                                       count_baud[11]_PWR_5_o_LessThan_41_o_inv_inv11
    SLICE_X13Y18.C6      net (fanout=19)       0.190   count_baud[11]_PWR_5_o_LessThan_41_o_inv_inv1
    SLICE_X13Y18.C       Tilo                  0.259   os_pulse
                                                       count_baud[11]_PWR_5_o_LessThan_41_o_inv_inv13
    SLICE_X13Y18.B4      net (fanout=8)        0.384   count_baud[11]_PWR_5_o_LessThan_41_o_inv_inv
    SLICE_X13Y18.B       Tilo                  0.259   os_pulse
                                                       GND_5_o_PWR_5_o_LessThan_45_o1_SW0
    SLICE_X13Y19.A5      net (fanout=2)        0.420   N27
    SLICE_X13Y19.A       Tilo                  0.259   count_os<6>
                                                       GND_5_o_PWR_5_o_LessThan_45_o1
    SLICE_X12Y17.C1      net (fanout=6)        0.787   GND_5_o_PWR_5_o_LessThan_45_o
    SLICE_X12Y17.CLK     Tas                   0.339   count_os<3>
                                                       Mmux_GND_5_o_GND_5_o_mux_46_OUT41
                                                       count_os_3
    -------------------------------------------------  ---------------------------
    Total                                      4.426ns (1.900ns logic, 2.526ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point count_os_0 (SLICE_X12Y17.A2), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_baud_7 (FF)
  Destination:          count_os_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.519ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_baud_7 to count_os_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.DQ      Tcko                  0.525   count_baud<7>
                                                       count_baud_7
    SLICE_X13Y20.B3      net (fanout=2)        0.564   count_baud<7>
    SLICE_X13Y20.B       Tilo                  0.259   baud_pulse
                                                       count_baud[11]_PWR_5_o_LessThan_41_o_inv_inv12
    SLICE_X13Y18.C5      net (fanout=19)       0.492   count_baud[11]_PWR_5_o_LessThan_41_o_inv_inv11
    SLICE_X13Y18.C       Tilo                  0.259   os_pulse
                                                       count_baud[11]_PWR_5_o_LessThan_41_o_inv_inv13
    SLICE_X13Y18.B4      net (fanout=8)        0.384   count_baud[11]_PWR_5_o_LessThan_41_o_inv_inv
    SLICE_X13Y18.B       Tilo                  0.259   os_pulse
                                                       GND_5_o_PWR_5_o_LessThan_45_o1_SW0
    SLICE_X13Y19.A5      net (fanout=2)        0.420   N27
    SLICE_X13Y19.A       Tilo                  0.259   count_os<6>
                                                       GND_5_o_PWR_5_o_LessThan_45_o1
    SLICE_X12Y17.A2      net (fanout=6)        0.759   GND_5_o_PWR_5_o_LessThan_45_o
    SLICE_X12Y17.CLK     Tas                   0.339   count_os<3>
                                                       Mmux_GND_5_o_GND_5_o_mux_46_OUT11
                                                       count_os_0
    -------------------------------------------------  ---------------------------
    Total                                      4.519ns (1.900ns logic, 2.619ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_baud_6 (FF)
  Destination:          count_os_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.501ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_baud_6 to count_os_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.CQ      Tcko                  0.525   count_baud<7>
                                                       count_baud_6
    SLICE_X13Y20.B4      net (fanout=2)        0.546   count_baud<6>
    SLICE_X13Y20.B       Tilo                  0.259   baud_pulse
                                                       count_baud[11]_PWR_5_o_LessThan_41_o_inv_inv12
    SLICE_X13Y18.C5      net (fanout=19)       0.492   count_baud[11]_PWR_5_o_LessThan_41_o_inv_inv11
    SLICE_X13Y18.C       Tilo                  0.259   os_pulse
                                                       count_baud[11]_PWR_5_o_LessThan_41_o_inv_inv13
    SLICE_X13Y18.B4      net (fanout=8)        0.384   count_baud[11]_PWR_5_o_LessThan_41_o_inv_inv
    SLICE_X13Y18.B       Tilo                  0.259   os_pulse
                                                       GND_5_o_PWR_5_o_LessThan_45_o1_SW0
    SLICE_X13Y19.A5      net (fanout=2)        0.420   N27
    SLICE_X13Y19.A       Tilo                  0.259   count_os<6>
                                                       GND_5_o_PWR_5_o_LessThan_45_o1
    SLICE_X12Y17.A2      net (fanout=6)        0.759   GND_5_o_PWR_5_o_LessThan_45_o
    SLICE_X12Y17.CLK     Tas                   0.339   count_os<3>
                                                       Mmux_GND_5_o_GND_5_o_mux_46_OUT11
                                                       count_os_0
    -------------------------------------------------  ---------------------------
    Total                                      4.501ns (1.900ns logic, 2.601ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_baud_5 (FF)
  Destination:          count_os_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.398ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_baud_5 to count_os_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.BQ      Tcko                  0.525   count_baud<7>
                                                       count_baud_5
    SLICE_X13Y18.D6      net (fanout=2)        0.745   count_baud<5>
    SLICE_X13Y18.D       Tilo                  0.259   os_pulse
                                                       count_baud[11]_PWR_5_o_LessThan_41_o_inv_inv11
    SLICE_X13Y18.C6      net (fanout=19)       0.190   count_baud[11]_PWR_5_o_LessThan_41_o_inv_inv1
    SLICE_X13Y18.C       Tilo                  0.259   os_pulse
                                                       count_baud[11]_PWR_5_o_LessThan_41_o_inv_inv13
    SLICE_X13Y18.B4      net (fanout=8)        0.384   count_baud[11]_PWR_5_o_LessThan_41_o_inv_inv
    SLICE_X13Y18.B       Tilo                  0.259   os_pulse
                                                       GND_5_o_PWR_5_o_LessThan_45_o1_SW0
    SLICE_X13Y19.A5      net (fanout=2)        0.420   N27
    SLICE_X13Y19.A       Tilo                  0.259   count_os<6>
                                                       GND_5_o_PWR_5_o_LessThan_45_o1
    SLICE_X12Y17.A2      net (fanout=6)        0.759   GND_5_o_PWR_5_o_LessThan_45_o
    SLICE_X12Y17.CLK     Tas                   0.339   count_os<3>
                                                       Mmux_GND_5_o_GND_5_o_mux_46_OUT11
                                                       count_os_0
    -------------------------------------------------  ---------------------------
    Total                                      4.398ns (1.900ns logic, 2.498ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tx_count_2 (SLICE_X11Y26.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tx_count_1 (FF)
  Destination:          tx_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tx_count_1 to tx_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.CQ      Tcko                  0.198   tx_count<3>
                                                       tx_count_1
    SLICE_X11Y26.C5      net (fanout=3)        0.065   tx_count<1>
    SLICE_X11Y26.CLK     Tah         (-Th)    -0.155   tx_count<3>
                                                       Mmux_tx_count[3]_tx_count[3]_mux_91_OUT31
                                                       tx_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.353ns logic, 0.065ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point rx_state (SLICE_X10Y10.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rx_state (FF)
  Destination:          rx_state (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rx_state to rx_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y10.AQ      Tcko                  0.200   rx_state
                                                       rx_state
    SLICE_X10Y10.A6      net (fanout=10)       0.047   rx_state
    SLICE_X10Y10.CLK     Tah         (-Th)    -0.190   rx_state
                                                       rx_state_rstpot
                                                       rx_state
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.390ns logic, 0.047ns route)
                                                       (89.2% logic, 10.8% route)

--------------------------------------------------------------------------------

Paths for end point tx_count_3 (SLICE_X11Y26.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tx_count_3 (FF)
  Destination:          tx_count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tx_count_3 to tx_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.DQ      Tcko                  0.198   tx_count<3>
                                                       tx_count_3
    SLICE_X11Y26.D6      net (fanout=2)        0.025   tx_count<3>
    SLICE_X11Y26.CLK     Tah         (-Th)    -0.215   tx_count<3>
                                                       Mmux_tx_count[3]_tx_count[3]_mux_91_OUT41
                                                       tx_count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count_baud<3>/CLK
  Logical resource: count_baud_0/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: count_baud<3>/SR
  Logical resource: count_baud_0/SR
  Location pin: SLICE_X12Y18.SR
  Clock network: reset_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.073|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2509 paths, 0 nets, and 340 connections

Design statistics:
   Minimum period:   5.073ns{1}   (Maximum frequency: 197.122MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 19 17:51:58 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 232 MB



