Analysis & Synthesis report for digital_cam_impl2
Thu May 16 14:46:03 2019
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated
 17. Source assignments for frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated
 18. Source assignments for frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated
 19. Source assignments for frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated
 20. Source assignments for ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated
 21. Parameter Settings for User Entity Instance: my_altpll:Inst_four_clocks_pll|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component
 26. Parameter Settings for Inferred Entity Instance: ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0
 27. altpll Parameter Settings by Entity Instance
 28. altsyncram Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "Address_Generator:Inst_Address_Generator"
 30. Port Connectivity Checks: "ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender"
 31. Port Connectivity Checks: "my_altpll:Inst_four_clocks_pll"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 16 14:46:03 2019       ;
; Quartus Prime Version              ; 16.1.2 Build 203 01/18/2017 SJ Lite Edition ;
; Revision Name                      ; digital_cam_impl2                           ;
; Top-level Entity Name              ; digital_cam_impl2                           ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,189                                       ;
;     Total combinational functions  ; 1,061                                       ;
;     Dedicated logic registers      ; 611                                         ;
; Total registers                    ; 611                                         ;
; Total pins                         ; 135                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 3,149,824                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; digital_cam_impl2  ; digital_cam_impl2  ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+
; segment.vhd                      ; yes             ; User VHDL File               ; D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/segment.vhd               ;         ;
; Colour_Recognition.vhd           ; yes             ; User VHDL File               ; D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/Colour_Recognition.vhd    ;         ;
; sdram_rw.vhd                     ; yes             ; User VHDL File               ; D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/sdram_rw.vhd              ;         ;
; sdram_controller.vhd             ; yes             ; User VHDL File               ; D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/sdram_controller.vhd      ;         ;
; debounce.vhd                     ; yes             ; User VHDL File               ; D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/debounce.vhd              ;         ;
; vga.vhd                          ; yes             ; User VHDL File               ; D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/vga.vhd                   ;         ;
; top_level.vhd                    ; yes             ; User VHDL File               ; D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd             ;         ;
; RGB.vhd                          ; yes             ; User VHDL File               ; D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/RGB.vhd                   ;         ;
; ov7670_registers.vhd             ; yes             ; User VHDL File               ; D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/ov7670_registers.vhd      ;         ;
; ov7670_controller.vhd            ; yes             ; User VHDL File               ; D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/ov7670_controller.vhd     ;         ;
; ov7670_capture.vhd               ; yes             ; User VHDL File               ; D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/ov7670_capture.vhd        ;         ;
; i2c_sender.vhd                   ; yes             ; User VHDL File               ; D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/i2c_sender.vhd            ;         ;
; frame_buffer.vhd                 ; yes             ; User VHDL File               ; D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/frame_buffer.vhd          ;         ;
; address_Generator.vhd            ; yes             ; User VHDL File               ; D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/address_Generator.vhd     ;         ;
; my_frame_buffer_15to0.vhd        ; yes             ; User Wizard-Generated File   ; D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/my_frame_buffer_15to0.vhd ;         ;
; my_altpll.vhd                    ; yes             ; User Wizard-Generated File   ; D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/my_altpll.vhd             ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf                             ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                         ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_pll.inc                        ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratixii_pll.inc                      ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc                      ;         ;
; db/my_altpll_altpll.v            ; yes             ; Auto-Generated Megafunction  ; D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/db/my_altpll_altpll.v     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                         ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                  ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                            ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                         ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                          ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                             ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                             ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                           ;         ;
; db/altsyncram_iip3.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/db/altsyncram_iip3.tdf    ;         ;
; db/decode_rsa.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/db/decode_rsa.tdf         ;         ;
; db/decode_k8a.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/db/decode_k8a.tdf         ;         ;
; db/mux_mob.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/db/mux_mob.tdf            ;         ;
; db/altsyncram_8h11.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/db/altsyncram_8h11.tdf    ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,189                                                                                                   ;
;                                             ;                                                                                                         ;
; Total combinational functions               ; 1061                                                                                                    ;
; Logic element usage by number of LUT inputs ;                                                                                                         ;
;     -- 4 input functions                    ; 473                                                                                                     ;
;     -- 3 input functions                    ; 201                                                                                                     ;
;     -- <=2 input functions                  ; 387                                                                                                     ;
;                                             ;                                                                                                         ;
; Logic elements by mode                      ;                                                                                                         ;
;     -- normal mode                          ; 804                                                                                                     ;
;     -- arithmetic mode                      ; 257                                                                                                     ;
;                                             ;                                                                                                         ;
; Total registers                             ; 611                                                                                                     ;
;     -- Dedicated logic registers            ; 611                                                                                                     ;
;     -- I/O registers                        ; 0                                                                                                       ;
;                                             ;                                                                                                         ;
; I/O pins                                    ; 135                                                                                                     ;
; Total memory bits                           ; 3149824                                                                                                 ;
;                                             ;                                                                                                         ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                       ;
;                                             ;                                                                                                         ;
; Total PLLs                                  ; 1                                                                                                       ;
;     -- PLLs                                 ; 1                                                                                                       ;
;                                             ;                                                                                                         ;
; Maximum fan-out node                        ; my_altpll:Inst_four_clocks_pll|altpll:altpll_component|my_altpll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 966                                                                                                     ;
; Total fan-out                               ; 17157                                                                                                   ;
; Average fan-out                             ; 7.27                                                                                                    ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                               ; Entity Name           ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |digital_cam_impl2                               ; 1061 (155)          ; 611 (63)                  ; 3149824     ; 0            ; 0       ; 0         ; 135  ; 0            ; |digital_cam_impl2                                                                                                                                                                ; digital_cam_impl2     ; work         ;
;    |Address_Generator:Inst_Address_Generator|    ; 20 (20)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|Address_Generator:Inst_Address_Generator                                                                                                                       ; Address_Generator     ; work         ;
;    |Colour_Recognition:Inst_Colour_Recognition|  ; 102 (102)           ; 72 (72)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|Colour_Recognition:Inst_Colour_Recognition                                                                                                                     ; Colour_Recognition    ; work         ;
;    |RGB:Inst_RGB|                                ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|RGB:Inst_RGB                                                                                                                                                   ; RGB                   ; work         ;
;    |VGA:Inst_VGA|                                ; 45 (45)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|VGA:Inst_VGA                                                                                                                                                   ; VGA                   ; work         ;
;    |debounce:Inst_debounce_resend|               ; 32 (32)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|debounce:Inst_debounce_resend                                                                                                                                  ; debounce              ; work         ;
;    |debounce:Inst_debounce_reset|                ; 32 (32)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|debounce:Inst_debounce_reset                                                                                                                                   ; debounce              ; work         ;
;    |frame_buffer:Inst_frame_buf_1|               ; 148 (120)           ; 3 (0)                     ; 1572864     ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|frame_buffer:Inst_frame_buf_1                                                                                                                                  ; frame_buffer          ; work         ;
;       |my_frame_buffer_15to0:Inst_buffer_bottom| ; 12 (0)              ; 3 (0)                     ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom                                                                                         ; my_frame_buffer_15to0 ; work         ;
;          |altsyncram:altsyncram_component|       ; 12 (0)              ; 3 (0)                     ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component                                                         ; altsyncram            ; work         ;
;             |altsyncram_iip3:auto_generated|     ; 12 (0)              ; 3 (3)                     ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated                          ; altsyncram_iip3       ; work         ;
;                |decode_k8a:rden_decode_b|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|decode_k8a:rden_decode_b ; decode_k8a            ; work         ;
;                |decode_rsa:decode2|              ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|decode_rsa:decode2       ; decode_rsa            ; work         ;
;       |my_frame_buffer_15to0:Inst_buffer_top|    ; 16 (0)              ; 0 (0)                     ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top                                                                                            ; my_frame_buffer_15to0 ; work         ;
;          |altsyncram:altsyncram_component|       ; 16 (0)              ; 0 (0)                     ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component                                                            ; altsyncram            ; work         ;
;             |altsyncram_iip3:auto_generated|     ; 16 (0)              ; 0 (0)                     ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated                             ; altsyncram_iip3       ; work         ;
;                |decode_k8a:rden_decode_b|        ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|decode_k8a:rden_decode_b    ; decode_k8a            ; work         ;
;                |decode_rsa:decode2|              ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|decode_rsa:decode2          ; decode_rsa            ; work         ;
;    |frame_buffer:Inst_frame_buf_2|               ; 28 (0)              ; 3 (0)                     ; 1572864     ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|frame_buffer:Inst_frame_buf_2                                                                                                                                  ; frame_buffer          ; work         ;
;       |my_frame_buffer_15to0:Inst_buffer_bottom| ; 12 (0)              ; 3 (0)                     ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom                                                                                         ; my_frame_buffer_15to0 ; work         ;
;          |altsyncram:altsyncram_component|       ; 12 (0)              ; 3 (0)                     ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component                                                         ; altsyncram            ; work         ;
;             |altsyncram_iip3:auto_generated|     ; 12 (0)              ; 3 (3)                     ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated                          ; altsyncram_iip3       ; work         ;
;                |decode_k8a:rden_decode_b|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|decode_k8a:rden_decode_b ; decode_k8a            ; work         ;
;                |decode_rsa:decode2|              ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|decode_rsa:decode2       ; decode_rsa            ; work         ;
;       |my_frame_buffer_15to0:Inst_buffer_top|    ; 16 (0)              ; 0 (0)                     ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top                                                                                            ; my_frame_buffer_15to0 ; work         ;
;          |altsyncram:altsyncram_component|       ; 16 (0)              ; 0 (0)                     ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component                                                            ; altsyncram            ; work         ;
;             |altsyncram_iip3:auto_generated|     ; 16 (0)              ; 0 (0)                     ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated                             ; altsyncram_iip3       ; work         ;
;                |decode_k8a:rden_decode_b|        ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|decode_k8a:rden_decode_b    ; decode_k8a            ; work         ;
;                |decode_rsa:decode2|              ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|decode_rsa:decode2          ; decode_rsa            ; work         ;
;    |my_altpll:Inst_four_clocks_pll|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|my_altpll:Inst_four_clocks_pll                                                                                                                                 ; my_altpll             ; work         ;
;       |altpll:altpll_component|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|my_altpll:Inst_four_clocks_pll|altpll:altpll_component                                                                                                         ; altpll                ; work         ;
;          |my_altpll_altpll:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|my_altpll:Inst_four_clocks_pll|altpll:altpll_component|my_altpll_altpll:auto_generated                                                                         ; my_altpll_altpll      ; work         ;
;    |ov7670_capture:Inst_ov7670_capture|          ; 23 (23)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|ov7670_capture:Inst_ov7670_capture                                                                                                                             ; ov7670_capture        ; work         ;
;    |ov7670_controller:Inst_ov7670_controller|    ; 109 (1)             ; 80 (1)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|ov7670_controller:Inst_ov7670_controller                                                                                                                       ; ov7670_controller     ; work         ;
;       |i2c_sender:Inst_i2c_sender|               ; 95 (95)             ; 71 (71)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender                                                                                            ; i2c_sender            ; work         ;
;       |ov7670_registers:Inst_ov7670_registers|   ; 13 (13)             ; 8 (8)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers                                                                                ; ov7670_registers      ; work         ;
;          |altsyncram:Mux0_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0                                                          ; altsyncram            ; work         ;
;             |altsyncram_8h11:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated                           ; altsyncram_8h11       ; work         ;
;    |sdram_controller:Inst_sdram_controller|      ; 165 (165)           ; 144 (144)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|sdram_controller:Inst_sdram_controller                                                                                                                         ; sdram_controller      ; work         ;
;    |sdram_rw:Inst_sdram_rw|                      ; 174 (174)           ; 107 (107)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|sdram_rw:Inst_sdram_rw                                                                                                                                         ; sdram_rw              ; work         ;
;    |segment:Inst_segment|                        ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |digital_cam_impl2|segment:Inst_segment                                                                                                                                           ; segment               ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+
; Name                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+
; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 65536        ; 12           ; 65536        ; 12           ; 786432 ; None                                         ;
; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 65536        ; 12           ; 65536        ; 12           ; 786432 ; None                                         ;
; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 65536        ; 12           ; 65536        ; 12           ; 786432 ; None                                         ;
; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 65536        ; 12           ; 65536        ; 12           ; 786432 ; None                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated|ALTSYNCRAM  ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096   ; digital_cam_impl2.digital_cam_impl20.rtl.mif ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------+---------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                           ; IP Include File           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------+---------------------------+
; Altera ; ALTPLL       ; 16.1    ; N/A          ; N/A          ; |digital_cam_impl2|my_altpll:Inst_four_clocks_pll                                         ; my_altpll.vhd             ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |digital_cam_impl2|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom ; my_frame_buffer_15to0.vhd ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |digital_cam_impl2|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top    ; my_frame_buffer_15to0.vhd ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |digital_cam_impl2|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom ; my_frame_buffer_15to0.vhd ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |digital_cam_impl2|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top    ; my_frame_buffer_15to0.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                       ; Reason for Removal                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; my_altpll:Inst_four_clocks_pll|altpll:altpll_component|my_altpll_altpll:auto_generated|pll_lock_sync                                                ; Stuck at VCC due to stuck port data_in                                                                                                                             ;
; Colour_Recognition:Inst_Colour_Recognition|temp_green[4..30]                                                                                        ; Merged with Colour_Recognition:Inst_Colour_Recognition|temp_green[3]                                                                                               ;
; Colour_Recognition:Inst_Colour_Recognition|temp_red[4..30]                                                                                          ; Merged with Colour_Recognition:Inst_Colour_Recognition|temp_red[3]                                                                                                 ;
; Colour_Recognition:Inst_Colour_Recognition|temp_address[17..30]                                                                                     ; Merged with Colour_Recognition:Inst_Colour_Recognition|temp_address[16]                                                                                            ;
; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[2] ; Merged with frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[2] ;
; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[1] ; Merged with frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[1] ;
; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[0] ; Merged with frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[0] ;
; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[2] ; Merged with frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[2] ;
; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[1] ; Merged with frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[1] ;
; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[0] ; Merged with frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|address_reg_b[0] ;
; Colour_Recognition:Inst_Colour_Recognition|colour[7]                                                                                                ; Merged with Colour_Recognition:Inst_Colour_Recognition|colour[3]                                                                                                   ;
; Colour_Recognition:Inst_Colour_Recognition|colour[6]                                                                                                ; Merged with Colour_Recognition:Inst_Colour_Recognition|colour[2]                                                                                                   ;
; Colour_Recognition:Inst_Colour_Recognition|colour[5]                                                                                                ; Merged with Colour_Recognition:Inst_Colour_Recognition|colour[1]                                                                                                   ;
; Colour_Recognition:Inst_Colour_Recognition|colour[4]                                                                                                ; Merged with Colour_Recognition:Inst_Colour_Recognition|colour[0]                                                                                                   ;
; Colour_Recognition:Inst_Colour_Recognition|green[3]                                                                                                 ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[3]                                                                                                     ;
; Colour_Recognition:Inst_Colour_Recognition|green[2]                                                                                                 ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[2]                                                                                                     ;
; Colour_Recognition:Inst_Colour_Recognition|green[1]                                                                                                 ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[1]                                                                                                     ;
; Colour_Recognition:Inst_Colour_Recognition|green[0]                                                                                                 ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[0]                                                                                                     ;
; sdram_rw:Inst_sdram_rw|stb_i_r                                                                                                                      ; Merged with sdram_rw:Inst_sdram_rw|cyc_i_r                                                                                                                         ;
; Colour_Recognition:Inst_Colour_Recognition|green[31]                                                                                                ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[31]                                                                                                    ;
; Colour_Recognition:Inst_Colour_Recognition|green[30]                                                                                                ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[30]                                                                                                    ;
; Colour_Recognition:Inst_Colour_Recognition|green[29]                                                                                                ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[29]                                                                                                    ;
; Colour_Recognition:Inst_Colour_Recognition|green[28]                                                                                                ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[28]                                                                                                    ;
; Colour_Recognition:Inst_Colour_Recognition|green[27]                                                                                                ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[27]                                                                                                    ;
; Colour_Recognition:Inst_Colour_Recognition|green[26]                                                                                                ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[26]                                                                                                    ;
; Colour_Recognition:Inst_Colour_Recognition|green[25]                                                                                                ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[25]                                                                                                    ;
; Colour_Recognition:Inst_Colour_Recognition|green[24]                                                                                                ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[24]                                                                                                    ;
; Colour_Recognition:Inst_Colour_Recognition|green[23]                                                                                                ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[23]                                                                                                    ;
; Colour_Recognition:Inst_Colour_Recognition|green[22]                                                                                                ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[22]                                                                                                    ;
; Colour_Recognition:Inst_Colour_Recognition|green[21]                                                                                                ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[21]                                                                                                    ;
; Colour_Recognition:Inst_Colour_Recognition|green[20]                                                                                                ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[20]                                                                                                    ;
; Colour_Recognition:Inst_Colour_Recognition|green[19]                                                                                                ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[19]                                                                                                    ;
; Colour_Recognition:Inst_Colour_Recognition|green[18]                                                                                                ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[18]                                                                                                    ;
; Colour_Recognition:Inst_Colour_Recognition|green[17]                                                                                                ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[17]                                                                                                    ;
; Colour_Recognition:Inst_Colour_Recognition|green[16]                                                                                                ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[16]                                                                                                    ;
; Colour_Recognition:Inst_Colour_Recognition|green[15]                                                                                                ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[15]                                                                                                    ;
; Colour_Recognition:Inst_Colour_Recognition|green[14]                                                                                                ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[14]                                                                                                    ;
; Colour_Recognition:Inst_Colour_Recognition|green[13]                                                                                                ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[13]                                                                                                    ;
; Colour_Recognition:Inst_Colour_Recognition|green[12]                                                                                                ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[12]                                                                                                    ;
; Colour_Recognition:Inst_Colour_Recognition|green[11]                                                                                                ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[11]                                                                                                    ;
; Colour_Recognition:Inst_Colour_Recognition|green[10]                                                                                                ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[10]                                                                                                    ;
; Colour_Recognition:Inst_Colour_Recognition|green[9]                                                                                                 ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[9]                                                                                                     ;
; Colour_Recognition:Inst_Colour_Recognition|green[8]                                                                                                 ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[8]                                                                                                     ;
; Colour_Recognition:Inst_Colour_Recognition|green[7]                                                                                                 ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[7]                                                                                                     ;
; Colour_Recognition:Inst_Colour_Recognition|green[6]                                                                                                 ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[6]                                                                                                     ;
; Colour_Recognition:Inst_Colour_Recognition|green[5]                                                                                                 ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[5]                                                                                                     ;
; Colour_Recognition:Inst_Colour_Recognition|green[4]                                                                                                 ; Merged with Colour_Recognition:Inst_Colour_Recognition|blue[4]                                                                                                     ;
; sdram_controller:Inst_sdram_controller|dat_i_r[13..31]                                                                                              ; Merged with sdram_controller:Inst_sdram_controller|dat_i_r[12]                                                                                                     ;
; sdram_rw:Inst_sdram_rw|dat_i_r[13..31]                                                                                                              ; Merged with sdram_rw:Inst_sdram_rw|dat_i_r[12]                                                                                                                     ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[0]                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                             ;
; Colour_Recognition:Inst_Colour_Recognition|temp_address[0]                                                                                          ; Lost fanout                                                                                                                                                        ;
; address_main[0]                                                                                                                                     ; Lost fanout                                                                                                                                                        ;
; Colour_Recognition:Inst_Colour_Recognition|temp_address[1]                                                                                          ; Lost fanout                                                                                                                                                        ;
; address_main[1]                                                                                                                                     ; Lost fanout                                                                                                                                                        ;
; sdram_rw:Inst_sdram_rw|dat_i_r[12]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; sdram_controller:Inst_sdram_controller|dat_i_r[12]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[12..15]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; sdram_rw:Inst_sdram_rw|addr_i_r[0]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; sdram_controller:Inst_sdram_controller|address_r[0]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                             ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[1]                                                                      ; Merged with ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]                                                                         ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]                                                                      ; Merged with ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]                                                                         ;
; Colour_Recognition:Inst_Colour_Recognition|temp_green[31]                                                                                           ; Lost fanout                                                                                                                                                        ;
; Colour_Recognition:Inst_Colour_Recognition|blue[4..31]                                                                                              ; Lost fanout                                                                                                                                                        ;
; Colour_Recognition:Inst_Colour_Recognition|temp_red[31]                                                                                             ; Lost fanout                                                                                                                                                        ;
; Colour_Recognition:Inst_Colour_Recognition|red[4..31]                                                                                               ; Lost fanout                                                                                                                                                        ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[2]~en                                                                                              ; Merged with sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en                                                                                                 ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[1]~en                                                                                              ; Merged with sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en                                                                                                 ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[3]~en                                                                                              ; Merged with sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en                                                                                                 ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[4]~en                                                                                              ; Merged with sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en                                                                                                 ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[5]~en                                                                                              ; Merged with sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en                                                                                                 ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[6]~en                                                                                              ; Merged with sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en                                                                                                 ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[7]~en                                                                                              ; Merged with sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en                                                                                                 ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[8]~en                                                                                              ; Merged with sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en                                                                                                 ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[9]~en                                                                                              ; Merged with sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en                                                                                                 ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[10]~en                                                                                             ; Merged with sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en                                                                                                 ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[11]~en                                                                                             ; Merged with sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en                                                                                                 ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[12]~en                                                                                             ; Merged with sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en                                                                                                 ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[13]~en                                                                                             ; Merged with sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en                                                                                                 ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[14]~en                                                                                             ; Merged with sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en                                                                                                 ;
; sdram_controller:Inst_sdram_controller|dram_dq_r[15]~en                                                                                             ; Merged with sdram_controller:Inst_sdram_controller|dram_dq_r[0]~en                                                                                                 ;
; Total Number of Removed Registers = 238                                                                                                             ;                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                    ;
+------------------------------------------------------------+---------------------------+-------------------------------------------------------+
; Register name                                              ; Reason for Removal        ; Registers Removed due to This Register                ;
+------------------------------------------------------------+---------------------------+-------------------------------------------------------+
; Colour_Recognition:Inst_Colour_Recognition|blue[31]        ; Lost Fanouts              ; Colour_Recognition:Inst_Colour_Recognition|blue[30],  ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|blue[29],  ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|blue[28],  ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|blue[27],  ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|blue[26],  ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|blue[25],  ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|blue[24],  ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|blue[23],  ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|blue[22],  ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|blue[21],  ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|blue[20],  ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|blue[19],  ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|blue[18],  ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|blue[17],  ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|blue[16],  ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|blue[15],  ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|blue[14],  ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|blue[13],  ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|blue[12],  ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|blue[11],  ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|blue[10],  ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|blue[9],   ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|blue[8],   ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|blue[7],   ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|blue[6],   ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|blue[5],   ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|blue[4]    ;
; Colour_Recognition:Inst_Colour_Recognition|red[31]         ; Lost Fanouts              ; Colour_Recognition:Inst_Colour_Recognition|red[30],   ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|red[29],   ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|red[28],   ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|red[27],   ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|red[26],   ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|red[25],   ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|red[24],   ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|red[23],   ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|red[22],   ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|red[21],   ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|red[20],   ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|red[19],   ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|red[18],   ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|red[17],   ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|red[16],   ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|red[15],   ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|red[14],   ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|red[13],   ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|red[12],   ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|red[11],   ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|red[10],   ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|red[9],    ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|red[8],    ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|red[7],    ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|red[6],    ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|red[5],    ;
;                                                            ;                           ; Colour_Recognition:Inst_Colour_Recognition|red[4]     ;
; sdram_rw:Inst_sdram_rw|dat_i_r[12]                         ; Stuck at GND              ; sdram_controller:Inst_sdram_controller|dat_i_r[12],   ;
;                                                            ; due to stuck port data_in ; sdram_controller:Inst_sdram_controller|dram_dq_r[12], ;
;                                                            ;                           ; sdram_controller:Inst_sdram_controller|dram_dq_r[13], ;
;                                                            ;                           ; sdram_controller:Inst_sdram_controller|dram_dq_r[14], ;
;                                                            ;                           ; sdram_controller:Inst_sdram_controller|dram_dq_r[15]  ;
; Colour_Recognition:Inst_Colour_Recognition|temp_address[0] ; Lost Fanouts              ; address_main[0]                                       ;
; Colour_Recognition:Inst_Colour_Recognition|temp_address[1] ; Lost Fanouts              ; address_main[1]                                       ;
; sdram_rw:Inst_sdram_rw|addr_i_r[0]                         ; Stuck at GND              ; sdram_controller:Inst_sdram_controller|address_r[0]   ;
;                                                            ; due to stuck port data_in ;                                                       ;
+------------------------------------------------------------+---------------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 611   ;
; Number of registers using Synchronous Clear  ; 162   ;
; Number of registers using Synchronous Load   ; 42    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 321   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                              ;
+---------------------------------------------------------------------------------+---------+
; Inverted Register                                                               ; Fan out ;
+---------------------------------------------------------------------------------+---------+
; VGA:Inst_VGA|Vcnt[9]                                                            ; 5       ;
; VGA:Inst_VGA|Vcnt[3]                                                            ; 4       ;
; sdram_rw:Inst_sdram_rw|state[2]                                                 ; 45      ;
; sdram_rw:Inst_sdram_rw|state[3]                                                 ; 38      ;
; Colour_Recognition:Inst_Colour_Recognition|pixelCounter[0]                      ; 3       ;
; Colour_Recognition:Inst_Colour_Recognition|pixelCounter[31]                     ; 3       ;
; Colour_Recognition:Inst_Colour_Recognition|blue[0]                              ; 2       ;
; Colour_Recognition:Inst_Colour_Recognition|red[0]                               ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]  ; 4       ;
; Colour_Recognition:Inst_Colour_Recognition|temp_green[0]                        ; 1       ;
; Colour_Recognition:Inst_Colour_Recognition|temp_address[31]                     ; 1       ;
; Colour_Recognition:Inst_Colour_Recognition|temp_red[0]                          ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]  ; 1       ;
; Total number of inverted registers = 41                                         ;         ;
+---------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+
; Register Name                                                                               ; Megafunction                                                                               ; Type ;
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg[0..15] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|Mux0_rtl_0 ; ROM  ;
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |digital_cam_impl2|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]  ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |digital_cam_impl2|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |digital_cam_impl2|sdram_controller:Inst_sdram_controller|init_pre_cntr[3]                         ;
; 3:1                ; 90 bits   ; 180 LEs       ; 90 LEs               ; 90 LEs                 ; Yes        ; |digital_cam_impl2|Colour_Recognition:Inst_Colour_Recognition|red[2]                               ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |digital_cam_impl2|Address_Generator:Inst_Address_Generator|val[1]                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |digital_cam_impl2|sdram_controller:Inst_sdram_controller|trcd_cntr[0]                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |digital_cam_impl2|sdram_controller:Inst_sdram_controller|wait_200us_cntr[12]                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |digital_cam_impl2|sdram_controller:Inst_sdram_controller|dat_o_r[3]                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |digital_cam_impl2|ov7670_capture:Inst_ov7670_capture|href_last[2]                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |digital_cam_impl2|sdram_controller:Inst_sdram_controller|trc_cntr[3]                              ;
; 5:1                ; 12 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |digital_cam_impl2|data_to_rgb[5]                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |digital_cam_impl2|sdram_controller:Inst_sdram_controller|dram_addr_r[12]                          ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |digital_cam_impl2|sdram_controller:Inst_sdram_controller|rfsh_int_cntr[7]                         ;
; 5:1                ; 10 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |digital_cam_impl2|sdram_controller:Inst_sdram_controller|dram_addr_r[7]                           ;
; 16:1               ; 12 bits   ; 120 LEs       ; 12 LEs               ; 108 LEs                ; Yes        ; |digital_cam_impl2|sdram_rw:Inst_sdram_rw|dout_buf2_r[7]                                           ;
; 16:1               ; 8 bits    ; 80 LEs        ; 8 LEs                ; 72 LEs                 ; Yes        ; |digital_cam_impl2|sdram_rw:Inst_sdram_rw|addr_i_r[23]                                             ;
; 15:1               ; 16 bits   ; 160 LEs       ; 16 LEs               ; 144 LEs                ; Yes        ; |digital_cam_impl2|sdram_rw:Inst_sdram_rw|addr_i_r[9]                                              ;
; 16:1               ; 17 bits   ; 170 LEs       ; 17 LEs               ; 153 LEs                ; Yes        ; |digital_cam_impl2|sdram_rw:Inst_sdram_rw|rw_cntr[13]                                              ;
; 18:1               ; 17 bits   ; 204 LEs       ; 17 LEs               ; 187 LEs                ; Yes        ; |digital_cam_impl2|sdram_rw:Inst_sdram_rw|addr_buf1_r[16]                                          ;
; 17:1               ; 17 bits   ; 187 LEs       ; 17 LEs               ; 170 LEs                ; Yes        ; |digital_cam_impl2|sdram_rw:Inst_sdram_rw|addr_buf2_r[10]                                          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |digital_cam_impl2|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |digital_cam_impl2|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]  ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |digital_cam_impl2|sdram_controller:Inst_sdram_controller|dram_dq_r[2]                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |digital_cam_impl2|Colour_Recognition:Inst_Colour_Recognition|pixelCounter[0]                      ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |digital_cam_impl2|frame_buffer:Inst_frame_buf_1|q[6]                                              ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |digital_cam_impl2|segment:Inst_segment|hex1[2]                                                    ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |digital_cam_impl2|segment:Inst_segment|hex5[2]                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_8h11:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_altpll:Inst_four_clocks_pll|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------------------------+
; Parameter Name                ; Value                       ; Type                                  ;
+-------------------------------+-----------------------------+---------------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                               ;
; PLL_TYPE                      ; AUTO                        ; Untyped                               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=my_altpll ; Untyped                               ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                               ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                               ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                               ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                               ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                               ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                               ;
; LOCK_HIGH                     ; 1                           ; Untyped                               ;
; LOCK_LOW                      ; 1                           ; Untyped                               ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                               ;
; SKIP_VCO                      ; OFF                         ; Untyped                               ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                               ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                               ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                               ;
; BANDWIDTH                     ; 0                           ; Untyped                               ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                               ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                               ;
; DOWN_SPREAD                   ; 0                           ; Untyped                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                               ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                               ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                               ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                               ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                               ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                               ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                               ;
; CLK3_MULTIPLY_BY              ; 1                           ; Signed Integer                        ;
; CLK2_MULTIPLY_BY              ; 1                           ; Signed Integer                        ;
; CLK1_MULTIPLY_BY              ; 2                           ; Signed Integer                        ;
; CLK0_MULTIPLY_BY              ; 2                           ; Signed Integer                        ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                               ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                               ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                               ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                               ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                               ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                               ;
; CLK3_DIVIDE_BY                ; 2                           ; Signed Integer                        ;
; CLK2_DIVIDE_BY                ; 1                           ; Signed Integer                        ;
; CLK1_DIVIDE_BY                ; 1                           ; Signed Integer                        ;
; CLK0_DIVIDE_BY                ; 1                           ; Signed Integer                        ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK1_PHASE_SHIFT              ; -3000                       ; Untyped                               ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                               ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                               ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                               ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                               ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                               ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                               ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                               ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                               ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                               ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                               ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                               ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                               ;
; CLK3_DUTY_CYCLE               ; 50                          ; Signed Integer                        ;
; CLK2_DUTY_CYCLE               ; 50                          ; Signed Integer                        ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer                        ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                               ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                               ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                               ;
; DPA_DIVIDER                   ; 0                           ; Untyped                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                               ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                               ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                               ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                               ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                               ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                               ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                               ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                               ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                               ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                               ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                               ;
; VCO_MIN                       ; 0                           ; Untyped                               ;
; VCO_MAX                       ; 0                           ; Untyped                               ;
; VCO_CENTER                    ; 0                           ; Untyped                               ;
; PFD_MIN                       ; 0                           ; Untyped                               ;
; PFD_MAX                       ; 0                           ; Untyped                               ;
; M_INITIAL                     ; 0                           ; Untyped                               ;
; M                             ; 0                           ; Untyped                               ;
; N                             ; 1                           ; Untyped                               ;
; M2                            ; 1                           ; Untyped                               ;
; N2                            ; 1                           ; Untyped                               ;
; SS                            ; 1                           ; Untyped                               ;
; C0_HIGH                       ; 0                           ; Untyped                               ;
; C1_HIGH                       ; 0                           ; Untyped                               ;
; C2_HIGH                       ; 0                           ; Untyped                               ;
; C3_HIGH                       ; 0                           ; Untyped                               ;
; C4_HIGH                       ; 0                           ; Untyped                               ;
; C5_HIGH                       ; 0                           ; Untyped                               ;
; C6_HIGH                       ; 0                           ; Untyped                               ;
; C7_HIGH                       ; 0                           ; Untyped                               ;
; C8_HIGH                       ; 0                           ; Untyped                               ;
; C9_HIGH                       ; 0                           ; Untyped                               ;
; C0_LOW                        ; 0                           ; Untyped                               ;
; C1_LOW                        ; 0                           ; Untyped                               ;
; C2_LOW                        ; 0                           ; Untyped                               ;
; C3_LOW                        ; 0                           ; Untyped                               ;
; C4_LOW                        ; 0                           ; Untyped                               ;
; C5_LOW                        ; 0                           ; Untyped                               ;
; C6_LOW                        ; 0                           ; Untyped                               ;
; C7_LOW                        ; 0                           ; Untyped                               ;
; C8_LOW                        ; 0                           ; Untyped                               ;
; C9_LOW                        ; 0                           ; Untyped                               ;
; C0_INITIAL                    ; 0                           ; Untyped                               ;
; C1_INITIAL                    ; 0                           ; Untyped                               ;
; C2_INITIAL                    ; 0                           ; Untyped                               ;
; C3_INITIAL                    ; 0                           ; Untyped                               ;
; C4_INITIAL                    ; 0                           ; Untyped                               ;
; C5_INITIAL                    ; 0                           ; Untyped                               ;
; C6_INITIAL                    ; 0                           ; Untyped                               ;
; C7_INITIAL                    ; 0                           ; Untyped                               ;
; C8_INITIAL                    ; 0                           ; Untyped                               ;
; C9_INITIAL                    ; 0                           ; Untyped                               ;
; C0_MODE                       ; BYPASS                      ; Untyped                               ;
; C1_MODE                       ; BYPASS                      ; Untyped                               ;
; C2_MODE                       ; BYPASS                      ; Untyped                               ;
; C3_MODE                       ; BYPASS                      ; Untyped                               ;
; C4_MODE                       ; BYPASS                      ; Untyped                               ;
; C5_MODE                       ; BYPASS                      ; Untyped                               ;
; C6_MODE                       ; BYPASS                      ; Untyped                               ;
; C7_MODE                       ; BYPASS                      ; Untyped                               ;
; C8_MODE                       ; BYPASS                      ; Untyped                               ;
; C9_MODE                       ; BYPASS                      ; Untyped                               ;
; C0_PH                         ; 0                           ; Untyped                               ;
; C1_PH                         ; 0                           ; Untyped                               ;
; C2_PH                         ; 0                           ; Untyped                               ;
; C3_PH                         ; 0                           ; Untyped                               ;
; C4_PH                         ; 0                           ; Untyped                               ;
; C5_PH                         ; 0                           ; Untyped                               ;
; C6_PH                         ; 0                           ; Untyped                               ;
; C7_PH                         ; 0                           ; Untyped                               ;
; C8_PH                         ; 0                           ; Untyped                               ;
; C9_PH                         ; 0                           ; Untyped                               ;
; L0_HIGH                       ; 1                           ; Untyped                               ;
; L1_HIGH                       ; 1                           ; Untyped                               ;
; G0_HIGH                       ; 1                           ; Untyped                               ;
; G1_HIGH                       ; 1                           ; Untyped                               ;
; G2_HIGH                       ; 1                           ; Untyped                               ;
; G3_HIGH                       ; 1                           ; Untyped                               ;
; E0_HIGH                       ; 1                           ; Untyped                               ;
; E1_HIGH                       ; 1                           ; Untyped                               ;
; E2_HIGH                       ; 1                           ; Untyped                               ;
; E3_HIGH                       ; 1                           ; Untyped                               ;
; L0_LOW                        ; 1                           ; Untyped                               ;
; L1_LOW                        ; 1                           ; Untyped                               ;
; G0_LOW                        ; 1                           ; Untyped                               ;
; G1_LOW                        ; 1                           ; Untyped                               ;
; G2_LOW                        ; 1                           ; Untyped                               ;
; G3_LOW                        ; 1                           ; Untyped                               ;
; E0_LOW                        ; 1                           ; Untyped                               ;
; E1_LOW                        ; 1                           ; Untyped                               ;
; E2_LOW                        ; 1                           ; Untyped                               ;
; E3_LOW                        ; 1                           ; Untyped                               ;
; L0_INITIAL                    ; 1                           ; Untyped                               ;
; L1_INITIAL                    ; 1                           ; Untyped                               ;
; G0_INITIAL                    ; 1                           ; Untyped                               ;
; G1_INITIAL                    ; 1                           ; Untyped                               ;
; G2_INITIAL                    ; 1                           ; Untyped                               ;
; G3_INITIAL                    ; 1                           ; Untyped                               ;
; E0_INITIAL                    ; 1                           ; Untyped                               ;
; E1_INITIAL                    ; 1                           ; Untyped                               ;
; E2_INITIAL                    ; 1                           ; Untyped                               ;
; E3_INITIAL                    ; 1                           ; Untyped                               ;
; L0_MODE                       ; BYPASS                      ; Untyped                               ;
; L1_MODE                       ; BYPASS                      ; Untyped                               ;
; G0_MODE                       ; BYPASS                      ; Untyped                               ;
; G1_MODE                       ; BYPASS                      ; Untyped                               ;
; G2_MODE                       ; BYPASS                      ; Untyped                               ;
; G3_MODE                       ; BYPASS                      ; Untyped                               ;
; E0_MODE                       ; BYPASS                      ; Untyped                               ;
; E1_MODE                       ; BYPASS                      ; Untyped                               ;
; E2_MODE                       ; BYPASS                      ; Untyped                               ;
; E3_MODE                       ; BYPASS                      ; Untyped                               ;
; L0_PH                         ; 0                           ; Untyped                               ;
; L1_PH                         ; 0                           ; Untyped                               ;
; G0_PH                         ; 0                           ; Untyped                               ;
; G1_PH                         ; 0                           ; Untyped                               ;
; G2_PH                         ; 0                           ; Untyped                               ;
; G3_PH                         ; 0                           ; Untyped                               ;
; E0_PH                         ; 0                           ; Untyped                               ;
; E1_PH                         ; 0                           ; Untyped                               ;
; E2_PH                         ; 0                           ; Untyped                               ;
; E3_PH                         ; 0                           ; Untyped                               ;
; M_PH                          ; 0                           ; Untyped                               ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; CLK0_COUNTER                  ; G0                          ; Untyped                               ;
; CLK1_COUNTER                  ; G0                          ; Untyped                               ;
; CLK2_COUNTER                  ; G0                          ; Untyped                               ;
; CLK3_COUNTER                  ; G0                          ; Untyped                               ;
; CLK4_COUNTER                  ; G0                          ; Untyped                               ;
; CLK5_COUNTER                  ; G0                          ; Untyped                               ;
; CLK6_COUNTER                  ; E0                          ; Untyped                               ;
; CLK7_COUNTER                  ; E1                          ; Untyped                               ;
; CLK8_COUNTER                  ; E2                          ; Untyped                               ;
; CLK9_COUNTER                  ; E3                          ; Untyped                               ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                               ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                               ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                               ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                               ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                               ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                               ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                               ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                               ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                               ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                               ;
; M_TIME_DELAY                  ; 0                           ; Untyped                               ;
; N_TIME_DELAY                  ; 0                           ; Untyped                               ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                               ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                               ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                               ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                               ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                               ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                               ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                               ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                               ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                               ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                               ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                               ;
; VCO_POST_SCALE                ; 0                           ; Untyped                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                               ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                               ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                               ;
; PORT_CLK2                     ; PORT_USED                   ; Untyped                               ;
; PORT_CLK3                     ; PORT_USED                   ; Untyped                               ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                               ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                               ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                               ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                               ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                               ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                               ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                               ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                               ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                               ;
; CBXI_PARAMETER                ; my_altpll_altpll            ; Untyped                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                               ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                               ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                               ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                        ;
+-------------------------------+-----------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                              ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                                       ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                       ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_iip3      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                                          ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                          ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_iip3      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                              ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                                       ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                       ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_iip3      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                                          ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                          ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_iip3      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0 ;
+------------------------------------+----------------------------------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                               ;
+------------------------------------+----------------------------------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                            ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                                                            ;
; WIDTH_A                            ; 16                                           ; Untyped                                                            ;
; WIDTHAD_A                          ; 8                                            ; Untyped                                                            ;
; NUMWORDS_A                         ; 256                                          ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                            ;
; WIDTH_B                            ; 1                                            ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                                            ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                                            ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                            ;
; INIT_FILE                          ; digital_cam_impl2.digital_cam_impl20.rtl.mif ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_8h11                              ; Untyped                                                            ;
+------------------------------------+----------------------------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                           ;
+-------------------------------+--------------------------------------------------------+
; Name                          ; Value                                                  ;
+-------------------------------+--------------------------------------------------------+
; Number of entity instances    ; 1                                                      ;
; Entity Instance               ; my_altpll:Inst_four_clocks_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                 ;
;     -- PLL_TYPE               ; AUTO                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                      ;
+-------------------------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                   ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                      ;
; Entity Instance                           ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                              ;
;     -- WIDTH_A                            ; 12                                                                                                     ;
;     -- NUMWORDS_A                         ; 65536                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 12                                                                                                     ;
;     -- NUMWORDS_B                         ; 65536                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                              ;
;     -- WIDTH_A                            ; 12                                                                                                     ;
;     -- NUMWORDS_A                         ; 65536                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 12                                                                                                     ;
;     -- NUMWORDS_B                         ; 65536                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                              ;
;     -- WIDTH_A                            ; 12                                                                                                     ;
;     -- NUMWORDS_A                         ; 65536                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 12                                                                                                     ;
;     -- NUMWORDS_B                         ; 65536                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                              ;
;     -- WIDTH_A                            ; 12                                                                                                     ;
;     -- NUMWORDS_A                         ; 65536                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 12                                                                                                     ;
;     -- NUMWORDS_B                         ; 65536                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "Address_Generator:Inst_Address_Generator" ;
+-------+-------+----------+-------------------------------------------+
; Port  ; Type  ; Severity ; Details                                   ;
+-------+-------+----------+-------------------------------------------+
; rst_i ; Input ; Info     ; Stuck at GND                              ;
+-------+-------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender" ;
+----------+-------+----------+-------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                           ;
+----------+-------+----------+-------------------------------------------------------------------+
; id[5..2] ; Input ; Info     ; Stuck at GND                                                      ;
; id[7]    ; Input ; Info     ; Stuck at GND                                                      ;
; id[6]    ; Input ; Info     ; Stuck at VCC                                                      ;
; id[1]    ; Input ; Info     ; Stuck at VCC                                                      ;
; id[0]    ; Input ; Info     ; Stuck at GND                                                      ;
+----------+-------+----------+-------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "my_altpll:Inst_four_clocks_pll" ;
+--------+-------+----------+--------------------------------+
; Port   ; Type  ; Severity ; Details                        ;
+--------+-------+----------+--------------------------------+
; areset ; Input ; Info     ; Stuck at GND                   ;
+--------+-------+----------+--------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 135                         ;
; cycloneiii_ff         ; 611                         ;
;     ENA               ; 225                         ;
;     ENA SCLR          ; 71                          ;
;     ENA SLD           ; 25                          ;
;     SCLR              ; 91                          ;
;     SLD               ; 17                          ;
;     plain             ; 182                         ;
; cycloneiii_io_obuf    ; 17                          ;
; cycloneiii_lcell_comb ; 1067                        ;
;     arith             ; 257                         ;
;         2 data inputs ; 249                         ;
;         3 data inputs ; 8                           ;
;     normal            ; 810                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 28                          ;
;         2 data inputs ; 114                         ;
;         3 data inputs ; 193                         ;
;         4 data inputs ; 473                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 400                         ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 2.89                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition
    Info: Processing started: Thu May 16 14:45:37 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off digital_cam_impl2 -c digital_cam_impl2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file segment.vhd
    Info (12022): Found design unit 1: segment-segmentout File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/segment.vhd Line: 19
    Info (12023): Found entity 1: segment File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/segment.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file colour_recognition.vhd
    Info (12022): Found design unit 1: Colour_Recognition-Recognize File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/Colour_Recognition.vhd Line: 16
    Info (12023): Found entity 1: Colour_Recognition File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/Colour_Recognition.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file sdram_rw.vhd
    Info (12022): Found design unit 1: sdram_rw-my_behavioral File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/sdram_rw.vhd Line: 48
    Info (12023): Found entity 1: sdram_rw File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/sdram_rw.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file sdram_controller.vhd
    Info (12022): Found design unit 1: sdram_controller-my_behavioral File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/sdram_controller.vhd Line: 52
    Info (12023): Found entity 1: sdram_controller File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/sdram_controller.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: debounce-Behavioral File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/debounce.vhd Line: 19
    Info (12023): Found entity 1: debounce File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/debounce.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file vga.vhd
    Info (12022): Found design unit 1: VGA-Behavioral File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/vga.vhd Line: 21
    Info (12023): Found entity 1: VGA File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/vga.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file top_level.vhd
    Info (12022): Found design unit 1: digital_cam_impl2-my_structural File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd Line: 83
    Info (12023): Found entity 1: digital_cam_impl2 File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file rgb.vhd
    Info (12022): Found design unit 1: RGB-Behavioral File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/RGB.vhd Line: 17
    Info (12023): Found entity 1: RGB File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/RGB.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_registers.vhd
    Info (12022): Found design unit 1: ov7670_registers-Behavioral File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/ov7670_registers.vhd Line: 33
    Info (12023): Found entity 1: ov7670_registers File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/ov7670_registers.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_controller.vhd
    Info (12022): Found design unit 1: ov7670_controller-Behavioral File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/ov7670_controller.vhd Line: 22
    Info (12023): Found entity 1: ov7670_controller File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/ov7670_controller.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_capture.vhd
    Info (12022): Found design unit 1: ov7670_capture-Behavioral File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/ov7670_capture.vhd Line: 24
    Info (12023): Found entity 1: ov7670_capture File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/ov7670_capture.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file i2c_sender.vhd
    Info (12022): Found design unit 1: i2c_sender-Behavioral File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/i2c_sender.vhd Line: 21
    Info (12023): Found entity 1: i2c_sender File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/i2c_sender.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file frame_buffer.vhd
    Info (12022): Found design unit 1: frame_buffer-SYN File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/frame_buffer.vhd Line: 28
    Info (12023): Found entity 1: frame_buffer File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/frame_buffer.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file address_generator.vhd
    Info (12022): Found design unit 1: Address_Generator-Behavioral File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/address_Generator.vhd Line: 17
    Info (12023): Found entity 1: Address_Generator File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/address_Generator.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file my_frame_buffer_15to0.vhd
    Info (12022): Found design unit 1: my_frame_buffer_15to0-SYN File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/my_frame_buffer_15to0.vhd Line: 56
    Info (12023): Found entity 1: my_frame_buffer_15to0 File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/my_frame_buffer_15to0.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file my_altpll.vhd
    Info (12022): Found design unit 1: my_altpll-SYN File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/my_altpll.vhd Line: 57
    Info (12023): Found entity 1: my_altpll File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/my_altpll.vhd Line: 43
Info (12127): Elaborating entity "digital_cam_impl2" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at top_level.vhd(331): used implicit default value for signal "pixel_addr_top" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd Line: 331
Info (12128): Elaborating entity "my_altpll" for hierarchy "my_altpll:Inst_four_clocks_pll" File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd Line: 357
Info (12128): Elaborating entity "altpll" for hierarchy "my_altpll:Inst_four_clocks_pll|altpll:altpll_component" File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/my_altpll.vhd Line: 165
Info (12130): Elaborated megafunction instantiation "my_altpll:Inst_four_clocks_pll|altpll:altpll_component" File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/my_altpll.vhd Line: 165
Info (12133): Instantiated megafunction "my_altpll:Inst_four_clocks_pll|altpll:altpll_component" with the following parameter: File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/my_altpll.vhd Line: 165
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "2"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=my_altpll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/my_altpll_altpll.v
    Info (12023): Found entity 1: my_altpll_altpll File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/db/my_altpll_altpll.v Line: 31
Info (12128): Elaborating entity "my_altpll_altpll" for hierarchy "my_altpll:Inst_four_clocks_pll|altpll:altpll_component|my_altpll_altpll:auto_generated" File: d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:Inst_debounce_resend" File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd Line: 371
Info (12128): Elaborating entity "frame_buffer" for hierarchy "frame_buffer:Inst_frame_buf_1" File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd Line: 450
Info (12128): Elaborating entity "my_frame_buffer_15to0" for hierarchy "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top" File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/frame_buffer.vhd Line: 54
Info (12128): Elaborating entity "altsyncram" for hierarchy "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component" File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/my_frame_buffer_15to0.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component" File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/my_frame_buffer_15to0.vhd Line: 63
Info (12133): Instantiated megafunction "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component" with the following parameter: File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/my_frame_buffer_15to0.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iip3.tdf
    Info (12023): Found entity 1: altsyncram_iip3 File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/db/altsyncram_iip3.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_iip3" for hierarchy "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated" File: d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/db/decode_rsa.tdf Line: 23
Info (12128): Elaborating entity "decode_rsa" for hierarchy "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|decode_rsa:decode2" File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/db/altsyncram_iip3.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/db/decode_k8a.tdf Line: 23
Info (12128): Elaborating entity "decode_k8a" for hierarchy "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|decode_k8a:rden_decode_b" File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/db/altsyncram_iip3.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_mob.tdf
    Info (12023): Found entity 1: mux_mob File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/db/mux_mob.tdf Line: 23
Info (12128): Elaborating entity "mux_mob" for hierarchy "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|mux_mob:mux3" File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/db/altsyncram_iip3.tdf Line: 49
Info (12128): Elaborating entity "ov7670_controller" for hierarchy "ov7670_controller:Inst_ov7670_controller" File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd Line: 472
Info (12128): Elaborating entity "i2c_sender" for hierarchy "ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender" File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/ov7670_controller.vhd Line: 62
Info (12128): Elaborating entity "ov7670_registers" for hierarchy "ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers" File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/ov7670_controller.vhd Line: 77
Info (12128): Elaborating entity "ov7670_capture" for hierarchy "ov7670_capture:Inst_ov7670_capture" File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd Line: 483
Info (12128): Elaborating entity "VGA" for hierarchy "VGA:Inst_VGA" File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd Line: 495
Info (12128): Elaborating entity "RGB" for hierarchy "RGB:Inst_RGB" File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd Line: 505
Info (12128): Elaborating entity "Address_Generator" for hierarchy "Address_Generator:Inst_Address_Generator" File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd Line: 513
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_controller:Inst_sdram_controller" File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd Line: 525
Warning (10492): VHDL Process Statement warning at sdram_controller.vhd(294): signal "init_done" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/sdram_controller.vhd Line: 294
Warning (10492): VHDL Process Statement warning at sdram_controller.vhd(301): signal "wait_200us_cntr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/sdram_controller.vhd Line: 301
Warning (10492): VHDL Process Statement warning at sdram_controller.vhd(311): signal "trcd_cntr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/sdram_controller.vhd Line: 311
Warning (10492): VHDL Process Statement warning at sdram_controller.vhd(312): signal "init_pre_cntr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/sdram_controller.vhd Line: 312
Warning (10492): VHDL Process Statement warning at sdram_controller.vhd(325): signal "trcd_cntr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/sdram_controller.vhd Line: 325
Warning (10492): VHDL Process Statement warning at sdram_controller.vhd(345): signal "init_done" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/sdram_controller.vhd Line: 345
Warning (10492): VHDL Process Statement warning at sdram_controller.vhd(347): signal "do_refresh" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/sdram_controller.vhd Line: 347
Warning (10492): VHDL Process Statement warning at sdram_controller.vhd(349): signal "stb_i_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/sdram_controller.vhd Line: 349
Warning (10492): VHDL Process Statement warning at sdram_controller.vhd(359): signal "trc_cntr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/sdram_controller.vhd Line: 359
Warning (10492): VHDL Process Statement warning at sdram_controller.vhd(369): signal "trcd_cntr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/sdram_controller.vhd Line: 369
Warning (10492): VHDL Process Statement warning at sdram_controller.vhd(370): signal "we_i_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/sdram_controller.vhd Line: 370
Warning (10492): VHDL Process Statement warning at sdram_controller.vhd(413): signal "trc_cntr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/sdram_controller.vhd Line: 413
Info (12128): Elaborating entity "sdram_rw" for hierarchy "sdram_rw:Inst_sdram_rw" File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd Line: 558
Info (12128): Elaborating entity "Colour_Recognition" for hierarchy "Colour_Recognition:Inst_Colour_Recognition" File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd Line: 587
Warning (10036): Verilog HDL or VHDL warning at Colour_Recognition.vhd(33): object "temp_blue" assigned a value but never read File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/Colour_Recognition.vhd Line: 33
Info (12128): Elaborating entity "segment" for hierarchy "segment:Inst_segment" File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd Line: 594
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|Mux0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to digital_cam_impl2.digital_cam_impl20.rtl.mif
Info (12130): Elaborated megafunction instantiation "ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0"
Info (12133): Instantiated megafunction "ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "digital_cam_impl2.digital_cam_impl20.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8h11.tdf
    Info (12023): Found entity 1: altsyncram_8h11 File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/db/altsyncram_8h11.tdf Line: 28
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED_dll_locked" is stuck at VCC File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd Line: 31
    Warning (13410): Pin "vga_sync_N" is stuck at VCC File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd Line: 42
    Warning (13410): Pin "ov7670_pwdn" is stuck at GND File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd Line: 52
    Warning (13410): Pin "ov7670_reset" is stuck at VCC File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd Line: 53
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd Line: 61
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd Line: 68
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd Line: 69
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd Line: 74
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd Line: 74
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd Line: 74
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd Line: 76
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd Line: 76
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd Line: 76
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd Line: 78
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd Line: 78
    Warning (13410): Pin "HEX6[6]" is stuck at VCC File: D:/Documenten/ICT/ictesa2b/periode_2/KBSESA2/test/digital_cam_impl2/top_level.vhd Line: 78
Info (286030): Timing-Driven Synthesis is running
Info (17049): 62 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1738 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 101 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 1202 logic cells
    Info (21064): Implemented 400 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 4859 megabytes
    Info: Processing ended: Thu May 16 14:46:03 2019
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:48


