
AVRASM ver. 2.2.7  C:\Users\osama\OneDrive\Desktop\PROJEXT\ATMEGA1\AssemblerApplication4\AssemblerApplication4\main.asm Mon Jan 07 09:49:48 2019

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.209\avrasm\inc\m32def.inc'
C:\Users\osama\OneDrive\Desktop\PROJEXT\ATMEGA1\AssemblerApplication4\AssemblerApplication4\main.asm(2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.209\avrasm\inc\M32DEF.INC'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.209\avrasm\inc\m32def.inc'
C:\Users\osama\OneDrive\Desktop\PROJEXT\ATMEGA1\AssemblerApplication4\AssemblerApplication4\main.asm(2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.209\avrasm\inc\M32DEF.INC'
                                 
                                 .ORG 0X00
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega32.xml ************
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m32def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega32
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega32
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M32DEF_INC_
                                 #define _M32DEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega32
                                 #pragma AVRPART ADMIN PART_NAME ATmega32
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x02
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	OCR0	= 0x3c
                                 .equ	GICR	= 0x3b
                                 .equ	GIFR	= 0x3a
                                 .equ	TIMSK	= 0x39
                                 .equ	TIFR	= 0x38
                                 .equ	SPMCR	= 0x37
                                 .equ	TWCR	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUCSR	= 0x34
                                 .equ	TCCR0	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OSCCAL	= 0x31
                                 .equ	OCDR	= 0x31
                                 .equ	SFIOR	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	ICR1L	= 0x26
                                 .equ	ICR1H	= 0x27
                                 .equ	TCCR2	= 0x25
                                 .equ	TCNT2	= 0x24
                                 .equ	OCR2	= 0x23
                                 .equ	ASSR	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	UBRRH	= 0x20
                                 .equ	UCSRC	= 0x20
                                 .equ	EEARL	= 0x1e
                                 .equ	EEARH	= 0x1f
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTA	= 0x1b
                                 .equ	DDRA	= 0x1a
                                 .equ	PINA	= 0x19
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	PORTC	= 0x15
                                 .equ	DDRC	= 0x14
                                 .equ	PINC	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	SPDR	= 0x0f
                                 .equ	SPSR	= 0x0e
                                 .equ	SPCR	= 0x0d
                                 .equ	UDR	= 0x0c
                                 .equ	UCSRA	= 0x0b
                                 .equ	UCSRB	= 0x0a
                                 .equ	UBRRL	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	ADMUX	= 0x07
                                 .equ	ADCSRA	= 0x06
                                 .equ	ADCH	= 0x05
                                 .equ	ADCL	= 0x04
                                 .equ	TWDR	= 0x03
                                 .equ	TWAR	= 0x02
                                 .equ	TWSR	= 0x01
                                 .equ	TWBR	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEWE	= 1	; EEPROM Write Enable
                                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDTOE	= 4	; RW
                                 .equ	WDDE	= WDTOE	; For compatibility
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; GICR - General Interrupt Control Register
                                 .equ	GIMSK	= GICR	; For compatibility
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	INT2	= 5	; External Interrupt Request 2 Enable
                                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                                 
                                 ; GIFR - General Interrupt Flag Register
                                 .equ	INTF2	= 5	; External Interrupt Flag 2
                                 .equ	INTF0	= 6	; External Interrupt Flag 0
                                 .equ	INTF1	= 7	; External Interrupt Flag 1
                                 
                                 ; MCUCR - General Interrupt Control Register
                                 .equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	ISC2	= 6	; Interrupt Sense Control 2
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TCCR0 - Timer/Counter Control Register
                                 .equ	CS00	= 0	; Clock Select 1
                                 .equ	CS01	= 1	; Clock Select 1
                                 .equ	CS02	= 2	; Clock Select 2
                                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                                 .equ	CTC0	= WGM01	; For compatibility
                                 .equ	COM00	= 4	; Compare match Output Mode 0
                                 .equ	COM01	= 5	; Compare Match Output Mode 1
                                 .equ	WGM00	= 6	; Waveform Generation Mode
                                 .equ	PWM0	= WGM00	; For compatibility
                                 .equ	FOC0	= 7	; Force Output Compare
                                 
                                 ; TCNT0 - Timer/Counter Register
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0 - Output Compare Register
                                 .equ	OCR0_0	= 0	; 
                                 .equ	OCR0_1	= 1	; 
                                 .equ	OCR0_2	= 2	; 
                                 .equ	OCR0_3	= 3	; 
                                 .equ	OCR0_4	= 4	; 
                                 .equ	OCR0_5	= 5	; 
                                 .equ	OCR0_6	= 6	; 
                                 .equ	OCR0_7	= 7	; 
                                 
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0	= 1	; Output Compare Flag 0
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 6	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	OCIE2	= 7	; Timer/Counter2 Output Compare Match Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2	= 7	; Output Compare Flag 2
                                 
                                 ; TCCR2 - Timer/Counter2 Control Register
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM21	= 3	; Clear Timer/Counter2 on Compare Match
                                 .equ	CTC2	= WGM21	; For compatibility
                                 .equ	COM20	= 4	; Compare Output Mode bit 0
                                 .equ	COM21	= 5	; Compare Output Mode bit 1
                                 .equ	WGM20	= 6	; Pulse Width Modulator Enable
                                 .equ	PWM2	= WGM20	; For compatibility
                                 .equ	FOC2	= 7	; Force Output Compare
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2 - Timer/Counter2 Output Compare Register
                                 .equ	OCR2_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2UB	= 0	; Timer/counter Control Register2 Update Busy
                                 .equ	OCR2UB	= 1	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 2	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 3	; Asynchronous Timer/counter2
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	FOC1B	= 2	; Force Output Compare 1B
                                 .equ	FOC1A	= 3	; Force Output Compare 1A
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	CTC10	= WGM12	; For compatibility
                                 .equ	CTC1	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	CTC11	= WGM13	; For compatibility
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** USART ************************
                                 ; UDR - USART I/O Data Register
                                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSRA - USART Control and Status Register A
                                 .equ	USR	= UCSRA	; For compatibility
                                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                                 .equ	U2X	= 1	; Double the USART transmission speed
                                 .equ	UPE	= 2	; Parity Error
                                 .equ	PE	= UPE	; For compatibility
                                 .equ	DOR	= 3	; Data overRun
                                 .equ	FE	= 4	; Framing Error
                                 .equ	UDRE	= 5	; USART Data Register Empty
                                 .equ	TXC	= 6	; USART Transmitt Complete
                                 .equ	RXC	= 7	; USART Receive Complete
                                 
                                 ; UCSRB - USART Control and Status Register B
                                 .equ	UCR	= UCSRB	; For compatibility
                                 .equ	TXB8	= 0	; Transmit Data Bit 8
                                 .equ	RXB8	= 1	; Receive Data Bit 8
                                 .equ	UCSZ2	= 2	; Character Size
                                 .equ	CHR9	= UCSZ2	; For compatibility
                                 .equ	TXEN	= 3	; Transmitter Enable
                                 .equ	RXEN	= 4	; Receiver Enable
                                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSRC - USART Control and Status Register C
                                 .equ	UCPOL	= 0	; Clock Polarity
                                 .equ	UCSZ0	= 1	; Character Size
                                 .equ	UCSZ1	= 2	; Character Size
                                 .equ	USBS	= 3	; Stop Bit Select
                                 .equ	UPM0	= 4	; Parity Mode Bit 0
                                 .equ	UPM1	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL	= 6	; USART Mode Select
                                 .equ	URSEL	= 7	; Register Select
                                 
                                 .equ	UBRRHI	= UBRRH	; For compatibility
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; SFIOR - Special Function IO Register
                                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register
                                 .equ	ADCSR	= ADCSRA	; For compatibility
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; When this bit is written to one,the Timer/Counter2 prescaler will be reset.The bit will be cleared by hardware after the operation is performed.Writing a zero to this bit will have no effect.This bit will always be read as zero if Timer/C                                 ounter2 is clocked by the internal CPU clock.If this bit is written when Timer/Counter2 is operating in asynchronous mode,the bit will remain one until the prescaler has been reset.
                                 .equ	ADFR	= ADATE	; For compatibility
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; SFIOR - Special Function IO Register
                                 .equ	ADTS0	= 5	; ADC Auto Trigger Source 0
                                 .equ	ADTS1	= 6	; ADC Auto Trigger Source 1
                                 .equ	ADTS2	= 7	; ADC Auto Trigger Source 2
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 ;.equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 ;.equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 ;.equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                                 ;.equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                                 .equ	SM0	= 4	; Sleep Mode Select
                                 .equ	SM1	= 5	; Sleep Mode Select
                                 .equ	SM2	= 6	; Sleep Mode Select
                                 .equ	SE	= 7	; Sleep Enable
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	MCUSR	= MCUCSR	; For compatibility
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; SFIOR - Special Function IO Register
                                 .equ	PSR10	= 0	; Prescaler Reset Timer/Counter1&0
                                 .equ	PSR2	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PUD	= 2	; Pull-up Disable
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCR - Store Program Memory Control Register
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write secion read enable
                                 .equ	ASRE	= RWWSRE	; For compatibility
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	ASB	= RWWSB	; For compatibility
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler bits
                                 .equ	TWPS1	= 1	; TWI Prescaler bits
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	BODEN	= 6	; Brown out detector enable
                                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x003f
                                 .equ	SRAM_START	= 0x0060
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x085f
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                                 .equ	OC2addr	= 0x0008	; Timer/Counter2 Compare Match
                                 .equ	OVF2addr	= 0x000a	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x000c	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x000e	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0010	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x0012	; Timer/Counter1 Overflow
                                 .equ	OC0addr	= 0x0014	; Timer/Counter0 Compare Match
                                 .equ	OVF0addr	= 0x0016	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0018	; Serial Transfer Complete
                                 .equ	URXCaddr	= 0x001a	; USART, Rx Complete
                                 .equ	UDREaddr	= 0x001c	; USART Data Register Empty
                                 .equ	UTXCaddr	= 0x001e	; USART, Tx Complete
                                 .equ	ADCCaddr	= 0x0020	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x0022	; EEPROM Ready
                                 .equ	ACIaddr	= 0x0024	; Analog Comparator
                                 .equ	TWIaddr	= 0x0026	; 2-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0028	; Store Program Memory Ready
                                 
                                 .equ	INT_VECTORS_SIZE	= 42	; size in words
                                 
                                 #endif  /* _M32DEF_INC_ */
                                 
                                 
                                  .include "M32DEF.INC"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega32.xml ************
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m32def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega32
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega32
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M32DEF_INC_
                                 
                                 #endif  /* _M32DEF_INC_ */
                                 
                                  .org 0x00
                                  .equ LCD_PRT = PORTA
                                  .equ LCD_DDR = DDRA
                                  .equ LCD_PIN = PINA
                                  .equ LCD_RS = 0
                                  .equ LCD_RW = 1
                                  .equ LCD_EN = 2
                                  .EQU KEY_PORT = PORTC
                                 .EQU KEY_PIN = PINC
                                 .EQU KEY_DDR = DDRC
000000 940c 001c                 JMP MAIN 
                                 .ORG 0X02
000002 940c 003b                 JMP KPD_ISR
                                 .ORG URXCaddr
00001a 940c 0403                 JMP RXISR
                                 
                                 MAIN:
                                 /******************* Stack intializaion*************/
00001c e048                      LDI R20, HIGH (RAMEND)
00001d bf4e                      OUT SPH,R20
00001e e54f                      LDI R20, LOW (RAMEND)
00001f bf4d                      OUT SPL,R20
                                 ;intializinting LCD
000020 940e 03fb                 CALL SERIALCOM_init 
000022 940e 036a                 CALL LCD_Init
000024 e01f                      LDI R17,0X0F
000025 bb17                      OUT DDRB,R17 /* PORT FOR THE STEPPER  MOTOR*/
000026 e132                      LDI R19,0X12       /*************R19 IS CHECK FOR CLEARING LCD********/
000027 e0c0                      LDI R28,0X00         /**************R28 INTIAL CHECK REGISTER***********/
000028 e060                      LDI R22,0X00      /************R22 IS THE PASSWORD INTAKE FIRST COUNTER**********/
000029 e021                      LDI R18,0X01        /*********** R18 IS THE PASSWORD INTAKE SECOND COUNTER**************/
00002a e0d0                      LDI R29,0X00            /*************IT CANT BE USED BECAUSE ITS FOR X INDIRECT MODE******/
00002b e0c0                      LDI R28,0X00                /***********IT CANT BE USED BECAUSE IT IS USING FOR INDIREST MODE Y**********/
00002c e080                      LDI R24,0X00       /********** REG 1 USE FOR PASSWORD INTAKE*******/
00002d e090                      LDI R25,0X00       /**********REG 2 USE FOR PASSWORD INTAKE*******/
                                 
                                 
                                 
                                 
                                 
                                 /*ASSIGNING THE PASSWORD*/
                                 
                                 
                                 
                                 /************ ASSIGNING COMPELETE************/
                                 
                                 ; ascii code for keypressed displayed on PORTD
00002e ef5f                      LDI R21, 0xFF
00002f bb5a                      OUT DDRA,R21
                                 ; PC0  PC3 rows
                                 ; PC4  PC7 columns
000030 ef40                      LDI R20, 0xF0
000031 bb44                      OUT KEY_DDR, R20
                                 GroundAllColumns:
000032 e04f                      LDI R20, 0x0F
000033 bb45                      OUT KEY_PORT, R20
                                 /* THIS IS THE PART PF INIATLIZATION OF THE INTRUPT*/
000034 e240                      LDI R20,0X20
000035 bf45                      OUT MCUCR,R20
000036 9a92                      SBI PORTD,2
000037 e440                      LDI R20,1<<INT0
000038 bf4b                      OUT GICR,R20
000039 9478                      SEI 
                                 /*********fINISHING THE INTIALIZATION OF INTRUPT**********/
                                 /*************** NOW DOING SERIAL COMMUNICATION WITH THE OTHER ATMEGA32******************/
                                 
                                 
                                 AGAIN1:
00003a cfff                      RJMP AGAIN1
                                 
                                 
                                                          /*******************FUNCTIN DEfinations****************************************/
                                 
                                 KPD_ISR: 
                                 
                                 /****************** CHECKING FOR ERASING lcd *************/
00003b 940e 0363                 CALL ERASELCD
00003d 940e 033d                 CALL KEY 
00003f 940e 03d3                 call delay
000041 940e 03d3                 call delay
000043 940e 03d3                 call delay
000045 940e 03d3                 call delay
000047 9144                      LPM R20, Z          /*********** R20 CONTAIN THE KEY PRESSED*********/
000048 2f04                      MOV R16,R20
000049 940e 03a5                 CALL DATAWRT
                                                        /***************** NOW FIRST CHECKING FOR THE PASSWORD INTAKE FLAG*********/
00004b 3061                      CPI R22,0X01
00004c f451                      BRNE NOPASSINPUT
                                 ;STORING THE VALUE 
00004d 8348                      ST Y, R20
00004e 95c3                      INC YL
                                 ;INREAMENT THE COUNTER 
00004f 9573                      INC R23
                                 ;CHECKING FOR THE COUNTER
000050 3073                      CPI R23,0X3
000051 f411                      BRNE RETURN  
                                 ; CALLING THE FUNCTION TO CHECK THE PASS 
000052 940e 0085                 CALL PASSCHECK
                                 RETURN:
000054 940e 0360                 CALL GROUNDCOL
000056 9518                      RETI
                                 NOPASSINPUT:
                                                              /************************** CHECKING FOR #****************/
000057 3203                      CPI R16,0X23
000058 f411                      BRNE INTIALJMP /* WHEN NOT EQUAL TO JMP TO INTIALJMP*/
000059 940e 00d4                 CALL display_intro
                                 INTIALJMP:
                                                       /************************ CHECKING FOR THE CHECKS************/
00005b 3301                      CPI R16,'1'      /********** CHECKING TO INPUT PASSWORD****/
00005c f479                      BRNE NOT1
00005d e001                      LDI R16,0x01
00005e 940e 0389                 CALL CMNDWRT
000060 e0fa                      LDI ZH,HIGH(MYDATA2<<1)
000061 e2e0                      LDI ZL,LOW(MYDATA2<<1)
000062 940e 0334                 CALL DISPLAYDATA
000064 ec00                      LDI R16,0XC0
000065 940e 0389                 CALL CMNDWRT
000067 e061                      LDI R22,0X01/***************** THIS MEAN THAT THE INTAKE PASSWORD CHECK IN ON*****/
000068 e070                      LDI R23,0X00/*********************COUNTER FOR THE PASSWORD TAKE************/    
000069 940e 0360                 CALL GROUNDCOL  
00006b 9518                      RETI
                                 NOT1:
                                            /************************* checking for the temp readings***************/
00006c 320a                      CPI R16,'*' 
00006d f4a1                      BRNE NOTEMP 
00006e e001                      LDI R16,0x01
00006f 940e 0389                 CALL CMNDWRT
000071 e0fa                      LDI ZH,HIGH(MYDATA4<<1)
000072 e3ea                      LDI ZL,LOW(MYDATA4<<1)
000073 940e 0334                 CALL DISPLAYDATA
000075 ec00                      LDI R16,0XC0
000076 940e 0389                 CALL CMNDWRT
000078 940e 042a                 CALL SERIALCOM_init1
00007a e504                      LDI R16,'T'
00007b 940e 0425                 CALL TRANSMIT
00007d 940e 03fb                 CALL SERIALCOM_init
00007f 940e 0360                 CALL GROUNDCOL
000081 9518                      RETI
                                 NOTEMP:
                                 
000082 940e 0360                 CALL GROUNDCOL
000084 9518                      RETI
                                 /***************************PASSWORD CHANGE*******
                                 CPI R16,'2'*/
                                 
                                 
                                 
                                 
                                 
                                 
                                 
                                 
                                 /*      PASSWORD CHECK FUNCTION          */
                                 PASSCHECK:
000085 95ca                      DEC YL
000086 9add                      SBI PORTA,5
000087 8188                      LD R24,Y
000088 e0f6                      LDI ZH,HIGH(DEFPASS<<1)
000089 e0ec                      LDI ZL,LOW(DEFPASS<<1)
00008a 9194                      LPM R25,Z
00008b 1789                      CP R24,R25
00008c f4d9                      BRNE NOTEQUAL
00008d 940e 00ce                 CALL INE
00008f 1789                      CP R24,R25
000090 f4b9                      BRNE NOTEQUAL
000091 940e 00ce                 CALL INE
000093 1789                      CP R24,R25 
000094 f499                      BRNE NOTEQUAL
000095 e001                      LDI R16,0X01
000096 940e 0389                 CALL CMNDWRT 
000098 e0f6                      LDI ZH,HIGH(WEL<<1)
000099 e1e0                      LDI ZL,LOW(WEL<<1)
00009a 940e 0334                 CALL DISPLAYDATA
00009c ec00                      LDI R16,0XC0
00009d 940e 0389                 CALL CMNDWRT 
00009f e0f6                      LDI ZH,HIGH(OS<<1)
0000a0 e1ec                      LDI ZL,LOW(OS<<1)
0000a1 940e 0334                 CALL DISPLAYDATA
0000a3 e060                      LDI R22,0X00
0000a4 e021                      LDI R18,0X01
0000a5 940e 03e5                 CALL RUNMOTOR
0000a7 9508                      RET 
                                 NOTEQUAL:
0000a8 3023                      CPI R18,0X03
0000a9 f499                      BRNE NOTALARM 
0000aa e001                      LDI R16,0X01
0000ab 940e 0389                 CALL CMNDWRT 
0000ad e0f6                      LDI ZH,HIGH(WAR1<<1)
0000ae e3e4                      LDI ZL,LOW(WAR1<<1)
0000af 940e 0334                 CALL DISPLAYDATA
0000b1 ec00                      LDI R16,0XC0
0000b2 940e 0389                 CALL CMNDWRT
0000b4 e0f6                      LDI ZH,HIGH(WAR2<<1)
0000b5 e4e6                      LDI ZL,LOW(WAR2<<1) 
0000b6 940e 0334                 CALL DISPLAYDATA
0000b8 940e 00ca                 CALL ALARM
0000ba e021                      LDI R18,0X01
                                 AGAIN3:
0000bb 940c 00bb                 JMP AGAIN3
                                 NOTALARM: 
0000bd 9523                      INC R18
0000be e001                      LDI R16,0X01
0000bf 940e 0389                 CALL CMNDWRT 
0000c1 e0f6                      LDI ZH,HIGH(AGAIN<<1)
0000c2 e2e6                      LDI ZL,LOW(AGAIN<<1)
0000c3 940e 0334                 CALL DISPLAYDATA
0000c5 ec00                      LDI R16,0XC0
0000c6 940e 0389                 CALL CMNDWRT 
0000c8 e070                      LDI R23,0X00
0000c9 9508                      RET 
                                 
                                 /*********************************************///
                                 ALARM:
0000ca 9ac6                      SBI PORTB,6 
0000cb 940e 03fb                 CALL SERIALCOM_init
0000cd 9508                      RET 
                                 INE:
0000ce 95ca                      DEC YL
0000cf 95e3                      INC ZL
0000d0 8188                      LD R24,Y
0000d1 9194                      LPM R25,Z
0000d2 bb9b                      OUT PORTA,R25
0000d3 9508                      RET 
                                 
                                 display_intro:
0000d4 e0c1                      LDI R28,0X01/*****************************************USING R28 AS A # ENETERED CHECK********************/
0000d5 e031                      LDI R19,0X01/********* clearing the display after the screen function****/
0000d6 e001                      LDI R16,0X01
0000d7 940e 0389                 CALL CMNDWRT
0000d9 e0fa                      LDI ZH,HIGH(MYDATA<<1)
0000da e0e0                      LDI ZL,LOW(MYDATA<<1)
0000db 940e 0334                 CALL DISPLAYDATA
0000dd ec00                      LDI R16,0XC0
0000de 940e 0389                 CALL CMNDWRT
0000e0 e0fa                      LDI ZH,HIGH(MYDATA1<<1)
0000e1 e0ee                      LDI ZL,LOW(MYDATA1<<1)
0000e2 940e 0334                 CALL DISPLAYDATA
0000e4 9508                      RET 
                                 .ORG 0x500
000500 4e45
000501 3154
000502 4620
000503 2052
000504 4150
000505 5353
C:\Users\osama\OneDrive\Desktop\PROJEXT\ATMEGA1\AssemblerApplication4\AssemblerApplication4\main.asm(242): warning: .cseg .db misalignment - padding zero byte
000506 0000                      MYDATA:.DB "ENT1 FR PASS",0
000507 4e45
000508 3254
000509 4620
00050a 2052
00050b 4843
00050c 2047
00050d 4150
00050e 5353
C:\Users\osama\OneDrive\Desktop\PROJEXT\ATMEGA1\AssemblerApplication4\AssemblerApplication4\main.asm(243): warning: .cseg .db misalignment - padding zero byte
00050f 0000                      MYDATA1:.DB "ENT2 FR CHG PASS",0
000510 4e45
000511 4554
000512 2052
000513 4150
000514 5353
C:\Users\osama\OneDrive\Desktop\PROJEXT\ATMEGA1\AssemblerApplication4\AssemblerApplication4\main.asm(244): warning: .cseg .db misalignment - padding zero byte
000515 0000                      MYDATA2:.DB "ENTER PASS",0
000516 4e45
000517 2054
000518 4843
000519 2047
00051a 4150
00051b 5353
C:\Users\osama\OneDrive\Desktop\PROJEXT\ATMEGA1\AssemblerApplication4\AssemblerApplication4\main.asm(245): warning: .cseg .db misalignment - padding zero byte
00051c 0000                      MYDATA3:.DB "ENT CHG PASS",0
00051d 6554
00051e 706d
00051f 7265
000520 7461
000521 7275
000522 0065                      MYDATA4:.DB "Temperature",0
000523 3130                      CHECK:.DB '0','1'
                                 .ORG 0x300
000300 3431
000301 2a37                      KCODE0:	.DB '1', '4', '7','*'
000302 3532
000303 3038                      KCODE1:	.DB '2', '5', '8','0'
000304 3633
000305 2339                      KCODE2:	.DB '3', '6', '9','#'
000306 3233
C:\Users\osama\OneDrive\Desktop\PROJEXT\ATMEGA1\AssemblerApplication4\AssemblerApplication4\main.asm(252): warning: .cseg .db misalignment - padding zero byte
000307 0031                      DEFPASS:.DB '3','2','1'
000308 4557
000309 434c
00030a 4d4f
00030b 2145
00030c 2121
C:\Users\osama\OneDrive\Desktop\PROJEXT\ATMEGA1\AssemblerApplication4\AssemblerApplication4\main.asm(253): warning: .cseg .db misalignment - padding zero byte
00030d 0000                      WEL:.DB "WELCOME!!!",0
00030e 4e45
00030f 2047
000310 534f
000311 4d41
000312 0041                      OS:.DB "ENG OSAMA",0
000313 4f53
000314 5252
000315 2059
000316 4e45
000317 2054
000318 4741
000319 004e                      AGAIN:.DB "SORRY ENT AGN",0
00031a 2d21
00031b 2a21
00031c 4857
00031d 206f
00031e 5241
00031f 2045
000320 4f79
000321 2155
C:\Users\osama\OneDrive\Desktop\PROJEXT\ATMEGA1\AssemblerApplication4\AssemblerApplication4\main.asm(256): warning: .cseg .db misalignment - padding zero byte
000322 0021                      WAR1:.DB "!-!*WHo ARE yOU!!"
000323 4221
000324 4843
000325 4f41
000326 4320
000327 4f48
C:\Users\osama\OneDrive\Desktop\PROJEXT\ATMEGA1\AssemblerApplication4\AssemblerApplication4\main.asm(257): warning: .cseg .db misalignment - padding zero byte
000328 0052                      WAR2:.DB"!BCHAO CHOR"
                                 
                                 			
                                 			
                                 
                                 
                                 			
                                 WAIT15MS:
000329 934f                      			PUSH R20
00032a 935f                      			PUSH R21
00032b ef5f                      			LDI R21, 0xFF
00032c ef4f                      LOOP3:      LDI R20, 0xFF
00032d 954a                      LOOP2:      DEC R20
00032e f7f1                      			BRNE  LOOP2
00032f 955a                      			DEC R21
000330 f7d9                      			BRNE LOOP3
000331 915f                      			POP R21
000332 914f                      			POP R20
000333 9508                      			RET
                                 			
                                 
                                 DISPLAYDATA:
                                 L1:
000334 9144                      LPM R20,Z
000335 3040                      CPI R20,0
000336 f029                      BREQ HERE
000337 2f04                      MOV R16,R20
000338 940e 03a5                 CALL DATAWRT
00033a 95e3                      INC ZL
00033b cff8                      RJMP L1
                                 HERE:
00033c 9508                      RET 
                                 
                                 
                                 KEY:
00033d eb5f                      LDI R21, 0b10111111
00033e bb55                      OUT KEY_PORT,R21
00033f 0000                      NOP
000340 b353                      IN R21,KEY_PIN
000341 705f                      ANDI R21,0x0F    /* EXTRACTING THE ROWS*/
000342 305f                      CPI R21,0x0F
000343 f471                      BRNE COL1
000344 ed5f                      LDI R21, 0b11011111
000345 bb55                      OUT KEY_PORT, R21
000346 0000                      NOP
000347 b353                      IN R21, KEY_PIN
000348 705f                      ANDI R21,0x0F
000349 305f                      CPI R21,0x0F
00034a f451                      BRNE COL2
00034b ee5f                      LDI R21, 0b11101111
00034c bb55                      OUT KEY_PORT, R21
00034d 0000                      NOP
00034e b353                      IN R21, KEY_PIN
00034f 705f                      ANDI R21,0x0F
000350 305f                      CPI R21,0x0F
000351 f431                      BRNE COL3
                                 COL1:
000352 e0e0                      LDI R30, LOW(KCODE0<<1)
000353 e0f6                      LDI R31, HIGH(KCODE0<<1)
000354 c006                      RJMP Find
                                 COL2:
000355 e0e4                      LDI R30, LOW(KCODE1<<1)
000356 e0f6                      LDI R31, HIGH(KCODE1<<1)
000357 c003                      RJMP Find
                                 COL3:
000358 e0e8                      LDI R30, LOW(KCODE2<<1)
000359 e0f6                      LDI R31, HIGH(KCODE2<<1)
00035a c000                      RJMP Find
                                 Find:
00035b 9556                      LSR R21
00035c f410                      BRCC Match
00035d 9145                      LPM R20, Z+
00035e cffc                      RJMP Find
                                 MATCH:
00035f 9508                      RET 
                                 GROUNDCOL:
                                 ;GroundAllColumns:
000360 e04f                      LDI R20, 0x0F
000361 bb45                      OUT KEY_PORT, R20
000362 9508                      RET
                                 ERASELCD:
000363 3031                      CPI R19,0X01
000364 f421                      BRNE NOTCLEAR
000365 e001                      LDI R16,0X01
000366 e030                      LDI R19,0X00
000367 940e 0389                 CALL CMNDWRT
                                 NOTCLEAR:
000369 9508                      RET 
                                 
                                 
                                 
                                 LCD_Init:    
                                 
                                 
                                 			
00036a ef5f                      			LDI R21,0xFF
00036b bb5a                      			OUT LCD_DDR, R21
00036c e303                      			LDI R16, 0x33
00036d 940e 0389                 			CALL CMNDWRT
00036f 940e 03c1                 			CALL DELAY_2ms
000371 e302                      			LDI R16, 0x32
000372 940e 0389                 			CALL CMNDWRT
000374 940e 03c1                 			CALL DELAY_2ms
000376 e208                      			LDI R16, 0x28
000377 940e 0389                 			CALL CMNDWRT
000379 940e 03c1                 			CALL DELAY_2ms
00037b e00e                      			LDI R16, 0x0E
00037c 940e 0389                 			CALL CMNDWRT
00037e 940e 03c1                 			CALL DELAY_2ms
000380 e001                      			LDI R16, 0x01
000381 940e 0389                 			CALL CMNDWRT
000383 940e 03c1                 			CALL DELAY_2ms
000385 e006                      			LDI R16, 0x06
000386 940e 0389                 			CALL CMNDWRT
000388 9508                      			RET
                                 
                                 
                                 
                                 			
                                 
                                 
                                 
                                 CMNDWRT:	
000389 2fb0                      			MOV R27, R16
00038a 7fb0                      			ANDI R27, 0xF0
00038b b3ab                      			IN R26, LCD_PRT
00038c 70af                      			ANDI R26, 0x0F
00038d 2bab                      			OR R26, R27
                                 
00038e bbab                      			OUT LCD_PRT, R26
00038f 98d8                      			CBI LCD_PRT, LCD_RS
000390 98d9                      			CBI LCD_PRT, LCD_RW
000391 9ada                      			SBI LCD_PRT, LCD_EN
000392 940e 03cc                 			CALL SDELAY
000394 98da                      			CBI LCD_PRT, LCD_EN
000395 940e 03c1                 			CALL DELAY_2ms
                                 
000397 2fb0                      			MOV R27, R16
000398 95b2                      			SWAP R27
000399 7fb0                      			ANDI R27, 0xF0
00039a b3ab                      			IN R26, LCD_PRT
00039b 70af                      			ANDI R26, 0x0F
00039c 2bab                      			OR R26, R27
00039d bbab                      			OUT LCD_PRT, R26
00039e 9ada                      			SBI LCD_PRT, LCD_EN
00039f 940e 03cc                 			CALL SDELAY
0003a1 98da                      			CBI LCD_PRT, LCD_EN
0003a2 940e 03c1                 			CALL DELAY_2ms
0003a4 9508                      			RET
                                 
                                 
                                 			
                                 DATAWRT:	
                                 
                                 
0003a5 2fb0                      			MOV R27, R16
0003a6 7fb0                      			ANDI R27, 0xF0
0003a7 b3ab                      			IN R26, LCD_PRT
0003a8 70af                      			ANDI R26, 0x0F
0003a9 2bab                      			OR R26, R27
                                 
0003aa bbab                      			OUT LCD_PRT, R26
0003ab 9ad8                      			SBI LCD_PRT, LCD_RS
0003ac 98d9                      			CBI LCD_PRT, LCD_RW
0003ad 9ada                      			SBI LCD_PRT, LCD_EN
0003ae 940e 03cc                 			CALL SDELAY
0003b0 98da                      			CBI LCD_PRT, LCD_EN
0003b1 940e 03c1                 			CALL DELAY_2ms
                                 
0003b3 2fb0                      			MOV R27, R16
0003b4 95b2                      			SWAP R27
0003b5 7fb0                      			ANDI R27, 0xF0
0003b6 b3ab                      			IN R26, LCD_PRT
0003b7 70af                      			ANDI R26, 0x0F
0003b8 2bab                      			OR R26, R27
0003b9 bbab                      			OUT LCD_PRT, R26
0003ba 9ada                      			SBI LCD_PRT, LCD_EN
0003bb 940e 03cc                 			CALL SDELAY
0003bd 98da                      			CBI LCD_PRT, LCD_EN
0003be 940e 03c1                 			CALL DELAY_2ms
0003c0 9508                      			RET
                                 
                                 
                                 DELAY_2ms:  
0003c1 930f                      			PUSH R16
0003c2 931f                      			PUSH R17
0003c3 e604                      			LDI R16, 100
0003c4 e614                      LOOP1:      LDI R17,100
0003c5 951a                      LOOP0:      DEC R17
0003c6 f7f1                      			BRNE LOOP0
0003c7 950a                      			DEC R16
0003c8 f7d9                      			BRNE LOOP1
0003c9 911f                      			POP R17
0003ca 910f                      			POP R16
0003cb 9508                      			RET
0003cc 0000                      				SDELAY: NOP
0003cd 0000                      		NOP
0003ce 0000                      		NOP
0003cf 0000                      		NOP
0003d0 0000                      		NOP
0003d1 0000                      		NOP
0003d2 9508                      		RET
                                 		
                                  DELAY:
0003d3 ef4c                       LDI R20,0XFC
0003d4 ef53                       LDI R21,0XF3
0003d5 bd4d                       OUT TCNT1H,R20
0003d6 bd5c                       OUT TCNT1L,R21
0003d7 e045                       LDI R20,5
0003d8 e050                       LDI R21,0X00
0003d9 bd5f                       OUT TCCR1A,R21
0003da bd4e                       OUT TCCR1B,R20
                                  AGAIN22:
0003db b748                       IN R20,TIFR 
0003dc ff42                       SBRS R20,TOV1
0003dd 940c 03db                  JMP AGAIN22
0003df e040                       LDI R20,0X00
0003e0 bd4f                       OUT TCCR1A, R20
0003e1 bd4e                       OUT TCCR1B,R20
0003e2 e044                       LDI R20,0X04
0003e3 bf48                       OUT TIFR,R20
0003e4 9508                       RET 
                                 
                                  RUNMOTOR:
0003e5 e019                      LDI R17,0X09 /* INIAL PHASE */
0003e6 e030                      LDI R19,0X00
                                 L12:
0003e7 3230                      CPI R19,0X20
0003e8 f409                      BRNE GO 
0003e9 9508                      RET 
                                 GO:
0003ea bb18                      OUT PORTB,R17
0003eb 9516                      LSR R17  /*SHIFT FOR THE NEXT SQUENCE*/
0003ec f410                      BRCC L22   /* IF THE CARRY IS 0  JMP TO L2*/
0003ed 6018                      ORI R17,0X8/* LOGICAL OR WITH THE IMEDIAT VALUE TO GET THE INTIAL OR FIRST PHASE*/
0003ee 9533                      INC R19
                                 L22:
0003ef 940e 03d3                 CALL DELAY 
0003f1 940e 03d3                 CALL DELAY 
0003f3 940e 03d3                 CALL DELAY 
0003f5 940e 03d3                 CALL DELAY 
0003f7 940e 03d3                 CALL DELAY 
0003f9 940c 03e7                 JMP L12
                                 
                                 /*************** serIAL COMMUNICATION***************/
                                 SERIALCOM_init:
                                 /*RECEIVING BITS SERIALLY WITH COMPLETLY INTRUPT BASED*/
                                 /*STEP 1 SET THE UCSRB*/
0003fb e900                      LDI R16,(1<<RXEN)|(1<<RXCIE)
0003fc b90a                      OUT UCSRB,R16
                                 /*STEP 2 SET THE UCSRC REGISTER*/
0003fd e806                      LDI R16,(1<<UCSZ1)|(1<<UCSZ0)|(1<<URSEL)
0003fe bd00                      OUT UCSRC,R16
0003ff 9478                      SEI 
                                 /* STEP 3 SETING THE BAUDRATE*/
000400 e303                      LDI R16,0X33
000401 b909                      OUT UBRRL,R16
000402 9508                      RET 
                                 RXISR:
                                 AGAIN23:
000403 9b5f                      SBIS UCSRA,RXC/* NEW DATA RECEIVED*/ 
000404 940c 0403                 JMP AGAIN23
000406 b10c                      IN R16,UDR
                                 /**************CHECKING FOR THE DISPLAY OF TEMPERATURE*************/
000407 3503                      CPI R16,'S'
000408 f419                      BRNE NOTTEMPCHK 
000409 e0e0                      LDI R30,0
00040a 9ac5                      SBI PORTB,5
00040b 9518                      RETI
                                 NOTTEMPCHK:
00040c 340e                      CPI R16,'N'
00040d f441                      BRNE NOTTEMPCHK2
00040e e3e1                      LDI R30,'1'
00040f e20e                       LDI R16,'.'
000410 940e 03a5                 CALL DATAWRT
000412 e403                      LDI R16,'C'
000413 940e 03a5                 CALL DATAWRT
000415 9518                      RETI
                                 NOTTEMPCHK2:
000416 30e0                      CPI R30,0
000417 f419                      BRNE NTCHK
000418 940e 03a5                 CALL DATAWRT 
00041a 9518                      RETI
                                 NTCHK:
00041b 340d                      CPI R16,'M'
00041c f419                      BRNE NTMOTOR
00041d 940e 03e5                 CALL RUNMOTOR
00041f 9518                      RETI
                                 NTMOTOR:
000420 3502                      CPI R16,'R'
000421 f411                      BRNE NTOFFALM
000422 98c6                      CBI PORTB,6
000423 9518                      RETI
                                 NTOFFALM:
000424 9518                      RETI
                                 TRANSMIT:
000425 9b5d                      SBIS UCSRA,UDRE
000426 940c 0425                 JMP TRANSMIT
000428 b90c                      OUT UDR,R16
000429 9508                      RET
                                 
                                 
                                 SERIALCOM_init1:
                                 /*RECEIVING BITS SERIALLY WITH COMPLETLY INTRUPT BASED*/
                                 /*STEP 1 SET THE UCSRB*/
00042a e908                      LDI R16,(1<<RXEN)|(1<<RXCIE)|(1<<TXEN)
00042b b90a                      OUT UCSRB,R16
                                 /*STEP 2 SET THE UCSRC REGISTER*/
00042c e806                      LDI R16,(1<<UCSZ1)|(1<<UCSZ0)|(1<<URSEL)
00042d bd00                      OUT UCSRC,R16
00042e 9478                      SEI 
                                 /* STEP 3 SETING THE BAUDRATE*/
00042f e303                      LDI R16,0X33
000430 b909                      OUT UBRRL,R16


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega32" register use summary:
x  :   0 y  :   3 z  :   5 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  53 r17:  10 r18:   5 r19:   7 r20:  36 
r21:  28 r22:   4 r23:   4 r24:   6 r25:   7 r26:  16 r27:  14 r28:   6 
r29:   1 r30:  18 r31:  13 
Registers used: 18 out of 35 (51.4%)

"ATmega32" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   0 adiw  :   0 and   :   0 
andi  :  11 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   2 brcs  :   0 break :   0 breq  :   1 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :  23 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  74 cbi   :   8 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   3 cpc   :   0 
cpi   :  17 cpse  :   0 dec   :   6 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   9 inc   :   6 jmp   :   8 
ld    :   2 ldd   :   0 ldi   :  98 lds   :   0 lpm   :   9 lsl   :   0 
lsr   :   2 mov   :   6 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   9 or    :   4 ori   :   1 out   :  33 pop   :   4 
push  :   4 rcall :   0 ret   :  20 reti  :  10 rjmp  :   6 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   9 sbic  :   0 sbis  :   2 
sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  :   1 sec   :   0 seh   :   0 
sei   :   3 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   1 std   :   0 sts   :   0 
sub   :   0 subi  :   0 swap  :   2 tst   :   0 wdr   :   0 
Instructions used: 32 out of 113 (28.3%)

"ATmega32" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000a48    944    154   1098   32768   3.4%
[.dseg] 0x000060 0x000060      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 8 warnings
