$date
	Tue Nov 26 20:30:20 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module labtest $end
$var wire 2 ! state [1:0] $end
$var wire 1 " FB $end
$var wire 1 # FA $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$var reg 1 & x $end
$scope module p $end
$var wire 1 ' DA $end
$var wire 1 ( DB $end
$var wire 1 $ clock $end
$var wire 1 % reset $end
$var wire 1 & x_in $end
$var wire 1 " FB $end
$var wire 1 # FA $end
$scope module D_A $end
$var wire 1 $ Clk $end
$var wire 1 ' D $end
$var wire 1 % rst $end
$var reg 1 # Q $end
$upscope $end
$scope module D_B $end
$var wire 1 $ Clk $end
$var wire 1 ( D $end
$var wire 1 % rst $end
$var reg 1 " Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x(
0'
0&
1%
0$
x#
x"
bx !
$end
#5
0(
0#
b0 !
0"
0%
1$
#10
1(
1%
0$
1'
1&
#15
1"
b11 !
1#
1$
#20
0$
#25
1$
#30
0$
0'
0&
#35
b1 !
0#
1$
#40
0$
#45
1$
#50
0$
#55
1$
#60
0$
#65
1$
#70
0$
#75
1$
#80
0$
#85
1$
#90
0$
#95
1$
#100
0$
#105
1$
#110
0$
#115
1$
#120
0$
#125
1$
#130
0$
#135
1$
#140
0$
#150
