From 29c62b905a77ebfdf6e376138464f6cb3bc07716 Mon Sep 17 00:00:00 2001
From: Dinesh kumar <dinesh.v@adlinktech.com>
Date: Sun, 10 Nov 2024 16:42:08 +0530
Subject: [PATCH] Added lec-imx95 configuration

---
 Makefile                       |    5 +-
 configs/mx95lec.cfg            |  973 ++++++++++++++++++++++
 configs/mx95lec/config.dox     |   49 ++
 configs/mx95lec/config.mak     |   44 +
 configs/mx95lec/config_bctrl.h |  100 +++
 configs/mx95lec/config_board.h |   69 ++
 configs/mx95lec/config_dev.h   |  289 +++++++
 configs/mx95lec/config_lmm.h   |  216 +++++
 configs/mx95lec/config_mb_mu.h |  117 +++
 configs/mx95lec/config_scmi.h  |  699 ++++++++++++++++
 configs/mx95lec/config_smt.h   |  167 ++++
 configs/mx95lec/config_test.h  |  182 +++++
 configs/mx95lec/config_trdc.h  | 1375 ++++++++++++++++++++++++++++++++
 13 files changed, 4284 insertions(+), 1 deletion(-)
 create mode 100755 configs/mx95lec.cfg
 create mode 100644 configs/mx95lec/config.dox
 create mode 100644 configs/mx95lec/config.mak
 create mode 100644 configs/mx95lec/config_bctrl.h
 create mode 100644 configs/mx95lec/config_board.h
 create mode 100644 configs/mx95lec/config_dev.h
 create mode 100644 configs/mx95lec/config_lmm.h
 create mode 100644 configs/mx95lec/config_mb_mu.h
 create mode 100644 configs/mx95lec/config_scmi.h
 create mode 100644 configs/mx95lec/config_smt.h
 create mode 100644 configs/mx95lec/config_test.h
 create mode 100644 configs/mx95lec/config_trdc.h

diff --git a/Makefile b/Makefile
index 2a07635..44d7f08 100755
--- a/Makefile
+++ b/Makefile
@@ -99,7 +99,10 @@ ifdef config
 endif
 
 # Default to MX95 EVK
-CONFIG ?= mx95evk
+#CONFIG ?= mx95evk
+
+#override lecimx95 config
+CONFIG ?= mx95lec
 
 # Configure output
 BUILD = $(ROOT_DIR)/build
diff --git a/configs/mx95lec.cfg b/configs/mx95lec.cfg
new file mode 100755
index 0000000..56ca5b7
--- /dev/null
+++ b/configs/mx95lec.cfg
@@ -0,0 +1,973 @@
+## ###################################################################
+##
+## Copyright 2023-2024 NXP
+##
+## Redistribution and use in source and binary forms, with or without modification,
+## are permitted provided that the following conditions are met:
+##
+## o Redistributions of source code must retain the above copyright notice, this list
+##   of conditions and the following disclaimer.
+##
+## o Redistributions in binary form must reproduce the above copyright notice, this
+##   list of conditions and the following disclaimer in the documentation and/or
+##   other materials provided with the distribution.
+##
+## o Neither the name of the copyright holder nor the names of its
+##   contributors may be used to endorse or promote products derived from this
+##   software without specific prior written permission.
+##
+## THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+## ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+## WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+## DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
+## ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+## (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+## LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+## ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+## (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+## SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+##
+##
+## ###################################################################
+
+# SM configuration file for the MX95 EVK
+
+MAKE    soc=MIMX95, board=mcimx95evk, build=gcc_cross
+DOX     name=MX95EVK, desc="i.MX95 EVK Configuration Data"
+
+include ../devices/MIMX95/configtool/device.cfg
+
+#==========================================================================#
+# Board                                                                    #
+#==========================================================================#
+
+DEBUG_UART_INSTANCE  2
+DEBUG_UART_BAUDRATE  115200
+
+PMIC_I2C_INSTANCE    1
+PMIC_I2C_BAUDRATE    400000
+
+#==========================================================================#
+# ELE Domain                                                               #
+#==========================================================================#
+
+DOM0                did=0
+
+OWNER:              perm=rw
+
+# Resources
+
+# Memory
+
+DDR                 OWNER, begin=0x080000000, end=0xFFFFFFFFF
+M33_TCM_SYS         OWNER, begin=0x20200000, size=256K
+OCRAM               OWNER, begin=0x20480000, size=352K
+
+#==========================================================================#
+# ISP Domain                                                               #
+#==========================================================================#
+
+DOM10               did=10
+
+OWNER:              perm=rw
+
+#==========================================================================#
+# V2X Domain                                                               #
+#==========================================================================#
+
+DOM12               did=12
+
+DFMT1:              sa=bypass, pa=bypass
+
+V2X_FH
+
+#==========================================================================#
+# SM M33 EENV                                                              #
+#==========================================================================#
+
+LM0                 name="SM", rpc=none, boot=1, did=2, safe=feenv
+
+DFMT0:              sa=secure
+DFMT1:              sa=secure, pa=privileged
+OWNER:              perm=sec_rw, api=all
+ACCESS:             perm=sec_rw, api=all, mdid=none
+READONLY:           perm=ro
+TEST_MU:            perm=sec_rw
+
+EXEC:               perm=sec_rwx
+DATA:               perm=sec_rw
+
+MODE                msel=1, boot=1
+MODE                msel=2, boot=1
+
+# API
+
+CLK_BUSAON               OWNER
+CLK_BUSM7                OWNER
+CLK_BUSNETCMIX           OWNER
+CLK_BUSWAKEUP            OWNER
+CLK_CAMAPB               OWNER
+CLK_CAMAXI               OWNER
+CLK_CAMISI               OWNER
+CLK_DISPAPB              OWNER
+CLK_DISPAXI              OWNER
+CLK_ELE                  OWNER
+CLK_FRO                  OWNER
+CLK_GPU                  OWNER
+CLK_GPUAPB               OWNER
+CLK_HSIO                 OWNER
+CLK_NOC                  OWNER
+CLK_NOCAPB               OWNER
+CLK_NPU                  OWNER
+CLK_NPUAPB               OWNER
+CLK_OSC24M               OWNER
+CLK_OSC32K               OWNER
+CLK_SYSPLL1_PFD0         OWNER
+CLK_SYSPLL1_PFD0_DIV2    OWNER
+CLK_SYSPLL1_PFD0_UNGATED OWNER
+CLK_SYSPLL1_PFD1         OWNER
+CLK_SYSPLL1_PFD1_DIV2    OWNER
+CLK_SYSPLL1_PFD1_UNGATED OWNER
+CLK_SYSPLL1_PFD2         OWNER
+CLK_SYSPLL1_PFD2_DIV2    OWNER
+CLK_SYSPLL1_PFD2_UNGATED OWNER
+CLK_SYSPLL1_VCO          OWNER
+CLK_TEMPSENSE_GPR_SEL    OWNER
+CLK_TMU                  OWNER
+CLK_VPU                  OWNER
+CLK_VPUAPB               OWNER
+CLK_VPUJPEG              OWNER
+CLK_WAKEUPAXI            OWNER
+
+# Resources
+
+M33P                OWNER  # CPUs must be first
+ANATOP              OWNER
+ATU_A               OWNER
+ATU_M               OWNER
+AXBS_AON            OWNER
+BBNSM               OWNER
+BLK_CTRL_BBSMMIX    OWNER
+BLK_CTRL_DDRMIX     OWNER
+BLK_CTRL_NOCMIX     OWNER
+BLK_CTRL_NS_AONMIX  OWNER
+BLK_CTRL_S_AONMIX   OWNER
+BLK_CTRL_WAKEUPMIX  OWNER
+CCM                 OWNER
+DAP                 OWNER
+DDR_CTRL            OWNER
+DDR_PHY             OWNER
+DDR_PM              OWNER
+FSB                 READONLY
+GIC                 ACCESS
+GPC                 OWNER
+GPIO1               OWNER
+GPR0                OWNER
+GPR1                OWNER
+GPR2                OWNER
+GPR3                OWNER
+GPV_CAMERA          OWNER
+GPV_CENTRAL         OWNER
+GPV_DISPLAY         OWNER
+GPV_HSIO            OWNER
+GPV_MAIN            OWNER
+GPV_MEGA            OWNER
+GPV_VPU             OWNER
+IOMUX_GPR           OWNER
+IOMUXC              OWNER
+JTAG                OWNER
+LPI2C1              OWNER
+LPUART2             OWNER
+M33_CACHE_CTRL      OWNER
+M33_PCF             OWNER
+M33_PSF             OWNER
+M33_TCM_ECC         OWNER
+MSGINTR1            OWNER
+MU1_A               TEST_MU
+MU1_B               OWNER
+MU2_A               TEST_MU
+MU2_B               OWNER
+MU3_A               TEST_MU
+MU3_B               OWNER
+MU4_A               TEST_MU
+MU4_B               OWNER
+MU5_A               TEST_MU
+MU5_B               OWNER
+MU6_A               TEST_MU
+MU6_B               OWNER
+MU_ELE0             OWNER
+ROMCP_M33           OWNER
+ELE                 OWNER
+SRAM_CTL_1          OWNER
+SRAM_CTL_N          OWNER
+SRC                 OWNER
+SYSCTR_CTL          OWNER
+SYSCTR_RD           OWNER
+TEMP_A55            OWNER
+TRDC_A              OWNER
+TRDC_C              OWNER
+TRDC_D              OWNER
+TRDC_E              OWNER
+TRDC_G              OWNER
+TRDC_H              OWNER
+TRDC_M              OWNER
+TRDC_N              OWNER
+TRDC_V              OWNER
+TRDC_W              OWNER
+TSTMR1              OWNER
+WDOG1               OWNER
+WDOG2               OWNER
+
+# SAF
+
+C_STCU              OWNER
+CMU_A1              OWNER
+CMU_A2              OWNER
+CMU_ANA             OWNER
+CMU_DDR1            OWNER
+CMU_DDR2            OWNER
+CMU_N1              OWNER
+CMU_N2              OWNER
+CMU_W1              OWNER
+CMU_W2              OWNER
+CRC_A               OWNER
+DMA_CRC             OWNER
+EIM_A               OWNER
+EIM_N               OWNER
+EIM_NPU             OWNER
+EIM_W               OWNER
+ERM_A               OWNER
+ERM_NPU             OWNER
+ERM_W               OWNER
+FCCU                OWNER
+FCCU_FHID           OWNER
+INTM                OWNER
+L_STCU_A            OWNER
+L_STCU_DDR          OWNER
+L_STCU_N            OWNER
+L_STCU_NPUMIX       OWNER
+
+# Pins
+
+PIN_FCCU_ERR0         OWNER
+PIN_I2C1_SCL          OWNER
+PIN_I2C1_SDA          OWNER
+PIN_PDM_BIT_STREAM1   OWNER
+PIN_UART2_RXD         OWNER
+PIN_UART2_TXD         OWNER
+PIN_WDOG_ANY          OWNER
+
+# Memory
+
+M33_TCM_CODE        EXEC, begin=0x201C0000, size=256K
+M33_TCM_SYS         EXEC, begin=0x20200000, size=256K
+M33_ROM             EXEC, begin=0x00000000, end=0x0003FFFF
+M7MIX               DATA, begin=0x4A000000, end=0x4A0AFFFF
+
+# Faults
+
+FAULT_SW3           OWNER, reaction=grp_reset
+FAULT_SW4           OWNER, reaction=sys_reset
+
+#==========================================================================#
+# M7 EENV                                                                  #
+#==========================================================================#
+
+LM1                 name="M7", rpc=scmi, boot=2, skip=1, did=4, safe=seenv
+
+DFMT0:              sa=secure
+DFMT1:              sa=secure, pa=privileged
+OWNER:              perm=rw, api=all
+READONLY:           perm=ro
+
+EXEC:               perm=full
+DATA:               perm=rw
+
+MODE                msel=1, boot=2
+
+# Start/Stop (mSel=0)
+
+PD_M7               stop=2
+CPU_M7P             start=1, stop=1
+
+# Start/Stop (mSel=1)
+
+PD_M7               msel=2, stop=2
+CPU_M7P             msel=1, start=1, stop=1
+
+# Start/Stop (mSel=2)
+
+PD_M7               msel=2, stop=2
+CPU_M7P             msel=2, start=1, stop=1
+
+# RPC Interface
+
+SCMI_AGENT0         name="M7"
+MAILBOX             type=mu, mu=9, test=8, priority=high
+CHANNEL             db=0, xport=smt, check=crc32, rpc=scmi, type=a2p, \
+                    test=default
+CHANNEL             db=1, xport=smt, check=crc32, rpc=scmi, \
+                    type=p2a_notify, notify=24
+CHANNEL             db=2, xport=smt, check=crc32, rpc=scmi, \
+                    type=p2a_priority
+
+# API
+
+BRD_SM_CTRL_BUTTON        api=notify
+BRD_SM_CTRL_PCA2131       api=all
+BRD_SM_CTRL_TEST          api=all
+BRD_SM_RTC_PCA2131        api=all
+BRD_SM_SENSOR_TEMP_PF09   api=set
+BRD_SM_SENSOR_TEMP_PF5301 api=set
+BRD_SM_SENSOR_TEMP_PF5302 api=set
+FUSA                      api=exclusive
+LMM_2                     api=all
+SENSOR_TEMP_ANA           api=all
+SYS                       api=all
+
+# Resources
+
+M7P                 OWNER  # CPUs must be first
+PD_M7               test
+BUTTON              api=notify
+#CAN_FD1             OWNER
+FSB                 READONLY
+IRQSTEER_M7         OWNER
+LPIT1               OWNER
+LPTMR1              OWNER
+LPTMR2              OWNER
+LPTPM1              OWNER
+#LPUART3             OWNER, test
+MSGINTR2            OWNER
+MU5_A               OWNER
+MU7_B               OWNER
+MU8_B               OWNER
+MU_ELE5             OWNER
+RTC                 api=priv
+SYSCTR_RD           READONLY
+TSTMR2              OWNER
+V2X_SHE1            OWNER
+WDOG5               OWNER
+
+# Pins
+
+#PIN_GPIO_IO14       OWNER
+#PIN_GPIO_IO15       OWNER
+
+# Memory
+
+M7MIX               DATA, begin=0x020380000, end=0x02047FFFF
+M7MIX               DATA, begin=0x04A000000, end=0x04A0AFFFF
+DDR                 EXEC, begin=0x080000000, end=0x089FFFFFF
+
+# Faults
+
+FAULT_WDOG5         OWNER, reaction=lm_reset
+FAULT_M7_LOCKUP     OWNER, reaction=lm_reset
+FAULT_M7_RESET      OWNER, reaction=lm_reset
+FAULT_SW0           OWNER, reaction=fusa
+FAULT_SW1           OWNER, reaction=lm_reset
+
+#==========================================================================#
+# A55 secure EENV                                                          #
+#==========================================================================#
+
+LM2                 name="AP", rpc=scmi, boot=3, skip=1, did=3, default
+
+DFMT0:              sa=bypass
+DFMT1:              sa=secure, pa=privileged
+OWNER:              perm=sec_rw, api=all
+CONTROL:            perm=none, api=all
+
+EXEC:               perm=sec_rwx
+DATA:               perm=rw
+
+# Start/Stop (mSel=0)
+
+VOLT_ARM            start=1|1, stop=9
+PD_A55P             start=2, stop=8, test
+PD_A55C0            stop=7
+PD_A55C1            stop=6
+PD_A55C2            stop=5
+PD_A55C3            stop=4
+PD_A55C4            stop=3
+PD_A55C5            stop=2
+PERF_A55            start=3|3
+CPU_A55C0           start=4
+CPU_A55P            stop=1
+
+# Start/Stop (mSel=1)
+
+VOLT_ARM            msel=1, start=1|1, stop=9
+PD_A55P             msel=1, start=2, stop=8
+PD_A55C0            msel=1, stop=7
+PD_A55C1            msel=1, stop=6
+PD_A55C2            msel=1, stop=5
+PD_A55C3            msel=1, stop=4
+PD_A55C4            msel=1, stop=3
+PD_A55C5            msel=1, stop=2
+PERF_A55            msel=1, start=3|3
+CPU_A55C0           msel=1, start=4
+CPU_A55P            msel=1, stop=1
+
+# Start/Stop (mSel=2)
+
+VOLT_ARM            msel=2, start=1|1, stop=9
+PD_A55P             msel=2, start=2, stop=8
+PD_A55C0            msel=2, stop=7
+PD_A55C1            msel=2, stop=6
+PD_A55C2            msel=2, stop=5
+PD_A55C3            msel=2, stop=4
+PD_A55C4            msel=2, stop=3
+PD_A55C5            msel=2, stop=2
+PERF_A55            msel=2, start=3|3
+CPU_A55C0           msel=2, start=4
+CPU_A55P            msel=2, stop=1
+
+# RPC Interface
+
+SCMI_AGENT1         name="AP-S", secure
+MAILBOX             type=mu, mu=1, test=0
+CHANNEL             db=0, xport=smt, rpc=scmi, type=a2p
+CHANNEL             db=1, xport=smt, rpc=scmi, type=p2a_notify, notify=24
+
+# API
+
+PERF_A55            CONTROL
+PERF_DRAM           CONTROL
+PERLPI_GPIO2        api=all
+PERLPI_GPIO3        api=all
+PERLPI_GPIO4        api=all
+PERLPI_GPIO5        api=all
+PERLPI_CAN1         api=all
+PERLPI_CAN2         api=all
+PERLPI_CAN3         api=all
+PERLPI_CAN4         api=all
+PERLPI_CAN5         api=all
+PERLPI_LPUART1      api=all
+PERLPI_LPUART3      api=all
+PERLPI_LPUART4      api=all
+PERLPI_LPUART5      api=all
+PERLPI_LPUART6      api=all
+PERLPI_LPUART7      api=all
+PERLPI_LPUART8      api=all
+PERLPI_WDOG3        api=all
+PERLPI_WDOG4        api=all
+SYS                 api=all
+
+# Resources
+
+A55C0               OWNER  # CPUs must be first
+A55C1               OWNER  # CPUs must be first
+A55C2               OWNER  # CPUs must be first
+A55C3               OWNER  # CPUs must be first
+A55C4               OWNER  # CPUs must be first
+A55C5               OWNER  # CPUs must be first
+A55P                OWNER
+ARM_PLL             OWNER
+MU1_A               OWNER
+MU_ELE1             OWNER
+MU_ELE2             OWNER
+
+# Pins
+
+# Memory
+
+DDR                 EXEC, begin=0x08A000000, end=0x08DFFFFFF
+
+# Faults
+
+FAULT_WDOG3         OWNER, reaction=lm_reset
+FAULT_WDOG4         OWNER, reaction=lm_reset
+FAULT_SW2           OWNER, reaction=lm_reset
+
+#==========================================================================#
+# A55 non-secure EENV                                                      #
+#==========================================================================#
+
+DFMT0:              sa=nonsecure
+DFMT1:              sa=nonsecure, pa=privileged
+
+OWNER:              perm=rw, api=all
+READONLY:           perm=ro
+
+EXEC:               perm=full
+DATA:               perm=rw
+
+# RPC Interface
+
+SCMI_AGENT2         name="AP-NS"
+MAILBOX             type=mu, mu=3, test=2
+CHANNEL             db=0, xport=smt, rpc=scmi, type=a2p
+CHANNEL             db=1, xport=smt, rpc=scmi, type=p2a_notify
+
+# API
+
+BRD_SM_CTRL_BT_WAKE       api=notify
+BRD_SM_CTRL_BUTTON        api=notify
+BRD_SM_CTRL_PCIE1_WAKE    api=notify
+BRD_SM_CTRL_PCIE2_WAKE    api=notify
+BRD_SM_CTRL_SD3_WAKE      api=notify
+BRD_SM_RTC_PCA2131        api=notify
+BRD_SM_SENSOR_TEMP_PF09   OWNER
+BRD_SM_SENSOR_TEMP_PF5301 api=set
+BRD_SM_SENSOR_TEMP_PF5302 api=set
+CLK_DISP1PIX              OWNER
+CLK_DISP2PIX              OWNER
+CLK_DISP3PIX              OWNER
+CLK_HSIOPCIEAUX           OWNER
+CLK_HSIOPLL               OWNER
+CLK_HSIOPLL_VCO           OWNER
+CLK_LDBPLL                OWNER
+CLK_LDBPLL_VCO            OWNER
+CLK_USBPHYBURUNIN         OWNER
+CLK_VPUDSP                OWNER
+LMM_1                     api=notify
+PERF_A55                  OWNER
+PERF_DRAM                 OWNER
+SENSOR_TEMP_A55           OWNER
+SENSOR_TEMP_ANA           api=set
+SYS                       api=notify
+
+# Resources
+
+ADC                 OWNER
+AUDIO_PLL1          OWNER
+AUDIO_PLL2          OWNER
+BLK_CTRL_CAMERAMIX  OWNER
+BLK_CTRL_DISPLAYMIX OWNER
+BLK_CTRL_GPUMIX     OWNER
+BLK_CTRL_HSIOMIX    OWNER
+BLK_CTRL_NETCMIX    OWNER
+BLK_CTRL_NPUMIX     OWNER
+BLK_CTRL_VPUMIX     OWNER
+BUTTON              OWNER, test
+CAMERA1             OWNER
+CAMERA2             OWNER
+CAMERA3             OWNER
+CAMERA4             OWNER
+CAMERA5             OWNER
+CAMERA6             OWNER
+CAMERA7             OWNER
+CAMERA8             OWNER
+CAN_FD1             OWNER
+CAN_FD2             OWNER
+CAN_FD3             OWNER
+CAN_FD4             OWNER
+CAN_FD5             OWNER
+CLOCK_EXT           OWNER
+CLOCK_EXT1          OWNER
+CLOCK_EXT2          OWNER
+CLOCK_OUT1          OWNER
+CLOCK_OUT2          OWNER
+CLOCK_OUT3          OWNER
+CLOCK_OUT4          OWNER
+DC                  OWNER, test
+DC0                 OWNER
+DC1                 OWNER
+DC_2DBLIT           OWNER
+DC_BLITINT          OWNER
+DC_CMDSEQ           OWNER
+DC_DISPENG          OWNER
+DC_DISPENG_INT      OWNER
+DC_FL0              OWNER
+DC_FL1              OWNER
+DC_INT_CTL          OWNER
+DC_PIXENGINE        OWNER
+DC_XPC              OWNER
+DC_YUV0             OWNER
+DC_YUV1             OWNER
+DC_YUV2             OWNER
+DC_YUV3             OWNER
+DDR_PM              OWNER
+EDMA1_MP            OWNER
+EDMA1_CH0           OWNER
+EDMA1_CH1           OWNER
+EDMA1_CH2           OWNER
+EDMA1_CH3           OWNER
+EDMA1_CH4           OWNER
+EDMA1_CH5           OWNER
+EDMA1_CH6           OWNER
+EDMA1_CH7           OWNER
+EDMA1_CH8           OWNER
+EDMA1_CH9           OWNER
+EDMA1_CH10          OWNER
+EDMA1_CH11          OWNER
+EDMA1_CH12          OWNER
+EDMA1_CH13          OWNER
+EDMA1_CH14          OWNER
+EDMA1_CH15          OWNER
+EDMA1_CH16          OWNER
+EDMA1_CH17          OWNER
+EDMA1_CH18          OWNER
+EDMA1_CH19          OWNER
+EDMA1_CH20          OWNER
+EDMA1_CH21          OWNER
+EDMA1_CH22          OWNER
+EDMA1_CH23          OWNER
+EDMA1_CH24          OWNER
+EDMA1_CH25          OWNER
+EDMA1_CH26          OWNER
+EDMA1_CH27          OWNER
+EDMA1_CH28          OWNER
+EDMA1_CH29          OWNER
+EDMA1_CH30          OWNER
+EDMA1_CH31          OWNER
+EDMA2_MP            OWNER
+EDMA2_CH0_1         OWNER
+EDMA2_CH2_3         OWNER
+EDMA2_CH4_5         OWNER
+EDMA2_CH6_7         OWNER
+EDMA2_CH8_9         OWNER
+EDMA2_CH10_11       OWNER
+EDMA2_CH12_13       OWNER
+EDMA2_CH14_15       OWNER
+EDMA2_CH16_17       OWNER
+EDMA2_CH18_19       OWNER
+EDMA2_CH20_21       OWNER
+EDMA2_CH22_23       OWNER
+EDMA2_CH24_25       OWNER
+EDMA2_CH26_27       OWNER
+EDMA2_CH28_29       OWNER
+EDMA2_CH30_31       OWNER
+EDMA2_CH32_33       OWNER
+EDMA2_CH34_35       OWNER
+EDMA2_CH36_37       OWNER
+EDMA2_CH38_39       OWNER
+EDMA2_CH40_41       OWNER
+EDMA2_CH42_43       OWNER
+EDMA2_CH44_45       OWNER
+EDMA2_CH46_47       OWNER
+EDMA2_CH48_49       OWNER
+EDMA2_CH50_51       OWNER
+EDMA2_CH52_53       OWNER
+EDMA2_CH54_55       OWNER
+EDMA2_CH56_57       OWNER
+EDMA2_CH58_59       OWNER
+EDMA2_CH60_61       OWNER
+EDMA2_CH62_63       OWNER
+EDMA3_MP            OWNER
+EDMA3_CH0_1         OWNER
+EDMA3_CH2_3         OWNER
+EDMA3_CH4_5         OWNER
+EDMA3_CH6_7         OWNER
+EDMA3_CH8_9         OWNER
+EDMA3_CH10_11       OWNER
+EDMA3_CH12_13       OWNER
+EDMA3_CH14_15       OWNER
+EDMA3_CH16_17       OWNER
+EDMA3_CH18_19       OWNER
+EDMA3_CH20_21       OWNER
+EDMA3_CH22_23       OWNER
+EDMA3_CH24_25       OWNER
+EDMA3_CH26_27       OWNER
+EDMA3_CH28_29       OWNER
+EDMA3_CH30_31       OWNER
+EDMA3_CH32_33       OWNER
+EDMA3_CH34_35       OWNER
+EDMA3_CH36_37       OWNER
+EDMA3_CH38_39       OWNER
+EDMA3_CH40_41       OWNER
+EDMA3_CH42_43       OWNER
+EDMA3_CH44_45       OWNER
+EDMA3_CH46_47       OWNER
+EDMA3_CH48_49       OWNER
+EDMA3_CH50_51       OWNER
+EDMA3_CH52_53       OWNER
+EDMA3_CH54_55       OWNER
+EDMA3_CH56_57       OWNER
+EDMA3_CH58_59       OWNER
+EDMA3_CH60_61       OWNER
+EDMA3_CH62_63       OWNER
+FLEXIO1             OWNER
+FLEXIO2             OWNER
+FLEXSPI1            OWNER
+FSB                 READONLY
+GIC                 OWNER
+GPIO2               OWNER
+GPIO3               OWNER
+GPIO4               OWNER
+GPIO5               OWNER
+GPR4                OWNER, test
+GPR5                OWNER
+GPR6                OWNER
+GPR7                OWNER
+GPU_NPROT           OWNER
+GPU_PROT            OWNER, test
+I3C1                OWNER
+I3C2                OWNER
+ISI1                OWNER
+ISI2                OWNER
+ISI3                OWNER
+ISI4                OWNER
+ISI5                OWNER
+ISI6                OWNER
+ISI7                OWNER
+ISI8                OWNER
+ISP_CPU             OWNER
+ISP_MGR             OWNER, test
+JPEG_DEC            OWNER
+LPI2C2              OWNER
+LPI2C3              OWNER
+LPI2C4              OWNER
+LPI2C5              OWNER
+LPI2C6              OWNER
+LPI2C7              OWNER
+LPI2C8              OWNER
+LPIT2               OWNER
+LPSPI1              OWNER
+LPSPI2              OWNER
+LPSPI3              OWNER
+LPSPI4              OWNER
+LPSPI5              OWNER
+LPSPI6              OWNER
+LPSPI7              OWNER
+LPSPI8              OWNER
+LPTPM2              OWNER
+LPTPM3              OWNER
+LPTPM4              OWNER
+LPTPM5              OWNER
+LPTPM6              OWNER
+LPUART1             OWNER
+LPUART3             OWNER
+LPUART4             OWNER
+LPUART5             OWNER
+LPUART6             OWNER
+LPUART7             OWNER
+LPUART8             OWNER, test
+LVDS                OWNER
+MIPI_CSI0           OWNER
+MIPI_CSI1           OWNER
+MIPI_DSI            OWNER
+MIPI_PHY            OWNER
+MJPEG_DEC1          OWNER
+MJPEG_DEC2          OWNER
+MJPEG_DEC3          OWNER
+MJPEG_DEC4          OWNER
+MJPEG_ENC           OWNER
+MJPEG_ENC1          OWNER
+MJPEG_ENC2          OWNER
+MJPEG_ENC3          OWNER
+MJPEG_ENC4          OWNER
+MU2_A               OWNER
+MU3_A               OWNER
+MU4_A               OWNER
+MU6_A               OWNER
+MU7_A               OWNER
+MU8_A               OWNER
+MU_ELE3             OWNER
+MU_ELE4             OWNER
+NETC                OWNER, test
+NETC0               OWNER
+NETC1               OWNER
+NETC2               OWNER
+NETC_ECAM           OWNER
+NETC_EMDIO0         OWNER
+NETC_IERB           OWNER
+NETC_LDID1          OWNER, kpa=1, sid=0x20
+NETC_LDID2          OWNER, kpa=1, sid=0x21
+NETC_LDID3          OWNER, kpa=1, sid=0x22
+NETC_LDID4          OWNER, kpa=1, sid=0x23
+NETC_LDID5          OWNER, kpa=1, sid=0x24
+NETC_LDID6          OWNER, kpa=1, sid=0x25
+NETC_LDID7          OWNER, kpa=1, sid=0x26
+NETC_LDID8          OWNER, kpa=1, sid=0x27
+NETC_PRB            OWNER
+NETC_TIMER0         OWNER
+NETC_VSI0           OWNER
+NETC_VSI1           OWNER
+NETC_VSI2           OWNER
+NETC_VSI3           OWNER
+NETC_VSI4           OWNER
+NETC_VSI5           OWNER
+NPU                 OWNER, test
+PCI1_LUT0           OWNER, kpa=0, sid=0x10
+PCI1_LUT1           OWNER, kpa=0, sid=0x11
+PCI1_LUT2           OWNER, kpa=0, sid=0x12
+PCI1_LUT3           OWNER, kpa=0, sid=0x13
+PCI1_LUT4           OWNER, kpa=0, sid=0x14
+PCI1_LUT5           OWNER, kpa=0, sid=0x15
+PCI1_LUT6           OWNER, kpa=0, sid=0x16
+PCI1_LUT7           OWNER, kpa=0, sid=0x17
+PCI2_LUT0           OWNER, kpa=0, sid=0x18
+PCI2_LUT1           OWNER, kpa=0, sid=0x19
+PCI2_LUT2           OWNER, kpa=0, sid=0x1a
+PCI2_LUT3           OWNER, kpa=0, sid=0x1b
+PCI2_LUT4           OWNER, kpa=0, sid=0x1c
+PCI2_LUT5           OWNER, kpa=0, sid=0x1d
+PCI2_LUT6           OWNER, kpa=0, sid=0x1e
+PCI2_LUT7           OWNER, kpa=0, sid=0x1f
+PCIE1_OUT           OWNER
+PCIE1_ROOT          OWNER
+PCIE2_OUT           OWNER
+PCIE2_ROOT          OWNER
+PDM                 OWNER
+RTC                 OWNER, test
+SAI1                OWNER
+SAI2                OWNER
+SAI3                OWNER
+SAI4                OWNER
+SAI5                OWNER
+SEMA41              OWNER
+SEMA42              OWNER
+SMMU                OWNER
+SPDIF1              OWNER
+SYSCTR_CMP          OWNER
+SYSCTR_RD_STOP      READONLY
+USB1                OWNER, test, kpa=0, sid=0xe
+USB2                OWNER, kpa=0, sid=0xf
+USDHC1              OWNER
+USDHC2              OWNER
+USDHC3              OWNER
+V2X_APP0            OWNER
+V2X_DEBUG           OWNER
+V2X_FH              OWNER, mdid=none
+V2X_HSM1            OWNER
+V2X_HSM2            OWNER
+V2X_SHE0            OWNER
+VIDEO_PLL1          OWNER
+VPU                 OWNER, test
+VPU1                OWNER
+VPU2                OWNER
+VPU3                OWNER
+VPU4                OWNER
+WDOG3               OWNER
+WDOG4               OWNER
+XSPI                OWNER
+
+# Pins
+
+PIN_CCM_CLKO1        OWNER
+PIN_CCM_CLKO2        OWNER
+PIN_CCM_CLKO3        OWNER
+PIN_CCM_CLKO4        OWNER
+PIN_DAP_TCLK_SWCLK   OWNER
+PIN_DAP_TDI          OWNER
+PIN_DAP_TDO_TRACESWO OWNER
+PIN_DAP_TMS_SWDIO    OWNER
+PIN_ENET1_MDC        OWNER
+PIN_ENET1_MDIO       OWNER
+PIN_ENET1_RD0        OWNER
+PIN_ENET1_RD1        OWNER
+PIN_ENET1_RD2        OWNER
+PIN_ENET1_RD3        OWNER
+PIN_ENET1_RX_CTL     OWNER
+PIN_ENET1_RXC        OWNER
+PIN_ENET1_TD0        OWNER
+PIN_ENET1_TD1        OWNER
+PIN_ENET1_TD2        OWNER
+PIN_ENET1_TD3        OWNER
+PIN_ENET1_TX_CTL     OWNER
+PIN_ENET1_TXC        OWNER
+PIN_ENET2_MDC        OWNER
+PIN_ENET2_MDIO       OWNER
+PIN_ENET2_RD0        OWNER
+PIN_ENET2_RD1        OWNER
+PIN_ENET2_RD2        OWNER
+PIN_ENET2_RD3        OWNER
+PIN_ENET2_RX_CTL     OWNER
+PIN_ENET2_RXC        OWNER
+PIN_ENET2_TD0        OWNER
+PIN_ENET2_TD1        OWNER
+PIN_ENET2_TD2        OWNER
+PIN_ENET2_TD3        OWNER
+PIN_ENET2_TX_CTL     OWNER
+PIN_ENET2_TXC        OWNER
+PIN_GPIO_IO00        OWNER
+PIN_GPIO_IO01        OWNER
+PIN_GPIO_IO02        OWNER
+PIN_GPIO_IO03        OWNER
+PIN_GPIO_IO04        OWNER
+PIN_GPIO_IO05        OWNER
+PIN_GPIO_IO06        OWNER
+PIN_GPIO_IO07        OWNER
+PIN_GPIO_IO08        OWNER
+PIN_GPIO_IO09        OWNER
+PIN_GPIO_IO10        OWNER
+PIN_GPIO_IO11        OWNER
+PIN_GPIO_IO12        OWNER
+PIN_GPIO_IO13        OWNER
+PIN_GPIO_IO14       OWNER
+PIN_GPIO_IO15       OWNER
+PIN_GPIO_IO16        OWNER
+PIN_GPIO_IO17        OWNER
+PIN_GPIO_IO18        OWNER
+PIN_GPIO_IO19        OWNER
+PIN_GPIO_IO20        OWNER
+PIN_GPIO_IO21        OWNER
+PIN_GPIO_IO22        OWNER
+PIN_GPIO_IO23        OWNER
+PIN_GPIO_IO24        OWNER
+PIN_GPIO_IO25        OWNER
+PIN_GPIO_IO26        OWNER
+PIN_GPIO_IO27        OWNER
+PIN_GPIO_IO28        OWNER
+PIN_GPIO_IO29        OWNER
+PIN_GPIO_IO30        OWNER
+PIN_GPIO_IO31        OWNER
+PIN_GPIO_IO32        OWNER
+PIN_GPIO_IO33        OWNER
+PIN_GPIO_IO34        OWNER
+PIN_GPIO_IO35        OWNER
+PIN_GPIO_IO36        OWNER
+PIN_GPIO_IO37        OWNER
+PIN_I2C2_SCL         OWNER
+PIN_I2C2_SDA         OWNER
+PIN_PDM_BIT_STREAM0  OWNER
+PIN_PDM_CLK          OWNER
+PIN_SAI1_RXD0        OWNER
+PIN_SAI1_TXC         OWNER
+PIN_SAI1_TXD0        OWNER
+PIN_SAI1_TXFS        OWNER
+PIN_SD1_CLK          OWNER
+PIN_SD1_CMD          OWNER
+PIN_SD1_DATA0        OWNER
+PIN_SD1_DATA1        OWNER
+PIN_SD1_DATA2        OWNER
+PIN_SD1_DATA3        OWNER
+PIN_SD1_DATA4        OWNER
+PIN_SD1_DATA5        OWNER
+PIN_SD1_DATA6        OWNER
+PIN_SD1_DATA7        OWNER
+PIN_SD1_STROBE       OWNER
+PIN_SD2_CD_B         OWNER
+PIN_SD2_CLK          OWNER
+PIN_SD2_CMD          OWNER
+PIN_SD2_DATA0        OWNER
+PIN_SD2_DATA1        OWNER
+PIN_SD2_DATA2        OWNER
+PIN_SD2_DATA3        OWNER
+PIN_SD2_RESET_B      OWNER
+PIN_SD2_VSELECT      OWNER
+PIN_SD3_CLK          OWNER
+PIN_SD3_CMD          OWNER
+PIN_SD3_DATA0        OWNER
+PIN_SD3_DATA1        OWNER
+PIN_SD3_DATA2        OWNER
+PIN_SD3_DATA3        OWNER
+PIN_UART1_RXD        OWNER, test
+PIN_UART1_TXD        OWNER
+PIN_XSPI1_DATA0      OWNER
+PIN_XSPI1_DATA1      OWNER
+PIN_XSPI1_DATA2      OWNER
+PIN_XSPI1_DATA3      OWNER
+PIN_XSPI1_DATA4      OWNER
+PIN_XSPI1_DATA5      OWNER
+PIN_XSPI1_DATA6      OWNER
+PIN_XSPI1_DATA7      OWNER
+PIN_XSPI1_DQS        OWNER
+PIN_XSPI1_SCLK       OWNER
+PIN_XSPI1_SS0_B      OWNER
+PIN_XSPI1_SS1_B      OWNER
+
+# Memory
+
+OCRAM               EXEC, begin=0x020480000, size=352K
+A55_ROM             EXEC, begin=0x000000000, end=0x00003FFFF
+DDR                 EXEC, begin=0x088000000, end=0x089FFFFFF
+DDR                 EXEC, begin=0x08E000000, end=0x87FFFFFFF
+FLEXSPI1_MEM        EXEC, begin=0x000000000, end=0x0FFFFFFFF
+OCRAM_C             EXEC, begin=0x001000000, end=0x001017FFF
+GPU                 DATA, begin=0x04D900000, end=0x04DD7FFFF
+M7MIX               DATA, begin=0x02043C000, end=0x02043FFFF
+
diff --git a/configs/mx95lec/config.dox b/configs/mx95lec/config.dox
new file mode 100644
index 0000000..7873eb9
--- /dev/null
+++ b/configs/mx95lec/config.dox
@@ -0,0 +1,49 @@
+/*
+** ###################################################################
+**
+** Copyright 2023-2024 NXP
+**
+** Redistribution and use in source and binary forms, with or without modification,
+** are permitted provided that the following conditions are met:
+**
+** o Redistributions of source code must retain the above copyright notice, this list
+**   of conditions and the following disclaimer.
+**
+** o Redistributions in binary form must reproduce the above copyright notice, this
+**   list of conditions and the following disclaimer in the documentation and/or
+**   other materials provided with the distribution.
+**
+** o Neither the name of the copyright holder nor the names of its
+**   contributors may be used to endorse or promote products derived from this
+**   software without specific prior written permission.
+**
+** THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+** ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
+** ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+** LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+** ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+** (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+** SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+**
+**
+** ###################################################################
+*/
+
+/*!
+ * @addtogroup SM_CONFIG
+ * @{
+ */
+
+/*!
+
+@defgroup CONFIG_MX95EVK CONFIG_MX95EVK: i.MX95 EVK Configuration Data
+
+@brief Module for i.MX95 EVK Configuration Data.
+
+*/
+
+/** @} */
+
diff --git a/configs/mx95lec/config.mak b/configs/mx95lec/config.mak
new file mode 100644
index 0000000..62f5910
--- /dev/null
+++ b/configs/mx95lec/config.mak
@@ -0,0 +1,44 @@
+## ###################################################################
+##
+## Copyright 2023-2024 NXP
+##
+## Redistribution and use in source and binary forms, with or without modification,
+## are permitted provided that the following conditions are met:
+##
+## o Redistributions of source code must retain the above copyright notice, this list
+##   of conditions and the following disclaimer.
+##
+## o Redistributions in binary form must reproduce the above copyright notice, this
+##   list of conditions and the following disclaimer in the documentation and/or
+##   other materials provided with the distribution.
+##
+## o Neither the name of the copyright holder nor the names of its
+##   contributors may be used to endorse or promote products derived from this
+##   software without specific prior written permission.
+##
+## THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+## ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+## WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+## DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
+## ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+## (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+## LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+## ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+## (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+## SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+##
+##
+## ###################################################################
+
+BOARD ?= mcimx95evk
+
+USES_FUSA ?= 1
+
+include ./devices/MIMX95/sm/Makefile
+include ./boards/$(BOARD)/sm/Makefile
+include ./sm/lmm/Makefile
+include ./sm/rpc/mb_mu/Makefile
+include ./sm/rpc/scmi/Makefile
+include ./sm/rpc/smt/Makefile
+include ./sm/makefiles/gcc_cross.mak
+
diff --git a/configs/mx95lec/config_bctrl.h b/configs/mx95lec/config_bctrl.h
new file mode 100644
index 0000000..a4087d8
--- /dev/null
+++ b/configs/mx95lec/config_bctrl.h
@@ -0,0 +1,100 @@
+/*
+** ###################################################################
+**
+** Copyright 2023-2024 NXP
+**
+** Redistribution and use in source and binary forms, with or without modification,
+** are permitted provided that the following conditions are met:
+**
+** o Redistributions of source code must retain the above copyright notice, this list
+**   of conditions and the following disclaimer.
+**
+** o Redistributions in binary form must reproduce the above copyright notice, this
+**   list of conditions and the following disclaimer in the documentation and/or
+**   other materials provided with the distribution.
+**
+** o Neither the name of the copyright holder nor the names of its
+**   contributors may be used to endorse or promote products derived from this
+**   software without specific prior written permission.
+**
+** THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+** ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
+** ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+** LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+** ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+** (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+** SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+**
+**
+** ###################################################################
+*/
+
+/*==========================================================================*/
+/*!
+ * @addtogroup CONFIG_MX95EVK
+ * @{
+ *
+ * @file
+ * @brief
+ *
+ * Header file containing coniguration info for the device block controls.
+ */
+/*==========================================================================*/
+
+#ifndef CONFIG_BCTRL_H
+#define CONFIG_BCTRL_H
+
+/* Includes */
+
+#include "config.h"
+
+/* Defines */
+
+/*--------------------------------------------------------------------------*/
+/* BCTRL A Config                                                           */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for BCTRL A */
+#define SM_BCTRL_A_CONFIG \
+    { \
+        SM_CFG_W1(0x00000008U), 0x00001804U, \
+        SM_CFG_W1(0x0000000CU), 0x0000E56BU, \
+        SM_CFG_W1(0x00000010U), 0x0000E56BU, \
+        SM_CFG_W1(0x00000014U), 0x0000E56BU, \
+        SM_CFG_W1(0x00000018U), 0x0000E56BU, \
+        SM_CFG_W1(0x0000001CU), 0x0000E56BU, \
+        SM_CFG_W1(0x00000020U), 0x0000E56BU, \
+        SM_CFG_W1(0x00000024U), 0x00000290U, \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* BCTRL W Config                                                           */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for BCTRL W */
+#define SM_BCTRL_W_CONFIG \
+    { \
+        SM_CFG_W1(0x00000030U), 0xFBF7FFFFU, \
+        SM_CFG_W1(0x00000034U), 0xFBF7FFFFU, \
+        SM_CFG_W1(0x00000038U), 0xFBF7FFFFU, \
+        SM_CFG_W1(0x0000003CU), 0xFBF7FFFFU, \
+        SM_CFG_W1(0x00000040U), 0xFBF7FFFFU, \
+        SM_CFG_W1(0x00000044U), 0xFBF7FFFFU, \
+        SM_CFG_W1(0x00000048U), 0x04080000U, \
+        SM_CFG_W1(0x00000050U), 0x00000001U, \
+        SM_CFG_W1(0x00000054U), 0x00000001U, \
+        SM_CFG_W1(0x00000058U), 0x00000001U, \
+        SM_CFG_W1(0x0000005CU), 0x00000001U, \
+        SM_CFG_W1(0x00000060U), 0x00000001U, \
+        SM_CFG_W1(0x00000064U), 0x00000001U, \
+        SM_CFG_END \
+    }
+
+#endif /* CONFIG_BCTRL_H */
+
+/** @} */
+
diff --git a/configs/mx95lec/config_board.h b/configs/mx95lec/config_board.h
new file mode 100644
index 0000000..d4ad26a
--- /dev/null
+++ b/configs/mx95lec/config_board.h
@@ -0,0 +1,69 @@
+/*
+** ###################################################################
+**
+** Copyright 2023-2024 NXP
+**
+** Redistribution and use in source and binary forms, with or without modification,
+** are permitted provided that the following conditions are met:
+**
+** o Redistributions of source code must retain the above copyright notice, this list
+**   of conditions and the following disclaimer.
+**
+** o Redistributions in binary form must reproduce the above copyright notice, this
+**   list of conditions and the following disclaimer in the documentation and/or
+**   other materials provided with the distribution.
+**
+** o Neither the name of the copyright holder nor the names of its
+**   contributors may be used to endorse or promote products derived from this
+**   software without specific prior written permission.
+**
+** THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+** ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
+** ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+** LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+** ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+** (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+** SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+**
+**
+** ###################################################################
+*/
+
+/*==========================================================================*/
+/*!
+ * @addtogroup CONFIG_MX95EVK
+ * @{
+ *
+ * @file
+ * @brief
+ *
+ * Header file containing coniguration info for the board abstraction.
+ */
+/*==========================================================================*/
+
+#ifndef CONFIG_BOARD_H
+#define CONFIG_BOARD_H
+
+/* Includes */
+
+#include "config.h"
+
+/* Defines */
+
+/*! Config for UART instance */
+#define BOARD_DEBUG_UART_INSTANCE    2U
+/*! Config for UART baudrate */
+#define BOARD_DEBUG_UART_BAUDRATE    115200U
+
+/*! Config for PMIC I2C instance */
+#define BOARD_I2C_INSTANCE           1U
+/*! Config for PMIC I2C baudrate */
+#define BOARD_I2C_BAUDRATE           400000U
+
+#endif /* CONFIG_BOARD_H */
+
+/** @} */
+
diff --git a/configs/mx95lec/config_dev.h b/configs/mx95lec/config_dev.h
new file mode 100644
index 0000000..a081b70
--- /dev/null
+++ b/configs/mx95lec/config_dev.h
@@ -0,0 +1,289 @@
+/*
+** ###################################################################
+**
+** Copyright 2023-2024 NXP
+**
+** Redistribution and use in source and binary forms, with or without modification,
+** are permitted provided that the following conditions are met:
+**
+** o Redistributions of source code must retain the above copyright notice, this list
+**   of conditions and the following disclaimer.
+**
+** o Redistributions in binary form must reproduce the above copyright notice, this
+**   list of conditions and the following disclaimer in the documentation and/or
+**   other materials provided with the distribution.
+**
+** o Neither the name of the copyright holder nor the names of its
+**   contributors may be used to endorse or promote products derived from this
+**   software without specific prior written permission.
+**
+** THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+** ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
+** ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+** LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+** ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+** (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+** SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+**
+**
+** ###################################################################
+*/
+
+/*==========================================================================*/
+/*!
+ * @addtogroup CONFIG_MX95EVK
+ * @{
+ *
+ * @file
+ * @brief
+ *
+ * Header file containing coniguration info for the device abstraction.
+ */
+/*==========================================================================*/
+
+#ifndef CONFIG_DEV_H
+#define CONFIG_DEV_H
+
+/* Includes */
+
+#include "config.h"
+
+/* Defines */
+
+/*--------------------------------------------------------------------------*/
+/* CAMERA Config                                                            */
+/*--------------------------------------------------------------------------*/
+
+/*! Data load config for the CAMERA mix */
+#define SM_CAMERA_CONFIG \
+    { \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* A55P Config                                                              */
+/*--------------------------------------------------------------------------*/
+
+/*! Data load config for the A55P mix */
+#define SM_A55P_CONFIG \
+    { \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* A55C0 Config                                                             */
+/*--------------------------------------------------------------------------*/
+
+/*! Data load config for the A55C0 mix */
+#define SM_A55C0_CONFIG \
+    { \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* A55C1 Config                                                             */
+/*--------------------------------------------------------------------------*/
+
+/*! Data load config for the A55C1 mix */
+#define SM_A55C1_CONFIG \
+    { \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* A55C2 Config                                                             */
+/*--------------------------------------------------------------------------*/
+
+/*! Data load config for the A55C2 mix */
+#define SM_A55C2_CONFIG \
+    { \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* A55C3 Config                                                             */
+/*--------------------------------------------------------------------------*/
+
+/*! Data load config for the A55C3 mix */
+#define SM_A55C3_CONFIG \
+    { \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* A55C4 Config                                                             */
+/*--------------------------------------------------------------------------*/
+
+/*! Data load config for the A55C4 mix */
+#define SM_A55C4_CONFIG \
+    { \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* A55C5 Config                                                             */
+/*--------------------------------------------------------------------------*/
+
+/*! Data load config for the A55C5 mix */
+#define SM_A55C5_CONFIG \
+    { \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* DDR Config                                                               */
+/*--------------------------------------------------------------------------*/
+
+/*! Data load config for the DDR mix */
+#define SM_DDR_CONFIG \
+    { \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* DISPLAY Config                                                           */
+/*--------------------------------------------------------------------------*/
+
+/*! Data load config for the DISPLAY mix */
+#define SM_DISPLAY_CONFIG \
+    { \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* GPU Config                                                               */
+/*--------------------------------------------------------------------------*/
+
+/*! Data load config for the GPU mix */
+#define SM_GPU_CONFIG \
+    { \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* HSIO_TOP Config                                                          */
+/*--------------------------------------------------------------------------*/
+
+/*! Data load config for the HSIO_TOP mix */
+#define SM_HSIO_TOP_CONFIG \
+    { \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* HSIO_WAON Config                                                         */
+/*--------------------------------------------------------------------------*/
+
+/*! Data load config for the HSIO_WAON mix */
+#define SM_HSIO_WAON_CONFIG \
+    { \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* M7 Config                                                                */
+/*--------------------------------------------------------------------------*/
+
+/*! Data load config for the M7 mix */
+#define SM_M7_CONFIG \
+    { \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* NETC Config                                                              */
+/*--------------------------------------------------------------------------*/
+
+/*! Data load config for the NETC mix */
+#define SM_NETC_CONFIG \
+    { \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* NOC Config                                                               */
+/*--------------------------------------------------------------------------*/
+
+/*! Data load config for the NOC mix */
+#define SM_NOC_CONFIG \
+    { \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* NPU Config                                                               */
+/*--------------------------------------------------------------------------*/
+
+/*! Data load config for the NPU mix */
+#define SM_NPU_CONFIG \
+    { \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* VPU Config                                                               */
+/*--------------------------------------------------------------------------*/
+
+/*! Data load config for the VPU mix */
+#define SM_VPU_CONFIG \
+    { \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* WKUP Config                                                              */
+/*--------------------------------------------------------------------------*/
+
+/*! Data load config for the WKUP mix */
+#define SM_WKUP_CONFIG \
+    { \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* ANA Config                                                               */
+/*--------------------------------------------------------------------------*/
+
+/*! Data load config for the ANA mix */
+#define SM_ANA_CONFIG \
+    { \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* AON Config                                                               */
+/*--------------------------------------------------------------------------*/
+
+/*! Data load config for the AON mix */
+#define SM_AON_CONFIG \
+    { \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* BBSM Config                                                              */
+/*--------------------------------------------------------------------------*/
+
+/*! Data load config for the BBSM mix */
+#define SM_BBSM_CONFIG \
+    { \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* CCMSRCGPC Config                                                         */
+/*--------------------------------------------------------------------------*/
+
+/*! Data load config for the CCMSRCGPC mix */
+#define SM_CCMSRCGPC_CONFIG \
+    { \
+        SM_CFG_END \
+    }
+
+#endif /* CONFIG_DEV_H */
+
+/** @} */
+
diff --git a/configs/mx95lec/config_lmm.h b/configs/mx95lec/config_lmm.h
new file mode 100644
index 0000000..823384e
--- /dev/null
+++ b/configs/mx95lec/config_lmm.h
@@ -0,0 +1,216 @@
+/*
+** ###################################################################
+**
+** Copyright 2023-2024 NXP
+**
+** Redistribution and use in source and binary forms, with or without modification,
+** are permitted provided that the following conditions are met:
+**
+** o Redistributions of source code must retain the above copyright notice, this list
+**   of conditions and the following disclaimer.
+**
+** o Redistributions in binary form must reproduce the above copyright notice, this
+**   list of conditions and the following disclaimer in the documentation and/or
+**   other materials provided with the distribution.
+**
+** o Neither the name of the copyright holder nor the names of its
+**   contributors may be used to endorse or promote products derived from this
+**   software without specific prior written permission.
+**
+** THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+** ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
+** ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+** LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+** ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+** (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+** SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+**
+**
+** ###################################################################
+*/
+
+/*==========================================================================*/
+/*!
+ * @addtogroup CONFIG_MX95EVK
+ * @{
+ *
+ * @file
+ * @brief
+ *
+ * Header file containing coniguration info for the logical machine manager.
+ */
+/*==========================================================================*/
+
+#ifndef CONFIG_LMM_H
+#define CONFIG_LMM_H
+
+/* Defines */
+
+/*--------------------------------------------------------------------------*/
+/* LM0 Config (SM)                                                          */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for LM0 */
+#define SM_LM0_CONFIG \
+    { \
+        .name = "SM", \
+        .rpcType = SM_RPC_NONE, \
+        .boot[0] = 1U, \
+        .safeType = LMM_SAFE_TYPE_FEENV, \
+        .boot[1] = 1U, \
+        .boot[2] = 1U, \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* LM1 Config (M7)                                                          */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for LM1 */
+#define SM_LM1_CONFIG \
+    { \
+        .name = "M7", \
+        .rpcType = SM_RPC_SCMI, \
+        .rpcInst = 0U, \
+        .boot[0] = 2U, \
+        .bootSkip[0] = 1U, \
+        .safeType = LMM_SAFE_TYPE_SEENV, \
+        .start = 1U, \
+        .stop = 1U, \
+        .boot[1] = 2U, \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* LM2 Config (AP)                                                          */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for LM2 */
+#define SM_LM2_CONFIG \
+    { \
+        .name = "AP", \
+        .rpcType = SM_RPC_SCMI, \
+        .rpcInst = 1U, \
+        .boot[0] = 3U, \
+        .bootSkip[0] = 1U, \
+        .start = 4U, \
+        .stop = 7U, \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* LM Config                                                                */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for number of LM */
+#define SM_NUM_LM  3U
+
+/*! Config data array for LM */
+#define SM_LM_CONFIG_DATA \
+    SM_LM0_CONFIG, \
+    SM_LM1_CONFIG, \
+    SM_LM2_CONFIG
+
+/*! Number of  mSel */
+#define SM_LM_NUM_MSEL  3U
+
+/*! Number of  S-EENV */
+#define SM_LM_NUM_SEENV  1U
+
+/*! Config name */
+#define SM_LM_CFG_NAME  "mx95lec"
+
+/*! Default LM for monitor */
+#define SM_LM_DEFAULT  2U
+
+/*--------------------------------------------------------------------------*/
+/* LM Start/Stop Lists                                                      */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for number of start */
+#define SM_LM_NUM_START  15U
+
+/*! LM start list */
+#define SM_LM_START_DATA \
+    {.lmId = 1U, .mSel = 0U, .ss = LMM_SS_CPU, .rsrc = DEV_SM_CPU_M7P}, \
+    {.lmId = 1U, .mSel = 1U, .ss = LMM_SS_CPU, .rsrc = DEV_SM_CPU_M7P}, \
+    {.lmId = 1U, .mSel = 2U, .ss = LMM_SS_CPU, .rsrc = DEV_SM_CPU_M7P}, \
+    {.lmId = 2U, .mSel = 0U, .ss = LMM_SS_VOLT, .rsrc = DEV_SM_VOLT_ARM, \
+     .numArg = 1, .arg[0] = 1U,}, \
+    {.lmId = 2U, .mSel = 1U, .ss = LMM_SS_VOLT, .rsrc = DEV_SM_VOLT_ARM, \
+     .numArg = 1, .arg[0] = 1U,}, \
+    {.lmId = 2U, .mSel = 2U, .ss = LMM_SS_VOLT, .rsrc = DEV_SM_VOLT_ARM, \
+     .numArg = 1, .arg[0] = 1U,}, \
+    {.lmId = 2U, .mSel = 0U, .ss = LMM_SS_PD, .rsrc = DEV_SM_PD_A55P}, \
+    {.lmId = 2U, .mSel = 1U, .ss = LMM_SS_PD, .rsrc = DEV_SM_PD_A55P}, \
+    {.lmId = 2U, .mSel = 2U, .ss = LMM_SS_PD, .rsrc = DEV_SM_PD_A55P}, \
+    {.lmId = 2U, .mSel = 0U, .ss = LMM_SS_PERF, .rsrc = DEV_SM_PERF_A55, \
+     .numArg = 1, .arg[0] = 3U,}, \
+    {.lmId = 2U, .mSel = 1U, .ss = LMM_SS_PERF, .rsrc = DEV_SM_PERF_A55, \
+     .numArg = 1, .arg[0] = 3U,}, \
+    {.lmId = 2U, .mSel = 2U, .ss = LMM_SS_PERF, .rsrc = DEV_SM_PERF_A55, \
+     .numArg = 1, .arg[0] = 3U,}, \
+    {.lmId = 2U, .mSel = 0U, .ss = LMM_SS_CPU, .rsrc = DEV_SM_CPU_A55C0}, \
+    {.lmId = 2U, .mSel = 1U, .ss = LMM_SS_CPU, .rsrc = DEV_SM_CPU_A55C0}, \
+    {.lmId = 2U, .mSel = 2U, .ss = LMM_SS_CPU, .rsrc = DEV_SM_CPU_A55C0},
+
+/*! Config for number of stop */
+#define SM_LM_NUM_STOP  33U
+
+/*! LM stop list */
+#define SM_LM_STOP_DATA \
+    {.lmId = 1U, .mSel = 0U, .ss = LMM_SS_CPU, .rsrc = DEV_SM_CPU_M7P}, \
+    {.lmId = 1U, .mSel = 1U, .ss = LMM_SS_CPU, .rsrc = DEV_SM_CPU_M7P}, \
+    {.lmId = 1U, .mSel = 2U, .ss = LMM_SS_CPU, .rsrc = DEV_SM_CPU_M7P}, \
+    {.lmId = 1U, .mSel = 0U, .ss = LMM_SS_PD, .rsrc = DEV_SM_PD_M7}, \
+    {.lmId = 1U, .mSel = 2U, .ss = LMM_SS_PD, .rsrc = DEV_SM_PD_M7}, \
+    {.lmId = 1U, .mSel = 2U, .ss = LMM_SS_PD, .rsrc = DEV_SM_PD_M7}, \
+    {.lmId = 2U, .mSel = 0U, .ss = LMM_SS_CPU, .rsrc = DEV_SM_CPU_A55P}, \
+    {.lmId = 2U, .mSel = 1U, .ss = LMM_SS_CPU, .rsrc = DEV_SM_CPU_A55P}, \
+    {.lmId = 2U, .mSel = 2U, .ss = LMM_SS_CPU, .rsrc = DEV_SM_CPU_A55P}, \
+    {.lmId = 2U, .mSel = 0U, .ss = LMM_SS_PD, .rsrc = DEV_SM_PD_A55C5}, \
+    {.lmId = 2U, .mSel = 1U, .ss = LMM_SS_PD, .rsrc = DEV_SM_PD_A55C5}, \
+    {.lmId = 2U, .mSel = 2U, .ss = LMM_SS_PD, .rsrc = DEV_SM_PD_A55C5}, \
+    {.lmId = 2U, .mSel = 0U, .ss = LMM_SS_PD, .rsrc = DEV_SM_PD_A55C4}, \
+    {.lmId = 2U, .mSel = 1U, .ss = LMM_SS_PD, .rsrc = DEV_SM_PD_A55C4}, \
+    {.lmId = 2U, .mSel = 2U, .ss = LMM_SS_PD, .rsrc = DEV_SM_PD_A55C4}, \
+    {.lmId = 2U, .mSel = 0U, .ss = LMM_SS_PD, .rsrc = DEV_SM_PD_A55C3}, \
+    {.lmId = 2U, .mSel = 1U, .ss = LMM_SS_PD, .rsrc = DEV_SM_PD_A55C3}, \
+    {.lmId = 2U, .mSel = 2U, .ss = LMM_SS_PD, .rsrc = DEV_SM_PD_A55C3}, \
+    {.lmId = 2U, .mSel = 0U, .ss = LMM_SS_PD, .rsrc = DEV_SM_PD_A55C2}, \
+    {.lmId = 2U, .mSel = 1U, .ss = LMM_SS_PD, .rsrc = DEV_SM_PD_A55C2}, \
+    {.lmId = 2U, .mSel = 2U, .ss = LMM_SS_PD, .rsrc = DEV_SM_PD_A55C2}, \
+    {.lmId = 2U, .mSel = 0U, .ss = LMM_SS_PD, .rsrc = DEV_SM_PD_A55C1}, \
+    {.lmId = 2U, .mSel = 1U, .ss = LMM_SS_PD, .rsrc = DEV_SM_PD_A55C1}, \
+    {.lmId = 2U, .mSel = 2U, .ss = LMM_SS_PD, .rsrc = DEV_SM_PD_A55C1}, \
+    {.lmId = 2U, .mSel = 0U, .ss = LMM_SS_PD, .rsrc = DEV_SM_PD_A55C0}, \
+    {.lmId = 2U, .mSel = 1U, .ss = LMM_SS_PD, .rsrc = DEV_SM_PD_A55C0}, \
+    {.lmId = 2U, .mSel = 2U, .ss = LMM_SS_PD, .rsrc = DEV_SM_PD_A55C0}, \
+    {.lmId = 2U, .mSel = 0U, .ss = LMM_SS_PD, .rsrc = DEV_SM_PD_A55P}, \
+    {.lmId = 2U, .mSel = 1U, .ss = LMM_SS_PD, .rsrc = DEV_SM_PD_A55P}, \
+    {.lmId = 2U, .mSel = 2U, .ss = LMM_SS_PD, .rsrc = DEV_SM_PD_A55P}, \
+    {.lmId = 2U, .mSel = 0U, .ss = LMM_SS_VOLT, .rsrc = DEV_SM_VOLT_ARM}, \
+    {.lmId = 2U, .mSel = 1U, .ss = LMM_SS_VOLT, .rsrc = DEV_SM_VOLT_ARM}, \
+    {.lmId = 2U, .mSel = 2U, .ss = LMM_SS_VOLT, .rsrc = DEV_SM_VOLT_ARM},
+
+/*--------------------------------------------------------------------------*/
+/* LM Fault Lists                                                           */
+/*--------------------------------------------------------------------------*/
+
+/*! LM fault reactions */
+#define SM_LM_FAULT_DATA \
+    [DEV_SM_FAULT_SW3] = {.reaction = LMM_REACT_GRP_RESET, .lm = 0U}, \
+    [DEV_SM_FAULT_SW4] = {.reaction = LMM_REACT_SYS_RESET, .lm = 0U}, \
+    [DEV_SM_FAULT_WDOG5] = {.reaction = LMM_REACT_LM_RESET, .lm = 1U}, \
+    [DEV_SM_FAULT_M7_LOCKUP] = {.reaction = LMM_REACT_LM_RESET, .lm = 1U}, \
+    [DEV_SM_FAULT_M7_RESET] = {.reaction = LMM_REACT_LM_RESET, .lm = 1U}, \
+    [DEV_SM_FAULT_SW0] = {.reaction = LMM_REACT_FUSA, .lm = 1U}, \
+    [DEV_SM_FAULT_SW1] = {.reaction = LMM_REACT_LM_RESET, .lm = 1U}, \
+    [DEV_SM_FAULT_WDOG3] = {.reaction = LMM_REACT_LM_RESET, .lm = 2U}, \
+    [DEV_SM_FAULT_WDOG4] = {.reaction = LMM_REACT_LM_RESET, .lm = 2U}, \
+    [DEV_SM_FAULT_SW2] = {.reaction = LMM_REACT_LM_RESET, .lm = 2U},
+
+#endif /* CONFIG_LMM_H */
+
+/** @} */
+
diff --git a/configs/mx95lec/config_mb_mu.h b/configs/mx95lec/config_mb_mu.h
new file mode 100644
index 0000000..c09f453
--- /dev/null
+++ b/configs/mx95lec/config_mb_mu.h
@@ -0,0 +1,117 @@
+/*
+** ###################################################################
+**
+** Copyright 2023-2024 NXP
+**
+** Redistribution and use in source and binary forms, with or without modification,
+** are permitted provided that the following conditions are met:
+**
+** o Redistributions of source code must retain the above copyright notice, this list
+**   of conditions and the following disclaimer.
+**
+** o Redistributions in binary form must reproduce the above copyright notice, this
+**   list of conditions and the following disclaimer in the documentation and/or
+**   other materials provided with the distribution.
+**
+** o Neither the name of the copyright holder nor the names of its
+**   contributors may be used to endorse or promote products derived from this
+**   software without specific prior written permission.
+**
+** THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+** ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
+** ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+** LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+** ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+** (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+** SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+**
+**
+** ###################################################################
+*/
+
+/*==========================================================================*/
+/*!
+ * @addtogroup CONFIG_MX95EVK
+ * @{
+ *
+ * @file
+ * @brief
+ *
+ * Header file containing coniguration info for the MB_MU.
+ */
+/*==========================================================================*/
+
+#ifndef CONFIG_MB_MU_H
+#define CONFIG_MB_MU_H
+
+/* Includes */
+
+#include "mb_mu_config.h"
+
+/* Defines */
+
+/*--------------------------------------------------------------------------*/
+/* LM0 MB_MU Config (SM)                                                    */
+/*--------------------------------------------------------------------------*/
+
+/*--------------------------------------------------------------------------*/
+/* LM1 MB_MU Config (M7)                                                    */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for MU9 MB */
+#define SM_MB_MU9_CONFIG \
+    { \
+        .mu = 9U, \
+        .priority = IRQ_PRIO_NOPREEMPT_HIGH, \
+        .xportType[0] = SM_XPORT_SMT, \
+        .xportChannel[0] = 0U, \
+        .xportType[1] = SM_XPORT_SMT, \
+        .xportChannel[1] = 1U, \
+        .xportType[2] = SM_XPORT_SMT, \
+        .xportChannel[2] = 2U, \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* LM2 MB_MU Config (AP)                                                    */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for MU1 MB */
+#define SM_MB_MU1_CONFIG \
+    { \
+        .mu = 1U, \
+        .xportType[0] = SM_XPORT_SMT, \
+        .xportChannel[0] = 3U, \
+        .xportType[1] = SM_XPORT_SMT, \
+        .xportChannel[1] = 4U, \
+    }
+
+/*! Config for MU3 MB */
+#define SM_MB_MU3_CONFIG \
+    { \
+        .mu = 3U, \
+        .xportType[0] = SM_XPORT_SMT, \
+        .xportChannel[0] = 5U, \
+        .xportType[1] = SM_XPORT_SMT, \
+        .xportChannel[1] = 6U, \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* MB MU Config                                                             */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for number of MU MB */
+#define SM_NUM_MB_MU  3U
+
+/*! Config data array for MU MB */
+#define SM_MB_MU_CONFIG_DATA \
+    SM_MB_MU9_CONFIG, \
+    SM_MB_MU1_CONFIG, \
+    SM_MB_MU3_CONFIG
+
+#endif /* CONFIG_MB_MU_H */
+
+/** @} */
+
diff --git a/configs/mx95lec/config_scmi.h b/configs/mx95lec/config_scmi.h
new file mode 100644
index 0000000..21f3338
--- /dev/null
+++ b/configs/mx95lec/config_scmi.h
@@ -0,0 +1,699 @@
+/*
+** ###################################################################
+**
+** Copyright 2023-2024 NXP
+**
+** Redistribution and use in source and binary forms, with or without modification,
+** are permitted provided that the following conditions are met:
+**
+** o Redistributions of source code must retain the above copyright notice, this list
+**   of conditions and the following disclaimer.
+**
+** o Redistributions in binary form must reproduce the above copyright notice, this
+**   list of conditions and the following disclaimer in the documentation and/or
+**   other materials provided with the distribution.
+**
+** o Neither the name of the copyright holder nor the names of its
+**   contributors may be used to endorse or promote products derived from this
+**   software without specific prior written permission.
+**
+** THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+** ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
+** ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+** LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+** ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+** (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+** SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+**
+**
+** ###################################################################
+*/
+
+/*==========================================================================*/
+/*!
+ * @addtogroup CONFIG_MX95EVK
+ * @{
+ *
+ * @file
+ * @brief
+ *
+ * Header file containing coniguration info for the SCMI RPC.
+ */
+/*==========================================================================*/
+
+#ifndef CONFIG_SCMI_H
+#define CONFIG_SCMI_H
+
+/* Defines */
+
+/*--------------------------------------------------------------------------*/
+/* SCMI AGENT0 Config (M7)                                                  */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for SCMI agent 0 */
+#define SM_SCMI_AGNT0_CONFIG \
+    { \
+        .name = "M7", \
+        .scmiInst = 0U, \
+        .domId = 4U, \
+        .secure = 0U, \
+        .seenvId = 1U, \
+        .buttonPerms[DEV_SM_BUTTON_0] = SM_SCMI_PERM_NOTIFY, \
+        .clkPerms[DEV_SM_CLK_LPTMR1] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_LPTMR2] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_M7SYSTICK] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_M7] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_TSTMR2] = SM_SCMI_PERM_ALL, \
+        .cpuPerms[DEV_SM_CPU_M7P] = SM_SCMI_PERM_ALL, \
+        .ctrlPerms[BRD_SM_CTRL_BUTTON] = SM_SCMI_PERM_NOTIFY, \
+        .ctrlPerms[BRD_SM_CTRL_PCA2131] = SM_SCMI_PERM_ALL, \
+        .ctrlPerms[BRD_SM_CTRL_TEST] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPTMR2_0] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPTMR2_1] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPTMR2_2] = SM_SCMI_PERM_ALL, \
+        .faultPerms[DEV_SM_FAULT_M7_LOCKUP] = SM_SCMI_PERM_ALL, \
+        .faultPerms[DEV_SM_FAULT_M7_RESET] = SM_SCMI_PERM_ALL, \
+        .faultPerms[DEV_SM_FAULT_SW0] = SM_SCMI_PERM_ALL, \
+        .faultPerms[DEV_SM_FAULT_SW1] = SM_SCMI_PERM_ALL, \
+        .faultPerms[DEV_SM_FAULT_WDOG5] = SM_SCMI_PERM_ALL, \
+        .fusaPerms = SM_SCMI_PERM_EXCLUSIVE, \
+        .lmmPerms[2] = SM_SCMI_PERM_ALL, \
+        .pdPerms[DEV_SM_PD_M7] = SM_SCMI_PERM_ALL, \
+        .perfPerms[DEV_SM_PERF_M7] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_WDOG5] = SM_SCMI_PERM_ALL, \
+        .rtcPerms[BRD_SM_RTC_PCA2131] = SM_SCMI_PERM_ALL, \
+        .rtcPerms[DEV_SM_RTC_BBNSM] = SM_SCMI_PERM_PRIV, \
+        .sensorPerms[BRD_SM_SENSOR_TEMP_PF09] = SM_SCMI_PERM_SET, \
+        .sensorPerms[BRD_SM_SENSOR_TEMP_PF5301] = SM_SCMI_PERM_SET, \
+        .sensorPerms[BRD_SM_SENSOR_TEMP_PF5302] = SM_SCMI_PERM_SET, \
+        .sensorPerms[DEV_SM_SENSOR_TEMP_ANA] = SM_SCMI_PERM_ALL, \
+        .sysPerms = SM_SCMI_PERM_ALL, \
+    }
+
+/*! Config for SCMI channel 0 */
+#define SM_SCMI_CHN0_CONFIG \
+    { \
+        .agentId = 0U, \
+        .type = SM_SCMI_CHN_A2P, \
+        .xportType = SM_XPORT_SMT, \
+        .xportChannel = 0U, \
+    }
+
+/*! Config for SCMI channel 1 */
+#define SM_SCMI_CHN1_CONFIG \
+    { \
+        .agentId = 0U, \
+        .type = SM_SCMI_CHN_P2A_NOTIFY, \
+        .xportType = SM_XPORT_SMT, \
+        .xportChannel = 1U, \
+    }
+
+/*! Config for SCMI channel 2 */
+#define SM_SCMI_CHN2_CONFIG \
+    { \
+        .agentId = 0U, \
+        .type = SM_SCMI_CHN_P2A_PRIORITY, \
+        .xportType = SM_XPORT_SMT, \
+        .xportChannel = 2U, \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* SCMI Instance 0 Config (M7)                                              */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for SCMI instance 0 */
+#define SM_SCMI0_CONFIG \
+    { \
+        .lmId = 1U, \
+        .numAgents = 1U, \
+        .firstAgent = 0U, \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* SCMI AGENT1 Config (AP-S)                                                */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for SCMI agent 1 */
+#define SM_SCMI_AGNT1_CONFIG \
+    { \
+        .name = "AP-S", \
+        .scmiInst = 1U, \
+        .domId = 3U, \
+        .secure = 1U, \
+        .clkPerms[DEV_SM_CLK_A55C0_GPR_SEL] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_A55C1_GPR_SEL] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_A55C2_GPR_SEL] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_A55C3_GPR_SEL] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_A55C4_GPR_SEL] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_A55C5_GPR_SEL] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_A55PERIPH] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_A55P_GPR_SEL] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_A55] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_ARMPLL_PFD0] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_ARMPLL_PFD0_UNGATED] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_ARMPLL_PFD1] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_ARMPLL_PFD1_UNGATED] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_ARMPLL_PFD2] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_ARMPLL_PFD2_UNGATED] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_ARMPLL_PFD3] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_ARMPLL_PFD3_UNGATED] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_ARMPLL_VCO] = SM_SCMI_PERM_ALL, \
+        .cpuPerms[DEV_SM_CPU_A55C0] = SM_SCMI_PERM_ALL, \
+        .cpuPerms[DEV_SM_CPU_A55C1] = SM_SCMI_PERM_ALL, \
+        .cpuPerms[DEV_SM_CPU_A55C2] = SM_SCMI_PERM_ALL, \
+        .cpuPerms[DEV_SM_CPU_A55C3] = SM_SCMI_PERM_ALL, \
+        .cpuPerms[DEV_SM_CPU_A55C4] = SM_SCMI_PERM_ALL, \
+        .cpuPerms[DEV_SM_CPU_A55C5] = SM_SCMI_PERM_ALL, \
+        .cpuPerms[DEV_SM_CPU_A55P] = SM_SCMI_PERM_ALL, \
+        .faultPerms[DEV_SM_FAULT_SW2] = SM_SCMI_PERM_ALL, \
+        .faultPerms[DEV_SM_FAULT_WDOG3] = SM_SCMI_PERM_ALL, \
+        .faultPerms[DEV_SM_FAULT_WDOG4] = SM_SCMI_PERM_ALL, \
+        .pdPerms[DEV_SM_PD_A55C0] = SM_SCMI_PERM_ALL, \
+        .pdPerms[DEV_SM_PD_A55C1] = SM_SCMI_PERM_ALL, \
+        .pdPerms[DEV_SM_PD_A55C2] = SM_SCMI_PERM_ALL, \
+        .pdPerms[DEV_SM_PD_A55C3] = SM_SCMI_PERM_ALL, \
+        .pdPerms[DEV_SM_PD_A55C4] = SM_SCMI_PERM_ALL, \
+        .pdPerms[DEV_SM_PD_A55C5] = SM_SCMI_PERM_ALL, \
+        .pdPerms[DEV_SM_PD_A55P] = SM_SCMI_PERM_ALL, \
+        .perfPerms[DEV_SM_PERF_A55] = SM_SCMI_PERM_ALL, \
+        .perfPerms[DEV_SM_PERF_DRAM] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_CAN1] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_CAN2] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_CAN3] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_CAN4] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_CAN5] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_GPIO2] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_GPIO3] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_GPIO4] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_GPIO5] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_LPUART1] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_LPUART3] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_LPUART4] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_LPUART5] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_LPUART6] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_LPUART7] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_LPUART8] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_WDOG3] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_WDOG4] = SM_SCMI_PERM_ALL, \
+        .sysPerms = SM_SCMI_PERM_ALL, \
+    }
+
+/*! Config for SCMI channel 3 */
+#define SM_SCMI_CHN3_CONFIG \
+    { \
+        .agentId = 1U, \
+        .type = SM_SCMI_CHN_A2P, \
+        .xportType = SM_XPORT_SMT, \
+        .xportChannel = 3U, \
+    }
+
+/*! Config for SCMI channel 4 */
+#define SM_SCMI_CHN4_CONFIG \
+    { \
+        .agentId = 1U, \
+        .type = SM_SCMI_CHN_P2A_NOTIFY, \
+        .xportType = SM_XPORT_SMT, \
+        .xportChannel = 4U, \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* SCMI AGENT2 Config (AP-NS)                                               */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for SCMI agent 2 */
+#define SM_SCMI_AGNT2_CONFIG \
+    { \
+        .name = "AP-NS", \
+        .scmiInst = 1U, \
+        .domId = 3U, \
+        .secure = 0U, \
+        .buttonPerms[DEV_SM_BUTTON_0] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_AUDIOPLL1] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_AUDIOPLL1_VCO] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_AUDIOPLL2] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_AUDIOPLL2_VCO] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_AUDIOXCVR] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_CAN1] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_CAN2] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_CAN3] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_CAN4] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_CAN5] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_CCMCKO1] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_CCMCKO2] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_CCMCKO3] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_CCMCKO4] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_DISP1PIX] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_DISP2PIX] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_DISP3PIX] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_DISPOCRAM] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_ENETREF] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_ENETTIMER1] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_EXT1] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_EXT2] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_EXT] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_EXT_GPR_SEL] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_FLEXIO1] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_FLEXIO2] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_FLEXSPI1] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_HSIOPCIEAUX] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_HSIOPLL] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_HSIOPLL_VCO] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_I3C1SLOW] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_I3C1] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_I3C2SLOW] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_I3C2] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_LDBPLL] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_LDBPLL_VCO] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_LPI2C2] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_LPI2C3] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_LPI2C4] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_LPI2C5] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_LPI2C6] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_LPI2C7] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_LPI2C8] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_LPSPI1] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_LPSPI2] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_LPSPI3] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_LPSPI4] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_LPSPI5] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_LPSPI6] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_LPSPI7] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_LPSPI8] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_LPUART1] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_LPUART3] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_LPUART4] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_LPUART5] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_LPUART6] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_LPUART7] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_LPUART8] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_MIPIPHYCFG] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_MIPIPHYPLLBYPASS] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_MIPIPHYPLLREF] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_MIPITESTBYTE] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_MQS1] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_MQS2] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_PDM] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_SAI1] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_SAI2] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_SAI3] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_SAI4] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_SAI5] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_SPDIF] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_TPM2] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_TPM4] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_TPM5] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_TPM6] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_USBPHYBURUNIN] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_USDHC1] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_USDHC2] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_USDHC3] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_VIDEOPLL1] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_VIDEOPLL1_VCO] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_VPUDSP] = SM_SCMI_PERM_ALL, \
+        .clkPerms[DEV_SM_CLK_XSPISLVROOT] = SM_SCMI_PERM_ALL, \
+        .ctrlPerms[BRD_SM_CTRL_BT_WAKE] = SM_SCMI_PERM_NOTIFY, \
+        .ctrlPerms[BRD_SM_CTRL_BUTTON] = SM_SCMI_PERM_NOTIFY, \
+        .ctrlPerms[BRD_SM_CTRL_PCIE1_WAKE] = SM_SCMI_PERM_NOTIFY, \
+        .ctrlPerms[BRD_SM_CTRL_PCIE2_WAKE] = SM_SCMI_PERM_NOTIFY, \
+        .ctrlPerms[BRD_SM_CTRL_SD3_WAKE] = SM_SCMI_PERM_NOTIFY, \
+        .ctrlPerms[DEV_SM_CTRL_ADC_TEST] = SM_SCMI_PERM_ALL, \
+        .ctrlPerms[DEV_SM_CTRL_MQS1_SETTINGS] = SM_SCMI_PERM_ALL, \
+        .ctrlPerms[DEV_SM_CTRL_PDM_CLK_SEL] = SM_SCMI_PERM_ALL, \
+        .ctrlPerms[DEV_SM_CTRL_SAI1_MCLK] = SM_SCMI_PERM_ALL, \
+        .ctrlPerms[DEV_SM_CTRL_SAI3_MCLK] = SM_SCMI_PERM_ALL, \
+        .ctrlPerms[DEV_SM_CTRL_SAI4_MCLK] = SM_SCMI_PERM_ALL, \
+        .ctrlPerms[DEV_SM_CTRL_SAI5_MCLK] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_CAN1_RX] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_CAN2_RX] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_CAN3_RX] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_CAN4_RX] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_CAN5_RX] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_EARC_PHY_SPDIF] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_EXT1_CLK] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXIO1_0] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXIO1_10] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXIO1_11] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXIO1_12] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXIO1_13] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXIO1_14] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXIO1_15] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXIO1_16] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXIO1_17] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXIO1_18] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXIO1_19] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXIO1_1] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXIO1_20] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXIO1_21] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXIO1_22] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXIO1_23] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXIO1_24] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXIO1_25] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXIO1_26] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXIO1_27] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXIO1_2] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXIO1_30] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXIO1_31] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXIO1_3] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXIO1_4] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXIO1_5] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXIO1_6] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXIO1_7] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXIO1_8] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXIO1_9] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXSPI1_0] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXSPI1_1] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXSPI1_2] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXSPI1_3] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXSPI1_4] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXSPI1_5] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXSPI1_6] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXSPI1_7] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXSPI1_DQS] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_FLEXSPI1_SCK] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_I3C2_SCL] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_I3C2_SDA] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPI2C3_SCL] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPI2C3_SDA] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPI2C4_SCL] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPI2C4_SDA] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPI2C5_SCL] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPI2C5_SDA] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPI2C6_SCL] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPI2C6_SDA] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPI2C7_SCL] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPI2C7_SDA] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPI2C8_SCL] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPI2C8_SDA] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPSPI4_SCK] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPSPI4_SDI] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPSPI4_SDO] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPUART3_CTS] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPUART3_RXD] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPUART3_TXD] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPUART4_CTS] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPUART4_RXD] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPUART4_TXD] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPUART5_CTS] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPUART5_RXD] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPUART5_TXD] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPUART6_CTS] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPUART6_RXD] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPUART6_TXD] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPUART7_RXD] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_LPUART7_TXD] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_NETC_EMDC] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_NETC_EMDIO] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_NETC_ETH0_RMII_RX_ER] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_NETC_ETH1_RMII_RX_ER] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_NETC_TMR_1588_TRIG1] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_NETC_TMR_1588_TRIG2] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_PDM_BITSTREAM_0] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_PDM_BITSTREAM_1] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_PDM_BITSTREAM_2] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_PDM_BITSTREAM_3] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_SAI1_MCLK] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_SAI2_RXDATA_6] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_SAI2_RXDATA_7] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_SAI3_RXBCLK] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_SAI3_RXSYNC] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_SAI4_RXBCLK] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_SAI4_RXDATA_0] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_SAI4_RXSYNC] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_SAI4_TXBCLK] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_SAI4_TXSYNC] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_SAI5_RXBCLK] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_SAI5_RXDATA_0] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_SAI5_RXDATA_1] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_SAI5_RXDATA_2] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_SAI5_RXDATA_3] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_SAI5_RXSYNC] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_SAI5_TXBCLK] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_SAI5_TXSYNC] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_USDHC3_CLK] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_USDHC3_CMD] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_USDHC3_DAT0] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_USDHC3_DAT1] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_USDHC3_DAT2] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_USDHC3_DAT3] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_XSPI_0] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_XSPI_1] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_XSPI_2] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_XSPI_3] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_XSPI_4] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_XSPI_5] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_XSPI_6] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_XSPI_7] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_XSPI_CS] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_XSPI_DQS] = SM_SCMI_PERM_ALL, \
+        .daisyPerms[DEV_SM_DAISY_XSPI_SCK] = SM_SCMI_PERM_ALL, \
+        .gprPerms[DEV_SM_GPR_4] = SM_SCMI_PERM_ALL, \
+        .gprPerms[DEV_SM_GPR_5] = SM_SCMI_PERM_ALL, \
+        .gprPerms[DEV_SM_GPR_6] = SM_SCMI_PERM_ALL, \
+        .gprPerms[DEV_SM_GPR_7] = SM_SCMI_PERM_ALL, \
+        .lmmPerms[1] = SM_SCMI_PERM_NOTIFY, \
+        .pdPerms[DEV_SM_PD_CAMERA] = SM_SCMI_PERM_ALL, \
+        .pdPerms[DEV_SM_PD_DISPLAY] = SM_SCMI_PERM_ALL, \
+        .pdPerms[DEV_SM_PD_GPU] = SM_SCMI_PERM_ALL, \
+        .pdPerms[DEV_SM_PD_HSIO_TOP] = SM_SCMI_PERM_ALL, \
+        .pdPerms[DEV_SM_PD_NETC] = SM_SCMI_PERM_ALL, \
+        .pdPerms[DEV_SM_PD_NPU] = SM_SCMI_PERM_ALL, \
+        .pdPerms[DEV_SM_PD_VPU] = SM_SCMI_PERM_ALL, \
+        .perfPerms[DEV_SM_PERF_A55] = SM_SCMI_PERM_ALL, \
+        .perfPerms[DEV_SM_PERF_CAM] = SM_SCMI_PERM_ALL, \
+        .perfPerms[DEV_SM_PERF_DISP] = SM_SCMI_PERM_ALL, \
+        .perfPerms[DEV_SM_PERF_DRAM] = SM_SCMI_PERM_ALL, \
+        .perfPerms[DEV_SM_PERF_GPU] = SM_SCMI_PERM_ALL, \
+        .perfPerms[DEV_SM_PERF_NPU] = SM_SCMI_PERM_ALL, \
+        .perfPerms[DEV_SM_PERF_VPU] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_CAN1] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_CAN2] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_CAN3] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_CAN4] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_CAN5] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_GPIO2] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_GPIO3] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_GPIO4] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_GPIO5] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_LPUART1] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_LPUART3] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_LPUART4] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_LPUART5] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_LPUART6] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_LPUART7] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_LPUART8] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_WDOG3] = SM_SCMI_PERM_ALL, \
+        .perlpiPerms[DEV_SM_PERLPI_WDOG4] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_CCM_CLKO1] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_CCM_CLKO2] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_CCM_CLKO3] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_CCM_CLKO4] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_DAP_TCLK_SWCLK] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_DAP_TDI] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_DAP_TDO_TRACESWO] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_DAP_TMS_SWDIO] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_ENET1_MDC] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_ENET1_MDIO] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_ENET1_RD0] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_ENET1_RD1] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_ENET1_RD2] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_ENET1_RD3] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_ENET1_RXC] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_ENET1_RX_CTL] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_ENET1_TD0] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_ENET1_TD1] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_ENET1_TD2] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_ENET1_TD3] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_ENET1_TXC] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_ENET1_TX_CTL] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_ENET2_MDC] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_ENET2_MDIO] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_ENET2_RD0] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_ENET2_RD1] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_ENET2_RD2] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_ENET2_RD3] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_ENET2_RXC] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_ENET2_RX_CTL] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_ENET2_TD0] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_ENET2_TD1] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_ENET2_TD2] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_ENET2_TD3] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_ENET2_TXC] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_ENET2_TX_CTL] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO00] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO01] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO02] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO03] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO04] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO05] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO06] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO07] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO08] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO09] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO10] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO11] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO12] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO13] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO14] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO15] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO16] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO17] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO18] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO19] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO20] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO21] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO22] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO23] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO24] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO25] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO26] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO27] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO28] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO29] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO30] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO31] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO32] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO33] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO34] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO35] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO36] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_GPIO_IO37] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_I2C2_SCL] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_I2C2_SDA] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_PDM_BIT_STREAM0] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_PDM_CLK] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_SAI1_RXD0] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_SAI1_TXC] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_SAI1_TXD0] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_SAI1_TXFS] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_SD1_CLK] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_SD1_CMD] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_SD1_DATA0] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_SD1_DATA1] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_SD1_DATA2] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_SD1_DATA3] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_SD1_DATA4] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_SD1_DATA5] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_SD1_DATA6] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_SD1_DATA7] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_SD1_STROBE] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_SD2_CD_B] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_SD2_CLK] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_SD2_CMD] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_SD2_DATA0] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_SD2_DATA1] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_SD2_DATA2] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_SD2_DATA3] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_SD2_RESET_B] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_SD2_VSELECT] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_SD3_CLK] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_SD3_CMD] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_SD3_DATA0] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_SD3_DATA1] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_SD3_DATA2] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_SD3_DATA3] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_UART1_RXD] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_UART1_TXD] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_XSPI1_DATA0] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_XSPI1_DATA1] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_XSPI1_DATA2] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_XSPI1_DATA3] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_XSPI1_DATA4] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_XSPI1_DATA5] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_XSPI1_DATA6] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_XSPI1_DATA7] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_XSPI1_DQS] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_XSPI1_SCLK] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_XSPI1_SS0_B] = SM_SCMI_PERM_ALL, \
+        .pinPerms[DEV_SM_PIN_XSPI1_SS1_B] = SM_SCMI_PERM_ALL, \
+        .rtcPerms[BRD_SM_RTC_PCA2131] = SM_SCMI_PERM_NOTIFY, \
+        .rtcPerms[DEV_SM_RTC_BBNSM] = SM_SCMI_PERM_ALL, \
+        .sensorPerms[BRD_SM_SENSOR_TEMP_PF09] = SM_SCMI_PERM_ALL, \
+        .sensorPerms[BRD_SM_SENSOR_TEMP_PF5301] = SM_SCMI_PERM_SET, \
+        .sensorPerms[BRD_SM_SENSOR_TEMP_PF5302] = SM_SCMI_PERM_SET, \
+        .sensorPerms[DEV_SM_SENSOR_TEMP_A55] = SM_SCMI_PERM_ALL, \
+        .sensorPerms[DEV_SM_SENSOR_TEMP_ANA] = SM_SCMI_PERM_SET, \
+        .sysPerms = SM_SCMI_PERM_NOTIFY, \
+    }
+
+/*! Config for SCMI channel 5 */
+#define SM_SCMI_CHN5_CONFIG \
+    { \
+        .agentId = 2U, \
+        .type = SM_SCMI_CHN_A2P, \
+        .xportType = SM_XPORT_SMT, \
+        .xportChannel = 5U, \
+    }
+
+/*! Config for SCMI channel 6 */
+#define SM_SCMI_CHN6_CONFIG \
+    { \
+        .agentId = 2U, \
+        .type = SM_SCMI_CHN_P2A_NOTIFY, \
+        .xportType = SM_XPORT_SMT, \
+        .xportChannel = 6U, \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* SCMI Instance 1 Config (AP)                                              */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for SCMI instance 1 */
+#define SM_SCMI1_CONFIG \
+    { \
+        .lmId = 2U, \
+        .numAgents = 2U, \
+        .firstAgent = 1U, \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* SCMI Agent Config                                                        */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for number of SCMI agents */
+#define SM_SCMI_NUM_AGNT  3U
+
+/*! Config data array for SCMI agents */
+#define SM_SCMI_AGNT_CONFIG_DATA \
+    SM_SCMI_AGNT0_CONFIG, \
+    SM_SCMI_AGNT1_CONFIG, \
+    SM_SCMI_AGNT2_CONFIG
+
+/*--------------------------------------------------------------------------*/
+/* SCMI Channel Config                                                      */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for number of SCMI channels */
+#define SM_SCMI_NUM_CHN  7U
+
+/*! Config data array for SCMI channels */
+#define SM_SCMI_CHN_CONFIG_DATA \
+    SM_SCMI_CHN0_CONFIG, \
+    SM_SCMI_CHN1_CONFIG, \
+    SM_SCMI_CHN2_CONFIG, \
+    SM_SCMI_CHN3_CONFIG, \
+    SM_SCMI_CHN4_CONFIG, \
+    SM_SCMI_CHN5_CONFIG, \
+    SM_SCMI_CHN6_CONFIG
+
+/*--------------------------------------------------------------------------*/
+/* SCMI Config                                                              */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for number of SCMI instances */
+#define SM_NUM_SCMI  2U
+
+/*! Config data array for SCMI instances */
+#define SM_SCMI_CONFIG_DATA \
+    SM_SCMI0_CONFIG, \
+    SM_SCMI1_CONFIG
+
+/*! Max words to buffer for notification messages */
+#define SM_SCMI_MAX_NOTIFY  24U
+
+#endif /* CONFIG_SCMI_H */
+
+/** @} */
+
diff --git a/configs/mx95lec/config_smt.h b/configs/mx95lec/config_smt.h
new file mode 100644
index 0000000..e8d57cc
--- /dev/null
+++ b/configs/mx95lec/config_smt.h
@@ -0,0 +1,167 @@
+/*
+** ###################################################################
+**
+** Copyright 2023-2024 NXP
+**
+** Redistribution and use in source and binary forms, with or without modification,
+** are permitted provided that the following conditions are met:
+**
+** o Redistributions of source code must retain the above copyright notice, this list
+**   of conditions and the following disclaimer.
+**
+** o Redistributions in binary form must reproduce the above copyright notice, this
+**   list of conditions and the following disclaimer in the documentation and/or
+**   other materials provided with the distribution.
+**
+** o Neither the name of the copyright holder nor the names of its
+**   contributors may be used to endorse or promote products derived from this
+**   software without specific prior written permission.
+**
+** THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+** ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
+** ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+** LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+** ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+** (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+** SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+**
+**
+** ###################################################################
+*/
+
+/*==========================================================================*/
+/*!
+ * @addtogroup CONFIG_MX95EVK
+ * @{
+ *
+ * @file
+ * @brief
+ *
+ * Header file containing coniguration info for the SMT.
+ */
+/*==========================================================================*/
+
+#ifndef CONFIG_SMT_H
+#define CONFIG_SMT_H
+
+/* Includes */
+
+#include "rpc_smt_config.h"
+
+/* Defines */
+
+/*--------------------------------------------------------------------------*/
+/* LM0 SMT Config (SM)                                                      */
+/*--------------------------------------------------------------------------*/
+
+/*--------------------------------------------------------------------------*/
+/* LM1 SMT Config (M7)                                                      */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for SMT channel 0 */
+#define SM_SMT_CHN0_CONFIG \
+    { \
+        .rpcType = SM_RPC_SCMI, \
+        .rpcChannel = 0U, \
+        .mbType = SM_MB_MU, \
+        .mbInst = 0U, \
+        .mbDoorbell = 0U, \
+        .crc = SM_SMT_CRC_CRC32, \
+    }
+
+/*! Config for SMT channel 1 */
+#define SM_SMT_CHN1_CONFIG \
+    { \
+        .rpcType = SM_RPC_SCMI, \
+        .rpcChannel = 1U, \
+        .mbType = SM_MB_MU, \
+        .mbInst = 0U, \
+        .mbDoorbell = 1U, \
+        .crc = SM_SMT_CRC_CRC32, \
+    }
+
+/*! Config for SMT channel 2 */
+#define SM_SMT_CHN2_CONFIG \
+    { \
+        .rpcType = SM_RPC_SCMI, \
+        .rpcChannel = 2U, \
+        .mbType = SM_MB_MU, \
+        .mbInst = 0U, \
+        .mbDoorbell = 2U, \
+        .crc = SM_SMT_CRC_CRC32, \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* LM2 SMT Config (AP)                                                      */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for SMT channel 3 */
+#define SM_SMT_CHN3_CONFIG \
+    { \
+        .rpcType = SM_RPC_SCMI, \
+        .rpcChannel = 3U, \
+        .mbType = SM_MB_MU, \
+        .mbInst = 1U, \
+        .mbDoorbell = 0U, \
+    }
+
+/*! Config for SMT channel 4 */
+#define SM_SMT_CHN4_CONFIG \
+    { \
+        .rpcType = SM_RPC_SCMI, \
+        .rpcChannel = 4U, \
+        .mbType = SM_MB_MU, \
+        .mbInst = 1U, \
+        .mbDoorbell = 1U, \
+    }
+
+/*! Config for SMT channel 5 */
+#define SM_SMT_CHN5_CONFIG \
+    { \
+        .rpcType = SM_RPC_SCMI, \
+        .rpcChannel = 5U, \
+        .mbType = SM_MB_MU, \
+        .mbInst = 2U, \
+        .mbDoorbell = 0U, \
+    }
+
+/*! Config for SMT channel 6 */
+#define SM_SMT_CHN6_CONFIG \
+    { \
+        .rpcType = SM_RPC_SCMI, \
+        .rpcChannel = 6U, \
+        .mbType = SM_MB_MU, \
+        .mbInst = 2U, \
+        .mbDoorbell = 1U, \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* SMT Config                                                               */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for number of SMT channels */
+#define SM_NUM_SMT_CHN  7U
+
+/*! Config data array for SMT channels */
+#define SM_SMT_CHN_CONFIG_DATA \
+    SM_SMT_CHN0_CONFIG, \
+    SM_SMT_CHN1_CONFIG, \
+    SM_SMT_CHN2_CONFIG, \
+    SM_SMT_CHN3_CONFIG, \
+    SM_SMT_CHN4_CONFIG, \
+    SM_SMT_CHN5_CONFIG, \
+    SM_SMT_CHN6_CONFIG
+
+/* Mailbox and CRC types to support */
+/*! Config for MB_MU USE */
+#define USES_MB_MU
+/*! Config for CRC32 CRC USE */
+#define USES_CRC_CRC32
+
+#endif /* CONFIG_SMT_H */
+
+/** @} */
+
diff --git a/configs/mx95lec/config_test.h b/configs/mx95lec/config_test.h
new file mode 100644
index 0000000..94a5703
--- /dev/null
+++ b/configs/mx95lec/config_test.h
@@ -0,0 +1,182 @@
+/*
+** ###################################################################
+**
+** Copyright 2023-2024 NXP
+**
+** Redistribution and use in source and binary forms, with or without modification,
+** are permitted provided that the following conditions are met:
+**
+** o Redistributions of source code must retain the above copyright notice, this list
+**   of conditions and the following disclaimer.
+**
+** o Redistributions in binary form must reproduce the above copyright notice, this
+**   list of conditions and the following disclaimer in the documentation and/or
+**   other materials provided with the distribution.
+**
+** o Neither the name of the copyright holder nor the names of its
+**   contributors may be used to endorse or promote products derived from this
+**   software without specific prior written permission.
+**
+** THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+** ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
+** ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+** LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+** ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+** (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+** SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+**
+**
+** ###################################################################
+*/
+
+/*==========================================================================*/
+/*!
+ * @addtogroup CONFIG_MX95EVK
+ * @{
+ *
+ * @file
+ * @brief
+ *
+ * Header file containing coniguration info for the unit tests.
+ */
+/*==========================================================================*/
+
+#ifndef CONFIG_TEST_H
+#define CONFIG_TEST_H
+
+/* Defines */
+
+/*--------------------------------------------------------------------------*/
+/* LM0 Test Config (SM)                                                     */
+/*--------------------------------------------------------------------------*/
+
+/*--------------------------------------------------------------------------*/
+/* LM1 Test Config (M7)                                                     */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for test channel 0 */
+#define SM_TEST_CHN0_CONFIG \
+    { \
+        .mbInst = 8U, \
+        .mbDoorbell = 0U, \
+        .agentId = 0U, \
+    }
+
+/*! Config for test channel 1 */
+#define SM_TEST_CHN1_CONFIG \
+    { \
+        .mbInst = 8U, \
+        .mbDoorbell = 1U, \
+        .agentId = 0U, \
+    }
+
+/*! Config for test channel 2 */
+#define SM_TEST_CHN2_CONFIG \
+    { \
+        .mbInst = 8U, \
+        .mbDoorbell = 2U, \
+        .agentId = 0U, \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* LM2 Test Config (AP)                                                     */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for test channel 3 */
+#define SM_TEST_CHN3_CONFIG \
+    { \
+        .mbInst = 0U, \
+        .mbDoorbell = 0U, \
+        .agentId = 1U, \
+    }
+
+/*! Config for test channel 4 */
+#define SM_TEST_CHN4_CONFIG \
+    { \
+        .mbInst = 0U, \
+        .mbDoorbell = 1U, \
+        .agentId = 1U, \
+    }
+
+/*! Config for test channel 5 */
+#define SM_TEST_CHN5_CONFIG \
+    { \
+        .mbInst = 2U, \
+        .mbDoorbell = 0U, \
+        .agentId = 2U, \
+    }
+
+/*! Config for test channel 6 */
+#define SM_TEST_CHN6_CONFIG \
+    { \
+        .mbInst = 2U, \
+        .mbDoorbell = 1U, \
+        .agentId = 2U, \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* Test Channel Config                                                      */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for number of test channels */
+#define SM_NUM_TEST_CHN  7U
+
+/*! Config data array for test channels */
+#define SM_TEST_CHN_CONFIG_DATA \
+    SM_TEST_CHN0_CONFIG, \
+    SM_TEST_CHN1_CONFIG, \
+    SM_TEST_CHN2_CONFIG, \
+    SM_TEST_CHN3_CONFIG, \
+    SM_TEST_CHN4_CONFIG, \
+    SM_TEST_CHN5_CONFIG, \
+    SM_TEST_CHN6_CONFIG
+
+/*--------------------------------------------------------------------------*/
+/* Test Config                                                              */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for number of tests */
+#define SM_SCMI_NUM_TEST  29U
+
+/*! Config data array for tests */
+#define SM_SCMI_TEST_CONFIG_DATA \
+    {.testId = TEST_BUTTON, .channel = 5U, .rsrc = DEV_SM_BUTTON_0}, \
+    {.testId = TEST_CLK, .channel = 5U, .rsrc = DEV_SM_CLK_DISPOCRAM}, \
+    {.testId = TEST_CLK, .channel = 5U, .rsrc = DEV_SM_CLK_ENETREF}, \
+    {.testId = TEST_CLK, .channel = 5U, .rsrc = DEV_SM_CLK_ENETTIMER1}, \
+    {.testId = TEST_CLK, .channel = 5U, .rsrc = DEV_SM_CLK_LPUART8}, \
+    {.testId = TEST_DAISY, .channel = 5U, .rsrc = DEV_SM_DAISY_NETC_EMDC}, \
+    {.testId = TEST_DAISY, .channel = 5U, .rsrc = DEV_SM_DAISY_NETC_EMDIO}, \
+    {.testId = TEST_DAISY, .channel = 5U, .rsrc = DEV_SM_DAISY_NETC_ETH0_RMII_RX_ER}, \
+    {.testId = TEST_DAISY, .channel = 5U, .rsrc = DEV_SM_DAISY_NETC_ETH1_RMII_RX_ER}, \
+    {.testId = TEST_DAISY, .channel = 5U, .rsrc = DEV_SM_DAISY_NETC_TMR_1588_TRIG1}, \
+    {.testId = TEST_DAISY, .channel = 5U, .rsrc = DEV_SM_DAISY_NETC_TMR_1588_TRIG2}, \
+    {.testId = TEST_GPR, .channel = 5U, .rsrc = DEV_SM_GPR_4}, \
+    {.testId = TEST_PD, .channel = 0U, .rsrc = DEV_SM_PD_A55P}, \
+    {.testId = TEST_PD, .channel = 0U, .rsrc = DEV_SM_PD_M7}, \
+    {.testId = TEST_PD, .channel = 5U, .rsrc = DEV_SM_PD_CAMERA}, \
+    {.testId = TEST_PD, .channel = 5U, .rsrc = DEV_SM_PD_CAMERA}, \
+    {.testId = TEST_PD, .channel = 5U, .rsrc = DEV_SM_PD_DISPLAY}, \
+    {.testId = TEST_PD, .channel = 5U, .rsrc = DEV_SM_PD_GPU}, \
+    {.testId = TEST_PD, .channel = 5U, .rsrc = DEV_SM_PD_HSIO_TOP}, \
+    {.testId = TEST_PD, .channel = 5U, .rsrc = DEV_SM_PD_NPU}, \
+    {.testId = TEST_PD, .channel = 5U, .rsrc = DEV_SM_PD_VPU}, \
+    {.testId = TEST_PERF, .channel = 5U, .rsrc = DEV_SM_PERF_CAM}, \
+    {.testId = TEST_PERF, .channel = 5U, .rsrc = DEV_SM_PERF_DISP}, \
+    {.testId = TEST_PERF, .channel = 5U, .rsrc = DEV_SM_PERF_GPU}, \
+    {.testId = TEST_PERF, .channel = 5U, .rsrc = DEV_SM_PERF_NPU}, \
+    {.testId = TEST_PERF, .channel = 5U, .rsrc = DEV_SM_PERF_VPU}, \
+    {.testId = TEST_PERLPI, .channel = 5U, .rsrc = DEV_SM_PERLPI_LPUART8}, \
+    {.testId = TEST_PIN, .channel = 5U, .rsrc = DEV_SM_PIN_UART1_RXD}, \
+    {.testId = TEST_RTC, .channel = 5U, .rsrc = DEV_SM_RTC_BBNSM}
+
+/*! Default channel for non-agent specific tests */
+#define SM_TEST_DEFAULT_CHN  0U
+
+#endif /* CONFIG_TEST_H */
+
+/** @} */
+
diff --git a/configs/mx95lec/config_trdc.h b/configs/mx95lec/config_trdc.h
new file mode 100644
index 0000000..e397a97
--- /dev/null
+++ b/configs/mx95lec/config_trdc.h
@@ -0,0 +1,1375 @@
+/*
+** ###################################################################
+**
+** Copyright 2023-2024 NXP
+**
+** Redistribution and use in source and binary forms, with or without modification,
+** are permitted provided that the following conditions are met:
+**
+** o Redistributions of source code must retain the above copyright notice, this list
+**   of conditions and the following disclaimer.
+**
+** o Redistributions in binary form must reproduce the above copyright notice, this
+**   list of conditions and the following disclaimer in the documentation and/or
+**   other materials provided with the distribution.
+**
+** o Neither the name of the copyright holder nor the names of its
+**   contributors may be used to endorse or promote products derived from this
+**   software without specific prior written permission.
+**
+** THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+** ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
+** ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+** LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+** ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+** (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+** SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+**
+**
+** ###################################################################
+*/
+
+/*==========================================================================*/
+/*!
+ * @addtogroup CONFIG_MX95EVK
+ * @{
+ *
+ * @file
+ * @brief
+ *
+ * Header file containing coniguration info for the TRDC SM abstraction.
+ */
+/*==========================================================================*/
+
+#ifndef CONFIG_TRDC_H
+#define CONFIG_TRDC_H
+
+/* Includes */
+
+#include "config.h"
+
+/* Defines */
+
+/*--------------------------------------------------------------------------*/
+/* TRDC A Config                                                            */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for TRDC A */
+#define SM_TRDC_A_CONFIG \
+    { \
+        SM_CFG_W1(0x00000800U), 0xB00000A0U, \
+        SM_CFG_W1(0x00000820U), 0xB0000012U, \
+        SM_CFG_W1(0x00000840U), 0xB0000013U, \
+        SM_CFG_W1(0x00000860U), 0xB0000013U, \
+        SM_CFG_W1(0x00000880U), 0xB0000053U, \
+        SM_CFG_W1(0x000008a0U), 0xB0000053U, \
+        SM_CFG_W1(0x000008c0U), 0xB0000014U, \
+        SM_CFG_W1(0x00000a00U), 0x90000002U, \
+        SM_CFG_W1(0x00000a04U), 0x90000002U, \
+        SM_CFG_W1(0x00000a08U), 0x90000002U, \
+        SM_CFG_W1(0x00000a20U), 0xB0000053U, \
+        SM_CFG_W1(0x00000a40U), 0xB0000053U, \
+        SM_CFG_W1(0x00000a60U), 0xB0000053U, \
+        SM_CFG_W1(0x00000a80U), 0xB0000053U, \
+        SM_CFG_W1(0x00000aa0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000ac0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000ae0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000b00U), 0xB0000053U, \
+        SM_CFG_W1(0x00000b20U), 0xB0000053U, \
+        SM_CFG_W1(0x00000b40U), 0xB0000053U, \
+        SM_CFG_W1(0x00000b60U), 0xB0000053U, \
+        SM_CFG_W1(0x00000b80U), 0xB0000053U, \
+        SM_CFG_W1(0x00000ba0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000bc0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000be0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000c00U), 0xB0000053U, \
+        SM_CFG_W1(0x00000c20U), 0xB0000053U, \
+        SM_CFG_W1(0x00000c40U), 0xB0000053U, \
+        SM_CFG_W1(0x00000c60U), 0xB0000053U, \
+        SM_CFG_W1(0x00000c80U), 0xB0000053U, \
+        SM_CFG_W1(0x00000ca0U), 0xB00000A1U, \
+        SM_CFG_W1(0x00000cc0U), 0xB00000A1U, \
+        SM_CFG_W1(0x00010024U), 0x6666U, \
+        SM_CFG_W1(0x00010028U), 0x7777U, \
+        SM_CFG_W1(0x0001002cU), 0x6600U, \
+        SM_CFG_W1(0x00010030U), 0x4444U, \
+        SM_CFG_Z1(0x00010050U), \
+        SM_CFG_Z1(0x00010054U), \
+        SM_CFG_W1(0x00010064U), 0x00000003U, \
+        SM_CFG_W1(0x00010068U), 0x00000003U, \
+        SM_CFG_W1(0x00010180U), 0x000000C0U, \
+        SM_CFG_Z1(0x00010250U), \
+        SM_CFG_Z1(0x00010254U), \
+        SM_CFG_W1(0x00010264U), 0x00000900U, \
+        SM_CFG_W1(0x00010380U), 0x000000C0U, \
+        SM_CFG_W1(0x00010450U), 0x30003330U, \
+        SM_CFG_W1(0x00010454U), 0x03333033U, \
+        SM_CFG_W1(0x00010458U), 0x00030000U, \
+        SM_CFG_W1(0x0001045cU), 0x33330030U, \
+        SM_CFG_W1(0x00010460U), 0x33333333U, \
+        SM_CFG_W1(0x00010464U), 0x30000003U, \
+        SM_CFG_W1(0x00010468U), 0x33330030U, \
+        SM_CFG_W1(0x0001046cU), 0x33333333U, \
+        SM_CFG_W1(0x00010470U), 0x33333333U, \
+        SM_CFG_W1(0x00010474U), 0x00003030U, \
+        SM_CFG_W1(0x00010580U), 0x000003C0U, \
+        SM_CFG_W1(0x000105a8U), 0x00000003U, \
+        SM_CFG_W1(0x00010640U), 0x99999999U, \
+        SM_CFG_W1(0x00010644U), 0x99999999U, \
+        SM_CFG_W1(0x00010648U), 0x99999999U, \
+        SM_CFG_W1(0x0001064cU), 0x99999999U, \
+        SM_CFG_W1(0x00010650U), 0x09000309U, \
+        SM_CFG_W1(0x00010654U), 0x0000C900U, \
+        SM_CFG_W1(0x00010658U), 0x99909900U, \
+        SM_CFG_W1(0x0001065cU), 0x00009909U, \
+        SM_CFG_W1(0x00010668U), 0x00009900U, \
+        SM_CFG_W1(0x0001066cU), 0x90909000U, \
+        SM_CFG_W1(0x00010670U), 0x00009000U, \
+        SM_CFG_W1(0x00010780U), 0x099330C0U, \
+        SM_CFG_Z1(0x00010850U), \
+        SM_CFG_W1(0x00010854U), 0x9000C000U, \
+        SM_CFG_W1(0x00010858U), 0x00000099U, \
+        SM_CFG_W1(0x00010870U), 0x00000090U, \
+        SM_CFG_W1(0x00010874U), 0x00000909U, \
+        SM_CFG_W1(0x00010980U), 0x900000C0U, \
+        SM_CFG_Z1(0x00010a50U), \
+        SM_CFG_Z1(0x00010a54U), \
+        SM_CFG_W1(0x00010b80U), 0x000000C0U, \
+        SM_CFG_Z1(0x00010c50U), \
+        SM_CFG_Z1(0x00010c54U), \
+        SM_CFG_W1(0x00010d80U), 0x000000C0U, \
+        SM_CFG_Z1(0x00010e50U), \
+        SM_CFG_Z1(0x00010e54U), \
+        SM_CFG_W1(0x00010f80U), 0x000000C0U, \
+        SM_CFG_Z1(0x00011050U), \
+        SM_CFG_Z1(0x00011054U), \
+        SM_CFG_W1(0x00011064U), 0x09999000U, \
+        SM_CFG_W1(0x00011180U), 0x000000C0U, \
+        SM_CFG_W1(0x00011240U), 0x33333333U, \
+        SM_CFG_W1(0x00011244U), 0x33333333U, \
+        SM_CFG_W1(0x00011248U), 0x33333333U, \
+        SM_CFG_W1(0x0001124cU), 0x33333333U, \
+        SM_CFG_W1(0x00011250U), 0x33003333U, \
+        SM_CFG_W1(0x00011254U), 0x33333333U, \
+        SM_CFG_W1(0x00011258U), 0x33333333U, \
+        SM_CFG_W1(0x0001125cU), 0x33333333U, \
+        SM_CFG_W1(0x00011260U), 0x33333333U, \
+        SM_CFG_W1(0x00011264U), 0x33333303U, \
+        SM_CFG_W1(0x00011268U), 0x33333333U, \
+        SM_CFG_W1(0x0001126cU), 0x33333333U, \
+        SM_CFG_W1(0x00011270U), 0x33333333U, \
+        SM_CFG_W1(0x00011274U), 0x00003333U, \
+        SM_CFG_W1(0x00011380U), 0x333333F0U, \
+        SM_CFG_W1(0x000113a8U), 0x00000003U, \
+        SM_CFG_Z1(0x00011450U), \
+        SM_CFG_Z1(0x00011454U), \
+        SM_CFG_W1(0x00011580U), 0x000000C0U, \
+        SM_CFG_Z1(0x00011650U), \
+        SM_CFG_Z1(0x00011654U), \
+        SM_CFG_W1(0x00011780U), 0x000000C0U, \
+        SM_CFG_Z1(0x00011850U), \
+        SM_CFG_Z1(0x00011854U), \
+        SM_CFG_W1(0x00011980U), 0x000000C0U, \
+        SM_CFG_Z1(0x00011a50U), \
+        SM_CFG_Z1(0x00011a54U), \
+        SM_CFG_W1(0x00011b80U), 0x000000C0U, \
+        SM_CFG_Z1(0x00011c50U), \
+        SM_CFG_Z1(0x00011c54U), \
+        SM_CFG_W1(0x00011d80U), 0x000000C0U, \
+        SM_CFG_Z1(0x00011e50U), \
+        SM_CFG_Z1(0x00011e54U), \
+        SM_CFG_W1(0x00011f80U), 0x000000C0U, \
+        SM_CFG_W1(0x00012024U), 0x6666U, \
+        SM_CFG_W1(0x00012028U), 0x7777U, \
+        SM_CFG_W1(0x0001202cU), 0x7700U, \
+        SM_CFG_W1(0x00012030U), 0x6600U, \
+        SM_CFG_W1(0x00012180U), 0x99999999U, \
+        SM_CFG_W1(0x00012184U), 0x99999999U, \
+        SM_CFG_W1(0x00012188U), 0x99999999U, \
+        SM_CFG_W1(0x0001218cU), 0x99999999U, \
+        SM_CFG_W1(0x00012440U), 0x33333333U, \
+        SM_CFG_W1(0x00012444U), 0x33333333U, \
+        SM_CFG_W1(0x00012448U), 0x33333333U, \
+        SM_CFG_W1(0x0001244cU), 0x33333333U, \
+        SM_CFG_W1(0x00012580U), 0x33333333U, \
+        SM_CFG_W1(0x00012584U), 0x33333333U, \
+        SM_CFG_W1(0x00012588U), 0x33333333U, \
+        SM_CFG_W1(0x0001258cU), 0x33333333U, \
+        SM_CFG_Z1(0x00012640U), \
+        SM_CFG_Z1(0x00012644U), \
+        SM_CFG_Z1(0x00012648U), \
+        SM_CFG_Z1(0x0001264cU), \
+        SM_CFG_Z1(0x00012780U), \
+        SM_CFG_Z1(0x00012784U), \
+        SM_CFG_Z1(0x00012788U), \
+        SM_CFG_Z1(0x0001278cU), \
+        SM_CFG_Z1(0x00012840U), \
+        SM_CFG_Z1(0x00012844U), \
+        SM_CFG_Z1(0x00012848U), \
+        SM_CFG_Z1(0x0001284cU), \
+        SM_CFG_Z1(0x00012980U), \
+        SM_CFG_Z1(0x00012984U), \
+        SM_CFG_Z1(0x00012988U), \
+        SM_CFG_Z1(0x0001298cU), \
+        SM_CFG_Z1(0x00012a40U), \
+        SM_CFG_Z1(0x00012a44U), \
+        SM_CFG_Z1(0x00012a48U), \
+        SM_CFG_Z1(0x00012a4cU), \
+        SM_CFG_Z1(0x00012b80U), \
+        SM_CFG_Z1(0x00012b84U), \
+        SM_CFG_Z1(0x00012b88U), \
+        SM_CFG_Z1(0x00012b8cU), \
+        SM_CFG_Z1(0x00012c40U), \
+        SM_CFG_Z1(0x00012c44U), \
+        SM_CFG_Z1(0x00012c48U), \
+        SM_CFG_Z1(0x00012c4cU), \
+        SM_CFG_Z1(0x00012d80U), \
+        SM_CFG_Z1(0x00012d84U), \
+        SM_CFG_Z1(0x00012d88U), \
+        SM_CFG_Z1(0x00012d8cU), \
+        SM_CFG_Z1(0x00012e40U), \
+        SM_CFG_Z1(0x00012e44U), \
+        SM_CFG_Z1(0x00012e48U), \
+        SM_CFG_Z1(0x00012e4cU), \
+        SM_CFG_Z1(0x00012f80U), \
+        SM_CFG_Z1(0x00012f84U), \
+        SM_CFG_Z1(0x00012f88U), \
+        SM_CFG_Z1(0x00012f8cU), \
+        SM_CFG_W1(0x00013240U), 0x44444444U, \
+        SM_CFG_W1(0x00013244U), 0x44444444U, \
+        SM_CFG_W1(0x00013248U), 0x44444444U, \
+        SM_CFG_W1(0x0001324cU), 0x44444444U, \
+        SM_CFG_W1(0x00013380U), 0x44444444U, \
+        SM_CFG_W1(0x00013384U), 0x44444444U, \
+        SM_CFG_W1(0x00013388U), 0x44444444U, \
+        SM_CFG_W1(0x0001338cU), 0x44444444U, \
+        SM_CFG_Z1(0x00013440U), \
+        SM_CFG_Z1(0x00013444U), \
+        SM_CFG_Z1(0x00013448U), \
+        SM_CFG_Z1(0x0001344cU), \
+        SM_CFG_Z1(0x00013580U), \
+        SM_CFG_Z1(0x00013584U), \
+        SM_CFG_Z1(0x00013588U), \
+        SM_CFG_Z1(0x0001358cU), \
+        SM_CFG_Z1(0x00013640U), \
+        SM_CFG_Z1(0x00013644U), \
+        SM_CFG_Z1(0x00013648U), \
+        SM_CFG_Z1(0x0001364cU), \
+        SM_CFG_Z1(0x00013780U), \
+        SM_CFG_Z1(0x00013784U), \
+        SM_CFG_Z1(0x00013788U), \
+        SM_CFG_Z1(0x0001378cU), \
+        SM_CFG_Z1(0x00013840U), \
+        SM_CFG_Z1(0x00013844U), \
+        SM_CFG_Z1(0x00013848U), \
+        SM_CFG_Z1(0x0001384cU), \
+        SM_CFG_Z1(0x00013980U), \
+        SM_CFG_Z1(0x00013984U), \
+        SM_CFG_Z1(0x00013988U), \
+        SM_CFG_Z1(0x0001398cU), \
+        SM_CFG_W1(0x00014024U), 0x6600U, \
+        SM_CFG_Z1(0x00014240U), \
+        SM_CFG_W1(0x00014244U), 0x0003C001U, \
+        SM_CFG_Z1(0x0001424cU), \
+        SM_CFG_Z1(0x00014254U), \
+        SM_CFG_Z1(0x0001425cU), \
+        SM_CFG_W1(0x00014940U), 0x00000001U, \
+        SM_CFG_W1(0x00014944U), 0x0003C001U, \
+        SM_CFG_Z1(0x0001494cU), \
+        SM_CFG_Z1(0x00014954U), \
+        SM_CFG_Z1(0x0001495cU), \
+        SM_CFG_Z1(0x00010020U), \
+        SM_CFG_Z1(0x00012020U), \
+        SM_CFG_W1(0x00014020U), 0x7700U, \
+        SM_CFG_C1(0x00000000U), 0x0000C001U, \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* TRDC C Config                                                            */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for TRDC C */
+#define SM_TRDC_C_CONFIG \
+    { \
+        SM_CFG_W1(0x00000800U), 0xB0000053U, \
+        SM_CFG_W1(0x00000820U), 0xB0000053U, \
+        SM_CFG_W1(0x00000840U), 0xB0000053U, \
+        SM_CFG_W1(0x00000860U), 0xB0000053U, \
+        SM_CFG_W1(0x00000880U), 0xB0000053U, \
+        SM_CFG_W1(0x000008a0U), 0xB0000053U, \
+        SM_CFG_W1(0x000008c0U), 0xB0000053U, \
+        SM_CFG_W1(0x000008e0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000900U), 0xB0000053U, \
+        SM_CFG_W1(0x00000920U), 0xB0000053U, \
+        SM_CFG_W1(0x00000940U), 0xB0000053U, \
+        SM_CFG_W1(0x00000960U), 0xB0000053U, \
+        SM_CFG_W1(0x00000980U), 0xB0000053U, \
+        SM_CFG_W1(0x000009a0U), 0xB0000053U, \
+        SM_CFG_W1(0x000009c0U), 0xB0000053U, \
+        SM_CFG_W1(0x000009e0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000a00U), 0xB0000053U, \
+        SM_CFG_W1(0x00000a20U), 0xB0000053U, \
+        SM_CFG_W1(0x00000a40U), 0xB0000053U, \
+        SM_CFG_W1(0x00000a60U), 0xB0000053U, \
+        SM_CFG_W1(0x00000a80U), 0xB0000053U, \
+        SM_CFG_W1(0x00000aa0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000ac0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000ae0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000b00U), 0xB0000053U, \
+        SM_CFG_W1(0x00000b20U), 0xB0000053U, \
+        SM_CFG_W1(0x00010024U), 0x6666U, \
+        SM_CFG_W1(0x00010028U), 0x7777U, \
+        SM_CFG_W1(0x0001002cU), 0x6600U, \
+        SM_CFG_W1(0x00010040U), 0x00003000U, \
+        SM_CFG_W1(0x00010240U), 0x00000900U, \
+        SM_CFG_W1(0x00010440U), 0x00330000U, \
+        SM_CFG_W1(0x00010640U), 0x99000090U, \
+        SM_CFG_W1(0x00010644U), 0x99999999U, \
+        SM_CFG_W1(0x00010648U), 0x99999999U, \
+        SM_CFG_W1(0x0001064cU), 0x09999999U, \
+        SM_CFG_W1(0x00010650U), 0x99999999U, \
+        SM_CFG_W1(0x00010654U), 0x99999999U, \
+        SM_CFG_W1(0x00010658U), 0x00000999U, \
+        SM_CFG_Z1(0x00010840U), \
+        SM_CFG_Z1(0x00010a40U), \
+        SM_CFG_Z1(0x00010c40U), \
+        SM_CFG_Z1(0x00010e40U), \
+        SM_CFG_W1(0x00011040U), 0x00000009U, \
+        SM_CFG_W1(0x00011240U), 0x33333333U, \
+        SM_CFG_W1(0x00011244U), 0x33333333U, \
+        SM_CFG_W1(0x00011248U), 0x33333333U, \
+        SM_CFG_W1(0x0001124cU), 0x03333333U, \
+        SM_CFG_W1(0x00011250U), 0x33333333U, \
+        SM_CFG_W1(0x00011254U), 0x33333333U, \
+        SM_CFG_W1(0x00011258U), 0x00000333U, \
+        SM_CFG_Z1(0x00011440U), \
+        SM_CFG_Z1(0x00011640U), \
+        SM_CFG_Z1(0x00011840U), \
+        SM_CFG_Z1(0x00011a40U), \
+        SM_CFG_Z1(0x00011c40U), \
+        SM_CFG_Z1(0x00011e40U), \
+        SM_CFG_W1(0x00012024U), 0x6666U, \
+        SM_CFG_W1(0x00012028U), 0x7777U, \
+        SM_CFG_W1(0x0001202cU), 0x6600U, \
+        SM_CFG_W1(0x00012440U), 0x00000003U, \
+        SM_CFG_W1(0x00013240U), 0x00000003U, \
+        SM_CFG_W1(0x00014024U), 0x6666U, \
+        SM_CFG_W1(0x00014028U), 0x7777U, \
+        SM_CFG_W1(0x0001402cU), 0x6600U, \
+        SM_CFG_W1(0x00014640U), 0x00000009U, \
+        SM_CFG_W1(0x00015240U), 0x00000003U, \
+        SM_CFG_W1(0x00016024U), 0x6600U, \
+        SM_CFG_W1(0x00016340U), 0x01000000U, \
+        SM_CFG_W1(0x00016344U), 0x01014011U, \
+        SM_CFG_Z1(0x0001634cU), \
+        SM_CFG_W1(0x00016940U), 0x01000001U, \
+        SM_CFG_W1(0x00016944U), 0x01014001U, \
+        SM_CFG_Z1(0x0001694cU), \
+        SM_CFG_Z1(0x00010020U), \
+        SM_CFG_Z1(0x00012020U), \
+        SM_CFG_Z1(0x00014020U), \
+        SM_CFG_W1(0x00016020U), 0x7777U, \
+        SM_CFG_C1(0x00000000U), 0x0000C001U, \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* TRDC D Config                                                            */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for TRDC D */
+#define SM_TRDC_D_CONFIG \
+    { \
+        SM_CFG_W1(0x00000800U), 0xB0000053U, \
+        SM_CFG_W1(0x00000820U), 0xB0000053U, \
+        SM_CFG_W1(0x00000840U), 0xB0000053U, \
+        SM_CFG_W1(0x00000860U), 0xB0000053U, \
+        SM_CFG_W1(0x00000880U), 0xB0000053U, \
+        SM_CFG_W1(0x000008a0U), 0xB0000053U, \
+        SM_CFG_W1(0x000008c0U), 0xB0000053U, \
+        SM_CFG_W1(0x000008e0U), 0xB0000053U, \
+        SM_CFG_W1(0x00010024U), 0x6666U, \
+        SM_CFG_W1(0x00010028U), 0x7777U, \
+        SM_CFG_W1(0x0001002cU), 0x6600U, \
+        SM_CFG_W1(0x00010040U), 0x00003000U, \
+        SM_CFG_W1(0x00010180U), 0x00003000U, \
+        SM_CFG_W1(0x00010240U), 0x00000900U, \
+        SM_CFG_W1(0x00010380U), 0x00000900U, \
+        SM_CFG_W1(0x00010440U), 0x00330000U, \
+        SM_CFG_W1(0x0001045cU), 0x30000000U, \
+        SM_CFG_W1(0x00010580U), 0x00330000U, \
+        SM_CFG_W1(0x0001059cU), 0x30000000U, \
+        SM_CFG_W1(0x00010640U), 0x90000090U, \
+        SM_CFG_W1(0x00010644U), 0x99999999U, \
+        SM_CFG_W1(0x00010648U), 0x00000009U, \
+        SM_CFG_W1(0x00010658U), 0x00000009U, \
+        SM_CFG_W1(0x00010780U), 0x90000090U, \
+        SM_CFG_W1(0x00010784U), 0x99999999U, \
+        SM_CFG_W1(0x00010788U), 0x00000009U, \
+        SM_CFG_W1(0x00010798U), 0x00000009U, \
+        SM_CFG_W1(0x000107a8U), 0x99999999U, \
+        SM_CFG_W1(0x000107acU), 0x99999999U, \
+        SM_CFG_W1(0x000107b0U), 0x99999999U, \
+        SM_CFG_W1(0x000107b4U), 0x99999999U, \
+        SM_CFG_W1(0x000107b8U), 0x99999999U, \
+        SM_CFG_W1(0x000107bcU), 0x99999999U, \
+        SM_CFG_W1(0x000107c0U), 0x99999999U, \
+        SM_CFG_W1(0x000107c4U), 0x99999999U, \
+        SM_CFG_W1(0x000107d0U), 0x99999999U, \
+        SM_CFG_W1(0x000107d4U), 0x99999999U, \
+        SM_CFG_W1(0x000107d8U), 0x99999999U, \
+        SM_CFG_W1(0x000107dcU), 0x99999999U, \
+        SM_CFG_W1(0x000107e0U), 0x99999999U, \
+        SM_CFG_W1(0x000107e4U), 0x99999999U, \
+        SM_CFG_W1(0x000107e8U), 0x99999999U, \
+        SM_CFG_W1(0x000107ecU), 0x99999999U, \
+        SM_CFG_Z1(0x00010840U), \
+        SM_CFG_Z1(0x00010980U), \
+        SM_CFG_Z1(0x00010a40U), \
+        SM_CFG_Z1(0x00010b80U), \
+        SM_CFG_Z1(0x00010c40U), \
+        SM_CFG_Z1(0x00010d80U), \
+        SM_CFG_Z1(0x00010e40U), \
+        SM_CFG_Z1(0x00010f80U), \
+        SM_CFG_W1(0x00011040U), 0x00000009U, \
+        SM_CFG_W1(0x00011180U), 0x00000009U, \
+        SM_CFG_W1(0x00011240U), 0x30333333U, \
+        SM_CFG_W1(0x00011244U), 0x33333333U, \
+        SM_CFG_W1(0x00011248U), 0x00000003U, \
+        SM_CFG_W1(0x00011258U), 0x00000003U, \
+        SM_CFG_W1(0x0001125cU), 0x30000000U, \
+        SM_CFG_W1(0x00011380U), 0x30333333U, \
+        SM_CFG_W1(0x00011384U), 0x33333333U, \
+        SM_CFG_W1(0x00011388U), 0x00000003U, \
+        SM_CFG_W1(0x00011398U), 0x00000003U, \
+        SM_CFG_W1(0x0001139cU), 0x30000000U, \
+        SM_CFG_W1(0x000113a8U), 0x33333333U, \
+        SM_CFG_W1(0x000113acU), 0x33333333U, \
+        SM_CFG_W1(0x000113b0U), 0x33333333U, \
+        SM_CFG_W1(0x000113b4U), 0x33333333U, \
+        SM_CFG_W1(0x000113b8U), 0x33333333U, \
+        SM_CFG_W1(0x000113bcU), 0x33333333U, \
+        SM_CFG_W1(0x000113c0U), 0x33333333U, \
+        SM_CFG_W1(0x000113c4U), 0x33333333U, \
+        SM_CFG_W1(0x000113d0U), 0x33333333U, \
+        SM_CFG_W1(0x000113d4U), 0x33333333U, \
+        SM_CFG_W1(0x000113d8U), 0x33333333U, \
+        SM_CFG_W1(0x000113dcU), 0x33333333U, \
+        SM_CFG_W1(0x000113e0U), 0x33333333U, \
+        SM_CFG_W1(0x000113e4U), 0x33333333U, \
+        SM_CFG_W1(0x000113e8U), 0x33333333U, \
+        SM_CFG_W1(0x000113ecU), 0x33333333U, \
+        SM_CFG_Z1(0x00011440U), \
+        SM_CFG_Z1(0x00011580U), \
+        SM_CFG_Z1(0x00011640U), \
+        SM_CFG_Z1(0x00011780U), \
+        SM_CFG_Z1(0x00011840U), \
+        SM_CFG_Z1(0x00011980U), \
+        SM_CFG_Z1(0x00011a40U), \
+        SM_CFG_Z1(0x00011b80U), \
+        SM_CFG_Z1(0x00011c40U), \
+        SM_CFG_Z1(0x00011d80U), \
+        SM_CFG_Z1(0x00011e40U), \
+        SM_CFG_Z1(0x00011f80U), \
+        SM_CFG_Z1(0x00010020U), \
+        SM_CFG_C1(0x00000000U), 0x0000C001U, \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* TRDC E Config                                                            */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for TRDC E */
+#define SM_TRDC_E_CONFIG \
+    { \
+        SM_CFG_W1(0x00000800U), 0xB8000053U, \
+        SM_CFG_W1(0x00000820U), 0xB8400053U, \
+        SM_CFG_W1(0x00000840U), 0xB8800053U, \
+        SM_CFG_W1(0x00000860U), 0xB8C00053U, \
+        SM_CFG_W1(0x00000880U), 0xB9000053U, \
+        SM_CFG_W1(0x000008a0U), 0xB9400053U, \
+        SM_CFG_W1(0x000008c0U), 0xB9800053U, \
+        SM_CFG_W1(0x000008e0U), 0xB9C00053U, \
+        SM_CFG_W1(0x00010024U), 0x6666U, \
+        SM_CFG_W1(0x00010028U), 0x7777U, \
+        SM_CFG_W1(0x0001002cU), 0x6600U, \
+        SM_CFG_W1(0x000101a8U), 0x00003000U, \
+        SM_CFG_W1(0x000103a8U), 0x00000900U, \
+        SM_CFG_W1(0x000105a8U), 0x00330000U, \
+        SM_CFG_W1(0x00010640U), 0x99999999U, \
+        SM_CFG_W1(0x00010644U), 0x99999999U, \
+        SM_CFG_W1(0x00010648U), 0x99999999U, \
+        SM_CFG_W1(0x0001064cU), 0x99999999U, \
+        SM_CFG_W1(0x00010780U), 0x99999999U, \
+        SM_CFG_W1(0x000107a8U), 0x00000090U, \
+        SM_CFG_W1(0x000107acU), 0x00009909U, \
+        SM_CFG_Z1(0x000109a8U), \
+        SM_CFG_Z1(0x00010ba8U), \
+        SM_CFG_Z1(0x00010da8U), \
+        SM_CFG_Z1(0x00010fa8U), \
+        SM_CFG_W1(0x000111a8U), 0x00000009U, \
+        SM_CFG_W1(0x00011240U), 0x33333333U, \
+        SM_CFG_W1(0x00011244U), 0x33333333U, \
+        SM_CFG_W1(0x00011248U), 0x33333333U, \
+        SM_CFG_W1(0x0001124cU), 0x33333333U, \
+        SM_CFG_W1(0x00011380U), 0x33333333U, \
+        SM_CFG_W1(0x000113a8U), 0x00333333U, \
+        SM_CFG_W1(0x000113acU), 0x00003303U, \
+        SM_CFG_Z1(0x000115a8U), \
+        SM_CFG_Z1(0x000117a8U), \
+        SM_CFG_Z1(0x000119a8U), \
+        SM_CFG_Z1(0x00011ba8U), \
+        SM_CFG_Z1(0x00011da8U), \
+        SM_CFG_Z1(0x00011fa8U), \
+        SM_CFG_Z1(0x00010020U), \
+        SM_CFG_C1(0x00000000U), 0x0000C001U, \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* TRDC G Config                                                            */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for TRDC G */
+#define SM_TRDC_G_CONFIG \
+    { \
+        SM_CFG_W1(0x00000800U), 0xB0000053U, \
+        SM_CFG_W1(0x00000820U), 0xB0000053U, \
+        SM_CFG_W1(0x00010024U), 0x6666U, \
+        SM_CFG_W1(0x00010028U), 0x7777U, \
+        SM_CFG_W1(0x0001002cU), 0x6600U, \
+        SM_CFG_W1(0x00010040U), 0x00003000U, \
+        SM_CFG_W1(0x00010240U), 0x00000900U, \
+        SM_CFG_W1(0x00010440U), 0x00330000U, \
+        SM_CFG_W1(0x00010640U), 0x00000090U, \
+        SM_CFG_Z1(0x00010840U), \
+        SM_CFG_Z1(0x00010a40U), \
+        SM_CFG_Z1(0x00010c40U), \
+        SM_CFG_Z1(0x00010e40U), \
+        SM_CFG_W1(0x00011040U), 0x00000009U, \
+        SM_CFG_W1(0x00011240U), 0x00333333U, \
+        SM_CFG_Z1(0x00011440U), \
+        SM_CFG_Z1(0x00011640U), \
+        SM_CFG_Z1(0x00011840U), \
+        SM_CFG_Z1(0x00011a40U), \
+        SM_CFG_Z1(0x00011c40U), \
+        SM_CFG_Z1(0x00011e40U), \
+        SM_CFG_W1(0x00012024U), 0x6600U, \
+        SM_CFG_W1(0x00012340U), 0x4D900000U, \
+        SM_CFG_W1(0x00012344U), 0x4DD7C011U, \
+        SM_CFG_Z1(0x0001234cU), \
+        SM_CFG_Z1(0x00012354U), \
+        SM_CFG_Z1(0x0001235cU), \
+        SM_CFG_W1(0x00012940U), 0x4D900001U, \
+        SM_CFG_W1(0x00012944U), 0x4DD7C001U, \
+        SM_CFG_Z1(0x0001294cU), \
+        SM_CFG_Z1(0x00012954U), \
+        SM_CFG_Z1(0x0001295cU), \
+        SM_CFG_Z1(0x00010020U), \
+        SM_CFG_W1(0x00012020U), 0x6666U, \
+        SM_CFG_C1(0x00000000U), 0x0000C001U, \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* TRDC H Config                                                            */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for TRDC H */
+#define SM_TRDC_H_CONFIG \
+    { \
+        SM_CFG_W1(0x00000800U), 0xA3800053U, \
+        SM_CFG_W1(0x00000820U), 0xA3C00053U, \
+        SM_CFG_W1(0x00000840U), 0xA4000053U, \
+        SM_CFG_W1(0x00000860U), 0xA4400053U, \
+        SM_CFG_W1(0x00000880U), 0xA4800053U, \
+        SM_CFG_W1(0x000008a0U), 0xA4C00053U, \
+        SM_CFG_W1(0x000008c0U), 0xA5000053U, \
+        SM_CFG_W1(0x000008e0U), 0xA5400053U, \
+        SM_CFG_W1(0x00000900U), 0xA5800053U, \
+        SM_CFG_W1(0x00000920U), 0xA5C00053U, \
+        SM_CFG_W1(0x00000940U), 0xA6000053U, \
+        SM_CFG_W1(0x00000960U), 0xA6400053U, \
+        SM_CFG_W1(0x00000980U), 0xA6800053U, \
+        SM_CFG_W1(0x000009a0U), 0xA6C00053U, \
+        SM_CFG_W1(0x000009c0U), 0xA7000053U, \
+        SM_CFG_W1(0x000009e0U), 0xA7400053U, \
+        SM_CFG_W1(0x00000a00U), 0xA7800053U, \
+        SM_CFG_W1(0x00000a20U), 0xA7C00053U, \
+        SM_CFG_W1(0x00010024U), 0x6666U, \
+        SM_CFG_W1(0x00010028U), 0x7777U, \
+        SM_CFG_W1(0x0001002cU), 0x6600U, \
+        SM_CFG_W1(0x000101a8U), 0x00003000U, \
+        SM_CFG_W1(0x000103a8U), 0x00000900U, \
+        SM_CFG_W1(0x000105a8U), 0x03330000U, \
+        SM_CFG_W1(0x00010640U), 0x99999999U, \
+        SM_CFG_W1(0x00010644U), 0x99999999U, \
+        SM_CFG_W1(0x00010780U), 0x99999999U, \
+        SM_CFG_W1(0x00010784U), 0x99999999U, \
+        SM_CFG_W1(0x000107a8U), 0x00000090U, \
+        SM_CFG_W1(0x000107d0U), 0x99999999U, \
+        SM_CFG_W1(0x000107d4U), 0x99999999U, \
+        SM_CFG_W1(0x000107d8U), 0x99999999U, \
+        SM_CFG_Z1(0x000109a8U), \
+        SM_CFG_Z1(0x00010ba8U), \
+        SM_CFG_Z1(0x00010da8U), \
+        SM_CFG_Z1(0x00010fa8U), \
+        SM_CFG_W1(0x000111a8U), 0x00000009U, \
+        SM_CFG_W1(0x00011240U), 0x33333333U, \
+        SM_CFG_W1(0x00011244U), 0x33333333U, \
+        SM_CFG_W1(0x00011380U), 0x33333333U, \
+        SM_CFG_W1(0x00011384U), 0x33333333U, \
+        SM_CFG_W1(0x000113a8U), 0x03333333U, \
+        SM_CFG_W1(0x000113d0U), 0x33333333U, \
+        SM_CFG_W1(0x000113d4U), 0x33333333U, \
+        SM_CFG_W1(0x000113d8U), 0x33333333U, \
+        SM_CFG_Z1(0x000115a8U), \
+        SM_CFG_Z1(0x000117a8U), \
+        SM_CFG_Z1(0x000119a8U), \
+        SM_CFG_Z1(0x00011ba8U), \
+        SM_CFG_Z1(0x00011da8U), \
+        SM_CFG_Z1(0x00011fa8U), \
+        SM_CFG_W1(0x00012024U), 0x6666U, \
+        SM_CFG_W1(0x00012028U), 0x7777U, \
+        SM_CFG_W1(0x0001202cU), 0x6600U, \
+        SM_CFG_W1(0x00012640U), 0x00099999U, \
+        SM_CFG_W1(0x00012780U), 0x00099999U, \
+        SM_CFG_W1(0x000127a8U), 0x00099999U, \
+        SM_CFG_W1(0x000127d0U), 0x00099999U, \
+        SM_CFG_W1(0x00013240U), 0x00033333U, \
+        SM_CFG_W1(0x00013380U), 0x00033333U, \
+        SM_CFG_W1(0x000133a8U), 0x00033333U, \
+        SM_CFG_W1(0x000133d0U), 0x00033333U, \
+        SM_CFG_W1(0x00014024U), 0x6666U, \
+        SM_CFG_W1(0x00014028U), 0x7777U, \
+        SM_CFG_W1(0x0001402cU), 0x6600U, \
+        SM_CFG_W1(0x00014640U), 0x99999999U, \
+        SM_CFG_W1(0x00014644U), 0x99999999U, \
+        SM_CFG_W1(0x00014648U), 0x99999999U, \
+        SM_CFG_W1(0x00015240U), 0x33333333U, \
+        SM_CFG_W1(0x00015244U), 0x33333333U, \
+        SM_CFG_W1(0x00015248U), 0x33333333U, \
+        SM_CFG_Z1(0x00010020U), \
+        SM_CFG_Z1(0x00012020U), \
+        SM_CFG_Z1(0x00014020U), \
+        SM_CFG_C1(0x00000000U), 0x0000C001U, \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* TRDC M Config                                                            */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for TRDC M */
+#define SM_TRDC_M_CONFIG \
+    { \
+        SM_CFG_W1(0x00000800U), 0xB0000053U, \
+        SM_CFG_W1(0x00000820U), 0xB0000053U, \
+        SM_CFG_W1(0x00000840U), 0xB00000A8U, \
+        SM_CFG_W1(0x00000860U), 0xB0000053U, \
+        SM_CFG_W1(0x00000880U), 0xB0000053U, \
+        SM_CFG_W1(0x000008a0U), 0xB00000A9U, \
+        SM_CFG_W1(0x000008c0U), 0xB00000A9U, \
+        SM_CFG_W1(0x000008e0U), 0xB00000ACU, \
+        SM_CFG_W1(0x00000900U), 0x90000004U, \
+        SM_CFG_W1(0x00000920U), 0xB0000053U, \
+        SM_CFG_W1(0x00000940U), 0xB0000053U, \
+        SM_CFG_W1(0x00000960U), 0xB0000053U, \
+        SM_CFG_W1(0x00000980U), 0xB0000053U, \
+        SM_CFG_W1(0x000009a0U), 0xB0000053U, \
+        SM_CFG_W1(0x000009c0U), 0xB0000053U, \
+        SM_CFG_W1(0x000009e0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000a00U), 0xB0000053U, \
+        SM_CFG_W1(0x00000a20U), 0xB0000053U, \
+        SM_CFG_W1(0x00000a40U), 0xB0000053U, \
+        SM_CFG_W1(0x00000a60U), 0xB0000053U, \
+        SM_CFG_W1(0x00000a80U), 0xB0000053U, \
+        SM_CFG_W1(0x00000aa0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000ac0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000ae0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000b00U), 0xB0000053U, \
+        SM_CFG_W1(0x00000b20U), 0xB0000053U, \
+        SM_CFG_W1(0x00000b40U), 0xB0000053U, \
+        SM_CFG_W1(0x00000b60U), 0xB0000053U, \
+        SM_CFG_W1(0x00000b80U), 0xB0000053U, \
+        SM_CFG_W1(0x00000ba0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000bc0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000be0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000c00U), 0xB0000053U, \
+        SM_CFG_W1(0x00000c20U), 0xB0000053U, \
+        SM_CFG_W1(0x00000c40U), 0xB0000053U, \
+        SM_CFG_W1(0x00000c60U), 0xB0000053U, \
+        SM_CFG_W1(0x00000c80U), 0xB0000053U, \
+        SM_CFG_W1(0x00000ca0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000cc0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000ce0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000d00U), 0xB0000053U, \
+        SM_CFG_W1(0x00000d20U), 0xB0000053U, \
+        SM_CFG_W1(0x00000d40U), 0xB0000053U, \
+        SM_CFG_W1(0x00000d60U), 0xB00000ACU, \
+        SM_CFG_W1(0x00000d80U), 0xB0000053U, \
+        SM_CFG_W1(0x00000da0U), 0xB0000014U, \
+        SM_CFG_W1(0x00000dc0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000de0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000e00U), 0xB0000053U, \
+        SM_CFG_W1(0x00000e20U), 0xB0000053U, \
+        SM_CFG_C1(0x00000000U), 0x0000C001U, \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* TRDC N Config                                                            */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for TRDC N */
+#define SM_TRDC_N_CONFIG \
+    { \
+        SM_CFG_W1(0x00000800U), 0x90008003U, \
+        SM_CFG_W1(0x00000804U), 0x90008003U, \
+        SM_CFG_W1(0x00000808U), 0x90008003U, \
+        SM_CFG_W1(0x0000080cU), 0x90008003U, \
+        SM_CFG_W1(0x00000820U), 0x90008003U, \
+        SM_CFG_W1(0x00000824U), 0x90008003U, \
+        SM_CFG_W1(0x00000828U), 0x90008003U, \
+        SM_CFG_W1(0x0000082cU), 0x90008003U, \
+        SM_CFG_W1(0x00000840U), 0x90008003U, \
+        SM_CFG_W1(0x00000844U), 0x90008003U, \
+        SM_CFG_W1(0x00000848U), 0x90008003U, \
+        SM_CFG_W1(0x0000084cU), 0x90008003U, \
+        SM_CFG_W1(0x00000860U), 0x90008003U, \
+        SM_CFG_W1(0x00000864U), 0x90008003U, \
+        SM_CFG_W1(0x00000868U), 0x90008003U, \
+        SM_CFG_W1(0x0000086cU), 0x90008003U, \
+        SM_CFG_W1(0x00000880U), 0xB0000053U, \
+        SM_CFG_W1(0x000008a0U), 0xB0000053U, \
+        SM_CFG_W1(0x000008c0U), 0xB0000053U, \
+        SM_CFG_W1(0x00010024U), 0x6666U, \
+        SM_CFG_W1(0x00010028U), 0x7777U, \
+        SM_CFG_W1(0x0001002cU), 0x6600U, \
+        SM_CFG_W1(0x00010040U), 0x00300000U, \
+        SM_CFG_W1(0x00010180U), 0x00300000U, \
+        SM_CFG_W1(0x000101a8U), 0x00003000U, \
+        SM_CFG_W1(0x000101d0U), 0x00003000U, \
+        SM_CFG_W1(0x00010240U), 0x00009000U, \
+        SM_CFG_W1(0x00010380U), 0x00009000U, \
+        SM_CFG_W1(0x000103a8U), 0x00000900U, \
+        SM_CFG_W1(0x000103d0U), 0x00000900U, \
+        SM_CFG_W1(0x00010440U), 0x33000333U, \
+        SM_CFG_W1(0x00010444U), 0x00033303U, \
+        SM_CFG_W1(0x00010450U), 0x30000000U, \
+        SM_CFG_W1(0x00010580U), 0x33000333U, \
+        SM_CFG_W1(0x00010584U), 0x00033303U, \
+        SM_CFG_W1(0x00010590U), 0x30000000U, \
+        SM_CFG_W1(0x000105a8U), 0x00030000U, \
+        SM_CFG_W1(0x000105d0U), 0x00030000U, \
+        SM_CFG_Z1(0x00010640U), \
+        SM_CFG_W1(0x00010644U), 0x99900000U, \
+        SM_CFG_W1(0x00010648U), 0x99999990U, \
+        SM_CFG_W1(0x0001064cU), 0x99999999U, \
+        SM_CFG_W1(0x00010650U), 0x09999999U, \
+        SM_CFG_Z1(0x00010780U), \
+        SM_CFG_W1(0x00010784U), 0x99900000U, \
+        SM_CFG_W1(0x00010788U), 0x99999990U, \
+        SM_CFG_W1(0x0001078cU), 0x99999999U, \
+        SM_CFG_W1(0x00010790U), 0x09999999U, \
+        SM_CFG_Z1(0x00010840U), \
+        SM_CFG_Z1(0x00010980U), \
+        SM_CFG_Z1(0x00010a40U), \
+        SM_CFG_Z1(0x00010b80U), \
+        SM_CFG_Z1(0x00010c40U), \
+        SM_CFG_Z1(0x00010d80U), \
+        SM_CFG_Z1(0x00010e40U), \
+        SM_CFG_Z1(0x00010f80U), \
+        SM_CFG_W1(0x00011040U), 0x00090000U, \
+        SM_CFG_W1(0x00011180U), 0x00090000U, \
+        SM_CFG_W1(0x00011240U), 0x33333333U, \
+        SM_CFG_W1(0x00011244U), 0x33333303U, \
+        SM_CFG_W1(0x00011248U), 0x33333330U, \
+        SM_CFG_W1(0x0001124cU), 0x33333333U, \
+        SM_CFG_W1(0x00011250U), 0x33333333U, \
+        SM_CFG_W1(0x00011380U), 0x33333333U, \
+        SM_CFG_W1(0x00011384U), 0x33333303U, \
+        SM_CFG_W1(0x00011388U), 0x33333330U, \
+        SM_CFG_W1(0x0001138cU), 0x33333333U, \
+        SM_CFG_W1(0x00011390U), 0x33333333U, \
+        SM_CFG_W1(0x000113a8U), 0x00033300U, \
+        SM_CFG_W1(0x000113d0U), 0x00033300U, \
+        SM_CFG_Z1(0x00011440U), \
+        SM_CFG_Z1(0x00011580U), \
+        SM_CFG_Z1(0x00011640U), \
+        SM_CFG_Z1(0x00011780U), \
+        SM_CFG_Z1(0x00011840U), \
+        SM_CFG_Z1(0x00011980U), \
+        SM_CFG_Z1(0x00011a40U), \
+        SM_CFG_Z1(0x00011b80U), \
+        SM_CFG_Z1(0x00011c40U), \
+        SM_CFG_Z1(0x00011d80U), \
+        SM_CFG_Z1(0x00011e40U), \
+        SM_CFG_Z1(0x00011f80U), \
+        SM_CFG_W1(0x00012024U), 0x6666U, \
+        SM_CFG_W1(0x00012028U), 0x7777U, \
+        SM_CFG_W1(0x0001202cU), 0x6600U, \
+        SM_CFG_W1(0x00012440U), 0x33333333U, \
+        SM_CFG_W1(0x00012444U), 0x33333333U, \
+        SM_CFG_W1(0x00012448U), 0x00000333U, \
+        SM_CFG_W1(0x00012580U), 0x33333333U, \
+        SM_CFG_W1(0x00012584U), 0x33333333U, \
+        SM_CFG_W1(0x00012588U), 0x00000333U, \
+        SM_CFG_W1(0x00012640U), 0x99999999U, \
+        SM_CFG_W1(0x00012644U), 0x99999999U, \
+        SM_CFG_W1(0x00012648U), 0x00000999U, \
+        SM_CFG_W1(0x00012780U), 0x99999999U, \
+        SM_CFG_W1(0x00012784U), 0x99999999U, \
+        SM_CFG_W1(0x00012788U), 0x00000999U, \
+        SM_CFG_W1(0x00013240U), 0x33333333U, \
+        SM_CFG_W1(0x00013244U), 0x33333333U, \
+        SM_CFG_W1(0x00013248U), 0x00000333U, \
+        SM_CFG_W1(0x00013380U), 0x33333333U, \
+        SM_CFG_W1(0x00013384U), 0x33333333U, \
+        SM_CFG_W1(0x00013388U), 0x00000333U, \
+        SM_CFG_W1(0x00014024U), 0x6666U, \
+        SM_CFG_W1(0x00014028U), 0x7777U, \
+        SM_CFG_W1(0x0001402cU), 0x6600U, \
+        SM_CFG_W1(0x00014040U), 0x99999999U, \
+        SM_CFG_W1(0x00014044U), 0x99999999U, \
+        SM_CFG_W1(0x00014048U), 0x00999999U, \
+        SM_CFG_W1(0x00014180U), 0x99999999U, \
+        SM_CFG_W1(0x00014184U), 0x99999999U, \
+        SM_CFG_W1(0x00014188U), 0x00999999U, \
+        SM_CFG_Z1(0x00014440U), \
+        SM_CFG_Z1(0x00014444U), \
+        SM_CFG_Z1(0x00014448U), \
+        SM_CFG_Z1(0x00014580U), \
+        SM_CFG_Z1(0x00014584U), \
+        SM_CFG_Z1(0x00014588U), \
+        SM_CFG_W1(0x00014640U), 0xAAAAAAAAU, \
+        SM_CFG_W1(0x00014644U), 0xAAAAAAAAU, \
+        SM_CFG_W1(0x00014648U), 0x00AAAAAAU, \
+        SM_CFG_W1(0x00014780U), 0xAAAAAAAAU, \
+        SM_CFG_W1(0x00014784U), 0xAAAAAAAAU, \
+        SM_CFG_W1(0x00014788U), 0x00AAAAAAU, \
+        SM_CFG_W1(0x000147a8U), 0x99999999U, \
+        SM_CFG_W1(0x000147acU), 0x00000009U, \
+        SM_CFG_W1(0x000147d0U), 0x99999999U, \
+        SM_CFG_W1(0x000147d4U), 0x00000009U, \
+        SM_CFG_Z1(0x00014840U), \
+        SM_CFG_Z1(0x00014844U), \
+        SM_CFG_Z1(0x00014848U), \
+        SM_CFG_Z1(0x00014980U), \
+        SM_CFG_Z1(0x00014984U), \
+        SM_CFG_Z1(0x00014988U), \
+        SM_CFG_Z1(0x00014a40U), \
+        SM_CFG_Z1(0x00014a44U), \
+        SM_CFG_Z1(0x00014a48U), \
+        SM_CFG_Z1(0x00014b80U), \
+        SM_CFG_Z1(0x00014b84U), \
+        SM_CFG_Z1(0x00014b88U), \
+        SM_CFG_Z1(0x00014c40U), \
+        SM_CFG_Z1(0x00014c44U), \
+        SM_CFG_Z1(0x00014c48U), \
+        SM_CFG_Z1(0x00014d80U), \
+        SM_CFG_Z1(0x00014d84U), \
+        SM_CFG_Z1(0x00014d88U), \
+        SM_CFG_Z1(0x00014e40U), \
+        SM_CFG_Z1(0x00014e44U), \
+        SM_CFG_Z1(0x00014e48U), \
+        SM_CFG_Z1(0x00014f80U), \
+        SM_CFG_Z1(0x00014f84U), \
+        SM_CFG_Z1(0x00014f88U), \
+        SM_CFG_W1(0x00015240U), 0x33333333U, \
+        SM_CFG_W1(0x00015244U), 0x33333333U, \
+        SM_CFG_W1(0x00015248U), 0x00333333U, \
+        SM_CFG_W1(0x00015380U), 0x33333333U, \
+        SM_CFG_W1(0x00015384U), 0x33333333U, \
+        SM_CFG_W1(0x00015388U), 0x00333333U, \
+        SM_CFG_W1(0x000153a8U), 0x33333333U, \
+        SM_CFG_W1(0x000153acU), 0x00000003U, \
+        SM_CFG_W1(0x000153d0U), 0x33333333U, \
+        SM_CFG_W1(0x000153d4U), 0x00000003U, \
+        SM_CFG_Z1(0x00015440U), \
+        SM_CFG_Z1(0x00015444U), \
+        SM_CFG_Z1(0x00015448U), \
+        SM_CFG_Z1(0x00015580U), \
+        SM_CFG_Z1(0x00015584U), \
+        SM_CFG_Z1(0x00015588U), \
+        SM_CFG_Z1(0x00015640U), \
+        SM_CFG_Z1(0x00015644U), \
+        SM_CFG_Z1(0x00015648U), \
+        SM_CFG_Z1(0x00015780U), \
+        SM_CFG_Z1(0x00015784U), \
+        SM_CFG_Z1(0x00015788U), \
+        SM_CFG_W1(0x00016024U), 0x6666U, \
+        SM_CFG_W1(0x00016028U), 0x7777U, \
+        SM_CFG_W1(0x0001602cU), 0x6600U, \
+        SM_CFG_W1(0x000161a8U), 0x00003000U, \
+        SM_CFG_W1(0x000161d0U), 0x00003000U, \
+        SM_CFG_W1(0x00016240U), 0x00000900U, \
+        SM_CFG_W1(0x00016380U), 0x00000900U, \
+        SM_CFG_W1(0x000163a8U), 0x00000900U, \
+        SM_CFG_W1(0x000163d0U), 0x00000900U, \
+        SM_CFG_W1(0x00016440U), 0x33300030U, \
+        SM_CFG_W1(0x00016444U), 0x00000033U, \
+        SM_CFG_W1(0x00016580U), 0x33300030U, \
+        SM_CFG_W1(0x00016584U), 0x00000033U, \
+        SM_CFG_W1(0x000165a8U), 0x33300000U, \
+        SM_CFG_W1(0x000165d0U), 0x33300000U, \
+        SM_CFG_W1(0x00016644U), 0x00000090U, \
+        SM_CFG_W1(0x00016784U), 0x00000090U, \
+        SM_CFG_W1(0x000167a8U), 0x00000090U, \
+        SM_CFG_W1(0x000167d0U), 0x00000090U, \
+        SM_CFG_W1(0x00017040U), 0x00000009U, \
+        SM_CFG_W1(0x00017180U), 0x00000009U, \
+        SM_CFG_W1(0x000171a8U), 0x00000009U, \
+        SM_CFG_W1(0x000171d0U), 0x00000009U, \
+        SM_CFG_W1(0x00017240U), 0x33300333U, \
+        SM_CFG_W1(0x00017244U), 0x00000033U, \
+        SM_CFG_W1(0x00017380U), 0x33300333U, \
+        SM_CFG_W1(0x00017384U), 0x00000033U, \
+        SM_CFG_W1(0x000173a8U), 0x33303333U, \
+        SM_CFG_W1(0x000173d0U), 0x33303333U, \
+        SM_CFG_W1(0x00018024U), 0x6666U, \
+        SM_CFG_W1(0x00018028U), 0x7777U, \
+        SM_CFG_W1(0x0001802cU), 0x6600U, \
+        SM_CFG_W1(0x00018440U), 0x33333333U, \
+        SM_CFG_W1(0x00018580U), 0x33333333U, \
+        SM_CFG_W1(0x00019240U), 0x33333333U, \
+        SM_CFG_W1(0x00019380U), 0x33333333U, \
+        SM_CFG_W1(0x0001a024U), 0x7777U, \
+        SM_CFG_W1(0x0001a028U), 0x7700U, \
+        SM_CFG_W1(0x0001a02cU), 0x6600U, \
+        SM_CFG_W1(0x0001a040U), 0x08000000U, \
+        SM_CFG_W1(0x0001a044U), 0xFFFFFC11U, \
+        SM_CFG_Z1(0x0001a04cU), \
+        SM_CFG_Z1(0x0001a054U), \
+        SM_CFG_Z1(0x0001a05cU), \
+        SM_CFG_Z1(0x0001a244U), \
+        SM_CFG_Z1(0x0001a24cU), \
+        SM_CFG_Z1(0x0001a254U), \
+        SM_CFG_Z1(0x0001a25cU), \
+        SM_CFG_W1(0x0001a340U), 0x08800001U, \
+        SM_CFG_W1(0x0001a344U), 0x089FFC11U, \
+        SM_CFG_W1(0x0001a348U), 0x08A00002U, \
+        SM_CFG_W1(0x0001a34cU), 0x08DFFC01U, \
+        SM_CFG_W1(0x0001a350U), 0x08E00001U, \
+        SM_CFG_W1(0x0001a354U), 0x87FFFC11U, \
+        SM_CFG_Z1(0x0001a35cU), \
+        SM_CFG_W1(0x0001a440U), 0x08000001U, \
+        SM_CFG_W1(0x0001a444U), 0x089FFC11U, \
+        SM_CFG_Z1(0x0001a44cU), \
+        SM_CFG_Z1(0x0001a454U), \
+        SM_CFG_Z1(0x0001a45cU), \
+        SM_CFG_Z1(0x0001a544U), \
+        SM_CFG_Z1(0x0001a54cU), \
+        SM_CFG_Z1(0x0001a554U), \
+        SM_CFG_Z1(0x0001a55cU), \
+        SM_CFG_Z1(0x0001a644U), \
+        SM_CFG_Z1(0x0001a64cU), \
+        SM_CFG_Z1(0x0001a654U), \
+        SM_CFG_Z1(0x0001a65cU), \
+        SM_CFG_Z1(0x0001a744U), \
+        SM_CFG_Z1(0x0001a74cU), \
+        SM_CFG_Z1(0x0001a754U), \
+        SM_CFG_Z1(0x0001a75cU), \
+        SM_CFG_Z1(0x0001a844U), \
+        SM_CFG_Z1(0x0001a84cU), \
+        SM_CFG_Z1(0x0001a854U), \
+        SM_CFG_Z1(0x0001a85cU), \
+        SM_CFG_W1(0x0001a940U), 0x08000003U, \
+        SM_CFG_W1(0x0001a944U), 0x089FFC01U, \
+        SM_CFG_W1(0x0001a948U), 0x08000003U, \
+        SM_CFG_W1(0x0001a94cU), 0xFFFFFC01U, \
+        SM_CFG_W1(0x0001a950U), 0x08800003U, \
+        SM_CFG_W1(0x0001a954U), 0x089FFC01U, \
+        SM_CFG_W1(0x0001a958U), 0x08A00003U, \
+        SM_CFG_W1(0x0001a95cU), 0x08DFFC01U, \
+        SM_CFG_W1(0x0001a960U), 0x08E00003U, \
+        SM_CFG_W1(0x0001a964U), 0x87FFFC01U, \
+        SM_CFG_Z1(0x0001aa44U), \
+        SM_CFG_Z1(0x0001aa4cU), \
+        SM_CFG_Z1(0x0001aa54U), \
+        SM_CFG_Z1(0x0001aa5cU), \
+        SM_CFG_Z1(0x0001ab44U), \
+        SM_CFG_Z1(0x0001ab4cU), \
+        SM_CFG_Z1(0x0001ab54U), \
+        SM_CFG_Z1(0x0001ab5cU), \
+        SM_CFG_Z1(0x0001ac44U), \
+        SM_CFG_Z1(0x0001ac4cU), \
+        SM_CFG_Z1(0x0001ac54U), \
+        SM_CFG_Z1(0x0001ac5cU), \
+        SM_CFG_Z1(0x00010020U), \
+        SM_CFG_Z1(0x00012020U), \
+        SM_CFG_Z1(0x00014020U), \
+        SM_CFG_Z1(0x00016020U), \
+        SM_CFG_Z1(0x00018020U), \
+        SM_CFG_W1(0x0001a020U), 0x6666U, \
+        SM_CFG_C1(0x00000000U), 0x0000C001U, \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* TRDC V Config                                                            */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for TRDC V */
+#define SM_TRDC_V_CONFIG \
+    { \
+        SM_CFG_W1(0x00000800U), 0xB0000053U, \
+        SM_CFG_W1(0x00000820U), 0xB0000053U, \
+        SM_CFG_W1(0x00000840U), 0xB0000053U, \
+        SM_CFG_W1(0x00000860U), 0xB0000053U, \
+        SM_CFG_W1(0x00000880U), 0xB0000053U, \
+        SM_CFG_W1(0x000008a0U), 0xB0000053U, \
+        SM_CFG_W1(0x000008c0U), 0xB0000053U, \
+        SM_CFG_W1(0x000008e0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000900U), 0xB0000053U, \
+        SM_CFG_W1(0x00000920U), 0xB0000053U, \
+        SM_CFG_W1(0x00000940U), 0xB0000053U, \
+        SM_CFG_W1(0x00000960U), 0xB0000053U, \
+        SM_CFG_W1(0x00000980U), 0xB0000053U, \
+        SM_CFG_W1(0x000009a0U), 0xB0000053U, \
+        SM_CFG_W1(0x000009c0U), 0xB0000053U, \
+        SM_CFG_W1(0x000009e0U), 0xB0000053U, \
+        SM_CFG_W1(0x00010024U), 0x6666U, \
+        SM_CFG_W1(0x00010028U), 0x7777U, \
+        SM_CFG_W1(0x0001002cU), 0x6600U, \
+        SM_CFG_W1(0x00010040U), 0x00003000U, \
+        SM_CFG_W1(0x00010180U), 0x00003000U, \
+        SM_CFG_W1(0x00010240U), 0x00000900U, \
+        SM_CFG_W1(0x00010380U), 0x00000900U, \
+        SM_CFG_W1(0x00010440U), 0x00330000U, \
+        SM_CFG_W1(0x00010450U), 0x00000003U, \
+        SM_CFG_W1(0x00010580U), 0x00330000U, \
+        SM_CFG_W1(0x00010590U), 0x00000003U, \
+        SM_CFG_W1(0x00010640U), 0x00000090U, \
+        SM_CFG_W1(0x00010644U), 0x00099999U, \
+        SM_CFG_W1(0x00010648U), 0x99999999U, \
+        SM_CFG_W1(0x0001064cU), 0x00000099U, \
+        SM_CFG_W1(0x00010780U), 0x00000090U, \
+        SM_CFG_W1(0x00010784U), 0x00099999U, \
+        SM_CFG_W1(0x00010788U), 0x99999999U, \
+        SM_CFG_W1(0x0001078cU), 0x00000099U, \
+        SM_CFG_Z1(0x00010840U), \
+        SM_CFG_Z1(0x00010980U), \
+        SM_CFG_Z1(0x00010a40U), \
+        SM_CFG_Z1(0x00010b80U), \
+        SM_CFG_Z1(0x00010c40U), \
+        SM_CFG_Z1(0x00010d80U), \
+        SM_CFG_Z1(0x00010e40U), \
+        SM_CFG_Z1(0x00010f80U), \
+        SM_CFG_W1(0x00011040U), 0x00000009U, \
+        SM_CFG_W1(0x00011180U), 0x00000009U, \
+        SM_CFG_W1(0x00011240U), 0x00333333U, \
+        SM_CFG_W1(0x00011244U), 0x00033333U, \
+        SM_CFG_W1(0x00011248U), 0x33333333U, \
+        SM_CFG_W1(0x0001124cU), 0x00000033U, \
+        SM_CFG_W1(0x00011250U), 0x00000003U, \
+        SM_CFG_W1(0x00011380U), 0x00333333U, \
+        SM_CFG_W1(0x00011384U), 0x00033333U, \
+        SM_CFG_W1(0x00011388U), 0x33333333U, \
+        SM_CFG_W1(0x0001138cU), 0x00000033U, \
+        SM_CFG_W1(0x00011390U), 0x00000003U, \
+        SM_CFG_Z1(0x00011440U), \
+        SM_CFG_Z1(0x00011580U), \
+        SM_CFG_Z1(0x00011640U), \
+        SM_CFG_Z1(0x00011780U), \
+        SM_CFG_Z1(0x00011840U), \
+        SM_CFG_Z1(0x00011980U), \
+        SM_CFG_Z1(0x00011a40U), \
+        SM_CFG_Z1(0x00011b80U), \
+        SM_CFG_Z1(0x00011c40U), \
+        SM_CFG_Z1(0x00011d80U), \
+        SM_CFG_Z1(0x00011e40U), \
+        SM_CFG_Z1(0x00011f80U), \
+        SM_CFG_Z1(0x00010020U), \
+        SM_CFG_C1(0x00000000U), 0x0000C001U, \
+        SM_CFG_END \
+    }
+
+/*--------------------------------------------------------------------------*/
+/* TRDC W Config                                                            */
+/*--------------------------------------------------------------------------*/
+
+/*! Config for TRDC W */
+#define SM_TRDC_W_CONFIG \
+    { \
+        SM_CFG_W1(0x00000800U), 0x90000004U, \
+        SM_CFG_W1(0x00000820U), 0xB0000053U, \
+        SM_CFG_W1(0x00000840U), 0xB0000053U, \
+        SM_CFG_W1(0x00000860U), 0xB0000053U, \
+        SM_CFG_W1(0x00000880U), 0xB0000053U, \
+        SM_CFG_W1(0x000008a0U), 0xB0000053U, \
+        SM_CFG_W1(0x000008c0U), 0xB0000053U, \
+        SM_CFG_W1(0x000008e0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000900U), 0xB0000053U, \
+        SM_CFG_W1(0x00000920U), 0xB0000053U, \
+        SM_CFG_W1(0x00000940U), 0xB0000053U, \
+        SM_CFG_W1(0x00000960U), 0xB0000053U, \
+        SM_CFG_W1(0x00000980U), 0xB0000053U, \
+        SM_CFG_W1(0x000009a0U), 0xB0000053U, \
+        SM_CFG_W1(0x000009c0U), 0xB0000053U, \
+        SM_CFG_W1(0x000009e0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000a00U), 0xB0000053U, \
+        SM_CFG_W1(0x00000a20U), 0xB0000053U, \
+        SM_CFG_W1(0x00000a40U), 0xB0000053U, \
+        SM_CFG_W1(0x00000a60U), 0xB0000053U, \
+        SM_CFG_W1(0x00000a80U), 0xB0000053U, \
+        SM_CFG_W1(0x00000aa0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000ac0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000ae0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000b00U), 0xB0000053U, \
+        SM_CFG_W1(0x00000b20U), 0xB0000053U, \
+        SM_CFG_W1(0x00000b40U), 0xB0000053U, \
+        SM_CFG_W1(0x00000b60U), 0xB0000053U, \
+        SM_CFG_W1(0x00000b80U), 0xB0000053U, \
+        SM_CFG_W1(0x00000ba0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000bc0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000be0U), 0xB0000053U, \
+        SM_CFG_W1(0x00000c00U), 0xB0000053U, \
+        SM_CFG_W1(0x00000c20U), 0xB0000053U, \
+        SM_CFG_W1(0x00000c40U), 0xB0000053U, \
+        SM_CFG_W1(0x00010024U), 0x6666U, \
+        SM_CFG_W1(0x00010028U), 0x7777U, \
+        SM_CFG_W1(0x0001002cU), 0x6600U, \
+        SM_CFG_Z1(0x00010060U), \
+        SM_CFG_W1(0x00010070U), 0x00003000U, \
+        SM_CFG_Z1(0x00010260U), \
+        SM_CFG_W1(0x00010270U), 0x00000090U, \
+        SM_CFG_W1(0x00010460U), 0x33000300U, \
+        SM_CFG_W1(0x00010478U), 0x33300000U, \
+        SM_CFG_W1(0x0001047cU), 0x00003333U, \
+        SM_CFG_W1(0x000105d0U), 0x33333333U, \
+        SM_CFG_W1(0x000105d4U), 0x33333333U, \
+        SM_CFG_W1(0x000105d8U), 0x00000003U, \
+        SM_CFG_W1(0x00010640U), 0x99999999U, \
+        SM_CFG_W1(0x00010644U), 0x99999999U, \
+        SM_CFG_W1(0x00010648U), 0x99999999U, \
+        SM_CFG_W1(0x0001064cU), 0x99999999U, \
+        SM_CFG_W1(0x00010650U), 0x99999999U, \
+        SM_CFG_W1(0x00010654U), 0x99999999U, \
+        SM_CFG_W1(0x00010658U), 0x99999999U, \
+        SM_CFG_W1(0x0001065cU), 0x99999999U, \
+        SM_CFG_W1(0x00010660U), 0x00909099U, \
+        SM_CFG_W1(0x00010664U), 0x99090990U, \
+        SM_CFG_W1(0x00010668U), 0x99999999U, \
+        SM_CFG_W1(0x0001066cU), 0x09999999U, \
+        SM_CFG_W1(0x00010670U), 0x99900009U, \
+        SM_CFG_W1(0x00010674U), 0x99999999U, \
+        SM_CFG_W1(0x00010678U), 0x00009999U, \
+        SM_CFG_W1(0x0001067cU), 0x00990000U, \
+        SM_CFG_W1(0x00010780U), 0x00000009U, \
+        SM_CFG_W1(0x000107a8U), 0x00000009U, \
+        SM_CFG_W1(0x00010860U), 0x00090000U, \
+        SM_CFG_W1(0x00010864U), 0x00909009U, \
+        SM_CFG_W1(0x00010878U), 0x00090000U, \
+        SM_CFG_Z1(0x00010a60U), \
+        SM_CFG_Z1(0x00010c60U), \
+        SM_CFG_Z1(0x00010e60U), \
+        SM_CFG_Z1(0x00011060U), \
+        SM_CFG_W1(0x00011070U), 0x00000900U, \
+        SM_CFG_W1(0x00011240U), 0x33333333U, \
+        SM_CFG_W1(0x00011244U), 0x33333333U, \
+        SM_CFG_W1(0x00011248U), 0x33333333U, \
+        SM_CFG_W1(0x0001124cU), 0x33333333U, \
+        SM_CFG_W1(0x00011250U), 0x33333333U, \
+        SM_CFG_W1(0x00011254U), 0x33333333U, \
+        SM_CFG_W1(0x00011258U), 0x33333333U, \
+        SM_CFG_W1(0x0001125cU), 0x33333333U, \
+        SM_CFG_W1(0x00011260U), 0x33333333U, \
+        SM_CFG_W1(0x00011264U), 0x33333333U, \
+        SM_CFG_W1(0x00011268U), 0x33333333U, \
+        SM_CFG_W1(0x0001126cU), 0x03333333U, \
+        SM_CFG_W1(0x00011270U), 0x33303333U, \
+        SM_CFG_W1(0x00011274U), 0x33333333U, \
+        SM_CFG_W1(0x00011278U), 0x33333333U, \
+        SM_CFG_W1(0x0001127cU), 0x00333333U, \
+        SM_CFG_W1(0x00011380U), 0x00000003U, \
+        SM_CFG_W1(0x000113a8U), 0x00000003U, \
+        SM_CFG_W1(0x000113d0U), 0x33333333U, \
+        SM_CFG_W1(0x000113d4U), 0x33333333U, \
+        SM_CFG_W1(0x000113d8U), 0x00000003U, \
+        SM_CFG_Z1(0x00011460U), \
+        SM_CFG_Z1(0x00011660U), \
+        SM_CFG_Z1(0x00011860U), \
+        SM_CFG_Z1(0x00011a60U), \
+        SM_CFG_Z1(0x00011c60U), \
+        SM_CFG_Z1(0x00011e60U), \
+        SM_CFG_W1(0x00012024U), 0x6666U, \
+        SM_CFG_W1(0x00012028U), 0x7777U, \
+        SM_CFG_W1(0x0001202cU), 0x6600U, \
+        SM_CFG_Z1(0x00012040U), \
+        SM_CFG_W1(0x00012240U), 0x90000000U, \
+        SM_CFG_W1(0x00012440U), 0x00003330U, \
+        SM_CFG_W1(0x00012580U), 0x00000003U, \
+        SM_CFG_W1(0x000125a8U), 0x00000003U, \
+        SM_CFG_W1(0x00012640U), 0x09900000U, \
+        SM_CFG_W1(0x00012644U), 0x00009900U, \
+        SM_CFG_W1(0x000127d0U), 0x00000099U, \
+        SM_CFG_Z1(0x00012840U), \
+        SM_CFG_Z1(0x00012a40U), \
+        SM_CFG_Z1(0x00012c40U), \
+        SM_CFG_Z1(0x00012e40U), \
+        SM_CFG_Z1(0x00013040U), \
+        SM_CFG_W1(0x00013240U), 0x33303330U, \
+        SM_CFG_W1(0x00013244U), 0x00003300U, \
+        SM_CFG_W1(0x00013380U), 0x00000003U, \
+        SM_CFG_W1(0x000133a8U), 0x00000003U, \
+        SM_CFG_W1(0x000133d0U), 0x00000033U, \
+        SM_CFG_Z1(0x00013440U), \
+        SM_CFG_Z1(0x00013640U), \
+        SM_CFG_Z1(0x00013840U), \
+        SM_CFG_Z1(0x00013a40U), \
+        SM_CFG_Z1(0x00013c40U), \
+        SM_CFG_Z1(0x00013e40U), \
+        SM_CFG_W1(0x00014024U), 0x6666U, \
+        SM_CFG_W1(0x00014028U), 0x7777U, \
+        SM_CFG_W1(0x0001402cU), 0x6600U, \
+        SM_CFG_W1(0x00014640U), 0x00999909U, \
+        SM_CFG_W1(0x00014780U), 0x00999909U, \
+        SM_CFG_W1(0x00014840U), 0x00000090U, \
+        SM_CFG_W1(0x00014980U), 0x00000090U, \
+        SM_CFG_W1(0x00015240U), 0x00333333U, \
+        SM_CFG_W1(0x00015380U), 0x00333333U, \
+        SM_CFG_W1(0x00016024U), 0x6600U, \
+        SM_CFG_Z1(0x00016340U), \
+        SM_CFG_W1(0x00016344U), 0x0003C011U, \
+        SM_CFG_Z1(0x0001634cU), \
+        SM_CFG_Z1(0x00016354U), \
+        SM_CFG_Z1(0x0001635cU), \
+        SM_CFG_W1(0x00016940U), 0x00000001U, \
+        SM_CFG_W1(0x00016944U), 0x0003C001U, \
+        SM_CFG_Z1(0x0001694cU), \
+        SM_CFG_Z1(0x00016954U), \
+        SM_CFG_Z1(0x0001695cU), \
+        SM_CFG_W1(0x00017024U), 0x6600U, \
+        SM_CFG_Z1(0x00017244U), \
+        SM_CFG_Z1(0x0001724cU), \
+        SM_CFG_Z1(0x00017254U), \
+        SM_CFG_Z1(0x0001725cU), \
+        SM_CFG_Z1(0x00017340U), \
+        SM_CFG_W1(0x00017344U), 0xFFFFC011U, \
+        SM_CFG_Z1(0x0001734cU), \
+        SM_CFG_Z1(0x00017354U), \
+        SM_CFG_Z1(0x0001735cU), \
+        SM_CFG_Z1(0x00017444U), \
+        SM_CFG_Z1(0x0001744cU), \
+        SM_CFG_Z1(0x00017454U), \
+        SM_CFG_Z1(0x0001745cU), \
+        SM_CFG_Z1(0x00017544U), \
+        SM_CFG_Z1(0x0001754cU), \
+        SM_CFG_Z1(0x00017554U), \
+        SM_CFG_Z1(0x0001755cU), \
+        SM_CFG_Z1(0x00017644U), \
+        SM_CFG_Z1(0x0001764cU), \
+        SM_CFG_Z1(0x00017654U), \
+        SM_CFG_Z1(0x0001765cU), \
+        SM_CFG_Z1(0x00017744U), \
+        SM_CFG_Z1(0x0001774cU), \
+        SM_CFG_Z1(0x00017754U), \
+        SM_CFG_Z1(0x0001775cU), \
+        SM_CFG_Z1(0x00017844U), \
+        SM_CFG_Z1(0x0001784cU), \
+        SM_CFG_Z1(0x00017854U), \
+        SM_CFG_Z1(0x0001785cU), \
+        SM_CFG_W1(0x00017940U), 0x00000001U, \
+        SM_CFG_W1(0x00017944U), 0xFFFFC001U, \
+        SM_CFG_Z1(0x0001794cU), \
+        SM_CFG_Z1(0x00017954U), \
+        SM_CFG_Z1(0x0001795cU), \
+        SM_CFG_Z1(0x00017a44U), \
+        SM_CFG_Z1(0x00017a4cU), \
+        SM_CFG_Z1(0x00017a54U), \
+        SM_CFG_Z1(0x00017a5cU), \
+        SM_CFG_Z1(0x00017b44U), \
+        SM_CFG_Z1(0x00017b4cU), \
+        SM_CFG_Z1(0x00017b54U), \
+        SM_CFG_Z1(0x00017b5cU), \
+        SM_CFG_Z1(0x00017c44U), \
+        SM_CFG_Z1(0x00017c4cU), \
+        SM_CFG_Z1(0x00017c54U), \
+        SM_CFG_Z1(0x00017c5cU), \
+        SM_CFG_W1(0x00018024U), 0x6666U, \
+        SM_CFG_W1(0x00018040U), 0x4A030000U, \
+        SM_CFG_W1(0x00018044U), 0x4A03C001U, \
+        SM_CFG_Z1(0x0001804cU), \
+        SM_CFG_Z1(0x00018054U), \
+        SM_CFG_Z1(0x0001805cU), \
+        SM_CFG_W1(0x00018140U), 0x4A020001U, \
+        SM_CFG_W1(0x00018144U), 0x4A02C011U, \
+        SM_CFG_Z1(0x0001814cU), \
+        SM_CFG_Z1(0x00018154U), \
+        SM_CFG_Z1(0x0001815cU), \
+        SM_CFG_W1(0x00018240U), 0x4A000000U, \
+        SM_CFG_W1(0x00018244U), 0x4A0AC001U, \
+        SM_CFG_Z1(0x0001824cU), \
+        SM_CFG_Z1(0x00018254U), \
+        SM_CFG_Z1(0x0001825cU), \
+        SM_CFG_W1(0x00018340U), 0x2043C001U, \
+        SM_CFG_W1(0x00018344U), 0x2043C011U, \
+        SM_CFG_Z1(0x0001834cU), \
+        SM_CFG_Z1(0x00018354U), \
+        SM_CFG_Z1(0x0001835cU), \
+        SM_CFG_W1(0x00018440U), 0x4A000001U, \
+        SM_CFG_W1(0x00018444U), 0x4A0AC011U, \
+        SM_CFG_W1(0x00018448U), 0x20380001U, \
+        SM_CFG_W1(0x0001844cU), 0x2047C011U, \
+        SM_CFG_Z1(0x00018454U), \
+        SM_CFG_Z1(0x0001845cU), \
+        SM_CFG_Z1(0x00018544U), \
+        SM_CFG_Z1(0x0001854cU), \
+        SM_CFG_Z1(0x00018554U), \
+        SM_CFG_Z1(0x0001855cU), \
+        SM_CFG_Z1(0x00018644U), \
+        SM_CFG_Z1(0x0001864cU), \
+        SM_CFG_Z1(0x00018654U), \
+        SM_CFG_Z1(0x0001865cU), \
+        SM_CFG_Z1(0x00018744U), \
+        SM_CFG_Z1(0x0001874cU), \
+        SM_CFG_Z1(0x00018754U), \
+        SM_CFG_Z1(0x0001875cU), \
+        SM_CFG_Z1(0x00018844U), \
+        SM_CFG_Z1(0x0001884cU), \
+        SM_CFG_Z1(0x00018854U), \
+        SM_CFG_Z1(0x0001885cU), \
+        SM_CFG_W1(0x00018940U), 0x4A000000U, \
+        SM_CFG_W1(0x00018944U), 0x4A0AC001U, \
+        SM_CFG_W1(0x00018948U), 0x4A000000U, \
+        SM_CFG_W1(0x0001894cU), 0x4A0AC001U, \
+        SM_CFG_W1(0x00018950U), 0x4A020000U, \
+        SM_CFG_W1(0x00018954U), 0x4A02C001U, \
+        SM_CFG_W1(0x00018958U), 0x4A030000U, \
+        SM_CFG_W1(0x0001895cU), 0x4A03C001U, \
+        SM_CFG_W1(0x00018960U), 0x20380000U, \
+        SM_CFG_W1(0x00018964U), 0x2047C001U, \
+        SM_CFG_W1(0x00018968U), 0x2043C000U, \
+        SM_CFG_W1(0x0001896cU), 0x2043C001U, \
+        SM_CFG_Z1(0x00018a44U), \
+        SM_CFG_Z1(0x00018a4cU), \
+        SM_CFG_Z1(0x00018a54U), \
+        SM_CFG_Z1(0x00018a5cU), \
+        SM_CFG_Z1(0x00018b44U), \
+        SM_CFG_Z1(0x00018b4cU), \
+        SM_CFG_Z1(0x00018b54U), \
+        SM_CFG_Z1(0x00018b5cU), \
+        SM_CFG_Z1(0x00018c44U), \
+        SM_CFG_Z1(0x00018c4cU), \
+        SM_CFG_Z1(0x00018c54U), \
+        SM_CFG_Z1(0x00018c5cU), \
+        SM_CFG_Z1(0x00010020U), \
+        SM_CFG_Z1(0x00012020U), \
+        SM_CFG_Z1(0x00014020U), \
+        SM_CFG_W1(0x00016020U), 0x7777U, \
+        SM_CFG_W1(0x00017020U), 0x7777U, \
+        SM_CFG_W1(0x00018020U), 0x6600U, \
+        SM_CFG_C1(0x00000000U), 0x0000C001U, \
+        SM_CFG_END \
+    }
+
+#endif /* CONFIG_TRDC_H */
+
+/** @} */
+
-- 
2.25.1

