#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Apr 15 01:59:07 2023
# Process ID: 26552
# Current directory: C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30960 C:\Users\pacel\Documents\Spring_2023\ECE_1195\lab_6\vivado\lab6\lab6.xpr
# Log file: C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/vivado.log
# Journal file: C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/system.bd}
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/lab_6/solution1/impl/ip [current_project]
update_ip_catalog
delete_bd_objs [get_bd_intf_nets ACCEL/Conn1] [get_bd_intf_nets ACCEL/Conn2] [get_bd_nets ACCEL/s_axis_aresetn_1] [get_bd_nets ACCEL/s_axis_aclk_1] [get_bd_cells ACCEL/AXIS_DATA_FIFO]
add_files {C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/lab_6/solution1/impl/ip/hdl/verilog/hw_conv.v C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/lab_6/solution1/impl/ip/hdl/vhdl/hw_conv.vhd}
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/lab_6/solution1/impl [current_project]
update_ip_catalog
update_ip_catalog -rebuild
import_files C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/lab_6/solution1/impl/ip/hdl/verilog/hw_conv.v
import_files C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/lab_6/solution1/impl/ip/hdl/vhdl/hw_conv.vhd
export_ip_user_files -of_objects  [get_files C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/imports/verilog/hw_conv.v] -no_script -reset -force -quiet
remove_files  C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/imports/verilog/hw_conv.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/imports/vhdl/hw_conv.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/imports/vhdl/hw_conv.vhd
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/pacel/Documents/Spring_2023/ECE_1195/ip_repo [current_project]
update_ip_catalog
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP C:/Users/pacel/Documents/Spring_2023/ECE_1195/ip_repo/hw_conv
ipx::edit_ip_in_project -upgrade true -name edit_ip_project -directory C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.tmp c:/Users/pacel/Documents/Spring_2023/ECE_1195/ip_repo/hw_conv/component.xml
ipx::current_core c:/Users/pacel/Documents/Spring_2023/ECE_1195/ip_repo/hw_conv/component.xml
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/pacel/Documents/Spring_2023/ECE_1195/ip_repo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:hw_conv:1.0 hw_conv_0
endgroup
move_bd_cells [get_bd_cells ACCEL] [get_bd_cells hw_conv_0]
connect_bd_intf_net [get_bd_intf_pins ACCEL/M_AXIS] [get_bd_intf_pins ACCEL/hw_conv_0/sout]
connect_bd_intf_net [get_bd_intf_pins ACCEL/S_AXIS] [get_bd_intf_pins ACCEL/hw_conv_0/sin]
connect_bd_net [get_bd_pins ACCEL/S_AXIS_ACLK] [get_bd_pins ACCEL/hw_conv_0/ap_clk]
connect_bd_net [get_bd_pins ACCEL/S_AXIS_ARESETN] [get_bd_pins ACCEL/hw_conv_0/ap_rst_n]
set_property location {1 208 124} [get_bd_cells ACCEL]
set_property location {1.5 293 122} [get_bd_cells ACCEL]
set_property location {0.5 91 117} [get_bd_cells ACCEL]
set_property location {1.5 373 125} [get_bd_cells SYSTEM]
set_property location {792 75} [get_bd_intf_ports DDR]
make_wrapper -files [get_files C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse C:/Users/pacel/Documents/Spring_2023/ECE_1195/lab_6/vivado/lab6/lab6.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
