<?xml version="1.0"?>

<sdl version="2.0"/>

<variables>
    <lat> 10ns </lat>
</variables>

<param_include>
<cpuParams>
    <base.process> foo </base.process>
    <base.process.registerExit> yes </base.process.registerExit>
    <physicalMemory.system>   bar </physicalMemory.system>

    <base.process.uid> 100 </base.process.uid>
    <base.process.euid> 100 </base.process.euid>
    <base.process.gid> 100 </base.process.gid>
    <base.process.egid> 100 </base.process.egid>
    <base.process.pid> 1 </base.process.pid>
    <base.process.ppid> 1 </base.process.ppid>
    <base.process.cwd> / </base.process.cwd>
    <base.process.executable> ${M5_EXE} </base.process.executable>
    <base.process.simpoint> 0 </base.process.simpoint>
    <base.process.errout> cerr </base.process.errout>
    <base.process.input> cin </base.process.input>
    <base.process.output> cout </base.process.output>
    <base.process.max_stack_size> 0x4000000 </base.process.max_stack_size>

    <o3cpu.fetchTrapLatency> 1 </o3cpu.fetchTrapLatency>
    <o3cpu.trapLatency> 13 </o3cpu.trapLatency>
    <o3cpu.smtIQThreshold> 100 </o3cpu.smtIQThreshold>
    <o3cpu.smtLSQThreshold> 100 </o3cpu.smtLSQThreshold>
    <o3cpu.smtROBThreshold> 100 </o3cpu.smtROBThreshold>
    <o3cpu.predType> tournament </o3cpu.predType>
    <o3cpu.smtCommitPolicy> RoundRobin </o3cpu.smtCommitPolicy>
    <o3cpu.smtFetchPolicy> SingleThread </o3cpu.smtFetchPolicy>
    <o3cpu.smtIQPolicy> Partitioned </o3cpu.smtIQPolicy>
    <o3cpu.smtLSQPolicy> Partitioned </o3cpu.smtLSQPolicy>
    <o3cpu.smtROBPolicy> Partitioned </o3cpu.smtROBPolicy>

    <o3cpu.BTBEntries> 4096</o3cpu.BTBEntries>
    <o3cpu.BTBTagSize> 16 </o3cpu.BTBTagSize>
    <o3cpu.LFSTSize> 1024 </o3cpu.LFSTSize>
    <o3cpu.LQEntries> 32 </o3cpu.LQEntries>
    <o3cpu.RASSize> 16 </o3cpu.RASSize>
    <o3cpu.SQEntries> 32 </o3cpu.SQEntries>
    <o3cpu.SSITSize> 1024 </o3cpu.SSITSize>
    <o3cpu.activity> 0 </o3cpu.activity>
    <o3cpu.backComSize> 5 </o3cpu.backComSize>
    <o3cpu.cachePorts> 200 </o3cpu.cachePorts>
    <o3cpu.choiceCtrBits> 2 </o3cpu.choiceCtrBits>
    <o3cpu.choicePredictorSize> 8192 </o3cpu.choicePredictorSize>
    <o3cpu.store_set_clear_period> 250000 </o3cpu.store_set_clear_period>

    <o3cpu.commitToDecodeDelay> 1 </o3cpu.commitToDecodeDelay>
    <o3cpu.commitToFetchDelay> 1 </o3cpu.commitToFetchDelay>
    <o3cpu.commitToIEWDelay> 1 </o3cpu.commitToIEWDelay>
    <o3cpu.commitToRenameDelay> 1 </o3cpu.commitToRenameDelay>
    <o3cpu.commitWidth> 8 </o3cpu.commitWidth>
    <o3cpu.decodeToFetchDelay> 1 </o3cpu.decodeToFetchDelay>
    <o3cpu.decodeToRenameDelay> 1 </o3cpu.decodeToRenameDelay>
    <o3cpu.decodeWidth> 8 </o3cpu.decodeWidth>
    <o3cpu.dispatchWidth> 8 </o3cpu.dispatchWidth>
    <o3cpu.fetchToDecodeDelay> 1 </o3cpu.fetchToDecodeDelay>
    <o3cpu.fetchWidth> 8 </o3cpu.fetchWidth>
    <o3cpu.forwardComSize> 5 </o3cpu.forwardComSize>
    <o3cpu.globalCtrBits> 2 </o3cpu.globalCtrBits>
    <o3cpu.globalHistoryBits> 13 </o3cpu.globalHistoryBits>
    <o3cpu.globalPredictorSize> 8192 </o3cpu.globalPredictorSize>

    <o3cpu.iewToCommitDelay> 1 </o3cpu.iewToCommitDelay>
    <o3cpu.iewToDecodeDelay> 1 </o3cpu.iewToDecodeDelay>
    <o3cpu.iewToFetchDelay> 1 </o3cpu.iewToFetchDelay>
    <o3cpu.iewToRenameDelay> 1 </o3cpu.iewToRenameDelay>
    <o3cpu.instShiftAmt> 2 </o3cpu.instShiftAmt>
    <o3cpu.issueToExecuteDelay> 1 </o3cpu.issueToExecuteDelay>
    <o3cpu.issueWidth> 8 </o3cpu.issueWidth>
    <o3cpu.localCtrBits> 2 </o3cpu.localCtrBits>
    <o3cpu.localHistoryBits> 11 </o3cpu.localHistoryBits>
    <o3cpu.localHistoryTableSize> 2048 </o3cpu.localHistoryTableSize>
    <o3cpu.localPredictorSize> 2048 </o3cpu.localPredictorSize>

    <o3cpu.LSQDepCheckShift> 4 </o3cpu.LSQDepCheckShift>
    <o3cpu.LSQCheckLoads> true </o3cpu.LSQCheckLoads>

    <o3cpu.numIQEntries> 64 </o3cpu.numIQEntries>
    <o3cpu.numPhysFloatRegs> 256 </o3cpu.numPhysFloatRegs>
    <o3cpu.numPhysIntRegs> 256 </o3cpu.numPhysIntRegs>
    <o3cpu.numROBEntries> 192 </o3cpu.numROBEntries>
    <o3cpu.numRobs> 1 </o3cpu.numRobs>
    <o3cpu.renameToDecodeDelay> 1 </o3cpu.renameToDecodeDelay>
    <o3cpu.renameToFetchDelay> 1 </o3cpu.renameToFetchDelay>
    <o3cpu.renameToIEWDelay> 2 </o3cpu.renameToIEWDelay>
    <o3cpu.renameToROBDelay> 1 </o3cpu.renameToROBDelay>
    <o3cpu.renameWidth> 8 </o3cpu.renameWidth>
    <o3cpu.smtNumFetchingThreads> 1 </o3cpu.smtNumFetchingThreads>
    <o3cpu.squashWidth> 8 </o3cpu.squashWidth>
    <o3cpu.wbDepth> 1 </o3cpu.wbDepth>
    <o3cpu.wbWidth> 8 </o3cpu.wbWidth>

    <base.dtb.size> 64 </base.dtb.size>
    <base.itb.size> 64 </base.itb.size>
    <base.max_insts_all_threads> 0 </base.max_insts_all_threads>
    <base.max_insts_any_thread> 0 </base.max_insts_any_thread>
    <base.max_loads_all_threads> 0 </base.max_loads_all_threads>
    <base.max_loads_any_thread> 0 </base.max_loads_any_thread>
    <base.clock> 2.0 Ghz </base.clock>
    <base.function_trace_start> 0 </base.function_trace_start>
    <base.phase> 0 </base.phase>
    <base.progress_interval> 0 </base.progress_interval>
    <base.defer_registration> 0 </base.defer_registration>
    <base.do_checkpoint_insts> 1 </base.do_checkpoint_insts>
    <base.do_statistics_insts> 1 </base.do_statistics_insts>
    <base.function_trace> 0 </base.function_trace>
    <base.id> 0 </base.id>
    <base.cpu_id> 0 </base.cpu_id>
</cpuParams>

<cacheParams>

    <trace_addr> 0 </trace_addr>
    <max_miss_count> 0 </max_miss_count>
    <prefetch_policy> none </prefetch_policy>
    <addr_range.start> 0 </addr_range.start>
    <addr_range.end> -1 </addr_range.end>
    <latency> 1000 </latency>
    <prefetch_latency> 10000 </prefetch_latency>
    <forward_snoops> true </forward_snoops>
    <prefetch_cache_check_push> true </prefetch_cache_check_push>
    <prefetch_data_accesses_only> false </prefetch_data_accesses_only>
    <prefetch_on_access> false </prefetch_on_access>
    <prefetch_past_page> false </prefetch_past_page>
    <prefetch_serial_squash> false </prefetch_serial_squash>
    <prefetch_use_cpu_id> true </prefetch_use_cpu_id>
    <prioritizeRequests> false </prioritizeRequests>
    <two_queue> false </two_queue>
    <assoc> 2 </assoc>
    <block_size> 64 </block_size>
    <hash_delay> 1 </hash_delay>
    <mshrs> 10 </mshrs>
    <prefetch_degree> 1  </prefetch_degree>
    <prefetcher_size> 100 </prefetcher_size>
    <subblock_size> 0 </subblock_size>
    <tgts_per_mshr> 20 </tgts_per_mshr>
    <write_buffers> 8 </write_buffers>
    <size> 0x8000 </size>
    <num_cpus> 1 </num_cpus>
    <is_top_level> false </is_top_level>

</cacheParams>

<busParams>
    <clock> 1.6Ghz </clock>
    <responder_set> false </responder_set>
    <block_size> 64 </block_size>
    <bus_id> 0 </bus_id>
    <header_cycles> 1 </header_cycles>
    <width> 64 </width>
</busParams>

<osParams>
    <osParams.rank.0.numThreads> 4 </osParams.rank.0.numThreads>
    <osParams.rank.1.numThreads> 4 </osParams.rank.1.numThreads>
    <osParams.rank.2.numThreads> 4 </osParams.rank.2.numThreads>
    <osParams.rank.3.numThreads> 4 </osParams.rank.3.numThreads>
    <osParams.rank.4.numThreads> 0 </osParams.rank.4.numThreads>
</osParams>

</param_include>

<sst>

    <!-- Core 0 -->
    <component name=nid0.core0 type=+DerivO3CPU >
        <params include=cpuParams,osParams >
            <base.process.cmd.0> ${M5_EXE} </base.process.cmd.0>
            <physicalMemory.start> 0x00000000 </physicalMemory.start>
            <physicalMemory.end>   0x0fffffff </physicalMemory.end>

        </params>
        <link name=nid0.core0.cpu-dcache port=dcache_port latency=$lat/>
        <link name=nid0.core0.cpu-icache port=icache_port latency=$lat/>
    </component>

    <!-- Core 0 data cache -->
    <component name=nid0.core0.dcache type=+BaseCache >
        <params include=cacheParams>
            <size>65536</size>
            <is_top_level> true </is_top_level>
        </params>
        <link name=nid0.core0.cpu-dcache port=cpu_side latency=$lat />
        <link name=nid0.core0.dcache-bus port=mem_side latency=$lat />
    </component>

    <!-- Core 0 instruction cache -->
    <component name=nid0.core0.icache type=+BaseCache >
        <params include=cacheParams>
            <size>32768</size>
            <is_top_level> true </is_top_level>
        </params>
        <link name=nid0.core0.cpu-icache port=cpu_side latency=$lat />
        <link name=nid0.core0.icache-bus port=mem_side latency=$lat />
    </component>

    <!-- Core 0 L2 bus -->
    <component name=nid0.core0.tol2bus type=+Bus >
        <params include=busParams>
        </params>
        <link name=nid0.core0.dcache-bus port=port latency=$lat />
        <link name=nid0.core0.icache-bus port=port latency=$lat />
        <link name=nid0.core0.L2cache-L2Bus port=port latency=$lat />
    </component>

    <!-- Core 0 L2 cache -->
    <component name=nid0.core0.l2 type=+BaseCache >
        <params include=cacheParams>
            <size>262144</size>
            <assoc> 8 </assoc>
            <latency> 10000 </latency>
        </params>
        <link name=nid0.core0.L2cache-L2Bus port=cpu_side latency=$lat />
        <link name=nid0.core0.L2cache-L3Bus port=mem_side latency=$lat />
    </component>

    <!-- Core 1 -->
    <component name=nid0.core1 type=+DerivO3CPU >
        <params include=cpuParams,osParams >
            <base.process.cmd.0> ${M5_EXE} </base.process.cmd.0>
            <physicalMemory.start> 0x00000000 </physicalMemory.start>
            <physicalMemory.end>   0x0fffffff </physicalMemory.end>
            <base.cpu_id> 1 </base.cpu_id>

        </params>
        <link name=nid0.core1.cpu-dcache port=dcache_port latency=$lat/>
        <link name=nid0.core1.cpu-icache port=icache_port latency=$lat/>
    </component>

    <!-- Core 1 data cache -->
    <component name=nid0.core1.dcache type=+BaseCache >
        <params include=cacheParams>
            <size>65536</size>
            <is_top_level> true </is_top_level>
        </params>
        <link name=nid0.core1.cpu-dcache port=cpu_side latency=$lat />
        <link name=nid0.core1.dcache-bus port=mem_side latency=$lat />
    </component>

    <!-- Core 1 instruction cache -->
    <component name=nid0.core1.icache type=+BaseCache >
        <params include=cacheParams>
            <size>32768</size>
            <is_top_level> true </is_top_level>
        </params>
        <link name=nid0.core1.cpu-icache port=cpu_side latency=$lat />
        <link name=nid0.core1.icache-bus port=mem_side latency=$lat />
    </component>

    <!-- Core 1 L2 bus -->
    <component name=nid0.core1.tol2bus type=+Bus >
        <params include=busParams>
        </params>
        <link name=nid0.core1.dcache-bus port=port latency=$lat />
        <link name=nid0.core1.icache-bus port=port latency=$lat />
        <link name=nid0.core1.L2cache-L2Bus port=port latency=$lat />
    </component>

    <!-- Core 1 L2 cache -->
    <component name=nid0.core1.l2 type=+BaseCache >
        <params include=cacheParams>
            <size>262144</size>
            <assoc> 8 </assoc>
            <latency> 10000 </latency>
        </params>
        <link name=nid0.core1.L2cache-L2Bus port=cpu_side latency=$lat />
        <link name=nid0.core1.L2cache-L3Bus port=mem_side latency=$lat />
    </component>

    <!-- Core 2 -->
    <component name=nid0.core2 type=+DerivO3CPU >
        <params include=cpuParams,osParams >
            <base.process.cmd.0> ${M5_EXE} </base.process.cmd.0>
            <physicalMemory.start> 0x00000000 </physicalMemory.start>
            <physicalMemory.end>   0x0fffffff </physicalMemory.end>
            <base.cpu_id> 2 </base.cpu_id>

        </params>
        <link name=nid0.core2.cpu-dcache port=dcache_port latency=$lat/>
        <link name=nid0.core2.cpu-icache port=icache_port latency=$lat/>
    </component>

    <!-- Core 2 data cache -->
    <component name=nid0.core2.dcache type=+BaseCache >
        <params include=cacheParams>
            <size>65536</size>
            <is_top_level> true </is_top_level>
        </params>
        <link name=nid0.core2.cpu-dcache port=cpu_side latency=$lat />
        <link name=nid0.core2.dcache-bus port=mem_side latency=$lat />
    </component>

    <!-- Core 2 instruction cache -->
    <component name=nid0.core2.icache type=+BaseCache >
        <params include=cacheParams>
            <size>32768</size>
            <is_top_level> true </is_top_level>
        </params>
        <link name=nid0.core2.cpu-icache port=cpu_side latency=$lat />
        <link name=nid0.core2.icache-bus port=mem_side latency=$lat />
    </component>

    <!-- Core 2 L2 bus -->
    <component name=nid0.core2.tol2bus type=+Bus >
        <params include=busParams>
        </params>
        <link name=nid0.core2.dcache-bus port=port latency=$lat />
        <link name=nid0.core2.icache-bus port=port latency=$lat />
        <link name=nid0.core2.L2cache-L2Bus port=port latency=$lat />
    </component>

    <!-- Core 2 L2 cache -->
    <component name=nid0.core2.l2 type=+BaseCache >
        <params include=cacheParams>
            <size>262144</size>
            <assoc> 8 </assoc>
            <latency> 10000 </latency>
        </params>
        <link name=nid0.core2.L2cache-L2Bus port=cpu_side latency=$lat />
        <link name=nid0.core2.L2cache-L3Bus port=mem_side latency=$lat />
    </component>

    <!-- Core 3 -->
    <component name=nid0.core3 type=+DerivO3CPU >
        <params include=cpuParams,osParams >
            <base.process.cmd.0> ${M5_EXE} </base.process.cmd.0>
            <physicalMemory.start> 0x00000000 </physicalMemory.start>
            <physicalMemory.end>   0x0fffffff </physicalMemory.end>
            <base.cpu_id> 3 </base.cpu_id>

        </params>
        <link name=nid0.core3.cpu-dcache port=dcache_port latency=$lat/>
        <link name=nid0.core3.cpu-icache port=icache_port latency=$lat/>
    </component>

    <!-- Core 3 data cache -->
    <component name=nid0.core3.dcache type=+BaseCache >
        <params include=cacheParams>
            <size>65536</size>
            <is_top_level> true </is_top_level>
        </params>
        <link name=nid0.core3.cpu-dcache port=cpu_side latency=$lat />
        <link name=nid0.core3.dcache-bus port=mem_side latency=$lat />
    </component>

    <!-- Core 3 instruction cache -->
    <component name=nid0.core3.icache type=+BaseCache >
        <params include=cacheParams>
            <size>32768</size>
            <is_top_level> true </is_top_level>
        </params>
        <link name=nid0.core3.cpu-icache port=cpu_side latency=$lat />
        <link name=nid0.core3.icache-bus port=mem_side latency=$lat />
    </component>

    <!-- Core 3 L2 bus -->
    <component name=nid0.core3.tol2bus type=+Bus >
        <params include=busParams>
        </params>
        <link name=nid0.core3.dcache-bus port=port latency=$lat />
        <link name=nid0.core3.icache-bus port=port latency=$lat />
        <link name=nid0.core3.L2cache-L2Bus port=port latency=$lat />
    </component>

    <!-- Core 3 L2 cache -->
    <component name=nid0.core3.l2 type=+BaseCache >
        <params include=cacheParams>
            <size>262144</size>
            <assoc> 8 </assoc>
            <latency> 10000 </latency>
        </params>
        <link name=nid0.core3.L2cache-L2Bus port=cpu_side latency=$lat />
        <link name=nid0.core3.L2cache-L3Bus port=mem_side latency=$lat />
    </component>

    <!-- L3 bus -->
    <component name=nid0.tol3bus type=+Bus >
        <params include=busParams>
        </params>
        <link name=nid0.core0.L2cache-L3Bus port=port latency=$lat />
        <link name=nid0.core1.L2cache-L3Bus port=port latency=$lat />
        <link name=nid0.core2.L2cache-L3Bus port=port latency=$lat />
        <link name=nid0.core3.L2cache-L3Bus port=port latency=$lat />
        <link name=nid0.L3cache-L3Bus port=port latency=$lat />
    </component>

    <!-- L3 cache -->
    <component name=nid0.l3 type=+BaseCache >
        <params include=cacheParams>
            <size>8388608</size>
            <assoc> 8 </assoc>
            <latency> 10000 </latency>
            <mshrs> 20 </mshrs>
            <tgts_per_mshr> 12 </tgts_per_mshr>
            <link.0.name> socket2-L3-MemBus </link.0.name>
            <link.0.portName> mem_side </link.0.portName>
            <link.0.snoopOut> false </link.0.snoopOut>
            <link.0.snoopIn> true </link.0.snoopIn>
        </params>
        <link name=nid0.L3cache-L3Bus port=cpu_side latency=$lat />
    </component>
</sst>
