
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117224                       # Number of seconds simulated
sim_ticks                                117224134916                       # Number of ticks simulated
final_tick                               1168570114908                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  96410                       # Simulator instruction rate (inst/s)
host_op_rate                                   121746                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3441513                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908304                       # Number of bytes of host memory used
host_seconds                                 34061.81                       # Real time elapsed on the host
sim_insts                                  3283909409                       # Number of instructions simulated
sim_ops                                    4146877132                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       511360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1093504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1950336                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3560064                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1590144                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1590144                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3995                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8543                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15237                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27813                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12423                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12423                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16379                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      4362242                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14195                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9328318                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        10919                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16637666                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                30369719                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16379                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14195                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        10919                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              41493                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13564988                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13564988                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13564988                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16379                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      4362242                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14195                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9328318                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        10919                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16637666                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               43934707                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140725253                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23670923                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19391900                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2006351                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9656297                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9356158                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2422308                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92325                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    105039443                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             127055034                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23670923                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11778466                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27526935                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6005557                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3669349                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12288331                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1567674                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140217639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.108741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.533499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       112690704     80.37%     80.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2220350      1.58%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3773642      2.69%     84.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2194144      1.56%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1717787      1.23%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1515267      1.08%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          926970      0.66%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2324464      1.66%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12854311      9.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140217639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.168207                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.902859                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       104377640                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4841009                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26945912                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        71367                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3981703                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3881243                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     153151945                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1204                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3981703                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       104902906                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         598866                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3343959                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26474948                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       915250                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152115766                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         93274                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       528750                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    214762707                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    707691098                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    707691098                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        42772332                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34227                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17140                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2665413                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14127717                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7224604                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        69976                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1641698                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         147133750                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34228                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        138132317                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        87751                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21888386                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48529310                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           52                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140217639                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.985128                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.546701                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83853996     59.80%     59.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21635344     15.43%     75.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11646165      8.31%     83.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8654558      6.17%     89.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8438511      6.02%     95.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3122316      2.23%     97.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2370630      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       317387      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       178732      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140217639                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         123332     28.09%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        163980     37.35%     65.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151743     34.56%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116589151     84.40%     84.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1870036      1.35%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12456453      9.02%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7199590      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     138132317                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.981574                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             439055                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003179                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    417009073                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    169056598                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135183956                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138571372                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       281877                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2951910                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       117581                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3981703                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         401163                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53466                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    147167978                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       762397                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14127717                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7224604                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17140                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         43251                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1153725                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066914                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2220639                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135980448                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12144747                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2151863                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19344117                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19244935                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7199370                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.966283                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135184017                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135183956                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79929140                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221419909                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.960623                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360984                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23904057                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2023282                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136235936                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.904784                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.713678                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     86385502     63.41%     63.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24023640     17.63%     81.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9394425      6.90%     87.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4944581      3.63%     91.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4208549      3.09%     94.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2025896      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       948716      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1475069      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2829558      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136235936                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2829558                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280574587                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          298319823                       # The number of ROB writes
system.switch_cpus0.timesIdled                  23588                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 507614                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.407253                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.407253                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.710605                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.710605                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611500080                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188745185                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142984690                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140725253                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21785068                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17960266                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1934639                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8760819                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8339797                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2280016                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85323                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    105883306                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             119703554                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21785068                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10619813                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25002543                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5757144                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3323294                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12284143                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1601304                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    137999272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.064757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.485330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       112996729     81.88%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1300466      0.94%     82.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1843840      1.34%     84.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2408990      1.75%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2702154      1.96%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2016558      1.46%     89.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1160409      0.84%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1694291      1.23%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11875835      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    137999272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.154806                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.850619                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       104711970                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4886002                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24553499                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        57911                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3789889                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3478307                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          244                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     144394553                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1305                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3789889                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       105441085                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1043871                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2536364                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23885114                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1302942                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     143438764                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          795                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        262522                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       538790                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          584                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    200025383                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    670109461                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    670109461                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163252833                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        36772550                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37889                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21952                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3939831                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13619522                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7082215                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       117110                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1545118                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         139447862                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37845                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        130374932                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25811                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20249323                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47958155                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5969                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    137999272                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.944751                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.505347                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82850277     60.04%     60.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22198195     16.09%     76.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12294466      8.91%     85.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7948558      5.76%     90.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7292462      5.28%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2907273      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1762607      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       503196      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       242238      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    137999272                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          62622     22.73%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         91805     33.32%     56.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       121058     43.94%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    109451178     83.95%     83.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1994805      1.53%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15937      0.01%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11885885      9.12%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7027127      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     130374932                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.926450                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             275485                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002113                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    399050432                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    159735355                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    127904221                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     130650417                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       320685                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2845981                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          122                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          325                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       176412                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           64                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3789889                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         787295                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       107589                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    139485707                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1326470                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13619522                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7082215                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21907                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         81950                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          325                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1133342                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1099715                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2233057                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    128631520                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11724685                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1743412                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18750372                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18019940                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7025687                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.914061                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             127904516                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            127904221                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         74927211                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        203558548                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.908893                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368087                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95610586                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    117509081                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21984633                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31876                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1966448                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134209383                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.875565                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.682942                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86579900     64.51%     64.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22899478     17.06%     81.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8992413      6.70%     88.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4631626      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4036758      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1939399      1.45%     96.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1680802      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       790996      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2658011      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134209383                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95610586                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     117509081                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17679344                       # Number of memory references committed
system.switch_cpus1.commit.loads             10773541                       # Number of loads committed
system.switch_cpus1.commit.membars              15938                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16853055                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        105918943                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2397654                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2658011                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           271045086                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          282777358                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45095                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2725981                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95610586                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            117509081                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95610586                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.471858                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.471858                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.679413                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.679413                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       579608324                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      177458423                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      135292813                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31876                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               140725253                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22660021                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18680720                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1878943                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8793366                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8448235                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2375393                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85223                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    101744013                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             125074964                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22660021                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10823628                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26567477                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6069594                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5581718                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11790414                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1529868                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    138055613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.104032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.546315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111488136     80.76%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2720849      1.97%     82.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2317701      1.68%     84.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2322241      1.68%     86.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2224476      1.61%     87.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1076425      0.78%     88.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          747747      0.54%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1935976      1.40%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13222062      9.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    138055613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.161023                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.888788                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       100621482                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6942674                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26225925                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       109448                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4156083                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3632807                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6326                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     150933736                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        50039                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4156083                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       101128041                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4556426                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1244469                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25815790                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1154793                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     149529547                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          417                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        409776                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       607483                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         3843                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    209177513                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    696934784                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    696934784                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    164570606                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        44606885                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        31770                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16105                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3770301                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14877583                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7734530                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       308301                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1710667                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         145736926                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31770                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        135917356                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       103302                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     24527581                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     56272038                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          438                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    138055613                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.984512                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.583234                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     82061274     59.44%     59.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23143996     16.76%     76.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11640350      8.43%     84.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7627478      5.52%     90.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6760540      4.90%     95.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2647337      1.92%     96.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2985377      2.16%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1094969      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        94292      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    138055613                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         956211     74.57%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     74.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        156470     12.20%     86.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       169552     13.22%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    112235184     82.58%     82.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1958701      1.44%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15665      0.01%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14022064     10.32%     94.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7685742      5.65%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     135917356                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.965835                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1282233                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009434                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    411275858                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    170296942                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    131916163                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     137199589                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       191410                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2908782                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          853                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          679                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       145042                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          589                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4156083                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3867739                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       271584                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    145768696                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1166226                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14877583                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7734530                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16104                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        221415                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        13043                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          679                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1107540                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1064552                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2172092                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    133615392                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13786235                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2301962                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21470733                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18841462                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7684498                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.949477                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             131921695                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            131916163                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         79570766                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        216064706                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.937402                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368273                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97838332                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    119768267                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     26009468                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31332                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1900342                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    133899530                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.894464                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.711700                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     85890746     64.15%     64.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22006477     16.44%     80.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10553894      7.88%     88.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4707745      3.52%     91.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3693365      2.76%     94.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1497220      1.12%     95.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1531564      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1066329      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2952190      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    133899530                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97838332                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     119768267                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19558289                       # Number of memory references committed
system.switch_cpus2.commit.loads             11968801                       # Number of loads committed
system.switch_cpus2.commit.membars              15666                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17190314                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107757730                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2359490                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2952190                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           276725075                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          295711909                       # The number of ROB writes
system.switch_cpus2.timesIdled                  50854                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2669640                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97838332                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            119768267                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97838332                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.438345                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.438345                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.695244                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.695244                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       603733234                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      181988772                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      142459596                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31332                       # number of misc regfile writes
system.l20.replacements                          4010                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          315446                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14250                       # Sample count of references to valid blocks.
system.l20.avg_refs                         22.136561                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          480.919648                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.791151                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1857.478657                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             2.903538                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7883.907006                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.046965                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001444                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.181394                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000284                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.769913                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        28989                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  28989                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9460                       # number of Writeback hits
system.l20.Writeback_hits::total                 9460                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        28989                       # number of demand (read+write) hits
system.l20.demand_hits::total                   28989                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        28989                       # number of overall hits
system.l20.overall_hits::total                  28989                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3995                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4010                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3995                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4010                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3995                       # number of overall misses
system.l20.overall_misses::total                 4010                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4086402                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1121705074                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1125791476                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4086402                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1121705074                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1125791476                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4086402                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1121705074                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1125791476                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        32984                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              32999                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9460                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9460                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        32984                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               32999                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        32984                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              32999                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.121119                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.121519                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.121119                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.121519                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.121119                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.121519                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 272426.800000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 280777.240050                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 280746.003990                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 272426.800000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 280777.240050                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 280746.003990                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 272426.800000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 280777.240050                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 280746.003990                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2592                       # number of writebacks
system.l20.writebacks::total                     2592                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3995                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4010                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3995                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4010                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3995                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4010                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3158064                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    874325107                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    877483171                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3158064                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    874325107                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    877483171                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3158064                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    874325107                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    877483171                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.121119                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.121519                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.121119                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.121519                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.121119                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.121519                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 210537.600000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 218854.845307                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 218823.733416                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 210537.600000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 218854.845307                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 218823.733416                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 210537.600000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 218854.845307                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 218823.733416                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8556                       # number of replacements
system.l21.tagsinuse                     10239.962558                       # Cycle average of tags in use
system.l21.total_refs                          550213                       # Total number of references to valid blocks.
system.l21.sampled_refs                         18796                       # Sample count of references to valid blocks.
system.l21.avg_refs                         29.272877                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          575.345518                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.975569                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3707.644159                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5948.997311                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.056186                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000779                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.362075                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.580957                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999996                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        41776                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  41776                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           24434                       # number of Writeback hits
system.l21.Writeback_hits::total                24434                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        41776                       # number of demand (read+write) hits
system.l21.demand_hits::total                   41776                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        41776                       # number of overall hits
system.l21.overall_hits::total                  41776                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8534                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8547                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            9                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  9                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8543                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8556                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8543                       # number of overall misses
system.l21.overall_misses::total                 8556                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3035218                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2341748141                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2344783359                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      2034464                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      2034464                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3035218                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2343782605                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2346817823                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3035218                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2343782605                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2346817823                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        50310                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              50323                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        24434                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            24434                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            9                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        50319                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               50332                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        50319                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              50332                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.169628                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.169843                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.169777                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.169991                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.169777                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.169991                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 233478.307692                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 274402.172604                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 274339.927343                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 226051.555556                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 226051.555556                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 233478.307692                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 274351.235514                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 274289.133123                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 233478.307692                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 274351.235514                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 274289.133123                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5724                       # number of writebacks
system.l21.writebacks::total                     5724                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8534                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8547                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            9                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             9                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8543                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8556                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8543                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8556                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2231818                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1813187771                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1815419589                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      1476180                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      1476180                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2231818                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1814663951                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1816895769                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2231818                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1814663951                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1816895769                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.169628                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.169843                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.169777                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.169991                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.169777                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.169991                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 171678.307692                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 212466.342981                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 212404.304317                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       164020                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       164020                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 171678.307692                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 212415.305045                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 212353.409187                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 171678.307692                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 212415.305045                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 212353.409187                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         15247                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          710287                       # Total number of references to valid blocks.
system.l22.sampled_refs                         27535                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.795787                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           29.764925                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     4.995648                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6139.557183                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6113.682245                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002422                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000407                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.499638                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.497533                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        80538                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  80538                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           18156                       # number of Writeback hits
system.l22.Writeback_hits::total                18156                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        80538                       # number of demand (read+write) hits
system.l22.demand_hits::total                   80538                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        80538                       # number of overall hits
system.l22.overall_hits::total                  80538                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        15237                       # number of ReadReq misses
system.l22.ReadReq_misses::total                15247                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        15237                       # number of demand (read+write) misses
system.l22.demand_misses::total                 15247                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        15237                       # number of overall misses
system.l22.overall_misses::total                15247                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2990355                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   4337533231                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     4340523586                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2990355                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   4337533231                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      4340523586                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2990355                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   4337533231                       # number of overall miss cycles
system.l22.overall_miss_latency::total     4340523586                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        95775                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              95785                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        18156                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            18156                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        95775                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               95785                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        95775                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              95785                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.159092                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.159179                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.159092                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.159179                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.159092                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.159179                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 299035.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 284671.079018                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 284680.500164                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 299035.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 284671.079018                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 284680.500164                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 299035.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 284671.079018                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 284680.500164                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4107                       # number of writebacks
system.l22.writebacks::total                     4107                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        15237                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           15247                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        15237                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            15247                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        15237                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           15247                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2370160                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3394085388                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3396455548                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2370160                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3394085388                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3396455548                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2370160                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3394085388                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3396455548                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.159092                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.159179                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.159092                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.159179                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.159092                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.159179                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       237016                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 222752.863950                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 222762.218666                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       237016                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 222752.863950                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 222762.218666                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       237016                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 222752.863950                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 222762.218666                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               460.997283                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012295968                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2195869.778742                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.997283                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024034                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12288316                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12288316                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12288316                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12288316                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12288316                       # number of overall hits
system.cpu0.icache.overall_hits::total       12288316                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4368402                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4368402                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4368402                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4368402                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4368402                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4368402                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12288331                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12288331                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12288331                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12288331                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12288331                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12288331                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 291226.800000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 291226.800000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 291226.800000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 291226.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 291226.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 291226.800000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4210902                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4210902                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4210902                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4210902                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4210902                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4210902                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 280726.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 280726.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 280726.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 280726.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 280726.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 280726.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32984                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162338543                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33240                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4883.831017                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.416234                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.583766                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903970                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096030                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9057940                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9057940                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17114                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17114                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16130789                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16130789                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16130789                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16130789                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84337                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84337                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84337                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84337                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84337                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84337                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8372232456                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8372232456                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8372232456                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8372232456                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8372232456                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8372232456                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9142277                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9142277                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16215126                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16215126                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16215126                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16215126                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009225                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009225                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005201                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005201                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005201                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005201                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 99271.167530                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 99271.167530                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 99271.167530                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 99271.167530                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 99271.167530                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 99271.167530                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9460                       # number of writebacks
system.cpu0.dcache.writebacks::total             9460                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51353                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51353                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51353                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51353                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51353                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51353                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32984                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32984                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32984                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32984                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32984                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32984                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3046243394                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3046243394                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3046243394                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3046243394                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3046243394                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3046243394                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92355.184150                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 92355.184150                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 92355.184150                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92355.184150                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 92355.184150                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92355.184150                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996144                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009145921                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2034568.389113                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996144                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12284126                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12284126                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12284126                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12284126                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12284126                       # number of overall hits
system.cpu1.icache.overall_hits::total       12284126                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3989284                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3989284                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3989284                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3989284                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3989284                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3989284                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12284143                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12284143                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12284143                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12284143                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12284143                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12284143                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 234663.764706                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 234663.764706                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 234663.764706                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 234663.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 234663.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 234663.764706                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3143318                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3143318                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3143318                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3143318                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3143318                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3143318                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 241793.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 241793.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 241793.692308                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 241793.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 241793.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 241793.692308                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50319                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171119344                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50575                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3383.476896                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.277198                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.722802                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911239                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088761                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8728941                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8728941                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6869850                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6869850                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16807                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16807                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15938                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15938                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15598791                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15598791                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15598791                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15598791                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       144901                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       144901                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3090                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3090                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       147991                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        147991                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       147991                       # number of overall misses
system.cpu1.dcache.overall_misses::total       147991                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  17870372914                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  17870372914                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    712675210                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    712675210                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18583048124                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18583048124                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18583048124                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18583048124                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8873842                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8873842                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6872940                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6872940                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16807                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16807                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15938                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15938                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15746782                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15746782                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15746782                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15746782                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016329                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016329                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000450                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000450                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009398                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009398                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009398                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009398                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 123328.154492                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 123328.154492                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 230639.226537                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 230639.226537                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 125568.771912                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 125568.771912                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 125568.771912                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 125568.771912                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       956372                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       239093                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24434                       # number of writebacks
system.cpu1.dcache.writebacks::total            24434                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        94591                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        94591                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3081                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3081                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        97672                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        97672                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        97672                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        97672                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50310                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50310                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50319                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50319                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50319                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50319                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5147309748                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5147309748                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      2109164                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      2109164                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5149418912                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5149418912                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5149418912                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5149418912                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005669                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005669                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003196                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003196                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003196                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003196                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 102311.861419                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102311.861419                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 234351.555556                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 234351.555556                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 102335.477891                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102335.477891                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 102335.477891                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102335.477891                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               549.987138                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1005404374                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1828007.952727                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.987138                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.016005                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.881390                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11790402                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11790402                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11790402                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11790402                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11790402                       # number of overall hits
system.cpu2.icache.overall_hits::total       11790402                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           12                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           12                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           12                       # number of overall misses
system.cpu2.icache.overall_misses::total           12                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3744580                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3744580                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3744580                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3744580                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3744580                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3744580                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11790414                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11790414                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11790414                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11790414                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11790414                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11790414                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 312048.333333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 312048.333333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 312048.333333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 312048.333333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 312048.333333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 312048.333333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3073355                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3073355                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3073355                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3073355                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3073355                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3073355                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 307335.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 307335.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 307335.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 307335.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 307335.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 307335.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 95775                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               189782522                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 96031                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1976.263103                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.649464                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.350536                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916599                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083401                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10705136                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10705136                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7557958                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7557958                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15971                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15971                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15666                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15666                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18263094                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18263094                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18263094                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18263094                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       402906                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       402906                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           95                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       403001                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        403001                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       403001                       # number of overall misses
system.cpu2.dcache.overall_misses::total       403001                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  43353592798                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  43353592798                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     12886406                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     12886406                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  43366479204                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  43366479204                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  43366479204                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  43366479204                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11108042                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11108042                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7558053                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7558053                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15971                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15971                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15666                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15666                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18666095                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18666095                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18666095                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18666095                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.036272                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.036272                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000013                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021590                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021590                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.021590                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021590                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 107602.251637                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107602.251637                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 135646.378947                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 135646.378947                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 107608.862519                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 107608.862519                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 107608.862519                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 107608.862519                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18156                       # number of writebacks
system.cpu2.dcache.writebacks::total            18156                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       307131                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       307131                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           95                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       307226                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       307226                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       307226                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       307226                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        95775                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        95775                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        95775                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        95775                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        95775                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        95775                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9861157925                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9861157925                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9861157925                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9861157925                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9861157925                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9861157925                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008622                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008622                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005131                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005131                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005131                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005131                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 102961.711564                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 102961.711564                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 102961.711564                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 102961.711564                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 102961.711564                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 102961.711564                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
