Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_27 -L axis_dwidth_converter_v1_1_26 -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot middleware_tb_behav xil_defaultlib.middleware_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'prog_full_thresh' [E:/2022jcs/area_competition/encoder_top/encoder_top.srcs/sources_1/imports/new/encoder.v:165]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'prog_full_thresh' [E:/2022jcs/area_competition/encoder_top/encoder_top.srcs/sources_1/imports/new/encoder.v:179]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'prog_full_thresh' [E:/2022jcs/area_competition/encoder_top/encoder_top.srcs/sources_1/imports/new/encoder.v:193]
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 256 for port 's_axis_tdata' [E:/2022jcs/area_competition/encoder_top/encoder_top.srcs/sources_1/imports/new/encoder.v:223]
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 128 for port 's_axis_tdata' [E:/2022jcs/area_competition/encoder_top/encoder_top.srcs/sources_1/imports/new/encoder.v:239]
WARNING: [VRFC 10-5021] port 'prog_full_thresh' is not connected on this instance [E:/2022jcs/area_competition/encoder_top/encoder_top.srcs/sources_1/imports/new/top.v:58]
WARNING: [VRFC 10-5021] port 'prog_full_thresh' is not connected on this instance [E:/2022jcs/area_competition/encoder_top/encoder_top.srcs/sources_1/imports/new/top.v:80]
WARNING: [VRFC 10-5021] port 's_axis_tlast' is not connected on this instance [E:/2022jcs/area_competition/encoder_top/encoder_top.srcs/sources_1/imports/new/top.v:100]
WARNING: [VRFC 10-5021] port 's_axis_tlast' is not connected on this instance [E:/2022jcs/area_competition/encoder_top/encoder_top.srcs/sources_1/imports/new/top.v:120]
WARNING: [VRFC 10-5021] port 's_axis_tlast' is not connected on this instance [E:/2022jcs/area_competition/encoder_top/encoder_top.srcs/sources_1/imports/new/top.v:141]
WARNING: [VRFC 10-5021] port 's_axis_tlast' is not connected on this instance [E:/2022jcs/area_competition/encoder_top/encoder_top.srcs/sources_1/imports/new/encoder.v:53]
WARNING: [VRFC 10-5021] port 's_axis_tlast' is not connected on this instance [E:/2022jcs/area_competition/encoder_top/encoder_top.srcs/sources_1/imports/new/encoder.v:73]
WARNING: [VRFC 10-5021] port 's_axis_tlast' is not connected on this instance [E:/2022jcs/area_competition/encoder_top/encoder_top.srcs/sources_1/imports/new/encoder.v:92]
WARNING: [VRFC 10-5021] port 's_axis_tlast' is not connected on this instance [E:/2022jcs/area_competition/encoder_top/encoder_top.srcs/sources_1/imports/new/back_top.v:59]
WARNING: [VRFC 10-5021] port 's_axis_tlast' is not connected on this instance [E:/2022jcs/area_competition/encoder_top/encoder_top.srcs/sources_1/imports/new/back_top.v:76]
WARNING: [VRFC 10-5021] port 's_axis_tlast' is not connected on this instance [E:/2022jcs/area_competition/encoder_top/encoder_top.srcs/sources_1/imports/new/back_top.v:92]
WARNING: [VRFC 10-3705] select index 9 into 'axi_awaddr' is out of bounds [E:/2022jcs/area_competition/encoder_top/encoder_top.srcs/sources_1/new/middleware.v:468]
WARNING: [VRFC 10-3705] select index 9 into 'axi_araddr' is out of bounds [E:/2022jcs/area_competition/encoder_top/encoder_top.srcs/sources_1/new/middleware.v:1698]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
