# This Makefile automates the build process for a project

# Set variables
CC=g++
CFLAGS=-c -Wall

# Define dependencies
SOURCES= main.cpp func1.cpp func2.cpp
OBJECTS= $(SOURCES:.cpp=.o)
EXECUTABLE= output

# Define rules and commands
all: $(SOURCES) $(EXECUTABLE)

$(EXECUTABLE): $(OBJECTS)
	$(CC) $(OBJECTS) -o $@

.cpp.o:
	$(CC) $(CFLAGS) $< -o $@

clean:
	rm -rf *o $(EXECUTABLE)

# PHONY targets
.PHONY: all clean