//==================================================
// This file contains the Excluded objects
// Generated By User: winnimui
// Format Version: 2
// Date: Tue May  2 18:03:07 2023
// ExclMode: default
//==================================================
CHECKSUM: "2439288616 3676833729"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcs_debug_inf.uRDPCS_DEBUG_CLOCK_mux1_1.uaticlk_mux2
Toggle 0to1 clk_i [1] "net clk_i[1:0]"
Toggle 1to0 clk_i [1] "net clk_i[1:0]"
CHECKSUM: "2439288616 3676833729"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcs_debug_inf.uRDPCS_DEBUG_CLOCK_mux1_0.uaticlk_mux2
Toggle 0to1 clk_i [1] "net clk_i[1:0]"
Toggle 1to0 clk_i [1] "net clk_i[1:0]"
CHECKSUM: "2439288616 3676833729"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcs_debug_inf.uRDPCS_DEBUG_CLOCK_mux1_5.uaticlk_mux2
Toggle 0to1 clk_i [1] "net clk_i[1:0]"
Toggle 1to0 clk_i [1] "net clk_i[1:0]"
CHECKSUM: "2439288616 3676833729"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcs_debug_inf.uRDPCS_DEBUG_CLOCK_mux1_2.uaticlk_mux2
Toggle 0to1 clk_i [1] "net clk_i[1:0]"
Toggle 1to0 clk_i [1] "net clk_i[1:0]"
CHECKSUM: "2159980380 883975564"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcs_debug_inf.uRDPCS_test_debug_clock_mux_3_1
Toggle 0to1 I1 "net I1"
Toggle 1to0 I1 "net I1"
CHECKSUM: "2718049582 1788305148"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcs_debug_inf
ANNOTATION: " clock shouldn't toggle when debug_en = 0 "
Condition 2 "2940925445" "(rdpcs_debug_en_RDPCS_test_debug_clock && (RDPCS_DCIO_TEST_CLK_DIV_RDPCS_test_debug_clock != 2'b0)) 1 -1" (1 "01")
ANNOTATION: " impossible "
Condition 2 "2940925445" "(rdpcs_debug_en_RDPCS_test_debug_clock && (RDPCS_DCIO_TEST_CLK_DIV_RDPCS_test_debug_clock != 2'b0)) 1 -1" (2 "10")
CHECKSUM: "2159980380 883975564"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcs_debug_inf.uRDPCS_DEBUG_CLOCK_mux1_7
Toggle 0to1 I1 "net I1"
Toggle 1to0 I1 "net I1"
CHECKSUM: "2159980380 883975564"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcs_debug_inf.uRDPCS_DEBUG_CLOCK_mux1_6
Toggle 0to1 I1 "net I1"
Toggle 1to0 I1 "net I1"
CHECKSUM: "2159980380 883975564"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcs_debug_inf.uRDPCS_DEBUG_CLOCK_mux1_5
Toggle 0to1 I1 "net I1"
Toggle 1to0 I1 "net I1"
CHECKSUM: "2159980380 883975564"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcs_debug_inf.uRDPCS_DEBUG_CLOCK_mux1_4
Toggle 0to1 I1 "net I1"
Toggle 1to0 I1 "net I1"
CHECKSUM: "2159980380 883975564"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcs_debug_inf.uRDPCS_DEBUG_CLOCK_mux1_3
Toggle 0to1 I1 "net I1"
Toggle 1to0 I1 "net I1"
CHECKSUM: "2159980380 883975564"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcs_debug_inf.uRDPCS_DEBUG_CLOCK_mux1_2
Toggle 0to1 I1 "net I1"
Toggle 1to0 I1 "net I1"
CHECKSUM: "2159980380 883975564"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcs_debug_inf.uRDPCS_DEBUG_CLOCK_mux1_1
Toggle 0to1 I1 "net I1"
Toggle 1to0 I1 "net I1"
CHECKSUM: "2159980380 883975564"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcs_debug_inf.uRDPCS_DEBUG_CLOCK_mux1_0
Toggle 0to1 I1 "net I1"
Toggle 1to0 I1 "net I1"
CHECKSUM: "2439288616 3676833729"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcs_debug_inf.uRDPCS_DEBUG_CLOCK_mux1_7.uaticlk_mux2
Toggle 0to1 clk_i [1] "net clk_i[1:0]"
Toggle 1to0 clk_i [1] "net clk_i[1:0]"
CHECKSUM: "2439288616 3676833729"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcs_debug_inf.uRDPCS_DEBUG_CLOCK_mux1_3.uaticlk_mux2
Toggle 0to1 clk_i [1] "net clk_i[1:0]"
Toggle 1to0 clk_i [1] "net clk_i[1:0]"
CHECKSUM: "2439288616 3676833729"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcs_debug_inf.uRDPCS_DEBUG_CLOCK_mux1_4.uaticlk_mux2
Toggle 0to1 clk_i [1] "net clk_i[1:0]"
Toggle 1to0 clk_i [1] "net clk_i[1:0]"
CHECKSUM: "2439288616 3676833729"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcs_debug_inf.uRDPCS_test_debug_clock_mux_3_1.uaticlk_mux2
Toggle 0to1 clk_i [1] "net clk_i[1:0]"
Toggle 1to0 clk_i [1] "net clk_i[1:0]"
CHECKSUM: "2439288616 3676833729"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcs_debug_inf.uRDPCS_DEBUG_CLOCK_mux1_6.uaticlk_mux2
Toggle 0to1 clk_i [1] "net clk_i[1:0]"
Toggle 1to0 clk_i [1] "net clk_i[1:0]"
CHECKSUM: "2718049582 3324926020"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcs_debug_inf
ANNOTATION: "default unreachable"
Block 50 "2896746753" "RDPCS_DBG_test_debug_data_out_final = 8'b0;"
CHECKSUM: "2718049582 3414717134"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcs_debug_inf
Toggle 1to0 rdpcs_32to40_packer_debug_data_out [30] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_out [30] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_out [29] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_out [29] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_out [28] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_out [28] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_out [27] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_out [27] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_out [26] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_out [26] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_out [25] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_out [25] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_out [24] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_out [24] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_out [23] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_out [23] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_out [22] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_out [22] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_out [21] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_out [21] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_out [20] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_out [20] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_out [19] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_out [19] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_out [18] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_out [18] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_out [17] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_out [17] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_out [16] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_out [16] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_out [15] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_out [15] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_out [14] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_out [14] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_out [13] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_out [13] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_out [12] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_out [12] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_out [11] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_out [11] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_out [10] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_out [10] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_out [9] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_out [9] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_out [31] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_out [31] "net rdpcs_32to40_packer_debug_data_out[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_in [30] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_in [30] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_in [29] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_in [29] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_in [28] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_in [28] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_in [27] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_in [27] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_in [26] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_in [26] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_in [25] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_in [25] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_in [24] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_in [24] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_in [23] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_in [23] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_in [22] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_in [22] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_in [21] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_in [21] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_in [20] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_in [20] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_in [19] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_in [19] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_in [18] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_in [18] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_in [17] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_in [17] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_in [16] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_in [16] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_in [15] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_in [15] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_in [14] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_in [14] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_in [13] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_in [13] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_in [12] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_in [12] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_in [11] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_in [11] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_in [10] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_in [10] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_in [9] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_in [9] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 1to0 rdpcs_32to40_packer_debug_data_in [31] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_32to40_packer_debug_data_in [31] "net rdpcs_32to40_packer_debug_data_in[31:0]"
Toggle 1to0 rdpcs_debug_en_RDPCS_test_debug_clock_div4 "net rdpcs_debug_en_RDPCS_test_debug_clock_div4"
Toggle 0to1 rdpcs_debug_en_RDPCS_test_debug_clock_div4 "net rdpcs_debug_en_RDPCS_test_debug_clock_div4"
Toggle RDPCS_test_debug_clock_div_temp "net RDPCS_test_debug_clock_div_temp[1:0]"
Toggle 1to0 rdpcs_debug_en_RDPCS_test_debug_clock_div2 "net rdpcs_debug_en_RDPCS_test_debug_clock_div2"
Toggle 0to1 rdpcs_debug_en_RDPCS_test_debug_clock_div2 "net rdpcs_debug_en_RDPCS_test_debug_clock_div2"
Toggle 1to0 CBUS_SLAVE_debug_data [18] "net CBUS_SLAVE_debug_data[23:0]"
Toggle 0to1 CBUS_SLAVE_debug_data [18] "net CBUS_SLAVE_debug_data[23:0]"
Toggle 1to0 CBUS_SLAVE_debug_data [17] "net CBUS_SLAVE_debug_data[23:0]"
Toggle 0to1 CBUS_SLAVE_debug_data [17] "net CBUS_SLAVE_debug_data[23:0]"
Toggle 1to0 CBUS_SLAVE_debug_data [16] "net CBUS_SLAVE_debug_data[23:0]"
Toggle 0to1 CBUS_SLAVE_debug_data [16] "net CBUS_SLAVE_debug_data[23:0]"
Toggle 1to0 CBUS_SLAVE_debug_data [23] "net CBUS_SLAVE_debug_data[23:0]"
Toggle 0to1 CBUS_SLAVE_debug_data [23] "net CBUS_SLAVE_debug_data[23:0]"
Toggle 1to0 CBUS_SLAVE_debug_data [22] "net CBUS_SLAVE_debug_data[23:0]"
Toggle 0to1 CBUS_SLAVE_debug_data [22] "net CBUS_SLAVE_debug_data[23:0]"
Toggle 1to0 CBUS_SLAVE_debug_data [21] "net CBUS_SLAVE_debug_data[23:0]"
Toggle 0to1 CBUS_SLAVE_debug_data [21] "net CBUS_SLAVE_debug_data[23:0]"
Toggle 1to0 CBUS_SLAVE_debug_data [20] "net CBUS_SLAVE_debug_data[23:0]"
Toggle 0to1 CBUS_SLAVE_debug_data [20] "net CBUS_SLAVE_debug_data[23:0]"
Toggle 1to0 CBUS_SLAVE_debug_data [2] "net CBUS_SLAVE_debug_data[23:0]"
Toggle 0to1 CBUS_SLAVE_debug_data [2] "net CBUS_SLAVE_debug_data[23:0]"
Toggle 1to0 tx_fifo_wrclk_dbg [30] "net tx_fifo_wrclk_dbg[31:0]"
Toggle 0to1 tx_fifo_wrclk_dbg [30] "net tx_fifo_wrclk_dbg[31:0]"
Toggle 1to0 tx_fifo_wrclk_dbg [29] "net tx_fifo_wrclk_dbg[31:0]"
Toggle 0to1 tx_fifo_wrclk_dbg [29] "net tx_fifo_wrclk_dbg[31:0]"
Toggle 1to0 tx_fifo_wrclk_dbg [28] "net tx_fifo_wrclk_dbg[31:0]"
Toggle 0to1 tx_fifo_wrclk_dbg [28] "net tx_fifo_wrclk_dbg[31:0]"
Toggle 1to0 tx_fifo_wrclk_dbg [27] "net tx_fifo_wrclk_dbg[31:0]"
Toggle 0to1 tx_fifo_wrclk_dbg [27] "net tx_fifo_wrclk_dbg[31:0]"
Toggle 1to0 tx_fifo_wrclk_dbg [26] "net tx_fifo_wrclk_dbg[31:0]"
Toggle 0to1 tx_fifo_wrclk_dbg [26] "net tx_fifo_wrclk_dbg[31:0]"
Toggle 1to0 tx_fifo_wrclk_dbg [25] "net tx_fifo_wrclk_dbg[31:0]"
Toggle 0to1 tx_fifo_wrclk_dbg [25] "net tx_fifo_wrclk_dbg[31:0]"
Toggle 1to0 tx_fifo_wrclk_dbg [31] "net tx_fifo_wrclk_dbg[31:0]"
Toggle 0to1 tx_fifo_wrclk_dbg [31] "net tx_fifo_wrclk_dbg[31:0]"
Toggle 1to0 rdpcs_1to2_packer_debug_data_in [3] "net rdpcs_1to2_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_1to2_packer_debug_data_in [3] "net rdpcs_1to2_packer_debug_data_in[31:0]"
Toggle 1to0 rdpcs_1to2_packer_debug_data_in [2] "net rdpcs_1to2_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_1to2_packer_debug_data_in [2] "net rdpcs_1to2_packer_debug_data_in[31:0]"
Toggle 1to0 rdpcs_1to2_packer_debug_data_in [1] "net rdpcs_1to2_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_1to2_packer_debug_data_in [1] "net rdpcs_1to2_packer_debug_data_in[31:0]"
Toggle 1to0 rdpcs_1to2_packer_debug_data_in [9] "net rdpcs_1to2_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_1to2_packer_debug_data_in [9] "net rdpcs_1to2_packer_debug_data_in[31:0]"
Toggle 1to0 rdpcs_1to2_packer_debug_data_in [8] "net rdpcs_1to2_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_1to2_packer_debug_data_in [8] "net rdpcs_1to2_packer_debug_data_in[31:0]"
Toggle 1to0 rdpcs_1to2_packer_debug_data_in [7] "net rdpcs_1to2_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_1to2_packer_debug_data_in [7] "net rdpcs_1to2_packer_debug_data_in[31:0]"
Toggle 1to0 rdpcs_1to2_packer_debug_data_in [31] "net rdpcs_1to2_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_1to2_packer_debug_data_in [31] "net rdpcs_1to2_packer_debug_data_in[31:0]"
Toggle 1to0 rdpcs_1to2_packer_debug_data_in [30] "net rdpcs_1to2_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_1to2_packer_debug_data_in [30] "net rdpcs_1to2_packer_debug_data_in[31:0]"
Toggle 1to0 rdpcs_1to2_packer_debug_data_in [4] "net rdpcs_1to2_packer_debug_data_in[31:0]"
Toggle 0to1 rdpcs_1to2_packer_debug_data_in [4] "net rdpcs_1to2_packer_debug_data_in[31:0]"
Toggle 1to0 cr_intf_debug_data0 [7] "net cr_intf_debug_data0[31:0]"
Toggle 0to1 cr_intf_debug_data0 [7] "net cr_intf_debug_data0[31:0]"
Toggle 1to0 cr_intf_debug_data0 [6] "net cr_intf_debug_data0[31:0]"
Toggle 0to1 cr_intf_debug_data0 [6] "net cr_intf_debug_data0[31:0]"
Toggle 1to0 cr_intf_debug_data0 [5] "net cr_intf_debug_data0[31:0]"
Toggle 0to1 cr_intf_debug_data0 [5] "net cr_intf_debug_data0[31:0]"
Toggle 1to0 cr_intf_debug_data0 [4] "net cr_intf_debug_data0[31:0]"
Toggle 0to1 cr_intf_debug_data0 [4] "net cr_intf_debug_data0[31:0]"
Toggle 1to0 cr_intf_debug_data0 [3] "net cr_intf_debug_data0[31:0]"
Toggle 0to1 cr_intf_debug_data0 [3] "net cr_intf_debug_data0[31:0]"
Toggle 1to0 cr_intf_debug_data0 [2] "net cr_intf_debug_data0[31:0]"
Toggle 0to1 cr_intf_debug_data0 [2] "net cr_intf_debug_data0[31:0]"
Toggle 1to0 cr_intf_debug_data0 [1] "net cr_intf_debug_data0[31:0]"
Toggle 0to1 cr_intf_debug_data0 [1] "net cr_intf_debug_data0[31:0]"
Toggle 1to0 cr_intf_debug_data0 [0] "net cr_intf_debug_data0[31:0]"
Toggle 0to1 cr_intf_debug_data0 [0] "net cr_intf_debug_data0[31:0]"
Toggle 1to0 cr_intf_debug_data0 [31] "net cr_intf_debug_data0[31:0]"
Toggle 0to1 cr_intf_debug_data0 [31] "net cr_intf_debug_data0[31:0]"
Toggle 1to0 PGMEM_IP_CTRL_DBG [0] "net PGMEM_IP_CTRL_DBG[6:0]"
Toggle 0to1 PGMEM_IP_CTRL_DBG [0] "net PGMEM_IP_CTRL_DBG[6:0]"
Toggle 1to0 CBUS_MASTER_debug_data [13] "net CBUS_MASTER_debug_data[31:0]"
Toggle 0to1 CBUS_MASTER_debug_data [13] "net CBUS_MASTER_debug_data[31:0]"
Toggle 1to0 tx_fifo_rdclk_dbg [12] "net tx_fifo_rdclk_dbg[31:0]"
Toggle 0to1 tx_fifo_rdclk_dbg [12] "net tx_fifo_rdclk_dbg[31:0]"
Toggle 1to0 tx_fifo_rdclk_dbg [11] "net tx_fifo_rdclk_dbg[31:0]"
Toggle 0to1 tx_fifo_rdclk_dbg [11] "net tx_fifo_rdclk_dbg[31:0]"
Toggle 1to0 tx_fifo_rdclk_dbg [10] "net tx_fifo_rdclk_dbg[31:0]"
Toggle 0to1 tx_fifo_rdclk_dbg [10] "net tx_fifo_rdclk_dbg[31:0]"
Toggle 1to0 tx_fifo_rdclk_dbg [9] "net tx_fifo_rdclk_dbg[31:0]"
Toggle 0to1 tx_fifo_rdclk_dbg [9] "net tx_fifo_rdclk_dbg[31:0]"
Toggle 1to0 tx_fifo_rdclk_dbg [8] "net tx_fifo_rdclk_dbg[31:0]"
Toggle 0to1 tx_fifo_rdclk_dbg [8] "net tx_fifo_rdclk_dbg[31:0]"
Toggle 1to0 tx_fifo_rdclk_dbg [7] "net tx_fifo_rdclk_dbg[31:0]"
Toggle 0to1 tx_fifo_rdclk_dbg [7] "net tx_fifo_rdclk_dbg[31:0]"
Toggle 1to0 tx_fifo_rdclk_dbg [6] "net tx_fifo_rdclk_dbg[31:0]"
Toggle 0to1 tx_fifo_rdclk_dbg [6] "net tx_fifo_rdclk_dbg[31:0]"
Toggle 1to0 tx_fifo_rdclk_dbg [5] "net tx_fifo_rdclk_dbg[31:0]"
Toggle 0to1 tx_fifo_rdclk_dbg [5] "net tx_fifo_rdclk_dbg[31:0]"
Toggle 1to0 tx_fifo_rdclk_dbg [4] "net tx_fifo_rdclk_dbg[31:0]"
Toggle 0to1 tx_fifo_rdclk_dbg [4] "net tx_fifo_rdclk_dbg[31:0]"
Toggle 1to0 tx_fifo_rdclk_dbg [3] "net tx_fifo_rdclk_dbg[31:0]"
Toggle 0to1 tx_fifo_rdclk_dbg [3] "net tx_fifo_rdclk_dbg[31:0]"
Toggle 1to0 tx_fifo_rdclk_dbg [2] "net tx_fifo_rdclk_dbg[31:0]"
Toggle 0to1 tx_fifo_rdclk_dbg [2] "net tx_fifo_rdclk_dbg[31:0]"
Toggle 1to0 tx_fifo_rdclk_dbg [1] "net tx_fifo_rdclk_dbg[31:0]"
Toggle 0to1 tx_fifo_rdclk_dbg [1] "net tx_fifo_rdclk_dbg[31:0]"
Toggle 1to0 tx_fifo_rdclk_dbg [0] "net tx_fifo_rdclk_dbg[31:0]"
Toggle 0to1 tx_fifo_rdclk_dbg [0] "net tx_fifo_rdclk_dbg[31:0]"
Toggle 1to0 tx_fifo_rdclk_dbg [13] "net tx_fifo_rdclk_dbg[31:0]"
Toggle 0to1 tx_fifo_rdclk_dbg [13] "net tx_fifo_rdclk_dbg[31:0]"
Toggle 1to0 CBUS_MASTER_debug_data [30] "net CBUS_MASTER_debug_data[31:0]"
Toggle 0to1 CBUS_MASTER_debug_data [30] "net CBUS_MASTER_debug_data[31:0]"
Toggle 1to0 CBUS_MASTER_debug_data [29] "net CBUS_MASTER_debug_data[31:0]"
Toggle 0to1 CBUS_MASTER_debug_data [29] "net CBUS_MASTER_debug_data[31:0]"
Toggle 1to0 CBUS_MASTER_debug_data [28] "net CBUS_MASTER_debug_data[31:0]"
Toggle 0to1 CBUS_MASTER_debug_data [28] "net CBUS_MASTER_debug_data[31:0]"
Toggle 1to0 CBUS_MASTER_debug_data [27] "net CBUS_MASTER_debug_data[31:0]"
Toggle 0to1 CBUS_MASTER_debug_data [27] "net CBUS_MASTER_debug_data[31:0]"
Toggle 1to0 CBUS_MASTER_debug_data [26] "net CBUS_MASTER_debug_data[31:0]"
Toggle 0to1 CBUS_MASTER_debug_data [26] "net CBUS_MASTER_debug_data[31:0]"
Toggle 1to0 CBUS_MASTER_debug_data [22] "net CBUS_MASTER_debug_data[31:0]"
Toggle 0to1 CBUS_MASTER_debug_data [22] "net CBUS_MASTER_debug_data[31:0]"
Toggle 1to0 CBUS_MASTER_debug_data [21] "net CBUS_MASTER_debug_data[31:0]"
Toggle 0to1 CBUS_MASTER_debug_data [21] "net CBUS_MASTER_debug_data[31:0]"
Toggle 1to0 CBUS_MASTER_debug_data [15] "net CBUS_MASTER_debug_data[31:0]"
Toggle 0to1 CBUS_MASTER_debug_data [15] "net CBUS_MASTER_debug_data[31:0]"
Toggle 1to0 CBUS_MASTER_debug_data [14] "net CBUS_MASTER_debug_data[31:0]"
Toggle 0to1 CBUS_MASTER_debug_data [14] "net CBUS_MASTER_debug_data[31:0]"
Toggle 1to0 CBUS_MASTER_debug_data [6] "net CBUS_MASTER_debug_data[31:0]"
Toggle 0to1 CBUS_MASTER_debug_data [6] "net CBUS_MASTER_debug_data[31:0]"
Toggle 1to0 CBUS_MASTER_debug_data [31] "net CBUS_MASTER_debug_data[31:0]"
Toggle 0to1 CBUS_MASTER_debug_data [31] "net CBUS_MASTER_debug_data[31:0]"
Toggle 1to0 rdpcs_alpm_ctrl_debug_data_in [30] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 0to1 rdpcs_alpm_ctrl_debug_data_in [30] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 1to0 rdpcs_alpm_ctrl_debug_data_in [29] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 0to1 rdpcs_alpm_ctrl_debug_data_in [29] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 1to0 rdpcs_alpm_ctrl_debug_data_in [28] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 0to1 rdpcs_alpm_ctrl_debug_data_in [28] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 1to0 rdpcs_alpm_ctrl_debug_data_in [27] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 0to1 rdpcs_alpm_ctrl_debug_data_in [27] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 1to0 rdpcs_alpm_ctrl_debug_data_in [26] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 0to1 rdpcs_alpm_ctrl_debug_data_in [26] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 1to0 rdpcs_alpm_ctrl_debug_data_in [25] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 0to1 rdpcs_alpm_ctrl_debug_data_in [25] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 1to0 rdpcs_alpm_ctrl_debug_data_in [24] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 0to1 rdpcs_alpm_ctrl_debug_data_in [24] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 1to0 rdpcs_alpm_ctrl_debug_data_in [23] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 0to1 rdpcs_alpm_ctrl_debug_data_in [23] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 1to0 rdpcs_alpm_ctrl_debug_data_in [22] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 0to1 rdpcs_alpm_ctrl_debug_data_in [22] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 1to0 rdpcs_alpm_ctrl_debug_data_in [21] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 0to1 rdpcs_alpm_ctrl_debug_data_in [21] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 1to0 rdpcs_alpm_ctrl_debug_data_in [20] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 0to1 rdpcs_alpm_ctrl_debug_data_in [20] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 1to0 rdpcs_alpm_ctrl_debug_data_in [19] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 0to1 rdpcs_alpm_ctrl_debug_data_in [19] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 1to0 rdpcs_alpm_ctrl_debug_data_in [18] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 0to1 rdpcs_alpm_ctrl_debug_data_in [18] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 1to0 rdpcs_alpm_ctrl_debug_data_in [17] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 0to1 rdpcs_alpm_ctrl_debug_data_in [17] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 1to0 rdpcs_alpm_ctrl_debug_data_in [16] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 0to1 rdpcs_alpm_ctrl_debug_data_in [16] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 1to0 rdpcs_alpm_ctrl_debug_data_in [15] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 0to1 rdpcs_alpm_ctrl_debug_data_in [15] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 1to0 rdpcs_alpm_ctrl_debug_data_in [31] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 0to1 rdpcs_alpm_ctrl_debug_data_in [31] "net rdpcs_alpm_ctrl_debug_data_in[31:0]"
Toggle 0to1 RDPCS_DEBUG_EN "net RDPCS_DEBUG_EN"
Toggle 0to1 rdpcs_debug_en_symclk_div2_rdpcs_sync "net rdpcs_debug_en_symclk_div2_rdpcs_sync"
Toggle 1to0 rdpcs_debug_en_symclk_div2_rdpcs_sync "net rdpcs_debug_en_symclk_div2_rdpcs_sync"
Toggle 0to1 rdpcs_debug_en_symclk_div2_ldpcs_sync "net rdpcs_debug_en_symclk_div2_ldpcs_sync"
Toggle 0to1 rdpcs_debug_en_sram_clk_sync "net rdpcs_debug_en_sram_clk_sync"
Toggle 0to1 rdpcs_debug_en_ocla_clk_sync "net rdpcs_debug_en_ocla_clk_sync"
Toggle 0to1 rdpcs_debug_en_RDPCS_test_debug_clock "net rdpcs_debug_en_RDPCS_test_debug_clock"
