# Synospys Constraint Checker(syntax only), version maplat201209latp1, Build 002R, built Dec 20 2012
# Copyright (C) 1994-2012, Synopsys Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

# Written on Tue Jul 30 22:59:24 2013


##### DESIGN INFO #######################################################

Top View:                "sync_controller_top"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
**************

Start                                         Requested     Requested     Clock                                                       Clock              
Clock                                         Frequency     Period        Type                                                        Group              
---------------------------------------------------------------------------------------------------------------------------------------------------------
System                                        1.0 MHz       1000.000      system                                                      system_clkgroup    
sync_controller_top|clk_i_inferred_clock      1.0 MHz       1000.000      inferred                                                    Inferred_clkgroup_0
clock_divider_512|clk_out_i_derived_clock     1.0 MHz       1000.000      derived (from sync_controller_top|clk_i_inferred_clock)     Inferred_clkgroup_0
=========================================================================================================================================================
