Maria J. Avedillo , Jose M. Quintana, A Threshold Logic Synthesis Tool for RTD Circuits, Proceedings of the Digital System Design, EUROMICRO Systems, p.624-627, August 31-September 03, 2004[doi>10.1109/DSD.2004.16]
V. Beiu, J. M. Quintana, M. J. Avedilo, and R. Andonie. 2003. Differential implementations of threshold logic gates. In Proceedings of the International Symposium on Signals, Circuits and Systems. 2, 489--492.
Current-Mode Threshold Logic Gates, Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors, p.235, September 17-20, 2000
Karl S. Brace , Richard L. Rudell , Randal E. Bryant, Efficient implementation of a BDD package, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.40-45, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123222]
Randal E. Bryant, Graph-Based Algorithms for Boolean Function Manipulation, IEEE Transactions on Computers, v.35 n.8, p.677-691, August 1986[doi>10.1109/TC.1986.1676819]
P. Celinski, S. AlSarawi, and D. Abbott. 2000. Delay analysis of neuron MOS and capacitive threshold logic. In Proceedings of the 7th IEEE International Conference on Electronics, Circuits and Systems. 932--935.
O. Coudert and J. C. Madre. 1992. A new implicit DAG based prime and essential prime computation technique. In Proceedings of the International Symposium on Information Sciences.
O. Coudert, J. C. Madre, H. Fraisse, and H. Touati. 1993. Implicit prime cover computation: An overview. In Proceedings of the Synthesis And SImulation Meeting and International Interchange.
Chandra Babu Dara , Themistoklis Haniotakis , Spyros Tragoudas, Delay Analysis for an N-Input Current Mode Threshold Logic Gate, Proceedings of the 2012 IEEE Computer Society Annual Symposium on VLSI, p.344-349, August 19-21, 2012[doi>10.1109/ISVLSI.2012.34]
M. L. Dertouzos. 1965. Threshold Logic: A Synthesis Approach. MIT Press, Cambridge, MA.
Don Edenfeld , Andrew B. Kahng , Mike Rodgers , Yervant Zorian, 2003 Technology Roadmap for Semiconductors, Computer, v.37 n.1, p.47-56, January 2004[doi>10.1109/MC.2004.1260725]
L. Franco, J. L. Subirats, M. Anthony, and J. M. Jerez. 2006. A new constructive approach for creating all linearly separable (threshold) functions. In Proceedings of the International Joint Conference on Neural Networks. 4791--4796.
Manoj Kumar Goparaju , Ashok Kumar Palaniswamy , Spyros Tragoudas, A Fault Tolerance Aware Synthesis Methodology for Threshold Logic Gate Networks, Proceedings of the 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems, p.176-183, October 01-03, 2008[doi>10.1109/DFT.2008.44]
Manoj Kumar Goparaju , Spyros Tragoudas, A Novel ATPG Framework to Detect Weight Related Defects in Threshold Logic Gates, Proceedings of the 26th IEEE VLSI Test Symposium, p.323-328, April 27-May 01, 2008[doi>10.1109/VTS.2008.43]
T. Gowda, S. Leshner, S. Vrudhula, and S. Kim. 2007. Threshold logic gene regulatory networks. In Proceedings of the IEEE International Workshop on Genomic Signal Processing and Statistics (GENSIPS'07). 1--4.
Tejaswi Gowda , Sarma Vrudhula, Decomposition based approach for synthesis of multi-level threshold logic circuits, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
T. Gowda , S. Vrudhula , N. Kulkarni , K. Berezowski, Identification of Threshold Functions and Synthesis of Threshold Networks, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.5, p.665-677, May 2011[doi>10.1109/TCAD.2010.2100232]
Gary D. Hachtel , Fabio Somenzi, Logic Synthesis and Verification Algorithms, Springer-Verlag New York, Inc., Secaucus, NJ, 2006
Z. Kohavi. 1990. Switching and Finite Automata Theory. McGraw-Hill Education.
Casper Lageweg , Sorin Cotofana , Stamatis Vassiliadis, A Linear Threshold Gate Implementation in Single Electron Technology, Proceedings of the IEEE Computer Society Workshop on VLSI 2001, p.93, April 19-20, 2001
K. Likharev. 1999. Single-electron devices and their applications. Proc. IEEE 87, 4, 606--632.
Shin-ichi Minato, Binary decision diagrams and applications for VLSI CAD, Kluwer Academic Publishers, Norwell, MA, 1996
S. Minato. 1993. Fast generation of prime irredundant covers from binary decision diagrams. IEICE Trans. Fund. Electron. Commun. Comput. Sci. 76, 967--973.
S. Muroga. 1971. Threshold Logic and Its Applications. John Wiley and Sons, NY.
A. L. Oliveira and A. Sangiovanni-Vincentelli. 1991. LSAT-an algorithm for the synthesis of two level threshold gate networks. In Proceedings of the IEEE International Conference on Computer Aided Design. 130--133.
Ashok Kumar Palaniswamy , Manoj Kumar Goparaju , Spyros Tragoudas, A fault tolerant threshold logic gate design, Proceedings of the 13th WSEAS international conference on Circuits, p.162-167, July 22-24, 2009, Rodos, Greece
Ashok kumar Palaniswamy , Manoj kumar Goparaju , Spyros Tragoudas, Scalable identification of threshold logic functions, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA[doi>10.1145/1785481.1785545]
Ashok Kumar Palaniswamy , Spyros Tragoudas, An efficient heuristic to identify threshold logic functions, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.8 n.3, p.1-17, August 2012[doi>10.1145/2287696.2287702]
Ashok kumar Palaniswamy , Spyros Tragoudas, A scalable threshold logic synthesis method using ZBDDs, Proceedings of the great lakes symposium on VLSI, May 03-04, 2012, Salt Lake City, Utah, USA[doi>10.1145/2206781.2206856]
F.-J. Tegude, Tunnelling Diode Technology, Proceedings of the 31st IEEE International Symposium on Multiple-Valued Logic, p.49, May 22-24, 2001
J. M. Quintana and M. J. Avedillo. 2008. Analysis of the critical rise time in mobile-based circuits. In Proceedings of the IEEE International Conference on Electronics, Circuits and Systems (ICECS'08). 938--941.
F. Somenzi. 2012. Cudd: Cu decision diagram package, v 2.4.2. http://vlsi.colorado.edu/âˆ¼fabio/CUDD.
J. L. Subirats, J. M. Jerez, and L. Franco. 2008. A new decomposition algorithm for threshold synthesis and generalization of boolean functions. IEEE Trans. Circuits Syst. I 55, 10, 3188--3196.
R. O. Winder. 1962. Threshold logic. Ph.D. Dissertation, Princeton University, Princeton, NJ.
Rui Zhang , P. Gupta , Lin Zhong , N. K. Jha, Threshold network synthesis and optimization and its application to nanotechnologies, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.1, p.107-118, November 2006[doi>10.1109/TCAD.2004.839468(410) 24]
