NDSummary.OnToolTipsLoaded("SystemVerilogClass:uvm_reg_bit_bash_seq",{594:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype594\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_bit_bash_seq</div></div></div><div class=\"TTSummary\">Verify the implementation of all registers in a block by executing the uvm_reg_single_bit_bash_seq sequence on it.</div></div>",596:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div class=\"TTSummary\">The block to be tested. Declared in the base class.</div></div>",597:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype597\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">protected</span> uvm_reg_single_bit_bash_seq reg_seq</div></div><div class=\"TTSummary\">The sequence used to test one register</div></div>"});