============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Dec 29 2023  12:06:43 pm
  Module:                 asic_top
  Operating conditions:   tt_025C_1v80 (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================

           Instance                                  Module                        Cell Count  Cell Area  Net Area   Total Area  Wireload  
-------------------------------------------------------------------------------------------------------------------------------------------
asic_top                                                                                 9873 153786.243     0.000   153786.243 Small (D)  
  mest_pro                     mest_pro_top_ASIC1                                        9873 153786.243     0.000   153786.243 Small (T)  
    address_register           generic_register_REG_WIDTH8                                  8    250.240     0.000      250.240 Small (T)  
    alu_unit                   alu_DATA_WIDTH16                                           233   2755.142     0.000     2755.142 Small (T)  
    clk_led_100MHz             clk_led                                                    140   1536.474     0.000     1536.474 Small (T)  
    cpu_bus                    bus_mux_NUM_INPUT6_NUM_OUTPUT7_SEL_BIT3_DATA_WIDTH         182   2848.982     0.000     2848.982 Small (T)  
    cpu_controller             sap1_controller_ADDR_WIDTH8_DATA_WIDTH16_ASIC1             278   2123.286     0.000     2123.286 Small (T)  
      genblk1.sap1_program_rom asic_rom                                                    41    459.190     0.000      459.190 Small (T)  
    cpu_mem                    block_ram_ADDR_WIDTH8_RAM_WIDTH16_RAM_DEPTH256            7928 131796.403     0.000   131796.403 Small (T)  
    data_register              generic_register_REG_WIDTH16                                16    560.538     0.000      560.538 Small (T)  
    instruction_register       generic_register_REG_WIDTH16_475                            16    500.480     0.000      500.480 Small (T)  
    mac_unit                   mac_DATA_WIDTH16                                          1020  10381.206     0.000    10381.206 Small (T)  
    output_register            generic_register_REG_WIDTH16_474                            16    500.480     0.000      500.480 Small (T)  
    program_counter            counter_COUNT_WIDTH8                                        30    420.403     0.000      420.403 Small (T)  
    rst_sync_100MHz            rst_sync                                                     5    108.854     0.000      108.854 Small (T)  
  (D) = wireload is default in technology library
  (T) = wireload mode is 'top'
