Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: lab2_top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab2_top_module.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab2_top_module"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : lab2_top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/vmartin/Developer/embeddedLab/xilinx/lab2/BCD_From_7bit_Binary.v" into library work
Parsing module <BCD_From_7bit_Binary>.
Analyzing Verilog file "/home/vmartin/Developer/embeddedLab/xilinx/lab2/7BitBinaryTo3DigitBCD.v" into library work
Parsing module <SevenBitBinaryTo3DigitBCD>.
Analyzing Verilog file "/home/vmartin/Developer/embeddedLab/xilinx/lab2/bcd_add_datapath.v" into library work
Parsing module <bcd_add_datapath>.
Analyzing Verilog file "/home/vmartin/Developer/embeddedLab/xilinx/lab2/bcd_add_controller.v" into library work
Parsing module <bcd_add_controller>.
Analyzing Verilog file "/home/vmartin/Developer/embeddedLab/xilinx/lab2/lab2_top_module.v" into library work
Parsing module <lab2_top_module>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <lab2_top_module>.

Elaborating module <bcd_add_controller>.

Elaborating module <bcd_add_datapath>.

Elaborating module <BCD_From_7bit_Binary>.
WARNING:HDLCompiler:413 - "/home/vmartin/Developer/embeddedLab/xilinx/lab2/BCD_From_7bit_Binary.v" Line 32: Result of 7-bit expression is truncated to fit in 4-bit target.

Elaborating module <SevenBitBinaryTo3DigitBCD>.
WARNING:HDLCompiler:413 - "/home/vmartin/Developer/embeddedLab/xilinx/lab2/7BitBinaryTo3DigitBCD.v" Line 33: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/vmartin/Developer/embeddedLab/xilinx/lab2/7BitBinaryTo3DigitBCD.v" Line 34: Result of 7-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab2_top_module>.
    Related source file is "/home/vmartin/Developer/embeddedLab/xilinx/lab2/lab2_top_module.v".
    Summary:
	no macro.
Unit <lab2_top_module> synthesized.

Synthesizing Unit <bcd_add_controller>.
    Related source file is "/home/vmartin/Developer/embeddedLab/xilinx/lab2/bcd_add_controller.v".
        LOAD_A = 0
        LOAD_A_ACK = 1
        LOAD_B = 2
        LOAD_B_ACK = 3
        DISP_A = 4
        DISP_A_ACK = 5
        DISP_B = 6
        DISP_B_ACK = 7
        ADD = 8
        ADD_ACK = 9
        DISP_ADD = 10
        DISP_ADD_ACK = 11
        WAIT_INPUT = 12
        INIT = 13
        INIT_ACK = 14
        DISP_ADD_MS = 15
        DISP_ADD_MS_ACK = 16
    Found 1-bit register for signal <BCD_LOAD_A>.
    Found 1-bit register for signal <BCD_LOAD_B>.
    Found 1-bit register for signal <BCD_DISPLAY_A>.
    Found 1-bit register for signal <BCD_DISPLAY_B>.
    Found 1-bit register for signal <BCD_ADD>.
    Found 1-bit register for signal <BCD_DISPLAY_RESULT_LS>.
    Found 1-bit register for signal <BCD_DISPLAY_RESULT_MS>.
    Found 5-bit register for signal <bcdControllerState>.
    Found 1-bit register for signal <BCD_INIT>.
    Found finite state machine <FSM_0> for signal <bcdControllerState>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 29                                             |
    | Inputs             | 13                                             |
    | Outputs            | 17                                             |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | 01101                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <bcd_add_controller> synthesized.

Synthesizing Unit <bcd_add_datapath>.
    Related source file is "/home/vmartin/Developer/embeddedLab/xilinx/lab2/bcd_add_datapath.v".
    Found 7-bit register for signal <B>.
    Found 8-bit register for signal <ABResult>.
    Found 8-bit register for signal <BCD_OUTPUT_DATA>.
    Found 7-bit register for signal <A>.
    Found 8-bit adder for signal <n0058> created at line 121.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <bcd_add_datapath> synthesized.

Synthesizing Unit <BCD_From_7bit_Binary>.
    Related source file is "/home/vmartin/Developer/embeddedLab/xilinx/lab2/BCD_From_7bit_Binary.v".
    Summary:
	no macro.
Unit <BCD_From_7bit_Binary> synthesized.

Synthesizing Unit <div_7u_4u>.
    Related source file is "".
    Found 11-bit adder for signal <n0201> created at line 0.
    Found 11-bit adder for signal <GND_5_o_b[3]_add_1_OUT> created at line 0.
    Found 10-bit adder for signal <n0205> created at line 0.
    Found 10-bit adder for signal <GND_5_o_b[3]_add_3_OUT> created at line 0.
    Found 9-bit adder for signal <n0209> created at line 0.
    Found 9-bit adder for signal <GND_5_o_b[3]_add_5_OUT> created at line 0.
    Found 8-bit adder for signal <n0213> created at line 0.
    Found 8-bit adder for signal <GND_5_o_b[3]_add_7_OUT> created at line 0.
    Found 7-bit adder for signal <n0217> created at line 0.
    Found 7-bit adder for signal <a[6]_b[3]_add_9_OUT[6:0]> created at line 0.
    Found 7-bit adder for signal <n0221> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_5_o_add_11_OUT[6:0]> created at line 0.
    Found 7-bit adder for signal <n0225> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_5_o_add_13_OUT[6:0]> created at line 0.
    Found 11-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0008> created at line 0
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred  31 Multiplexer(s).
Unit <div_7u_4u> synthesized.

Synthesizing Unit <mod_7u_4u>.
    Related source file is "".
    Found 11-bit adder for signal <GND_6_o_b[3]_add_1_OUT> created at line 0.
    Found 10-bit adder for signal <GND_6_o_b[3]_add_3_OUT> created at line 0.
    Found 9-bit adder for signal <GND_6_o_b[3]_add_5_OUT> created at line 0.
    Found 8-bit adder for signal <GND_6_o_b[3]_add_7_OUT> created at line 0.
    Found 7-bit adder for signal <a[6]_b[3]_add_9_OUT> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_6_o_add_11_OUT> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_6_o_add_13_OUT> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_6_o_add_15_OUT> created at line 0.
    Found 11-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0008> created at line 0
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred  50 Multiplexer(s).
Unit <mod_7u_4u> synthesized.

Synthesizing Unit <SevenBitBinaryTo3DigitBCD>.
    Related source file is "/home/vmartin/Developer/embeddedLab/xilinx/lab2/7BitBinaryTo3DigitBCD.v".
    Summary:
	no macro.
Unit <SevenBitBinaryTo3DigitBCD> synthesized.

Synthesizing Unit <div_8u_7u>.
    Related source file is "".
    Found 15-bit adder for signal <GND_8_o_b[6]_add_1_OUT> created at line 0.
    Found 14-bit adder for signal <GND_8_o_b[6]_add_3_OUT> created at line 0.
    Found 13-bit adder for signal <GND_8_o_b[6]_add_5_OUT> created at line 0.
    Found 12-bit adder for signal <GND_8_o_b[6]_add_7_OUT> created at line 0.
    Found 11-bit adder for signal <GND_8_o_b[6]_add_9_OUT> created at line 0.
    Found 10-bit adder for signal <GND_8_o_b[6]_add_11_OUT> created at line 0.
    Found 9-bit adder for signal <GND_8_o_b[6]_add_13_OUT> created at line 0.
    Found 8-bit adder for signal <a[7]_b[6]_add_15_OUT[7:0]> created at line 0.
    Found 15-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  50 Multiplexer(s).
Unit <div_8u_7u> synthesized.

Synthesizing Unit <mod_4u_7u>.
    Related source file is "".
    Found 11-bit adder for signal <GND_9_o_b[6]_add_1_OUT> created at line 0.
    Found 10-bit adder for signal <GND_9_o_b[6]_add_3_OUT> created at line 0.
    Found 9-bit adder for signal <GND_9_o_b[6]_add_5_OUT> created at line 0.
    Found 8-bit adder for signal <GND_9_o_b[6]_add_7_OUT> created at line 0.
    Found 7-bit adder for signal <GND_9_o_b[6]_add_9_OUT> created at line 0.
    Found 11-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0005> created at line 0
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred  20 Multiplexer(s).
Unit <mod_4u_7u> synthesized.

Synthesizing Unit <mod_4u_4u>.
    Related source file is "".
    Found 8-bit adder for signal <GND_10_o_b[3]_add_1_OUT> created at line 0.
    Found 7-bit adder for signal <GND_10_o_b[3]_add_3_OUT> created at line 0.
    Found 6-bit adder for signal <GND_10_o_b[3]_add_5_OUT> created at line 0.
    Found 5-bit adder for signal <GND_10_o_b[3]_add_7_OUT> created at line 0.
    Found 4-bit adder for signal <a[3]_b[3]_add_9_OUT[3:0]> created at line 0.
    Found 8-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 5-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 4-bit comparator lessequal for signal <BUS_0005> created at line 0
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <mod_4u_4u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 77
 10-bit adder                                          : 10
 11-bit adder                                          : 10
 12-bit adder                                          : 1
 13-bit adder                                          : 1
 14-bit adder                                          : 1
 15-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 28
 8-bit adder                                           : 12
 9-bit adder                                           : 10
# Registers                                            : 12
 1-bit register                                        : 8
 7-bit register                                        : 2
 8-bit register                                        : 2
# Comparators                                          : 59
 10-bit comparator lessequal                           : 7
 11-bit comparator lessequal                           : 7
 12-bit comparator lessequal                           : 1
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 15-bit comparator lessequal                           : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator lessequal                            : 1
 6-bit comparator lessequal                            : 1
 7-bit comparator lessequal                            : 22
 8-bit comparator lessequal                            : 9
 9-bit comparator lessequal                            : 7
# Multiplexers                                         : 348
 1-bit 2-to-1 multiplexer                              : 326
 4-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 13
 8-bit 2-to-1 multiplexer                              : 5
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 56
 4-bit adder                                           : 12
 7-bit adder                                           : 14
 7-bit adder carry in                                  : 21
 8-bit adder                                           : 9
# Registers                                            : 38
 Flip-Flops                                            : 38
# Comparators                                          : 59
 10-bit comparator lessequal                           : 7
 11-bit comparator lessequal                           : 7
 12-bit comparator lessequal                           : 1
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 15-bit comparator lessequal                           : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator lessequal                            : 1
 6-bit comparator lessequal                            : 1
 7-bit comparator lessequal                            : 22
 8-bit comparator lessequal                            : 9
 9-bit comparator lessequal                            : 7
# Multiplexers                                         : 348
 1-bit 2-to-1 multiplexer                              : 326
 4-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 13
 8-bit 2-to-1 multiplexer                              : 5
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <controller/FSM_0> on signal <bcdControllerState[1:17]> with one-hot encoding.
----------------------------
 State | Encoding
----------------------------
 01110 | 00000000000000001
 01101 | 00000000000000010
 00000 | 00000000000000100
 00001 | 00000000000001000
 00010 | 00000000000010000
 00011 | 00000000000100000
 00100 | 00000000001000000
 00101 | 00000000010000000
 00110 | 00000000100000000
 00111 | 00000001000000000
 01000 | 00000010000000000
 01001 | 00000100000000000
 01010 | 00001000000000000
 01011 | 00010000000000000
 01111 | 00100000000000000
 10000 | 01000000000000000
 01100 | 10000000000000000
----------------------------
WARNING:Xst:2677 - Node <ABResult_0> of sequential type is unconnected in block <bcd_add_datapath>.
WARNING:Xst:2677 - Node <ABResult_1> of sequential type is unconnected in block <bcd_add_datapath>.
WARNING:Xst:1426 - The value init of the FF/Latch bcdControllerState_FSM_FFd16 hinder the constant cleaning in the block bcd_add_controller.
   You should achieve better results by setting this init to 0.

Optimizing unit <lab2_top_module> ...

Optimizing unit <bcd_add_datapath> ...

Optimizing unit <div_7u_4u> ...

Optimizing unit <mod_7u_4u> ...

Optimizing unit <bcd_add_controller> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab2_top_module, actual ratio is 0.
FlipFlop controller/BCD_INIT has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <lab2_top_module> :
	Found 2-bit shift register for signal <controller/bcdControllerState_FSM_FFd5>.
Unit <lab2_top_module> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 52
 Flip-Flops                                            : 52
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lab2_top_module.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 83
#      GND                         : 1
#      LUT2                        : 3
#      LUT3                        : 2
#      LUT4                        : 25
#      LUT5                        : 14
#      LUT6                        : 21
#      MUXCY                       : 7
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 5
# FlipFlops/Latches                : 53
#      FD                          : 29
#      FDE                         : 1
#      FDR                         : 7
#      FDRE                        : 14
#      FDS                         : 2
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 11
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              53  out of  54576     0%  
 Number of Slice LUTs:                   66  out of  27288     0%  
    Number used as Logic:                65  out of  27288     0%  
    Number used as Memory:                1  out of   6408     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     75
   Number with an unused Flip Flop:      22  out of     75    29%  
   Number with an unused LUT:             9  out of     75    12%  
   Number of fully used LUT-FF pairs:    44  out of     75    58%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    218     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 54    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.035ns (Maximum Frequency: 329.473MHz)
   Minimum input arrival time before clock: 3.502ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.035ns (frequency: 329.473MHz)
  Total number of paths / destination ports: 574 / 90
-------------------------------------------------------------------------
Delay:               3.035ns (Levels of Logic = 3)
  Source:            datapath/B_6 (FF)
  Destination:       datapath/BCD_OUTPUT_DATA_4 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: datapath/B_6 to datapath/BCD_OUTPUT_DATA_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   1.130  datapath/B_6 (datapath/B_6)
     LUT4:I0->O            1   0.203   0.808  datapath/bBCD/inputNumber[6]_PWR_4_o_div_0/Mmux_n022361 (datapath/bBCD/inputNumber[6]_PWR_4_o_div_0/n0223<5>)
     LUT6:I3->O            1   0.205   0.000  datapath/BCD_OUTPUT_DATA[7]_GND_3_o_mux_12_OUT<4>6_G (N5)
     MUXF7:I1->O           1   0.140   0.000  datapath/BCD_OUTPUT_DATA[7]_GND_3_o_mux_12_OUT<4>6 (datapath/BCD_OUTPUT_DATA[7]_GND_3_o_mux_12_OUT<4>)
     FDRE:D                    0.102          datapath/BCD_OUTPUT_DATA_4
    ----------------------------------------
    Total                      3.035ns (1.097ns logic, 1.938ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 87 / 25
-------------------------------------------------------------------------
Offset:              3.502ns (Levels of Logic = 9)
  Source:            SW<0> (PAD)
  Destination:       datapath/ABResult_7 (FF)
  Destination Clock: CLK rising

  Data Path: SW<0> to datapath/ABResult_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.898  SW_0_IBUF (SW_0_IBUF)
     LUT4:I0->O            1   0.203   0.579  datapath/Mmux_A[6]_BCD_INPUT_DATA[6]_mux_5_OUT11 (datapath/A[6]_BCD_INPUT_DATA[6]_mux_5_OUT<0>)
     MUXCY:DI->O           1   0.145   0.000  datapath/Madd_n0058_cy<0> (datapath/Madd_n0058_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  datapath/Madd_n0058_cy<1> (datapath/Madd_n0058_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath/Madd_n0058_cy<2> (datapath/Madd_n0058_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath/Madd_n0058_cy<3> (datapath/Madd_n0058_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath/Madd_n0058_cy<4> (datapath/Madd_n0058_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath/Madd_n0058_cy<5> (datapath/Madd_n0058_cy<5>)
     MUXCY:CI->O           1   0.258   0.000  datapath/Madd_n0058_cy<6> (datapath/Madd_n0058_cy<6>)
     FDRE:D                    0.102          datapath/ABResult_7
    ----------------------------------------
    Total                      3.502ns (2.025ns logic, 1.477ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            datapath/BCD_OUTPUT_DATA_7 (FF)
  Destination:       LED<7> (PAD)
  Source Clock:      CLK rising

  Data Path: datapath/BCD_OUTPUT_DATA_7 to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.447   0.579  datapath/BCD_OUTPUT_DATA_7 (datapath/BCD_OUTPUT_DATA_7)
     OBUF:I->O                 2.571          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.035|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 8.78 secs
 
--> 


Total memory usage is 393560 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

