
stm32_parametric_eq.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a23c  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000015b8  0800a3c8  0800a3c8  0001a3c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b980  0800b980  000200a4  2**0
                  CONTENTS
  4 .ARM          00000008  0800b980  0800b980  0001b980  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b988  0800b988  000200a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b988  0800b988  0001b988  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b98c  0800b98c  0001b98c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  0800b990  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000109c  200000a4  0800ba34  000200a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001140  0800ba34  00021140  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011cb5  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000275c  00000000  00000000  00031d89  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d58  00000000  00000000  000344e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c50  00000000  00000000  00035240  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000219ef  00000000  00000000  00035e90  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ce61  00000000  00000000  0005787f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c641f  00000000  00000000  000646e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0012aaff  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b08  00000000  00000000  0012ab7c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000a4 	.word	0x200000a4
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800a3ac 	.word	0x0800a3ac

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000a8 	.word	0x200000a8
 80001c4:	0800a3ac 	.word	0x0800a3ac

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2uiz>:
 8000aa0:	004a      	lsls	r2, r1, #1
 8000aa2:	d211      	bcs.n	8000ac8 <__aeabi_d2uiz+0x28>
 8000aa4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa8:	d211      	bcs.n	8000ace <__aeabi_d2uiz+0x2e>
 8000aaa:	d50d      	bpl.n	8000ac8 <__aeabi_d2uiz+0x28>
 8000aac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab4:	d40e      	bmi.n	8000ad4 <__aeabi_d2uiz+0x34>
 8000ab6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000abe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac6:	4770      	bx	lr
 8000ac8:	f04f 0000 	mov.w	r0, #0
 8000acc:	4770      	bx	lr
 8000ace:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ad2:	d102      	bne.n	8000ada <__aeabi_d2uiz+0x3a>
 8000ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad8:	4770      	bx	lr
 8000ada:	f04f 0000 	mov.w	r0, #0
 8000ade:	4770      	bx	lr

08000ae0 <__aeabi_d2f>:
 8000ae0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ae8:	bf24      	itt	cs
 8000aea:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aee:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000af2:	d90d      	bls.n	8000b10 <__aeabi_d2f+0x30>
 8000af4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000af8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000afc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b00:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b04:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b08:	bf08      	it	eq
 8000b0a:	f020 0001 	biceq.w	r0, r0, #1
 8000b0e:	4770      	bx	lr
 8000b10:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b14:	d121      	bne.n	8000b5a <__aeabi_d2f+0x7a>
 8000b16:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b1a:	bfbc      	itt	lt
 8000b1c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b20:	4770      	bxlt	lr
 8000b22:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b26:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b2a:	f1c2 0218 	rsb	r2, r2, #24
 8000b2e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b32:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b36:	fa20 f002 	lsr.w	r0, r0, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	f040 0001 	orrne.w	r0, r0, #1
 8000b40:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b44:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b48:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b4c:	ea40 000c 	orr.w	r0, r0, ip
 8000b50:	fa23 f302 	lsr.w	r3, r3, r2
 8000b54:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b58:	e7cc      	b.n	8000af4 <__aeabi_d2f+0x14>
 8000b5a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b5e:	d107      	bne.n	8000b70 <__aeabi_d2f+0x90>
 8000b60:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b64:	bf1e      	ittt	ne
 8000b66:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b6a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b6e:	4770      	bxne	lr
 8000b70:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b74:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b78:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b7c:	4770      	bx	lr
 8000b7e:	bf00      	nop

08000b80 <__aeabi_uldivmod>:
 8000b80:	b953      	cbnz	r3, 8000b98 <__aeabi_uldivmod+0x18>
 8000b82:	b94a      	cbnz	r2, 8000b98 <__aeabi_uldivmod+0x18>
 8000b84:	2900      	cmp	r1, #0
 8000b86:	bf08      	it	eq
 8000b88:	2800      	cmpeq	r0, #0
 8000b8a:	bf1c      	itt	ne
 8000b8c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b90:	f04f 30ff 	movne.w	r0, #4294967295
 8000b94:	f000 b972 	b.w	8000e7c <__aeabi_idiv0>
 8000b98:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b9c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ba0:	f000 f806 	bl	8000bb0 <__udivmoddi4>
 8000ba4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ba8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bac:	b004      	add	sp, #16
 8000bae:	4770      	bx	lr

08000bb0 <__udivmoddi4>:
 8000bb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bb4:	9e08      	ldr	r6, [sp, #32]
 8000bb6:	4604      	mov	r4, r0
 8000bb8:	4688      	mov	r8, r1
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d14b      	bne.n	8000c56 <__udivmoddi4+0xa6>
 8000bbe:	428a      	cmp	r2, r1
 8000bc0:	4615      	mov	r5, r2
 8000bc2:	d967      	bls.n	8000c94 <__udivmoddi4+0xe4>
 8000bc4:	fab2 f282 	clz	r2, r2
 8000bc8:	b14a      	cbz	r2, 8000bde <__udivmoddi4+0x2e>
 8000bca:	f1c2 0720 	rsb	r7, r2, #32
 8000bce:	fa01 f302 	lsl.w	r3, r1, r2
 8000bd2:	fa20 f707 	lsr.w	r7, r0, r7
 8000bd6:	4095      	lsls	r5, r2
 8000bd8:	ea47 0803 	orr.w	r8, r7, r3
 8000bdc:	4094      	lsls	r4, r2
 8000bde:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000be2:	0c23      	lsrs	r3, r4, #16
 8000be4:	fbb8 f7fe 	udiv	r7, r8, lr
 8000be8:	fa1f fc85 	uxth.w	ip, r5
 8000bec:	fb0e 8817 	mls	r8, lr, r7, r8
 8000bf0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bf4:	fb07 f10c 	mul.w	r1, r7, ip
 8000bf8:	4299      	cmp	r1, r3
 8000bfa:	d909      	bls.n	8000c10 <__udivmoddi4+0x60>
 8000bfc:	18eb      	adds	r3, r5, r3
 8000bfe:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c02:	f080 811b 	bcs.w	8000e3c <__udivmoddi4+0x28c>
 8000c06:	4299      	cmp	r1, r3
 8000c08:	f240 8118 	bls.w	8000e3c <__udivmoddi4+0x28c>
 8000c0c:	3f02      	subs	r7, #2
 8000c0e:	442b      	add	r3, r5
 8000c10:	1a5b      	subs	r3, r3, r1
 8000c12:	b2a4      	uxth	r4, r4
 8000c14:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c18:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c1c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c20:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c24:	45a4      	cmp	ip, r4
 8000c26:	d909      	bls.n	8000c3c <__udivmoddi4+0x8c>
 8000c28:	192c      	adds	r4, r5, r4
 8000c2a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c2e:	f080 8107 	bcs.w	8000e40 <__udivmoddi4+0x290>
 8000c32:	45a4      	cmp	ip, r4
 8000c34:	f240 8104 	bls.w	8000e40 <__udivmoddi4+0x290>
 8000c38:	3802      	subs	r0, #2
 8000c3a:	442c      	add	r4, r5
 8000c3c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c40:	eba4 040c 	sub.w	r4, r4, ip
 8000c44:	2700      	movs	r7, #0
 8000c46:	b11e      	cbz	r6, 8000c50 <__udivmoddi4+0xa0>
 8000c48:	40d4      	lsrs	r4, r2
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	e9c6 4300 	strd	r4, r3, [r6]
 8000c50:	4639      	mov	r1, r7
 8000c52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c56:	428b      	cmp	r3, r1
 8000c58:	d909      	bls.n	8000c6e <__udivmoddi4+0xbe>
 8000c5a:	2e00      	cmp	r6, #0
 8000c5c:	f000 80eb 	beq.w	8000e36 <__udivmoddi4+0x286>
 8000c60:	2700      	movs	r7, #0
 8000c62:	e9c6 0100 	strd	r0, r1, [r6]
 8000c66:	4638      	mov	r0, r7
 8000c68:	4639      	mov	r1, r7
 8000c6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c6e:	fab3 f783 	clz	r7, r3
 8000c72:	2f00      	cmp	r7, #0
 8000c74:	d147      	bne.n	8000d06 <__udivmoddi4+0x156>
 8000c76:	428b      	cmp	r3, r1
 8000c78:	d302      	bcc.n	8000c80 <__udivmoddi4+0xd0>
 8000c7a:	4282      	cmp	r2, r0
 8000c7c:	f200 80fa 	bhi.w	8000e74 <__udivmoddi4+0x2c4>
 8000c80:	1a84      	subs	r4, r0, r2
 8000c82:	eb61 0303 	sbc.w	r3, r1, r3
 8000c86:	2001      	movs	r0, #1
 8000c88:	4698      	mov	r8, r3
 8000c8a:	2e00      	cmp	r6, #0
 8000c8c:	d0e0      	beq.n	8000c50 <__udivmoddi4+0xa0>
 8000c8e:	e9c6 4800 	strd	r4, r8, [r6]
 8000c92:	e7dd      	b.n	8000c50 <__udivmoddi4+0xa0>
 8000c94:	b902      	cbnz	r2, 8000c98 <__udivmoddi4+0xe8>
 8000c96:	deff      	udf	#255	; 0xff
 8000c98:	fab2 f282 	clz	r2, r2
 8000c9c:	2a00      	cmp	r2, #0
 8000c9e:	f040 808f 	bne.w	8000dc0 <__udivmoddi4+0x210>
 8000ca2:	1b49      	subs	r1, r1, r5
 8000ca4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ca8:	fa1f f885 	uxth.w	r8, r5
 8000cac:	2701      	movs	r7, #1
 8000cae:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cb2:	0c23      	lsrs	r3, r4, #16
 8000cb4:	fb0e 111c 	mls	r1, lr, ip, r1
 8000cb8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbc:	fb08 f10c 	mul.w	r1, r8, ip
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d907      	bls.n	8000cd4 <__udivmoddi4+0x124>
 8000cc4:	18eb      	adds	r3, r5, r3
 8000cc6:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cca:	d202      	bcs.n	8000cd2 <__udivmoddi4+0x122>
 8000ccc:	4299      	cmp	r1, r3
 8000cce:	f200 80cd 	bhi.w	8000e6c <__udivmoddi4+0x2bc>
 8000cd2:	4684      	mov	ip, r0
 8000cd4:	1a59      	subs	r1, r3, r1
 8000cd6:	b2a3      	uxth	r3, r4
 8000cd8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cdc:	fb0e 1410 	mls	r4, lr, r0, r1
 8000ce0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000ce4:	fb08 f800 	mul.w	r8, r8, r0
 8000ce8:	45a0      	cmp	r8, r4
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0x14c>
 8000cec:	192c      	adds	r4, r5, r4
 8000cee:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x14a>
 8000cf4:	45a0      	cmp	r8, r4
 8000cf6:	f200 80b6 	bhi.w	8000e66 <__udivmoddi4+0x2b6>
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	eba4 0408 	sub.w	r4, r4, r8
 8000d00:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d04:	e79f      	b.n	8000c46 <__udivmoddi4+0x96>
 8000d06:	f1c7 0c20 	rsb	ip, r7, #32
 8000d0a:	40bb      	lsls	r3, r7
 8000d0c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d10:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d14:	fa01 f407 	lsl.w	r4, r1, r7
 8000d18:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d1c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d20:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d24:	4325      	orrs	r5, r4
 8000d26:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d2a:	0c2c      	lsrs	r4, r5, #16
 8000d2c:	fb08 3319 	mls	r3, r8, r9, r3
 8000d30:	fa1f fa8e 	uxth.w	sl, lr
 8000d34:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d38:	fb09 f40a 	mul.w	r4, r9, sl
 8000d3c:	429c      	cmp	r4, r3
 8000d3e:	fa02 f207 	lsl.w	r2, r2, r7
 8000d42:	fa00 f107 	lsl.w	r1, r0, r7
 8000d46:	d90b      	bls.n	8000d60 <__udivmoddi4+0x1b0>
 8000d48:	eb1e 0303 	adds.w	r3, lr, r3
 8000d4c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d50:	f080 8087 	bcs.w	8000e62 <__udivmoddi4+0x2b2>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f240 8084 	bls.w	8000e62 <__udivmoddi4+0x2b2>
 8000d5a:	f1a9 0902 	sub.w	r9, r9, #2
 8000d5e:	4473      	add	r3, lr
 8000d60:	1b1b      	subs	r3, r3, r4
 8000d62:	b2ad      	uxth	r5, r5
 8000d64:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d68:	fb08 3310 	mls	r3, r8, r0, r3
 8000d6c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d70:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d74:	45a2      	cmp	sl, r4
 8000d76:	d908      	bls.n	8000d8a <__udivmoddi4+0x1da>
 8000d78:	eb1e 0404 	adds.w	r4, lr, r4
 8000d7c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d80:	d26b      	bcs.n	8000e5a <__udivmoddi4+0x2aa>
 8000d82:	45a2      	cmp	sl, r4
 8000d84:	d969      	bls.n	8000e5a <__udivmoddi4+0x2aa>
 8000d86:	3802      	subs	r0, #2
 8000d88:	4474      	add	r4, lr
 8000d8a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d8e:	fba0 8902 	umull	r8, r9, r0, r2
 8000d92:	eba4 040a 	sub.w	r4, r4, sl
 8000d96:	454c      	cmp	r4, r9
 8000d98:	46c2      	mov	sl, r8
 8000d9a:	464b      	mov	r3, r9
 8000d9c:	d354      	bcc.n	8000e48 <__udivmoddi4+0x298>
 8000d9e:	d051      	beq.n	8000e44 <__udivmoddi4+0x294>
 8000da0:	2e00      	cmp	r6, #0
 8000da2:	d069      	beq.n	8000e78 <__udivmoddi4+0x2c8>
 8000da4:	ebb1 050a 	subs.w	r5, r1, sl
 8000da8:	eb64 0403 	sbc.w	r4, r4, r3
 8000dac:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000db0:	40fd      	lsrs	r5, r7
 8000db2:	40fc      	lsrs	r4, r7
 8000db4:	ea4c 0505 	orr.w	r5, ip, r5
 8000db8:	e9c6 5400 	strd	r5, r4, [r6]
 8000dbc:	2700      	movs	r7, #0
 8000dbe:	e747      	b.n	8000c50 <__udivmoddi4+0xa0>
 8000dc0:	f1c2 0320 	rsb	r3, r2, #32
 8000dc4:	fa20 f703 	lsr.w	r7, r0, r3
 8000dc8:	4095      	lsls	r5, r2
 8000dca:	fa01 f002 	lsl.w	r0, r1, r2
 8000dce:	fa21 f303 	lsr.w	r3, r1, r3
 8000dd2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dd6:	4338      	orrs	r0, r7
 8000dd8:	0c01      	lsrs	r1, r0, #16
 8000dda:	fbb3 f7fe 	udiv	r7, r3, lr
 8000dde:	fa1f f885 	uxth.w	r8, r5
 8000de2:	fb0e 3317 	mls	r3, lr, r7, r3
 8000de6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dea:	fb07 f308 	mul.w	r3, r7, r8
 8000dee:	428b      	cmp	r3, r1
 8000df0:	fa04 f402 	lsl.w	r4, r4, r2
 8000df4:	d907      	bls.n	8000e06 <__udivmoddi4+0x256>
 8000df6:	1869      	adds	r1, r5, r1
 8000df8:	f107 3cff 	add.w	ip, r7, #4294967295
 8000dfc:	d22f      	bcs.n	8000e5e <__udivmoddi4+0x2ae>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d92d      	bls.n	8000e5e <__udivmoddi4+0x2ae>
 8000e02:	3f02      	subs	r7, #2
 8000e04:	4429      	add	r1, r5
 8000e06:	1acb      	subs	r3, r1, r3
 8000e08:	b281      	uxth	r1, r0
 8000e0a:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e0e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e12:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e16:	fb00 f308 	mul.w	r3, r0, r8
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d907      	bls.n	8000e2e <__udivmoddi4+0x27e>
 8000e1e:	1869      	adds	r1, r5, r1
 8000e20:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e24:	d217      	bcs.n	8000e56 <__udivmoddi4+0x2a6>
 8000e26:	428b      	cmp	r3, r1
 8000e28:	d915      	bls.n	8000e56 <__udivmoddi4+0x2a6>
 8000e2a:	3802      	subs	r0, #2
 8000e2c:	4429      	add	r1, r5
 8000e2e:	1ac9      	subs	r1, r1, r3
 8000e30:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e34:	e73b      	b.n	8000cae <__udivmoddi4+0xfe>
 8000e36:	4637      	mov	r7, r6
 8000e38:	4630      	mov	r0, r6
 8000e3a:	e709      	b.n	8000c50 <__udivmoddi4+0xa0>
 8000e3c:	4607      	mov	r7, r0
 8000e3e:	e6e7      	b.n	8000c10 <__udivmoddi4+0x60>
 8000e40:	4618      	mov	r0, r3
 8000e42:	e6fb      	b.n	8000c3c <__udivmoddi4+0x8c>
 8000e44:	4541      	cmp	r1, r8
 8000e46:	d2ab      	bcs.n	8000da0 <__udivmoddi4+0x1f0>
 8000e48:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e4c:	eb69 020e 	sbc.w	r2, r9, lr
 8000e50:	3801      	subs	r0, #1
 8000e52:	4613      	mov	r3, r2
 8000e54:	e7a4      	b.n	8000da0 <__udivmoddi4+0x1f0>
 8000e56:	4660      	mov	r0, ip
 8000e58:	e7e9      	b.n	8000e2e <__udivmoddi4+0x27e>
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	e795      	b.n	8000d8a <__udivmoddi4+0x1da>
 8000e5e:	4667      	mov	r7, ip
 8000e60:	e7d1      	b.n	8000e06 <__udivmoddi4+0x256>
 8000e62:	4681      	mov	r9, r0
 8000e64:	e77c      	b.n	8000d60 <__udivmoddi4+0x1b0>
 8000e66:	3802      	subs	r0, #2
 8000e68:	442c      	add	r4, r5
 8000e6a:	e747      	b.n	8000cfc <__udivmoddi4+0x14c>
 8000e6c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e70:	442b      	add	r3, r5
 8000e72:	e72f      	b.n	8000cd4 <__udivmoddi4+0x124>
 8000e74:	4638      	mov	r0, r7
 8000e76:	e708      	b.n	8000c8a <__udivmoddi4+0xda>
 8000e78:	4637      	mov	r7, r6
 8000e7a:	e6e9      	b.n	8000c50 <__udivmoddi4+0xa0>

08000e7c <__aeabi_idiv0>:
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop

08000e80 <readWord>:
/* USER CODE BEGIN PFP */
void saveToEeprom(void);
void LoadFromEeprom(void);
//result_float = 0.0f;

float readWord(_Bool ch, uint8_t buffer){
 8000e80:	b480      	push	{r7}
 8000e82:	b085      	sub	sp, #20
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	4603      	mov	r3, r0
 8000e88:	460a      	mov	r2, r1
 8000e8a:	71fb      	strb	r3, [r7, #7]
 8000e8c:	4613      	mov	r3, r2
 8000e8e:	71bb      	strb	r3, [r7, #6]
	int32_t result_int32 = 0;
 8000e90:	2300      	movs	r3, #0
 8000e92:	60fb      	str	r3, [r7, #12]
	uint32_t result_uint32 = 0;
 8000e94:	2300      	movs	r3, #0
 8000e96:	60bb      	str	r3, [r7, #8]
	if(!ch){
 8000e98:	79fb      	ldrb	r3, [r7, #7]
 8000e9a:	f083 0301 	eor.w	r3, r3, #1
 8000e9e:	b2db      	uxtb	r3, r3
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d00e      	beq.n	8000ec2 <readWord+0x42>
		/* read L ch */
		result_uint32 = (rxBuff[0+buffer]<<8) | (rxBuff[1+buffer]>>8);
 8000ea4:	79bb      	ldrb	r3, [r7, #6]
 8000ea6:	4a1a      	ldr	r2, [pc, #104]	; (8000f10 <readWord+0x90>)
 8000ea8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000eac:	021b      	lsls	r3, r3, #8
 8000eae:	79ba      	ldrb	r2, [r7, #6]
 8000eb0:	3201      	adds	r2, #1
 8000eb2:	4917      	ldr	r1, [pc, #92]	; (8000f10 <readWord+0x90>)
 8000eb4:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000eb8:	0a12      	lsrs	r2, r2, #8
 8000eba:	b292      	uxth	r2, r2
 8000ebc:	4313      	orrs	r3, r2
 8000ebe:	60bb      	str	r3, [r7, #8]
 8000ec0:	e00e      	b.n	8000ee0 <readWord+0x60>
	}
	else{
		/* write L ch */
		result_uint32 = (rxBuff[2+buffer]<<8) | (rxBuff[3+buffer]>>8);
 8000ec2:	79bb      	ldrb	r3, [r7, #6]
 8000ec4:	3302      	adds	r3, #2
 8000ec6:	4a12      	ldr	r2, [pc, #72]	; (8000f10 <readWord+0x90>)
 8000ec8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ecc:	021b      	lsls	r3, r3, #8
 8000ece:	79ba      	ldrb	r2, [r7, #6]
 8000ed0:	3203      	adds	r2, #3
 8000ed2:	490f      	ldr	r1, [pc, #60]	; (8000f10 <readWord+0x90>)
 8000ed4:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000ed8:	0a12      	lsrs	r2, r2, #8
 8000eda:	b292      	uxth	r2, r2
 8000edc:	4313      	orrs	r3, r2
 8000ede:	60bb      	str	r3, [r7, #8]
	}

	/* ubah 24bit 2's comp ke int 32 bit */
	if((result_uint32&(1<<23)) != 0){
 8000ee0:	68bb      	ldr	r3, [r7, #8]
 8000ee2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d004      	beq.n	8000ef4 <readWord+0x74>
		result_int32 = result_uint32 | ~((1<<24)-1);
 8000eea:	68bb      	ldr	r3, [r7, #8]
 8000eec:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8000ef0:	60fb      	str	r3, [r7, #12]
 8000ef2:	e001      	b.n	8000ef8 <readWord+0x78>
	}
	else{
		result_int32 = result_uint32;
 8000ef4:	68bb      	ldr	r3, [r7, #8]
 8000ef6:	60fb      	str	r3, [r7, #12]
	}
	return (float)result_int32;
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	ee07 3a90 	vmov	s15, r3
 8000efe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8000f02:	eeb0 0a67 	vmov.f32	s0, s15
 8000f06:	3714      	adds	r7, #20
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr
 8000f10:	20000c38 	.word	0x20000c38

08000f14 <writeWord>:


void writeWord(float dataf, _Bool ch, uint8_t buffer){
 8000f14:	b480      	push	{r7}
 8000f16:	b085      	sub	sp, #20
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f1e:	4603      	mov	r3, r0
 8000f20:	460a      	mov	r2, r1
 8000f22:	70fb      	strb	r3, [r7, #3]
 8000f24:	4613      	mov	r3, r2
 8000f26:	70bb      	strb	r3, [r7, #2]
	uint32_t result_uint32 = 0;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	60fb      	str	r3, [r7, #12]
	/* ubah int 32bit ke 24bit 2's comp */
	if(dataf < 0){
 8000f2c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f30:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f38:	d50b      	bpl.n	8000f52 <writeWord+0x3e>
		result_uint32 |= (1<<24) | (int32_t)dataf;
 8000f3a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f3e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f42:	ee17 2a90 	vmov	r2, s15
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	4313      	orrs	r3, r2
 8000f4a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000f4e:	60fb      	str	r3, [r7, #12]
 8000f50:	e006      	b.n	8000f60 <writeWord+0x4c>
	}
	else{
		result_uint32 = (int32_t)dataf;
 8000f52:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f56:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f5a:	ee17 3a90 	vmov	r3, s15
 8000f5e:	60fb      	str	r3, [r7, #12]
	}

	if(!ch){
 8000f60:	78fb      	ldrb	r3, [r7, #3]
 8000f62:	f083 0301 	eor.w	r3, r3, #1
 8000f66:	b2db      	uxtb	r3, r3
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d010      	beq.n	8000f8e <writeWord+0x7a>
		/* write L ch */
		txBuff[0+buffer] = (result_uint32>>8) & 0x0000FFFF;
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	0a1a      	lsrs	r2, r3, #8
 8000f70:	78bb      	ldrb	r3, [r7, #2]
 8000f72:	b291      	uxth	r1, r2
 8000f74:	4a11      	ldr	r2, [pc, #68]	; (8000fbc <writeWord+0xa8>)
 8000f76:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		txBuff[1+buffer] = (result_uint32<<8) & 0x0000FF00;
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	b29a      	uxth	r2, r3
 8000f7e:	78bb      	ldrb	r3, [r7, #2]
 8000f80:	3301      	adds	r3, #1
 8000f82:	0212      	lsls	r2, r2, #8
 8000f84:	b291      	uxth	r1, r2
 8000f86:	4a0d      	ldr	r2, [pc, #52]	; (8000fbc <writeWord+0xa8>)
 8000f88:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	else{
		/* write L ch */
		txBuff[2+buffer] = (result_uint32>>8) & 0x0000FFFF;
		txBuff[3+buffer] = (result_uint32<<8) & 0x0000FF00;
	}
}
 8000f8c:	e010      	b.n	8000fb0 <writeWord+0x9c>
		txBuff[2+buffer] = (result_uint32>>8) & 0x0000FFFF;
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	0a1a      	lsrs	r2, r3, #8
 8000f92:	78bb      	ldrb	r3, [r7, #2]
 8000f94:	3302      	adds	r3, #2
 8000f96:	b291      	uxth	r1, r2
 8000f98:	4a08      	ldr	r2, [pc, #32]	; (8000fbc <writeWord+0xa8>)
 8000f9a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		txBuff[3+buffer] = (result_uint32<<8) & 0x0000FF00;
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	b29a      	uxth	r2, r3
 8000fa2:	78bb      	ldrb	r3, [r7, #2]
 8000fa4:	3303      	adds	r3, #3
 8000fa6:	0212      	lsls	r2, r2, #8
 8000fa8:	b291      	uxth	r1, r2
 8000faa:	4a04      	ldr	r2, [pc, #16]	; (8000fbc <writeWord+0xa8>)
 8000fac:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
}
 8000fb0:	bf00      	nop
 8000fb2:	3714      	adds	r7, #20
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr
 8000fbc:	2000069c 	.word	0x2000069c

08000fc0 <myTask>:
//				Display_GotoXY(73, 19);
//				Display_PutUint(EQ_level_R[EQ_preset], 3, &Font_11x18, 0);
//				Display_Putc('%', &Font_11x18, 0);
//				Display_UpdateScreen();

void myTask(void){
 8000fc0:	b5b0      	push	{r4, r5, r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af02      	add	r7, sp, #8
	static _Bool l_bw_selected = 0;
	static _Bool r_bw_selected = 0;

	static uint8_t last_state = preset;

	switch(state_home){
 8000fc6:	4bc8      	ldr	r3, [pc, #800]	; (80012e8 <myTask+0x328>)
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	2b0d      	cmp	r3, #13
 8000fcc:	f202 8319 	bhi.w	8003602 <myTask+0x2642>
 8000fd0:	a201      	add	r2, pc, #4	; (adr r2, 8000fd8 <myTask+0x18>)
 8000fd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fd6:	bf00      	nop
 8000fd8:	08001011 	.word	0x08001011
 8000fdc:	0800103d 	.word	0x0800103d
 8000fe0:	08001243 	.word	0x08001243
 8000fe4:	08001383 	.word	0x08001383
 8000fe8:	080014e1 	.word	0x080014e1
 8000fec:	08001661 	.word	0x08001661
 8000ff0:	08001699 	.word	0x08001699
 8000ff4:	08002113 	.word	0x08002113
 8000ff8:	08002261 	.word	0x08002261
 8000ffc:	08002541 	.word	0x08002541
 8001000:	080027dd 	.word	0x080027dd
 8001004:	08002cd1 	.word	0x08002cd1
 8001008:	08003161 	.word	0x08003161
 800100c:	080033b9 	.word	0x080033b9
	case start:
		Display_GotoXY(6, 2);
 8001010:	2102      	movs	r1, #2
 8001012:	2006      	movs	r0, #6
 8001014:	f003 f8bc 	bl	8004190 <Display_GotoXY>
		Display_Puts("Selamat Datang ", &Font_7x10, 1);
 8001018:	2201      	movs	r2, #1
 800101a:	49b4      	ldr	r1, [pc, #720]	; (80012ec <myTask+0x32c>)
 800101c:	48b4      	ldr	r0, [pc, #720]	; (80012f0 <myTask+0x330>)
 800101e:	f003 f94d 	bl	80042bc <Display_Puts>
		Display_UpdateScreen();
 8001022:	f003 f80f 	bl	8004044 <Display_UpdateScreen>
		/* Baca preset dari EEPROM */
		LoadFromEeprom();
 8001026:	f002 fdd3 	bl	8003bd0 <LoadFromEeprom>
		HAL_Delay(1000);
 800102a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800102e:	f004 fa4b 	bl	80054c8 <HAL_Delay>
		state_home = display_home;
 8001032:	4bad      	ldr	r3, [pc, #692]	; (80012e8 <myTask+0x328>)
 8001034:	2201      	movs	r2, #1
 8001036:	701a      	strb	r2, [r3, #0]
		break;
 8001038:	f002 bae3 	b.w	8003602 <myTask+0x2642>
	case display_home:
		/* clear baris 1 */
		Display_DrawFilledRectangle(0, 0, 128, 12, 0);
 800103c:	2300      	movs	r3, #0
 800103e:	9300      	str	r3, [sp, #0]
 8001040:	230c      	movs	r3, #12
 8001042:	2280      	movs	r2, #128	; 0x80
 8001044:	2100      	movs	r1, #0
 8001046:	2000      	movs	r0, #0
 8001048:	f003 fc97 	bl	800497a <Display_DrawFilledRectangle>
		/* tampilan preset */
		preset_selected? Display_DrawFilledRectangle(0, 0, 128, 12, 1) : Display_DrawRectangle(0, 0, 128, 12, 1);
 800104c:	4ba9      	ldr	r3, [pc, #676]	; (80012f4 <myTask+0x334>)
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d008      	beq.n	8001066 <myTask+0xa6>
 8001054:	2301      	movs	r3, #1
 8001056:	9300      	str	r3, [sp, #0]
 8001058:	230c      	movs	r3, #12
 800105a:	2280      	movs	r2, #128	; 0x80
 800105c:	2100      	movs	r1, #0
 800105e:	2000      	movs	r0, #0
 8001060:	f003 fc8b 	bl	800497a <Display_DrawFilledRectangle>
 8001064:	e007      	b.n	8001076 <myTask+0xb6>
 8001066:	2301      	movs	r3, #1
 8001068:	9300      	str	r3, [sp, #0]
 800106a:	230c      	movs	r3, #12
 800106c:	2280      	movs	r2, #128	; 0x80
 800106e:	2100      	movs	r1, #0
 8001070:	2000      	movs	r0, #0
 8001072:	f003 fc18 	bl	80048a6 <Display_DrawRectangle>
		Display_GotoXY((128-(8*7))/2, 2);
 8001076:	2102      	movs	r1, #2
 8001078:	2024      	movs	r0, #36	; 0x24
 800107a:	f003 f889 	bl	8004190 <Display_GotoXY>
		Display_Puts("PRESET ", &Font_7x10, !preset_selected);
 800107e:	4b9d      	ldr	r3, [pc, #628]	; (80012f4 <myTask+0x334>)
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	f083 0301 	eor.w	r3, r3, #1
 8001086:	b2db      	uxtb	r3, r3
 8001088:	461a      	mov	r2, r3
 800108a:	4998      	ldr	r1, [pc, #608]	; (80012ec <myTask+0x32c>)
 800108c:	489a      	ldr	r0, [pc, #616]	; (80012f8 <myTask+0x338>)
 800108e:	f003 f915 	bl	80042bc <Display_Puts>
		Display_PutUint(EQ_preset,&Font_7x10 , !preset_selected);
 8001092:	4b9a      	ldr	r3, [pc, #616]	; (80012fc <myTask+0x33c>)
 8001094:	f993 3000 	ldrsb.w	r3, [r3]
 8001098:	b298      	uxth	r0, r3
 800109a:	4b96      	ldr	r3, [pc, #600]	; (80012f4 <myTask+0x334>)
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	f083 0301 	eor.w	r3, r3, #1
 80010a2:	b2db      	uxtb	r3, r3
 80010a4:	461a      	mov	r2, r3
 80010a6:	4991      	ldr	r1, [pc, #580]	; (80012ec <myTask+0x32c>)
 80010a8:	f003 f9c2 	bl	8004430 <Display_PutUint>
		/* clear baris 2 */
		Display_DrawFilledRectangle(0, 17, 128, 21, 0);
 80010ac:	2300      	movs	r3, #0
 80010ae:	9300      	str	r3, [sp, #0]
 80010b0:	2315      	movs	r3, #21
 80010b2:	2280      	movs	r2, #128	; 0x80
 80010b4:	2111      	movs	r1, #17
 80010b6:	2000      	movs	r0, #0
 80010b8:	f003 fc5f 	bl	800497a <Display_DrawFilledRectangle>

		/* tampilan L level */
		l_selected? Display_DrawFilledRectangle(0, 17, 61, 21, 1) : Display_DrawRectangle(0, 17, 61, 21, 1);
 80010bc:	4b90      	ldr	r3, [pc, #576]	; (8001300 <myTask+0x340>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d008      	beq.n	80010d6 <myTask+0x116>
 80010c4:	2301      	movs	r3, #1
 80010c6:	9300      	str	r3, [sp, #0]
 80010c8:	2315      	movs	r3, #21
 80010ca:	223d      	movs	r2, #61	; 0x3d
 80010cc:	2111      	movs	r1, #17
 80010ce:	2000      	movs	r0, #0
 80010d0:	f003 fc53 	bl	800497a <Display_DrawFilledRectangle>
 80010d4:	e007      	b.n	80010e6 <myTask+0x126>
 80010d6:	2301      	movs	r3, #1
 80010d8:	9300      	str	r3, [sp, #0]
 80010da:	2315      	movs	r3, #21
 80010dc:	223d      	movs	r2, #61	; 0x3d
 80010de:	2111      	movs	r1, #17
 80010e0:	2000      	movs	r0, #0
 80010e2:	f003 fbe0 	bl	80048a6 <Display_DrawRectangle>
		if(myPreset[EQ_preset].level_L >= 100)	Display_GotoXY((61-(11*4))/2, 19);
 80010e6:	4b85      	ldr	r3, [pc, #532]	; (80012fc <myTask+0x33c>)
 80010e8:	f993 3000 	ldrsb.w	r3, [r3]
 80010ec:	4619      	mov	r1, r3
 80010ee:	4a85      	ldr	r2, [pc, #532]	; (8001304 <myTask+0x344>)
 80010f0:	235c      	movs	r3, #92	; 0x5c
 80010f2:	fb03 f301 	mul.w	r3, r3, r1
 80010f6:	4413      	add	r3, r2
 80010f8:	3301      	adds	r3, #1
 80010fa:	f993 3000 	ldrsb.w	r3, [r3]
 80010fe:	2b63      	cmp	r3, #99	; 0x63
 8001100:	dd04      	ble.n	800110c <myTask+0x14c>
 8001102:	2113      	movs	r1, #19
 8001104:	2008      	movs	r0, #8
 8001106:	f003 f843 	bl	8004190 <Display_GotoXY>
 800110a:	e016      	b.n	800113a <myTask+0x17a>
		else if(myPreset[EQ_preset].level_L >= 10)	Display_GotoXY((61-(11*3))/2, 19);
 800110c:	4b7b      	ldr	r3, [pc, #492]	; (80012fc <myTask+0x33c>)
 800110e:	f993 3000 	ldrsb.w	r3, [r3]
 8001112:	4619      	mov	r1, r3
 8001114:	4a7b      	ldr	r2, [pc, #492]	; (8001304 <myTask+0x344>)
 8001116:	235c      	movs	r3, #92	; 0x5c
 8001118:	fb03 f301 	mul.w	r3, r3, r1
 800111c:	4413      	add	r3, r2
 800111e:	3301      	adds	r3, #1
 8001120:	f993 3000 	ldrsb.w	r3, [r3]
 8001124:	2b09      	cmp	r3, #9
 8001126:	dd04      	ble.n	8001132 <myTask+0x172>
 8001128:	2113      	movs	r1, #19
 800112a:	200e      	movs	r0, #14
 800112c:	f003 f830 	bl	8004190 <Display_GotoXY>
 8001130:	e003      	b.n	800113a <myTask+0x17a>
		else Display_GotoXY((61-(11*2))/2, 19);
 8001132:	2113      	movs	r1, #19
 8001134:	2013      	movs	r0, #19
 8001136:	f003 f82b 	bl	8004190 <Display_GotoXY>
		Display_PutUint(myPreset[EQ_preset].level_L, &Font_11x18, !l_selected);
 800113a:	4b70      	ldr	r3, [pc, #448]	; (80012fc <myTask+0x33c>)
 800113c:	f993 3000 	ldrsb.w	r3, [r3]
 8001140:	4619      	mov	r1, r3
 8001142:	4a70      	ldr	r2, [pc, #448]	; (8001304 <myTask+0x344>)
 8001144:	235c      	movs	r3, #92	; 0x5c
 8001146:	fb03 f301 	mul.w	r3, r3, r1
 800114a:	4413      	add	r3, r2
 800114c:	3301      	adds	r3, #1
 800114e:	f993 3000 	ldrsb.w	r3, [r3]
 8001152:	b298      	uxth	r0, r3
 8001154:	4b6a      	ldr	r3, [pc, #424]	; (8001300 <myTask+0x340>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	f083 0301 	eor.w	r3, r3, #1
 800115c:	b2db      	uxtb	r3, r3
 800115e:	461a      	mov	r2, r3
 8001160:	4969      	ldr	r1, [pc, #420]	; (8001308 <myTask+0x348>)
 8001162:	f003 f965 	bl	8004430 <Display_PutUint>
		Display_Putc('%', &Font_11x18, !l_selected);
 8001166:	4b66      	ldr	r3, [pc, #408]	; (8001300 <myTask+0x340>)
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	f083 0301 	eor.w	r3, r3, #1
 800116e:	b2db      	uxtb	r3, r3
 8001170:	461a      	mov	r2, r3
 8001172:	4965      	ldr	r1, [pc, #404]	; (8001308 <myTask+0x348>)
 8001174:	2025      	movs	r0, #37	; 0x25
 8001176:	f003 f821 	bl	80041bc <Display_Putc>

		/* tampilan R level */
		r_selected? Display_DrawFilledRectangle(66, 17, 61, 21, 1) : Display_DrawRectangle(66, 17, 61, 21, 1);
 800117a:	4b64      	ldr	r3, [pc, #400]	; (800130c <myTask+0x34c>)
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d008      	beq.n	8001194 <myTask+0x1d4>
 8001182:	2301      	movs	r3, #1
 8001184:	9300      	str	r3, [sp, #0]
 8001186:	2315      	movs	r3, #21
 8001188:	223d      	movs	r2, #61	; 0x3d
 800118a:	2111      	movs	r1, #17
 800118c:	2042      	movs	r0, #66	; 0x42
 800118e:	f003 fbf4 	bl	800497a <Display_DrawFilledRectangle>
 8001192:	e007      	b.n	80011a4 <myTask+0x1e4>
 8001194:	2301      	movs	r3, #1
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	2315      	movs	r3, #21
 800119a:	223d      	movs	r2, #61	; 0x3d
 800119c:	2111      	movs	r1, #17
 800119e:	2042      	movs	r0, #66	; 0x42
 80011a0:	f003 fb81 	bl	80048a6 <Display_DrawRectangle>
		if(myPreset[EQ_preset].level_R >= 100)	Display_GotoXY(66+(61-(11*4))/2, 19);
 80011a4:	4b55      	ldr	r3, [pc, #340]	; (80012fc <myTask+0x33c>)
 80011a6:	f993 3000 	ldrsb.w	r3, [r3]
 80011aa:	4619      	mov	r1, r3
 80011ac:	4a55      	ldr	r2, [pc, #340]	; (8001304 <myTask+0x344>)
 80011ae:	235c      	movs	r3, #92	; 0x5c
 80011b0:	fb03 f301 	mul.w	r3, r3, r1
 80011b4:	4413      	add	r3, r2
 80011b6:	f993 3000 	ldrsb.w	r3, [r3]
 80011ba:	2b63      	cmp	r3, #99	; 0x63
 80011bc:	dd04      	ble.n	80011c8 <myTask+0x208>
 80011be:	2113      	movs	r1, #19
 80011c0:	204a      	movs	r0, #74	; 0x4a
 80011c2:	f002 ffe5 	bl	8004190 <Display_GotoXY>
 80011c6:	e015      	b.n	80011f4 <myTask+0x234>
		else if(myPreset[EQ_preset].level_R >= 10)	Display_GotoXY(66+(61-(11*3))/2, 19);
 80011c8:	4b4c      	ldr	r3, [pc, #304]	; (80012fc <myTask+0x33c>)
 80011ca:	f993 3000 	ldrsb.w	r3, [r3]
 80011ce:	4619      	mov	r1, r3
 80011d0:	4a4c      	ldr	r2, [pc, #304]	; (8001304 <myTask+0x344>)
 80011d2:	235c      	movs	r3, #92	; 0x5c
 80011d4:	fb03 f301 	mul.w	r3, r3, r1
 80011d8:	4413      	add	r3, r2
 80011da:	f993 3000 	ldrsb.w	r3, [r3]
 80011de:	2b09      	cmp	r3, #9
 80011e0:	dd04      	ble.n	80011ec <myTask+0x22c>
 80011e2:	2113      	movs	r1, #19
 80011e4:	2050      	movs	r0, #80	; 0x50
 80011e6:	f002 ffd3 	bl	8004190 <Display_GotoXY>
 80011ea:	e003      	b.n	80011f4 <myTask+0x234>
		else Display_GotoXY(66+(61-(11*2))/2, 19);
 80011ec:	2113      	movs	r1, #19
 80011ee:	2055      	movs	r0, #85	; 0x55
 80011f0:	f002 ffce 	bl	8004190 <Display_GotoXY>
		Display_PutUint(myPreset[EQ_preset].level_R, &Font_11x18, !r_selected);
 80011f4:	4b41      	ldr	r3, [pc, #260]	; (80012fc <myTask+0x33c>)
 80011f6:	f993 3000 	ldrsb.w	r3, [r3]
 80011fa:	4619      	mov	r1, r3
 80011fc:	4a41      	ldr	r2, [pc, #260]	; (8001304 <myTask+0x344>)
 80011fe:	235c      	movs	r3, #92	; 0x5c
 8001200:	fb03 f301 	mul.w	r3, r3, r1
 8001204:	4413      	add	r3, r2
 8001206:	f993 3000 	ldrsb.w	r3, [r3]
 800120a:	b298      	uxth	r0, r3
 800120c:	4b3f      	ldr	r3, [pc, #252]	; (800130c <myTask+0x34c>)
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	f083 0301 	eor.w	r3, r3, #1
 8001214:	b2db      	uxtb	r3, r3
 8001216:	461a      	mov	r2, r3
 8001218:	493b      	ldr	r1, [pc, #236]	; (8001308 <myTask+0x348>)
 800121a:	f003 f909 	bl	8004430 <Display_PutUint>
		Display_Putc('%', &Font_11x18, !r_selected);
 800121e:	4b3b      	ldr	r3, [pc, #236]	; (800130c <myTask+0x34c>)
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	f083 0301 	eor.w	r3, r3, #1
 8001226:	b2db      	uxtb	r3, r3
 8001228:	461a      	mov	r2, r3
 800122a:	4937      	ldr	r1, [pc, #220]	; (8001308 <myTask+0x348>)
 800122c:	2025      	movs	r0, #37	; 0x25
 800122e:	f002 ffc5 	bl	80041bc <Display_Putc>

		/* Update semua layar */
		Display_UpdateScreen();
 8001232:	f002 ff07 	bl	8004044 <Display_UpdateScreen>
		state_home = last_state;
 8001236:	4b36      	ldr	r3, [pc, #216]	; (8001310 <myTask+0x350>)
 8001238:	781a      	ldrb	r2, [r3, #0]
 800123a:	4b2b      	ldr	r3, [pc, #172]	; (80012e8 <myTask+0x328>)
 800123c:	701a      	strb	r2, [r3, #0]

		break;
 800123e:	f002 b9e0 	b.w	8003602 <myTask+0x2642>

	case preset:
		if(switchUp()){
 8001242:	f003 fcff 	bl	8004c44 <switchUp>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d010      	beq.n	800126e <myTask+0x2ae>
			preset_selected = 0;
 800124c:	4b29      	ldr	r3, [pc, #164]	; (80012f4 <myTask+0x334>)
 800124e:	2200      	movs	r2, #0
 8001250:	701a      	strb	r2, [r3, #0]
			l_selected = 0;
 8001252:	4b2b      	ldr	r3, [pc, #172]	; (8001300 <myTask+0x340>)
 8001254:	2200      	movs	r2, #0
 8001256:	701a      	strb	r2, [r3, #0]
			r_selected = 1;
 8001258:	4b2c      	ldr	r3, [pc, #176]	; (800130c <myTask+0x34c>)
 800125a:	2201      	movs	r2, #1
 800125c:	701a      	strb	r2, [r3, #0]
			state_home = save;
 800125e:	4b22      	ldr	r3, [pc, #136]	; (80012e8 <myTask+0x328>)
 8001260:	2205      	movs	r2, #5
 8001262:	701a      	strb	r2, [r3, #0]
			last_state = r_level;
 8001264:	4b2a      	ldr	r3, [pc, #168]	; (8001310 <myTask+0x350>)
 8001266:	2204      	movs	r2, #4
 8001268:	701a      	strb	r2, [r3, #0]
			state_home = display_setting;
			last_state = band;
			Display_Clear();
		}

		break;
 800126a:	f002 b9b7 	b.w	80035dc <myTask+0x261c>
		else if(switchDown()){
 800126e:	f003 fd15 	bl	8004c9c <switchDown>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d010      	beq.n	800129a <myTask+0x2da>
			preset_selected = 0;
 8001278:	4b1e      	ldr	r3, [pc, #120]	; (80012f4 <myTask+0x334>)
 800127a:	2200      	movs	r2, #0
 800127c:	701a      	strb	r2, [r3, #0]
			l_selected = 1;
 800127e:	4b20      	ldr	r3, [pc, #128]	; (8001300 <myTask+0x340>)
 8001280:	2201      	movs	r2, #1
 8001282:	701a      	strb	r2, [r3, #0]
			r_selected = 0;
 8001284:	4b21      	ldr	r3, [pc, #132]	; (800130c <myTask+0x34c>)
 8001286:	2200      	movs	r2, #0
 8001288:	701a      	strb	r2, [r3, #0]
			state_home = save;
 800128a:	4b17      	ldr	r3, [pc, #92]	; (80012e8 <myTask+0x328>)
 800128c:	2205      	movs	r2, #5
 800128e:	701a      	strb	r2, [r3, #0]
			last_state = l_level;
 8001290:	4b1f      	ldr	r3, [pc, #124]	; (8001310 <myTask+0x350>)
 8001292:	2203      	movs	r2, #3
 8001294:	701a      	strb	r2, [r3, #0]
		break;
 8001296:	f002 b9a1 	b.w	80035dc <myTask+0x261c>
		else if(switchRight()){
 800129a:	f003 fd57 	bl	8004d4c <switchRight>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d037      	beq.n	8001314 <myTask+0x354>
			EQ_preset++;
 80012a4:	4b15      	ldr	r3, [pc, #84]	; (80012fc <myTask+0x33c>)
 80012a6:	f993 3000 	ldrsb.w	r3, [r3]
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	3301      	adds	r3, #1
 80012ae:	b2db      	uxtb	r3, r3
 80012b0:	b25a      	sxtb	r2, r3
 80012b2:	4b12      	ldr	r3, [pc, #72]	; (80012fc <myTask+0x33c>)
 80012b4:	701a      	strb	r2, [r3, #0]
			if(EQ_preset>9) EQ_preset=0;
 80012b6:	4b11      	ldr	r3, [pc, #68]	; (80012fc <myTask+0x33c>)
 80012b8:	f993 3000 	ldrsb.w	r3, [r3]
 80012bc:	2b09      	cmp	r3, #9
 80012be:	dd02      	ble.n	80012c6 <myTask+0x306>
 80012c0:	4b0e      	ldr	r3, [pc, #56]	; (80012fc <myTask+0x33c>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	701a      	strb	r2, [r3, #0]
			preset_selected = 1;
 80012c6:	4b0b      	ldr	r3, [pc, #44]	; (80012f4 <myTask+0x334>)
 80012c8:	2201      	movs	r2, #1
 80012ca:	701a      	strb	r2, [r3, #0]
			l_selected = 0;
 80012cc:	4b0c      	ldr	r3, [pc, #48]	; (8001300 <myTask+0x340>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	701a      	strb	r2, [r3, #0]
			r_selected = 0;
 80012d2:	4b0e      	ldr	r3, [pc, #56]	; (800130c <myTask+0x34c>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	701a      	strb	r2, [r3, #0]
			state_home = display_home;
 80012d8:	4b03      	ldr	r3, [pc, #12]	; (80012e8 <myTask+0x328>)
 80012da:	2201      	movs	r2, #1
 80012dc:	701a      	strb	r2, [r3, #0]
			last_state = preset;
 80012de:	4b0c      	ldr	r3, [pc, #48]	; (8001310 <myTask+0x350>)
 80012e0:	2202      	movs	r2, #2
 80012e2:	701a      	strb	r2, [r3, #0]
		break;
 80012e4:	f002 b97a 	b.w	80035dc <myTask+0x261c>
 80012e8:	200004dc 	.word	0x200004dc
 80012ec:	20000018 	.word	0x20000018
 80012f0:	0800a3c8 	.word	0x0800a3c8
 80012f4:	20000015 	.word	0x20000015
 80012f8:	0800a3d8 	.word	0x0800a3d8
 80012fc:	2000053c 	.word	0x2000053c
 8001300:	200000c0 	.word	0x200000c0
 8001304:	200007f0 	.word	0x200007f0
 8001308:	20000020 	.word	0x20000020
 800130c:	200000c1 	.word	0x200000c1
 8001310:	20000016 	.word	0x20000016
		else if(switchLeft()){
 8001314:	f003 fcee 	bl	8004cf4 <switchLeft>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d021      	beq.n	8001362 <myTask+0x3a2>
			EQ_preset--;
 800131e:	4bc9      	ldr	r3, [pc, #804]	; (8001644 <myTask+0x684>)
 8001320:	f993 3000 	ldrsb.w	r3, [r3]
 8001324:	b2db      	uxtb	r3, r3
 8001326:	3b01      	subs	r3, #1
 8001328:	b2db      	uxtb	r3, r3
 800132a:	b25a      	sxtb	r2, r3
 800132c:	4bc5      	ldr	r3, [pc, #788]	; (8001644 <myTask+0x684>)
 800132e:	701a      	strb	r2, [r3, #0]
			if(EQ_preset<0) EQ_preset=9;
 8001330:	4bc4      	ldr	r3, [pc, #784]	; (8001644 <myTask+0x684>)
 8001332:	f993 3000 	ldrsb.w	r3, [r3]
 8001336:	2b00      	cmp	r3, #0
 8001338:	da02      	bge.n	8001340 <myTask+0x380>
 800133a:	4bc2      	ldr	r3, [pc, #776]	; (8001644 <myTask+0x684>)
 800133c:	2209      	movs	r2, #9
 800133e:	701a      	strb	r2, [r3, #0]
			preset_selected = 1;
 8001340:	4bc1      	ldr	r3, [pc, #772]	; (8001648 <myTask+0x688>)
 8001342:	2201      	movs	r2, #1
 8001344:	701a      	strb	r2, [r3, #0]
			l_selected = 0;
 8001346:	4bc1      	ldr	r3, [pc, #772]	; (800164c <myTask+0x68c>)
 8001348:	2200      	movs	r2, #0
 800134a:	701a      	strb	r2, [r3, #0]
			r_selected = 0;
 800134c:	4bc0      	ldr	r3, [pc, #768]	; (8001650 <myTask+0x690>)
 800134e:	2200      	movs	r2, #0
 8001350:	701a      	strb	r2, [r3, #0]
			state_home = display_home;
 8001352:	4bc0      	ldr	r3, [pc, #768]	; (8001654 <myTask+0x694>)
 8001354:	2201      	movs	r2, #1
 8001356:	701a      	strb	r2, [r3, #0]
			last_state = preset;
 8001358:	4bbf      	ldr	r3, [pc, #764]	; (8001658 <myTask+0x698>)
 800135a:	2202      	movs	r2, #2
 800135c:	701a      	strb	r2, [r3, #0]
		break;
 800135e:	f002 b93d 	b.w	80035dc <myTask+0x261c>
		else if(switchEncoder()==1){
 8001362:	f003 fbdb 	bl	8004b1c <switchEncoder>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	f002 8137 	beq.w	80035dc <myTask+0x261c>
			state_home = display_setting;
 800136e:	4bb9      	ldr	r3, [pc, #740]	; (8001654 <myTask+0x694>)
 8001370:	2206      	movs	r2, #6
 8001372:	701a      	strb	r2, [r3, #0]
			last_state = band;
 8001374:	4bb8      	ldr	r3, [pc, #736]	; (8001658 <myTask+0x698>)
 8001376:	2207      	movs	r2, #7
 8001378:	701a      	strb	r2, [r3, #0]
			Display_Clear();
 800137a:	f003 fb4b 	bl	8004a14 <Display_Clear>
		break;
 800137e:	f002 b92d 	b.w	80035dc <myTask+0x261c>

	case l_level:
		if(encoderCW()){
 8001382:	f003 fbf7 	bl	8004b74 <encoderCW>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d03b      	beq.n	8001404 <myTask+0x444>
			myPreset[EQ_preset].level_L += 1;
 800138c:	4bad      	ldr	r3, [pc, #692]	; (8001644 <myTask+0x684>)
 800138e:	f993 3000 	ldrsb.w	r3, [r3]
 8001392:	4619      	mov	r1, r3
 8001394:	4ab1      	ldr	r2, [pc, #708]	; (800165c <myTask+0x69c>)
 8001396:	235c      	movs	r3, #92	; 0x5c
 8001398:	fb03 f301 	mul.w	r3, r3, r1
 800139c:	4413      	add	r3, r2
 800139e:	3301      	adds	r3, #1
 80013a0:	f993 3000 	ldrsb.w	r3, [r3]
 80013a4:	b2db      	uxtb	r3, r3
 80013a6:	3301      	adds	r3, #1
 80013a8:	b2da      	uxtb	r2, r3
 80013aa:	4ba6      	ldr	r3, [pc, #664]	; (8001644 <myTask+0x684>)
 80013ac:	f993 3000 	ldrsb.w	r3, [r3]
 80013b0:	4618      	mov	r0, r3
 80013b2:	b251      	sxtb	r1, r2
 80013b4:	4aa9      	ldr	r2, [pc, #676]	; (800165c <myTask+0x69c>)
 80013b6:	235c      	movs	r3, #92	; 0x5c
 80013b8:	fb03 f300 	mul.w	r3, r3, r0
 80013bc:	4413      	add	r3, r2
 80013be:	3301      	adds	r3, #1
 80013c0:	460a      	mov	r2, r1
 80013c2:	701a      	strb	r2, [r3, #0]
			if(myPreset[EQ_preset].level_L >= 100) myPreset[EQ_preset].level_L=100;
 80013c4:	4b9f      	ldr	r3, [pc, #636]	; (8001644 <myTask+0x684>)
 80013c6:	f993 3000 	ldrsb.w	r3, [r3]
 80013ca:	4619      	mov	r1, r3
 80013cc:	4aa3      	ldr	r2, [pc, #652]	; (800165c <myTask+0x69c>)
 80013ce:	235c      	movs	r3, #92	; 0x5c
 80013d0:	fb03 f301 	mul.w	r3, r3, r1
 80013d4:	4413      	add	r3, r2
 80013d6:	3301      	adds	r3, #1
 80013d8:	f993 3000 	ldrsb.w	r3, [r3]
 80013dc:	2b63      	cmp	r3, #99	; 0x63
 80013de:	dd0b      	ble.n	80013f8 <myTask+0x438>
 80013e0:	4b98      	ldr	r3, [pc, #608]	; (8001644 <myTask+0x684>)
 80013e2:	f993 3000 	ldrsb.w	r3, [r3]
 80013e6:	4619      	mov	r1, r3
 80013e8:	4a9c      	ldr	r2, [pc, #624]	; (800165c <myTask+0x69c>)
 80013ea:	235c      	movs	r3, #92	; 0x5c
 80013ec:	fb03 f301 	mul.w	r3, r3, r1
 80013f0:	4413      	add	r3, r2
 80013f2:	3301      	adds	r3, #1
 80013f4:	2264      	movs	r2, #100	; 0x64
 80013f6:	701a      	strb	r2, [r3, #0]
			state_home = display_home;
 80013f8:	4b96      	ldr	r3, [pc, #600]	; (8001654 <myTask+0x694>)
 80013fa:	2201      	movs	r2, #1
 80013fc:	701a      	strb	r2, [r3, #0]
			last_state = l_level;
 80013fe:	4b96      	ldr	r3, [pc, #600]	; (8001658 <myTask+0x698>)
 8001400:	2203      	movs	r2, #3
 8001402:	701a      	strb	r2, [r3, #0]
		}
		if(encoderCCW()){
 8001404:	f003 fbea 	bl	8004bdc <encoderCCW>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d03b      	beq.n	8001486 <myTask+0x4c6>
			myPreset[EQ_preset].level_L -= 1;
 800140e:	4b8d      	ldr	r3, [pc, #564]	; (8001644 <myTask+0x684>)
 8001410:	f993 3000 	ldrsb.w	r3, [r3]
 8001414:	4619      	mov	r1, r3
 8001416:	4a91      	ldr	r2, [pc, #580]	; (800165c <myTask+0x69c>)
 8001418:	235c      	movs	r3, #92	; 0x5c
 800141a:	fb03 f301 	mul.w	r3, r3, r1
 800141e:	4413      	add	r3, r2
 8001420:	3301      	adds	r3, #1
 8001422:	f993 3000 	ldrsb.w	r3, [r3]
 8001426:	b2db      	uxtb	r3, r3
 8001428:	3b01      	subs	r3, #1
 800142a:	b2da      	uxtb	r2, r3
 800142c:	4b85      	ldr	r3, [pc, #532]	; (8001644 <myTask+0x684>)
 800142e:	f993 3000 	ldrsb.w	r3, [r3]
 8001432:	4618      	mov	r0, r3
 8001434:	b251      	sxtb	r1, r2
 8001436:	4a89      	ldr	r2, [pc, #548]	; (800165c <myTask+0x69c>)
 8001438:	235c      	movs	r3, #92	; 0x5c
 800143a:	fb03 f300 	mul.w	r3, r3, r0
 800143e:	4413      	add	r3, r2
 8001440:	3301      	adds	r3, #1
 8001442:	460a      	mov	r2, r1
 8001444:	701a      	strb	r2, [r3, #0]
			if(myPreset[EQ_preset].level_L < 0) myPreset[EQ_preset].level_L=0;
 8001446:	4b7f      	ldr	r3, [pc, #508]	; (8001644 <myTask+0x684>)
 8001448:	f993 3000 	ldrsb.w	r3, [r3]
 800144c:	4619      	mov	r1, r3
 800144e:	4a83      	ldr	r2, [pc, #524]	; (800165c <myTask+0x69c>)
 8001450:	235c      	movs	r3, #92	; 0x5c
 8001452:	fb03 f301 	mul.w	r3, r3, r1
 8001456:	4413      	add	r3, r2
 8001458:	3301      	adds	r3, #1
 800145a:	f993 3000 	ldrsb.w	r3, [r3]
 800145e:	2b00      	cmp	r3, #0
 8001460:	da0b      	bge.n	800147a <myTask+0x4ba>
 8001462:	4b78      	ldr	r3, [pc, #480]	; (8001644 <myTask+0x684>)
 8001464:	f993 3000 	ldrsb.w	r3, [r3]
 8001468:	4619      	mov	r1, r3
 800146a:	4a7c      	ldr	r2, [pc, #496]	; (800165c <myTask+0x69c>)
 800146c:	235c      	movs	r3, #92	; 0x5c
 800146e:	fb03 f301 	mul.w	r3, r3, r1
 8001472:	4413      	add	r3, r2
 8001474:	3301      	adds	r3, #1
 8001476:	2200      	movs	r2, #0
 8001478:	701a      	strb	r2, [r3, #0]
			state_home = display_home;
 800147a:	4b76      	ldr	r3, [pc, #472]	; (8001654 <myTask+0x694>)
 800147c:	2201      	movs	r2, #1
 800147e:	701a      	strb	r2, [r3, #0]
			last_state = l_level;
 8001480:	4b75      	ldr	r3, [pc, #468]	; (8001658 <myTask+0x698>)
 8001482:	2203      	movs	r2, #3
 8001484:	701a      	strb	r2, [r3, #0]
		}
		if(switchUp()){
 8001486:	f003 fbdd 	bl	8004c44 <switchUp>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d010      	beq.n	80014b2 <myTask+0x4f2>
			preset_selected = 1;
 8001490:	4b6d      	ldr	r3, [pc, #436]	; (8001648 <myTask+0x688>)
 8001492:	2201      	movs	r2, #1
 8001494:	701a      	strb	r2, [r3, #0]
			l_selected = 0;
 8001496:	4b6d      	ldr	r3, [pc, #436]	; (800164c <myTask+0x68c>)
 8001498:	2200      	movs	r2, #0
 800149a:	701a      	strb	r2, [r3, #0]
			r_selected = 0;
 800149c:	4b6c      	ldr	r3, [pc, #432]	; (8001650 <myTask+0x690>)
 800149e:	2200      	movs	r2, #0
 80014a0:	701a      	strb	r2, [r3, #0]
			state_home = save;
 80014a2:	4b6c      	ldr	r3, [pc, #432]	; (8001654 <myTask+0x694>)
 80014a4:	2205      	movs	r2, #5
 80014a6:	701a      	strb	r2, [r3, #0]
			last_state = preset;
 80014a8:	4b6b      	ldr	r3, [pc, #428]	; (8001658 <myTask+0x698>)
 80014aa:	2202      	movs	r2, #2
 80014ac:	701a      	strb	r2, [r3, #0]
			l_selected = 0;
			r_selected = 1;
			state_home = save;
			last_state = r_level;
		}
		break;
 80014ae:	f002 b897 	b.w	80035e0 <myTask+0x2620>
		else if(switchDown()){
 80014b2:	f003 fbf3 	bl	8004c9c <switchDown>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	f002 8091 	beq.w	80035e0 <myTask+0x2620>
			preset_selected = 0;
 80014be:	4b62      	ldr	r3, [pc, #392]	; (8001648 <myTask+0x688>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	701a      	strb	r2, [r3, #0]
			l_selected = 0;
 80014c4:	4b61      	ldr	r3, [pc, #388]	; (800164c <myTask+0x68c>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	701a      	strb	r2, [r3, #0]
			r_selected = 1;
 80014ca:	4b61      	ldr	r3, [pc, #388]	; (8001650 <myTask+0x690>)
 80014cc:	2201      	movs	r2, #1
 80014ce:	701a      	strb	r2, [r3, #0]
			state_home = save;
 80014d0:	4b60      	ldr	r3, [pc, #384]	; (8001654 <myTask+0x694>)
 80014d2:	2205      	movs	r2, #5
 80014d4:	701a      	strb	r2, [r3, #0]
			last_state = r_level;
 80014d6:	4b60      	ldr	r3, [pc, #384]	; (8001658 <myTask+0x698>)
 80014d8:	2204      	movs	r2, #4
 80014da:	701a      	strb	r2, [r3, #0]
		break;
 80014dc:	f002 b880 	b.w	80035e0 <myTask+0x2620>

	case r_level:
		if(encoderCW()){
 80014e0:	f003 fb48 	bl	8004b74 <encoderCW>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d037      	beq.n	800155a <myTask+0x59a>
			myPreset[EQ_preset].level_R += 1;
 80014ea:	4b56      	ldr	r3, [pc, #344]	; (8001644 <myTask+0x684>)
 80014ec:	f993 3000 	ldrsb.w	r3, [r3]
 80014f0:	4619      	mov	r1, r3
 80014f2:	4a5a      	ldr	r2, [pc, #360]	; (800165c <myTask+0x69c>)
 80014f4:	235c      	movs	r3, #92	; 0x5c
 80014f6:	fb03 f301 	mul.w	r3, r3, r1
 80014fa:	4413      	add	r3, r2
 80014fc:	f993 3000 	ldrsb.w	r3, [r3]
 8001500:	b2db      	uxtb	r3, r3
 8001502:	3301      	adds	r3, #1
 8001504:	b2da      	uxtb	r2, r3
 8001506:	4b4f      	ldr	r3, [pc, #316]	; (8001644 <myTask+0x684>)
 8001508:	f993 3000 	ldrsb.w	r3, [r3]
 800150c:	4618      	mov	r0, r3
 800150e:	b251      	sxtb	r1, r2
 8001510:	4a52      	ldr	r2, [pc, #328]	; (800165c <myTask+0x69c>)
 8001512:	235c      	movs	r3, #92	; 0x5c
 8001514:	fb03 f300 	mul.w	r3, r3, r0
 8001518:	4413      	add	r3, r2
 800151a:	460a      	mov	r2, r1
 800151c:	701a      	strb	r2, [r3, #0]
			if(myPreset[EQ_preset].level_R >= 100) myPreset[EQ_preset].level_R=100;
 800151e:	4b49      	ldr	r3, [pc, #292]	; (8001644 <myTask+0x684>)
 8001520:	f993 3000 	ldrsb.w	r3, [r3]
 8001524:	4619      	mov	r1, r3
 8001526:	4a4d      	ldr	r2, [pc, #308]	; (800165c <myTask+0x69c>)
 8001528:	235c      	movs	r3, #92	; 0x5c
 800152a:	fb03 f301 	mul.w	r3, r3, r1
 800152e:	4413      	add	r3, r2
 8001530:	f993 3000 	ldrsb.w	r3, [r3]
 8001534:	2b63      	cmp	r3, #99	; 0x63
 8001536:	dd0a      	ble.n	800154e <myTask+0x58e>
 8001538:	4b42      	ldr	r3, [pc, #264]	; (8001644 <myTask+0x684>)
 800153a:	f993 3000 	ldrsb.w	r3, [r3]
 800153e:	4619      	mov	r1, r3
 8001540:	4a46      	ldr	r2, [pc, #280]	; (800165c <myTask+0x69c>)
 8001542:	235c      	movs	r3, #92	; 0x5c
 8001544:	fb03 f301 	mul.w	r3, r3, r1
 8001548:	4413      	add	r3, r2
 800154a:	2264      	movs	r2, #100	; 0x64
 800154c:	701a      	strb	r2, [r3, #0]
			state_home = display_home;
 800154e:	4b41      	ldr	r3, [pc, #260]	; (8001654 <myTask+0x694>)
 8001550:	2201      	movs	r2, #1
 8001552:	701a      	strb	r2, [r3, #0]
			last_state = r_level;
 8001554:	4b40      	ldr	r3, [pc, #256]	; (8001658 <myTask+0x698>)
 8001556:	2204      	movs	r2, #4
 8001558:	701a      	strb	r2, [r3, #0]
		}
		if(encoderCCW()){
 800155a:	f003 fb3f 	bl	8004bdc <encoderCCW>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d037      	beq.n	80015d4 <myTask+0x614>
			myPreset[EQ_preset].level_R -= 1;
 8001564:	4b37      	ldr	r3, [pc, #220]	; (8001644 <myTask+0x684>)
 8001566:	f993 3000 	ldrsb.w	r3, [r3]
 800156a:	4619      	mov	r1, r3
 800156c:	4a3b      	ldr	r2, [pc, #236]	; (800165c <myTask+0x69c>)
 800156e:	235c      	movs	r3, #92	; 0x5c
 8001570:	fb03 f301 	mul.w	r3, r3, r1
 8001574:	4413      	add	r3, r2
 8001576:	f993 3000 	ldrsb.w	r3, [r3]
 800157a:	b2db      	uxtb	r3, r3
 800157c:	3b01      	subs	r3, #1
 800157e:	b2da      	uxtb	r2, r3
 8001580:	4b30      	ldr	r3, [pc, #192]	; (8001644 <myTask+0x684>)
 8001582:	f993 3000 	ldrsb.w	r3, [r3]
 8001586:	4618      	mov	r0, r3
 8001588:	b251      	sxtb	r1, r2
 800158a:	4a34      	ldr	r2, [pc, #208]	; (800165c <myTask+0x69c>)
 800158c:	235c      	movs	r3, #92	; 0x5c
 800158e:	fb03 f300 	mul.w	r3, r3, r0
 8001592:	4413      	add	r3, r2
 8001594:	460a      	mov	r2, r1
 8001596:	701a      	strb	r2, [r3, #0]
			if(myPreset[EQ_preset].level_R < 0) myPreset[EQ_preset].level_R=0;
 8001598:	4b2a      	ldr	r3, [pc, #168]	; (8001644 <myTask+0x684>)
 800159a:	f993 3000 	ldrsb.w	r3, [r3]
 800159e:	4619      	mov	r1, r3
 80015a0:	4a2e      	ldr	r2, [pc, #184]	; (800165c <myTask+0x69c>)
 80015a2:	235c      	movs	r3, #92	; 0x5c
 80015a4:	fb03 f301 	mul.w	r3, r3, r1
 80015a8:	4413      	add	r3, r2
 80015aa:	f993 3000 	ldrsb.w	r3, [r3]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	da0a      	bge.n	80015c8 <myTask+0x608>
 80015b2:	4b24      	ldr	r3, [pc, #144]	; (8001644 <myTask+0x684>)
 80015b4:	f993 3000 	ldrsb.w	r3, [r3]
 80015b8:	4619      	mov	r1, r3
 80015ba:	4a28      	ldr	r2, [pc, #160]	; (800165c <myTask+0x69c>)
 80015bc:	235c      	movs	r3, #92	; 0x5c
 80015be:	fb03 f301 	mul.w	r3, r3, r1
 80015c2:	4413      	add	r3, r2
 80015c4:	2200      	movs	r2, #0
 80015c6:	701a      	strb	r2, [r3, #0]
			state_home = display_home;
 80015c8:	4b22      	ldr	r3, [pc, #136]	; (8001654 <myTask+0x694>)
 80015ca:	2201      	movs	r2, #1
 80015cc:	701a      	strb	r2, [r3, #0]
			last_state = r_level;
 80015ce:	4b22      	ldr	r3, [pc, #136]	; (8001658 <myTask+0x698>)
 80015d0:	2204      	movs	r2, #4
 80015d2:	701a      	strb	r2, [r3, #0]
		}
		if(switchUp()){
 80015d4:	f003 fb36 	bl	8004c44 <switchUp>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d00f      	beq.n	80015fe <myTask+0x63e>
			preset_selected = 0;
 80015de:	4b1a      	ldr	r3, [pc, #104]	; (8001648 <myTask+0x688>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	701a      	strb	r2, [r3, #0]
			l_selected = 1;
 80015e4:	4b19      	ldr	r3, [pc, #100]	; (800164c <myTask+0x68c>)
 80015e6:	2201      	movs	r2, #1
 80015e8:	701a      	strb	r2, [r3, #0]
			r_selected = 0;
 80015ea:	4b19      	ldr	r3, [pc, #100]	; (8001650 <myTask+0x690>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	701a      	strb	r2, [r3, #0]
			state_home = save;
 80015f0:	4b18      	ldr	r3, [pc, #96]	; (8001654 <myTask+0x694>)
 80015f2:	2205      	movs	r2, #5
 80015f4:	701a      	strb	r2, [r3, #0]
			last_state = l_level;
 80015f6:	4b18      	ldr	r3, [pc, #96]	; (8001658 <myTask+0x698>)
 80015f8:	2203      	movs	r2, #3
 80015fa:	701a      	strb	r2, [r3, #0]
 80015fc:	e013      	b.n	8001626 <myTask+0x666>
		}
		else if(switchDown()){
 80015fe:	f003 fb4d 	bl	8004c9c <switchDown>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d00e      	beq.n	8001626 <myTask+0x666>
			preset_selected = 1;
 8001608:	4b0f      	ldr	r3, [pc, #60]	; (8001648 <myTask+0x688>)
 800160a:	2201      	movs	r2, #1
 800160c:	701a      	strb	r2, [r3, #0]
			l_selected = 0;
 800160e:	4b0f      	ldr	r3, [pc, #60]	; (800164c <myTask+0x68c>)
 8001610:	2200      	movs	r2, #0
 8001612:	701a      	strb	r2, [r3, #0]
			r_selected = 0;
 8001614:	4b0e      	ldr	r3, [pc, #56]	; (8001650 <myTask+0x690>)
 8001616:	2200      	movs	r2, #0
 8001618:	701a      	strb	r2, [r3, #0]
			state_home = save;
 800161a:	4b0e      	ldr	r3, [pc, #56]	; (8001654 <myTask+0x694>)
 800161c:	2205      	movs	r2, #5
 800161e:	701a      	strb	r2, [r3, #0]
			last_state = preset;
 8001620:	4b0d      	ldr	r3, [pc, #52]	; (8001658 <myTask+0x698>)
 8001622:	2202      	movs	r2, #2
 8001624:	701a      	strb	r2, [r3, #0]
		}
		if(switchEncoder()==1){
 8001626:	f003 fa79 	bl	8004b1c <switchEncoder>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	f001 87d9 	beq.w	80035e4 <myTask+0x2624>
			state_home = save;
 8001632:	4b08      	ldr	r3, [pc, #32]	; (8001654 <myTask+0x694>)
 8001634:	2205      	movs	r2, #5
 8001636:	701a      	strb	r2, [r3, #0]
			last_state = preset;
 8001638:	4b07      	ldr	r3, [pc, #28]	; (8001658 <myTask+0x698>)
 800163a:	2202      	movs	r2, #2
 800163c:	701a      	strb	r2, [r3, #0]
		}
		break;
 800163e:	f001 bfd1 	b.w	80035e4 <myTask+0x2624>
 8001642:	bf00      	nop
 8001644:	2000053c 	.word	0x2000053c
 8001648:	20000015 	.word	0x20000015
 800164c:	200000c0 	.word	0x200000c0
 8001650:	200000c1 	.word	0x200000c1
 8001654:	200004dc 	.word	0x200004dc
 8001658:	20000016 	.word	0x20000016
 800165c:	200007f0 	.word	0x200007f0

	case save:
		Display_GotoXY(3, 50);
 8001660:	2132      	movs	r1, #50	; 0x32
 8001662:	2003      	movs	r0, #3
 8001664:	f002 fd94 	bl	8004190 <Display_GotoXY>
		Display_Puts("Saved !", &Font_7x10, 1);
 8001668:	2201      	movs	r2, #1
 800166a:	49c7      	ldr	r1, [pc, #796]	; (8001988 <myTask+0x9c8>)
 800166c:	48c7      	ldr	r0, [pc, #796]	; (800198c <myTask+0x9cc>)
 800166e:	f002 fe25 	bl	80042bc <Display_Puts>
		/* Update semua layar */
		Display_UpdateScreen();
 8001672:	f002 fce7 	bl	8004044 <Display_UpdateScreen>
		/* Simpan data di EEPROM */
		saveToEeprom();
 8001676:	f002 fa8f 	bl	8003b98 <saveToEeprom>
		/* clear baris 3 */
		Display_DrawFilledRectangle(0, 49, 128, 12, 0);
 800167a:	2300      	movs	r3, #0
 800167c:	9300      	str	r3, [sp, #0]
 800167e:	230c      	movs	r3, #12
 8001680:	2280      	movs	r2, #128	; 0x80
 8001682:	2131      	movs	r1, #49	; 0x31
 8001684:	2000      	movs	r0, #0
 8001686:	f003 f978 	bl	800497a <Display_DrawFilledRectangle>
		Display_UpdateScreen();
 800168a:	f002 fcdb 	bl	8004044 <Display_UpdateScreen>
		state_home = display_home;
 800168e:	4bc0      	ldr	r3, [pc, #768]	; (8001990 <myTask+0x9d0>)
 8001690:	2201      	movs	r2, #1
 8001692:	701a      	strb	r2, [r3, #0]
		break;
 8001694:	f001 bfb5 	b.w	8003602 <myTask+0x2642>

	case display_setting:
		/* clear baris 1 */
		Display_DrawFilledRectangle(0, 0, 128, 12, 0);
 8001698:	2300      	movs	r3, #0
 800169a:	9300      	str	r3, [sp, #0]
 800169c:	230c      	movs	r3, #12
 800169e:	2280      	movs	r2, #128	; 0x80
 80016a0:	2100      	movs	r1, #0
 80016a2:	2000      	movs	r0, #0
 80016a4:	f003 f969 	bl	800497a <Display_DrawFilledRectangle>
		/* tampilan band */
		band_selected? Display_DrawFilledRectangle(0, 0, 128, 12, 1) : Display_DrawRectangle(0, 0, 128, 12, 1);
 80016a8:	4bba      	ldr	r3, [pc, #744]	; (8001994 <myTask+0x9d4>)
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d008      	beq.n	80016c2 <myTask+0x702>
 80016b0:	2301      	movs	r3, #1
 80016b2:	9300      	str	r3, [sp, #0]
 80016b4:	230c      	movs	r3, #12
 80016b6:	2280      	movs	r2, #128	; 0x80
 80016b8:	2100      	movs	r1, #0
 80016ba:	2000      	movs	r0, #0
 80016bc:	f003 f95d 	bl	800497a <Display_DrawFilledRectangle>
 80016c0:	e007      	b.n	80016d2 <myTask+0x712>
 80016c2:	2301      	movs	r3, #1
 80016c4:	9300      	str	r3, [sp, #0]
 80016c6:	230c      	movs	r3, #12
 80016c8:	2280      	movs	r2, #128	; 0x80
 80016ca:	2100      	movs	r1, #0
 80016cc:	2000      	movs	r0, #0
 80016ce:	f003 f8ea 	bl	80048a6 <Display_DrawRectangle>
		switch(EQ_band){
 80016d2:	4bb1      	ldr	r3, [pc, #708]	; (8001998 <myTask+0x9d8>)
 80016d4:	f993 3000 	ldrsb.w	r3, [r3]
 80016d8:	2b04      	cmp	r3, #4
 80016da:	d858      	bhi.n	800178e <myTask+0x7ce>
 80016dc:	a201      	add	r2, pc, #4	; (adr r2, 80016e4 <myTask+0x724>)
 80016de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016e2:	bf00      	nop
 80016e4:	080016f9 	.word	0x080016f9
 80016e8:	08001717 	.word	0x08001717
 80016ec:	08001735 	.word	0x08001735
 80016f0:	08001753 	.word	0x08001753
 80016f4:	08001771 	.word	0x08001771
		case 0:
			Display_GotoXY((128-7*8)/2, 2);
 80016f8:	2102      	movs	r1, #2
 80016fa:	2024      	movs	r0, #36	; 0x24
 80016fc:	f002 fd48 	bl	8004190 <Display_GotoXY>
			Display_Puts("LOW FREQ", &Font_7x10, !band_selected); break;
 8001700:	4ba4      	ldr	r3, [pc, #656]	; (8001994 <myTask+0x9d4>)
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	f083 0301 	eor.w	r3, r3, #1
 8001708:	b2db      	uxtb	r3, r3
 800170a:	461a      	mov	r2, r3
 800170c:	499e      	ldr	r1, [pc, #632]	; (8001988 <myTask+0x9c8>)
 800170e:	48a3      	ldr	r0, [pc, #652]	; (800199c <myTask+0x9dc>)
 8001710:	f002 fdd4 	bl	80042bc <Display_Puts>
 8001714:	e03b      	b.n	800178e <myTask+0x7ce>
		case 1:
			Display_GotoXY((128-7*12)/2, 2);
 8001716:	2102      	movs	r1, #2
 8001718:	2016      	movs	r0, #22
 800171a:	f002 fd39 	bl	8004190 <Display_GotoXY>
			Display_Puts("LOW-MID FREQ", &Font_7x10, !band_selected); break;
 800171e:	4b9d      	ldr	r3, [pc, #628]	; (8001994 <myTask+0x9d4>)
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	f083 0301 	eor.w	r3, r3, #1
 8001726:	b2db      	uxtb	r3, r3
 8001728:	461a      	mov	r2, r3
 800172a:	4997      	ldr	r1, [pc, #604]	; (8001988 <myTask+0x9c8>)
 800172c:	489c      	ldr	r0, [pc, #624]	; (80019a0 <myTask+0x9e0>)
 800172e:	f002 fdc5 	bl	80042bc <Display_Puts>
 8001732:	e02c      	b.n	800178e <myTask+0x7ce>
		case 2:
			Display_GotoXY((128-7*8)/2, 2);
 8001734:	2102      	movs	r1, #2
 8001736:	2024      	movs	r0, #36	; 0x24
 8001738:	f002 fd2a 	bl	8004190 <Display_GotoXY>
			Display_Puts("MID FREQ", &Font_7x10, !band_selected); break;
 800173c:	4b95      	ldr	r3, [pc, #596]	; (8001994 <myTask+0x9d4>)
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	f083 0301 	eor.w	r3, r3, #1
 8001744:	b2db      	uxtb	r3, r3
 8001746:	461a      	mov	r2, r3
 8001748:	498f      	ldr	r1, [pc, #572]	; (8001988 <myTask+0x9c8>)
 800174a:	4896      	ldr	r0, [pc, #600]	; (80019a4 <myTask+0x9e4>)
 800174c:	f002 fdb6 	bl	80042bc <Display_Puts>
 8001750:	e01d      	b.n	800178e <myTask+0x7ce>
		case 3:
			Display_GotoXY((128-7*13)/2, 2);
 8001752:	2102      	movs	r1, #2
 8001754:	2012      	movs	r0, #18
 8001756:	f002 fd1b 	bl	8004190 <Display_GotoXY>
			Display_Puts("MID-HIGH FREQ", &Font_7x10, !band_selected); break;
 800175a:	4b8e      	ldr	r3, [pc, #568]	; (8001994 <myTask+0x9d4>)
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	f083 0301 	eor.w	r3, r3, #1
 8001762:	b2db      	uxtb	r3, r3
 8001764:	461a      	mov	r2, r3
 8001766:	4988      	ldr	r1, [pc, #544]	; (8001988 <myTask+0x9c8>)
 8001768:	488f      	ldr	r0, [pc, #572]	; (80019a8 <myTask+0x9e8>)
 800176a:	f002 fda7 	bl	80042bc <Display_Puts>
 800176e:	e00e      	b.n	800178e <myTask+0x7ce>
		case 4:
			Display_GotoXY((128-7*9)/2, 2);
 8001770:	2102      	movs	r1, #2
 8001772:	2020      	movs	r0, #32
 8001774:	f002 fd0c 	bl	8004190 <Display_GotoXY>
			Display_Puts("HIGH FREQ", &Font_7x10, !band_selected); break;
 8001778:	4b86      	ldr	r3, [pc, #536]	; (8001994 <myTask+0x9d4>)
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	f083 0301 	eor.w	r3, r3, #1
 8001780:	b2db      	uxtb	r3, r3
 8001782:	461a      	mov	r2, r3
 8001784:	4980      	ldr	r1, [pc, #512]	; (8001988 <myTask+0x9c8>)
 8001786:	4889      	ldr	r0, [pc, #548]	; (80019ac <myTask+0x9ec>)
 8001788:	f002 fd98 	bl	80042bc <Display_Puts>
 800178c:	bf00      	nop
		}

		/* clear baris 2 */
		Display_DrawFilledRectangle(0, 17, 128, 12, 0);
 800178e:	2300      	movs	r3, #0
 8001790:	9300      	str	r3, [sp, #0]
 8001792:	230c      	movs	r3, #12
 8001794:	2280      	movs	r2, #128	; 0x80
 8001796:	2111      	movs	r1, #17
 8001798:	2000      	movs	r0, #0
 800179a:	f003 f8ee 	bl	800497a <Display_DrawFilledRectangle>
		/* tampilan gain L */
		l_gain_selected? Display_DrawFilledRectangle(0, 17, 61, 12, 1) : Display_DrawRectangle(0, 17, 61, 12, 1);
 800179e:	4b84      	ldr	r3, [pc, #528]	; (80019b0 <myTask+0x9f0>)
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d008      	beq.n	80017b8 <myTask+0x7f8>
 80017a6:	2301      	movs	r3, #1
 80017a8:	9300      	str	r3, [sp, #0]
 80017aa:	230c      	movs	r3, #12
 80017ac:	223d      	movs	r2, #61	; 0x3d
 80017ae:	2111      	movs	r1, #17
 80017b0:	2000      	movs	r0, #0
 80017b2:	f003 f8e2 	bl	800497a <Display_DrawFilledRectangle>
 80017b6:	e007      	b.n	80017c8 <myTask+0x808>
 80017b8:	2301      	movs	r3, #1
 80017ba:	9300      	str	r3, [sp, #0]
 80017bc:	230c      	movs	r3, #12
 80017be:	223d      	movs	r2, #61	; 0x3d
 80017c0:	2111      	movs	r1, #17
 80017c2:	2000      	movs	r0, #0
 80017c4:	f003 f86f 	bl	80048a6 <Display_DrawRectangle>
		if(myPreset[EQ_preset].gain_L[EQ_band]>=10) Display_GotoXY((61-7*6)/2, 19);
 80017c8:	4b7a      	ldr	r3, [pc, #488]	; (80019b4 <myTask+0x9f4>)
 80017ca:	f993 3000 	ldrsb.w	r3, [r3]
 80017ce:	461a      	mov	r2, r3
 80017d0:	4b71      	ldr	r3, [pc, #452]	; (8001998 <myTask+0x9d8>)
 80017d2:	f993 3000 	ldrsb.w	r3, [r3]
 80017d6:	4618      	mov	r0, r3
 80017d8:	4977      	ldr	r1, [pc, #476]	; (80019b8 <myTask+0x9f8>)
 80017da:	4613      	mov	r3, r2
 80017dc:	005b      	lsls	r3, r3, #1
 80017de:	4413      	add	r3, r2
 80017e0:	00db      	lsls	r3, r3, #3
 80017e2:	1a9b      	subs	r3, r3, r2
 80017e4:	4403      	add	r3, r0
 80017e6:	3306      	adds	r3, #6
 80017e8:	009b      	lsls	r3, r3, #2
 80017ea:	440b      	add	r3, r1
 80017ec:	edd3 7a00 	vldr	s15, [r3]
 80017f0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80017f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017fc:	db04      	blt.n	8001808 <myTask+0x848>
 80017fe:	2113      	movs	r1, #19
 8001800:	2009      	movs	r0, #9
 8001802:	f002 fcc5 	bl	8004190 <Display_GotoXY>
 8001806:	e041      	b.n	800188c <myTask+0x8cc>
		else if(myPreset[EQ_preset].gain_L[EQ_band]>=0) Display_GotoXY((61-7*5)/2, 19);
 8001808:	4b6a      	ldr	r3, [pc, #424]	; (80019b4 <myTask+0x9f4>)
 800180a:	f993 3000 	ldrsb.w	r3, [r3]
 800180e:	461a      	mov	r2, r3
 8001810:	4b61      	ldr	r3, [pc, #388]	; (8001998 <myTask+0x9d8>)
 8001812:	f993 3000 	ldrsb.w	r3, [r3]
 8001816:	4618      	mov	r0, r3
 8001818:	4967      	ldr	r1, [pc, #412]	; (80019b8 <myTask+0x9f8>)
 800181a:	4613      	mov	r3, r2
 800181c:	005b      	lsls	r3, r3, #1
 800181e:	4413      	add	r3, r2
 8001820:	00db      	lsls	r3, r3, #3
 8001822:	1a9b      	subs	r3, r3, r2
 8001824:	4403      	add	r3, r0
 8001826:	3306      	adds	r3, #6
 8001828:	009b      	lsls	r3, r3, #2
 800182a:	440b      	add	r3, r1
 800182c:	edd3 7a00 	vldr	s15, [r3]
 8001830:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001834:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001838:	db04      	blt.n	8001844 <myTask+0x884>
 800183a:	2113      	movs	r1, #19
 800183c:	200d      	movs	r0, #13
 800183e:	f002 fca7 	bl	8004190 <Display_GotoXY>
 8001842:	e023      	b.n	800188c <myTask+0x8cc>
		else if(myPreset[EQ_preset].gain_L[EQ_band]>= -10) Display_GotoXY((61-7*6)/2, 19);
 8001844:	4b5b      	ldr	r3, [pc, #364]	; (80019b4 <myTask+0x9f4>)
 8001846:	f993 3000 	ldrsb.w	r3, [r3]
 800184a:	461a      	mov	r2, r3
 800184c:	4b52      	ldr	r3, [pc, #328]	; (8001998 <myTask+0x9d8>)
 800184e:	f993 3000 	ldrsb.w	r3, [r3]
 8001852:	4618      	mov	r0, r3
 8001854:	4958      	ldr	r1, [pc, #352]	; (80019b8 <myTask+0x9f8>)
 8001856:	4613      	mov	r3, r2
 8001858:	005b      	lsls	r3, r3, #1
 800185a:	4413      	add	r3, r2
 800185c:	00db      	lsls	r3, r3, #3
 800185e:	1a9b      	subs	r3, r3, r2
 8001860:	4403      	add	r3, r0
 8001862:	3306      	adds	r3, #6
 8001864:	009b      	lsls	r3, r3, #2
 8001866:	440b      	add	r3, r1
 8001868:	edd3 7a00 	vldr	s15, [r3]
 800186c:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 8001870:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001874:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001878:	db04      	blt.n	8001884 <myTask+0x8c4>
 800187a:	2113      	movs	r1, #19
 800187c:	2009      	movs	r0, #9
 800187e:	f002 fc87 	bl	8004190 <Display_GotoXY>
 8001882:	e003      	b.n	800188c <myTask+0x8cc>
		else Display_GotoXY((61-7*7)/2, 19);
 8001884:	2113      	movs	r1, #19
 8001886:	2006      	movs	r0, #6
 8001888:	f002 fc82 	bl	8004190 <Display_GotoXY>
		Display_PutFloat(myPreset[EQ_preset].gain_L[EQ_band], 1, &Font_7x10, !l_gain_selected);
 800188c:	4b49      	ldr	r3, [pc, #292]	; (80019b4 <myTask+0x9f4>)
 800188e:	f993 3000 	ldrsb.w	r3, [r3]
 8001892:	461a      	mov	r2, r3
 8001894:	4b40      	ldr	r3, [pc, #256]	; (8001998 <myTask+0x9d8>)
 8001896:	f993 3000 	ldrsb.w	r3, [r3]
 800189a:	4618      	mov	r0, r3
 800189c:	4946      	ldr	r1, [pc, #280]	; (80019b8 <myTask+0x9f8>)
 800189e:	4613      	mov	r3, r2
 80018a0:	005b      	lsls	r3, r3, #1
 80018a2:	4413      	add	r3, r2
 80018a4:	00db      	lsls	r3, r3, #3
 80018a6:	1a9b      	subs	r3, r3, r2
 80018a8:	4403      	add	r3, r0
 80018aa:	3306      	adds	r3, #6
 80018ac:	009b      	lsls	r3, r3, #2
 80018ae:	440b      	add	r3, r1
 80018b0:	edd3 7a00 	vldr	s15, [r3]
 80018b4:	4b3e      	ldr	r3, [pc, #248]	; (80019b0 <myTask+0x9f0>)
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	f083 0301 	eor.w	r3, r3, #1
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	461a      	mov	r2, r3
 80018c0:	4931      	ldr	r1, [pc, #196]	; (8001988 <myTask+0x9c8>)
 80018c2:	2001      	movs	r0, #1
 80018c4:	eeb0 0a67 	vmov.f32	s0, s15
 80018c8:	f002 fe7e 	bl	80045c8 <Display_PutFloat>
		Display_Puts("dB", &Font_7x10, !l_gain_selected);
 80018cc:	4b38      	ldr	r3, [pc, #224]	; (80019b0 <myTask+0x9f0>)
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	f083 0301 	eor.w	r3, r3, #1
 80018d4:	b2db      	uxtb	r3, r3
 80018d6:	461a      	mov	r2, r3
 80018d8:	492b      	ldr	r1, [pc, #172]	; (8001988 <myTask+0x9c8>)
 80018da:	4838      	ldr	r0, [pc, #224]	; (80019bc <myTask+0x9fc>)
 80018dc:	f002 fcee 	bl	80042bc <Display_Puts>

		/* tampilan gain R */
		r_gain_selected? Display_DrawFilledRectangle(66, 17, 61, 12, 1) : Display_DrawRectangle(66, 17, 61, 12, 1);
 80018e0:	4b37      	ldr	r3, [pc, #220]	; (80019c0 <myTask+0xa00>)
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d008      	beq.n	80018fa <myTask+0x93a>
 80018e8:	2301      	movs	r3, #1
 80018ea:	9300      	str	r3, [sp, #0]
 80018ec:	230c      	movs	r3, #12
 80018ee:	223d      	movs	r2, #61	; 0x3d
 80018f0:	2111      	movs	r1, #17
 80018f2:	2042      	movs	r0, #66	; 0x42
 80018f4:	f003 f841 	bl	800497a <Display_DrawFilledRectangle>
 80018f8:	e007      	b.n	800190a <myTask+0x94a>
 80018fa:	2301      	movs	r3, #1
 80018fc:	9300      	str	r3, [sp, #0]
 80018fe:	230c      	movs	r3, #12
 8001900:	223d      	movs	r2, #61	; 0x3d
 8001902:	2111      	movs	r1, #17
 8001904:	2042      	movs	r0, #66	; 0x42
 8001906:	f002 ffce 	bl	80048a6 <Display_DrawRectangle>
		if(myPreset[EQ_preset].gain_R[EQ_band]>=10) Display_GotoXY(66+(61-7*6)/2, 19);
 800190a:	4b2a      	ldr	r3, [pc, #168]	; (80019b4 <myTask+0x9f4>)
 800190c:	f993 3000 	ldrsb.w	r3, [r3]
 8001910:	461a      	mov	r2, r3
 8001912:	4b21      	ldr	r3, [pc, #132]	; (8001998 <myTask+0x9d8>)
 8001914:	f993 3000 	ldrsb.w	r3, [r3]
 8001918:	4618      	mov	r0, r3
 800191a:	4927      	ldr	r1, [pc, #156]	; (80019b8 <myTask+0x9f8>)
 800191c:	4613      	mov	r3, r2
 800191e:	005b      	lsls	r3, r3, #1
 8001920:	4413      	add	r3, r2
 8001922:	00db      	lsls	r3, r3, #3
 8001924:	1a9b      	subs	r3, r3, r2
 8001926:	4403      	add	r3, r0
 8001928:	009b      	lsls	r3, r3, #2
 800192a:	440b      	add	r3, r1
 800192c:	3304      	adds	r3, #4
 800192e:	edd3 7a00 	vldr	s15, [r3]
 8001932:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001936:	eef4 7ac7 	vcmpe.f32	s15, s14
 800193a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800193e:	db04      	blt.n	800194a <myTask+0x98a>
 8001940:	2113      	movs	r1, #19
 8001942:	204b      	movs	r0, #75	; 0x4b
 8001944:	f002 fc24 	bl	8004190 <Display_GotoXY>
 8001948:	e060      	b.n	8001a0c <myTask+0xa4c>
		else if(myPreset[EQ_preset].gain_R[EQ_band]>=0) Display_GotoXY(66+(61-7*5)/2, 19);
 800194a:	4b1a      	ldr	r3, [pc, #104]	; (80019b4 <myTask+0x9f4>)
 800194c:	f993 3000 	ldrsb.w	r3, [r3]
 8001950:	461a      	mov	r2, r3
 8001952:	4b11      	ldr	r3, [pc, #68]	; (8001998 <myTask+0x9d8>)
 8001954:	f993 3000 	ldrsb.w	r3, [r3]
 8001958:	4618      	mov	r0, r3
 800195a:	4917      	ldr	r1, [pc, #92]	; (80019b8 <myTask+0x9f8>)
 800195c:	4613      	mov	r3, r2
 800195e:	005b      	lsls	r3, r3, #1
 8001960:	4413      	add	r3, r2
 8001962:	00db      	lsls	r3, r3, #3
 8001964:	1a9b      	subs	r3, r3, r2
 8001966:	4403      	add	r3, r0
 8001968:	009b      	lsls	r3, r3, #2
 800196a:	440b      	add	r3, r1
 800196c:	3304      	adds	r3, #4
 800196e:	edd3 7a00 	vldr	s15, [r3]
 8001972:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001976:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800197a:	db23      	blt.n	80019c4 <myTask+0xa04>
 800197c:	2113      	movs	r1, #19
 800197e:	204f      	movs	r0, #79	; 0x4f
 8001980:	f002 fc06 	bl	8004190 <Display_GotoXY>
 8001984:	e042      	b.n	8001a0c <myTask+0xa4c>
 8001986:	bf00      	nop
 8001988:	20000018 	.word	0x20000018
 800198c:	0800a3e0 	.word	0x0800a3e0
 8001990:	200004dc 	.word	0x200004dc
 8001994:	20000017 	.word	0x20000017
 8001998:	20000b94 	.word	0x20000b94
 800199c:	0800a3e8 	.word	0x0800a3e8
 80019a0:	0800a3f4 	.word	0x0800a3f4
 80019a4:	0800a404 	.word	0x0800a404
 80019a8:	0800a410 	.word	0x0800a410
 80019ac:	0800a420 	.word	0x0800a420
 80019b0:	200000c2 	.word	0x200000c2
 80019b4:	2000053c 	.word	0x2000053c
 80019b8:	200007f0 	.word	0x200007f0
 80019bc:	0800a42c 	.word	0x0800a42c
 80019c0:	200000c3 	.word	0x200000c3
		else if(myPreset[EQ_preset].gain_R[EQ_band]>= -10) Display_GotoXY(66+(61-7*6)/2, 19);
 80019c4:	4bbc      	ldr	r3, [pc, #752]	; (8001cb8 <myTask+0xcf8>)
 80019c6:	f993 3000 	ldrsb.w	r3, [r3]
 80019ca:	461a      	mov	r2, r3
 80019cc:	4bbb      	ldr	r3, [pc, #748]	; (8001cbc <myTask+0xcfc>)
 80019ce:	f993 3000 	ldrsb.w	r3, [r3]
 80019d2:	4618      	mov	r0, r3
 80019d4:	49ba      	ldr	r1, [pc, #744]	; (8001cc0 <myTask+0xd00>)
 80019d6:	4613      	mov	r3, r2
 80019d8:	005b      	lsls	r3, r3, #1
 80019da:	4413      	add	r3, r2
 80019dc:	00db      	lsls	r3, r3, #3
 80019de:	1a9b      	subs	r3, r3, r2
 80019e0:	4403      	add	r3, r0
 80019e2:	009b      	lsls	r3, r3, #2
 80019e4:	440b      	add	r3, r1
 80019e6:	3304      	adds	r3, #4
 80019e8:	edd3 7a00 	vldr	s15, [r3]
 80019ec:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 80019f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019f8:	db04      	blt.n	8001a04 <myTask+0xa44>
 80019fa:	2113      	movs	r1, #19
 80019fc:	204b      	movs	r0, #75	; 0x4b
 80019fe:	f002 fbc7 	bl	8004190 <Display_GotoXY>
 8001a02:	e003      	b.n	8001a0c <myTask+0xa4c>
		else Display_GotoXY(66+(61-7*7)/2, 19);
 8001a04:	2113      	movs	r1, #19
 8001a06:	2048      	movs	r0, #72	; 0x48
 8001a08:	f002 fbc2 	bl	8004190 <Display_GotoXY>
		Display_PutFloat(myPreset[EQ_preset].gain_R[EQ_band], 1, &Font_7x10, !r_gain_selected);
 8001a0c:	4baa      	ldr	r3, [pc, #680]	; (8001cb8 <myTask+0xcf8>)
 8001a0e:	f993 3000 	ldrsb.w	r3, [r3]
 8001a12:	461a      	mov	r2, r3
 8001a14:	4ba9      	ldr	r3, [pc, #676]	; (8001cbc <myTask+0xcfc>)
 8001a16:	f993 3000 	ldrsb.w	r3, [r3]
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	49a8      	ldr	r1, [pc, #672]	; (8001cc0 <myTask+0xd00>)
 8001a1e:	4613      	mov	r3, r2
 8001a20:	005b      	lsls	r3, r3, #1
 8001a22:	4413      	add	r3, r2
 8001a24:	00db      	lsls	r3, r3, #3
 8001a26:	1a9b      	subs	r3, r3, r2
 8001a28:	4403      	add	r3, r0
 8001a2a:	009b      	lsls	r3, r3, #2
 8001a2c:	440b      	add	r3, r1
 8001a2e:	3304      	adds	r3, #4
 8001a30:	edd3 7a00 	vldr	s15, [r3]
 8001a34:	4ba3      	ldr	r3, [pc, #652]	; (8001cc4 <myTask+0xd04>)
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	f083 0301 	eor.w	r3, r3, #1
 8001a3c:	b2db      	uxtb	r3, r3
 8001a3e:	461a      	mov	r2, r3
 8001a40:	49a1      	ldr	r1, [pc, #644]	; (8001cc8 <myTask+0xd08>)
 8001a42:	2001      	movs	r0, #1
 8001a44:	eeb0 0a67 	vmov.f32	s0, s15
 8001a48:	f002 fdbe 	bl	80045c8 <Display_PutFloat>
		Display_Puts("dB", &Font_7x10, !r_gain_selected);
 8001a4c:	4b9d      	ldr	r3, [pc, #628]	; (8001cc4 <myTask+0xd04>)
 8001a4e:	781b      	ldrb	r3, [r3, #0]
 8001a50:	f083 0301 	eor.w	r3, r3, #1
 8001a54:	b2db      	uxtb	r3, r3
 8001a56:	461a      	mov	r2, r3
 8001a58:	499b      	ldr	r1, [pc, #620]	; (8001cc8 <myTask+0xd08>)
 8001a5a:	489c      	ldr	r0, [pc, #624]	; (8001ccc <myTask+0xd0c>)
 8001a5c:	f002 fc2e 	bl	80042bc <Display_Puts>

		/* clear baris 3 */
		Display_DrawFilledRectangle(0, 34, 128, 12, 0);
 8001a60:	2300      	movs	r3, #0
 8001a62:	9300      	str	r3, [sp, #0]
 8001a64:	230c      	movs	r3, #12
 8001a66:	2280      	movs	r2, #128	; 0x80
 8001a68:	2122      	movs	r1, #34	; 0x22
 8001a6a:	2000      	movs	r0, #0
 8001a6c:	f002 ff85 	bl	800497a <Display_DrawFilledRectangle>
		/* tampilan fc L */
		l_fc_selected? Display_DrawFilledRectangle(0, 34, 61, 12, 1) : Display_DrawRectangle(0, 34, 61, 12, 1);
 8001a70:	4b97      	ldr	r3, [pc, #604]	; (8001cd0 <myTask+0xd10>)
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d008      	beq.n	8001a8a <myTask+0xaca>
 8001a78:	2301      	movs	r3, #1
 8001a7a:	9300      	str	r3, [sp, #0]
 8001a7c:	230c      	movs	r3, #12
 8001a7e:	223d      	movs	r2, #61	; 0x3d
 8001a80:	2122      	movs	r1, #34	; 0x22
 8001a82:	2000      	movs	r0, #0
 8001a84:	f002 ff79 	bl	800497a <Display_DrawFilledRectangle>
 8001a88:	e007      	b.n	8001a9a <myTask+0xada>
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	9300      	str	r3, [sp, #0]
 8001a8e:	230c      	movs	r3, #12
 8001a90:	223d      	movs	r2, #61	; 0x3d
 8001a92:	2122      	movs	r1, #34	; 0x22
 8001a94:	2000      	movs	r0, #0
 8001a96:	f002 ff06 	bl	80048a6 <Display_DrawRectangle>
		if(myPreset[EQ_preset].fc_L[EQ_band] >= 10000){
 8001a9a:	4b87      	ldr	r3, [pc, #540]	; (8001cb8 <myTask+0xcf8>)
 8001a9c:	f993 3000 	ldrsb.w	r3, [r3]
 8001aa0:	461a      	mov	r2, r3
 8001aa2:	4b86      	ldr	r3, [pc, #536]	; (8001cbc <myTask+0xcfc>)
 8001aa4:	f993 3000 	ldrsb.w	r3, [r3]
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	4985      	ldr	r1, [pc, #532]	; (8001cc0 <myTask+0xd00>)
 8001aac:	4613      	mov	r3, r2
 8001aae:	005b      	lsls	r3, r3, #1
 8001ab0:	4413      	add	r3, r2
 8001ab2:	00db      	lsls	r3, r3, #3
 8001ab4:	1a9b      	subs	r3, r3, r2
 8001ab6:	4403      	add	r3, r0
 8001ab8:	3310      	adds	r3, #16
 8001aba:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001abe:	f242 720f 	movw	r2, #9999	; 0x270f
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d934      	bls.n	8001b30 <myTask+0xb70>
			Display_GotoXY((61-7*8)/2, 36);
 8001ac6:	2124      	movs	r1, #36	; 0x24
 8001ac8:	2002      	movs	r0, #2
 8001aca:	f002 fb61 	bl	8004190 <Display_GotoXY>
			Display_PutFloatDigit((float)myPreset[EQ_preset].fc_L[EQ_band]/1000.0f, 2, 2, &Font_7x10, !l_fc_selected);
 8001ace:	4b7a      	ldr	r3, [pc, #488]	; (8001cb8 <myTask+0xcf8>)
 8001ad0:	f993 3000 	ldrsb.w	r3, [r3]
 8001ad4:	461a      	mov	r2, r3
 8001ad6:	4b79      	ldr	r3, [pc, #484]	; (8001cbc <myTask+0xcfc>)
 8001ad8:	f993 3000 	ldrsb.w	r3, [r3]
 8001adc:	4618      	mov	r0, r3
 8001ade:	4978      	ldr	r1, [pc, #480]	; (8001cc0 <myTask+0xd00>)
 8001ae0:	4613      	mov	r3, r2
 8001ae2:	005b      	lsls	r3, r3, #1
 8001ae4:	4413      	add	r3, r2
 8001ae6:	00db      	lsls	r3, r3, #3
 8001ae8:	1a9b      	subs	r3, r3, r2
 8001aea:	4403      	add	r3, r0
 8001aec:	3310      	adds	r3, #16
 8001aee:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001af2:	ee07 3a90 	vmov	s15, r3
 8001af6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001afa:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8001cd4 <myTask+0xd14>
 8001afe:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001b02:	4b73      	ldr	r3, [pc, #460]	; (8001cd0 <myTask+0xd10>)
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	f083 0301 	eor.w	r3, r3, #1
 8001b0a:	b2db      	uxtb	r3, r3
 8001b0c:	4a6e      	ldr	r2, [pc, #440]	; (8001cc8 <myTask+0xd08>)
 8001b0e:	2102      	movs	r1, #2
 8001b10:	2002      	movs	r0, #2
 8001b12:	eeb0 0a66 	vmov.f32	s0, s13
 8001b16:	f002 fcdf 	bl	80044d8 <Display_PutFloatDigit>
			Display_Puts("kHz", &Font_7x10, !l_fc_selected);
 8001b1a:	4b6d      	ldr	r3, [pc, #436]	; (8001cd0 <myTask+0xd10>)
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	f083 0301 	eor.w	r3, r3, #1
 8001b22:	b2db      	uxtb	r3, r3
 8001b24:	461a      	mov	r2, r3
 8001b26:	4968      	ldr	r1, [pc, #416]	; (8001cc8 <myTask+0xd08>)
 8001b28:	486b      	ldr	r0, [pc, #428]	; (8001cd8 <myTask+0xd18>)
 8001b2a:	f002 fbc7 	bl	80042bc <Display_Puts>
 8001b2e:	e0b6      	b.n	8001c9e <myTask+0xcde>
		}
		else if(myPreset[EQ_preset].fc_L[EQ_band] >= 1000){
 8001b30:	4b61      	ldr	r3, [pc, #388]	; (8001cb8 <myTask+0xcf8>)
 8001b32:	f993 3000 	ldrsb.w	r3, [r3]
 8001b36:	461a      	mov	r2, r3
 8001b38:	4b60      	ldr	r3, [pc, #384]	; (8001cbc <myTask+0xcfc>)
 8001b3a:	f993 3000 	ldrsb.w	r3, [r3]
 8001b3e:	4618      	mov	r0, r3
 8001b40:	495f      	ldr	r1, [pc, #380]	; (8001cc0 <myTask+0xd00>)
 8001b42:	4613      	mov	r3, r2
 8001b44:	005b      	lsls	r3, r3, #1
 8001b46:	4413      	add	r3, r2
 8001b48:	00db      	lsls	r3, r3, #3
 8001b4a:	1a9b      	subs	r3, r3, r2
 8001b4c:	4403      	add	r3, r0
 8001b4e:	3310      	adds	r3, #16
 8001b50:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001b54:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001b58:	d334      	bcc.n	8001bc4 <myTask+0xc04>
			Display_GotoXY((61-7*7)/2, 36);
 8001b5a:	2124      	movs	r1, #36	; 0x24
 8001b5c:	2006      	movs	r0, #6
 8001b5e:	f002 fb17 	bl	8004190 <Display_GotoXY>
			Display_PutFloatDigit((float)myPreset[EQ_preset].fc_L[EQ_band]/1000.0f, 1, 2, &Font_7x10, !l_fc_selected);
 8001b62:	4b55      	ldr	r3, [pc, #340]	; (8001cb8 <myTask+0xcf8>)
 8001b64:	f993 3000 	ldrsb.w	r3, [r3]
 8001b68:	461a      	mov	r2, r3
 8001b6a:	4b54      	ldr	r3, [pc, #336]	; (8001cbc <myTask+0xcfc>)
 8001b6c:	f993 3000 	ldrsb.w	r3, [r3]
 8001b70:	4618      	mov	r0, r3
 8001b72:	4953      	ldr	r1, [pc, #332]	; (8001cc0 <myTask+0xd00>)
 8001b74:	4613      	mov	r3, r2
 8001b76:	005b      	lsls	r3, r3, #1
 8001b78:	4413      	add	r3, r2
 8001b7a:	00db      	lsls	r3, r3, #3
 8001b7c:	1a9b      	subs	r3, r3, r2
 8001b7e:	4403      	add	r3, r0
 8001b80:	3310      	adds	r3, #16
 8001b82:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001b86:	ee07 3a90 	vmov	s15, r3
 8001b8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b8e:	ed9f 7a51 	vldr	s14, [pc, #324]	; 8001cd4 <myTask+0xd14>
 8001b92:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001b96:	4b4e      	ldr	r3, [pc, #312]	; (8001cd0 <myTask+0xd10>)
 8001b98:	781b      	ldrb	r3, [r3, #0]
 8001b9a:	f083 0301 	eor.w	r3, r3, #1
 8001b9e:	b2db      	uxtb	r3, r3
 8001ba0:	4a49      	ldr	r2, [pc, #292]	; (8001cc8 <myTask+0xd08>)
 8001ba2:	2102      	movs	r1, #2
 8001ba4:	2001      	movs	r0, #1
 8001ba6:	eeb0 0a66 	vmov.f32	s0, s13
 8001baa:	f002 fc95 	bl	80044d8 <Display_PutFloatDigit>
			Display_Puts("kHz", &Font_7x10, !l_fc_selected);
 8001bae:	4b48      	ldr	r3, [pc, #288]	; (8001cd0 <myTask+0xd10>)
 8001bb0:	781b      	ldrb	r3, [r3, #0]
 8001bb2:	f083 0301 	eor.w	r3, r3, #1
 8001bb6:	b2db      	uxtb	r3, r3
 8001bb8:	461a      	mov	r2, r3
 8001bba:	4943      	ldr	r1, [pc, #268]	; (8001cc8 <myTask+0xd08>)
 8001bbc:	4846      	ldr	r0, [pc, #280]	; (8001cd8 <myTask+0xd18>)
 8001bbe:	f002 fb7d 	bl	80042bc <Display_Puts>
 8001bc2:	e06c      	b.n	8001c9e <myTask+0xcde>
		}
		else if(myPreset[EQ_preset].fc_L[EQ_band] >= 100){
 8001bc4:	4b3c      	ldr	r3, [pc, #240]	; (8001cb8 <myTask+0xcf8>)
 8001bc6:	f993 3000 	ldrsb.w	r3, [r3]
 8001bca:	461a      	mov	r2, r3
 8001bcc:	4b3b      	ldr	r3, [pc, #236]	; (8001cbc <myTask+0xcfc>)
 8001bce:	f993 3000 	ldrsb.w	r3, [r3]
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	493a      	ldr	r1, [pc, #232]	; (8001cc0 <myTask+0xd00>)
 8001bd6:	4613      	mov	r3, r2
 8001bd8:	005b      	lsls	r3, r3, #1
 8001bda:	4413      	add	r3, r2
 8001bdc:	00db      	lsls	r3, r3, #3
 8001bde:	1a9b      	subs	r3, r3, r2
 8001be0:	4403      	add	r3, r0
 8001be2:	3310      	adds	r3, #16
 8001be4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001be8:	2b63      	cmp	r3, #99	; 0x63
 8001bea:	d92c      	bls.n	8001c46 <myTask+0xc86>
			Display_GotoXY((61-7*5)/2, 36);
 8001bec:	2124      	movs	r1, #36	; 0x24
 8001bee:	200d      	movs	r0, #13
 8001bf0:	f002 face 	bl	8004190 <Display_GotoXY>
			Display_PutInt(myPreset[EQ_preset].fc_L[EQ_band], 3,0, &Font_7x10, !l_fc_selected);
 8001bf4:	4b30      	ldr	r3, [pc, #192]	; (8001cb8 <myTask+0xcf8>)
 8001bf6:	f993 3000 	ldrsb.w	r3, [r3]
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	4b2f      	ldr	r3, [pc, #188]	; (8001cbc <myTask+0xcfc>)
 8001bfe:	f993 3000 	ldrsb.w	r3, [r3]
 8001c02:	4618      	mov	r0, r3
 8001c04:	492e      	ldr	r1, [pc, #184]	; (8001cc0 <myTask+0xd00>)
 8001c06:	4613      	mov	r3, r2
 8001c08:	005b      	lsls	r3, r3, #1
 8001c0a:	4413      	add	r3, r2
 8001c0c:	00db      	lsls	r3, r3, #3
 8001c0e:	1a9b      	subs	r3, r3, r2
 8001c10:	4403      	add	r3, r0
 8001c12:	3310      	adds	r3, #16
 8001c14:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001c18:	b218      	sxth	r0, r3
 8001c1a:	4b2d      	ldr	r3, [pc, #180]	; (8001cd0 <myTask+0xd10>)
 8001c1c:	781b      	ldrb	r3, [r3, #0]
 8001c1e:	f083 0301 	eor.w	r3, r3, #1
 8001c22:	b2db      	uxtb	r3, r3
 8001c24:	9300      	str	r3, [sp, #0]
 8001c26:	4b28      	ldr	r3, [pc, #160]	; (8001cc8 <myTask+0xd08>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	2103      	movs	r1, #3
 8001c2c:	f002 fc26 	bl	800447c <Display_PutInt>
			Display_Puts("Hz", &Font_7x10, !l_fc_selected);
 8001c30:	4b27      	ldr	r3, [pc, #156]	; (8001cd0 <myTask+0xd10>)
 8001c32:	781b      	ldrb	r3, [r3, #0]
 8001c34:	f083 0301 	eor.w	r3, r3, #1
 8001c38:	b2db      	uxtb	r3, r3
 8001c3a:	461a      	mov	r2, r3
 8001c3c:	4922      	ldr	r1, [pc, #136]	; (8001cc8 <myTask+0xd08>)
 8001c3e:	4827      	ldr	r0, [pc, #156]	; (8001cdc <myTask+0xd1c>)
 8001c40:	f002 fb3c 	bl	80042bc <Display_Puts>
 8001c44:	e02b      	b.n	8001c9e <myTask+0xcde>
		}
		else{
			Display_GotoXY((61-7*4)/2, 36);
 8001c46:	2124      	movs	r1, #36	; 0x24
 8001c48:	2010      	movs	r0, #16
 8001c4a:	f002 faa1 	bl	8004190 <Display_GotoXY>
			Display_PutInt(myPreset[EQ_preset].fc_L[EQ_band], 2,0, &Font_7x10, !l_fc_selected);
 8001c4e:	4b1a      	ldr	r3, [pc, #104]	; (8001cb8 <myTask+0xcf8>)
 8001c50:	f993 3000 	ldrsb.w	r3, [r3]
 8001c54:	461a      	mov	r2, r3
 8001c56:	4b19      	ldr	r3, [pc, #100]	; (8001cbc <myTask+0xcfc>)
 8001c58:	f993 3000 	ldrsb.w	r3, [r3]
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	4918      	ldr	r1, [pc, #96]	; (8001cc0 <myTask+0xd00>)
 8001c60:	4613      	mov	r3, r2
 8001c62:	005b      	lsls	r3, r3, #1
 8001c64:	4413      	add	r3, r2
 8001c66:	00db      	lsls	r3, r3, #3
 8001c68:	1a9b      	subs	r3, r3, r2
 8001c6a:	4403      	add	r3, r0
 8001c6c:	3310      	adds	r3, #16
 8001c6e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001c72:	b218      	sxth	r0, r3
 8001c74:	4b16      	ldr	r3, [pc, #88]	; (8001cd0 <myTask+0xd10>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	f083 0301 	eor.w	r3, r3, #1
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	9300      	str	r3, [sp, #0]
 8001c80:	4b11      	ldr	r3, [pc, #68]	; (8001cc8 <myTask+0xd08>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	2102      	movs	r1, #2
 8001c86:	f002 fbf9 	bl	800447c <Display_PutInt>
			Display_Puts("Hz", &Font_7x10, !l_fc_selected);
 8001c8a:	4b11      	ldr	r3, [pc, #68]	; (8001cd0 <myTask+0xd10>)
 8001c8c:	781b      	ldrb	r3, [r3, #0]
 8001c8e:	f083 0301 	eor.w	r3, r3, #1
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	461a      	mov	r2, r3
 8001c96:	490c      	ldr	r1, [pc, #48]	; (8001cc8 <myTask+0xd08>)
 8001c98:	4810      	ldr	r0, [pc, #64]	; (8001cdc <myTask+0xd1c>)
 8001c9a:	f002 fb0f 	bl	80042bc <Display_Puts>
		}

		/* tampilan fc R */
		r_fc_selected? Display_DrawFilledRectangle(66, 34, 61, 12, 1) : Display_DrawRectangle(66, 34, 61, 12, 1);
 8001c9e:	4b10      	ldr	r3, [pc, #64]	; (8001ce0 <myTask+0xd20>)
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d01e      	beq.n	8001ce4 <myTask+0xd24>
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	9300      	str	r3, [sp, #0]
 8001caa:	230c      	movs	r3, #12
 8001cac:	223d      	movs	r2, #61	; 0x3d
 8001cae:	2122      	movs	r1, #34	; 0x22
 8001cb0:	2042      	movs	r0, #66	; 0x42
 8001cb2:	f002 fe62 	bl	800497a <Display_DrawFilledRectangle>
 8001cb6:	e01d      	b.n	8001cf4 <myTask+0xd34>
 8001cb8:	2000053c 	.word	0x2000053c
 8001cbc:	20000b94 	.word	0x20000b94
 8001cc0:	200007f0 	.word	0x200007f0
 8001cc4:	200000c3 	.word	0x200000c3
 8001cc8:	20000018 	.word	0x20000018
 8001ccc:	0800a42c 	.word	0x0800a42c
 8001cd0:	200000c4 	.word	0x200000c4
 8001cd4:	447a0000 	.word	0x447a0000
 8001cd8:	0800a430 	.word	0x0800a430
 8001cdc:	0800a434 	.word	0x0800a434
 8001ce0:	200000c5 	.word	0x200000c5
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	9300      	str	r3, [sp, #0]
 8001ce8:	230c      	movs	r3, #12
 8001cea:	223d      	movs	r2, #61	; 0x3d
 8001cec:	2122      	movs	r1, #34	; 0x22
 8001cee:	2042      	movs	r0, #66	; 0x42
 8001cf0:	f002 fdd9 	bl	80048a6 <Display_DrawRectangle>
		Display_GotoXY(69, 36);
 8001cf4:	2124      	movs	r1, #36	; 0x24
 8001cf6:	2045      	movs	r0, #69	; 0x45
 8001cf8:	f002 fa4a 	bl	8004190 <Display_GotoXY>
		if(myPreset[EQ_preset].fc_R[EQ_band] >= 10000){
 8001cfc:	4bc5      	ldr	r3, [pc, #788]	; (8002014 <myTask+0x1054>)
 8001cfe:	f993 3000 	ldrsb.w	r3, [r3]
 8001d02:	461a      	mov	r2, r3
 8001d04:	4bc4      	ldr	r3, [pc, #784]	; (8002018 <myTask+0x1058>)
 8001d06:	f993 3000 	ldrsb.w	r3, [r3]
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	49c3      	ldr	r1, [pc, #780]	; (800201c <myTask+0x105c>)
 8001d0e:	4613      	mov	r3, r2
 8001d10:	005b      	lsls	r3, r3, #1
 8001d12:	4413      	add	r3, r2
 8001d14:	00db      	lsls	r3, r3, #3
 8001d16:	1a9b      	subs	r3, r3, r2
 8001d18:	4403      	add	r3, r0
 8001d1a:	330a      	adds	r3, #10
 8001d1c:	009b      	lsls	r3, r3, #2
 8001d1e:	440b      	add	r3, r1
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	f242 720f 	movw	r2, #9999	; 0x270f
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d935      	bls.n	8001d96 <myTask+0xdd6>
			Display_GotoXY(66+(61-7*8)/2, 36);
 8001d2a:	2124      	movs	r1, #36	; 0x24
 8001d2c:	2044      	movs	r0, #68	; 0x44
 8001d2e:	f002 fa2f 	bl	8004190 <Display_GotoXY>
			Display_PutFloatDigit((float)myPreset[EQ_preset].fc_R[EQ_band]/1000.0f, 2, 2, &Font_7x10, !r_fc_selected);
 8001d32:	4bb8      	ldr	r3, [pc, #736]	; (8002014 <myTask+0x1054>)
 8001d34:	f993 3000 	ldrsb.w	r3, [r3]
 8001d38:	461a      	mov	r2, r3
 8001d3a:	4bb7      	ldr	r3, [pc, #732]	; (8002018 <myTask+0x1058>)
 8001d3c:	f993 3000 	ldrsb.w	r3, [r3]
 8001d40:	4618      	mov	r0, r3
 8001d42:	49b6      	ldr	r1, [pc, #728]	; (800201c <myTask+0x105c>)
 8001d44:	4613      	mov	r3, r2
 8001d46:	005b      	lsls	r3, r3, #1
 8001d48:	4413      	add	r3, r2
 8001d4a:	00db      	lsls	r3, r3, #3
 8001d4c:	1a9b      	subs	r3, r3, r2
 8001d4e:	4403      	add	r3, r0
 8001d50:	330a      	adds	r3, #10
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	440b      	add	r3, r1
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	ee07 3a90 	vmov	s15, r3
 8001d5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d60:	ed9f 7aaf 	vldr	s14, [pc, #700]	; 8002020 <myTask+0x1060>
 8001d64:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001d68:	4bae      	ldr	r3, [pc, #696]	; (8002024 <myTask+0x1064>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	f083 0301 	eor.w	r3, r3, #1
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	4aad      	ldr	r2, [pc, #692]	; (8002028 <myTask+0x1068>)
 8001d74:	2102      	movs	r1, #2
 8001d76:	2002      	movs	r0, #2
 8001d78:	eeb0 0a66 	vmov.f32	s0, s13
 8001d7c:	f002 fbac 	bl	80044d8 <Display_PutFloatDigit>
			Display_Puts("kHz", &Font_7x10, !r_fc_selected);
 8001d80:	4ba8      	ldr	r3, [pc, #672]	; (8002024 <myTask+0x1064>)
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	f083 0301 	eor.w	r3, r3, #1
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	461a      	mov	r2, r3
 8001d8c:	49a6      	ldr	r1, [pc, #664]	; (8002028 <myTask+0x1068>)
 8001d8e:	48a7      	ldr	r0, [pc, #668]	; (800202c <myTask+0x106c>)
 8001d90:	f002 fa94 	bl	80042bc <Display_Puts>
 8001d94:	e0bb      	b.n	8001f0e <myTask+0xf4e>
		}
		else if(myPreset[EQ_preset].fc_R[EQ_band] >= 1000){
 8001d96:	4b9f      	ldr	r3, [pc, #636]	; (8002014 <myTask+0x1054>)
 8001d98:	f993 3000 	ldrsb.w	r3, [r3]
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	4b9e      	ldr	r3, [pc, #632]	; (8002018 <myTask+0x1058>)
 8001da0:	f993 3000 	ldrsb.w	r3, [r3]
 8001da4:	4618      	mov	r0, r3
 8001da6:	499d      	ldr	r1, [pc, #628]	; (800201c <myTask+0x105c>)
 8001da8:	4613      	mov	r3, r2
 8001daa:	005b      	lsls	r3, r3, #1
 8001dac:	4413      	add	r3, r2
 8001dae:	00db      	lsls	r3, r3, #3
 8001db0:	1a9b      	subs	r3, r3, r2
 8001db2:	4403      	add	r3, r0
 8001db4:	330a      	adds	r3, #10
 8001db6:	009b      	lsls	r3, r3, #2
 8001db8:	440b      	add	r3, r1
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001dc0:	d335      	bcc.n	8001e2e <myTask+0xe6e>
			Display_GotoXY(66+(61-7*7)/2, 36);
 8001dc2:	2124      	movs	r1, #36	; 0x24
 8001dc4:	2048      	movs	r0, #72	; 0x48
 8001dc6:	f002 f9e3 	bl	8004190 <Display_GotoXY>
			Display_PutFloatDigit((float)myPreset[EQ_preset].fc_R[EQ_band]/1000.0f, 1, 2, &Font_7x10, !r_fc_selected);
 8001dca:	4b92      	ldr	r3, [pc, #584]	; (8002014 <myTask+0x1054>)
 8001dcc:	f993 3000 	ldrsb.w	r3, [r3]
 8001dd0:	461a      	mov	r2, r3
 8001dd2:	4b91      	ldr	r3, [pc, #580]	; (8002018 <myTask+0x1058>)
 8001dd4:	f993 3000 	ldrsb.w	r3, [r3]
 8001dd8:	4618      	mov	r0, r3
 8001dda:	4990      	ldr	r1, [pc, #576]	; (800201c <myTask+0x105c>)
 8001ddc:	4613      	mov	r3, r2
 8001dde:	005b      	lsls	r3, r3, #1
 8001de0:	4413      	add	r3, r2
 8001de2:	00db      	lsls	r3, r3, #3
 8001de4:	1a9b      	subs	r3, r3, r2
 8001de6:	4403      	add	r3, r0
 8001de8:	330a      	adds	r3, #10
 8001dea:	009b      	lsls	r3, r3, #2
 8001dec:	440b      	add	r3, r1
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	ee07 3a90 	vmov	s15, r3
 8001df4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001df8:	ed9f 7a89 	vldr	s14, [pc, #548]	; 8002020 <myTask+0x1060>
 8001dfc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001e00:	4b88      	ldr	r3, [pc, #544]	; (8002024 <myTask+0x1064>)
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	f083 0301 	eor.w	r3, r3, #1
 8001e08:	b2db      	uxtb	r3, r3
 8001e0a:	4a87      	ldr	r2, [pc, #540]	; (8002028 <myTask+0x1068>)
 8001e0c:	2102      	movs	r1, #2
 8001e0e:	2001      	movs	r0, #1
 8001e10:	eeb0 0a66 	vmov.f32	s0, s13
 8001e14:	f002 fb60 	bl	80044d8 <Display_PutFloatDigit>
			Display_Puts("kHz", &Font_7x10, !r_fc_selected);
 8001e18:	4b82      	ldr	r3, [pc, #520]	; (8002024 <myTask+0x1064>)
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	f083 0301 	eor.w	r3, r3, #1
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	461a      	mov	r2, r3
 8001e24:	4980      	ldr	r1, [pc, #512]	; (8002028 <myTask+0x1068>)
 8001e26:	4881      	ldr	r0, [pc, #516]	; (800202c <myTask+0x106c>)
 8001e28:	f002 fa48 	bl	80042bc <Display_Puts>
 8001e2c:	e06f      	b.n	8001f0e <myTask+0xf4e>
		}
		else if(myPreset[EQ_preset].fc_R[EQ_band] >= 100){
 8001e2e:	4b79      	ldr	r3, [pc, #484]	; (8002014 <myTask+0x1054>)
 8001e30:	f993 3000 	ldrsb.w	r3, [r3]
 8001e34:	461a      	mov	r2, r3
 8001e36:	4b78      	ldr	r3, [pc, #480]	; (8002018 <myTask+0x1058>)
 8001e38:	f993 3000 	ldrsb.w	r3, [r3]
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	4977      	ldr	r1, [pc, #476]	; (800201c <myTask+0x105c>)
 8001e40:	4613      	mov	r3, r2
 8001e42:	005b      	lsls	r3, r3, #1
 8001e44:	4413      	add	r3, r2
 8001e46:	00db      	lsls	r3, r3, #3
 8001e48:	1a9b      	subs	r3, r3, r2
 8001e4a:	4403      	add	r3, r0
 8001e4c:	330a      	adds	r3, #10
 8001e4e:	009b      	lsls	r3, r3, #2
 8001e50:	440b      	add	r3, r1
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	2b63      	cmp	r3, #99	; 0x63
 8001e56:	d92d      	bls.n	8001eb4 <myTask+0xef4>
			Display_GotoXY(66+(61-7*5)/2, 36);
 8001e58:	2124      	movs	r1, #36	; 0x24
 8001e5a:	204f      	movs	r0, #79	; 0x4f
 8001e5c:	f002 f998 	bl	8004190 <Display_GotoXY>
			Display_PutInt(myPreset[EQ_preset].fc_R[EQ_band], 3,0, &Font_7x10, !r_fc_selected);
 8001e60:	4b6c      	ldr	r3, [pc, #432]	; (8002014 <myTask+0x1054>)
 8001e62:	f993 3000 	ldrsb.w	r3, [r3]
 8001e66:	461a      	mov	r2, r3
 8001e68:	4b6b      	ldr	r3, [pc, #428]	; (8002018 <myTask+0x1058>)
 8001e6a:	f993 3000 	ldrsb.w	r3, [r3]
 8001e6e:	4618      	mov	r0, r3
 8001e70:	496a      	ldr	r1, [pc, #424]	; (800201c <myTask+0x105c>)
 8001e72:	4613      	mov	r3, r2
 8001e74:	005b      	lsls	r3, r3, #1
 8001e76:	4413      	add	r3, r2
 8001e78:	00db      	lsls	r3, r3, #3
 8001e7a:	1a9b      	subs	r3, r3, r2
 8001e7c:	4403      	add	r3, r0
 8001e7e:	330a      	adds	r3, #10
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	440b      	add	r3, r1
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	b218      	sxth	r0, r3
 8001e88:	4b66      	ldr	r3, [pc, #408]	; (8002024 <myTask+0x1064>)
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	f083 0301 	eor.w	r3, r3, #1
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	9300      	str	r3, [sp, #0]
 8001e94:	4b64      	ldr	r3, [pc, #400]	; (8002028 <myTask+0x1068>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	2103      	movs	r1, #3
 8001e9a:	f002 faef 	bl	800447c <Display_PutInt>
			Display_Puts("Hz", &Font_7x10, !r_fc_selected);
 8001e9e:	4b61      	ldr	r3, [pc, #388]	; (8002024 <myTask+0x1064>)
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	f083 0301 	eor.w	r3, r3, #1
 8001ea6:	b2db      	uxtb	r3, r3
 8001ea8:	461a      	mov	r2, r3
 8001eaa:	495f      	ldr	r1, [pc, #380]	; (8002028 <myTask+0x1068>)
 8001eac:	4860      	ldr	r0, [pc, #384]	; (8002030 <myTask+0x1070>)
 8001eae:	f002 fa05 	bl	80042bc <Display_Puts>
 8001eb2:	e02c      	b.n	8001f0e <myTask+0xf4e>
		}
		else{
			Display_GotoXY(66+(61-7*4)/2, 36);
 8001eb4:	2124      	movs	r1, #36	; 0x24
 8001eb6:	2052      	movs	r0, #82	; 0x52
 8001eb8:	f002 f96a 	bl	8004190 <Display_GotoXY>
			Display_PutInt(myPreset[EQ_preset].fc_R[EQ_band], 2,0, &Font_7x10, !r_fc_selected);
 8001ebc:	4b55      	ldr	r3, [pc, #340]	; (8002014 <myTask+0x1054>)
 8001ebe:	f993 3000 	ldrsb.w	r3, [r3]
 8001ec2:	461a      	mov	r2, r3
 8001ec4:	4b54      	ldr	r3, [pc, #336]	; (8002018 <myTask+0x1058>)
 8001ec6:	f993 3000 	ldrsb.w	r3, [r3]
 8001eca:	4618      	mov	r0, r3
 8001ecc:	4953      	ldr	r1, [pc, #332]	; (800201c <myTask+0x105c>)
 8001ece:	4613      	mov	r3, r2
 8001ed0:	005b      	lsls	r3, r3, #1
 8001ed2:	4413      	add	r3, r2
 8001ed4:	00db      	lsls	r3, r3, #3
 8001ed6:	1a9b      	subs	r3, r3, r2
 8001ed8:	4403      	add	r3, r0
 8001eda:	330a      	adds	r3, #10
 8001edc:	009b      	lsls	r3, r3, #2
 8001ede:	440b      	add	r3, r1
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	b218      	sxth	r0, r3
 8001ee4:	4b4f      	ldr	r3, [pc, #316]	; (8002024 <myTask+0x1064>)
 8001ee6:	781b      	ldrb	r3, [r3, #0]
 8001ee8:	f083 0301 	eor.w	r3, r3, #1
 8001eec:	b2db      	uxtb	r3, r3
 8001eee:	9300      	str	r3, [sp, #0]
 8001ef0:	4b4d      	ldr	r3, [pc, #308]	; (8002028 <myTask+0x1068>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	2102      	movs	r1, #2
 8001ef6:	f002 fac1 	bl	800447c <Display_PutInt>
			Display_Puts("Hz", &Font_7x10, !r_fc_selected);
 8001efa:	4b4a      	ldr	r3, [pc, #296]	; (8002024 <myTask+0x1064>)
 8001efc:	781b      	ldrb	r3, [r3, #0]
 8001efe:	f083 0301 	eor.w	r3, r3, #1
 8001f02:	b2db      	uxtb	r3, r3
 8001f04:	461a      	mov	r2, r3
 8001f06:	4948      	ldr	r1, [pc, #288]	; (8002028 <myTask+0x1068>)
 8001f08:	4849      	ldr	r0, [pc, #292]	; (8002030 <myTask+0x1070>)
 8001f0a:	f002 f9d7 	bl	80042bc <Display_Puts>
		}

		/* clear baris 3 */
		Display_DrawFilledRectangle(0, 51, 128, 12, 0);
 8001f0e:	2300      	movs	r3, #0
 8001f10:	9300      	str	r3, [sp, #0]
 8001f12:	230c      	movs	r3, #12
 8001f14:	2280      	movs	r2, #128	; 0x80
 8001f16:	2133      	movs	r1, #51	; 0x33
 8001f18:	2000      	movs	r0, #0
 8001f1a:	f002 fd2e 	bl	800497a <Display_DrawFilledRectangle>
		/* tampilan bw L */
		l_bw_selected? Display_DrawFilledRectangle(0, 51, 61, 12, 1) : Display_DrawRectangle(0, 51, 61, 12, 1);
 8001f1e:	4b45      	ldr	r3, [pc, #276]	; (8002034 <myTask+0x1074>)
 8001f20:	781b      	ldrb	r3, [r3, #0]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d008      	beq.n	8001f38 <myTask+0xf78>
 8001f26:	2301      	movs	r3, #1
 8001f28:	9300      	str	r3, [sp, #0]
 8001f2a:	230c      	movs	r3, #12
 8001f2c:	223d      	movs	r2, #61	; 0x3d
 8001f2e:	2133      	movs	r1, #51	; 0x33
 8001f30:	2000      	movs	r0, #0
 8001f32:	f002 fd22 	bl	800497a <Display_DrawFilledRectangle>
 8001f36:	e007      	b.n	8001f48 <myTask+0xf88>
 8001f38:	2301      	movs	r3, #1
 8001f3a:	9300      	str	r3, [sp, #0]
 8001f3c:	230c      	movs	r3, #12
 8001f3e:	223d      	movs	r2, #61	; 0x3d
 8001f40:	2133      	movs	r1, #51	; 0x33
 8001f42:	2000      	movs	r0, #0
 8001f44:	f002 fcaf 	bl	80048a6 <Display_DrawRectangle>
		if(myPreset[EQ_preset].bw_L[EQ_band] >= 100)	Display_GotoXY((61-(7*4))/2, 53);
 8001f48:	4b32      	ldr	r3, [pc, #200]	; (8002014 <myTask+0x1054>)
 8001f4a:	f993 3000 	ldrsb.w	r3, [r3]
 8001f4e:	4618      	mov	r0, r3
 8001f50:	4b31      	ldr	r3, [pc, #196]	; (8002018 <myTask+0x1058>)
 8001f52:	f993 3000 	ldrsb.w	r3, [r3]
 8001f56:	4619      	mov	r1, r3
 8001f58:	4a30      	ldr	r2, [pc, #192]	; (800201c <myTask+0x105c>)
 8001f5a:	235c      	movs	r3, #92	; 0x5c
 8001f5c:	fb03 f300 	mul.w	r3, r3, r0
 8001f60:	4413      	add	r3, r2
 8001f62:	440b      	add	r3, r1
 8001f64:	3357      	adds	r3, #87	; 0x57
 8001f66:	f993 3000 	ldrsb.w	r3, [r3]
 8001f6a:	2b63      	cmp	r3, #99	; 0x63
 8001f6c:	dd04      	ble.n	8001f78 <myTask+0xfb8>
 8001f6e:	2135      	movs	r1, #53	; 0x35
 8001f70:	2010      	movs	r0, #16
 8001f72:	f002 f90d 	bl	8004190 <Display_GotoXY>
 8001f76:	e01b      	b.n	8001fb0 <myTask+0xff0>
		else if(myPreset[EQ_preset].bw_L[EQ_band] >= 10)	Display_GotoXY((61-(7*3))/2, 53);
 8001f78:	4b26      	ldr	r3, [pc, #152]	; (8002014 <myTask+0x1054>)
 8001f7a:	f993 3000 	ldrsb.w	r3, [r3]
 8001f7e:	4618      	mov	r0, r3
 8001f80:	4b25      	ldr	r3, [pc, #148]	; (8002018 <myTask+0x1058>)
 8001f82:	f993 3000 	ldrsb.w	r3, [r3]
 8001f86:	4619      	mov	r1, r3
 8001f88:	4a24      	ldr	r2, [pc, #144]	; (800201c <myTask+0x105c>)
 8001f8a:	235c      	movs	r3, #92	; 0x5c
 8001f8c:	fb03 f300 	mul.w	r3, r3, r0
 8001f90:	4413      	add	r3, r2
 8001f92:	440b      	add	r3, r1
 8001f94:	3357      	adds	r3, #87	; 0x57
 8001f96:	f993 3000 	ldrsb.w	r3, [r3]
 8001f9a:	2b09      	cmp	r3, #9
 8001f9c:	dd04      	ble.n	8001fa8 <myTask+0xfe8>
 8001f9e:	2135      	movs	r1, #53	; 0x35
 8001fa0:	2014      	movs	r0, #20
 8001fa2:	f002 f8f5 	bl	8004190 <Display_GotoXY>
 8001fa6:	e003      	b.n	8001fb0 <myTask+0xff0>
		else Display_GotoXY((61-(7*2))/2, 53);
 8001fa8:	2135      	movs	r1, #53	; 0x35
 8001faa:	2017      	movs	r0, #23
 8001fac:	f002 f8f0 	bl	8004190 <Display_GotoXY>
		Display_PutUint(myPreset[EQ_preset].bw_L[EQ_band], &Font_7x10, !l_bw_selected);
 8001fb0:	4b18      	ldr	r3, [pc, #96]	; (8002014 <myTask+0x1054>)
 8001fb2:	f993 3000 	ldrsb.w	r3, [r3]
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	4b17      	ldr	r3, [pc, #92]	; (8002018 <myTask+0x1058>)
 8001fba:	f993 3000 	ldrsb.w	r3, [r3]
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	4a16      	ldr	r2, [pc, #88]	; (800201c <myTask+0x105c>)
 8001fc2:	235c      	movs	r3, #92	; 0x5c
 8001fc4:	fb03 f300 	mul.w	r3, r3, r0
 8001fc8:	4413      	add	r3, r2
 8001fca:	440b      	add	r3, r1
 8001fcc:	3357      	adds	r3, #87	; 0x57
 8001fce:	f993 3000 	ldrsb.w	r3, [r3]
 8001fd2:	b298      	uxth	r0, r3
 8001fd4:	4b17      	ldr	r3, [pc, #92]	; (8002034 <myTask+0x1074>)
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	f083 0301 	eor.w	r3, r3, #1
 8001fdc:	b2db      	uxtb	r3, r3
 8001fde:	461a      	mov	r2, r3
 8001fe0:	4911      	ldr	r1, [pc, #68]	; (8002028 <myTask+0x1068>)
 8001fe2:	f002 fa25 	bl	8004430 <Display_PutUint>
		Display_Puts("%", &Font_7x10, !l_bw_selected);
 8001fe6:	4b13      	ldr	r3, [pc, #76]	; (8002034 <myTask+0x1074>)
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	f083 0301 	eor.w	r3, r3, #1
 8001fee:	b2db      	uxtb	r3, r3
 8001ff0:	461a      	mov	r2, r3
 8001ff2:	490d      	ldr	r1, [pc, #52]	; (8002028 <myTask+0x1068>)
 8001ff4:	4810      	ldr	r0, [pc, #64]	; (8002038 <myTask+0x1078>)
 8001ff6:	f002 f961 	bl	80042bc <Display_Puts>

		/* tampilan bw R */
		r_bw_selected? Display_DrawFilledRectangle(66, 51, 61, 12, 1) : Display_DrawRectangle(66, 51, 61, 12, 1);
 8001ffa:	4b10      	ldr	r3, [pc, #64]	; (800203c <myTask+0x107c>)
 8001ffc:	781b      	ldrb	r3, [r3, #0]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d01e      	beq.n	8002040 <myTask+0x1080>
 8002002:	2301      	movs	r3, #1
 8002004:	9300      	str	r3, [sp, #0]
 8002006:	230c      	movs	r3, #12
 8002008:	223d      	movs	r2, #61	; 0x3d
 800200a:	2133      	movs	r1, #51	; 0x33
 800200c:	2042      	movs	r0, #66	; 0x42
 800200e:	f002 fcb4 	bl	800497a <Display_DrawFilledRectangle>
 8002012:	e01d      	b.n	8002050 <myTask+0x1090>
 8002014:	2000053c 	.word	0x2000053c
 8002018:	20000b94 	.word	0x20000b94
 800201c:	200007f0 	.word	0x200007f0
 8002020:	447a0000 	.word	0x447a0000
 8002024:	200000c5 	.word	0x200000c5
 8002028:	20000018 	.word	0x20000018
 800202c:	0800a430 	.word	0x0800a430
 8002030:	0800a434 	.word	0x0800a434
 8002034:	200000c6 	.word	0x200000c6
 8002038:	0800a438 	.word	0x0800a438
 800203c:	200000c7 	.word	0x200000c7
 8002040:	2301      	movs	r3, #1
 8002042:	9300      	str	r3, [sp, #0]
 8002044:	230c      	movs	r3, #12
 8002046:	223d      	movs	r2, #61	; 0x3d
 8002048:	2133      	movs	r1, #51	; 0x33
 800204a:	2042      	movs	r0, #66	; 0x42
 800204c:	f002 fc2b 	bl	80048a6 <Display_DrawRectangle>
		if(myPreset[EQ_preset].bw_R[EQ_band] >= 100)	Display_GotoXY(66+(61-(7*4))/2, 53);
 8002050:	4b75      	ldr	r3, [pc, #468]	; (8002228 <myTask+0x1268>)
 8002052:	f993 3000 	ldrsb.w	r3, [r3]
 8002056:	4618      	mov	r0, r3
 8002058:	4b74      	ldr	r3, [pc, #464]	; (800222c <myTask+0x126c>)
 800205a:	f993 3000 	ldrsb.w	r3, [r3]
 800205e:	4619      	mov	r1, r3
 8002060:	4a73      	ldr	r2, [pc, #460]	; (8002230 <myTask+0x1270>)
 8002062:	235c      	movs	r3, #92	; 0x5c
 8002064:	fb03 f300 	mul.w	r3, r3, r0
 8002068:	4413      	add	r3, r2
 800206a:	440b      	add	r3, r1
 800206c:	3354      	adds	r3, #84	; 0x54
 800206e:	f993 3000 	ldrsb.w	r3, [r3]
 8002072:	2b63      	cmp	r3, #99	; 0x63
 8002074:	dd04      	ble.n	8002080 <myTask+0x10c0>
 8002076:	2135      	movs	r1, #53	; 0x35
 8002078:	2052      	movs	r0, #82	; 0x52
 800207a:	f002 f889 	bl	8004190 <Display_GotoXY>
 800207e:	e01b      	b.n	80020b8 <myTask+0x10f8>
		else if(myPreset[EQ_preset].bw_R[EQ_band] >= 10)	Display_GotoXY(66+(61-(7*3))/2, 53);
 8002080:	4b69      	ldr	r3, [pc, #420]	; (8002228 <myTask+0x1268>)
 8002082:	f993 3000 	ldrsb.w	r3, [r3]
 8002086:	4618      	mov	r0, r3
 8002088:	4b68      	ldr	r3, [pc, #416]	; (800222c <myTask+0x126c>)
 800208a:	f993 3000 	ldrsb.w	r3, [r3]
 800208e:	4619      	mov	r1, r3
 8002090:	4a67      	ldr	r2, [pc, #412]	; (8002230 <myTask+0x1270>)
 8002092:	235c      	movs	r3, #92	; 0x5c
 8002094:	fb03 f300 	mul.w	r3, r3, r0
 8002098:	4413      	add	r3, r2
 800209a:	440b      	add	r3, r1
 800209c:	3354      	adds	r3, #84	; 0x54
 800209e:	f993 3000 	ldrsb.w	r3, [r3]
 80020a2:	2b09      	cmp	r3, #9
 80020a4:	dd04      	ble.n	80020b0 <myTask+0x10f0>
 80020a6:	2135      	movs	r1, #53	; 0x35
 80020a8:	2056      	movs	r0, #86	; 0x56
 80020aa:	f002 f871 	bl	8004190 <Display_GotoXY>
 80020ae:	e003      	b.n	80020b8 <myTask+0x10f8>
		else Display_GotoXY(66+(61-(7*2))/2, 53);
 80020b0:	2135      	movs	r1, #53	; 0x35
 80020b2:	2059      	movs	r0, #89	; 0x59
 80020b4:	f002 f86c 	bl	8004190 <Display_GotoXY>
		Display_PutUint(myPreset[EQ_preset].bw_R[EQ_band], &Font_7x10, !r_bw_selected);
 80020b8:	4b5b      	ldr	r3, [pc, #364]	; (8002228 <myTask+0x1268>)
 80020ba:	f993 3000 	ldrsb.w	r3, [r3]
 80020be:	4618      	mov	r0, r3
 80020c0:	4b5a      	ldr	r3, [pc, #360]	; (800222c <myTask+0x126c>)
 80020c2:	f993 3000 	ldrsb.w	r3, [r3]
 80020c6:	4619      	mov	r1, r3
 80020c8:	4a59      	ldr	r2, [pc, #356]	; (8002230 <myTask+0x1270>)
 80020ca:	235c      	movs	r3, #92	; 0x5c
 80020cc:	fb03 f300 	mul.w	r3, r3, r0
 80020d0:	4413      	add	r3, r2
 80020d2:	440b      	add	r3, r1
 80020d4:	3354      	adds	r3, #84	; 0x54
 80020d6:	f993 3000 	ldrsb.w	r3, [r3]
 80020da:	b298      	uxth	r0, r3
 80020dc:	4b55      	ldr	r3, [pc, #340]	; (8002234 <myTask+0x1274>)
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	f083 0301 	eor.w	r3, r3, #1
 80020e4:	b2db      	uxtb	r3, r3
 80020e6:	461a      	mov	r2, r3
 80020e8:	4953      	ldr	r1, [pc, #332]	; (8002238 <myTask+0x1278>)
 80020ea:	f002 f9a1 	bl	8004430 <Display_PutUint>
		Display_Puts("%", &Font_7x10, !r_bw_selected);
 80020ee:	4b51      	ldr	r3, [pc, #324]	; (8002234 <myTask+0x1274>)
 80020f0:	781b      	ldrb	r3, [r3, #0]
 80020f2:	f083 0301 	eor.w	r3, r3, #1
 80020f6:	b2db      	uxtb	r3, r3
 80020f8:	461a      	mov	r2, r3
 80020fa:	494f      	ldr	r1, [pc, #316]	; (8002238 <myTask+0x1278>)
 80020fc:	484f      	ldr	r0, [pc, #316]	; (800223c <myTask+0x127c>)
 80020fe:	f002 f8dd 	bl	80042bc <Display_Puts>

//		if(EQ_band<1 || EQ_band>3) Display_DrawFilledRectangle(0, 51, 128, 12, 0);

		/* update screen */
		Display_UpdateScreen();
 8002102:	f001 ff9f 	bl	8004044 <Display_UpdateScreen>
		state_home = last_state;
 8002106:	4b4e      	ldr	r3, [pc, #312]	; (8002240 <myTask+0x1280>)
 8002108:	781a      	ldrb	r2, [r3, #0]
 800210a:	4b4e      	ldr	r3, [pc, #312]	; (8002244 <myTask+0x1284>)
 800210c:	701a      	strb	r2, [r3, #0]
		break;
 800210e:	f001 ba78 	b.w	8003602 <myTask+0x2642>

	case band:
		if(encoderCW()){
 8002112:	f002 fd2f 	bl	8004b74 <encoderCW>
 8002116:	4603      	mov	r3, r0
 8002118:	2b00      	cmp	r3, #0
 800211a:	d016      	beq.n	800214a <myTask+0x118a>
			EQ_band++;
 800211c:	4b43      	ldr	r3, [pc, #268]	; (800222c <myTask+0x126c>)
 800211e:	f993 3000 	ldrsb.w	r3, [r3]
 8002122:	b2db      	uxtb	r3, r3
 8002124:	3301      	adds	r3, #1
 8002126:	b2db      	uxtb	r3, r3
 8002128:	b25a      	sxtb	r2, r3
 800212a:	4b40      	ldr	r3, [pc, #256]	; (800222c <myTask+0x126c>)
 800212c:	701a      	strb	r2, [r3, #0]
			if(EQ_band>4) EQ_band = 0;
 800212e:	4b3f      	ldr	r3, [pc, #252]	; (800222c <myTask+0x126c>)
 8002130:	f993 3000 	ldrsb.w	r3, [r3]
 8002134:	2b04      	cmp	r3, #4
 8002136:	dd02      	ble.n	800213e <myTask+0x117e>
 8002138:	4b3c      	ldr	r3, [pc, #240]	; (800222c <myTask+0x126c>)
 800213a:	2200      	movs	r2, #0
 800213c:	701a      	strb	r2, [r3, #0]
			state_home = display_setting;
 800213e:	4b41      	ldr	r3, [pc, #260]	; (8002244 <myTask+0x1284>)
 8002140:	2206      	movs	r2, #6
 8002142:	701a      	strb	r2, [r3, #0]
			last_state = band;
 8002144:	4b3e      	ldr	r3, [pc, #248]	; (8002240 <myTask+0x1280>)
 8002146:	2207      	movs	r2, #7
 8002148:	701a      	strb	r2, [r3, #0]
		}
		if(encoderCCW()){
 800214a:	f002 fd47 	bl	8004bdc <encoderCCW>
 800214e:	4603      	mov	r3, r0
 8002150:	2b00      	cmp	r3, #0
 8002152:	d016      	beq.n	8002182 <myTask+0x11c2>
			EQ_band--;
 8002154:	4b35      	ldr	r3, [pc, #212]	; (800222c <myTask+0x126c>)
 8002156:	f993 3000 	ldrsb.w	r3, [r3]
 800215a:	b2db      	uxtb	r3, r3
 800215c:	3b01      	subs	r3, #1
 800215e:	b2db      	uxtb	r3, r3
 8002160:	b25a      	sxtb	r2, r3
 8002162:	4b32      	ldr	r3, [pc, #200]	; (800222c <myTask+0x126c>)
 8002164:	701a      	strb	r2, [r3, #0]
			if(EQ_band<0) EQ_band = 4;
 8002166:	4b31      	ldr	r3, [pc, #196]	; (800222c <myTask+0x126c>)
 8002168:	f993 3000 	ldrsb.w	r3, [r3]
 800216c:	2b00      	cmp	r3, #0
 800216e:	da02      	bge.n	8002176 <myTask+0x11b6>
 8002170:	4b2e      	ldr	r3, [pc, #184]	; (800222c <myTask+0x126c>)
 8002172:	2204      	movs	r2, #4
 8002174:	701a      	strb	r2, [r3, #0]
			state_home = display_setting;
 8002176:	4b33      	ldr	r3, [pc, #204]	; (8002244 <myTask+0x1284>)
 8002178:	2206      	movs	r2, #6
 800217a:	701a      	strb	r2, [r3, #0]
			last_state = band;
 800217c:	4b30      	ldr	r3, [pc, #192]	; (8002240 <myTask+0x1280>)
 800217e:	2207      	movs	r2, #7
 8002180:	701a      	strb	r2, [r3, #0]
		}
		if(switchEncoder()){
 8002182:	f002 fccb 	bl	8004b1c <switchEncoder>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d007      	beq.n	800219c <myTask+0x11dc>
			state_home = display_home;
 800218c:	4b2d      	ldr	r3, [pc, #180]	; (8002244 <myTask+0x1284>)
 800218e:	2201      	movs	r2, #1
 8002190:	701a      	strb	r2, [r3, #0]
			last_state = preset;
 8002192:	4b2b      	ldr	r3, [pc, #172]	; (8002240 <myTask+0x1280>)
 8002194:	2202      	movs	r2, #2
 8002196:	701a      	strb	r2, [r3, #0]
			Display_Clear();
 8002198:	f002 fc3c 	bl	8004a14 <Display_Clear>
		}
		if(switchLeft()){
 800219c:	f002 fdaa 	bl	8004cf4 <switchLeft>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d01c      	beq.n	80021e0 <myTask+0x1220>
			band_selected = 0;
 80021a6:	4b28      	ldr	r3, [pc, #160]	; (8002248 <myTask+0x1288>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 1;
 80021ac:	4b27      	ldr	r3, [pc, #156]	; (800224c <myTask+0x128c>)
 80021ae:	2201      	movs	r2, #1
 80021b0:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 80021b2:	4b27      	ldr	r3, [pc, #156]	; (8002250 <myTask+0x1290>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 80021b8:	4b26      	ldr	r3, [pc, #152]	; (8002254 <myTask+0x1294>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 80021be:	4b26      	ldr	r3, [pc, #152]	; (8002258 <myTask+0x1298>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 80021c4:	4b25      	ldr	r3, [pc, #148]	; (800225c <myTask+0x129c>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 80021ca:	4b1a      	ldr	r3, [pc, #104]	; (8002234 <myTask+0x1274>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	701a      	strb	r2, [r3, #0]

			state_home = display_setting;
 80021d0:	4b1c      	ldr	r3, [pc, #112]	; (8002244 <myTask+0x1284>)
 80021d2:	2206      	movs	r2, #6
 80021d4:	701a      	strb	r2, [r3, #0]
			last_state = l_gain;
 80021d6:	4b1a      	ldr	r3, [pc, #104]	; (8002240 <myTask+0x1280>)
 80021d8:	2208      	movs	r2, #8
 80021da:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;

			state_home = display_setting;
			last_state = r_gain;
		}
		break;
 80021dc:	f001 ba04 	b.w	80035e8 <myTask+0x2628>
		else if(switchRight()){
 80021e0:	f002 fdb4 	bl	8004d4c <switchRight>
 80021e4:	4603      	mov	r3, r0
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	f001 81fe 	beq.w	80035e8 <myTask+0x2628>
			band_selected = 0;
 80021ec:	4b16      	ldr	r3, [pc, #88]	; (8002248 <myTask+0x1288>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 80021f2:	4b16      	ldr	r3, [pc, #88]	; (800224c <myTask+0x128c>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 1;
 80021f8:	4b15      	ldr	r3, [pc, #84]	; (8002250 <myTask+0x1290>)
 80021fa:	2201      	movs	r2, #1
 80021fc:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 80021fe:	4b15      	ldr	r3, [pc, #84]	; (8002254 <myTask+0x1294>)
 8002200:	2200      	movs	r2, #0
 8002202:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 8002204:	4b14      	ldr	r3, [pc, #80]	; (8002258 <myTask+0x1298>)
 8002206:	2200      	movs	r2, #0
 8002208:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 800220a:	4b14      	ldr	r3, [pc, #80]	; (800225c <myTask+0x129c>)
 800220c:	2200      	movs	r2, #0
 800220e:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 8002210:	4b08      	ldr	r3, [pc, #32]	; (8002234 <myTask+0x1274>)
 8002212:	2200      	movs	r2, #0
 8002214:	701a      	strb	r2, [r3, #0]
			state_home = display_setting;
 8002216:	4b0b      	ldr	r3, [pc, #44]	; (8002244 <myTask+0x1284>)
 8002218:	2206      	movs	r2, #6
 800221a:	701a      	strb	r2, [r3, #0]
			last_state = r_gain;
 800221c:	4b08      	ldr	r3, [pc, #32]	; (8002240 <myTask+0x1280>)
 800221e:	2209      	movs	r2, #9
 8002220:	701a      	strb	r2, [r3, #0]
		break;
 8002222:	f001 b9e1 	b.w	80035e8 <myTask+0x2628>
 8002226:	bf00      	nop
 8002228:	2000053c 	.word	0x2000053c
 800222c:	20000b94 	.word	0x20000b94
 8002230:	200007f0 	.word	0x200007f0
 8002234:	200000c7 	.word	0x200000c7
 8002238:	20000018 	.word	0x20000018
 800223c:	0800a438 	.word	0x0800a438
 8002240:	20000016 	.word	0x20000016
 8002244:	200004dc 	.word	0x200004dc
 8002248:	20000017 	.word	0x20000017
 800224c:	200000c2 	.word	0x200000c2
 8002250:	200000c3 	.word	0x200000c3
 8002254:	200000c4 	.word	0x200000c4
 8002258:	200000c5 	.word	0x200000c5
 800225c:	200000c6 	.word	0x200000c6

	case l_gain:
		if(encoderCW()){
 8002260:	f002 fc88 	bl	8004b74 <encoderCW>
 8002264:	4603      	mov	r3, r0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d06b      	beq.n	8002342 <myTask+0x1382>
			myPreset[EQ_preset].gain_L[EQ_band] += 0.1;
 800226a:	4ba7      	ldr	r3, [pc, #668]	; (8002508 <myTask+0x1548>)
 800226c:	f993 3000 	ldrsb.w	r3, [r3]
 8002270:	461a      	mov	r2, r3
 8002272:	4ba6      	ldr	r3, [pc, #664]	; (800250c <myTask+0x154c>)
 8002274:	f993 3000 	ldrsb.w	r3, [r3]
 8002278:	4618      	mov	r0, r3
 800227a:	49a5      	ldr	r1, [pc, #660]	; (8002510 <myTask+0x1550>)
 800227c:	4613      	mov	r3, r2
 800227e:	005b      	lsls	r3, r3, #1
 8002280:	4413      	add	r3, r2
 8002282:	00db      	lsls	r3, r3, #3
 8002284:	1a9b      	subs	r3, r3, r2
 8002286:	4403      	add	r3, r0
 8002288:	3306      	adds	r3, #6
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	440b      	add	r3, r1
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4618      	mov	r0, r3
 8002292:	f7fe f8fd 	bl	8000490 <__aeabi_f2d>
 8002296:	a39a      	add	r3, pc, #616	; (adr r3, 8002500 <myTask+0x1540>)
 8002298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800229c:	f7fd ff9a 	bl	80001d4 <__adddf3>
 80022a0:	4603      	mov	r3, r0
 80022a2:	460c      	mov	r4, r1
 80022a4:	4619      	mov	r1, r3
 80022a6:	4622      	mov	r2, r4
 80022a8:	4b97      	ldr	r3, [pc, #604]	; (8002508 <myTask+0x1548>)
 80022aa:	f993 3000 	ldrsb.w	r3, [r3]
 80022ae:	461c      	mov	r4, r3
 80022b0:	4b96      	ldr	r3, [pc, #600]	; (800250c <myTask+0x154c>)
 80022b2:	f993 3000 	ldrsb.w	r3, [r3]
 80022b6:	461d      	mov	r5, r3
 80022b8:	4608      	mov	r0, r1
 80022ba:	4611      	mov	r1, r2
 80022bc:	f7fe fc10 	bl	8000ae0 <__aeabi_d2f>
 80022c0:	4601      	mov	r1, r0
 80022c2:	4a93      	ldr	r2, [pc, #588]	; (8002510 <myTask+0x1550>)
 80022c4:	4623      	mov	r3, r4
 80022c6:	005b      	lsls	r3, r3, #1
 80022c8:	4423      	add	r3, r4
 80022ca:	00db      	lsls	r3, r3, #3
 80022cc:	1b1b      	subs	r3, r3, r4
 80022ce:	442b      	add	r3, r5
 80022d0:	3306      	adds	r3, #6
 80022d2:	009b      	lsls	r3, r3, #2
 80022d4:	4413      	add	r3, r2
 80022d6:	6019      	str	r1, [r3, #0]
			if(myPreset[EQ_preset].gain_L[EQ_band] > 12.0){
 80022d8:	4b8b      	ldr	r3, [pc, #556]	; (8002508 <myTask+0x1548>)
 80022da:	f993 3000 	ldrsb.w	r3, [r3]
 80022de:	461a      	mov	r2, r3
 80022e0:	4b8a      	ldr	r3, [pc, #552]	; (800250c <myTask+0x154c>)
 80022e2:	f993 3000 	ldrsb.w	r3, [r3]
 80022e6:	4618      	mov	r0, r3
 80022e8:	4989      	ldr	r1, [pc, #548]	; (8002510 <myTask+0x1550>)
 80022ea:	4613      	mov	r3, r2
 80022ec:	005b      	lsls	r3, r3, #1
 80022ee:	4413      	add	r3, r2
 80022f0:	00db      	lsls	r3, r3, #3
 80022f2:	1a9b      	subs	r3, r3, r2
 80022f4:	4403      	add	r3, r0
 80022f6:	3306      	adds	r3, #6
 80022f8:	009b      	lsls	r3, r3, #2
 80022fa:	440b      	add	r3, r1
 80022fc:	edd3 7a00 	vldr	s15, [r3]
 8002300:	eeb2 7a08 	vmov.f32	s14, #40	; 0x41400000  12.0
 8002304:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002308:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800230c:	dd13      	ble.n	8002336 <myTask+0x1376>
				myPreset[EQ_preset].gain_L[EQ_band] = -12.0;
 800230e:	4b7e      	ldr	r3, [pc, #504]	; (8002508 <myTask+0x1548>)
 8002310:	f993 3000 	ldrsb.w	r3, [r3]
 8002314:	461a      	mov	r2, r3
 8002316:	4b7d      	ldr	r3, [pc, #500]	; (800250c <myTask+0x154c>)
 8002318:	f993 3000 	ldrsb.w	r3, [r3]
 800231c:	4618      	mov	r0, r3
 800231e:	497c      	ldr	r1, [pc, #496]	; (8002510 <myTask+0x1550>)
 8002320:	4613      	mov	r3, r2
 8002322:	005b      	lsls	r3, r3, #1
 8002324:	4413      	add	r3, r2
 8002326:	00db      	lsls	r3, r3, #3
 8002328:	1a9b      	subs	r3, r3, r2
 800232a:	4403      	add	r3, r0
 800232c:	3306      	adds	r3, #6
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	440b      	add	r3, r1
 8002332:	4a78      	ldr	r2, [pc, #480]	; (8002514 <myTask+0x1554>)
 8002334:	601a      	str	r2, [r3, #0]
			}
			state_home = display_setting;
 8002336:	4b78      	ldr	r3, [pc, #480]	; (8002518 <myTask+0x1558>)
 8002338:	2206      	movs	r2, #6
 800233a:	701a      	strb	r2, [r3, #0]
			last_state = l_gain;
 800233c:	4b77      	ldr	r3, [pc, #476]	; (800251c <myTask+0x155c>)
 800233e:	2208      	movs	r2, #8
 8002340:	701a      	strb	r2, [r3, #0]
		}
		if(encoderCCW()){
 8002342:	f002 fc4b 	bl	8004bdc <encoderCCW>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d06b      	beq.n	8002424 <myTask+0x1464>
			myPreset[EQ_preset].gain_L[EQ_band] -= 0.1;
 800234c:	4b6e      	ldr	r3, [pc, #440]	; (8002508 <myTask+0x1548>)
 800234e:	f993 3000 	ldrsb.w	r3, [r3]
 8002352:	461a      	mov	r2, r3
 8002354:	4b6d      	ldr	r3, [pc, #436]	; (800250c <myTask+0x154c>)
 8002356:	f993 3000 	ldrsb.w	r3, [r3]
 800235a:	4618      	mov	r0, r3
 800235c:	496c      	ldr	r1, [pc, #432]	; (8002510 <myTask+0x1550>)
 800235e:	4613      	mov	r3, r2
 8002360:	005b      	lsls	r3, r3, #1
 8002362:	4413      	add	r3, r2
 8002364:	00db      	lsls	r3, r3, #3
 8002366:	1a9b      	subs	r3, r3, r2
 8002368:	4403      	add	r3, r0
 800236a:	3306      	adds	r3, #6
 800236c:	009b      	lsls	r3, r3, #2
 800236e:	440b      	add	r3, r1
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4618      	mov	r0, r3
 8002374:	f7fe f88c 	bl	8000490 <__aeabi_f2d>
 8002378:	a361      	add	r3, pc, #388	; (adr r3, 8002500 <myTask+0x1540>)
 800237a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800237e:	f7fd ff27 	bl	80001d0 <__aeabi_dsub>
 8002382:	4603      	mov	r3, r0
 8002384:	460c      	mov	r4, r1
 8002386:	4619      	mov	r1, r3
 8002388:	4622      	mov	r2, r4
 800238a:	4b5f      	ldr	r3, [pc, #380]	; (8002508 <myTask+0x1548>)
 800238c:	f993 3000 	ldrsb.w	r3, [r3]
 8002390:	461c      	mov	r4, r3
 8002392:	4b5e      	ldr	r3, [pc, #376]	; (800250c <myTask+0x154c>)
 8002394:	f993 3000 	ldrsb.w	r3, [r3]
 8002398:	461d      	mov	r5, r3
 800239a:	4608      	mov	r0, r1
 800239c:	4611      	mov	r1, r2
 800239e:	f7fe fb9f 	bl	8000ae0 <__aeabi_d2f>
 80023a2:	4601      	mov	r1, r0
 80023a4:	4a5a      	ldr	r2, [pc, #360]	; (8002510 <myTask+0x1550>)
 80023a6:	4623      	mov	r3, r4
 80023a8:	005b      	lsls	r3, r3, #1
 80023aa:	4423      	add	r3, r4
 80023ac:	00db      	lsls	r3, r3, #3
 80023ae:	1b1b      	subs	r3, r3, r4
 80023b0:	442b      	add	r3, r5
 80023b2:	3306      	adds	r3, #6
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	4413      	add	r3, r2
 80023b8:	6019      	str	r1, [r3, #0]
			if(myPreset[EQ_preset].gain_L[EQ_band] < -12.0){
 80023ba:	4b53      	ldr	r3, [pc, #332]	; (8002508 <myTask+0x1548>)
 80023bc:	f993 3000 	ldrsb.w	r3, [r3]
 80023c0:	461a      	mov	r2, r3
 80023c2:	4b52      	ldr	r3, [pc, #328]	; (800250c <myTask+0x154c>)
 80023c4:	f993 3000 	ldrsb.w	r3, [r3]
 80023c8:	4618      	mov	r0, r3
 80023ca:	4951      	ldr	r1, [pc, #324]	; (8002510 <myTask+0x1550>)
 80023cc:	4613      	mov	r3, r2
 80023ce:	005b      	lsls	r3, r3, #1
 80023d0:	4413      	add	r3, r2
 80023d2:	00db      	lsls	r3, r3, #3
 80023d4:	1a9b      	subs	r3, r3, r2
 80023d6:	4403      	add	r3, r0
 80023d8:	3306      	adds	r3, #6
 80023da:	009b      	lsls	r3, r3, #2
 80023dc:	440b      	add	r3, r1
 80023de:	edd3 7a00 	vldr	s15, [r3]
 80023e2:	eeba 7a08 	vmov.f32	s14, #168	; 0xc1400000 -12.0
 80023e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023ee:	d513      	bpl.n	8002418 <myTask+0x1458>
				myPreset[EQ_preset].gain_L[EQ_band] = 12.0;
 80023f0:	4b45      	ldr	r3, [pc, #276]	; (8002508 <myTask+0x1548>)
 80023f2:	f993 3000 	ldrsb.w	r3, [r3]
 80023f6:	461a      	mov	r2, r3
 80023f8:	4b44      	ldr	r3, [pc, #272]	; (800250c <myTask+0x154c>)
 80023fa:	f993 3000 	ldrsb.w	r3, [r3]
 80023fe:	4618      	mov	r0, r3
 8002400:	4943      	ldr	r1, [pc, #268]	; (8002510 <myTask+0x1550>)
 8002402:	4613      	mov	r3, r2
 8002404:	005b      	lsls	r3, r3, #1
 8002406:	4413      	add	r3, r2
 8002408:	00db      	lsls	r3, r3, #3
 800240a:	1a9b      	subs	r3, r3, r2
 800240c:	4403      	add	r3, r0
 800240e:	3306      	adds	r3, #6
 8002410:	009b      	lsls	r3, r3, #2
 8002412:	440b      	add	r3, r1
 8002414:	4a42      	ldr	r2, [pc, #264]	; (8002520 <myTask+0x1560>)
 8002416:	601a      	str	r2, [r3, #0]
			}
			state_home = display_setting;
 8002418:	4b3f      	ldr	r3, [pc, #252]	; (8002518 <myTask+0x1558>)
 800241a:	2206      	movs	r2, #6
 800241c:	701a      	strb	r2, [r3, #0]
			last_state = l_gain;
 800241e:	4b3f      	ldr	r3, [pc, #252]	; (800251c <myTask+0x155c>)
 8002420:	2208      	movs	r2, #8
 8002422:	701a      	strb	r2, [r3, #0]
		}

		if(switchUp()){
 8002424:	f002 fc0e 	bl	8004c44 <switchUp>
 8002428:	4603      	mov	r3, r0
 800242a:	2b00      	cmp	r3, #0
 800242c:	d01c      	beq.n	8002468 <myTask+0x14a8>
			band_selected = 1;
 800242e:	4b3d      	ldr	r3, [pc, #244]	; (8002524 <myTask+0x1564>)
 8002430:	2201      	movs	r2, #1
 8002432:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 8002434:	4b3c      	ldr	r3, [pc, #240]	; (8002528 <myTask+0x1568>)
 8002436:	2200      	movs	r2, #0
 8002438:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 800243a:	4b3c      	ldr	r3, [pc, #240]	; (800252c <myTask+0x156c>)
 800243c:	2200      	movs	r2, #0
 800243e:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 8002440:	4b3b      	ldr	r3, [pc, #236]	; (8002530 <myTask+0x1570>)
 8002442:	2200      	movs	r2, #0
 8002444:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 8002446:	4b3b      	ldr	r3, [pc, #236]	; (8002534 <myTask+0x1574>)
 8002448:	2200      	movs	r2, #0
 800244a:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 800244c:	4b3a      	ldr	r3, [pc, #232]	; (8002538 <myTask+0x1578>)
 800244e:	2200      	movs	r2, #0
 8002450:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 8002452:	4b3a      	ldr	r3, [pc, #232]	; (800253c <myTask+0x157c>)
 8002454:	2200      	movs	r2, #0
 8002456:	701a      	strb	r2, [r3, #0]

			state_home = display_setting;
 8002458:	4b2f      	ldr	r3, [pc, #188]	; (8002518 <myTask+0x1558>)
 800245a:	2206      	movs	r2, #6
 800245c:	701a      	strb	r2, [r3, #0]
			last_state = band;
 800245e:	4b2f      	ldr	r3, [pc, #188]	; (800251c <myTask+0x155c>)
 8002460:	2207      	movs	r2, #7
 8002462:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;

			state_home = display_setting;
			last_state = r_gain;
		}
		break;
 8002464:	f001 b8c2 	b.w	80035ec <myTask+0x262c>
		else if(switchDown()){
 8002468:	f002 fc18 	bl	8004c9c <switchDown>
 800246c:	4603      	mov	r3, r0
 800246e:	2b00      	cmp	r3, #0
 8002470:	d01c      	beq.n	80024ac <myTask+0x14ec>
			band_selected = 0;
 8002472:	4b2c      	ldr	r3, [pc, #176]	; (8002524 <myTask+0x1564>)
 8002474:	2200      	movs	r2, #0
 8002476:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 8002478:	4b2b      	ldr	r3, [pc, #172]	; (8002528 <myTask+0x1568>)
 800247a:	2200      	movs	r2, #0
 800247c:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 800247e:	4b2b      	ldr	r3, [pc, #172]	; (800252c <myTask+0x156c>)
 8002480:	2200      	movs	r2, #0
 8002482:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 1;
 8002484:	4b2a      	ldr	r3, [pc, #168]	; (8002530 <myTask+0x1570>)
 8002486:	2201      	movs	r2, #1
 8002488:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 800248a:	4b2a      	ldr	r3, [pc, #168]	; (8002534 <myTask+0x1574>)
 800248c:	2200      	movs	r2, #0
 800248e:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 8002490:	4b29      	ldr	r3, [pc, #164]	; (8002538 <myTask+0x1578>)
 8002492:	2200      	movs	r2, #0
 8002494:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 8002496:	4b29      	ldr	r3, [pc, #164]	; (800253c <myTask+0x157c>)
 8002498:	2200      	movs	r2, #0
 800249a:	701a      	strb	r2, [r3, #0]
			state_home = display_setting;
 800249c:	4b1e      	ldr	r3, [pc, #120]	; (8002518 <myTask+0x1558>)
 800249e:	2206      	movs	r2, #6
 80024a0:	701a      	strb	r2, [r3, #0]
			last_state = l_fc;
 80024a2:	4b1e      	ldr	r3, [pc, #120]	; (800251c <myTask+0x155c>)
 80024a4:	220a      	movs	r2, #10
 80024a6:	701a      	strb	r2, [r3, #0]
		break;
 80024a8:	f001 b8a0 	b.w	80035ec <myTask+0x262c>
		else if(switchLeft() || switchRight()){
 80024ac:	f002 fc22 	bl	8004cf4 <switchLeft>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d105      	bne.n	80024c2 <myTask+0x1502>
 80024b6:	f002 fc49 	bl	8004d4c <switchRight>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	f001 8095 	beq.w	80035ec <myTask+0x262c>
			band_selected = 0;
 80024c2:	4b18      	ldr	r3, [pc, #96]	; (8002524 <myTask+0x1564>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 80024c8:	4b17      	ldr	r3, [pc, #92]	; (8002528 <myTask+0x1568>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 1;
 80024ce:	4b17      	ldr	r3, [pc, #92]	; (800252c <myTask+0x156c>)
 80024d0:	2201      	movs	r2, #1
 80024d2:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 80024d4:	4b16      	ldr	r3, [pc, #88]	; (8002530 <myTask+0x1570>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 80024da:	4b16      	ldr	r3, [pc, #88]	; (8002534 <myTask+0x1574>)
 80024dc:	2200      	movs	r2, #0
 80024de:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 80024e0:	4b15      	ldr	r3, [pc, #84]	; (8002538 <myTask+0x1578>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 80024e6:	4b15      	ldr	r3, [pc, #84]	; (800253c <myTask+0x157c>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	701a      	strb	r2, [r3, #0]
			state_home = display_setting;
 80024ec:	4b0a      	ldr	r3, [pc, #40]	; (8002518 <myTask+0x1558>)
 80024ee:	2206      	movs	r2, #6
 80024f0:	701a      	strb	r2, [r3, #0]
			last_state = r_gain;
 80024f2:	4b0a      	ldr	r3, [pc, #40]	; (800251c <myTask+0x155c>)
 80024f4:	2209      	movs	r2, #9
 80024f6:	701a      	strb	r2, [r3, #0]
		break;
 80024f8:	f001 b878 	b.w	80035ec <myTask+0x262c>
 80024fc:	f3af 8000 	nop.w
 8002500:	9999999a 	.word	0x9999999a
 8002504:	3fb99999 	.word	0x3fb99999
 8002508:	2000053c 	.word	0x2000053c
 800250c:	20000b94 	.word	0x20000b94
 8002510:	200007f0 	.word	0x200007f0
 8002514:	c1400000 	.word	0xc1400000
 8002518:	200004dc 	.word	0x200004dc
 800251c:	20000016 	.word	0x20000016
 8002520:	41400000 	.word	0x41400000
 8002524:	20000017 	.word	0x20000017
 8002528:	200000c2 	.word	0x200000c2
 800252c:	200000c3 	.word	0x200000c3
 8002530:	200000c4 	.word	0x200000c4
 8002534:	200000c5 	.word	0x200000c5
 8002538:	200000c6 	.word	0x200000c6
 800253c:	200000c7 	.word	0x200000c7

	case r_gain:
		if(encoderCW()){
 8002540:	f002 fb18 	bl	8004b74 <encoderCW>
 8002544:	4603      	mov	r3, r0
 8002546:	2b00      	cmp	r3, #0
 8002548:	d06b      	beq.n	8002622 <myTask+0x1662>
			myPreset[EQ_preset].gain_R[EQ_band] += 0.1;
 800254a:	4bcd      	ldr	r3, [pc, #820]	; (8002880 <myTask+0x18c0>)
 800254c:	f993 3000 	ldrsb.w	r3, [r3]
 8002550:	461a      	mov	r2, r3
 8002552:	4bcc      	ldr	r3, [pc, #816]	; (8002884 <myTask+0x18c4>)
 8002554:	f993 3000 	ldrsb.w	r3, [r3]
 8002558:	4618      	mov	r0, r3
 800255a:	49cb      	ldr	r1, [pc, #812]	; (8002888 <myTask+0x18c8>)
 800255c:	4613      	mov	r3, r2
 800255e:	005b      	lsls	r3, r3, #1
 8002560:	4413      	add	r3, r2
 8002562:	00db      	lsls	r3, r3, #3
 8002564:	1a9b      	subs	r3, r3, r2
 8002566:	4403      	add	r3, r0
 8002568:	009b      	lsls	r3, r3, #2
 800256a:	440b      	add	r3, r1
 800256c:	3304      	adds	r3, #4
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4618      	mov	r0, r3
 8002572:	f7fd ff8d 	bl	8000490 <__aeabi_f2d>
 8002576:	a3c0      	add	r3, pc, #768	; (adr r3, 8002878 <myTask+0x18b8>)
 8002578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800257c:	f7fd fe2a 	bl	80001d4 <__adddf3>
 8002580:	4603      	mov	r3, r0
 8002582:	460c      	mov	r4, r1
 8002584:	4619      	mov	r1, r3
 8002586:	4622      	mov	r2, r4
 8002588:	4bbd      	ldr	r3, [pc, #756]	; (8002880 <myTask+0x18c0>)
 800258a:	f993 3000 	ldrsb.w	r3, [r3]
 800258e:	461c      	mov	r4, r3
 8002590:	4bbc      	ldr	r3, [pc, #752]	; (8002884 <myTask+0x18c4>)
 8002592:	f993 3000 	ldrsb.w	r3, [r3]
 8002596:	461d      	mov	r5, r3
 8002598:	4608      	mov	r0, r1
 800259a:	4611      	mov	r1, r2
 800259c:	f7fe faa0 	bl	8000ae0 <__aeabi_d2f>
 80025a0:	4601      	mov	r1, r0
 80025a2:	4ab9      	ldr	r2, [pc, #740]	; (8002888 <myTask+0x18c8>)
 80025a4:	4623      	mov	r3, r4
 80025a6:	005b      	lsls	r3, r3, #1
 80025a8:	4423      	add	r3, r4
 80025aa:	00db      	lsls	r3, r3, #3
 80025ac:	1b1b      	subs	r3, r3, r4
 80025ae:	442b      	add	r3, r5
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	4413      	add	r3, r2
 80025b4:	3304      	adds	r3, #4
 80025b6:	6019      	str	r1, [r3, #0]
			if(myPreset[EQ_preset].gain_R[EQ_band] > 12.0){
 80025b8:	4bb1      	ldr	r3, [pc, #708]	; (8002880 <myTask+0x18c0>)
 80025ba:	f993 3000 	ldrsb.w	r3, [r3]
 80025be:	461a      	mov	r2, r3
 80025c0:	4bb0      	ldr	r3, [pc, #704]	; (8002884 <myTask+0x18c4>)
 80025c2:	f993 3000 	ldrsb.w	r3, [r3]
 80025c6:	4618      	mov	r0, r3
 80025c8:	49af      	ldr	r1, [pc, #700]	; (8002888 <myTask+0x18c8>)
 80025ca:	4613      	mov	r3, r2
 80025cc:	005b      	lsls	r3, r3, #1
 80025ce:	4413      	add	r3, r2
 80025d0:	00db      	lsls	r3, r3, #3
 80025d2:	1a9b      	subs	r3, r3, r2
 80025d4:	4403      	add	r3, r0
 80025d6:	009b      	lsls	r3, r3, #2
 80025d8:	440b      	add	r3, r1
 80025da:	3304      	adds	r3, #4
 80025dc:	edd3 7a00 	vldr	s15, [r3]
 80025e0:	eeb2 7a08 	vmov.f32	s14, #40	; 0x41400000  12.0
 80025e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025ec:	dd13      	ble.n	8002616 <myTask+0x1656>
				myPreset[EQ_preset].gain_R[EQ_band] = -12.0;
 80025ee:	4ba4      	ldr	r3, [pc, #656]	; (8002880 <myTask+0x18c0>)
 80025f0:	f993 3000 	ldrsb.w	r3, [r3]
 80025f4:	461a      	mov	r2, r3
 80025f6:	4ba3      	ldr	r3, [pc, #652]	; (8002884 <myTask+0x18c4>)
 80025f8:	f993 3000 	ldrsb.w	r3, [r3]
 80025fc:	4618      	mov	r0, r3
 80025fe:	49a2      	ldr	r1, [pc, #648]	; (8002888 <myTask+0x18c8>)
 8002600:	4613      	mov	r3, r2
 8002602:	005b      	lsls	r3, r3, #1
 8002604:	4413      	add	r3, r2
 8002606:	00db      	lsls	r3, r3, #3
 8002608:	1a9b      	subs	r3, r3, r2
 800260a:	4403      	add	r3, r0
 800260c:	009b      	lsls	r3, r3, #2
 800260e:	440b      	add	r3, r1
 8002610:	3304      	adds	r3, #4
 8002612:	4a9e      	ldr	r2, [pc, #632]	; (800288c <myTask+0x18cc>)
 8002614:	601a      	str	r2, [r3, #0]
			}
			state_home = display_setting;
 8002616:	4b9e      	ldr	r3, [pc, #632]	; (8002890 <myTask+0x18d0>)
 8002618:	2206      	movs	r2, #6
 800261a:	701a      	strb	r2, [r3, #0]
			last_state = r_gain;
 800261c:	4b9d      	ldr	r3, [pc, #628]	; (8002894 <myTask+0x18d4>)
 800261e:	2209      	movs	r2, #9
 8002620:	701a      	strb	r2, [r3, #0]
		}
		if(encoderCCW()){
 8002622:	f002 fadb 	bl	8004bdc <encoderCCW>
 8002626:	4603      	mov	r3, r0
 8002628:	2b00      	cmp	r3, #0
 800262a:	d06b      	beq.n	8002704 <myTask+0x1744>
			myPreset[EQ_preset].gain_R[EQ_band] -= 0.1;
 800262c:	4b94      	ldr	r3, [pc, #592]	; (8002880 <myTask+0x18c0>)
 800262e:	f993 3000 	ldrsb.w	r3, [r3]
 8002632:	461a      	mov	r2, r3
 8002634:	4b93      	ldr	r3, [pc, #588]	; (8002884 <myTask+0x18c4>)
 8002636:	f993 3000 	ldrsb.w	r3, [r3]
 800263a:	4618      	mov	r0, r3
 800263c:	4992      	ldr	r1, [pc, #584]	; (8002888 <myTask+0x18c8>)
 800263e:	4613      	mov	r3, r2
 8002640:	005b      	lsls	r3, r3, #1
 8002642:	4413      	add	r3, r2
 8002644:	00db      	lsls	r3, r3, #3
 8002646:	1a9b      	subs	r3, r3, r2
 8002648:	4403      	add	r3, r0
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	440b      	add	r3, r1
 800264e:	3304      	adds	r3, #4
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4618      	mov	r0, r3
 8002654:	f7fd ff1c 	bl	8000490 <__aeabi_f2d>
 8002658:	a387      	add	r3, pc, #540	; (adr r3, 8002878 <myTask+0x18b8>)
 800265a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800265e:	f7fd fdb7 	bl	80001d0 <__aeabi_dsub>
 8002662:	4603      	mov	r3, r0
 8002664:	460c      	mov	r4, r1
 8002666:	4619      	mov	r1, r3
 8002668:	4622      	mov	r2, r4
 800266a:	4b85      	ldr	r3, [pc, #532]	; (8002880 <myTask+0x18c0>)
 800266c:	f993 3000 	ldrsb.w	r3, [r3]
 8002670:	461c      	mov	r4, r3
 8002672:	4b84      	ldr	r3, [pc, #528]	; (8002884 <myTask+0x18c4>)
 8002674:	f993 3000 	ldrsb.w	r3, [r3]
 8002678:	461d      	mov	r5, r3
 800267a:	4608      	mov	r0, r1
 800267c:	4611      	mov	r1, r2
 800267e:	f7fe fa2f 	bl	8000ae0 <__aeabi_d2f>
 8002682:	4601      	mov	r1, r0
 8002684:	4a80      	ldr	r2, [pc, #512]	; (8002888 <myTask+0x18c8>)
 8002686:	4623      	mov	r3, r4
 8002688:	005b      	lsls	r3, r3, #1
 800268a:	4423      	add	r3, r4
 800268c:	00db      	lsls	r3, r3, #3
 800268e:	1b1b      	subs	r3, r3, r4
 8002690:	442b      	add	r3, r5
 8002692:	009b      	lsls	r3, r3, #2
 8002694:	4413      	add	r3, r2
 8002696:	3304      	adds	r3, #4
 8002698:	6019      	str	r1, [r3, #0]
			if(myPreset[EQ_preset].gain_R[EQ_band] < -12.0){
 800269a:	4b79      	ldr	r3, [pc, #484]	; (8002880 <myTask+0x18c0>)
 800269c:	f993 3000 	ldrsb.w	r3, [r3]
 80026a0:	461a      	mov	r2, r3
 80026a2:	4b78      	ldr	r3, [pc, #480]	; (8002884 <myTask+0x18c4>)
 80026a4:	f993 3000 	ldrsb.w	r3, [r3]
 80026a8:	4618      	mov	r0, r3
 80026aa:	4977      	ldr	r1, [pc, #476]	; (8002888 <myTask+0x18c8>)
 80026ac:	4613      	mov	r3, r2
 80026ae:	005b      	lsls	r3, r3, #1
 80026b0:	4413      	add	r3, r2
 80026b2:	00db      	lsls	r3, r3, #3
 80026b4:	1a9b      	subs	r3, r3, r2
 80026b6:	4403      	add	r3, r0
 80026b8:	009b      	lsls	r3, r3, #2
 80026ba:	440b      	add	r3, r1
 80026bc:	3304      	adds	r3, #4
 80026be:	edd3 7a00 	vldr	s15, [r3]
 80026c2:	eeba 7a08 	vmov.f32	s14, #168	; 0xc1400000 -12.0
 80026c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026ce:	d513      	bpl.n	80026f8 <myTask+0x1738>
				myPreset[EQ_preset].gain_R[EQ_band] = 12.0;
 80026d0:	4b6b      	ldr	r3, [pc, #428]	; (8002880 <myTask+0x18c0>)
 80026d2:	f993 3000 	ldrsb.w	r3, [r3]
 80026d6:	461a      	mov	r2, r3
 80026d8:	4b6a      	ldr	r3, [pc, #424]	; (8002884 <myTask+0x18c4>)
 80026da:	f993 3000 	ldrsb.w	r3, [r3]
 80026de:	4618      	mov	r0, r3
 80026e0:	4969      	ldr	r1, [pc, #420]	; (8002888 <myTask+0x18c8>)
 80026e2:	4613      	mov	r3, r2
 80026e4:	005b      	lsls	r3, r3, #1
 80026e6:	4413      	add	r3, r2
 80026e8:	00db      	lsls	r3, r3, #3
 80026ea:	1a9b      	subs	r3, r3, r2
 80026ec:	4403      	add	r3, r0
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	440b      	add	r3, r1
 80026f2:	3304      	adds	r3, #4
 80026f4:	4a68      	ldr	r2, [pc, #416]	; (8002898 <myTask+0x18d8>)
 80026f6:	601a      	str	r2, [r3, #0]
			}
			state_home = display_setting;
 80026f8:	4b65      	ldr	r3, [pc, #404]	; (8002890 <myTask+0x18d0>)
 80026fa:	2206      	movs	r2, #6
 80026fc:	701a      	strb	r2, [r3, #0]
			last_state = r_gain;
 80026fe:	4b65      	ldr	r3, [pc, #404]	; (8002894 <myTask+0x18d4>)
 8002700:	2209      	movs	r2, #9
 8002702:	701a      	strb	r2, [r3, #0]
		}
		if(switchUp()){
 8002704:	f002 fa9e 	bl	8004c44 <switchUp>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d01c      	beq.n	8002748 <myTask+0x1788>
			band_selected = 1;
 800270e:	4b63      	ldr	r3, [pc, #396]	; (800289c <myTask+0x18dc>)
 8002710:	2201      	movs	r2, #1
 8002712:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 8002714:	4b62      	ldr	r3, [pc, #392]	; (80028a0 <myTask+0x18e0>)
 8002716:	2200      	movs	r2, #0
 8002718:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 800271a:	4b62      	ldr	r3, [pc, #392]	; (80028a4 <myTask+0x18e4>)
 800271c:	2200      	movs	r2, #0
 800271e:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 8002720:	4b61      	ldr	r3, [pc, #388]	; (80028a8 <myTask+0x18e8>)
 8002722:	2200      	movs	r2, #0
 8002724:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 8002726:	4b61      	ldr	r3, [pc, #388]	; (80028ac <myTask+0x18ec>)
 8002728:	2200      	movs	r2, #0
 800272a:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 800272c:	4b60      	ldr	r3, [pc, #384]	; (80028b0 <myTask+0x18f0>)
 800272e:	2200      	movs	r2, #0
 8002730:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 8002732:	4b60      	ldr	r3, [pc, #384]	; (80028b4 <myTask+0x18f4>)
 8002734:	2200      	movs	r2, #0
 8002736:	701a      	strb	r2, [r3, #0]

			state_home = display_setting;
 8002738:	4b55      	ldr	r3, [pc, #340]	; (8002890 <myTask+0x18d0>)
 800273a:	2206      	movs	r2, #6
 800273c:	701a      	strb	r2, [r3, #0]
			last_state = band;
 800273e:	4b55      	ldr	r3, [pc, #340]	; (8002894 <myTask+0x18d4>)
 8002740:	2207      	movs	r2, #7
 8002742:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;

			state_home = display_setting;
			last_state = l_gain;
		}
		break;
 8002744:	f000 bf54 	b.w	80035f0 <myTask+0x2630>
		else if(switchDown()){
 8002748:	f002 faa8 	bl	8004c9c <switchDown>
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d01c      	beq.n	800278c <myTask+0x17cc>
			band_selected = 0;
 8002752:	4b52      	ldr	r3, [pc, #328]	; (800289c <myTask+0x18dc>)
 8002754:	2200      	movs	r2, #0
 8002756:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 8002758:	4b51      	ldr	r3, [pc, #324]	; (80028a0 <myTask+0x18e0>)
 800275a:	2200      	movs	r2, #0
 800275c:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 800275e:	4b51      	ldr	r3, [pc, #324]	; (80028a4 <myTask+0x18e4>)
 8002760:	2200      	movs	r2, #0
 8002762:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 8002764:	4b50      	ldr	r3, [pc, #320]	; (80028a8 <myTask+0x18e8>)
 8002766:	2200      	movs	r2, #0
 8002768:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 1;
 800276a:	4b50      	ldr	r3, [pc, #320]	; (80028ac <myTask+0x18ec>)
 800276c:	2201      	movs	r2, #1
 800276e:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 8002770:	4b4f      	ldr	r3, [pc, #316]	; (80028b0 <myTask+0x18f0>)
 8002772:	2200      	movs	r2, #0
 8002774:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 8002776:	4b4f      	ldr	r3, [pc, #316]	; (80028b4 <myTask+0x18f4>)
 8002778:	2200      	movs	r2, #0
 800277a:	701a      	strb	r2, [r3, #0]
			state_home = display_setting;
 800277c:	4b44      	ldr	r3, [pc, #272]	; (8002890 <myTask+0x18d0>)
 800277e:	2206      	movs	r2, #6
 8002780:	701a      	strb	r2, [r3, #0]
			last_state = r_fc;
 8002782:	4b44      	ldr	r3, [pc, #272]	; (8002894 <myTask+0x18d4>)
 8002784:	220b      	movs	r2, #11
 8002786:	701a      	strb	r2, [r3, #0]
		break;
 8002788:	f000 bf32 	b.w	80035f0 <myTask+0x2630>
		else if(switchLeft() || switchRight()){
 800278c:	f002 fab2 	bl	8004cf4 <switchLeft>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d105      	bne.n	80027a2 <myTask+0x17e2>
 8002796:	f002 fad9 	bl	8004d4c <switchRight>
 800279a:	4603      	mov	r3, r0
 800279c:	2b00      	cmp	r3, #0
 800279e:	f000 8727 	beq.w	80035f0 <myTask+0x2630>
			band_selected = 0;
 80027a2:	4b3e      	ldr	r3, [pc, #248]	; (800289c <myTask+0x18dc>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 1;
 80027a8:	4b3d      	ldr	r3, [pc, #244]	; (80028a0 <myTask+0x18e0>)
 80027aa:	2201      	movs	r2, #1
 80027ac:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 80027ae:	4b3d      	ldr	r3, [pc, #244]	; (80028a4 <myTask+0x18e4>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 80027b4:	4b3c      	ldr	r3, [pc, #240]	; (80028a8 <myTask+0x18e8>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 80027ba:	4b3c      	ldr	r3, [pc, #240]	; (80028ac <myTask+0x18ec>)
 80027bc:	2200      	movs	r2, #0
 80027be:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 80027c0:	4b3b      	ldr	r3, [pc, #236]	; (80028b0 <myTask+0x18f0>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 80027c6:	4b3b      	ldr	r3, [pc, #236]	; (80028b4 <myTask+0x18f4>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	701a      	strb	r2, [r3, #0]
			state_home = display_setting;
 80027cc:	4b30      	ldr	r3, [pc, #192]	; (8002890 <myTask+0x18d0>)
 80027ce:	2206      	movs	r2, #6
 80027d0:	701a      	strb	r2, [r3, #0]
			last_state = l_gain;
 80027d2:	4b30      	ldr	r3, [pc, #192]	; (8002894 <myTask+0x18d4>)
 80027d4:	2208      	movs	r2, #8
 80027d6:	701a      	strb	r2, [r3, #0]
		break;
 80027d8:	f000 bf0a 	b.w	80035f0 <myTask+0x2630>

	case l_fc:
		if(encoderCW()){
 80027dc:	f002 f9ca 	bl	8004b74 <encoderCW>
 80027e0:	4603      	mov	r3, r0
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	f000 810d 	beq.w	8002a02 <myTask+0x1a42>
			if(myPreset[EQ_preset].fc_L[EQ_band] >= 1000){
 80027e8:	4b25      	ldr	r3, [pc, #148]	; (8002880 <myTask+0x18c0>)
 80027ea:	f993 3000 	ldrsb.w	r3, [r3]
 80027ee:	461a      	mov	r2, r3
 80027f0:	4b24      	ldr	r3, [pc, #144]	; (8002884 <myTask+0x18c4>)
 80027f2:	f993 3000 	ldrsb.w	r3, [r3]
 80027f6:	4618      	mov	r0, r3
 80027f8:	4923      	ldr	r1, [pc, #140]	; (8002888 <myTask+0x18c8>)
 80027fa:	4613      	mov	r3, r2
 80027fc:	005b      	lsls	r3, r3, #1
 80027fe:	4413      	add	r3, r2
 8002800:	00db      	lsls	r3, r3, #3
 8002802:	1a9b      	subs	r3, r3, r2
 8002804:	4403      	add	r3, r0
 8002806:	3310      	adds	r3, #16
 8002808:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800280c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002810:	d354      	bcc.n	80028bc <myTask+0x18fc>
				myPreset[EQ_preset].fc_L[EQ_band] += 100.0000000f;
 8002812:	4b1b      	ldr	r3, [pc, #108]	; (8002880 <myTask+0x18c0>)
 8002814:	f993 3000 	ldrsb.w	r3, [r3]
 8002818:	461a      	mov	r2, r3
 800281a:	4b1a      	ldr	r3, [pc, #104]	; (8002884 <myTask+0x18c4>)
 800281c:	f993 3000 	ldrsb.w	r3, [r3]
 8002820:	4618      	mov	r0, r3
 8002822:	4919      	ldr	r1, [pc, #100]	; (8002888 <myTask+0x18c8>)
 8002824:	4613      	mov	r3, r2
 8002826:	005b      	lsls	r3, r3, #1
 8002828:	4413      	add	r3, r2
 800282a:	00db      	lsls	r3, r3, #3
 800282c:	1a9b      	subs	r3, r3, r2
 800282e:	4403      	add	r3, r0
 8002830:	3310      	adds	r3, #16
 8002832:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002836:	ee07 3a90 	vmov	s15, r3
 800283a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800283e:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 80028b8 <myTask+0x18f8>
 8002842:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002846:	4b0e      	ldr	r3, [pc, #56]	; (8002880 <myTask+0x18c0>)
 8002848:	f993 3000 	ldrsb.w	r3, [r3]
 800284c:	461a      	mov	r2, r3
 800284e:	4b0d      	ldr	r3, [pc, #52]	; (8002884 <myTask+0x18c4>)
 8002850:	f993 3000 	ldrsb.w	r3, [r3]
 8002854:	4618      	mov	r0, r3
 8002856:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800285a:	ee17 4a90 	vmov	r4, s15
 800285e:	490a      	ldr	r1, [pc, #40]	; (8002888 <myTask+0x18c8>)
 8002860:	4613      	mov	r3, r2
 8002862:	005b      	lsls	r3, r3, #1
 8002864:	4413      	add	r3, r2
 8002866:	00db      	lsls	r3, r3, #3
 8002868:	1a9b      	subs	r3, r3, r2
 800286a:	4403      	add	r3, r0
 800286c:	3310      	adds	r3, #16
 800286e:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
 8002872:	e098      	b.n	80029a6 <myTask+0x19e6>
 8002874:	f3af 8000 	nop.w
 8002878:	9999999a 	.word	0x9999999a
 800287c:	3fb99999 	.word	0x3fb99999
 8002880:	2000053c 	.word	0x2000053c
 8002884:	20000b94 	.word	0x20000b94
 8002888:	200007f0 	.word	0x200007f0
 800288c:	c1400000 	.word	0xc1400000
 8002890:	200004dc 	.word	0x200004dc
 8002894:	20000016 	.word	0x20000016
 8002898:	41400000 	.word	0x41400000
 800289c:	20000017 	.word	0x20000017
 80028a0:	200000c2 	.word	0x200000c2
 80028a4:	200000c3 	.word	0x200000c3
 80028a8:	200000c4 	.word	0x200000c4
 80028ac:	200000c5 	.word	0x200000c5
 80028b0:	200000c6 	.word	0x200000c6
 80028b4:	200000c7 	.word	0x200000c7
 80028b8:	42c80000 	.word	0x42c80000
			}
			else if(myPreset[EQ_preset].fc_L[EQ_band] >= 100){
 80028bc:	4b99      	ldr	r3, [pc, #612]	; (8002b24 <myTask+0x1b64>)
 80028be:	f993 3000 	ldrsb.w	r3, [r3]
 80028c2:	461a      	mov	r2, r3
 80028c4:	4b98      	ldr	r3, [pc, #608]	; (8002b28 <myTask+0x1b68>)
 80028c6:	f993 3000 	ldrsb.w	r3, [r3]
 80028ca:	4618      	mov	r0, r3
 80028cc:	4997      	ldr	r1, [pc, #604]	; (8002b2c <myTask+0x1b6c>)
 80028ce:	4613      	mov	r3, r2
 80028d0:	005b      	lsls	r3, r3, #1
 80028d2:	4413      	add	r3, r2
 80028d4:	00db      	lsls	r3, r3, #3
 80028d6:	1a9b      	subs	r3, r3, r2
 80028d8:	4403      	add	r3, r0
 80028da:	3310      	adds	r3, #16
 80028dc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80028e0:	2b63      	cmp	r3, #99	; 0x63
 80028e2:	d930      	bls.n	8002946 <myTask+0x1986>
				myPreset[EQ_preset].fc_L[EQ_band] += 10.0000000f;
 80028e4:	4b8f      	ldr	r3, [pc, #572]	; (8002b24 <myTask+0x1b64>)
 80028e6:	f993 3000 	ldrsb.w	r3, [r3]
 80028ea:	461a      	mov	r2, r3
 80028ec:	4b8e      	ldr	r3, [pc, #568]	; (8002b28 <myTask+0x1b68>)
 80028ee:	f993 3000 	ldrsb.w	r3, [r3]
 80028f2:	4618      	mov	r0, r3
 80028f4:	498d      	ldr	r1, [pc, #564]	; (8002b2c <myTask+0x1b6c>)
 80028f6:	4613      	mov	r3, r2
 80028f8:	005b      	lsls	r3, r3, #1
 80028fa:	4413      	add	r3, r2
 80028fc:	00db      	lsls	r3, r3, #3
 80028fe:	1a9b      	subs	r3, r3, r2
 8002900:	4403      	add	r3, r0
 8002902:	3310      	adds	r3, #16
 8002904:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002908:	ee07 3a90 	vmov	s15, r3
 800290c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002910:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002914:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002918:	4b82      	ldr	r3, [pc, #520]	; (8002b24 <myTask+0x1b64>)
 800291a:	f993 3000 	ldrsb.w	r3, [r3]
 800291e:	461a      	mov	r2, r3
 8002920:	4b81      	ldr	r3, [pc, #516]	; (8002b28 <myTask+0x1b68>)
 8002922:	f993 3000 	ldrsb.w	r3, [r3]
 8002926:	4618      	mov	r0, r3
 8002928:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800292c:	ee17 4a90 	vmov	r4, s15
 8002930:	497e      	ldr	r1, [pc, #504]	; (8002b2c <myTask+0x1b6c>)
 8002932:	4613      	mov	r3, r2
 8002934:	005b      	lsls	r3, r3, #1
 8002936:	4413      	add	r3, r2
 8002938:	00db      	lsls	r3, r3, #3
 800293a:	1a9b      	subs	r3, r3, r2
 800293c:	4403      	add	r3, r0
 800293e:	3310      	adds	r3, #16
 8002940:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
 8002944:	e02f      	b.n	80029a6 <myTask+0x19e6>
			}
			else{
				myPreset[EQ_preset].fc_L[EQ_band] += 1.0000000f;
 8002946:	4b77      	ldr	r3, [pc, #476]	; (8002b24 <myTask+0x1b64>)
 8002948:	f993 3000 	ldrsb.w	r3, [r3]
 800294c:	461a      	mov	r2, r3
 800294e:	4b76      	ldr	r3, [pc, #472]	; (8002b28 <myTask+0x1b68>)
 8002950:	f993 3000 	ldrsb.w	r3, [r3]
 8002954:	4618      	mov	r0, r3
 8002956:	4975      	ldr	r1, [pc, #468]	; (8002b2c <myTask+0x1b6c>)
 8002958:	4613      	mov	r3, r2
 800295a:	005b      	lsls	r3, r3, #1
 800295c:	4413      	add	r3, r2
 800295e:	00db      	lsls	r3, r3, #3
 8002960:	1a9b      	subs	r3, r3, r2
 8002962:	4403      	add	r3, r0
 8002964:	3310      	adds	r3, #16
 8002966:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800296a:	ee07 3a90 	vmov	s15, r3
 800296e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002972:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002976:	ee77 7a87 	vadd.f32	s15, s15, s14
 800297a:	4b6a      	ldr	r3, [pc, #424]	; (8002b24 <myTask+0x1b64>)
 800297c:	f993 3000 	ldrsb.w	r3, [r3]
 8002980:	461a      	mov	r2, r3
 8002982:	4b69      	ldr	r3, [pc, #420]	; (8002b28 <myTask+0x1b68>)
 8002984:	f993 3000 	ldrsb.w	r3, [r3]
 8002988:	4618      	mov	r0, r3
 800298a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800298e:	ee17 4a90 	vmov	r4, s15
 8002992:	4966      	ldr	r1, [pc, #408]	; (8002b2c <myTask+0x1b6c>)
 8002994:	4613      	mov	r3, r2
 8002996:	005b      	lsls	r3, r3, #1
 8002998:	4413      	add	r3, r2
 800299a:	00db      	lsls	r3, r3, #3
 800299c:	1a9b      	subs	r3, r3, r2
 800299e:	4403      	add	r3, r0
 80029a0:	3310      	adds	r3, #16
 80029a2:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
			}

			if(myPreset[EQ_preset].fc_L[EQ_band] > 16000){
 80029a6:	4b5f      	ldr	r3, [pc, #380]	; (8002b24 <myTask+0x1b64>)
 80029a8:	f993 3000 	ldrsb.w	r3, [r3]
 80029ac:	461a      	mov	r2, r3
 80029ae:	4b5e      	ldr	r3, [pc, #376]	; (8002b28 <myTask+0x1b68>)
 80029b0:	f993 3000 	ldrsb.w	r3, [r3]
 80029b4:	4618      	mov	r0, r3
 80029b6:	495d      	ldr	r1, [pc, #372]	; (8002b2c <myTask+0x1b6c>)
 80029b8:	4613      	mov	r3, r2
 80029ba:	005b      	lsls	r3, r3, #1
 80029bc:	4413      	add	r3, r2
 80029be:	00db      	lsls	r3, r3, #3
 80029c0:	1a9b      	subs	r3, r3, r2
 80029c2:	4403      	add	r3, r0
 80029c4:	3310      	adds	r3, #16
 80029c6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80029ca:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 80029ce:	d912      	bls.n	80029f6 <myTask+0x1a36>
				myPreset[EQ_preset].fc_L[EQ_band] = 50;
 80029d0:	4b54      	ldr	r3, [pc, #336]	; (8002b24 <myTask+0x1b64>)
 80029d2:	f993 3000 	ldrsb.w	r3, [r3]
 80029d6:	461a      	mov	r2, r3
 80029d8:	4b53      	ldr	r3, [pc, #332]	; (8002b28 <myTask+0x1b68>)
 80029da:	f993 3000 	ldrsb.w	r3, [r3]
 80029de:	4618      	mov	r0, r3
 80029e0:	4952      	ldr	r1, [pc, #328]	; (8002b2c <myTask+0x1b6c>)
 80029e2:	4613      	mov	r3, r2
 80029e4:	005b      	lsls	r3, r3, #1
 80029e6:	4413      	add	r3, r2
 80029e8:	00db      	lsls	r3, r3, #3
 80029ea:	1a9b      	subs	r3, r3, r2
 80029ec:	4403      	add	r3, r0
 80029ee:	3310      	adds	r3, #16
 80029f0:	2232      	movs	r2, #50	; 0x32
 80029f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			}

			state_home = display_setting;
 80029f6:	4b4e      	ldr	r3, [pc, #312]	; (8002b30 <myTask+0x1b70>)
 80029f8:	2206      	movs	r2, #6
 80029fa:	701a      	strb	r2, [r3, #0]
			last_state = l_fc;
 80029fc:	4b4d      	ldr	r3, [pc, #308]	; (8002b34 <myTask+0x1b74>)
 80029fe:	220a      	movs	r2, #10
 8002a00:	701a      	strb	r2, [r3, #0]
		}
		if(encoderCCW()){
 8002a02:	f002 f8eb 	bl	8004bdc <encoderCCW>
 8002a06:	4603      	mov	r3, r0
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	f000 80f5 	beq.w	8002bf8 <myTask+0x1c38>
			if(myPreset[EQ_preset].fc_L[EQ_band] >= 1000){
 8002a0e:	4b45      	ldr	r3, [pc, #276]	; (8002b24 <myTask+0x1b64>)
 8002a10:	f993 3000 	ldrsb.w	r3, [r3]
 8002a14:	461a      	mov	r2, r3
 8002a16:	4b44      	ldr	r3, [pc, #272]	; (8002b28 <myTask+0x1b68>)
 8002a18:	f993 3000 	ldrsb.w	r3, [r3]
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	4943      	ldr	r1, [pc, #268]	; (8002b2c <myTask+0x1b6c>)
 8002a20:	4613      	mov	r3, r2
 8002a22:	005b      	lsls	r3, r3, #1
 8002a24:	4413      	add	r3, r2
 8002a26:	00db      	lsls	r3, r3, #3
 8002a28:	1a9b      	subs	r3, r3, r2
 8002a2a:	4403      	add	r3, r0
 8002a2c:	3310      	adds	r3, #16
 8002a2e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002a32:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002a36:	d330      	bcc.n	8002a9a <myTask+0x1ada>
				myPreset[EQ_preset].fc_L[EQ_band] -= 100.0000000f;
 8002a38:	4b3a      	ldr	r3, [pc, #232]	; (8002b24 <myTask+0x1b64>)
 8002a3a:	f993 3000 	ldrsb.w	r3, [r3]
 8002a3e:	461a      	mov	r2, r3
 8002a40:	4b39      	ldr	r3, [pc, #228]	; (8002b28 <myTask+0x1b68>)
 8002a42:	f993 3000 	ldrsb.w	r3, [r3]
 8002a46:	4618      	mov	r0, r3
 8002a48:	4938      	ldr	r1, [pc, #224]	; (8002b2c <myTask+0x1b6c>)
 8002a4a:	4613      	mov	r3, r2
 8002a4c:	005b      	lsls	r3, r3, #1
 8002a4e:	4413      	add	r3, r2
 8002a50:	00db      	lsls	r3, r3, #3
 8002a52:	1a9b      	subs	r3, r3, r2
 8002a54:	4403      	add	r3, r0
 8002a56:	3310      	adds	r3, #16
 8002a58:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002a5c:	ee07 3a90 	vmov	s15, r3
 8002a60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a64:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8002b38 <myTask+0x1b78>
 8002a68:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002a6c:	4b2d      	ldr	r3, [pc, #180]	; (8002b24 <myTask+0x1b64>)
 8002a6e:	f993 3000 	ldrsb.w	r3, [r3]
 8002a72:	461a      	mov	r2, r3
 8002a74:	4b2c      	ldr	r3, [pc, #176]	; (8002b28 <myTask+0x1b68>)
 8002a76:	f993 3000 	ldrsb.w	r3, [r3]
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a80:	ee17 4a90 	vmov	r4, s15
 8002a84:	4929      	ldr	r1, [pc, #164]	; (8002b2c <myTask+0x1b6c>)
 8002a86:	4613      	mov	r3, r2
 8002a88:	005b      	lsls	r3, r3, #1
 8002a8a:	4413      	add	r3, r2
 8002a8c:	00db      	lsls	r3, r3, #3
 8002a8e:	1a9b      	subs	r3, r3, r2
 8002a90:	4403      	add	r3, r0
 8002a92:	3310      	adds	r3, #16
 8002a94:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
 8002a98:	e080      	b.n	8002b9c <myTask+0x1bdc>
			}
			else if(myPreset[EQ_preset].fc_L[EQ_band] >= 100){
 8002a9a:	4b22      	ldr	r3, [pc, #136]	; (8002b24 <myTask+0x1b64>)
 8002a9c:	f993 3000 	ldrsb.w	r3, [r3]
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	4b21      	ldr	r3, [pc, #132]	; (8002b28 <myTask+0x1b68>)
 8002aa4:	f993 3000 	ldrsb.w	r3, [r3]
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	4920      	ldr	r1, [pc, #128]	; (8002b2c <myTask+0x1b6c>)
 8002aac:	4613      	mov	r3, r2
 8002aae:	005b      	lsls	r3, r3, #1
 8002ab0:	4413      	add	r3, r2
 8002ab2:	00db      	lsls	r3, r3, #3
 8002ab4:	1a9b      	subs	r3, r3, r2
 8002ab6:	4403      	add	r3, r0
 8002ab8:	3310      	adds	r3, #16
 8002aba:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002abe:	2b63      	cmp	r3, #99	; 0x63
 8002ac0:	d93c      	bls.n	8002b3c <myTask+0x1b7c>
				myPreset[EQ_preset].fc_L[EQ_band] -= 10.0000000f;
 8002ac2:	4b18      	ldr	r3, [pc, #96]	; (8002b24 <myTask+0x1b64>)
 8002ac4:	f993 3000 	ldrsb.w	r3, [r3]
 8002ac8:	461a      	mov	r2, r3
 8002aca:	4b17      	ldr	r3, [pc, #92]	; (8002b28 <myTask+0x1b68>)
 8002acc:	f993 3000 	ldrsb.w	r3, [r3]
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	4916      	ldr	r1, [pc, #88]	; (8002b2c <myTask+0x1b6c>)
 8002ad4:	4613      	mov	r3, r2
 8002ad6:	005b      	lsls	r3, r3, #1
 8002ad8:	4413      	add	r3, r2
 8002ada:	00db      	lsls	r3, r3, #3
 8002adc:	1a9b      	subs	r3, r3, r2
 8002ade:	4403      	add	r3, r0
 8002ae0:	3310      	adds	r3, #16
 8002ae2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002ae6:	ee07 3a90 	vmov	s15, r3
 8002aea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002aee:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002af2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002af6:	4b0b      	ldr	r3, [pc, #44]	; (8002b24 <myTask+0x1b64>)
 8002af8:	f993 3000 	ldrsb.w	r3, [r3]
 8002afc:	461a      	mov	r2, r3
 8002afe:	4b0a      	ldr	r3, [pc, #40]	; (8002b28 <myTask+0x1b68>)
 8002b00:	f993 3000 	ldrsb.w	r3, [r3]
 8002b04:	4618      	mov	r0, r3
 8002b06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b0a:	ee17 4a90 	vmov	r4, s15
 8002b0e:	4907      	ldr	r1, [pc, #28]	; (8002b2c <myTask+0x1b6c>)
 8002b10:	4613      	mov	r3, r2
 8002b12:	005b      	lsls	r3, r3, #1
 8002b14:	4413      	add	r3, r2
 8002b16:	00db      	lsls	r3, r3, #3
 8002b18:	1a9b      	subs	r3, r3, r2
 8002b1a:	4403      	add	r3, r0
 8002b1c:	3310      	adds	r3, #16
 8002b1e:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
 8002b22:	e03b      	b.n	8002b9c <myTask+0x1bdc>
 8002b24:	2000053c 	.word	0x2000053c
 8002b28:	20000b94 	.word	0x20000b94
 8002b2c:	200007f0 	.word	0x200007f0
 8002b30:	200004dc 	.word	0x200004dc
 8002b34:	20000016 	.word	0x20000016
 8002b38:	42c80000 	.word	0x42c80000
			}
			else{
				myPreset[EQ_preset].fc_L[EQ_band] -= 1.0000000f;
 8002b3c:	4ba5      	ldr	r3, [pc, #660]	; (8002dd4 <myTask+0x1e14>)
 8002b3e:	f993 3000 	ldrsb.w	r3, [r3]
 8002b42:	461a      	mov	r2, r3
 8002b44:	4ba4      	ldr	r3, [pc, #656]	; (8002dd8 <myTask+0x1e18>)
 8002b46:	f993 3000 	ldrsb.w	r3, [r3]
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	49a3      	ldr	r1, [pc, #652]	; (8002ddc <myTask+0x1e1c>)
 8002b4e:	4613      	mov	r3, r2
 8002b50:	005b      	lsls	r3, r3, #1
 8002b52:	4413      	add	r3, r2
 8002b54:	00db      	lsls	r3, r3, #3
 8002b56:	1a9b      	subs	r3, r3, r2
 8002b58:	4403      	add	r3, r0
 8002b5a:	3310      	adds	r3, #16
 8002b5c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002b60:	ee07 3a90 	vmov	s15, r3
 8002b64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b68:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002b6c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002b70:	4b98      	ldr	r3, [pc, #608]	; (8002dd4 <myTask+0x1e14>)
 8002b72:	f993 3000 	ldrsb.w	r3, [r3]
 8002b76:	461a      	mov	r2, r3
 8002b78:	4b97      	ldr	r3, [pc, #604]	; (8002dd8 <myTask+0x1e18>)
 8002b7a:	f993 3000 	ldrsb.w	r3, [r3]
 8002b7e:	4618      	mov	r0, r3
 8002b80:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b84:	ee17 4a90 	vmov	r4, s15
 8002b88:	4994      	ldr	r1, [pc, #592]	; (8002ddc <myTask+0x1e1c>)
 8002b8a:	4613      	mov	r3, r2
 8002b8c:	005b      	lsls	r3, r3, #1
 8002b8e:	4413      	add	r3, r2
 8002b90:	00db      	lsls	r3, r3, #3
 8002b92:	1a9b      	subs	r3, r3, r2
 8002b94:	4403      	add	r3, r0
 8002b96:	3310      	adds	r3, #16
 8002b98:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
			}

			if(myPreset[EQ_preset].fc_L[EQ_band] < 50){
 8002b9c:	4b8d      	ldr	r3, [pc, #564]	; (8002dd4 <myTask+0x1e14>)
 8002b9e:	f993 3000 	ldrsb.w	r3, [r3]
 8002ba2:	461a      	mov	r2, r3
 8002ba4:	4b8c      	ldr	r3, [pc, #560]	; (8002dd8 <myTask+0x1e18>)
 8002ba6:	f993 3000 	ldrsb.w	r3, [r3]
 8002baa:	4618      	mov	r0, r3
 8002bac:	498b      	ldr	r1, [pc, #556]	; (8002ddc <myTask+0x1e1c>)
 8002bae:	4613      	mov	r3, r2
 8002bb0:	005b      	lsls	r3, r3, #1
 8002bb2:	4413      	add	r3, r2
 8002bb4:	00db      	lsls	r3, r3, #3
 8002bb6:	1a9b      	subs	r3, r3, r2
 8002bb8:	4403      	add	r3, r0
 8002bba:	3310      	adds	r3, #16
 8002bbc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002bc0:	2b31      	cmp	r3, #49	; 0x31
 8002bc2:	d813      	bhi.n	8002bec <myTask+0x1c2c>
				myPreset[EQ_preset].fc_L[EQ_band] = 16000;
 8002bc4:	4b83      	ldr	r3, [pc, #524]	; (8002dd4 <myTask+0x1e14>)
 8002bc6:	f993 3000 	ldrsb.w	r3, [r3]
 8002bca:	461a      	mov	r2, r3
 8002bcc:	4b82      	ldr	r3, [pc, #520]	; (8002dd8 <myTask+0x1e18>)
 8002bce:	f993 3000 	ldrsb.w	r3, [r3]
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	4981      	ldr	r1, [pc, #516]	; (8002ddc <myTask+0x1e1c>)
 8002bd6:	4613      	mov	r3, r2
 8002bd8:	005b      	lsls	r3, r3, #1
 8002bda:	4413      	add	r3, r2
 8002bdc:	00db      	lsls	r3, r3, #3
 8002bde:	1a9b      	subs	r3, r3, r2
 8002be0:	4403      	add	r3, r0
 8002be2:	3310      	adds	r3, #16
 8002be4:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8002be8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			}
			state_home = display_setting;
 8002bec:	4b7c      	ldr	r3, [pc, #496]	; (8002de0 <myTask+0x1e20>)
 8002bee:	2206      	movs	r2, #6
 8002bf0:	701a      	strb	r2, [r3, #0]
			last_state = l_fc;
 8002bf2:	4b7c      	ldr	r3, [pc, #496]	; (8002de4 <myTask+0x1e24>)
 8002bf4:	220a      	movs	r2, #10
 8002bf6:	701a      	strb	r2, [r3, #0]
		}
		if(switchUp()){
 8002bf8:	f002 f824 	bl	8004c44 <switchUp>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d01c      	beq.n	8002c3c <myTask+0x1c7c>
			band_selected = 0;
 8002c02:	4b79      	ldr	r3, [pc, #484]	; (8002de8 <myTask+0x1e28>)
 8002c04:	2200      	movs	r2, #0
 8002c06:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 1;
 8002c08:	4b78      	ldr	r3, [pc, #480]	; (8002dec <myTask+0x1e2c>)
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 8002c0e:	4b78      	ldr	r3, [pc, #480]	; (8002df0 <myTask+0x1e30>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 8002c14:	4b77      	ldr	r3, [pc, #476]	; (8002df4 <myTask+0x1e34>)
 8002c16:	2200      	movs	r2, #0
 8002c18:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 8002c1a:	4b77      	ldr	r3, [pc, #476]	; (8002df8 <myTask+0x1e38>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 8002c20:	4b76      	ldr	r3, [pc, #472]	; (8002dfc <myTask+0x1e3c>)
 8002c22:	2200      	movs	r2, #0
 8002c24:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 8002c26:	4b76      	ldr	r3, [pc, #472]	; (8002e00 <myTask+0x1e40>)
 8002c28:	2200      	movs	r2, #0
 8002c2a:	701a      	strb	r2, [r3, #0]

			state_home = display_setting;
 8002c2c:	4b6c      	ldr	r3, [pc, #432]	; (8002de0 <myTask+0x1e20>)
 8002c2e:	2206      	movs	r2, #6
 8002c30:	701a      	strb	r2, [r3, #0]
			last_state = l_gain;
 8002c32:	4b6c      	ldr	r3, [pc, #432]	; (8002de4 <myTask+0x1e24>)
 8002c34:	2208      	movs	r2, #8
 8002c36:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;

			state_home = display_setting;
			last_state = r_fc;
		}
		break;
 8002c38:	f000 bcdc 	b.w	80035f4 <myTask+0x2634>
		else if(switchDown()){
 8002c3c:	f002 f82e 	bl	8004c9c <switchDown>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d01c      	beq.n	8002c80 <myTask+0x1cc0>
			band_selected = 0;
 8002c46:	4b68      	ldr	r3, [pc, #416]	; (8002de8 <myTask+0x1e28>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 8002c4c:	4b67      	ldr	r3, [pc, #412]	; (8002dec <myTask+0x1e2c>)
 8002c4e:	2200      	movs	r2, #0
 8002c50:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 8002c52:	4b67      	ldr	r3, [pc, #412]	; (8002df0 <myTask+0x1e30>)
 8002c54:	2200      	movs	r2, #0
 8002c56:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 8002c58:	4b66      	ldr	r3, [pc, #408]	; (8002df4 <myTask+0x1e34>)
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 8002c5e:	4b66      	ldr	r3, [pc, #408]	; (8002df8 <myTask+0x1e38>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 1;
 8002c64:	4b65      	ldr	r3, [pc, #404]	; (8002dfc <myTask+0x1e3c>)
 8002c66:	2201      	movs	r2, #1
 8002c68:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 8002c6a:	4b65      	ldr	r3, [pc, #404]	; (8002e00 <myTask+0x1e40>)
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	701a      	strb	r2, [r3, #0]
			state_home = display_setting;
 8002c70:	4b5b      	ldr	r3, [pc, #364]	; (8002de0 <myTask+0x1e20>)
 8002c72:	2206      	movs	r2, #6
 8002c74:	701a      	strb	r2, [r3, #0]
			last_state = l_bw;
 8002c76:	4b5b      	ldr	r3, [pc, #364]	; (8002de4 <myTask+0x1e24>)
 8002c78:	220c      	movs	r2, #12
 8002c7a:	701a      	strb	r2, [r3, #0]
		break;
 8002c7c:	f000 bcba 	b.w	80035f4 <myTask+0x2634>
		else if(switchLeft() || switchRight()){
 8002c80:	f002 f838 	bl	8004cf4 <switchLeft>
 8002c84:	4603      	mov	r3, r0
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d105      	bne.n	8002c96 <myTask+0x1cd6>
 8002c8a:	f002 f85f 	bl	8004d4c <switchRight>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	f000 84af 	beq.w	80035f4 <myTask+0x2634>
			band_selected = 0;
 8002c96:	4b54      	ldr	r3, [pc, #336]	; (8002de8 <myTask+0x1e28>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 8002c9c:	4b53      	ldr	r3, [pc, #332]	; (8002dec <myTask+0x1e2c>)
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 8002ca2:	4b53      	ldr	r3, [pc, #332]	; (8002df0 <myTask+0x1e30>)
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 8002ca8:	4b52      	ldr	r3, [pc, #328]	; (8002df4 <myTask+0x1e34>)
 8002caa:	2200      	movs	r2, #0
 8002cac:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 1;
 8002cae:	4b52      	ldr	r3, [pc, #328]	; (8002df8 <myTask+0x1e38>)
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 8002cb4:	4b51      	ldr	r3, [pc, #324]	; (8002dfc <myTask+0x1e3c>)
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 8002cba:	4b51      	ldr	r3, [pc, #324]	; (8002e00 <myTask+0x1e40>)
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	701a      	strb	r2, [r3, #0]
			state_home = display_setting;
 8002cc0:	4b47      	ldr	r3, [pc, #284]	; (8002de0 <myTask+0x1e20>)
 8002cc2:	2206      	movs	r2, #6
 8002cc4:	701a      	strb	r2, [r3, #0]
			last_state = r_fc;
 8002cc6:	4b47      	ldr	r3, [pc, #284]	; (8002de4 <myTask+0x1e24>)
 8002cc8:	220b      	movs	r2, #11
 8002cca:	701a      	strb	r2, [r3, #0]
		break;
 8002ccc:	f000 bc92 	b.w	80035f4 <myTask+0x2634>

	case r_fc:
		if(encoderCW()){
 8002cd0:	f001 ff50 	bl	8004b74 <encoderCW>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	f000 80ea 	beq.w	8002eb0 <myTask+0x1ef0>
			if(myPreset[EQ_preset].fc_R[EQ_band] >= 1000){
 8002cdc:	4b3d      	ldr	r3, [pc, #244]	; (8002dd4 <myTask+0x1e14>)
 8002cde:	f993 3000 	ldrsb.w	r3, [r3]
 8002ce2:	461a      	mov	r2, r3
 8002ce4:	4b3c      	ldr	r3, [pc, #240]	; (8002dd8 <myTask+0x1e18>)
 8002ce6:	f993 3000 	ldrsb.w	r3, [r3]
 8002cea:	4618      	mov	r0, r3
 8002cec:	493b      	ldr	r1, [pc, #236]	; (8002ddc <myTask+0x1e1c>)
 8002cee:	4613      	mov	r3, r2
 8002cf0:	005b      	lsls	r3, r3, #1
 8002cf2:	4413      	add	r3, r2
 8002cf4:	00db      	lsls	r3, r3, #3
 8002cf6:	1a9b      	subs	r3, r3, r2
 8002cf8:	4403      	add	r3, r0
 8002cfa:	330a      	adds	r3, #10
 8002cfc:	009b      	lsls	r3, r3, #2
 8002cfe:	440b      	add	r3, r1
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002d06:	d327      	bcc.n	8002d58 <myTask+0x1d98>
				myPreset[EQ_preset].fc_R[EQ_band] += 100;
 8002d08:	4b32      	ldr	r3, [pc, #200]	; (8002dd4 <myTask+0x1e14>)
 8002d0a:	f993 3000 	ldrsb.w	r3, [r3]
 8002d0e:	461a      	mov	r2, r3
 8002d10:	4b31      	ldr	r3, [pc, #196]	; (8002dd8 <myTask+0x1e18>)
 8002d12:	f993 3000 	ldrsb.w	r3, [r3]
 8002d16:	4618      	mov	r0, r3
 8002d18:	4930      	ldr	r1, [pc, #192]	; (8002ddc <myTask+0x1e1c>)
 8002d1a:	4613      	mov	r3, r2
 8002d1c:	005b      	lsls	r3, r3, #1
 8002d1e:	4413      	add	r3, r2
 8002d20:	00db      	lsls	r3, r3, #3
 8002d22:	1a9b      	subs	r3, r3, r2
 8002d24:	4403      	add	r3, r0
 8002d26:	330a      	adds	r3, #10
 8002d28:	009b      	lsls	r3, r3, #2
 8002d2a:	440b      	add	r3, r1
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	4a29      	ldr	r2, [pc, #164]	; (8002dd4 <myTask+0x1e14>)
 8002d30:	f992 2000 	ldrsb.w	r2, [r2]
 8002d34:	4928      	ldr	r1, [pc, #160]	; (8002dd8 <myTask+0x1e18>)
 8002d36:	f991 1000 	ldrsb.w	r1, [r1]
 8002d3a:	460c      	mov	r4, r1
 8002d3c:	f103 0164 	add.w	r1, r3, #100	; 0x64
 8002d40:	4826      	ldr	r0, [pc, #152]	; (8002ddc <myTask+0x1e1c>)
 8002d42:	4613      	mov	r3, r2
 8002d44:	005b      	lsls	r3, r3, #1
 8002d46:	4413      	add	r3, r2
 8002d48:	00db      	lsls	r3, r3, #3
 8002d4a:	1a9b      	subs	r3, r3, r2
 8002d4c:	4423      	add	r3, r4
 8002d4e:	330a      	adds	r3, #10
 8002d50:	009b      	lsls	r3, r3, #2
 8002d52:	4403      	add	r3, r0
 8002d54:	6059      	str	r1, [r3, #4]
 8002d56:	e07b      	b.n	8002e50 <myTask+0x1e90>
			}
			else if(myPreset[EQ_preset].fc_R[EQ_band] >= 100){
 8002d58:	4b1e      	ldr	r3, [pc, #120]	; (8002dd4 <myTask+0x1e14>)
 8002d5a:	f993 3000 	ldrsb.w	r3, [r3]
 8002d5e:	461a      	mov	r2, r3
 8002d60:	4b1d      	ldr	r3, [pc, #116]	; (8002dd8 <myTask+0x1e18>)
 8002d62:	f993 3000 	ldrsb.w	r3, [r3]
 8002d66:	4618      	mov	r0, r3
 8002d68:	491c      	ldr	r1, [pc, #112]	; (8002ddc <myTask+0x1e1c>)
 8002d6a:	4613      	mov	r3, r2
 8002d6c:	005b      	lsls	r3, r3, #1
 8002d6e:	4413      	add	r3, r2
 8002d70:	00db      	lsls	r3, r3, #3
 8002d72:	1a9b      	subs	r3, r3, r2
 8002d74:	4403      	add	r3, r0
 8002d76:	330a      	adds	r3, #10
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	440b      	add	r3, r1
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	2b63      	cmp	r3, #99	; 0x63
 8002d80:	d940      	bls.n	8002e04 <myTask+0x1e44>
				myPreset[EQ_preset].fc_R[EQ_band] += 10;
 8002d82:	4b14      	ldr	r3, [pc, #80]	; (8002dd4 <myTask+0x1e14>)
 8002d84:	f993 3000 	ldrsb.w	r3, [r3]
 8002d88:	461a      	mov	r2, r3
 8002d8a:	4b13      	ldr	r3, [pc, #76]	; (8002dd8 <myTask+0x1e18>)
 8002d8c:	f993 3000 	ldrsb.w	r3, [r3]
 8002d90:	4618      	mov	r0, r3
 8002d92:	4912      	ldr	r1, [pc, #72]	; (8002ddc <myTask+0x1e1c>)
 8002d94:	4613      	mov	r3, r2
 8002d96:	005b      	lsls	r3, r3, #1
 8002d98:	4413      	add	r3, r2
 8002d9a:	00db      	lsls	r3, r3, #3
 8002d9c:	1a9b      	subs	r3, r3, r2
 8002d9e:	4403      	add	r3, r0
 8002da0:	330a      	adds	r3, #10
 8002da2:	009b      	lsls	r3, r3, #2
 8002da4:	440b      	add	r3, r1
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	4a0a      	ldr	r2, [pc, #40]	; (8002dd4 <myTask+0x1e14>)
 8002daa:	f992 2000 	ldrsb.w	r2, [r2]
 8002dae:	490a      	ldr	r1, [pc, #40]	; (8002dd8 <myTask+0x1e18>)
 8002db0:	f991 1000 	ldrsb.w	r1, [r1]
 8002db4:	460c      	mov	r4, r1
 8002db6:	f103 010a 	add.w	r1, r3, #10
 8002dba:	4808      	ldr	r0, [pc, #32]	; (8002ddc <myTask+0x1e1c>)
 8002dbc:	4613      	mov	r3, r2
 8002dbe:	005b      	lsls	r3, r3, #1
 8002dc0:	4413      	add	r3, r2
 8002dc2:	00db      	lsls	r3, r3, #3
 8002dc4:	1a9b      	subs	r3, r3, r2
 8002dc6:	4423      	add	r3, r4
 8002dc8:	330a      	adds	r3, #10
 8002dca:	009b      	lsls	r3, r3, #2
 8002dcc:	4403      	add	r3, r0
 8002dce:	6059      	str	r1, [r3, #4]
 8002dd0:	e03e      	b.n	8002e50 <myTask+0x1e90>
 8002dd2:	bf00      	nop
 8002dd4:	2000053c 	.word	0x2000053c
 8002dd8:	20000b94 	.word	0x20000b94
 8002ddc:	200007f0 	.word	0x200007f0
 8002de0:	200004dc 	.word	0x200004dc
 8002de4:	20000016 	.word	0x20000016
 8002de8:	20000017 	.word	0x20000017
 8002dec:	200000c2 	.word	0x200000c2
 8002df0:	200000c3 	.word	0x200000c3
 8002df4:	200000c4 	.word	0x200000c4
 8002df8:	200000c5 	.word	0x200000c5
 8002dfc:	200000c6 	.word	0x200000c6
 8002e00:	200000c7 	.word	0x200000c7
			}
			else{
				myPreset[EQ_preset].fc_R[EQ_band] += 1;
 8002e04:	4bca      	ldr	r3, [pc, #808]	; (8003130 <myTask+0x2170>)
 8002e06:	f993 3000 	ldrsb.w	r3, [r3]
 8002e0a:	461a      	mov	r2, r3
 8002e0c:	4bc9      	ldr	r3, [pc, #804]	; (8003134 <myTask+0x2174>)
 8002e0e:	f993 3000 	ldrsb.w	r3, [r3]
 8002e12:	4618      	mov	r0, r3
 8002e14:	49c8      	ldr	r1, [pc, #800]	; (8003138 <myTask+0x2178>)
 8002e16:	4613      	mov	r3, r2
 8002e18:	005b      	lsls	r3, r3, #1
 8002e1a:	4413      	add	r3, r2
 8002e1c:	00db      	lsls	r3, r3, #3
 8002e1e:	1a9b      	subs	r3, r3, r2
 8002e20:	4403      	add	r3, r0
 8002e22:	330a      	adds	r3, #10
 8002e24:	009b      	lsls	r3, r3, #2
 8002e26:	440b      	add	r3, r1
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	4ac1      	ldr	r2, [pc, #772]	; (8003130 <myTask+0x2170>)
 8002e2c:	f992 2000 	ldrsb.w	r2, [r2]
 8002e30:	49c0      	ldr	r1, [pc, #768]	; (8003134 <myTask+0x2174>)
 8002e32:	f991 1000 	ldrsb.w	r1, [r1]
 8002e36:	460c      	mov	r4, r1
 8002e38:	1c59      	adds	r1, r3, #1
 8002e3a:	48bf      	ldr	r0, [pc, #764]	; (8003138 <myTask+0x2178>)
 8002e3c:	4613      	mov	r3, r2
 8002e3e:	005b      	lsls	r3, r3, #1
 8002e40:	4413      	add	r3, r2
 8002e42:	00db      	lsls	r3, r3, #3
 8002e44:	1a9b      	subs	r3, r3, r2
 8002e46:	4423      	add	r3, r4
 8002e48:	330a      	adds	r3, #10
 8002e4a:	009b      	lsls	r3, r3, #2
 8002e4c:	4403      	add	r3, r0
 8002e4e:	6059      	str	r1, [r3, #4]
			}

			if(myPreset[EQ_preset].fc_R[EQ_band] > 16000){
 8002e50:	4bb7      	ldr	r3, [pc, #732]	; (8003130 <myTask+0x2170>)
 8002e52:	f993 3000 	ldrsb.w	r3, [r3]
 8002e56:	461a      	mov	r2, r3
 8002e58:	4bb6      	ldr	r3, [pc, #728]	; (8003134 <myTask+0x2174>)
 8002e5a:	f993 3000 	ldrsb.w	r3, [r3]
 8002e5e:	4618      	mov	r0, r3
 8002e60:	49b5      	ldr	r1, [pc, #724]	; (8003138 <myTask+0x2178>)
 8002e62:	4613      	mov	r3, r2
 8002e64:	005b      	lsls	r3, r3, #1
 8002e66:	4413      	add	r3, r2
 8002e68:	00db      	lsls	r3, r3, #3
 8002e6a:	1a9b      	subs	r3, r3, r2
 8002e6c:	4403      	add	r3, r0
 8002e6e:	330a      	adds	r3, #10
 8002e70:	009b      	lsls	r3, r3, #2
 8002e72:	440b      	add	r3, r1
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8002e7a:	d913      	bls.n	8002ea4 <myTask+0x1ee4>
				myPreset[EQ_preset].fc_R[EQ_band] = 50;
 8002e7c:	4bac      	ldr	r3, [pc, #688]	; (8003130 <myTask+0x2170>)
 8002e7e:	f993 3000 	ldrsb.w	r3, [r3]
 8002e82:	461a      	mov	r2, r3
 8002e84:	4bab      	ldr	r3, [pc, #684]	; (8003134 <myTask+0x2174>)
 8002e86:	f993 3000 	ldrsb.w	r3, [r3]
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	49aa      	ldr	r1, [pc, #680]	; (8003138 <myTask+0x2178>)
 8002e8e:	4613      	mov	r3, r2
 8002e90:	005b      	lsls	r3, r3, #1
 8002e92:	4413      	add	r3, r2
 8002e94:	00db      	lsls	r3, r3, #3
 8002e96:	1a9b      	subs	r3, r3, r2
 8002e98:	4403      	add	r3, r0
 8002e9a:	330a      	adds	r3, #10
 8002e9c:	009b      	lsls	r3, r3, #2
 8002e9e:	440b      	add	r3, r1
 8002ea0:	2232      	movs	r2, #50	; 0x32
 8002ea2:	605a      	str	r2, [r3, #4]
			}

			state_home = display_setting;
 8002ea4:	4ba5      	ldr	r3, [pc, #660]	; (800313c <myTask+0x217c>)
 8002ea6:	2206      	movs	r2, #6
 8002ea8:	701a      	strb	r2, [r3, #0]
			last_state = r_fc;
 8002eaa:	4ba5      	ldr	r3, [pc, #660]	; (8003140 <myTask+0x2180>)
 8002eac:	220b      	movs	r2, #11
 8002eae:	701a      	strb	r2, [r3, #0]
		}
		if(encoderCCW()){
 8002eb0:	f001 fe94 	bl	8004bdc <encoderCCW>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	f000 80d1 	beq.w	800305e <myTask+0x209e>
			if(myPreset[EQ_preset].fc_R[EQ_band] >= 1000){
 8002ebc:	4b9c      	ldr	r3, [pc, #624]	; (8003130 <myTask+0x2170>)
 8002ebe:	f993 3000 	ldrsb.w	r3, [r3]
 8002ec2:	461a      	mov	r2, r3
 8002ec4:	4b9b      	ldr	r3, [pc, #620]	; (8003134 <myTask+0x2174>)
 8002ec6:	f993 3000 	ldrsb.w	r3, [r3]
 8002eca:	4618      	mov	r0, r3
 8002ecc:	499a      	ldr	r1, [pc, #616]	; (8003138 <myTask+0x2178>)
 8002ece:	4613      	mov	r3, r2
 8002ed0:	005b      	lsls	r3, r3, #1
 8002ed2:	4413      	add	r3, r2
 8002ed4:	00db      	lsls	r3, r3, #3
 8002ed6:	1a9b      	subs	r3, r3, r2
 8002ed8:	4403      	add	r3, r0
 8002eda:	330a      	adds	r3, #10
 8002edc:	009b      	lsls	r3, r3, #2
 8002ede:	440b      	add	r3, r1
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002ee6:	d327      	bcc.n	8002f38 <myTask+0x1f78>
				myPreset[EQ_preset].fc_R[EQ_band] -= 100;
 8002ee8:	4b91      	ldr	r3, [pc, #580]	; (8003130 <myTask+0x2170>)
 8002eea:	f993 3000 	ldrsb.w	r3, [r3]
 8002eee:	461a      	mov	r2, r3
 8002ef0:	4b90      	ldr	r3, [pc, #576]	; (8003134 <myTask+0x2174>)
 8002ef2:	f993 3000 	ldrsb.w	r3, [r3]
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	498f      	ldr	r1, [pc, #572]	; (8003138 <myTask+0x2178>)
 8002efa:	4613      	mov	r3, r2
 8002efc:	005b      	lsls	r3, r3, #1
 8002efe:	4413      	add	r3, r2
 8002f00:	00db      	lsls	r3, r3, #3
 8002f02:	1a9b      	subs	r3, r3, r2
 8002f04:	4403      	add	r3, r0
 8002f06:	330a      	adds	r3, #10
 8002f08:	009b      	lsls	r3, r3, #2
 8002f0a:	440b      	add	r3, r1
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	4a88      	ldr	r2, [pc, #544]	; (8003130 <myTask+0x2170>)
 8002f10:	f992 2000 	ldrsb.w	r2, [r2]
 8002f14:	4987      	ldr	r1, [pc, #540]	; (8003134 <myTask+0x2174>)
 8002f16:	f991 1000 	ldrsb.w	r1, [r1]
 8002f1a:	460c      	mov	r4, r1
 8002f1c:	f1a3 0164 	sub.w	r1, r3, #100	; 0x64
 8002f20:	4885      	ldr	r0, [pc, #532]	; (8003138 <myTask+0x2178>)
 8002f22:	4613      	mov	r3, r2
 8002f24:	005b      	lsls	r3, r3, #1
 8002f26:	4413      	add	r3, r2
 8002f28:	00db      	lsls	r3, r3, #3
 8002f2a:	1a9b      	subs	r3, r3, r2
 8002f2c:	4423      	add	r3, r4
 8002f2e:	330a      	adds	r3, #10
 8002f30:	009b      	lsls	r3, r3, #2
 8002f32:	4403      	add	r3, r0
 8002f34:	6059      	str	r1, [r3, #4]
 8002f36:	e062      	b.n	8002ffe <myTask+0x203e>
			}
			else if(myPreset[EQ_preset].fc_R[EQ_band] >= 100){
 8002f38:	4b7d      	ldr	r3, [pc, #500]	; (8003130 <myTask+0x2170>)
 8002f3a:	f993 3000 	ldrsb.w	r3, [r3]
 8002f3e:	461a      	mov	r2, r3
 8002f40:	4b7c      	ldr	r3, [pc, #496]	; (8003134 <myTask+0x2174>)
 8002f42:	f993 3000 	ldrsb.w	r3, [r3]
 8002f46:	4618      	mov	r0, r3
 8002f48:	497b      	ldr	r1, [pc, #492]	; (8003138 <myTask+0x2178>)
 8002f4a:	4613      	mov	r3, r2
 8002f4c:	005b      	lsls	r3, r3, #1
 8002f4e:	4413      	add	r3, r2
 8002f50:	00db      	lsls	r3, r3, #3
 8002f52:	1a9b      	subs	r3, r3, r2
 8002f54:	4403      	add	r3, r0
 8002f56:	330a      	adds	r3, #10
 8002f58:	009b      	lsls	r3, r3, #2
 8002f5a:	440b      	add	r3, r1
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	2b63      	cmp	r3, #99	; 0x63
 8002f60:	d927      	bls.n	8002fb2 <myTask+0x1ff2>
				myPreset[EQ_preset].fc_R[EQ_band] -= 10;
 8002f62:	4b73      	ldr	r3, [pc, #460]	; (8003130 <myTask+0x2170>)
 8002f64:	f993 3000 	ldrsb.w	r3, [r3]
 8002f68:	461a      	mov	r2, r3
 8002f6a:	4b72      	ldr	r3, [pc, #456]	; (8003134 <myTask+0x2174>)
 8002f6c:	f993 3000 	ldrsb.w	r3, [r3]
 8002f70:	4618      	mov	r0, r3
 8002f72:	4971      	ldr	r1, [pc, #452]	; (8003138 <myTask+0x2178>)
 8002f74:	4613      	mov	r3, r2
 8002f76:	005b      	lsls	r3, r3, #1
 8002f78:	4413      	add	r3, r2
 8002f7a:	00db      	lsls	r3, r3, #3
 8002f7c:	1a9b      	subs	r3, r3, r2
 8002f7e:	4403      	add	r3, r0
 8002f80:	330a      	adds	r3, #10
 8002f82:	009b      	lsls	r3, r3, #2
 8002f84:	440b      	add	r3, r1
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	4a69      	ldr	r2, [pc, #420]	; (8003130 <myTask+0x2170>)
 8002f8a:	f992 2000 	ldrsb.w	r2, [r2]
 8002f8e:	4969      	ldr	r1, [pc, #420]	; (8003134 <myTask+0x2174>)
 8002f90:	f991 1000 	ldrsb.w	r1, [r1]
 8002f94:	460c      	mov	r4, r1
 8002f96:	f1a3 010a 	sub.w	r1, r3, #10
 8002f9a:	4867      	ldr	r0, [pc, #412]	; (8003138 <myTask+0x2178>)
 8002f9c:	4613      	mov	r3, r2
 8002f9e:	005b      	lsls	r3, r3, #1
 8002fa0:	4413      	add	r3, r2
 8002fa2:	00db      	lsls	r3, r3, #3
 8002fa4:	1a9b      	subs	r3, r3, r2
 8002fa6:	4423      	add	r3, r4
 8002fa8:	330a      	adds	r3, #10
 8002faa:	009b      	lsls	r3, r3, #2
 8002fac:	4403      	add	r3, r0
 8002fae:	6059      	str	r1, [r3, #4]
 8002fb0:	e025      	b.n	8002ffe <myTask+0x203e>
			}
			else{
				myPreset[EQ_preset].fc_R[EQ_band] -= 1;
 8002fb2:	4b5f      	ldr	r3, [pc, #380]	; (8003130 <myTask+0x2170>)
 8002fb4:	f993 3000 	ldrsb.w	r3, [r3]
 8002fb8:	461a      	mov	r2, r3
 8002fba:	4b5e      	ldr	r3, [pc, #376]	; (8003134 <myTask+0x2174>)
 8002fbc:	f993 3000 	ldrsb.w	r3, [r3]
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	495d      	ldr	r1, [pc, #372]	; (8003138 <myTask+0x2178>)
 8002fc4:	4613      	mov	r3, r2
 8002fc6:	005b      	lsls	r3, r3, #1
 8002fc8:	4413      	add	r3, r2
 8002fca:	00db      	lsls	r3, r3, #3
 8002fcc:	1a9b      	subs	r3, r3, r2
 8002fce:	4403      	add	r3, r0
 8002fd0:	330a      	adds	r3, #10
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	440b      	add	r3, r1
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	4a55      	ldr	r2, [pc, #340]	; (8003130 <myTask+0x2170>)
 8002fda:	f992 2000 	ldrsb.w	r2, [r2]
 8002fde:	4955      	ldr	r1, [pc, #340]	; (8003134 <myTask+0x2174>)
 8002fe0:	f991 1000 	ldrsb.w	r1, [r1]
 8002fe4:	460c      	mov	r4, r1
 8002fe6:	1e59      	subs	r1, r3, #1
 8002fe8:	4853      	ldr	r0, [pc, #332]	; (8003138 <myTask+0x2178>)
 8002fea:	4613      	mov	r3, r2
 8002fec:	005b      	lsls	r3, r3, #1
 8002fee:	4413      	add	r3, r2
 8002ff0:	00db      	lsls	r3, r3, #3
 8002ff2:	1a9b      	subs	r3, r3, r2
 8002ff4:	4423      	add	r3, r4
 8002ff6:	330a      	adds	r3, #10
 8002ff8:	009b      	lsls	r3, r3, #2
 8002ffa:	4403      	add	r3, r0
 8002ffc:	6059      	str	r1, [r3, #4]
			}

			if(myPreset[EQ_preset].fc_R[EQ_band] < 50){
 8002ffe:	4b4c      	ldr	r3, [pc, #304]	; (8003130 <myTask+0x2170>)
 8003000:	f993 3000 	ldrsb.w	r3, [r3]
 8003004:	461a      	mov	r2, r3
 8003006:	4b4b      	ldr	r3, [pc, #300]	; (8003134 <myTask+0x2174>)
 8003008:	f993 3000 	ldrsb.w	r3, [r3]
 800300c:	4618      	mov	r0, r3
 800300e:	494a      	ldr	r1, [pc, #296]	; (8003138 <myTask+0x2178>)
 8003010:	4613      	mov	r3, r2
 8003012:	005b      	lsls	r3, r3, #1
 8003014:	4413      	add	r3, r2
 8003016:	00db      	lsls	r3, r3, #3
 8003018:	1a9b      	subs	r3, r3, r2
 800301a:	4403      	add	r3, r0
 800301c:	330a      	adds	r3, #10
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	440b      	add	r3, r1
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	2b31      	cmp	r3, #49	; 0x31
 8003026:	d814      	bhi.n	8003052 <myTask+0x2092>
				myPreset[EQ_preset].fc_R[EQ_band] = 16000;
 8003028:	4b41      	ldr	r3, [pc, #260]	; (8003130 <myTask+0x2170>)
 800302a:	f993 3000 	ldrsb.w	r3, [r3]
 800302e:	461a      	mov	r2, r3
 8003030:	4b40      	ldr	r3, [pc, #256]	; (8003134 <myTask+0x2174>)
 8003032:	f993 3000 	ldrsb.w	r3, [r3]
 8003036:	4618      	mov	r0, r3
 8003038:	493f      	ldr	r1, [pc, #252]	; (8003138 <myTask+0x2178>)
 800303a:	4613      	mov	r3, r2
 800303c:	005b      	lsls	r3, r3, #1
 800303e:	4413      	add	r3, r2
 8003040:	00db      	lsls	r3, r3, #3
 8003042:	1a9b      	subs	r3, r3, r2
 8003044:	4403      	add	r3, r0
 8003046:	330a      	adds	r3, #10
 8003048:	009b      	lsls	r3, r3, #2
 800304a:	440b      	add	r3, r1
 800304c:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8003050:	605a      	str	r2, [r3, #4]
			}
			state_home = display_setting;
 8003052:	4b3a      	ldr	r3, [pc, #232]	; (800313c <myTask+0x217c>)
 8003054:	2206      	movs	r2, #6
 8003056:	701a      	strb	r2, [r3, #0]
			last_state = r_fc;
 8003058:	4b39      	ldr	r3, [pc, #228]	; (8003140 <myTask+0x2180>)
 800305a:	220b      	movs	r2, #11
 800305c:	701a      	strb	r2, [r3, #0]
		}
		if(switchUp()){
 800305e:	f001 fdf1 	bl	8004c44 <switchUp>
 8003062:	4603      	mov	r3, r0
 8003064:	2b00      	cmp	r3, #0
 8003066:	d01b      	beq.n	80030a0 <myTask+0x20e0>
			band_selected = 0;
 8003068:	4b36      	ldr	r3, [pc, #216]	; (8003144 <myTask+0x2184>)
 800306a:	2200      	movs	r2, #0
 800306c:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 800306e:	4b36      	ldr	r3, [pc, #216]	; (8003148 <myTask+0x2188>)
 8003070:	2200      	movs	r2, #0
 8003072:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 1;
 8003074:	4b35      	ldr	r3, [pc, #212]	; (800314c <myTask+0x218c>)
 8003076:	2201      	movs	r2, #1
 8003078:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 800307a:	4b35      	ldr	r3, [pc, #212]	; (8003150 <myTask+0x2190>)
 800307c:	2200      	movs	r2, #0
 800307e:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 8003080:	4b34      	ldr	r3, [pc, #208]	; (8003154 <myTask+0x2194>)
 8003082:	2200      	movs	r2, #0
 8003084:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 8003086:	4b34      	ldr	r3, [pc, #208]	; (8003158 <myTask+0x2198>)
 8003088:	2200      	movs	r2, #0
 800308a:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 800308c:	4b33      	ldr	r3, [pc, #204]	; (800315c <myTask+0x219c>)
 800308e:	2200      	movs	r2, #0
 8003090:	701a      	strb	r2, [r3, #0]

			state_home = display_setting;
 8003092:	4b2a      	ldr	r3, [pc, #168]	; (800313c <myTask+0x217c>)
 8003094:	2206      	movs	r2, #6
 8003096:	701a      	strb	r2, [r3, #0]
			last_state = r_gain;
 8003098:	4b29      	ldr	r3, [pc, #164]	; (8003140 <myTask+0x2180>)
 800309a:	2209      	movs	r2, #9
 800309c:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;

			state_home = display_setting;
			last_state = l_fc;
		}
		break;
 800309e:	e2ab      	b.n	80035f8 <myTask+0x2638>
		else if(switchDown()){
 80030a0:	f001 fdfc 	bl	8004c9c <switchDown>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d01b      	beq.n	80030e2 <myTask+0x2122>
			band_selected = 0;
 80030aa:	4b26      	ldr	r3, [pc, #152]	; (8003144 <myTask+0x2184>)
 80030ac:	2200      	movs	r2, #0
 80030ae:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 80030b0:	4b25      	ldr	r3, [pc, #148]	; (8003148 <myTask+0x2188>)
 80030b2:	2200      	movs	r2, #0
 80030b4:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 80030b6:	4b25      	ldr	r3, [pc, #148]	; (800314c <myTask+0x218c>)
 80030b8:	2200      	movs	r2, #0
 80030ba:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 80030bc:	4b24      	ldr	r3, [pc, #144]	; (8003150 <myTask+0x2190>)
 80030be:	2200      	movs	r2, #0
 80030c0:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 80030c2:	4b24      	ldr	r3, [pc, #144]	; (8003154 <myTask+0x2194>)
 80030c4:	2200      	movs	r2, #0
 80030c6:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 80030c8:	4b23      	ldr	r3, [pc, #140]	; (8003158 <myTask+0x2198>)
 80030ca:	2200      	movs	r2, #0
 80030cc:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 1;
 80030ce:	4b23      	ldr	r3, [pc, #140]	; (800315c <myTask+0x219c>)
 80030d0:	2201      	movs	r2, #1
 80030d2:	701a      	strb	r2, [r3, #0]
			state_home = display_setting;
 80030d4:	4b19      	ldr	r3, [pc, #100]	; (800313c <myTask+0x217c>)
 80030d6:	2206      	movs	r2, #6
 80030d8:	701a      	strb	r2, [r3, #0]
			last_state = r_bw;
 80030da:	4b19      	ldr	r3, [pc, #100]	; (8003140 <myTask+0x2180>)
 80030dc:	220d      	movs	r2, #13
 80030de:	701a      	strb	r2, [r3, #0]
		break;
 80030e0:	e28a      	b.n	80035f8 <myTask+0x2638>
		else if(switchLeft() || switchRight()){
 80030e2:	f001 fe07 	bl	8004cf4 <switchLeft>
 80030e6:	4603      	mov	r3, r0
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d105      	bne.n	80030f8 <myTask+0x2138>
 80030ec:	f001 fe2e 	bl	8004d4c <switchRight>
 80030f0:	4603      	mov	r3, r0
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	f000 8280 	beq.w	80035f8 <myTask+0x2638>
			band_selected = 0;
 80030f8:	4b12      	ldr	r3, [pc, #72]	; (8003144 <myTask+0x2184>)
 80030fa:	2200      	movs	r2, #0
 80030fc:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 80030fe:	4b12      	ldr	r3, [pc, #72]	; (8003148 <myTask+0x2188>)
 8003100:	2200      	movs	r2, #0
 8003102:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 8003104:	4b11      	ldr	r3, [pc, #68]	; (800314c <myTask+0x218c>)
 8003106:	2200      	movs	r2, #0
 8003108:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 1;
 800310a:	4b11      	ldr	r3, [pc, #68]	; (8003150 <myTask+0x2190>)
 800310c:	2201      	movs	r2, #1
 800310e:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 8003110:	4b10      	ldr	r3, [pc, #64]	; (8003154 <myTask+0x2194>)
 8003112:	2200      	movs	r2, #0
 8003114:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 8003116:	4b10      	ldr	r3, [pc, #64]	; (8003158 <myTask+0x2198>)
 8003118:	2200      	movs	r2, #0
 800311a:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 800311c:	4b0f      	ldr	r3, [pc, #60]	; (800315c <myTask+0x219c>)
 800311e:	2200      	movs	r2, #0
 8003120:	701a      	strb	r2, [r3, #0]
			state_home = display_setting;
 8003122:	4b06      	ldr	r3, [pc, #24]	; (800313c <myTask+0x217c>)
 8003124:	2206      	movs	r2, #6
 8003126:	701a      	strb	r2, [r3, #0]
			last_state = l_fc;
 8003128:	4b05      	ldr	r3, [pc, #20]	; (8003140 <myTask+0x2180>)
 800312a:	220a      	movs	r2, #10
 800312c:	701a      	strb	r2, [r3, #0]
		break;
 800312e:	e263      	b.n	80035f8 <myTask+0x2638>
 8003130:	2000053c 	.word	0x2000053c
 8003134:	20000b94 	.word	0x20000b94
 8003138:	200007f0 	.word	0x200007f0
 800313c:	200004dc 	.word	0x200004dc
 8003140:	20000016 	.word	0x20000016
 8003144:	20000017 	.word	0x20000017
 8003148:	200000c2 	.word	0x200000c2
 800314c:	200000c3 	.word	0x200000c3
 8003150:	200000c4 	.word	0x200000c4
 8003154:	200000c5 	.word	0x200000c5
 8003158:	200000c6 	.word	0x200000c6
 800315c:	200000c7 	.word	0x200000c7

	case l_bw:
		if(encoderCW()){
 8003160:	f001 fd08 	bl	8004b74 <encoderCW>
 8003164:	4603      	mov	r3, r0
 8003166:	2b00      	cmp	r3, #0
 8003168:	d04f      	beq.n	800320a <myTask+0x224a>
			myPreset[EQ_preset].bw_L[EQ_band] += 1;
 800316a:	4b87      	ldr	r3, [pc, #540]	; (8003388 <myTask+0x23c8>)
 800316c:	f993 3000 	ldrsb.w	r3, [r3]
 8003170:	4618      	mov	r0, r3
 8003172:	4b86      	ldr	r3, [pc, #536]	; (800338c <myTask+0x23cc>)
 8003174:	f993 3000 	ldrsb.w	r3, [r3]
 8003178:	4619      	mov	r1, r3
 800317a:	4a85      	ldr	r2, [pc, #532]	; (8003390 <myTask+0x23d0>)
 800317c:	235c      	movs	r3, #92	; 0x5c
 800317e:	fb03 f300 	mul.w	r3, r3, r0
 8003182:	4413      	add	r3, r2
 8003184:	440b      	add	r3, r1
 8003186:	3357      	adds	r3, #87	; 0x57
 8003188:	f993 3000 	ldrsb.w	r3, [r3]
 800318c:	b2db      	uxtb	r3, r3
 800318e:	3301      	adds	r3, #1
 8003190:	b2da      	uxtb	r2, r3
 8003192:	4b7d      	ldr	r3, [pc, #500]	; (8003388 <myTask+0x23c8>)
 8003194:	f993 3000 	ldrsb.w	r3, [r3]
 8003198:	461c      	mov	r4, r3
 800319a:	4b7c      	ldr	r3, [pc, #496]	; (800338c <myTask+0x23cc>)
 800319c:	f993 3000 	ldrsb.w	r3, [r3]
 80031a0:	4618      	mov	r0, r3
 80031a2:	b251      	sxtb	r1, r2
 80031a4:	4a7a      	ldr	r2, [pc, #488]	; (8003390 <myTask+0x23d0>)
 80031a6:	235c      	movs	r3, #92	; 0x5c
 80031a8:	fb03 f304 	mul.w	r3, r3, r4
 80031ac:	4413      	add	r3, r2
 80031ae:	4403      	add	r3, r0
 80031b0:	3357      	adds	r3, #87	; 0x57
 80031b2:	460a      	mov	r2, r1
 80031b4:	701a      	strb	r2, [r3, #0]
			if(myPreset[EQ_preset].bw_L[EQ_band] > 100){
 80031b6:	4b74      	ldr	r3, [pc, #464]	; (8003388 <myTask+0x23c8>)
 80031b8:	f993 3000 	ldrsb.w	r3, [r3]
 80031bc:	4618      	mov	r0, r3
 80031be:	4b73      	ldr	r3, [pc, #460]	; (800338c <myTask+0x23cc>)
 80031c0:	f993 3000 	ldrsb.w	r3, [r3]
 80031c4:	4619      	mov	r1, r3
 80031c6:	4a72      	ldr	r2, [pc, #456]	; (8003390 <myTask+0x23d0>)
 80031c8:	235c      	movs	r3, #92	; 0x5c
 80031ca:	fb03 f300 	mul.w	r3, r3, r0
 80031ce:	4413      	add	r3, r2
 80031d0:	440b      	add	r3, r1
 80031d2:	3357      	adds	r3, #87	; 0x57
 80031d4:	f993 3000 	ldrsb.w	r3, [r3]
 80031d8:	2b64      	cmp	r3, #100	; 0x64
 80031da:	dd10      	ble.n	80031fe <myTask+0x223e>
				myPreset[EQ_preset].bw_L[EQ_band] = 0;
 80031dc:	4b6a      	ldr	r3, [pc, #424]	; (8003388 <myTask+0x23c8>)
 80031de:	f993 3000 	ldrsb.w	r3, [r3]
 80031e2:	4618      	mov	r0, r3
 80031e4:	4b69      	ldr	r3, [pc, #420]	; (800338c <myTask+0x23cc>)
 80031e6:	f993 3000 	ldrsb.w	r3, [r3]
 80031ea:	4619      	mov	r1, r3
 80031ec:	4a68      	ldr	r2, [pc, #416]	; (8003390 <myTask+0x23d0>)
 80031ee:	235c      	movs	r3, #92	; 0x5c
 80031f0:	fb03 f300 	mul.w	r3, r3, r0
 80031f4:	4413      	add	r3, r2
 80031f6:	440b      	add	r3, r1
 80031f8:	3357      	adds	r3, #87	; 0x57
 80031fa:	2200      	movs	r2, #0
 80031fc:	701a      	strb	r2, [r3, #0]
			}
			state_home = display_setting;
 80031fe:	4b65      	ldr	r3, [pc, #404]	; (8003394 <myTask+0x23d4>)
 8003200:	2206      	movs	r2, #6
 8003202:	701a      	strb	r2, [r3, #0]
			last_state = l_bw;
 8003204:	4b64      	ldr	r3, [pc, #400]	; (8003398 <myTask+0x23d8>)
 8003206:	220c      	movs	r2, #12
 8003208:	701a      	strb	r2, [r3, #0]
		}
		if(encoderCCW()){
 800320a:	f001 fce7 	bl	8004bdc <encoderCCW>
 800320e:	4603      	mov	r3, r0
 8003210:	2b00      	cmp	r3, #0
 8003212:	d04f      	beq.n	80032b4 <myTask+0x22f4>
			myPreset[EQ_preset].bw_L[EQ_band] -= 1;
 8003214:	4b5c      	ldr	r3, [pc, #368]	; (8003388 <myTask+0x23c8>)
 8003216:	f993 3000 	ldrsb.w	r3, [r3]
 800321a:	4618      	mov	r0, r3
 800321c:	4b5b      	ldr	r3, [pc, #364]	; (800338c <myTask+0x23cc>)
 800321e:	f993 3000 	ldrsb.w	r3, [r3]
 8003222:	4619      	mov	r1, r3
 8003224:	4a5a      	ldr	r2, [pc, #360]	; (8003390 <myTask+0x23d0>)
 8003226:	235c      	movs	r3, #92	; 0x5c
 8003228:	fb03 f300 	mul.w	r3, r3, r0
 800322c:	4413      	add	r3, r2
 800322e:	440b      	add	r3, r1
 8003230:	3357      	adds	r3, #87	; 0x57
 8003232:	f993 3000 	ldrsb.w	r3, [r3]
 8003236:	b2db      	uxtb	r3, r3
 8003238:	3b01      	subs	r3, #1
 800323a:	b2da      	uxtb	r2, r3
 800323c:	4b52      	ldr	r3, [pc, #328]	; (8003388 <myTask+0x23c8>)
 800323e:	f993 3000 	ldrsb.w	r3, [r3]
 8003242:	461c      	mov	r4, r3
 8003244:	4b51      	ldr	r3, [pc, #324]	; (800338c <myTask+0x23cc>)
 8003246:	f993 3000 	ldrsb.w	r3, [r3]
 800324a:	4618      	mov	r0, r3
 800324c:	b251      	sxtb	r1, r2
 800324e:	4a50      	ldr	r2, [pc, #320]	; (8003390 <myTask+0x23d0>)
 8003250:	235c      	movs	r3, #92	; 0x5c
 8003252:	fb03 f304 	mul.w	r3, r3, r4
 8003256:	4413      	add	r3, r2
 8003258:	4403      	add	r3, r0
 800325a:	3357      	adds	r3, #87	; 0x57
 800325c:	460a      	mov	r2, r1
 800325e:	701a      	strb	r2, [r3, #0]
			if(myPreset[EQ_preset].bw_L[EQ_band] < 0){
 8003260:	4b49      	ldr	r3, [pc, #292]	; (8003388 <myTask+0x23c8>)
 8003262:	f993 3000 	ldrsb.w	r3, [r3]
 8003266:	4618      	mov	r0, r3
 8003268:	4b48      	ldr	r3, [pc, #288]	; (800338c <myTask+0x23cc>)
 800326a:	f993 3000 	ldrsb.w	r3, [r3]
 800326e:	4619      	mov	r1, r3
 8003270:	4a47      	ldr	r2, [pc, #284]	; (8003390 <myTask+0x23d0>)
 8003272:	235c      	movs	r3, #92	; 0x5c
 8003274:	fb03 f300 	mul.w	r3, r3, r0
 8003278:	4413      	add	r3, r2
 800327a:	440b      	add	r3, r1
 800327c:	3357      	adds	r3, #87	; 0x57
 800327e:	f993 3000 	ldrsb.w	r3, [r3]
 8003282:	2b00      	cmp	r3, #0
 8003284:	da10      	bge.n	80032a8 <myTask+0x22e8>
				myPreset[EQ_preset].bw_L[EQ_band] = 100;
 8003286:	4b40      	ldr	r3, [pc, #256]	; (8003388 <myTask+0x23c8>)
 8003288:	f993 3000 	ldrsb.w	r3, [r3]
 800328c:	4618      	mov	r0, r3
 800328e:	4b3f      	ldr	r3, [pc, #252]	; (800338c <myTask+0x23cc>)
 8003290:	f993 3000 	ldrsb.w	r3, [r3]
 8003294:	4619      	mov	r1, r3
 8003296:	4a3e      	ldr	r2, [pc, #248]	; (8003390 <myTask+0x23d0>)
 8003298:	235c      	movs	r3, #92	; 0x5c
 800329a:	fb03 f300 	mul.w	r3, r3, r0
 800329e:	4413      	add	r3, r2
 80032a0:	440b      	add	r3, r1
 80032a2:	3357      	adds	r3, #87	; 0x57
 80032a4:	2264      	movs	r2, #100	; 0x64
 80032a6:	701a      	strb	r2, [r3, #0]
			}
			state_home = display_setting;
 80032a8:	4b3a      	ldr	r3, [pc, #232]	; (8003394 <myTask+0x23d4>)
 80032aa:	2206      	movs	r2, #6
 80032ac:	701a      	strb	r2, [r3, #0]
			last_state = l_bw;
 80032ae:	4b3a      	ldr	r3, [pc, #232]	; (8003398 <myTask+0x23d8>)
 80032b0:	220c      	movs	r2, #12
 80032b2:	701a      	strb	r2, [r3, #0]
		}
		if(switchUp()){
 80032b4:	f001 fcc6 	bl	8004c44 <switchUp>
 80032b8:	4603      	mov	r3, r0
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d01b      	beq.n	80032f6 <myTask+0x2336>
			band_selected = 0;
 80032be:	4b37      	ldr	r3, [pc, #220]	; (800339c <myTask+0x23dc>)
 80032c0:	2200      	movs	r2, #0
 80032c2:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 80032c4:	4b36      	ldr	r3, [pc, #216]	; (80033a0 <myTask+0x23e0>)
 80032c6:	2200      	movs	r2, #0
 80032c8:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 80032ca:	4b36      	ldr	r3, [pc, #216]	; (80033a4 <myTask+0x23e4>)
 80032cc:	2200      	movs	r2, #0
 80032ce:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 1;
 80032d0:	4b35      	ldr	r3, [pc, #212]	; (80033a8 <myTask+0x23e8>)
 80032d2:	2201      	movs	r2, #1
 80032d4:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 80032d6:	4b35      	ldr	r3, [pc, #212]	; (80033ac <myTask+0x23ec>)
 80032d8:	2200      	movs	r2, #0
 80032da:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 80032dc:	4b34      	ldr	r3, [pc, #208]	; (80033b0 <myTask+0x23f0>)
 80032de:	2200      	movs	r2, #0
 80032e0:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 80032e2:	4b34      	ldr	r3, [pc, #208]	; (80033b4 <myTask+0x23f4>)
 80032e4:	2200      	movs	r2, #0
 80032e6:	701a      	strb	r2, [r3, #0]

			state_home = display_setting;
 80032e8:	4b2a      	ldr	r3, [pc, #168]	; (8003394 <myTask+0x23d4>)
 80032ea:	2206      	movs	r2, #6
 80032ec:	701a      	strb	r2, [r3, #0]
			last_state = l_fc;
 80032ee:	4b2a      	ldr	r3, [pc, #168]	; (8003398 <myTask+0x23d8>)
 80032f0:	220a      	movs	r2, #10
 80032f2:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 1;

			state_home = display_setting;
			last_state = r_bw;
		}
		break;
 80032f4:	e182      	b.n	80035fc <myTask+0x263c>
		else if(switchDown()){
 80032f6:	f001 fcd1 	bl	8004c9c <switchDown>
 80032fa:	4603      	mov	r3, r0
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d01b      	beq.n	8003338 <myTask+0x2378>
			band_selected = 1;
 8003300:	4b26      	ldr	r3, [pc, #152]	; (800339c <myTask+0x23dc>)
 8003302:	2201      	movs	r2, #1
 8003304:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 8003306:	4b26      	ldr	r3, [pc, #152]	; (80033a0 <myTask+0x23e0>)
 8003308:	2200      	movs	r2, #0
 800330a:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 800330c:	4b25      	ldr	r3, [pc, #148]	; (80033a4 <myTask+0x23e4>)
 800330e:	2200      	movs	r2, #0
 8003310:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 8003312:	4b25      	ldr	r3, [pc, #148]	; (80033a8 <myTask+0x23e8>)
 8003314:	2200      	movs	r2, #0
 8003316:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 8003318:	4b24      	ldr	r3, [pc, #144]	; (80033ac <myTask+0x23ec>)
 800331a:	2200      	movs	r2, #0
 800331c:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 800331e:	4b24      	ldr	r3, [pc, #144]	; (80033b0 <myTask+0x23f0>)
 8003320:	2200      	movs	r2, #0
 8003322:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 8003324:	4b23      	ldr	r3, [pc, #140]	; (80033b4 <myTask+0x23f4>)
 8003326:	2200      	movs	r2, #0
 8003328:	701a      	strb	r2, [r3, #0]
			state_home = display_setting;
 800332a:	4b1a      	ldr	r3, [pc, #104]	; (8003394 <myTask+0x23d4>)
 800332c:	2206      	movs	r2, #6
 800332e:	701a      	strb	r2, [r3, #0]
			last_state = band;
 8003330:	4b19      	ldr	r3, [pc, #100]	; (8003398 <myTask+0x23d8>)
 8003332:	2207      	movs	r2, #7
 8003334:	701a      	strb	r2, [r3, #0]
		break;
 8003336:	e161      	b.n	80035fc <myTask+0x263c>
		else if(switchLeft() || switchRight()){
 8003338:	f001 fcdc 	bl	8004cf4 <switchLeft>
 800333c:	4603      	mov	r3, r0
 800333e:	2b00      	cmp	r3, #0
 8003340:	d105      	bne.n	800334e <myTask+0x238e>
 8003342:	f001 fd03 	bl	8004d4c <switchRight>
 8003346:	4603      	mov	r3, r0
 8003348:	2b00      	cmp	r3, #0
 800334a:	f000 8157 	beq.w	80035fc <myTask+0x263c>
			band_selected = 0;
 800334e:	4b13      	ldr	r3, [pc, #76]	; (800339c <myTask+0x23dc>)
 8003350:	2200      	movs	r2, #0
 8003352:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 8003354:	4b12      	ldr	r3, [pc, #72]	; (80033a0 <myTask+0x23e0>)
 8003356:	2200      	movs	r2, #0
 8003358:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 800335a:	4b12      	ldr	r3, [pc, #72]	; (80033a4 <myTask+0x23e4>)
 800335c:	2200      	movs	r2, #0
 800335e:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 8003360:	4b11      	ldr	r3, [pc, #68]	; (80033a8 <myTask+0x23e8>)
 8003362:	2200      	movs	r2, #0
 8003364:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 8003366:	4b11      	ldr	r3, [pc, #68]	; (80033ac <myTask+0x23ec>)
 8003368:	2200      	movs	r2, #0
 800336a:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 800336c:	4b10      	ldr	r3, [pc, #64]	; (80033b0 <myTask+0x23f0>)
 800336e:	2200      	movs	r2, #0
 8003370:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 1;
 8003372:	4b10      	ldr	r3, [pc, #64]	; (80033b4 <myTask+0x23f4>)
 8003374:	2201      	movs	r2, #1
 8003376:	701a      	strb	r2, [r3, #0]
			state_home = display_setting;
 8003378:	4b06      	ldr	r3, [pc, #24]	; (8003394 <myTask+0x23d4>)
 800337a:	2206      	movs	r2, #6
 800337c:	701a      	strb	r2, [r3, #0]
			last_state = r_bw;
 800337e:	4b06      	ldr	r3, [pc, #24]	; (8003398 <myTask+0x23d8>)
 8003380:	220d      	movs	r2, #13
 8003382:	701a      	strb	r2, [r3, #0]
		break;
 8003384:	e13a      	b.n	80035fc <myTask+0x263c>
 8003386:	bf00      	nop
 8003388:	2000053c 	.word	0x2000053c
 800338c:	20000b94 	.word	0x20000b94
 8003390:	200007f0 	.word	0x200007f0
 8003394:	200004dc 	.word	0x200004dc
 8003398:	20000016 	.word	0x20000016
 800339c:	20000017 	.word	0x20000017
 80033a0:	200000c2 	.word	0x200000c2
 80033a4:	200000c3 	.word	0x200000c3
 80033a8:	200000c4 	.word	0x200000c4
 80033ac:	200000c5 	.word	0x200000c5
 80033b0:	200000c6 	.word	0x200000c6
 80033b4:	200000c7 	.word	0x200000c7

	case r_bw:
		if(encoderCW()){
 80033b8:	f001 fbdc 	bl	8004b74 <encoderCW>
 80033bc:	4603      	mov	r3, r0
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d04f      	beq.n	8003462 <myTask+0x24a2>
			myPreset[EQ_preset].bw_R[EQ_band] += 1;
 80033c2:	4b91      	ldr	r3, [pc, #580]	; (8003608 <myTask+0x2648>)
 80033c4:	f993 3000 	ldrsb.w	r3, [r3]
 80033c8:	4618      	mov	r0, r3
 80033ca:	4b90      	ldr	r3, [pc, #576]	; (800360c <myTask+0x264c>)
 80033cc:	f993 3000 	ldrsb.w	r3, [r3]
 80033d0:	4619      	mov	r1, r3
 80033d2:	4a8f      	ldr	r2, [pc, #572]	; (8003610 <myTask+0x2650>)
 80033d4:	235c      	movs	r3, #92	; 0x5c
 80033d6:	fb03 f300 	mul.w	r3, r3, r0
 80033da:	4413      	add	r3, r2
 80033dc:	440b      	add	r3, r1
 80033de:	3354      	adds	r3, #84	; 0x54
 80033e0:	f993 3000 	ldrsb.w	r3, [r3]
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	3301      	adds	r3, #1
 80033e8:	b2da      	uxtb	r2, r3
 80033ea:	4b87      	ldr	r3, [pc, #540]	; (8003608 <myTask+0x2648>)
 80033ec:	f993 3000 	ldrsb.w	r3, [r3]
 80033f0:	461c      	mov	r4, r3
 80033f2:	4b86      	ldr	r3, [pc, #536]	; (800360c <myTask+0x264c>)
 80033f4:	f993 3000 	ldrsb.w	r3, [r3]
 80033f8:	4618      	mov	r0, r3
 80033fa:	b251      	sxtb	r1, r2
 80033fc:	4a84      	ldr	r2, [pc, #528]	; (8003610 <myTask+0x2650>)
 80033fe:	235c      	movs	r3, #92	; 0x5c
 8003400:	fb03 f304 	mul.w	r3, r3, r4
 8003404:	4413      	add	r3, r2
 8003406:	4403      	add	r3, r0
 8003408:	3354      	adds	r3, #84	; 0x54
 800340a:	460a      	mov	r2, r1
 800340c:	701a      	strb	r2, [r3, #0]
			if(myPreset[EQ_preset].bw_R[EQ_band] > 100){
 800340e:	4b7e      	ldr	r3, [pc, #504]	; (8003608 <myTask+0x2648>)
 8003410:	f993 3000 	ldrsb.w	r3, [r3]
 8003414:	4618      	mov	r0, r3
 8003416:	4b7d      	ldr	r3, [pc, #500]	; (800360c <myTask+0x264c>)
 8003418:	f993 3000 	ldrsb.w	r3, [r3]
 800341c:	4619      	mov	r1, r3
 800341e:	4a7c      	ldr	r2, [pc, #496]	; (8003610 <myTask+0x2650>)
 8003420:	235c      	movs	r3, #92	; 0x5c
 8003422:	fb03 f300 	mul.w	r3, r3, r0
 8003426:	4413      	add	r3, r2
 8003428:	440b      	add	r3, r1
 800342a:	3354      	adds	r3, #84	; 0x54
 800342c:	f993 3000 	ldrsb.w	r3, [r3]
 8003430:	2b64      	cmp	r3, #100	; 0x64
 8003432:	dd10      	ble.n	8003456 <myTask+0x2496>
				myPreset[EQ_preset].bw_R[EQ_band] = 0;
 8003434:	4b74      	ldr	r3, [pc, #464]	; (8003608 <myTask+0x2648>)
 8003436:	f993 3000 	ldrsb.w	r3, [r3]
 800343a:	4618      	mov	r0, r3
 800343c:	4b73      	ldr	r3, [pc, #460]	; (800360c <myTask+0x264c>)
 800343e:	f993 3000 	ldrsb.w	r3, [r3]
 8003442:	4619      	mov	r1, r3
 8003444:	4a72      	ldr	r2, [pc, #456]	; (8003610 <myTask+0x2650>)
 8003446:	235c      	movs	r3, #92	; 0x5c
 8003448:	fb03 f300 	mul.w	r3, r3, r0
 800344c:	4413      	add	r3, r2
 800344e:	440b      	add	r3, r1
 8003450:	3354      	adds	r3, #84	; 0x54
 8003452:	2200      	movs	r2, #0
 8003454:	701a      	strb	r2, [r3, #0]
			}
			state_home = display_setting;
 8003456:	4b6f      	ldr	r3, [pc, #444]	; (8003614 <myTask+0x2654>)
 8003458:	2206      	movs	r2, #6
 800345a:	701a      	strb	r2, [r3, #0]
			last_state = r_bw;
 800345c:	4b6e      	ldr	r3, [pc, #440]	; (8003618 <myTask+0x2658>)
 800345e:	220d      	movs	r2, #13
 8003460:	701a      	strb	r2, [r3, #0]
		}
		if(encoderCCW()){
 8003462:	f001 fbbb 	bl	8004bdc <encoderCCW>
 8003466:	4603      	mov	r3, r0
 8003468:	2b00      	cmp	r3, #0
 800346a:	d04f      	beq.n	800350c <myTask+0x254c>
			myPreset[EQ_preset].bw_R[EQ_band] -= 1;
 800346c:	4b66      	ldr	r3, [pc, #408]	; (8003608 <myTask+0x2648>)
 800346e:	f993 3000 	ldrsb.w	r3, [r3]
 8003472:	4618      	mov	r0, r3
 8003474:	4b65      	ldr	r3, [pc, #404]	; (800360c <myTask+0x264c>)
 8003476:	f993 3000 	ldrsb.w	r3, [r3]
 800347a:	4619      	mov	r1, r3
 800347c:	4a64      	ldr	r2, [pc, #400]	; (8003610 <myTask+0x2650>)
 800347e:	235c      	movs	r3, #92	; 0x5c
 8003480:	fb03 f300 	mul.w	r3, r3, r0
 8003484:	4413      	add	r3, r2
 8003486:	440b      	add	r3, r1
 8003488:	3354      	adds	r3, #84	; 0x54
 800348a:	f993 3000 	ldrsb.w	r3, [r3]
 800348e:	b2db      	uxtb	r3, r3
 8003490:	3b01      	subs	r3, #1
 8003492:	b2da      	uxtb	r2, r3
 8003494:	4b5c      	ldr	r3, [pc, #368]	; (8003608 <myTask+0x2648>)
 8003496:	f993 3000 	ldrsb.w	r3, [r3]
 800349a:	461c      	mov	r4, r3
 800349c:	4b5b      	ldr	r3, [pc, #364]	; (800360c <myTask+0x264c>)
 800349e:	f993 3000 	ldrsb.w	r3, [r3]
 80034a2:	4618      	mov	r0, r3
 80034a4:	b251      	sxtb	r1, r2
 80034a6:	4a5a      	ldr	r2, [pc, #360]	; (8003610 <myTask+0x2650>)
 80034a8:	235c      	movs	r3, #92	; 0x5c
 80034aa:	fb03 f304 	mul.w	r3, r3, r4
 80034ae:	4413      	add	r3, r2
 80034b0:	4403      	add	r3, r0
 80034b2:	3354      	adds	r3, #84	; 0x54
 80034b4:	460a      	mov	r2, r1
 80034b6:	701a      	strb	r2, [r3, #0]
			if(myPreset[EQ_preset].bw_R[EQ_band] < 0){
 80034b8:	4b53      	ldr	r3, [pc, #332]	; (8003608 <myTask+0x2648>)
 80034ba:	f993 3000 	ldrsb.w	r3, [r3]
 80034be:	4618      	mov	r0, r3
 80034c0:	4b52      	ldr	r3, [pc, #328]	; (800360c <myTask+0x264c>)
 80034c2:	f993 3000 	ldrsb.w	r3, [r3]
 80034c6:	4619      	mov	r1, r3
 80034c8:	4a51      	ldr	r2, [pc, #324]	; (8003610 <myTask+0x2650>)
 80034ca:	235c      	movs	r3, #92	; 0x5c
 80034cc:	fb03 f300 	mul.w	r3, r3, r0
 80034d0:	4413      	add	r3, r2
 80034d2:	440b      	add	r3, r1
 80034d4:	3354      	adds	r3, #84	; 0x54
 80034d6:	f993 3000 	ldrsb.w	r3, [r3]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	da10      	bge.n	8003500 <myTask+0x2540>
				myPreset[EQ_preset].bw_R[EQ_band] = 100;
 80034de:	4b4a      	ldr	r3, [pc, #296]	; (8003608 <myTask+0x2648>)
 80034e0:	f993 3000 	ldrsb.w	r3, [r3]
 80034e4:	4618      	mov	r0, r3
 80034e6:	4b49      	ldr	r3, [pc, #292]	; (800360c <myTask+0x264c>)
 80034e8:	f993 3000 	ldrsb.w	r3, [r3]
 80034ec:	4619      	mov	r1, r3
 80034ee:	4a48      	ldr	r2, [pc, #288]	; (8003610 <myTask+0x2650>)
 80034f0:	235c      	movs	r3, #92	; 0x5c
 80034f2:	fb03 f300 	mul.w	r3, r3, r0
 80034f6:	4413      	add	r3, r2
 80034f8:	440b      	add	r3, r1
 80034fa:	3354      	adds	r3, #84	; 0x54
 80034fc:	2264      	movs	r2, #100	; 0x64
 80034fe:	701a      	strb	r2, [r3, #0]
			}
			state_home = display_setting;
 8003500:	4b44      	ldr	r3, [pc, #272]	; (8003614 <myTask+0x2654>)
 8003502:	2206      	movs	r2, #6
 8003504:	701a      	strb	r2, [r3, #0]
			last_state = r_bw;
 8003506:	4b44      	ldr	r3, [pc, #272]	; (8003618 <myTask+0x2658>)
 8003508:	220d      	movs	r2, #13
 800350a:	701a      	strb	r2, [r3, #0]
		}
		if(switchUp()){
 800350c:	f001 fb9a 	bl	8004c44 <switchUp>
 8003510:	4603      	mov	r3, r0
 8003512:	2b00      	cmp	r3, #0
 8003514:	d01b      	beq.n	800354e <myTask+0x258e>
			band_selected = 0;
 8003516:	4b41      	ldr	r3, [pc, #260]	; (800361c <myTask+0x265c>)
 8003518:	2200      	movs	r2, #0
 800351a:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 800351c:	4b40      	ldr	r3, [pc, #256]	; (8003620 <myTask+0x2660>)
 800351e:	2200      	movs	r2, #0
 8003520:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 8003522:	4b40      	ldr	r3, [pc, #256]	; (8003624 <myTask+0x2664>)
 8003524:	2200      	movs	r2, #0
 8003526:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 8003528:	4b3f      	ldr	r3, [pc, #252]	; (8003628 <myTask+0x2668>)
 800352a:	2200      	movs	r2, #0
 800352c:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 1;
 800352e:	4b3f      	ldr	r3, [pc, #252]	; (800362c <myTask+0x266c>)
 8003530:	2201      	movs	r2, #1
 8003532:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 8003534:	4b3e      	ldr	r3, [pc, #248]	; (8003630 <myTask+0x2670>)
 8003536:	2200      	movs	r2, #0
 8003538:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 800353a:	4b3e      	ldr	r3, [pc, #248]	; (8003634 <myTask+0x2674>)
 800353c:	2200      	movs	r2, #0
 800353e:	701a      	strb	r2, [r3, #0]

			state_home = display_setting;
 8003540:	4b34      	ldr	r3, [pc, #208]	; (8003614 <myTask+0x2654>)
 8003542:	2206      	movs	r2, #6
 8003544:	701a      	strb	r2, [r3, #0]
			last_state = r_fc;
 8003546:	4b34      	ldr	r3, [pc, #208]	; (8003618 <myTask+0x2658>)
 8003548:	220b      	movs	r2, #11
 800354a:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;

			state_home = display_setting;
			last_state = l_bw;
		}
		break;
 800354c:	e058      	b.n	8003600 <myTask+0x2640>
		else if(switchDown()){
 800354e:	f001 fba5 	bl	8004c9c <switchDown>
 8003552:	4603      	mov	r3, r0
 8003554:	2b00      	cmp	r3, #0
 8003556:	d01b      	beq.n	8003590 <myTask+0x25d0>
			band_selected = 1;
 8003558:	4b30      	ldr	r3, [pc, #192]	; (800361c <myTask+0x265c>)
 800355a:	2201      	movs	r2, #1
 800355c:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 800355e:	4b30      	ldr	r3, [pc, #192]	; (8003620 <myTask+0x2660>)
 8003560:	2200      	movs	r2, #0
 8003562:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 8003564:	4b2f      	ldr	r3, [pc, #188]	; (8003624 <myTask+0x2664>)
 8003566:	2200      	movs	r2, #0
 8003568:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 800356a:	4b2f      	ldr	r3, [pc, #188]	; (8003628 <myTask+0x2668>)
 800356c:	2200      	movs	r2, #0
 800356e:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 8003570:	4b2e      	ldr	r3, [pc, #184]	; (800362c <myTask+0x266c>)
 8003572:	2200      	movs	r2, #0
 8003574:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 0;
 8003576:	4b2e      	ldr	r3, [pc, #184]	; (8003630 <myTask+0x2670>)
 8003578:	2200      	movs	r2, #0
 800357a:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 800357c:	4b2d      	ldr	r3, [pc, #180]	; (8003634 <myTask+0x2674>)
 800357e:	2200      	movs	r2, #0
 8003580:	701a      	strb	r2, [r3, #0]
			state_home = display_setting;
 8003582:	4b24      	ldr	r3, [pc, #144]	; (8003614 <myTask+0x2654>)
 8003584:	2206      	movs	r2, #6
 8003586:	701a      	strb	r2, [r3, #0]
			last_state = band;
 8003588:	4b23      	ldr	r3, [pc, #140]	; (8003618 <myTask+0x2658>)
 800358a:	2207      	movs	r2, #7
 800358c:	701a      	strb	r2, [r3, #0]
		break;
 800358e:	e037      	b.n	8003600 <myTask+0x2640>
		else if(switchLeft() || switchRight()){
 8003590:	f001 fbb0 	bl	8004cf4 <switchLeft>
 8003594:	4603      	mov	r3, r0
 8003596:	2b00      	cmp	r3, #0
 8003598:	d104      	bne.n	80035a4 <myTask+0x25e4>
 800359a:	f001 fbd7 	bl	8004d4c <switchRight>
 800359e:	4603      	mov	r3, r0
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d02d      	beq.n	8003600 <myTask+0x2640>
			band_selected = 0;
 80035a4:	4b1d      	ldr	r3, [pc, #116]	; (800361c <myTask+0x265c>)
 80035a6:	2200      	movs	r2, #0
 80035a8:	701a      	strb	r2, [r3, #0]
			l_gain_selected = 0;
 80035aa:	4b1d      	ldr	r3, [pc, #116]	; (8003620 <myTask+0x2660>)
 80035ac:	2200      	movs	r2, #0
 80035ae:	701a      	strb	r2, [r3, #0]
			r_gain_selected = 0;
 80035b0:	4b1c      	ldr	r3, [pc, #112]	; (8003624 <myTask+0x2664>)
 80035b2:	2200      	movs	r2, #0
 80035b4:	701a      	strb	r2, [r3, #0]
			l_fc_selected = 0;
 80035b6:	4b1c      	ldr	r3, [pc, #112]	; (8003628 <myTask+0x2668>)
 80035b8:	2200      	movs	r2, #0
 80035ba:	701a      	strb	r2, [r3, #0]
			r_fc_selected = 0;
 80035bc:	4b1b      	ldr	r3, [pc, #108]	; (800362c <myTask+0x266c>)
 80035be:	2200      	movs	r2, #0
 80035c0:	701a      	strb	r2, [r3, #0]
			l_bw_selected = 1;
 80035c2:	4b1b      	ldr	r3, [pc, #108]	; (8003630 <myTask+0x2670>)
 80035c4:	2201      	movs	r2, #1
 80035c6:	701a      	strb	r2, [r3, #0]
			r_bw_selected = 0;
 80035c8:	4b1a      	ldr	r3, [pc, #104]	; (8003634 <myTask+0x2674>)
 80035ca:	2200      	movs	r2, #0
 80035cc:	701a      	strb	r2, [r3, #0]
			state_home = display_setting;
 80035ce:	4b11      	ldr	r3, [pc, #68]	; (8003614 <myTask+0x2654>)
 80035d0:	2206      	movs	r2, #6
 80035d2:	701a      	strb	r2, [r3, #0]
			last_state = l_bw;
 80035d4:	4b10      	ldr	r3, [pc, #64]	; (8003618 <myTask+0x2658>)
 80035d6:	220c      	movs	r2, #12
 80035d8:	701a      	strb	r2, [r3, #0]
		break;
 80035da:	e011      	b.n	8003600 <myTask+0x2640>
		break;
 80035dc:	bf00      	nop
 80035de:	e010      	b.n	8003602 <myTask+0x2642>
		break;
 80035e0:	bf00      	nop
 80035e2:	e00e      	b.n	8003602 <myTask+0x2642>
		break;
 80035e4:	bf00      	nop
 80035e6:	e00c      	b.n	8003602 <myTask+0x2642>
		break;
 80035e8:	bf00      	nop
 80035ea:	e00a      	b.n	8003602 <myTask+0x2642>
		break;
 80035ec:	bf00      	nop
 80035ee:	e008      	b.n	8003602 <myTask+0x2642>
		break;
 80035f0:	bf00      	nop
 80035f2:	e006      	b.n	8003602 <myTask+0x2642>
		break;
 80035f4:	bf00      	nop
 80035f6:	e004      	b.n	8003602 <myTask+0x2642>
		break;
 80035f8:	bf00      	nop
 80035fa:	e002      	b.n	8003602 <myTask+0x2642>
		break;
 80035fc:	bf00      	nop
 80035fe:	e000      	b.n	8003602 <myTask+0x2642>
		break;
 8003600:	bf00      	nop
	}
}
 8003602:	bf00      	nop
 8003604:	46bd      	mov	sp, r7
 8003606:	bdb0      	pop	{r4, r5, r7, pc}
 8003608:	2000053c 	.word	0x2000053c
 800360c:	20000b94 	.word	0x20000b94
 8003610:	200007f0 	.word	0x200007f0
 8003614:	200004dc 	.word	0x200004dc
 8003618:	20000016 	.word	0x20000016
 800361c:	20000017 	.word	0x20000017
 8003620:	200000c2 	.word	0x200000c2
 8003624:	200000c3 	.word	0x200000c3
 8003628:	200000c4 	.word	0x200000c4
 800362c:	200000c5 	.word	0x200000c5
 8003630:	200000c6 	.word	0x200000c6
 8003634:	200000c7 	.word	0x200000c7

08003638 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b082      	sub	sp, #8
 800363c:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800363e:	f001 fed1 	bl	80053e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003642:	f000 f849 	bl	80036d8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8003646:	2300      	movs	r3, #0
 8003648:	607b      	str	r3, [r7, #4]
 800364a:	4b1c      	ldr	r3, [pc, #112]	; (80036bc <main+0x84>)
 800364c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800364e:	4a1b      	ldr	r2, [pc, #108]	; (80036bc <main+0x84>)
 8003650:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003654:	6313      	str	r3, [r2, #48]	; 0x30
 8003656:	4b19      	ldr	r3, [pc, #100]	; (80036bc <main+0x84>)
 8003658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800365a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800365e:	607b      	str	r3, [r7, #4]
 8003660:	687b      	ldr	r3, [r7, #4]
//	__HAL_RCC_I2C3_CLK_ENABLE();

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003662:	f000 f9b3 	bl	80039cc <MX_GPIO_Init>
  MX_I2S2_Init();
 8003666:	f000 f913 	bl	8003890 <MX_I2S2_Init>
  MX_DMA_Init();
 800366a:	f000 f969 	bl	8003940 <MX_DMA_Init>
  MX_I2C1_Init();
 800366e:	f000 f8b3 	bl	80037d8 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8003672:	f000 f93b 	bl	80038ec <MX_USART1_UART_Init>
  MX_I2C3_Init();
 8003676:	f000 f8dd 	bl	8003834 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */

	//  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);

//	Display_Init();
	Display_Init();
 800367a:	f000 fc1f 	bl	8003ebc <Display_Init>
		Display_GotoXY(0, 0);
 800367e:	2100      	movs	r1, #0
 8003680:	2000      	movs	r0, #0
 8003682:	f000 fd85 	bl	8004190 <Display_GotoXY>
		Display_Puts("ANDI", &Font_11x18, 1);
 8003686:	2201      	movs	r2, #1
 8003688:	490d      	ldr	r1, [pc, #52]	; (80036c0 <main+0x88>)
 800368a:	480e      	ldr	r0, [pc, #56]	; (80036c4 <main+0x8c>)
 800368c:	f000 fe16 	bl	80042bc <Display_Puts>
		Display_GotoXY(13, 30);
 8003690:	211e      	movs	r1, #30
 8003692:	200d      	movs	r0, #13
 8003694:	f000 fd7c 	bl	8004190 <Display_GotoXY>
//		Display_Angka3u(123, &Font_11x18, 1);
//		Display_GotoXY(13, 50);
		Display_Puts("Prasetyo", &Font_7x10, 1);
 8003698:	2201      	movs	r2, #1
 800369a:	490b      	ldr	r1, [pc, #44]	; (80036c8 <main+0x90>)
 800369c:	480b      	ldr	r0, [pc, #44]	; (80036cc <main+0x94>)
 800369e:	f000 fe0d 	bl	80042bc <Display_Puts>
		Display_UpdateScreen();
 80036a2:	f000 fccf 	bl	8004044 <Display_UpdateScreen>
		HAL_Delay(2000);
 80036a6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80036aa:	f001 ff0d 	bl	80054c8 <HAL_Delay>
//  HAL_I2C_Mem_Write(&hi2c3, 0xA0, 32, I2C_MEMADD_SIZE_16BIT, kirim32bit2, sizeof(kirim32bit2), 1000);
//  HAL_Delay(50);

    /* terima */

	cobafloat = 2374/1000.0f;
 80036ae:	4b08      	ldr	r3, [pc, #32]	; (80036d0 <main+0x98>)
 80036b0:	4a08      	ldr	r2, [pc, #32]	; (80036d4 <main+0x9c>)
 80036b2:	601a      	str	r2, [r3, #0]
	while (1)
	{
		myTask();
 80036b4:	f7fd fc84 	bl	8000fc0 <myTask>
 80036b8:	e7fc      	b.n	80036b4 <main+0x7c>
 80036ba:	bf00      	nop
 80036bc:	40023800 	.word	0x40023800
 80036c0:	20000020 	.word	0x20000020
 80036c4:	0800a43c 	.word	0x0800a43c
 80036c8:	20000018 	.word	0x20000018
 80036cc:	0800a444 	.word	0x0800a444
 80036d0:	20000cd8 	.word	0x20000cd8
 80036d4:	4017ef9e 	.word	0x4017ef9e

080036d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b098      	sub	sp, #96	; 0x60
 80036dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80036de:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80036e2:	2230      	movs	r2, #48	; 0x30
 80036e4:	2100      	movs	r1, #0
 80036e6:	4618      	mov	r0, r3
 80036e8:	f005 fdff 	bl	80092ea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80036ec:	f107 031c 	add.w	r3, r7, #28
 80036f0:	2200      	movs	r2, #0
 80036f2:	601a      	str	r2, [r3, #0]
 80036f4:	605a      	str	r2, [r3, #4]
 80036f6:	609a      	str	r2, [r3, #8]
 80036f8:	60da      	str	r2, [r3, #12]
 80036fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80036fc:	f107 030c 	add.w	r3, r7, #12
 8003700:	2200      	movs	r2, #0
 8003702:	601a      	str	r2, [r3, #0]
 8003704:	605a      	str	r2, [r3, #4]
 8003706:	609a      	str	r2, [r3, #8]
 8003708:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800370a:	2300      	movs	r3, #0
 800370c:	60bb      	str	r3, [r7, #8]
 800370e:	4b30      	ldr	r3, [pc, #192]	; (80037d0 <SystemClock_Config+0xf8>)
 8003710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003712:	4a2f      	ldr	r2, [pc, #188]	; (80037d0 <SystemClock_Config+0xf8>)
 8003714:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003718:	6413      	str	r3, [r2, #64]	; 0x40
 800371a:	4b2d      	ldr	r3, [pc, #180]	; (80037d0 <SystemClock_Config+0xf8>)
 800371c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800371e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003722:	60bb      	str	r3, [r7, #8]
 8003724:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003726:	2300      	movs	r3, #0
 8003728:	607b      	str	r3, [r7, #4]
 800372a:	4b2a      	ldr	r3, [pc, #168]	; (80037d4 <SystemClock_Config+0xfc>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a29      	ldr	r2, [pc, #164]	; (80037d4 <SystemClock_Config+0xfc>)
 8003730:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003734:	6013      	str	r3, [r2, #0]
 8003736:	4b27      	ldr	r3, [pc, #156]	; (80037d4 <SystemClock_Config+0xfc>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800373e:	607b      	str	r3, [r7, #4]
 8003740:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003742:	2302      	movs	r3, #2
 8003744:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003746:	2301      	movs	r3, #1
 8003748:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800374a:	2310      	movs	r3, #16
 800374c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800374e:	2302      	movs	r3, #2
 8003750:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003752:	2300      	movs	r3, #0
 8003754:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003756:	2308      	movs	r3, #8
 8003758:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 168;
 800375a:	23a8      	movs	r3, #168	; 0xa8
 800375c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800375e:	2302      	movs	r3, #2
 8003760:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003762:	2304      	movs	r3, #4
 8003764:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003766:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800376a:	4618      	mov	r0, r3
 800376c:	f004 fb62 	bl	8007e34 <HAL_RCC_OscConfig>
 8003770:	4603      	mov	r3, r0
 8003772:	2b00      	cmp	r3, #0
 8003774:	d001      	beq.n	800377a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8003776:	f000 fa71 	bl	8003c5c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800377a:	230f      	movs	r3, #15
 800377c:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800377e:	2302      	movs	r3, #2
 8003780:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003782:	2300      	movs	r3, #0
 8003784:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003786:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800378a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800378c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003790:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003792:	f107 031c 	add.w	r3, r7, #28
 8003796:	2105      	movs	r1, #5
 8003798:	4618      	mov	r0, r3
 800379a:	f004 fd8d 	bl	80082b8 <HAL_RCC_ClockConfig>
 800379e:	4603      	mov	r3, r0
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d001      	beq.n	80037a8 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80037a4:	f000 fa5a 	bl	8003c5c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80037a8:	2301      	movs	r3, #1
 80037aa:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 80037ac:	2332      	movs	r3, #50	; 0x32
 80037ae:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80037b0:	2302      	movs	r3, #2
 80037b2:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80037b4:	f107 030c 	add.w	r3, r7, #12
 80037b8:	4618      	mov	r0, r3
 80037ba:	f004 ff45 	bl	8008648 <HAL_RCCEx_PeriphCLKConfig>
 80037be:	4603      	mov	r3, r0
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d001      	beq.n	80037c8 <SystemClock_Config+0xf0>
  {
    Error_Handler();
 80037c4:	f000 fa4a 	bl	8003c5c <Error_Handler>
  }
}
 80037c8:	bf00      	nop
 80037ca:	3760      	adds	r7, #96	; 0x60
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}
 80037d0:	40023800 	.word	0x40023800
 80037d4:	40007000 	.word	0x40007000

080037d8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80037dc:	4b12      	ldr	r3, [pc, #72]	; (8003828 <MX_I2C1_Init+0x50>)
 80037de:	4a13      	ldr	r2, [pc, #76]	; (800382c <MX_I2C1_Init+0x54>)
 80037e0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80037e2:	4b11      	ldr	r3, [pc, #68]	; (8003828 <MX_I2C1_Init+0x50>)
 80037e4:	4a12      	ldr	r2, [pc, #72]	; (8003830 <MX_I2C1_Init+0x58>)
 80037e6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80037e8:	4b0f      	ldr	r3, [pc, #60]	; (8003828 <MX_I2C1_Init+0x50>)
 80037ea:	2200      	movs	r2, #0
 80037ec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80037ee:	4b0e      	ldr	r3, [pc, #56]	; (8003828 <MX_I2C1_Init+0x50>)
 80037f0:	2200      	movs	r2, #0
 80037f2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80037f4:	4b0c      	ldr	r3, [pc, #48]	; (8003828 <MX_I2C1_Init+0x50>)
 80037f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80037fa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80037fc:	4b0a      	ldr	r3, [pc, #40]	; (8003828 <MX_I2C1_Init+0x50>)
 80037fe:	2200      	movs	r2, #0
 8003800:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003802:	4b09      	ldr	r3, [pc, #36]	; (8003828 <MX_I2C1_Init+0x50>)
 8003804:	2200      	movs	r2, #0
 8003806:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003808:	4b07      	ldr	r3, [pc, #28]	; (8003828 <MX_I2C1_Init+0x50>)
 800380a:	2200      	movs	r2, #0
 800380c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800380e:	4b06      	ldr	r3, [pc, #24]	; (8003828 <MX_I2C1_Init+0x50>)
 8003810:	2200      	movs	r2, #0
 8003812:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003814:	4804      	ldr	r0, [pc, #16]	; (8003828 <MX_I2C1_Init+0x50>)
 8003816:	f002 fc61 	bl	80060dc <HAL_I2C_Init>
 800381a:	4603      	mov	r3, r0
 800381c:	2b00      	cmp	r3, #0
 800381e:	d001      	beq.n	8003824 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003820:	f000 fa1c 	bl	8003c5c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003824:	bf00      	nop
 8003826:	bd80      	pop	{r7, pc}
 8003828:	20000574 	.word	0x20000574
 800382c:	40005400 	.word	0x40005400
 8003830:	00061a80 	.word	0x00061a80

08003834 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8003838:	4b12      	ldr	r3, [pc, #72]	; (8003884 <MX_I2C3_Init+0x50>)
 800383a:	4a13      	ldr	r2, [pc, #76]	; (8003888 <MX_I2C3_Init+0x54>)
 800383c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 800383e:	4b11      	ldr	r3, [pc, #68]	; (8003884 <MX_I2C3_Init+0x50>)
 8003840:	4a12      	ldr	r2, [pc, #72]	; (800388c <MX_I2C3_Init+0x58>)
 8003842:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003844:	4b0f      	ldr	r3, [pc, #60]	; (8003884 <MX_I2C3_Init+0x50>)
 8003846:	2200      	movs	r2, #0
 8003848:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800384a:	4b0e      	ldr	r3, [pc, #56]	; (8003884 <MX_I2C3_Init+0x50>)
 800384c:	2200      	movs	r2, #0
 800384e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003850:	4b0c      	ldr	r3, [pc, #48]	; (8003884 <MX_I2C3_Init+0x50>)
 8003852:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003856:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003858:	4b0a      	ldr	r3, [pc, #40]	; (8003884 <MX_I2C3_Init+0x50>)
 800385a:	2200      	movs	r2, #0
 800385c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800385e:	4b09      	ldr	r3, [pc, #36]	; (8003884 <MX_I2C3_Init+0x50>)
 8003860:	2200      	movs	r2, #0
 8003862:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003864:	4b07      	ldr	r3, [pc, #28]	; (8003884 <MX_I2C3_Init+0x50>)
 8003866:	2200      	movs	r2, #0
 8003868:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800386a:	4b06      	ldr	r3, [pc, #24]	; (8003884 <MX_I2C3_Init+0x50>)
 800386c:	2200      	movs	r2, #0
 800386e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8003870:	4804      	ldr	r0, [pc, #16]	; (8003884 <MX_I2C3_Init+0x50>)
 8003872:	f002 fc33 	bl	80060dc <HAL_I2C_Init>
 8003876:	4603      	mov	r3, r0
 8003878:	2b00      	cmp	r3, #0
 800387a:	d001      	beq.n	8003880 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 800387c:	f000 f9ee 	bl	8003c5c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8003880:	bf00      	nop
 8003882:	bd80      	pop	{r7, pc}
 8003884:	200004e4 	.word	0x200004e4
 8003888:	40005c00 	.word	0x40005c00
 800388c:	00061a80 	.word	0x00061a80

08003890 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8003894:	4b13      	ldr	r3, [pc, #76]	; (80038e4 <MX_I2S2_Init+0x54>)
 8003896:	4a14      	ldr	r2, [pc, #80]	; (80038e8 <MX_I2S2_Init+0x58>)
 8003898:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 800389a:	4b12      	ldr	r3, [pc, #72]	; (80038e4 <MX_I2S2_Init+0x54>)
 800389c:	f44f 7240 	mov.w	r2, #768	; 0x300
 80038a0:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 80038a2:	4b10      	ldr	r3, [pc, #64]	; (80038e4 <MX_I2S2_Init+0x54>)
 80038a4:	2200      	movs	r2, #0
 80038a6:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 80038a8:	4b0e      	ldr	r3, [pc, #56]	; (80038e4 <MX_I2S2_Init+0x54>)
 80038aa:	2203      	movs	r2, #3
 80038ac:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80038ae:	4b0d      	ldr	r3, [pc, #52]	; (80038e4 <MX_I2S2_Init+0x54>)
 80038b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038b4:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 80038b6:	4b0b      	ldr	r3, [pc, #44]	; (80038e4 <MX_I2S2_Init+0x54>)
 80038b8:	f64b 3280 	movw	r2, #48000	; 0xbb80
 80038bc:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 80038be:	4b09      	ldr	r3, [pc, #36]	; (80038e4 <MX_I2S2_Init+0x54>)
 80038c0:	2200      	movs	r2, #0
 80038c2:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 80038c4:	4b07      	ldr	r3, [pc, #28]	; (80038e4 <MX_I2S2_Init+0x54>)
 80038c6:	2200      	movs	r2, #0
 80038c8:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 80038ca:	4b06      	ldr	r3, [pc, #24]	; (80038e4 <MX_I2S2_Init+0x54>)
 80038cc:	2201      	movs	r2, #1
 80038ce:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80038d0:	4804      	ldr	r0, [pc, #16]	; (80038e4 <MX_I2S2_Init+0x54>)
 80038d2:	f003 fe19 	bl	8007508 <HAL_I2S_Init>
 80038d6:	4603      	mov	r3, r0
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d001      	beq.n	80038e0 <MX_I2S2_Init+0x50>
  {
    Error_Handler();
 80038dc:	f000 f9be 	bl	8003c5c <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 80038e0:	bf00      	nop
 80038e2:	bd80      	pop	{r7, pc}
 80038e4:	200010e8 	.word	0x200010e8
 80038e8:	40003800 	.word	0x40003800

080038ec <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80038f0:	4b11      	ldr	r3, [pc, #68]	; (8003938 <MX_USART1_UART_Init+0x4c>)
 80038f2:	4a12      	ldr	r2, [pc, #72]	; (800393c <MX_USART1_UART_Init+0x50>)
 80038f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80038f6:	4b10      	ldr	r3, [pc, #64]	; (8003938 <MX_USART1_UART_Init+0x4c>)
 80038f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80038fc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80038fe:	4b0e      	ldr	r3, [pc, #56]	; (8003938 <MX_USART1_UART_Init+0x4c>)
 8003900:	2200      	movs	r2, #0
 8003902:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003904:	4b0c      	ldr	r3, [pc, #48]	; (8003938 <MX_USART1_UART_Init+0x4c>)
 8003906:	2200      	movs	r2, #0
 8003908:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800390a:	4b0b      	ldr	r3, [pc, #44]	; (8003938 <MX_USART1_UART_Init+0x4c>)
 800390c:	2200      	movs	r2, #0
 800390e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003910:	4b09      	ldr	r3, [pc, #36]	; (8003938 <MX_USART1_UART_Init+0x4c>)
 8003912:	220c      	movs	r2, #12
 8003914:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003916:	4b08      	ldr	r3, [pc, #32]	; (8003938 <MX_USART1_UART_Init+0x4c>)
 8003918:	2200      	movs	r2, #0
 800391a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800391c:	4b06      	ldr	r3, [pc, #24]	; (8003938 <MX_USART1_UART_Init+0x4c>)
 800391e:	2200      	movs	r2, #0
 8003920:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003922:	4805      	ldr	r0, [pc, #20]	; (8003938 <MX_USART1_UART_Init+0x4c>)
 8003924:	f004 ffce 	bl	80088c4 <HAL_UART_Init>
 8003928:	4603      	mov	r3, r0
 800392a:	2b00      	cmp	r3, #0
 800392c:	d001      	beq.n	8003932 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800392e:	f000 f995 	bl	8003c5c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003932:	bf00      	nop
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	2000079c 	.word	0x2000079c
 800393c:	40011000 	.word	0x40011000

08003940 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b082      	sub	sp, #8
 8003944:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003946:	2300      	movs	r3, #0
 8003948:	607b      	str	r3, [r7, #4]
 800394a:	4b1f      	ldr	r3, [pc, #124]	; (80039c8 <MX_DMA_Init+0x88>)
 800394c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800394e:	4a1e      	ldr	r2, [pc, #120]	; (80039c8 <MX_DMA_Init+0x88>)
 8003950:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003954:	6313      	str	r3, [r2, #48]	; 0x30
 8003956:	4b1c      	ldr	r3, [pc, #112]	; (80039c8 <MX_DMA_Init+0x88>)
 8003958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800395a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800395e:	607b      	str	r3, [r7, #4]
 8003960:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003962:	2300      	movs	r3, #0
 8003964:	603b      	str	r3, [r7, #0]
 8003966:	4b18      	ldr	r3, [pc, #96]	; (80039c8 <MX_DMA_Init+0x88>)
 8003968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800396a:	4a17      	ldr	r2, [pc, #92]	; (80039c8 <MX_DMA_Init+0x88>)
 800396c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003970:	6313      	str	r3, [r2, #48]	; 0x30
 8003972:	4b15      	ldr	r3, [pc, #84]	; (80039c8 <MX_DMA_Init+0x88>)
 8003974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003976:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800397a:	603b      	str	r3, [r7, #0]
 800397c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800397e:	2200      	movs	r2, #0
 8003980:	2100      	movs	r1, #0
 8003982:	200e      	movs	r0, #14
 8003984:	f001 fe9d 	bl	80056c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8003988:	200e      	movs	r0, #14
 800398a:	f001 feb6 	bl	80056fa <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800398e:	2200      	movs	r2, #0
 8003990:	2100      	movs	r1, #0
 8003992:	200f      	movs	r0, #15
 8003994:	f001 fe95 	bl	80056c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8003998:	200f      	movs	r0, #15
 800399a:	f001 feae 	bl	80056fa <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800399e:	2200      	movs	r2, #0
 80039a0:	2100      	movs	r1, #0
 80039a2:	203a      	movs	r0, #58	; 0x3a
 80039a4:	f001 fe8d 	bl	80056c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80039a8:	203a      	movs	r0, #58	; 0x3a
 80039aa:	f001 fea6 	bl	80056fa <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 80039ae:	2200      	movs	r2, #0
 80039b0:	2100      	movs	r1, #0
 80039b2:	2046      	movs	r0, #70	; 0x46
 80039b4:	f001 fe85 	bl	80056c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80039b8:	2046      	movs	r0, #70	; 0x46
 80039ba:	f001 fe9e 	bl	80056fa <HAL_NVIC_EnableIRQ>

}
 80039be:	bf00      	nop
 80039c0:	3708      	adds	r7, #8
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop
 80039c8:	40023800 	.word	0x40023800

080039cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b08a      	sub	sp, #40	; 0x28
 80039d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039d2:	f107 0314 	add.w	r3, r7, #20
 80039d6:	2200      	movs	r2, #0
 80039d8:	601a      	str	r2, [r3, #0]
 80039da:	605a      	str	r2, [r3, #4]
 80039dc:	609a      	str	r2, [r3, #8]
 80039de:	60da      	str	r2, [r3, #12]
 80039e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80039e2:	2300      	movs	r3, #0
 80039e4:	613b      	str	r3, [r7, #16]
 80039e6:	4b47      	ldr	r3, [pc, #284]	; (8003b04 <MX_GPIO_Init+0x138>)
 80039e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ea:	4a46      	ldr	r2, [pc, #280]	; (8003b04 <MX_GPIO_Init+0x138>)
 80039ec:	f043 0304 	orr.w	r3, r3, #4
 80039f0:	6313      	str	r3, [r2, #48]	; 0x30
 80039f2:	4b44      	ldr	r3, [pc, #272]	; (8003b04 <MX_GPIO_Init+0x138>)
 80039f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039f6:	f003 0304 	and.w	r3, r3, #4
 80039fa:	613b      	str	r3, [r7, #16]
 80039fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80039fe:	2300      	movs	r3, #0
 8003a00:	60fb      	str	r3, [r7, #12]
 8003a02:	4b40      	ldr	r3, [pc, #256]	; (8003b04 <MX_GPIO_Init+0x138>)
 8003a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a06:	4a3f      	ldr	r2, [pc, #252]	; (8003b04 <MX_GPIO_Init+0x138>)
 8003a08:	f043 0302 	orr.w	r3, r3, #2
 8003a0c:	6313      	str	r3, [r2, #48]	; 0x30
 8003a0e:	4b3d      	ldr	r3, [pc, #244]	; (8003b04 <MX_GPIO_Init+0x138>)
 8003a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a12:	f003 0302 	and.w	r3, r3, #2
 8003a16:	60fb      	str	r3, [r7, #12]
 8003a18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	60bb      	str	r3, [r7, #8]
 8003a1e:	4b39      	ldr	r3, [pc, #228]	; (8003b04 <MX_GPIO_Init+0x138>)
 8003a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a22:	4a38      	ldr	r2, [pc, #224]	; (8003b04 <MX_GPIO_Init+0x138>)
 8003a24:	f043 0308 	orr.w	r3, r3, #8
 8003a28:	6313      	str	r3, [r2, #48]	; 0x30
 8003a2a:	4b36      	ldr	r3, [pc, #216]	; (8003b04 <MX_GPIO_Init+0x138>)
 8003a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a2e:	f003 0308 	and.w	r3, r3, #8
 8003a32:	60bb      	str	r3, [r7, #8]
 8003a34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a36:	2300      	movs	r3, #0
 8003a38:	607b      	str	r3, [r7, #4]
 8003a3a:	4b32      	ldr	r3, [pc, #200]	; (8003b04 <MX_GPIO_Init+0x138>)
 8003a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a3e:	4a31      	ldr	r2, [pc, #196]	; (8003b04 <MX_GPIO_Init+0x138>)
 8003a40:	f043 0301 	orr.w	r3, r3, #1
 8003a44:	6313      	str	r3, [r2, #48]	; 0x30
 8003a46:	4b2f      	ldr	r3, [pc, #188]	; (8003b04 <MX_GPIO_Init+0x138>)
 8003a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a4a:	f003 0301 	and.w	r3, r3, #1
 8003a4e:	607b      	str	r3, [r7, #4]
 8003a50:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(I2S_EN_GPIO_Port, I2S_EN_Pin, GPIO_PIN_RESET);
 8003a52:	2200      	movs	r2, #0
 8003a54:	2120      	movs	r1, #32
 8003a56:	482c      	ldr	r0, [pc, #176]	; (8003b08 <MX_GPIO_Init+0x13c>)
 8003a58:	f002 fb26 	bl	80060a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Pin|TP_D_Pin|TP_C_Pin, GPIO_PIN_RESET);
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8003a62:	482a      	ldr	r0, [pc, #168]	; (8003b0c <MX_GPIO_Init+0x140>)
 8003a64:	f002 fb20 	bl	80060a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, TP_B_Pin|TP_A_Pin|R_SIGN_Pin|L_SIGN_Pin, GPIO_PIN_RESET);
 8003a68:	2200      	movs	r2, #0
 8003a6a:	f240 3103 	movw	r1, #771	; 0x303
 8003a6e:	4828      	ldr	r0, [pc, #160]	; (8003b10 <MX_GPIO_Init+0x144>)
 8003a70:	f002 fb1a 	bl	80060a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : I2S_EN_Pin */
  GPIO_InitStruct.Pin = I2S_EN_Pin;
 8003a74:	2320      	movs	r3, #32
 8003a76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a80:	2300      	movs	r3, #0
 8003a82:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(I2S_EN_GPIO_Port, &GPIO_InitStruct);
 8003a84:	f107 0314 	add.w	r3, r7, #20
 8003a88:	4619      	mov	r1, r3
 8003a8a:	481f      	ldr	r0, [pc, #124]	; (8003b08 <MX_GPIO_Init+0x13c>)
 8003a8c:	f002 f95a 	bl	8005d44 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin TP_D_Pin TP_C_Pin */
  GPIO_InitStruct.Pin = LED_Pin|TP_D_Pin|TP_C_Pin;
 8003a90:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8003a94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a96:	2301      	movs	r3, #1
 8003a98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003aa2:	f107 0314 	add.w	r3, r7, #20
 8003aa6:	4619      	mov	r1, r3
 8003aa8:	4818      	ldr	r0, [pc, #96]	; (8003b0c <MX_GPIO_Init+0x140>)
 8003aaa:	f002 f94b 	bl	8005d44 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP_B_Pin TP_A_Pin R_SIGN_Pin L_SIGN_Pin */
  GPIO_InitStruct.Pin = TP_B_Pin|TP_A_Pin|R_SIGN_Pin|L_SIGN_Pin;
 8003aae:	f240 3303 	movw	r3, #771	; 0x303
 8003ab2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003abc:	2300      	movs	r3, #0
 8003abe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003ac0:	f107 0314 	add.w	r3, r7, #20
 8003ac4:	4619      	mov	r1, r3
 8003ac6:	4812      	ldr	r0, [pc, #72]	; (8003b10 <MX_GPIO_Init+0x144>)
 8003ac8:	f002 f93c 	bl	8005d44 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW_UP_Pin SW_DOWN_Pin SW_LEFT_Pin SW_RIGHT_Pin */
  GPIO_InitStruct.Pin = SW_UP_Pin|SW_DOWN_Pin|SW_LEFT_Pin|SW_RIGHT_Pin;
 8003acc:	233c      	movs	r3, #60	; 0x3c
 8003ace:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003ad8:	f107 0314 	add.w	r3, r7, #20
 8003adc:	4619      	mov	r1, r3
 8003ade:	480c      	ldr	r0, [pc, #48]	; (8003b10 <MX_GPIO_Init+0x144>)
 8003ae0:	f002 f930 	bl	8005d44 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENC_SW_Pin ENC_CLK_Pin ENC_DT_Pin */
  GPIO_InitStruct.Pin = ENC_SW_Pin|ENC_CLK_Pin|ENC_DT_Pin;
 8003ae4:	2338      	movs	r3, #56	; 0x38
 8003ae6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ae8:	2300      	movs	r3, #0
 8003aea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aec:	2300      	movs	r3, #0
 8003aee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003af0:	f107 0314 	add.w	r3, r7, #20
 8003af4:	4619      	mov	r1, r3
 8003af6:	4805      	ldr	r0, [pc, #20]	; (8003b0c <MX_GPIO_Init+0x140>)
 8003af8:	f002 f924 	bl	8005d44 <HAL_GPIO_Init>

}
 8003afc:	bf00      	nop
 8003afe:	3728      	adds	r7, #40	; 0x28
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}
 8003b04:	40023800 	.word	0x40023800
 8003b08:	40020800 	.word	0x40020800
 8003b0c:	40020400 	.word	0x40020400
 8003b10:	40020c00 	.word	0x40020c00

08003b14 <HAL_I2SEx_TxRxCpltCallback>:
	//
	writeWord(L_Samplef, 0, 0);
	writeWord(L_Samplef, 1, 0);
}

void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s){
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b082      	sub	sp, #8
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
	L_Samplef = readWord(0,4);
 8003b1c:	2104      	movs	r1, #4
 8003b1e:	2000      	movs	r0, #0
 8003b20:	f7fd f9ae 	bl	8000e80 <readWord>
 8003b24:	eef0 7a40 	vmov.f32	s15, s0
 8003b28:	4b10      	ldr	r3, [pc, #64]	; (8003b6c <HAL_I2SEx_TxRxCpltCallback+0x58>)
 8003b2a:	edc3 7a00 	vstr	s15, [r3]
	R_Samplef = readWord(1,4);
 8003b2e:	2104      	movs	r1, #4
 8003b30:	2001      	movs	r0, #1
 8003b32:	f7fd f9a5 	bl	8000e80 <readWord>
 8003b36:	eef0 7a40 	vmov.f32	s15, s0
 8003b3a:	4b0d      	ldr	r3, [pc, #52]	; (8003b70 <HAL_I2SEx_TxRxCpltCallback+0x5c>)
 8003b3c:	edc3 7a00 	vstr	s15, [r3]
	//		if(L_Samplef < min) min = L_Samplef;
	//	}

	//	writeWord(L_Samplef, 0, 0);
	//	writeWord(L_Samplef, 1, 0);
	writeWord(L_Samplef, 0, 4);
 8003b40:	4b0a      	ldr	r3, [pc, #40]	; (8003b6c <HAL_I2SEx_TxRxCpltCallback+0x58>)
 8003b42:	edd3 7a00 	vldr	s15, [r3]
 8003b46:	2104      	movs	r1, #4
 8003b48:	2000      	movs	r0, #0
 8003b4a:	eeb0 0a67 	vmov.f32	s0, s15
 8003b4e:	f7fd f9e1 	bl	8000f14 <writeWord>
	writeWord(L_Samplef, 1, 4);
 8003b52:	4b06      	ldr	r3, [pc, #24]	; (8003b6c <HAL_I2SEx_TxRxCpltCallback+0x58>)
 8003b54:	edd3 7a00 	vldr	s15, [r3]
 8003b58:	2104      	movs	r1, #4
 8003b5a:	2001      	movs	r0, #1
 8003b5c:	eeb0 0a67 	vmov.f32	s0, s15
 8003b60:	f7fd f9d8 	bl	8000f14 <writeWord>
}
 8003b64:	bf00      	nop
 8003b66:	3708      	adds	r7, #8
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}
 8003b6c:	20000694 	.word	0x20000694
 8003b70:	200010e0 	.word	0x200010e0

08003b74 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b082      	sub	sp, #8
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
	//	for(int i=0; i<strlen(data_serial_rx); i++){
	//		data_serial_rx[i] = 0;
	//	}

	HAL_UART_Receive_IT(&huart1, (uint8_t*)data_serial_rx, LEN_SERIAL);
 8003b7c:	2215      	movs	r2, #21
 8003b7e:	4904      	ldr	r1, [pc, #16]	; (8003b90 <HAL_UART_RxCpltCallback+0x1c>)
 8003b80:	4804      	ldr	r0, [pc, #16]	; (8003b94 <HAL_UART_RxCpltCallback+0x20>)
 8003b82:	f004 feec 	bl	800895e <HAL_UART_Receive_IT>
}
 8003b86:	bf00      	nop
 8003b88:	3708      	adds	r7, #8
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}
 8003b8e:	bf00      	nop
 8003b90:	20000000 	.word	0x20000000
 8003b94:	2000079c 	.word	0x2000079c

08003b98 <saveToEeprom>:

/* ------------------------------------------ EEPROM ------------------------------------------ */
void saveToEeprom(void){
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b082      	sub	sp, #8
 8003b9c:	af00      	add	r7, sp, #0
	/* Baca preset terakhir */
	EEPROM_WriteByte(0, 0, (uint8_t*)&EQ_preset);
 8003b9e:	4a0a      	ldr	r2, [pc, #40]	; (8003bc8 <saveToEeprom+0x30>)
 8003ba0:	2100      	movs	r1, #0
 8003ba2:	2000      	movs	r0, #0
 8003ba4:	f000 f940 	bl	8003e28 <EEPROM_WriteByte>
//	uint8_t buff_preset[1];
//	buff_preset[0] = EQ_preset;
//	EEPROM_Write(0, 0, buff_preset, 1);
	/* Baca semua preset */
	uint8_t* addrOfStruct = (uint8_t*)&myPreset;
 8003ba8:	4b08      	ldr	r3, [pc, #32]	; (8003bcc <saveToEeprom+0x34>)
 8003baa:	607b      	str	r3, [r7, #4]
	uint16_t sizeOfStruct = sizeof(myPreset);
 8003bac:	f44f 7366 	mov.w	r3, #920	; 0x398
 8003bb0:	807b      	strh	r3, [r7, #2]
	EEPROM_Write(1, 0, addrOfStruct, sizeOfStruct);
 8003bb2:	887b      	ldrh	r3, [r7, #2]
 8003bb4:	687a      	ldr	r2, [r7, #4]
 8003bb6:	2100      	movs	r1, #0
 8003bb8:	2001      	movs	r0, #1
 8003bba:	f000 f86f 	bl	8003c9c <EEPROM_Write>
}
 8003bbe:	bf00      	nop
 8003bc0:	3708      	adds	r7, #8
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop
 8003bc8:	2000053c 	.word	0x2000053c
 8003bcc:	200007f0 	.word	0x200007f0

08003bd0 <LoadFromEeprom>:

void LoadFromEeprom(void){
 8003bd0:	b5b0      	push	{r4, r5, r7, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	466b      	mov	r3, sp
 8003bd8:	461d      	mov	r5, r3
	/* Tulis preset terakhir */
//	uint8_t buff_preset[1];
	EEPROM_ReadByte(0, 0, (uint8_t*)&EQ_preset);
 8003bda:	4a1e      	ldr	r2, [pc, #120]	; (8003c54 <LoadFromEeprom+0x84>)
 8003bdc:	2100      	movs	r1, #0
 8003bde:	2000      	movs	r0, #0
 8003be0:	f000 f948 	bl	8003e74 <EEPROM_ReadByte>
//	EEPROM_Read(0, 0, buff_preset, 1);
//	HAL_I2C_Mem_Read(&h, DevAddress, MemAddress, MemAddSize, pData, Size, Timeout)
//	EQ_preset =  buff_preset[0];
	/* Tulis semua prset */
    uint16_t sizeOfBuff = sizeof(myPreset);
 8003be4:	f44f 7366 	mov.w	r3, #920	; 0x398
 8003be8:	81fb      	strh	r3, [r7, #14]
    uint8_t reciveBuff[sizeOfBuff];
 8003bea:	89f8      	ldrh	r0, [r7, #14]
 8003bec:	4603      	mov	r3, r0
 8003bee:	3b01      	subs	r3, #1
 8003bf0:	60bb      	str	r3, [r7, #8]
 8003bf2:	b281      	uxth	r1, r0
 8003bf4:	f04f 0200 	mov.w	r2, #0
 8003bf8:	f04f 0300 	mov.w	r3, #0
 8003bfc:	f04f 0400 	mov.w	r4, #0
 8003c00:	00d4      	lsls	r4, r2, #3
 8003c02:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8003c06:	00cb      	lsls	r3, r1, #3
 8003c08:	b281      	uxth	r1, r0
 8003c0a:	f04f 0200 	mov.w	r2, #0
 8003c0e:	f04f 0300 	mov.w	r3, #0
 8003c12:	f04f 0400 	mov.w	r4, #0
 8003c16:	00d4      	lsls	r4, r2, #3
 8003c18:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8003c1c:	00cb      	lsls	r3, r1, #3
 8003c1e:	4603      	mov	r3, r0
 8003c20:	3307      	adds	r3, #7
 8003c22:	08db      	lsrs	r3, r3, #3
 8003c24:	00db      	lsls	r3, r3, #3
 8003c26:	ebad 0d03 	sub.w	sp, sp, r3
 8003c2a:	466b      	mov	r3, sp
 8003c2c:	3300      	adds	r3, #0
 8003c2e:	607b      	str	r3, [r7, #4]
    EEPROM_Read(1, 0, reciveBuff, sizeOfBuff);
 8003c30:	687a      	ldr	r2, [r7, #4]
 8003c32:	89fb      	ldrh	r3, [r7, #14]
 8003c34:	2100      	movs	r1, #0
 8003c36:	2001      	movs	r0, #1
 8003c38:	f000 f894 	bl	8003d64 <EEPROM_Read>
    memcpy(&myPreset, reciveBuff, sizeof(myPreset));
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	f44f 7266 	mov.w	r2, #920	; 0x398
 8003c42:	4619      	mov	r1, r3
 8003c44:	4804      	ldr	r0, [pc, #16]	; (8003c58 <LoadFromEeprom+0x88>)
 8003c46:	f005 fb45 	bl	80092d4 <memcpy>
 8003c4a:	46ad      	mov	sp, r5
}
 8003c4c:	bf00      	nop
 8003c4e:	3710      	adds	r7, #16
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bdb0      	pop	{r4, r5, r7, pc}
 8003c54:	2000053c 	.word	0x2000053c
 8003c58:	200007f0 	.word	0x200007f0

08003c5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003c60:	bf00      	nop
 8003c62:	46bd      	mov	sp, r7
 8003c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c68:	4770      	bx	lr

08003c6a <bytesToWrite>:
 *  Created on: Mar 11, 2021
 *      Author: Andi
 */
#include "myEEPROM.h"

uint16_t bytesToWrite(uint16_t size, uint16_t offset){
 8003c6a:	b480      	push	{r7}
 8003c6c:	b083      	sub	sp, #12
 8003c6e:	af00      	add	r7, sp, #0
 8003c70:	4603      	mov	r3, r0
 8003c72:	460a      	mov	r2, r1
 8003c74:	80fb      	strh	r3, [r7, #6]
 8003c76:	4613      	mov	r3, r2
 8003c78:	80bb      	strh	r3, [r7, #4]
	if((size+offset)<32){
 8003c7a:	88fa      	ldrh	r2, [r7, #6]
 8003c7c:	88bb      	ldrh	r3, [r7, #4]
 8003c7e:	4413      	add	r3, r2
 8003c80:	2b1f      	cmp	r3, #31
 8003c82:	dc01      	bgt.n	8003c88 <bytesToWrite+0x1e>
		return size;
 8003c84:	88fb      	ldrh	r3, [r7, #6]
 8003c86:	e003      	b.n	8003c90 <bytesToWrite+0x26>
	} else{
		return 32 - offset;
 8003c88:	88bb      	ldrh	r3, [r7, #4]
 8003c8a:	f1c3 0320 	rsb	r3, r3, #32
 8003c8e:	b29b      	uxth	r3, r3
	}
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	370c      	adds	r7, #12
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr

08003c9c <EEPROM_Write>:

void EEPROM_Write(uint16_t page, uint16_t offset, uint8_t *pData, uint16_t size){
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b08e      	sub	sp, #56	; 0x38
 8003ca0:	af04      	add	r7, sp, #16
 8003ca2:	60ba      	str	r2, [r7, #8]
 8003ca4:	461a      	mov	r2, r3
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	81fb      	strh	r3, [r7, #14]
 8003caa:	460b      	mov	r3, r1
 8003cac:	81bb      	strh	r3, [r7, #12]
 8003cae:	4613      	mov	r3, r2
 8003cb0:	80fb      	strh	r3, [r7, #6]
	int pAddrPos = log(32)/log(2);
 8003cb2:	2305      	movs	r3, #5
 8003cb4:	61fb      	str	r3, [r7, #28]

	uint16_t startPage = page;
 8003cb6:	89fb      	ldrh	r3, [r7, #14]
 8003cb8:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t endPage = page + ((size+offset)/32);
 8003cba:	88fa      	ldrh	r2, [r7, #6]
 8003cbc:	89bb      	ldrh	r3, [r7, #12]
 8003cbe:	4413      	add	r3, r2
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	da00      	bge.n	8003cc6 <EEPROM_Write+0x2a>
 8003cc4:	331f      	adds	r3, #31
 8003cc6:	115b      	asrs	r3, r3, #5
 8003cc8:	b29a      	uxth	r2, r3
 8003cca:	89fb      	ldrh	r3, [r7, #14]
 8003ccc:	4413      	add	r3, r2
 8003cce:	837b      	strh	r3, [r7, #26]

	uint16_t numOfPages = endPage - startPage;
 8003cd0:	8b7a      	ldrh	r2, [r7, #26]
 8003cd2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003cd4:	1ad3      	subs	r3, r2, r3
 8003cd6:	833b      	strh	r3, [r7, #24]
	uint16_t pos = 0;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	84bb      	strh	r3, [r7, #36]	; 0x24

	for(int16_t i=0; i<numOfPages; i++){
 8003cdc:	2300      	movs	r3, #0
 8003cde:	847b      	strh	r3, [r7, #34]	; 0x22
 8003ce0:	e034      	b.n	8003d4c <EEPROM_Write+0xb0>
		uint16_t MemAddress = startPage << (pAddrPos | offset);
 8003ce2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003ce4:	89b9      	ldrh	r1, [r7, #12]
 8003ce6:	69fb      	ldr	r3, [r7, #28]
 8003ce8:	430b      	orrs	r3, r1
 8003cea:	fa02 f303 	lsl.w	r3, r2, r3
 8003cee:	82fb      	strh	r3, [r7, #22]
		uint16_t bytesRemaining = bytesToWrite(size, offset);
 8003cf0:	89ba      	ldrh	r2, [r7, #12]
 8003cf2:	88fb      	ldrh	r3, [r7, #6]
 8003cf4:	4611      	mov	r1, r2
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f7ff ffb7 	bl	8003c6a <bytesToWrite>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	82bb      	strh	r3, [r7, #20]

		HAL_I2C_Mem_Write(&hi2c3, 0xA0, MemAddress, I2C_MEMADD_SIZE_16BIT, &pData[pos], bytesRemaining, 1000);
 8003d00:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003d02:	68ba      	ldr	r2, [r7, #8]
 8003d04:	4413      	add	r3, r2
 8003d06:	8af9      	ldrh	r1, [r7, #22]
 8003d08:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003d0c:	9202      	str	r2, [sp, #8]
 8003d0e:	8aba      	ldrh	r2, [r7, #20]
 8003d10:	9201      	str	r2, [sp, #4]
 8003d12:	9300      	str	r3, [sp, #0]
 8003d14:	2310      	movs	r3, #16
 8003d16:	460a      	mov	r2, r1
 8003d18:	21a0      	movs	r1, #160	; 0xa0
 8003d1a:	4811      	ldr	r0, [pc, #68]	; (8003d60 <EEPROM_Write+0xc4>)
 8003d1c:	f002 fc04 	bl	8006528 <HAL_I2C_Mem_Write>

		startPage += 1;
 8003d20:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003d22:	3301      	adds	r3, #1
 8003d24:	84fb      	strh	r3, [r7, #38]	; 0x26
		offset = 0;
 8003d26:	2300      	movs	r3, #0
 8003d28:	81bb      	strh	r3, [r7, #12]

		size = size - bytesRemaining;
 8003d2a:	88fa      	ldrh	r2, [r7, #6]
 8003d2c:	8abb      	ldrh	r3, [r7, #20]
 8003d2e:	1ad3      	subs	r3, r2, r3
 8003d30:	80fb      	strh	r3, [r7, #6]
		pos += bytesRemaining;
 8003d32:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003d34:	8abb      	ldrh	r3, [r7, #20]
 8003d36:	4413      	add	r3, r2
 8003d38:	84bb      	strh	r3, [r7, #36]	; 0x24

		HAL_Delay(5);
 8003d3a:	2005      	movs	r0, #5
 8003d3c:	f001 fbc4 	bl	80054c8 <HAL_Delay>
	for(int16_t i=0; i<numOfPages; i++){
 8003d40:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8003d44:	b29b      	uxth	r3, r3
 8003d46:	3301      	adds	r3, #1
 8003d48:	b29b      	uxth	r3, r3
 8003d4a:	847b      	strh	r3, [r7, #34]	; 0x22
 8003d4c:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 8003d50:	8b3b      	ldrh	r3, [r7, #24]
 8003d52:	429a      	cmp	r2, r3
 8003d54:	dbc5      	blt.n	8003ce2 <EEPROM_Write+0x46>
	}
}
 8003d56:	bf00      	nop
 8003d58:	3728      	adds	r7, #40	; 0x28
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}
 8003d5e:	bf00      	nop
 8003d60:	200004e4 	.word	0x200004e4

08003d64 <EEPROM_Read>:

void EEPROM_Read(uint16_t page, uint16_t offset, uint8_t *pData, uint16_t size){
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b08c      	sub	sp, #48	; 0x30
 8003d68:	af04      	add	r7, sp, #16
 8003d6a:	60ba      	str	r2, [r7, #8]
 8003d6c:	461a      	mov	r2, r3
 8003d6e:	4603      	mov	r3, r0
 8003d70:	81fb      	strh	r3, [r7, #14]
 8003d72:	460b      	mov	r3, r1
 8003d74:	81bb      	strh	r3, [r7, #12]
 8003d76:	4613      	mov	r3, r2
 8003d78:	80fb      	strh	r3, [r7, #6]
	int16_t pAddrPos = log(PAGE_SIZE)/log(2);
 8003d7a:	2305      	movs	r3, #5
 8003d7c:	833b      	strh	r3, [r7, #24]

	uint16_t startPage = page;
 8003d7e:	89fb      	ldrh	r3, [r7, #14]
 8003d80:	83fb      	strh	r3, [r7, #30]
	uint16_t endPage = page + ((size+offset)/PAGE_SIZE);
 8003d82:	88fa      	ldrh	r2, [r7, #6]
 8003d84:	89bb      	ldrh	r3, [r7, #12]
 8003d86:	4413      	add	r3, r2
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	da00      	bge.n	8003d8e <EEPROM_Read+0x2a>
 8003d8c:	331f      	adds	r3, #31
 8003d8e:	115b      	asrs	r3, r3, #5
 8003d90:	b29a      	uxth	r2, r3
 8003d92:	89fb      	ldrh	r3, [r7, #14]
 8003d94:	4413      	add	r3, r2
 8003d96:	82fb      	strh	r3, [r7, #22]

	uint16_t numOfPages = endPage - startPage;
 8003d98:	8afa      	ldrh	r2, [r7, #22]
 8003d9a:	8bfb      	ldrh	r3, [r7, #30]
 8003d9c:	1ad3      	subs	r3, r2, r3
 8003d9e:	82bb      	strh	r3, [r7, #20]
	uint16_t pos = 0;
 8003da0:	2300      	movs	r3, #0
 8003da2:	83bb      	strh	r3, [r7, #28]

	for(int16_t i=0; i<numOfPages; i++){
 8003da4:	2300      	movs	r3, #0
 8003da6:	837b      	strh	r3, [r7, #26]
 8003da8:	e032      	b.n	8003e10 <EEPROM_Read+0xac>
		uint16_t MemAddress = startPage << (pAddrPos | offset);
 8003daa:	8bfa      	ldrh	r2, [r7, #30]
 8003dac:	f9b7 1018 	ldrsh.w	r1, [r7, #24]
 8003db0:	89bb      	ldrh	r3, [r7, #12]
 8003db2:	430b      	orrs	r3, r1
 8003db4:	fa02 f303 	lsl.w	r3, r2, r3
 8003db8:	827b      	strh	r3, [r7, #18]
		uint16_t bytesRemaining = bytesToWrite(size, offset);
 8003dba:	89ba      	ldrh	r2, [r7, #12]
 8003dbc:	88fb      	ldrh	r3, [r7, #6]
 8003dbe:	4611      	mov	r1, r2
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f7ff ff52 	bl	8003c6a <bytesToWrite>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	823b      	strh	r3, [r7, #16]

		HAL_I2C_Mem_Read(&hi2c3, EEPROM_ADDR, MemAddress, I2C_MEMADD_SIZE_16BIT, &pData[pos], bytesRemaining, 1000);
 8003dca:	8bbb      	ldrh	r3, [r7, #28]
 8003dcc:	68ba      	ldr	r2, [r7, #8]
 8003dce:	4413      	add	r3, r2
 8003dd0:	8a79      	ldrh	r1, [r7, #18]
 8003dd2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003dd6:	9202      	str	r2, [sp, #8]
 8003dd8:	8a3a      	ldrh	r2, [r7, #16]
 8003dda:	9201      	str	r2, [sp, #4]
 8003ddc:	9300      	str	r3, [sp, #0]
 8003dde:	2310      	movs	r3, #16
 8003de0:	460a      	mov	r2, r1
 8003de2:	21a0      	movs	r1, #160	; 0xa0
 8003de4:	480f      	ldr	r0, [pc, #60]	; (8003e24 <EEPROM_Read+0xc0>)
 8003de6:	f002 fc99 	bl	800671c <HAL_I2C_Mem_Read>

		startPage += 1;
 8003dea:	8bfb      	ldrh	r3, [r7, #30]
 8003dec:	3301      	adds	r3, #1
 8003dee:	83fb      	strh	r3, [r7, #30]
		offset = 0;
 8003df0:	2300      	movs	r3, #0
 8003df2:	81bb      	strh	r3, [r7, #12]
		size = size - bytesRemaining;
 8003df4:	88fa      	ldrh	r2, [r7, #6]
 8003df6:	8a3b      	ldrh	r3, [r7, #16]
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	80fb      	strh	r3, [r7, #6]
		pos  = pos + bytesRemaining;
 8003dfc:	8bba      	ldrh	r2, [r7, #28]
 8003dfe:	8a3b      	ldrh	r3, [r7, #16]
 8003e00:	4413      	add	r3, r2
 8003e02:	83bb      	strh	r3, [r7, #28]
	for(int16_t i=0; i<numOfPages; i++){
 8003e04:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003e08:	b29b      	uxth	r3, r3
 8003e0a:	3301      	adds	r3, #1
 8003e0c:	b29b      	uxth	r3, r3
 8003e0e:	837b      	strh	r3, [r7, #26]
 8003e10:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8003e14:	8abb      	ldrh	r3, [r7, #20]
 8003e16:	429a      	cmp	r2, r3
 8003e18:	dbc7      	blt.n	8003daa <EEPROM_Read+0x46>
	}
}
 8003e1a:	bf00      	nop
 8003e1c:	3720      	adds	r7, #32
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop
 8003e24:	200004e4 	.word	0x200004e4

08003e28 <EEPROM_WriteByte>:

void EEPROM_WriteByte(uint16_t page, uint16_t address, uint8_t *pData){
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b088      	sub	sp, #32
 8003e2c:	af04      	add	r7, sp, #16
 8003e2e:	4603      	mov	r3, r0
 8003e30:	603a      	str	r2, [r7, #0]
 8003e32:	80fb      	strh	r3, [r7, #6]
 8003e34:	460b      	mov	r3, r1
 8003e36:	80bb      	strh	r3, [r7, #4]
	int16_t pAddrPos = log(PAGE_SIZE)/log(2);
 8003e38:	2305      	movs	r3, #5
 8003e3a:	81fb      	strh	r3, [r7, #14]

	uint16_t MemAddress = page << pAddrPos;
 8003e3c:	88fa      	ldrh	r2, [r7, #6]
 8003e3e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003e42:	fa02 f303 	lsl.w	r3, r2, r3
 8003e46:	81bb      	strh	r3, [r7, #12]

	HAL_I2C_Mem_Write(&hi2c3, EEPROM_ADDR, MemAddress, I2C_MEMADD_SIZE_16BIT, pData, 1, 1000);
 8003e48:	89ba      	ldrh	r2, [r7, #12]
 8003e4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003e4e:	9302      	str	r3, [sp, #8]
 8003e50:	2301      	movs	r3, #1
 8003e52:	9301      	str	r3, [sp, #4]
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	9300      	str	r3, [sp, #0]
 8003e58:	2310      	movs	r3, #16
 8003e5a:	21a0      	movs	r1, #160	; 0xa0
 8003e5c:	4804      	ldr	r0, [pc, #16]	; (8003e70 <EEPROM_WriteByte+0x48>)
 8003e5e:	f002 fb63 	bl	8006528 <HAL_I2C_Mem_Write>
	HAL_Delay(5);
 8003e62:	2005      	movs	r0, #5
 8003e64:	f001 fb30 	bl	80054c8 <HAL_Delay>
}
 8003e68:	bf00      	nop
 8003e6a:	3710      	adds	r7, #16
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}
 8003e70:	200004e4 	.word	0x200004e4

08003e74 <EEPROM_ReadByte>:

void EEPROM_ReadByte(uint16_t page, uint16_t address, uint8_t *pData){
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b088      	sub	sp, #32
 8003e78:	af04      	add	r7, sp, #16
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	603a      	str	r2, [r7, #0]
 8003e7e:	80fb      	strh	r3, [r7, #6]
 8003e80:	460b      	mov	r3, r1
 8003e82:	80bb      	strh	r3, [r7, #4]
	int16_t pAddrPos = log(PAGE_SIZE)/log(2);
 8003e84:	2305      	movs	r3, #5
 8003e86:	81fb      	strh	r3, [r7, #14]

	uint16_t MemAddress = page << pAddrPos;
 8003e88:	88fa      	ldrh	r2, [r7, #6]
 8003e8a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e92:	81bb      	strh	r3, [r7, #12]

	HAL_I2C_Mem_Read(&hi2c3, EEPROM_ADDR, MemAddress, I2C_MEMADD_SIZE_16BIT, pData, 1, 1000);
 8003e94:	89ba      	ldrh	r2, [r7, #12]
 8003e96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003e9a:	9302      	str	r3, [sp, #8]
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	9301      	str	r3, [sp, #4]
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	9300      	str	r3, [sp, #0]
 8003ea4:	2310      	movs	r3, #16
 8003ea6:	21a0      	movs	r1, #160	; 0xa0
 8003ea8:	4803      	ldr	r0, [pc, #12]	; (8003eb8 <EEPROM_ReadByte+0x44>)
 8003eaa:	f002 fc37 	bl	800671c <HAL_I2C_Mem_Read>
}
 8003eae:	bf00      	nop
 8003eb0:	3710      	adds	r7, #16
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	200004e4 	.word	0x200004e4

08003ebc <Display_Init>:
		}
	}
}


uint8_t Display_Init(void) {
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b082      	sub	sp, #8
 8003ec0:	af00      	add	r7, sp, #0

	/* Init I2C */
	SSD1306_I2C_Init();
 8003ec2:	f000 fdb1 	bl	8004a28 <SSD1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8003ec6:	f644 6320 	movw	r3, #20000	; 0x4e20
 8003eca:	2201      	movs	r2, #1
 8003ecc:	2178      	movs	r1, #120	; 0x78
 8003ece:	485b      	ldr	r0, [pc, #364]	; (800403c <Display_Init+0x180>)
 8003ed0:	f002 fe4a 	bl	8006b68 <HAL_I2C_IsDeviceReady>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d001      	beq.n	8003ede <Display_Init+0x22>
		/* Return false */
		return 0;
 8003eda:	2300      	movs	r3, #0
 8003edc:	e0a9      	b.n	8004032 <Display_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 3500;
 8003ede:	f640 53ac 	movw	r3, #3500	; 0xdac
 8003ee2:	607b      	str	r3, [r7, #4]
	while(p>0)
 8003ee4:	e002      	b.n	8003eec <Display_Init+0x30>
		p--;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	3b01      	subs	r3, #1
 8003eea:	607b      	str	r3, [r7, #4]
	while(p>0)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d1f9      	bne.n	8003ee6 <Display_Init+0x2a>
//	HAL_Delay(100);

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8003ef2:	22ae      	movs	r2, #174	; 0xae
 8003ef4:	2100      	movs	r1, #0
 8003ef6:	2078      	movs	r0, #120	; 0x78
 8003ef8:	f000 fdf2 	bl	8004ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8003efc:	2220      	movs	r2, #32
 8003efe:	2100      	movs	r1, #0
 8003f00:	2078      	movs	r0, #120	; 0x78
 8003f02:	f000 fded 	bl	8004ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8003f06:	2210      	movs	r2, #16
 8003f08:	2100      	movs	r1, #0
 8003f0a:	2078      	movs	r0, #120	; 0x78
 8003f0c:	f000 fde8 	bl	8004ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8003f10:	22b0      	movs	r2, #176	; 0xb0
 8003f12:	2100      	movs	r1, #0
 8003f14:	2078      	movs	r0, #120	; 0x78
 8003f16:	f000 fde3 	bl	8004ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8003f1a:	22c8      	movs	r2, #200	; 0xc8
 8003f1c:	2100      	movs	r1, #0
 8003f1e:	2078      	movs	r0, #120	; 0x78
 8003f20:	f000 fdde 	bl	8004ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8003f24:	2200      	movs	r2, #0
 8003f26:	2100      	movs	r1, #0
 8003f28:	2078      	movs	r0, #120	; 0x78
 8003f2a:	f000 fdd9 	bl	8004ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8003f2e:	2210      	movs	r2, #16
 8003f30:	2100      	movs	r1, #0
 8003f32:	2078      	movs	r0, #120	; 0x78
 8003f34:	f000 fdd4 	bl	8004ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8003f38:	2240      	movs	r2, #64	; 0x40
 8003f3a:	2100      	movs	r1, #0
 8003f3c:	2078      	movs	r0, #120	; 0x78
 8003f3e:	f000 fdcf 	bl	8004ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8003f42:	2281      	movs	r2, #129	; 0x81
 8003f44:	2100      	movs	r1, #0
 8003f46:	2078      	movs	r0, #120	; 0x78
 8003f48:	f000 fdca 	bl	8004ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8003f4c:	22ff      	movs	r2, #255	; 0xff
 8003f4e:	2100      	movs	r1, #0
 8003f50:	2078      	movs	r0, #120	; 0x78
 8003f52:	f000 fdc5 	bl	8004ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8003f56:	22a1      	movs	r2, #161	; 0xa1
 8003f58:	2100      	movs	r1, #0
 8003f5a:	2078      	movs	r0, #120	; 0x78
 8003f5c:	f000 fdc0 	bl	8004ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8003f60:	22a6      	movs	r2, #166	; 0xa6
 8003f62:	2100      	movs	r1, #0
 8003f64:	2078      	movs	r0, #120	; 0x78
 8003f66:	f000 fdbb 	bl	8004ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8003f6a:	22a8      	movs	r2, #168	; 0xa8
 8003f6c:	2100      	movs	r1, #0
 8003f6e:	2078      	movs	r0, #120	; 0x78
 8003f70:	f000 fdb6 	bl	8004ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8003f74:	223f      	movs	r2, #63	; 0x3f
 8003f76:	2100      	movs	r1, #0
 8003f78:	2078      	movs	r0, #120	; 0x78
 8003f7a:	f000 fdb1 	bl	8004ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8003f7e:	22a4      	movs	r2, #164	; 0xa4
 8003f80:	2100      	movs	r1, #0
 8003f82:	2078      	movs	r0, #120	; 0x78
 8003f84:	f000 fdac 	bl	8004ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8003f88:	22d3      	movs	r2, #211	; 0xd3
 8003f8a:	2100      	movs	r1, #0
 8003f8c:	2078      	movs	r0, #120	; 0x78
 8003f8e:	f000 fda7 	bl	8004ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8003f92:	2200      	movs	r2, #0
 8003f94:	2100      	movs	r1, #0
 8003f96:	2078      	movs	r0, #120	; 0x78
 8003f98:	f000 fda2 	bl	8004ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8003f9c:	22d5      	movs	r2, #213	; 0xd5
 8003f9e:	2100      	movs	r1, #0
 8003fa0:	2078      	movs	r0, #120	; 0x78
 8003fa2:	f000 fd9d 	bl	8004ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8003fa6:	22f0      	movs	r2, #240	; 0xf0
 8003fa8:	2100      	movs	r1, #0
 8003faa:	2078      	movs	r0, #120	; 0x78
 8003fac:	f000 fd98 	bl	8004ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8003fb0:	22d9      	movs	r2, #217	; 0xd9
 8003fb2:	2100      	movs	r1, #0
 8003fb4:	2078      	movs	r0, #120	; 0x78
 8003fb6:	f000 fd93 	bl	8004ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8003fba:	2222      	movs	r2, #34	; 0x22
 8003fbc:	2100      	movs	r1, #0
 8003fbe:	2078      	movs	r0, #120	; 0x78
 8003fc0:	f000 fd8e 	bl	8004ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8003fc4:	22da      	movs	r2, #218	; 0xda
 8003fc6:	2100      	movs	r1, #0
 8003fc8:	2078      	movs	r0, #120	; 0x78
 8003fca:	f000 fd89 	bl	8004ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8003fce:	2212      	movs	r2, #18
 8003fd0:	2100      	movs	r1, #0
 8003fd2:	2078      	movs	r0, #120	; 0x78
 8003fd4:	f000 fd84 	bl	8004ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8003fd8:	22db      	movs	r2, #219	; 0xdb
 8003fda:	2100      	movs	r1, #0
 8003fdc:	2078      	movs	r0, #120	; 0x78
 8003fde:	f000 fd7f 	bl	8004ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8003fe2:	2220      	movs	r2, #32
 8003fe4:	2100      	movs	r1, #0
 8003fe6:	2078      	movs	r0, #120	; 0x78
 8003fe8:	f000 fd7a 	bl	8004ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8003fec:	228d      	movs	r2, #141	; 0x8d
 8003fee:	2100      	movs	r1, #0
 8003ff0:	2078      	movs	r0, #120	; 0x78
 8003ff2:	f000 fd75 	bl	8004ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8003ff6:	2214      	movs	r2, #20
 8003ff8:	2100      	movs	r1, #0
 8003ffa:	2078      	movs	r0, #120	; 0x78
 8003ffc:	f000 fd70 	bl	8004ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8004000:	22af      	movs	r2, #175	; 0xaf
 8004002:	2100      	movs	r1, #0
 8004004:	2078      	movs	r0, #120	; 0x78
 8004006:	f000 fd6b 	bl	8004ae0 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 800400a:	222e      	movs	r2, #46	; 0x2e
 800400c:	2100      	movs	r1, #0
 800400e:	2078      	movs	r0, #120	; 0x78
 8004010:	f000 fd66 	bl	8004ae0 <ssd1306_I2C_Write>

	/* Clear screen */
	Display_Fill(SSD1306_COLOR_BLACK);
 8004014:	2000      	movs	r0, #0
 8004016:	f000 f843 	bl	80040a0 <Display_Fill>

	/* Update screen */
	Display_UpdateScreen();
 800401a:	f000 f813 	bl	8004044 <Display_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 800401e:	4b08      	ldr	r3, [pc, #32]	; (8004040 <Display_Init+0x184>)
 8004020:	2200      	movs	r2, #0
 8004022:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8004024:	4b06      	ldr	r3, [pc, #24]	; (8004040 <Display_Init+0x184>)
 8004026:	2200      	movs	r2, #0
 8004028:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 800402a:	4b05      	ldr	r3, [pc, #20]	; (8004040 <Display_Init+0x184>)
 800402c:	2201      	movs	r2, #1
 800402e:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8004030:	2301      	movs	r3, #1
}
 8004032:	4618      	mov	r0, r3
 8004034:	3708      	adds	r7, #8
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}
 800403a:	bf00      	nop
 800403c:	20000574 	.word	0x20000574
 8004040:	200004c8 	.word	0x200004c8

08004044 <Display_UpdateScreen>:

void Display_UpdateScreen(void) {
 8004044:	b580      	push	{r7, lr}
 8004046:	b082      	sub	sp, #8
 8004048:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 800404a:	2300      	movs	r3, #0
 800404c:	71fb      	strb	r3, [r7, #7]
 800404e:	e01d      	b.n	800408c <Display_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8004050:	79fb      	ldrb	r3, [r7, #7]
 8004052:	3b50      	subs	r3, #80	; 0x50
 8004054:	b2db      	uxtb	r3, r3
 8004056:	461a      	mov	r2, r3
 8004058:	2100      	movs	r1, #0
 800405a:	2078      	movs	r0, #120	; 0x78
 800405c:	f000 fd40 	bl	8004ae0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8004060:	2200      	movs	r2, #0
 8004062:	2100      	movs	r1, #0
 8004064:	2078      	movs	r0, #120	; 0x78
 8004066:	f000 fd3b 	bl	8004ae0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 800406a:	2210      	movs	r2, #16
 800406c:	2100      	movs	r1, #0
 800406e:	2078      	movs	r0, #120	; 0x78
 8004070:	f000 fd36 	bl	8004ae0 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8004074:	79fb      	ldrb	r3, [r7, #7]
 8004076:	01db      	lsls	r3, r3, #7
 8004078:	4a08      	ldr	r2, [pc, #32]	; (800409c <Display_UpdateScreen+0x58>)
 800407a:	441a      	add	r2, r3
 800407c:	2380      	movs	r3, #128	; 0x80
 800407e:	2140      	movs	r1, #64	; 0x40
 8004080:	2078      	movs	r0, #120	; 0x78
 8004082:	f000 fce5 	bl	8004a50 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8004086:	79fb      	ldrb	r3, [r7, #7]
 8004088:	3301      	adds	r3, #1
 800408a:	71fb      	strb	r3, [r7, #7]
 800408c:	79fb      	ldrb	r3, [r7, #7]
 800408e:	2b07      	cmp	r3, #7
 8004090:	d9de      	bls.n	8004050 <Display_UpdateScreen+0xc>
	}
}
 8004092:	bf00      	nop
 8004094:	3708      	adds	r7, #8
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}
 800409a:	bf00      	nop
 800409c:	200000c8 	.word	0x200000c8

080040a0 <Display_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void Display_Fill(SSD1306_COLOR_t color) {
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b082      	sub	sp, #8
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	4603      	mov	r3, r0
 80040a8:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80040aa:	79fb      	ldrb	r3, [r7, #7]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d101      	bne.n	80040b4 <Display_Fill+0x14>
 80040b0:	2300      	movs	r3, #0
 80040b2:	e000      	b.n	80040b6 <Display_Fill+0x16>
 80040b4:	23ff      	movs	r3, #255	; 0xff
 80040b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80040ba:	4619      	mov	r1, r3
 80040bc:	4803      	ldr	r0, [pc, #12]	; (80040cc <Display_Fill+0x2c>)
 80040be:	f005 f914 	bl	80092ea <memset>
}
 80040c2:	bf00      	nop
 80040c4:	3708      	adds	r7, #8
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	bf00      	nop
 80040cc:	200000c8 	.word	0x200000c8

080040d0 <Display_DrawPixel>:

void Display_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 80040d0:	b480      	push	{r7}
 80040d2:	b083      	sub	sp, #12
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	4603      	mov	r3, r0
 80040d8:	80fb      	strh	r3, [r7, #6]
 80040da:	460b      	mov	r3, r1
 80040dc:	80bb      	strh	r3, [r7, #4]
 80040de:	4613      	mov	r3, r2
 80040e0:	70fb      	strb	r3, [r7, #3]
	if (
 80040e2:	88fb      	ldrh	r3, [r7, #6]
 80040e4:	2b7f      	cmp	r3, #127	; 0x7f
 80040e6:	d848      	bhi.n	800417a <Display_DrawPixel+0xaa>
			x >= SSD1306_WIDTH ||
 80040e8:	88bb      	ldrh	r3, [r7, #4]
 80040ea:	2b3f      	cmp	r3, #63	; 0x3f
 80040ec:	d845      	bhi.n	800417a <Display_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 80040ee:	4b26      	ldr	r3, [pc, #152]	; (8004188 <Display_DrawPixel+0xb8>)
 80040f0:	791b      	ldrb	r3, [r3, #4]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d006      	beq.n	8004104 <Display_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 80040f6:	78fb      	ldrb	r3, [r7, #3]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	bf0c      	ite	eq
 80040fc:	2301      	moveq	r3, #1
 80040fe:	2300      	movne	r3, #0
 8004100:	b2db      	uxtb	r3, r3
 8004102:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8004104:	78fb      	ldrb	r3, [r7, #3]
 8004106:	2b01      	cmp	r3, #1
 8004108:	d11a      	bne.n	8004140 <Display_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800410a:	88fa      	ldrh	r2, [r7, #6]
 800410c:	88bb      	ldrh	r3, [r7, #4]
 800410e:	08db      	lsrs	r3, r3, #3
 8004110:	b298      	uxth	r0, r3
 8004112:	4603      	mov	r3, r0
 8004114:	01db      	lsls	r3, r3, #7
 8004116:	4413      	add	r3, r2
 8004118:	4a1c      	ldr	r2, [pc, #112]	; (800418c <Display_DrawPixel+0xbc>)
 800411a:	5cd3      	ldrb	r3, [r2, r3]
 800411c:	b25a      	sxtb	r2, r3
 800411e:	88bb      	ldrh	r3, [r7, #4]
 8004120:	f003 0307 	and.w	r3, r3, #7
 8004124:	2101      	movs	r1, #1
 8004126:	fa01 f303 	lsl.w	r3, r1, r3
 800412a:	b25b      	sxtb	r3, r3
 800412c:	4313      	orrs	r3, r2
 800412e:	b259      	sxtb	r1, r3
 8004130:	88fa      	ldrh	r2, [r7, #6]
 8004132:	4603      	mov	r3, r0
 8004134:	01db      	lsls	r3, r3, #7
 8004136:	4413      	add	r3, r2
 8004138:	b2c9      	uxtb	r1, r1
 800413a:	4a14      	ldr	r2, [pc, #80]	; (800418c <Display_DrawPixel+0xbc>)
 800413c:	54d1      	strb	r1, [r2, r3]
 800413e:	e01d      	b.n	800417c <Display_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8004140:	88fa      	ldrh	r2, [r7, #6]
 8004142:	88bb      	ldrh	r3, [r7, #4]
 8004144:	08db      	lsrs	r3, r3, #3
 8004146:	b298      	uxth	r0, r3
 8004148:	4603      	mov	r3, r0
 800414a:	01db      	lsls	r3, r3, #7
 800414c:	4413      	add	r3, r2
 800414e:	4a0f      	ldr	r2, [pc, #60]	; (800418c <Display_DrawPixel+0xbc>)
 8004150:	5cd3      	ldrb	r3, [r2, r3]
 8004152:	b25a      	sxtb	r2, r3
 8004154:	88bb      	ldrh	r3, [r7, #4]
 8004156:	f003 0307 	and.w	r3, r3, #7
 800415a:	2101      	movs	r1, #1
 800415c:	fa01 f303 	lsl.w	r3, r1, r3
 8004160:	b25b      	sxtb	r3, r3
 8004162:	43db      	mvns	r3, r3
 8004164:	b25b      	sxtb	r3, r3
 8004166:	4013      	ands	r3, r2
 8004168:	b259      	sxtb	r1, r3
 800416a:	88fa      	ldrh	r2, [r7, #6]
 800416c:	4603      	mov	r3, r0
 800416e:	01db      	lsls	r3, r3, #7
 8004170:	4413      	add	r3, r2
 8004172:	b2c9      	uxtb	r1, r1
 8004174:	4a05      	ldr	r2, [pc, #20]	; (800418c <Display_DrawPixel+0xbc>)
 8004176:	54d1      	strb	r1, [r2, r3]
 8004178:	e000      	b.n	800417c <Display_DrawPixel+0xac>
		return;
 800417a:	bf00      	nop
	}
}
 800417c:	370c      	adds	r7, #12
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr
 8004186:	bf00      	nop
 8004188:	200004c8 	.word	0x200004c8
 800418c:	200000c8 	.word	0x200000c8

08004190 <Display_GotoXY>:

void Display_GotoXY(uint16_t x, uint16_t y) {
 8004190:	b480      	push	{r7}
 8004192:	b083      	sub	sp, #12
 8004194:	af00      	add	r7, sp, #0
 8004196:	4603      	mov	r3, r0
 8004198:	460a      	mov	r2, r1
 800419a:	80fb      	strh	r3, [r7, #6]
 800419c:	4613      	mov	r3, r2
 800419e:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80041a0:	4a05      	ldr	r2, [pc, #20]	; (80041b8 <Display_GotoXY+0x28>)
 80041a2:	88fb      	ldrh	r3, [r7, #6]
 80041a4:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 80041a6:	4a04      	ldr	r2, [pc, #16]	; (80041b8 <Display_GotoXY+0x28>)
 80041a8:	88bb      	ldrh	r3, [r7, #4]
 80041aa:	8053      	strh	r3, [r2, #2]
}
 80041ac:	bf00      	nop
 80041ae:	370c      	adds	r7, #12
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr
 80041b8:	200004c8 	.word	0x200004c8

080041bc <Display_Putc>:

char Display_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 80041bc:	b580      	push	{r7, lr}
 80041be:	b086      	sub	sp, #24
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	4603      	mov	r3, r0
 80041c4:	6039      	str	r1, [r7, #0]
 80041c6:	71fb      	strb	r3, [r7, #7]
 80041c8:	4613      	mov	r3, r2
 80041ca:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
			SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80041cc:	4b3a      	ldr	r3, [pc, #232]	; (80042b8 <Display_Putc+0xfc>)
 80041ce:	881b      	ldrh	r3, [r3, #0]
 80041d0:	461a      	mov	r2, r3
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	781b      	ldrb	r3, [r3, #0]
 80041d6:	4413      	add	r3, r2
	if (
 80041d8:	2b7f      	cmp	r3, #127	; 0x7f
 80041da:	dc07      	bgt.n	80041ec <Display_Putc+0x30>
			SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 80041dc:	4b36      	ldr	r3, [pc, #216]	; (80042b8 <Display_Putc+0xfc>)
 80041de:	885b      	ldrh	r3, [r3, #2]
 80041e0:	461a      	mov	r2, r3
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	785b      	ldrb	r3, [r3, #1]
 80041e6:	4413      	add	r3, r2
			SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80041e8:	2b3f      	cmp	r3, #63	; 0x3f
 80041ea:	dd01      	ble.n	80041f0 <Display_Putc+0x34>
	) {
		/* Error */
		return 0;
 80041ec:	2300      	movs	r3, #0
 80041ee:	e05e      	b.n	80042ae <Display_Putc+0xf2>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 80041f0:	2300      	movs	r3, #0
 80041f2:	617b      	str	r3, [r7, #20]
 80041f4:	e04b      	b.n	800428e <Display_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	685a      	ldr	r2, [r3, #4]
 80041fa:	79fb      	ldrb	r3, [r7, #7]
 80041fc:	3b20      	subs	r3, #32
 80041fe:	6839      	ldr	r1, [r7, #0]
 8004200:	7849      	ldrb	r1, [r1, #1]
 8004202:	fb01 f303 	mul.w	r3, r1, r3
 8004206:	4619      	mov	r1, r3
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	440b      	add	r3, r1
 800420c:	005b      	lsls	r3, r3, #1
 800420e:	4413      	add	r3, r2
 8004210:	881b      	ldrh	r3, [r3, #0]
 8004212:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8004214:	2300      	movs	r3, #0
 8004216:	613b      	str	r3, [r7, #16]
 8004218:	e030      	b.n	800427c <Display_Putc+0xc0>
			if ((b << j) & 0x8000) {
 800421a:	68fa      	ldr	r2, [r7, #12]
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	fa02 f303 	lsl.w	r3, r2, r3
 8004222:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004226:	2b00      	cmp	r3, #0
 8004228:	d010      	beq.n	800424c <Display_Putc+0x90>
				Display_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 800422a:	4b23      	ldr	r3, [pc, #140]	; (80042b8 <Display_Putc+0xfc>)
 800422c:	881a      	ldrh	r2, [r3, #0]
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	b29b      	uxth	r3, r3
 8004232:	4413      	add	r3, r2
 8004234:	b298      	uxth	r0, r3
 8004236:	4b20      	ldr	r3, [pc, #128]	; (80042b8 <Display_Putc+0xfc>)
 8004238:	885a      	ldrh	r2, [r3, #2]
 800423a:	697b      	ldr	r3, [r7, #20]
 800423c:	b29b      	uxth	r3, r3
 800423e:	4413      	add	r3, r2
 8004240:	b29b      	uxth	r3, r3
 8004242:	79ba      	ldrb	r2, [r7, #6]
 8004244:	4619      	mov	r1, r3
 8004246:	f7ff ff43 	bl	80040d0 <Display_DrawPixel>
 800424a:	e014      	b.n	8004276 <Display_Putc+0xba>
			} else {
				Display_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 800424c:	4b1a      	ldr	r3, [pc, #104]	; (80042b8 <Display_Putc+0xfc>)
 800424e:	881a      	ldrh	r2, [r3, #0]
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	b29b      	uxth	r3, r3
 8004254:	4413      	add	r3, r2
 8004256:	b298      	uxth	r0, r3
 8004258:	4b17      	ldr	r3, [pc, #92]	; (80042b8 <Display_Putc+0xfc>)
 800425a:	885a      	ldrh	r2, [r3, #2]
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	b29b      	uxth	r3, r3
 8004260:	4413      	add	r3, r2
 8004262:	b299      	uxth	r1, r3
 8004264:	79bb      	ldrb	r3, [r7, #6]
 8004266:	2b00      	cmp	r3, #0
 8004268:	bf0c      	ite	eq
 800426a:	2301      	moveq	r3, #1
 800426c:	2300      	movne	r3, #0
 800426e:	b2db      	uxtb	r3, r3
 8004270:	461a      	mov	r2, r3
 8004272:	f7ff ff2d 	bl	80040d0 <Display_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8004276:	693b      	ldr	r3, [r7, #16]
 8004278:	3301      	adds	r3, #1
 800427a:	613b      	str	r3, [r7, #16]
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	781b      	ldrb	r3, [r3, #0]
 8004280:	461a      	mov	r2, r3
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	4293      	cmp	r3, r2
 8004286:	d3c8      	bcc.n	800421a <Display_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	3301      	adds	r3, #1
 800428c:	617b      	str	r3, [r7, #20]
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	785b      	ldrb	r3, [r3, #1]
 8004292:	461a      	mov	r2, r3
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	4293      	cmp	r3, r2
 8004298:	d3ad      	bcc.n	80041f6 <Display_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 800429a:	4b07      	ldr	r3, [pc, #28]	; (80042b8 <Display_Putc+0xfc>)
 800429c:	881a      	ldrh	r2, [r3, #0]
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	781b      	ldrb	r3, [r3, #0]
 80042a2:	b29b      	uxth	r3, r3
 80042a4:	4413      	add	r3, r2
 80042a6:	b29a      	uxth	r2, r3
 80042a8:	4b03      	ldr	r3, [pc, #12]	; (80042b8 <Display_Putc+0xfc>)
 80042aa:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 80042ac:	79fb      	ldrb	r3, [r7, #7]
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	3718      	adds	r7, #24
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}
 80042b6:	bf00      	nop
 80042b8:	200004c8 	.word	0x200004c8

080042bc <Display_Puts>:

char Display_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 80042bc:	b580      	push	{r7, lr}
 80042be:	b084      	sub	sp, #16
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	60f8      	str	r0, [r7, #12]
 80042c4:	60b9      	str	r1, [r7, #8]
 80042c6:	4613      	mov	r3, r2
 80042c8:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 80042ca:	e012      	b.n	80042f2 <Display_Puts+0x36>
		/* Write character by character */
		if (Display_Putc(*str, Font, color) != *str) {
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	781b      	ldrb	r3, [r3, #0]
 80042d0:	79fa      	ldrb	r2, [r7, #7]
 80042d2:	68b9      	ldr	r1, [r7, #8]
 80042d4:	4618      	mov	r0, r3
 80042d6:	f7ff ff71 	bl	80041bc <Display_Putc>
 80042da:	4603      	mov	r3, r0
 80042dc:	461a      	mov	r2, r3
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	781b      	ldrb	r3, [r3, #0]
 80042e2:	429a      	cmp	r2, r3
 80042e4:	d002      	beq.n	80042ec <Display_Puts+0x30>
			/* Return error */
			return *str;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	781b      	ldrb	r3, [r3, #0]
 80042ea:	e008      	b.n	80042fe <Display_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	3301      	adds	r3, #1
 80042f0:	60fb      	str	r3, [r7, #12]
	while (*str) {
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	781b      	ldrb	r3, [r3, #0]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d1e8      	bne.n	80042cc <Display_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	781b      	ldrb	r3, [r3, #0]
}
 80042fe:	4618      	mov	r0, r3
 8004300:	3710      	adds	r7, #16
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}
	...

08004308 <Display_PutUintDigit>:
//}
//uint8_t sign=1;
//    if(x<0){ x=-x;  myLCD::Data('-');sign=0;}
//    myLCD::Angka3u(x%1000);
//    if(sign)lcd.Data(' ');
void Display_PutUintDigit(uint16_t data, uint8_t digit, FontDef_t* Font, SSD1306_COLOR_t color){
 8004308:	b580      	push	{r7, lr}
 800430a:	b082      	sub	sp, #8
 800430c:	af00      	add	r7, sp, #0
 800430e:	603a      	str	r2, [r7, #0]
 8004310:	461a      	mov	r2, r3
 8004312:	4603      	mov	r3, r0
 8004314:	80fb      	strh	r3, [r7, #6]
 8004316:	460b      	mov	r3, r1
 8004318:	717b      	strb	r3, [r7, #5]
 800431a:	4613      	mov	r3, r2
 800431c:	713b      	strb	r3, [r7, #4]
	switch(digit){
 800431e:	797b      	ldrb	r3, [r7, #5]
 8004320:	2b02      	cmp	r3, #2
 8004322:	d018      	beq.n	8004356 <Display_PutUintDigit+0x4e>
 8004324:	2b03      	cmp	r3, #3
 8004326:	d041      	beq.n	80043ac <Display_PutUintDigit+0xa4>
 8004328:	2b01      	cmp	r3, #1
 800432a:	d000      	beq.n	800432e <Display_PutUintDigit+0x26>
		Display_Putc(data/100+0x30, Font, color); 		// ratusan
		Display_Putc(data%100/10+0x30, Font, color); 	// puluhan
		Display_Putc(data%10+0x30, Font, color); 		// satuan
		break;
	}
}
 800432c:	e077      	b.n	800441e <Display_PutUintDigit+0x116>
		Display_Putc(data%10+0x30, Font, color); 		// satuan
 800432e:	88fa      	ldrh	r2, [r7, #6]
 8004330:	4b3d      	ldr	r3, [pc, #244]	; (8004428 <Display_PutUintDigit+0x120>)
 8004332:	fba3 1302 	umull	r1, r3, r3, r2
 8004336:	08d9      	lsrs	r1, r3, #3
 8004338:	460b      	mov	r3, r1
 800433a:	009b      	lsls	r3, r3, #2
 800433c:	440b      	add	r3, r1
 800433e:	005b      	lsls	r3, r3, #1
 8004340:	1ad3      	subs	r3, r2, r3
 8004342:	b29b      	uxth	r3, r3
 8004344:	b2db      	uxtb	r3, r3
 8004346:	3330      	adds	r3, #48	; 0x30
 8004348:	b2db      	uxtb	r3, r3
 800434a:	793a      	ldrb	r2, [r7, #4]
 800434c:	6839      	ldr	r1, [r7, #0]
 800434e:	4618      	mov	r0, r3
 8004350:	f7ff ff34 	bl	80041bc <Display_Putc>
		break;
 8004354:	e063      	b.n	800441e <Display_PutUintDigit+0x116>
		Display_Putc(data%100/10+0x30, Font, color); 	// puluhan
 8004356:	88fb      	ldrh	r3, [r7, #6]
 8004358:	4a34      	ldr	r2, [pc, #208]	; (800442c <Display_PutUintDigit+0x124>)
 800435a:	fba2 1203 	umull	r1, r2, r2, r3
 800435e:	0952      	lsrs	r2, r2, #5
 8004360:	2164      	movs	r1, #100	; 0x64
 8004362:	fb01 f202 	mul.w	r2, r1, r2
 8004366:	1a9b      	subs	r3, r3, r2
 8004368:	b29b      	uxth	r3, r3
 800436a:	4a2f      	ldr	r2, [pc, #188]	; (8004428 <Display_PutUintDigit+0x120>)
 800436c:	fba2 2303 	umull	r2, r3, r2, r3
 8004370:	08db      	lsrs	r3, r3, #3
 8004372:	b29b      	uxth	r3, r3
 8004374:	b2db      	uxtb	r3, r3
 8004376:	3330      	adds	r3, #48	; 0x30
 8004378:	b2db      	uxtb	r3, r3
 800437a:	793a      	ldrb	r2, [r7, #4]
 800437c:	6839      	ldr	r1, [r7, #0]
 800437e:	4618      	mov	r0, r3
 8004380:	f7ff ff1c 	bl	80041bc <Display_Putc>
		Display_Putc(data%10+0x30, Font, color); 		// satuan
 8004384:	88fa      	ldrh	r2, [r7, #6]
 8004386:	4b28      	ldr	r3, [pc, #160]	; (8004428 <Display_PutUintDigit+0x120>)
 8004388:	fba3 1302 	umull	r1, r3, r3, r2
 800438c:	08d9      	lsrs	r1, r3, #3
 800438e:	460b      	mov	r3, r1
 8004390:	009b      	lsls	r3, r3, #2
 8004392:	440b      	add	r3, r1
 8004394:	005b      	lsls	r3, r3, #1
 8004396:	1ad3      	subs	r3, r2, r3
 8004398:	b29b      	uxth	r3, r3
 800439a:	b2db      	uxtb	r3, r3
 800439c:	3330      	adds	r3, #48	; 0x30
 800439e:	b2db      	uxtb	r3, r3
 80043a0:	793a      	ldrb	r2, [r7, #4]
 80043a2:	6839      	ldr	r1, [r7, #0]
 80043a4:	4618      	mov	r0, r3
 80043a6:	f7ff ff09 	bl	80041bc <Display_Putc>
		break;
 80043aa:	e038      	b.n	800441e <Display_PutUintDigit+0x116>
		Display_Putc(data/100+0x30, Font, color); 		// ratusan
 80043ac:	88fb      	ldrh	r3, [r7, #6]
 80043ae:	4a1f      	ldr	r2, [pc, #124]	; (800442c <Display_PutUintDigit+0x124>)
 80043b0:	fba2 2303 	umull	r2, r3, r2, r3
 80043b4:	095b      	lsrs	r3, r3, #5
 80043b6:	b29b      	uxth	r3, r3
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	3330      	adds	r3, #48	; 0x30
 80043bc:	b2db      	uxtb	r3, r3
 80043be:	793a      	ldrb	r2, [r7, #4]
 80043c0:	6839      	ldr	r1, [r7, #0]
 80043c2:	4618      	mov	r0, r3
 80043c4:	f7ff fefa 	bl	80041bc <Display_Putc>
		Display_Putc(data%100/10+0x30, Font, color); 	// puluhan
 80043c8:	88fb      	ldrh	r3, [r7, #6]
 80043ca:	4a18      	ldr	r2, [pc, #96]	; (800442c <Display_PutUintDigit+0x124>)
 80043cc:	fba2 1203 	umull	r1, r2, r2, r3
 80043d0:	0952      	lsrs	r2, r2, #5
 80043d2:	2164      	movs	r1, #100	; 0x64
 80043d4:	fb01 f202 	mul.w	r2, r1, r2
 80043d8:	1a9b      	subs	r3, r3, r2
 80043da:	b29b      	uxth	r3, r3
 80043dc:	4a12      	ldr	r2, [pc, #72]	; (8004428 <Display_PutUintDigit+0x120>)
 80043de:	fba2 2303 	umull	r2, r3, r2, r3
 80043e2:	08db      	lsrs	r3, r3, #3
 80043e4:	b29b      	uxth	r3, r3
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	3330      	adds	r3, #48	; 0x30
 80043ea:	b2db      	uxtb	r3, r3
 80043ec:	793a      	ldrb	r2, [r7, #4]
 80043ee:	6839      	ldr	r1, [r7, #0]
 80043f0:	4618      	mov	r0, r3
 80043f2:	f7ff fee3 	bl	80041bc <Display_Putc>
		Display_Putc(data%10+0x30, Font, color); 		// satuan
 80043f6:	88fa      	ldrh	r2, [r7, #6]
 80043f8:	4b0b      	ldr	r3, [pc, #44]	; (8004428 <Display_PutUintDigit+0x120>)
 80043fa:	fba3 1302 	umull	r1, r3, r3, r2
 80043fe:	08d9      	lsrs	r1, r3, #3
 8004400:	460b      	mov	r3, r1
 8004402:	009b      	lsls	r3, r3, #2
 8004404:	440b      	add	r3, r1
 8004406:	005b      	lsls	r3, r3, #1
 8004408:	1ad3      	subs	r3, r2, r3
 800440a:	b29b      	uxth	r3, r3
 800440c:	b2db      	uxtb	r3, r3
 800440e:	3330      	adds	r3, #48	; 0x30
 8004410:	b2db      	uxtb	r3, r3
 8004412:	793a      	ldrb	r2, [r7, #4]
 8004414:	6839      	ldr	r1, [r7, #0]
 8004416:	4618      	mov	r0, r3
 8004418:	f7ff fed0 	bl	80041bc <Display_Putc>
		break;
 800441c:	bf00      	nop
}
 800441e:	bf00      	nop
 8004420:	3708      	adds	r7, #8
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}
 8004426:	bf00      	nop
 8004428:	cccccccd 	.word	0xcccccccd
 800442c:	51eb851f 	.word	0x51eb851f

08004430 <Display_PutUint>:

void Display_PutUint(uint16_t data, FontDef_t* Font, SSD1306_COLOR_t color){
 8004430:	b580      	push	{r7, lr}
 8004432:	b082      	sub	sp, #8
 8004434:	af00      	add	r7, sp, #0
 8004436:	4603      	mov	r3, r0
 8004438:	6039      	str	r1, [r7, #0]
 800443a:	80fb      	strh	r3, [r7, #6]
 800443c:	4613      	mov	r3, r2
 800443e:	717b      	strb	r3, [r7, #5]
	if(data>=100){
 8004440:	88fb      	ldrh	r3, [r7, #6]
 8004442:	2b63      	cmp	r3, #99	; 0x63
 8004444:	d906      	bls.n	8004454 <Display_PutUint+0x24>
		Display_PutUintDigit(data, 3, Font, color);
 8004446:	797b      	ldrb	r3, [r7, #5]
 8004448:	88f8      	ldrh	r0, [r7, #6]
 800444a:	683a      	ldr	r2, [r7, #0]
 800444c:	2103      	movs	r1, #3
 800444e:	f7ff ff5b 	bl	8004308 <Display_PutUintDigit>
		Display_PutUintDigit(data, 2, Font, color);
	}
	else{
		Display_PutUintDigit(data, 1, Font, color);
	}
}
 8004452:	e00f      	b.n	8004474 <Display_PutUint+0x44>
	else if (data>=10){
 8004454:	88fb      	ldrh	r3, [r7, #6]
 8004456:	2b09      	cmp	r3, #9
 8004458:	d906      	bls.n	8004468 <Display_PutUint+0x38>
		Display_PutUintDigit(data, 2, Font, color);
 800445a:	797b      	ldrb	r3, [r7, #5]
 800445c:	88f8      	ldrh	r0, [r7, #6]
 800445e:	683a      	ldr	r2, [r7, #0]
 8004460:	2102      	movs	r1, #2
 8004462:	f7ff ff51 	bl	8004308 <Display_PutUintDigit>
}
 8004466:	e005      	b.n	8004474 <Display_PutUint+0x44>
		Display_PutUintDigit(data, 1, Font, color);
 8004468:	797b      	ldrb	r3, [r7, #5]
 800446a:	88f8      	ldrh	r0, [r7, #6]
 800446c:	683a      	ldr	r2, [r7, #0]
 800446e:	2101      	movs	r1, #1
 8004470:	f7ff ff4a 	bl	8004308 <Display_PutUintDigit>
}
 8004474:	bf00      	nop
 8004476:	3708      	adds	r7, #8
 8004478:	46bd      	mov	sp, r7
 800447a:	bd80      	pop	{r7, pc}

0800447c <Display_PutInt>:

void Display_PutInt(int16_t data, uint8_t digit, _Bool plus, FontDef_t* Font, SSD1306_COLOR_t color){
 800447c:	b580      	push	{r7, lr}
 800447e:	b082      	sub	sp, #8
 8004480:	af00      	add	r7, sp, #0
 8004482:	603b      	str	r3, [r7, #0]
 8004484:	4603      	mov	r3, r0
 8004486:	80fb      	strh	r3, [r7, #6]
 8004488:	460b      	mov	r3, r1
 800448a:	717b      	strb	r3, [r7, #5]
 800448c:	4613      	mov	r3, r2
 800448e:	713b      	strb	r3, [r7, #4]
	if(data < 0){
 8004490:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004494:	2b00      	cmp	r3, #0
 8004496:	da0a      	bge.n	80044ae <Display_PutInt+0x32>
		data = -data; Display_Putc('-', Font, color);
 8004498:	88fb      	ldrh	r3, [r7, #6]
 800449a:	425b      	negs	r3, r3
 800449c:	b29b      	uxth	r3, r3
 800449e:	80fb      	strh	r3, [r7, #6]
 80044a0:	7c3b      	ldrb	r3, [r7, #16]
 80044a2:	461a      	mov	r2, r3
 80044a4:	6839      	ldr	r1, [r7, #0]
 80044a6:	202d      	movs	r0, #45	; 0x2d
 80044a8:	f7ff fe88 	bl	80041bc <Display_Putc>
 80044ac:	e008      	b.n	80044c0 <Display_PutInt+0x44>
	}
	else{
		if(plus)
 80044ae:	793b      	ldrb	r3, [r7, #4]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d005      	beq.n	80044c0 <Display_PutInt+0x44>
			Display_Putc('+', Font, color);
 80044b4:	7c3b      	ldrb	r3, [r7, #16]
 80044b6:	461a      	mov	r2, r3
 80044b8:	6839      	ldr	r1, [r7, #0]
 80044ba:	202b      	movs	r0, #43	; 0x2b
 80044bc:	f7ff fe7e 	bl	80041bc <Display_Putc>
	}
	Display_PutUintDigit(data, digit, Font, color);
 80044c0:	88f8      	ldrh	r0, [r7, #6]
 80044c2:	7c3b      	ldrb	r3, [r7, #16]
 80044c4:	7979      	ldrb	r1, [r7, #5]
 80044c6:	683a      	ldr	r2, [r7, #0]
 80044c8:	f7ff ff1e 	bl	8004308 <Display_PutUintDigit>
}
 80044cc:	bf00      	nop
 80044ce:	3708      	adds	r7, #8
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bd80      	pop	{r7, pc}
 80044d4:	0000      	movs	r0, r0
	...

080044d8 <Display_PutFloatDigit>:

void Display_PutFloatDigit(float data, uint8_t digit, uint8_t precision, FontDef_t* Font, SSD1306_COLOR_t color){
 80044d8:	b590      	push	{r4, r7, lr}
 80044da:	b087      	sub	sp, #28
 80044dc:	af00      	add	r7, sp, #0
 80044de:	ed87 0a03 	vstr	s0, [r7, #12]
 80044e2:	607a      	str	r2, [r7, #4]
 80044e4:	461a      	mov	r2, r3
 80044e6:	4603      	mov	r3, r0
 80044e8:	72fb      	strb	r3, [r7, #11]
 80044ea:	460b      	mov	r3, r1
 80044ec:	72bb      	strb	r3, [r7, #10]
 80044ee:	4613      	mov	r3, r2
 80044f0:	727b      	strb	r3, [r7, #9]
	int32_t y = (int32_t)data;
 80044f2:	edd7 7a03 	vldr	s15, [r7, #12]
 80044f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80044fa:	ee17 3a90 	vmov	r3, s15
 80044fe:	617b      	str	r3, [r7, #20]
	uint16_t precision_factor = pow(10, precision);
 8004500:	7abb      	ldrb	r3, [r7, #10]
 8004502:	4618      	mov	r0, r3
 8004504:	f7fb ffa2 	bl	800044c <__aeabi_ui2d>
 8004508:	4603      	mov	r3, r0
 800450a:	460c      	mov	r4, r1
 800450c:	ec44 3b11 	vmov	d1, r3, r4
 8004510:	ed9f 0b2b 	vldr	d0, [pc, #172]	; 80045c0 <Display_PutFloatDigit+0xe8>
 8004514:	f004 fef2 	bl	80092fc <pow>
 8004518:	ec54 3b10 	vmov	r3, r4, d0
 800451c:	4618      	mov	r0, r3
 800451e:	4621      	mov	r1, r4
 8004520:	f7fc fabe 	bl	8000aa0 <__aeabi_d2uiz>
 8004524:	4603      	mov	r3, r0
 8004526:	827b      	strh	r3, [r7, #18]

	if(data < 0){
 8004528:	edd7 7a03 	vldr	s15, [r7, #12]
 800452c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004530:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004534:	d50e      	bpl.n	8004554 <Display_PutFloatDigit+0x7c>
		Display_Putc('-', Font, color);
 8004536:	7a7b      	ldrb	r3, [r7, #9]
 8004538:	461a      	mov	r2, r3
 800453a:	6879      	ldr	r1, [r7, #4]
 800453c:	202d      	movs	r0, #45	; 0x2d
 800453e:	f7ff fe3d 	bl	80041bc <Display_Putc>
		y = -y;
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	425b      	negs	r3, r3
 8004546:	617b      	str	r3, [r7, #20]
		data = -data;
 8004548:	edd7 7a03 	vldr	s15, [r7, #12]
 800454c:	eef1 7a67 	vneg.f32	s15, s15
 8004550:	edc7 7a03 	vstr	s15, [r7, #12]
	}
//	else{ Display_Putc('+', Font, color);}
	data = data - y;
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	ee07 3a90 	vmov	s15, r3
 800455a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800455e:	ed97 7a03 	vldr	s14, [r7, #12]
 8004562:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004566:	edc7 7a03 	vstr	s15, [r7, #12]
	data = data * precision_factor;
 800456a:	8a7b      	ldrh	r3, [r7, #18]
 800456c:	ee07 3a90 	vmov	s15, r3
 8004570:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004574:	ed97 7a03 	vldr	s14, [r7, #12]
 8004578:	ee67 7a27 	vmul.f32	s15, s14, s15
 800457c:	edc7 7a03 	vstr	s15, [r7, #12]
	Display_PutUintDigit((uint16_t)y, digit, Font, color);
 8004580:	697b      	ldr	r3, [r7, #20]
 8004582:	b298      	uxth	r0, r3
 8004584:	7a7b      	ldrb	r3, [r7, #9]
 8004586:	7af9      	ldrb	r1, [r7, #11]
 8004588:	687a      	ldr	r2, [r7, #4]
 800458a:	f7ff febd 	bl	8004308 <Display_PutUintDigit>
	Display_Putc('.', Font, color);
 800458e:	7a7b      	ldrb	r3, [r7, #9]
 8004590:	461a      	mov	r2, r3
 8004592:	6879      	ldr	r1, [r7, #4]
 8004594:	202e      	movs	r0, #46	; 0x2e
 8004596:	f7ff fe11 	bl	80041bc <Display_Putc>
	Display_PutUintDigit((uint16_t)data, precision, Font, color);
 800459a:	edd7 7a03 	vldr	s15, [r7, #12]
 800459e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80045a2:	ee17 3a90 	vmov	r3, s15
 80045a6:	b298      	uxth	r0, r3
 80045a8:	7a7b      	ldrb	r3, [r7, #9]
 80045aa:	7ab9      	ldrb	r1, [r7, #10]
 80045ac:	687a      	ldr	r2, [r7, #4]
 80045ae:	f7ff feab 	bl	8004308 <Display_PutUintDigit>

}
 80045b2:	bf00      	nop
 80045b4:	371c      	adds	r7, #28
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd90      	pop	{r4, r7, pc}
 80045ba:	bf00      	nop
 80045bc:	f3af 8000 	nop.w
 80045c0:	00000000 	.word	0x00000000
 80045c4:	40240000 	.word	0x40240000

080045c8 <Display_PutFloat>:

void Display_PutFloat(float data, uint8_t precision, FontDef_t* Font, SSD1306_COLOR_t color){
 80045c8:	b590      	push	{r4, r7, lr}
 80045ca:	b087      	sub	sp, #28
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	ed87 0a03 	vstr	s0, [r7, #12]
 80045d2:	4603      	mov	r3, r0
 80045d4:	6079      	str	r1, [r7, #4]
 80045d6:	72fb      	strb	r3, [r7, #11]
 80045d8:	4613      	mov	r3, r2
 80045da:	72bb      	strb	r3, [r7, #10]
	int32_t y = (int32_t)data;
 80045dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80045e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80045e4:	ee17 3a90 	vmov	r3, s15
 80045e8:	617b      	str	r3, [r7, #20]
	uint16_t precision_factor = pow(10, precision);
 80045ea:	7afb      	ldrb	r3, [r7, #11]
 80045ec:	4618      	mov	r0, r3
 80045ee:	f7fb ff2d 	bl	800044c <__aeabi_ui2d>
 80045f2:	4603      	mov	r3, r0
 80045f4:	460c      	mov	r4, r1
 80045f6:	ec44 3b11 	vmov	d1, r3, r4
 80045fa:	ed9f 0b2b 	vldr	d0, [pc, #172]	; 80046a8 <Display_PutFloat+0xe0>
 80045fe:	f004 fe7d 	bl	80092fc <pow>
 8004602:	ec54 3b10 	vmov	r3, r4, d0
 8004606:	4618      	mov	r0, r3
 8004608:	4621      	mov	r1, r4
 800460a:	f7fc fa49 	bl	8000aa0 <__aeabi_d2uiz>
 800460e:	4603      	mov	r3, r0
 8004610:	827b      	strh	r3, [r7, #18]

	if(data < 0){
 8004612:	edd7 7a03 	vldr	s15, [r7, #12]
 8004616:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800461a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800461e:	d50e      	bpl.n	800463e <Display_PutFloat+0x76>
		Display_Putc('-', Font, color);
 8004620:	7abb      	ldrb	r3, [r7, #10]
 8004622:	461a      	mov	r2, r3
 8004624:	6879      	ldr	r1, [r7, #4]
 8004626:	202d      	movs	r0, #45	; 0x2d
 8004628:	f7ff fdc8 	bl	80041bc <Display_Putc>
		y = -y;
 800462c:	697b      	ldr	r3, [r7, #20]
 800462e:	425b      	negs	r3, r3
 8004630:	617b      	str	r3, [r7, #20]
		data = -data;
 8004632:	edd7 7a03 	vldr	s15, [r7, #12]
 8004636:	eef1 7a67 	vneg.f32	s15, s15
 800463a:	edc7 7a03 	vstr	s15, [r7, #12]
	}
	//	else{ Display_Putc('+', Font, color);}
	data = data - y;
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	ee07 3a90 	vmov	s15, r3
 8004644:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004648:	ed97 7a03 	vldr	s14, [r7, #12]
 800464c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004650:	edc7 7a03 	vstr	s15, [r7, #12]
	data = data * precision_factor;
 8004654:	8a7b      	ldrh	r3, [r7, #18]
 8004656:	ee07 3a90 	vmov	s15, r3
 800465a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800465e:	ed97 7a03 	vldr	s14, [r7, #12]
 8004662:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004666:	edc7 7a03 	vstr	s15, [r7, #12]
	Display_PutUint((uint16_t)y, Font, color);
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	b29b      	uxth	r3, r3
 800466e:	7aba      	ldrb	r2, [r7, #10]
 8004670:	6879      	ldr	r1, [r7, #4]
 8004672:	4618      	mov	r0, r3
 8004674:	f7ff fedc 	bl	8004430 <Display_PutUint>
	Display_Putc('.', Font, color);
 8004678:	7abb      	ldrb	r3, [r7, #10]
 800467a:	461a      	mov	r2, r3
 800467c:	6879      	ldr	r1, [r7, #4]
 800467e:	202e      	movs	r0, #46	; 0x2e
 8004680:	f7ff fd9c 	bl	80041bc <Display_Putc>
	Display_PutUintDigit((uint16_t)data, precision, Font, color);
 8004684:	edd7 7a03 	vldr	s15, [r7, #12]
 8004688:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800468c:	ee17 3a90 	vmov	r3, s15
 8004690:	b298      	uxth	r0, r3
 8004692:	7abb      	ldrb	r3, [r7, #10]
 8004694:	7af9      	ldrb	r1, [r7, #11]
 8004696:	687a      	ldr	r2, [r7, #4]
 8004698:	f7ff fe36 	bl	8004308 <Display_PutUintDigit>
}
 800469c:	bf00      	nop
 800469e:	371c      	adds	r7, #28
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd90      	pop	{r4, r7, pc}
 80046a4:	f3af 8000 	nop.w
 80046a8:	00000000 	.word	0x00000000
 80046ac:	40240000 	.word	0x40240000

080046b0 <Display_DrawLine>:

void Display_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 80046b0:	b590      	push	{r4, r7, lr}
 80046b2:	b087      	sub	sp, #28
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	4604      	mov	r4, r0
 80046b8:	4608      	mov	r0, r1
 80046ba:	4611      	mov	r1, r2
 80046bc:	461a      	mov	r2, r3
 80046be:	4623      	mov	r3, r4
 80046c0:	80fb      	strh	r3, [r7, #6]
 80046c2:	4603      	mov	r3, r0
 80046c4:	80bb      	strh	r3, [r7, #4]
 80046c6:	460b      	mov	r3, r1
 80046c8:	807b      	strh	r3, [r7, #2]
 80046ca:	4613      	mov	r3, r2
 80046cc:	803b      	strh	r3, [r7, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp;

	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 80046ce:	88fb      	ldrh	r3, [r7, #6]
 80046d0:	2b7f      	cmp	r3, #127	; 0x7f
 80046d2:	d901      	bls.n	80046d8 <Display_DrawLine+0x28>
		x0 = SSD1306_WIDTH - 1;
 80046d4:	237f      	movs	r3, #127	; 0x7f
 80046d6:	80fb      	strh	r3, [r7, #6]
	}
	if (x1 >= SSD1306_WIDTH) {
 80046d8:	887b      	ldrh	r3, [r7, #2]
 80046da:	2b7f      	cmp	r3, #127	; 0x7f
 80046dc:	d901      	bls.n	80046e2 <Display_DrawLine+0x32>
		x1 = SSD1306_WIDTH - 1;
 80046de:	237f      	movs	r3, #127	; 0x7f
 80046e0:	807b      	strh	r3, [r7, #2]
	}
	if (y0 >= SSD1306_HEIGHT) {
 80046e2:	88bb      	ldrh	r3, [r7, #4]
 80046e4:	2b3f      	cmp	r3, #63	; 0x3f
 80046e6:	d901      	bls.n	80046ec <Display_DrawLine+0x3c>
		y0 = SSD1306_HEIGHT - 1;
 80046e8:	233f      	movs	r3, #63	; 0x3f
 80046ea:	80bb      	strh	r3, [r7, #4]
	}
	if (y1 >= SSD1306_HEIGHT) {
 80046ec:	883b      	ldrh	r3, [r7, #0]
 80046ee:	2b3f      	cmp	r3, #63	; 0x3f
 80046f0:	d901      	bls.n	80046f6 <Display_DrawLine+0x46>
		y1 = SSD1306_HEIGHT - 1;
 80046f2:	233f      	movs	r3, #63	; 0x3f
 80046f4:	803b      	strh	r3, [r7, #0]
	}

	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1);
 80046f6:	88fa      	ldrh	r2, [r7, #6]
 80046f8:	887b      	ldrh	r3, [r7, #2]
 80046fa:	429a      	cmp	r2, r3
 80046fc:	d205      	bcs.n	800470a <Display_DrawLine+0x5a>
 80046fe:	887a      	ldrh	r2, [r7, #2]
 8004700:	88fb      	ldrh	r3, [r7, #6]
 8004702:	1ad3      	subs	r3, r2, r3
 8004704:	b29b      	uxth	r3, r3
 8004706:	b21b      	sxth	r3, r3
 8004708:	e004      	b.n	8004714 <Display_DrawLine+0x64>
 800470a:	88fa      	ldrh	r2, [r7, #6]
 800470c:	887b      	ldrh	r3, [r7, #2]
 800470e:	1ad3      	subs	r3, r2, r3
 8004710:	b29b      	uxth	r3, r3
 8004712:	b21b      	sxth	r3, r3
 8004714:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1);
 8004716:	88ba      	ldrh	r2, [r7, #4]
 8004718:	883b      	ldrh	r3, [r7, #0]
 800471a:	429a      	cmp	r2, r3
 800471c:	d205      	bcs.n	800472a <Display_DrawLine+0x7a>
 800471e:	883a      	ldrh	r2, [r7, #0]
 8004720:	88bb      	ldrh	r3, [r7, #4]
 8004722:	1ad3      	subs	r3, r2, r3
 8004724:	b29b      	uxth	r3, r3
 8004726:	b21b      	sxth	r3, r3
 8004728:	e004      	b.n	8004734 <Display_DrawLine+0x84>
 800472a:	88ba      	ldrh	r2, [r7, #4]
 800472c:	883b      	ldrh	r3, [r7, #0]
 800472e:	1ad3      	subs	r3, r2, r3
 8004730:	b29b      	uxth	r3, r3
 8004732:	b21b      	sxth	r3, r3
 8004734:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1;
 8004736:	88fa      	ldrh	r2, [r7, #6]
 8004738:	887b      	ldrh	r3, [r7, #2]
 800473a:	429a      	cmp	r2, r3
 800473c:	d201      	bcs.n	8004742 <Display_DrawLine+0x92>
 800473e:	2301      	movs	r3, #1
 8004740:	e001      	b.n	8004746 <Display_DrawLine+0x96>
 8004742:	f04f 33ff 	mov.w	r3, #4294967295
 8004746:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1;
 8004748:	88ba      	ldrh	r2, [r7, #4]
 800474a:	883b      	ldrh	r3, [r7, #0]
 800474c:	429a      	cmp	r2, r3
 800474e:	d201      	bcs.n	8004754 <Display_DrawLine+0xa4>
 8004750:	2301      	movs	r3, #1
 8004752:	e001      	b.n	8004758 <Display_DrawLine+0xa8>
 8004754:	f04f 33ff 	mov.w	r3, #4294967295
 8004758:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2;
 800475a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800475e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004762:	429a      	cmp	r2, r3
 8004764:	dd06      	ble.n	8004774 <Display_DrawLine+0xc4>
 8004766:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800476a:	0fda      	lsrs	r2, r3, #31
 800476c:	4413      	add	r3, r2
 800476e:	105b      	asrs	r3, r3, #1
 8004770:	b21b      	sxth	r3, r3
 8004772:	e006      	b.n	8004782 <Display_DrawLine+0xd2>
 8004774:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004778:	425b      	negs	r3, r3
 800477a:	0fda      	lsrs	r2, r3, #31
 800477c:	4413      	add	r3, r2
 800477e:	105b      	asrs	r3, r3, #1
 8004780:	b21b      	sxth	r3, r3
 8004782:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 8004784:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d129      	bne.n	80047e0 <Display_DrawLine+0x130>
		if (y1 < y0) {
 800478c:	883a      	ldrh	r2, [r7, #0]
 800478e:	88bb      	ldrh	r3, [r7, #4]
 8004790:	429a      	cmp	r2, r3
 8004792:	d205      	bcs.n	80047a0 <Display_DrawLine+0xf0>
			tmp = y1;
 8004794:	883b      	ldrh	r3, [r7, #0]
 8004796:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8004798:	88bb      	ldrh	r3, [r7, #4]
 800479a:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 800479c:	893b      	ldrh	r3, [r7, #8]
 800479e:	80bb      	strh	r3, [r7, #4]
		}

		if (x1 < x0) {
 80047a0:	887a      	ldrh	r2, [r7, #2]
 80047a2:	88fb      	ldrh	r3, [r7, #6]
 80047a4:	429a      	cmp	r2, r3
 80047a6:	d205      	bcs.n	80047b4 <Display_DrawLine+0x104>
			tmp = x1;
 80047a8:	887b      	ldrh	r3, [r7, #2]
 80047aa:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 80047ac:	88fb      	ldrh	r3, [r7, #6]
 80047ae:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 80047b0:	893b      	ldrh	r3, [r7, #8]
 80047b2:	80fb      	strh	r3, [r7, #6]
		}

		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 80047b4:	88bb      	ldrh	r3, [r7, #4]
 80047b6:	82bb      	strh	r3, [r7, #20]
 80047b8:	e00c      	b.n	80047d4 <Display_DrawLine+0x124>
			Display_DrawPixel(x0, i, c);
 80047ba:	8ab9      	ldrh	r1, [r7, #20]
 80047bc:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80047c0:	88fb      	ldrh	r3, [r7, #6]
 80047c2:	4618      	mov	r0, r3
 80047c4:	f7ff fc84 	bl	80040d0 <Display_DrawPixel>
		for (i = y0; i <= y1; i++) {
 80047c8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80047cc:	b29b      	uxth	r3, r3
 80047ce:	3301      	adds	r3, #1
 80047d0:	b29b      	uxth	r3, r3
 80047d2:	82bb      	strh	r3, [r7, #20]
 80047d4:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80047d8:	883b      	ldrh	r3, [r7, #0]
 80047da:	429a      	cmp	r2, r3
 80047dc:	dded      	ble.n	80047ba <Display_DrawLine+0x10a>
		}

		/* Return from function */
		return;
 80047de:	e05f      	b.n	80048a0 <Display_DrawLine+0x1f0>
	}

	if (dy == 0) {
 80047e0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d129      	bne.n	800483c <Display_DrawLine+0x18c>
		if (y1 < y0) {
 80047e8:	883a      	ldrh	r2, [r7, #0]
 80047ea:	88bb      	ldrh	r3, [r7, #4]
 80047ec:	429a      	cmp	r2, r3
 80047ee:	d205      	bcs.n	80047fc <Display_DrawLine+0x14c>
			tmp = y1;
 80047f0:	883b      	ldrh	r3, [r7, #0]
 80047f2:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 80047f4:	88bb      	ldrh	r3, [r7, #4]
 80047f6:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 80047f8:	893b      	ldrh	r3, [r7, #8]
 80047fa:	80bb      	strh	r3, [r7, #4]
		}

		if (x1 < x0) {
 80047fc:	887a      	ldrh	r2, [r7, #2]
 80047fe:	88fb      	ldrh	r3, [r7, #6]
 8004800:	429a      	cmp	r2, r3
 8004802:	d205      	bcs.n	8004810 <Display_DrawLine+0x160>
			tmp = x1;
 8004804:	887b      	ldrh	r3, [r7, #2]
 8004806:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8004808:	88fb      	ldrh	r3, [r7, #6]
 800480a:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 800480c:	893b      	ldrh	r3, [r7, #8]
 800480e:	80fb      	strh	r3, [r7, #6]
		}

		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 8004810:	88fb      	ldrh	r3, [r7, #6]
 8004812:	82bb      	strh	r3, [r7, #20]
 8004814:	e00c      	b.n	8004830 <Display_DrawLine+0x180>
			Display_DrawPixel(i, y0, c);
 8004816:	8abb      	ldrh	r3, [r7, #20]
 8004818:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800481c:	88b9      	ldrh	r1, [r7, #4]
 800481e:	4618      	mov	r0, r3
 8004820:	f7ff fc56 	bl	80040d0 <Display_DrawPixel>
		for (i = x0; i <= x1; i++) {
 8004824:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004828:	b29b      	uxth	r3, r3
 800482a:	3301      	adds	r3, #1
 800482c:	b29b      	uxth	r3, r3
 800482e:	82bb      	strh	r3, [r7, #20]
 8004830:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8004834:	887b      	ldrh	r3, [r7, #2]
 8004836:	429a      	cmp	r2, r3
 8004838:	dded      	ble.n	8004816 <Display_DrawLine+0x166>
		}

		/* Return from function */
		return;
 800483a:	e031      	b.n	80048a0 <Display_DrawLine+0x1f0>
	}

	while (1) {
		Display_DrawPixel(x0, y0, c);
 800483c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8004840:	88b9      	ldrh	r1, [r7, #4]
 8004842:	88fb      	ldrh	r3, [r7, #6]
 8004844:	4618      	mov	r0, r3
 8004846:	f7ff fc43 	bl	80040d0 <Display_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 800484a:	88fa      	ldrh	r2, [r7, #6]
 800484c:	887b      	ldrh	r3, [r7, #2]
 800484e:	429a      	cmp	r2, r3
 8004850:	d103      	bne.n	800485a <Display_DrawLine+0x1aa>
 8004852:	88ba      	ldrh	r2, [r7, #4]
 8004854:	883b      	ldrh	r3, [r7, #0]
 8004856:	429a      	cmp	r2, r3
 8004858:	d021      	beq.n	800489e <Display_DrawLine+0x1ee>
			break;
		}
		e2 = err;
 800485a:	8afb      	ldrh	r3, [r7, #22]
 800485c:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 800485e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004862:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004866:	425b      	negs	r3, r3
 8004868:	429a      	cmp	r2, r3
 800486a:	dd08      	ble.n	800487e <Display_DrawLine+0x1ce>
			err -= dy;
 800486c:	8afa      	ldrh	r2, [r7, #22]
 800486e:	8a3b      	ldrh	r3, [r7, #16]
 8004870:	1ad3      	subs	r3, r2, r3
 8004872:	b29b      	uxth	r3, r3
 8004874:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 8004876:	89fa      	ldrh	r2, [r7, #14]
 8004878:	88fb      	ldrh	r3, [r7, #6]
 800487a:	4413      	add	r3, r2
 800487c:	80fb      	strh	r3, [r7, #6]
		}
		if (e2 < dy) {
 800487e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004882:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004886:	429a      	cmp	r2, r3
 8004888:	dad8      	bge.n	800483c <Display_DrawLine+0x18c>
			err += dx;
 800488a:	8afa      	ldrh	r2, [r7, #22]
 800488c:	8a7b      	ldrh	r3, [r7, #18]
 800488e:	4413      	add	r3, r2
 8004890:	b29b      	uxth	r3, r3
 8004892:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 8004894:	89ba      	ldrh	r2, [r7, #12]
 8004896:	88bb      	ldrh	r3, [r7, #4]
 8004898:	4413      	add	r3, r2
 800489a:	80bb      	strh	r3, [r7, #4]
		Display_DrawPixel(x0, y0, c);
 800489c:	e7ce      	b.n	800483c <Display_DrawLine+0x18c>
			break;
 800489e:	bf00      	nop
		}
	}
}
 80048a0:	371c      	adds	r7, #28
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bd90      	pop	{r4, r7, pc}

080048a6 <Display_DrawRectangle>:

void Display_DrawRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 80048a6:	b590      	push	{r4, r7, lr}
 80048a8:	b085      	sub	sp, #20
 80048aa:	af02      	add	r7, sp, #8
 80048ac:	4604      	mov	r4, r0
 80048ae:	4608      	mov	r0, r1
 80048b0:	4611      	mov	r1, r2
 80048b2:	461a      	mov	r2, r3
 80048b4:	4623      	mov	r3, r4
 80048b6:	80fb      	strh	r3, [r7, #6]
 80048b8:	4603      	mov	r3, r0
 80048ba:	80bb      	strh	r3, [r7, #4]
 80048bc:	460b      	mov	r3, r1
 80048be:	807b      	strh	r3, [r7, #2]
 80048c0:	4613      	mov	r3, r2
 80048c2:	803b      	strh	r3, [r7, #0]
	/* Check input parameters */
	if (
 80048c4:	88fb      	ldrh	r3, [r7, #6]
 80048c6:	2b7f      	cmp	r3, #127	; 0x7f
 80048c8:	d853      	bhi.n	8004972 <Display_DrawRectangle+0xcc>
			x >= SSD1306_WIDTH ||
 80048ca:	88bb      	ldrh	r3, [r7, #4]
 80048cc:	2b3f      	cmp	r3, #63	; 0x3f
 80048ce:	d850      	bhi.n	8004972 <Display_DrawRectangle+0xcc>
		/* Return error */
		return;
	}

	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 80048d0:	88fa      	ldrh	r2, [r7, #6]
 80048d2:	887b      	ldrh	r3, [r7, #2]
 80048d4:	4413      	add	r3, r2
 80048d6:	2b7f      	cmp	r3, #127	; 0x7f
 80048d8:	dd03      	ble.n	80048e2 <Display_DrawRectangle+0x3c>
		w = SSD1306_WIDTH - x;
 80048da:	88fb      	ldrh	r3, [r7, #6]
 80048dc:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80048e0:	807b      	strh	r3, [r7, #2]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 80048e2:	88ba      	ldrh	r2, [r7, #4]
 80048e4:	883b      	ldrh	r3, [r7, #0]
 80048e6:	4413      	add	r3, r2
 80048e8:	2b3f      	cmp	r3, #63	; 0x3f
 80048ea:	dd03      	ble.n	80048f4 <Display_DrawRectangle+0x4e>
		h = SSD1306_HEIGHT - y;
 80048ec:	88bb      	ldrh	r3, [r7, #4]
 80048ee:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80048f2:	803b      	strh	r3, [r7, #0]
	}

	/* Draw 4 lines */
	Display_DrawLine(x, y, x + w, y, c);         /* Top line */
 80048f4:	88fa      	ldrh	r2, [r7, #6]
 80048f6:	887b      	ldrh	r3, [r7, #2]
 80048f8:	4413      	add	r3, r2
 80048fa:	b29a      	uxth	r2, r3
 80048fc:	88bc      	ldrh	r4, [r7, #4]
 80048fe:	88b9      	ldrh	r1, [r7, #4]
 8004900:	88f8      	ldrh	r0, [r7, #6]
 8004902:	7e3b      	ldrb	r3, [r7, #24]
 8004904:	9300      	str	r3, [sp, #0]
 8004906:	4623      	mov	r3, r4
 8004908:	f7ff fed2 	bl	80046b0 <Display_DrawLine>
	Display_DrawLine(x, y + h, x + w, y + h, c); /* Bottom line */
 800490c:	88ba      	ldrh	r2, [r7, #4]
 800490e:	883b      	ldrh	r3, [r7, #0]
 8004910:	4413      	add	r3, r2
 8004912:	b299      	uxth	r1, r3
 8004914:	88fa      	ldrh	r2, [r7, #6]
 8004916:	887b      	ldrh	r3, [r7, #2]
 8004918:	4413      	add	r3, r2
 800491a:	b29c      	uxth	r4, r3
 800491c:	88ba      	ldrh	r2, [r7, #4]
 800491e:	883b      	ldrh	r3, [r7, #0]
 8004920:	4413      	add	r3, r2
 8004922:	b29a      	uxth	r2, r3
 8004924:	88f8      	ldrh	r0, [r7, #6]
 8004926:	7e3b      	ldrb	r3, [r7, #24]
 8004928:	9300      	str	r3, [sp, #0]
 800492a:	4613      	mov	r3, r2
 800492c:	4622      	mov	r2, r4
 800492e:	f7ff febf 	bl	80046b0 <Display_DrawLine>
	Display_DrawLine(x, y, x, y + h, c);         /* Left line */
 8004932:	88ba      	ldrh	r2, [r7, #4]
 8004934:	883b      	ldrh	r3, [r7, #0]
 8004936:	4413      	add	r3, r2
 8004938:	b29c      	uxth	r4, r3
 800493a:	88fa      	ldrh	r2, [r7, #6]
 800493c:	88b9      	ldrh	r1, [r7, #4]
 800493e:	88f8      	ldrh	r0, [r7, #6]
 8004940:	7e3b      	ldrb	r3, [r7, #24]
 8004942:	9300      	str	r3, [sp, #0]
 8004944:	4623      	mov	r3, r4
 8004946:	f7ff feb3 	bl	80046b0 <Display_DrawLine>
	Display_DrawLine(x + w, y, x + w, y + h, c); /* Right line */
 800494a:	88fa      	ldrh	r2, [r7, #6]
 800494c:	887b      	ldrh	r3, [r7, #2]
 800494e:	4413      	add	r3, r2
 8004950:	b298      	uxth	r0, r3
 8004952:	88fa      	ldrh	r2, [r7, #6]
 8004954:	887b      	ldrh	r3, [r7, #2]
 8004956:	4413      	add	r3, r2
 8004958:	b29c      	uxth	r4, r3
 800495a:	88ba      	ldrh	r2, [r7, #4]
 800495c:	883b      	ldrh	r3, [r7, #0]
 800495e:	4413      	add	r3, r2
 8004960:	b29a      	uxth	r2, r3
 8004962:	88b9      	ldrh	r1, [r7, #4]
 8004964:	7e3b      	ldrb	r3, [r7, #24]
 8004966:	9300      	str	r3, [sp, #0]
 8004968:	4613      	mov	r3, r2
 800496a:	4622      	mov	r2, r4
 800496c:	f7ff fea0 	bl	80046b0 <Display_DrawLine>
 8004970:	e000      	b.n	8004974 <Display_DrawRectangle+0xce>
		return;
 8004972:	bf00      	nop
}
 8004974:	370c      	adds	r7, #12
 8004976:	46bd      	mov	sp, r7
 8004978:	bd90      	pop	{r4, r7, pc}

0800497a <Display_DrawFilledRectangle>:

void Display_DrawFilledRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 800497a:	b590      	push	{r4, r7, lr}
 800497c:	b087      	sub	sp, #28
 800497e:	af02      	add	r7, sp, #8
 8004980:	4604      	mov	r4, r0
 8004982:	4608      	mov	r0, r1
 8004984:	4611      	mov	r1, r2
 8004986:	461a      	mov	r2, r3
 8004988:	4623      	mov	r3, r4
 800498a:	80fb      	strh	r3, [r7, #6]
 800498c:	4603      	mov	r3, r0
 800498e:	80bb      	strh	r3, [r7, #4]
 8004990:	460b      	mov	r3, r1
 8004992:	807b      	strh	r3, [r7, #2]
 8004994:	4613      	mov	r3, r2
 8004996:	803b      	strh	r3, [r7, #0]
	uint8_t i;

	/* Check input parameters */
	if (
 8004998:	88fb      	ldrh	r3, [r7, #6]
 800499a:	2b7f      	cmp	r3, #127	; 0x7f
 800499c:	d836      	bhi.n	8004a0c <Display_DrawFilledRectangle+0x92>
			x >= SSD1306_WIDTH ||
 800499e:	88bb      	ldrh	r3, [r7, #4]
 80049a0:	2b3f      	cmp	r3, #63	; 0x3f
 80049a2:	d833      	bhi.n	8004a0c <Display_DrawFilledRectangle+0x92>
		/* Return error */
		return;
	}

	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 80049a4:	88fa      	ldrh	r2, [r7, #6]
 80049a6:	887b      	ldrh	r3, [r7, #2]
 80049a8:	4413      	add	r3, r2
 80049aa:	2b7f      	cmp	r3, #127	; 0x7f
 80049ac:	dd03      	ble.n	80049b6 <Display_DrawFilledRectangle+0x3c>
		w = SSD1306_WIDTH - x;
 80049ae:	88fb      	ldrh	r3, [r7, #6]
 80049b0:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80049b4:	807b      	strh	r3, [r7, #2]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 80049b6:	88ba      	ldrh	r2, [r7, #4]
 80049b8:	883b      	ldrh	r3, [r7, #0]
 80049ba:	4413      	add	r3, r2
 80049bc:	2b3f      	cmp	r3, #63	; 0x3f
 80049be:	dd03      	ble.n	80049c8 <Display_DrawFilledRectangle+0x4e>
		h = SSD1306_HEIGHT - y;
 80049c0:	88bb      	ldrh	r3, [r7, #4]
 80049c2:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80049c6:	803b      	strh	r3, [r7, #0]
	}

	/* Draw lines */
	for (i = 0; i <= h; i++) {
 80049c8:	2300      	movs	r3, #0
 80049ca:	73fb      	strb	r3, [r7, #15]
 80049cc:	e018      	b.n	8004a00 <Display_DrawFilledRectangle+0x86>
		/* Draw lines */
		Display_DrawLine(x, y + i, x + w, y + i, c);
 80049ce:	7bfb      	ldrb	r3, [r7, #15]
 80049d0:	b29a      	uxth	r2, r3
 80049d2:	88bb      	ldrh	r3, [r7, #4]
 80049d4:	4413      	add	r3, r2
 80049d6:	b299      	uxth	r1, r3
 80049d8:	88fa      	ldrh	r2, [r7, #6]
 80049da:	887b      	ldrh	r3, [r7, #2]
 80049dc:	4413      	add	r3, r2
 80049de:	b29c      	uxth	r4, r3
 80049e0:	7bfb      	ldrb	r3, [r7, #15]
 80049e2:	b29a      	uxth	r2, r3
 80049e4:	88bb      	ldrh	r3, [r7, #4]
 80049e6:	4413      	add	r3, r2
 80049e8:	b29a      	uxth	r2, r3
 80049ea:	88f8      	ldrh	r0, [r7, #6]
 80049ec:	f897 3020 	ldrb.w	r3, [r7, #32]
 80049f0:	9300      	str	r3, [sp, #0]
 80049f2:	4613      	mov	r3, r2
 80049f4:	4622      	mov	r2, r4
 80049f6:	f7ff fe5b 	bl	80046b0 <Display_DrawLine>
	for (i = 0; i <= h; i++) {
 80049fa:	7bfb      	ldrb	r3, [r7, #15]
 80049fc:	3301      	adds	r3, #1
 80049fe:	73fb      	strb	r3, [r7, #15]
 8004a00:	7bfb      	ldrb	r3, [r7, #15]
 8004a02:	b29b      	uxth	r3, r3
 8004a04:	883a      	ldrh	r2, [r7, #0]
 8004a06:	429a      	cmp	r2, r3
 8004a08:	d2e1      	bcs.n	80049ce <Display_DrawFilledRectangle+0x54>
 8004a0a:	e000      	b.n	8004a0e <Display_DrawFilledRectangle+0x94>
		return;
 8004a0c:	bf00      	nop
	}
}
 8004a0e:	3714      	adds	r7, #20
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd90      	pop	{r4, r7, pc}

08004a14 <Display_Clear>:
}



void Display_Clear(void)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	af00      	add	r7, sp, #0
	Display_Fill (0);
 8004a18:	2000      	movs	r0, #0
 8004a1a:	f7ff fb41 	bl	80040a0 <Display_Fill>
	Display_UpdateScreen();
 8004a1e:	f7ff fb11 	bl	8004044 <Display_UpdateScreen>
}
 8004a22:	bf00      	nop
 8004a24:	bd80      	pop	{r7, pc}
	...

08004a28 <SSD1306_I2C_Init>:
	SSD1306_WRITECOMMAND(0x10);
	SSD1306_WRITECOMMAND(0xAE);
}

/* ------- I2C ------- */
void SSD1306_I2C_Init() {
 8004a28:	b480      	push	{r7}
 8004a2a:	b083      	sub	sp, #12
 8004a2c:	af00      	add	r7, sp, #0
	uint32_t p = 250000;
 8004a2e:	4b07      	ldr	r3, [pc, #28]	; (8004a4c <SSD1306_I2C_Init+0x24>)
 8004a30:	607b      	str	r3, [r7, #4]
	while(p>0)
 8004a32:	e002      	b.n	8004a3a <SSD1306_I2C_Init+0x12>
		p--;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	3b01      	subs	r3, #1
 8004a38:	607b      	str	r3, [r7, #4]
	while(p>0)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d1f9      	bne.n	8004a34 <SSD1306_I2C_Init+0xc>
}
 8004a40:	bf00      	nop
 8004a42:	370c      	adds	r7, #12
 8004a44:	46bd      	mov	sp, r7
 8004a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4a:	4770      	bx	lr
 8004a4c:	0003d090 	.word	0x0003d090

08004a50 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8004a50:	b590      	push	{r4, r7, lr}
 8004a52:	b0c7      	sub	sp, #284	; 0x11c
 8004a54:	af02      	add	r7, sp, #8
 8004a56:	4604      	mov	r4, r0
 8004a58:	4608      	mov	r0, r1
 8004a5a:	4639      	mov	r1, r7
 8004a5c:	600a      	str	r2, [r1, #0]
 8004a5e:	4619      	mov	r1, r3
 8004a60:	1dfb      	adds	r3, r7, #7
 8004a62:	4622      	mov	r2, r4
 8004a64:	701a      	strb	r2, [r3, #0]
 8004a66:	1dbb      	adds	r3, r7, #6
 8004a68:	4602      	mov	r2, r0
 8004a6a:	701a      	strb	r2, [r3, #0]
 8004a6c:	1d3b      	adds	r3, r7, #4
 8004a6e:	460a      	mov	r2, r1
 8004a70:	801a      	strh	r2, [r3, #0]
	uint8_t dt[256];
	dt[0] = reg;
 8004a72:	f107 030c 	add.w	r3, r7, #12
 8004a76:	1dba      	adds	r2, r7, #6
 8004a78:	7812      	ldrb	r2, [r2, #0]
 8004a7a:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for(i = 0; i < count; i++)
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8004a82:	e010      	b.n	8004aa6 <ssd1306_I2C_WriteMulti+0x56>
		dt[i+1] = data[i];
 8004a84:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8004a88:	463a      	mov	r2, r7
 8004a8a:	6812      	ldr	r2, [r2, #0]
 8004a8c:	441a      	add	r2, r3
 8004a8e:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8004a92:	3301      	adds	r3, #1
 8004a94:	7811      	ldrb	r1, [r2, #0]
 8004a96:	f107 020c 	add.w	r2, r7, #12
 8004a9a:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < count; i++)
 8004a9c:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8004aa0:	3301      	adds	r3, #1
 8004aa2:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8004aa6:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8004aaa:	b29b      	uxth	r3, r3
 8004aac:	1d3a      	adds	r2, r7, #4
 8004aae:	8812      	ldrh	r2, [r2, #0]
 8004ab0:	429a      	cmp	r2, r3
 8004ab2:	d8e7      	bhi.n	8004a84 <ssd1306_I2C_WriteMulti+0x34>
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8004ab4:	1dfb      	adds	r3, r7, #7
 8004ab6:	781b      	ldrb	r3, [r3, #0]
 8004ab8:	b299      	uxth	r1, r3
 8004aba:	1d3b      	adds	r3, r7, #4
 8004abc:	881b      	ldrh	r3, [r3, #0]
 8004abe:	3301      	adds	r3, #1
 8004ac0:	b298      	uxth	r0, r3
 8004ac2:	f107 020c 	add.w	r2, r7, #12
 8004ac6:	230a      	movs	r3, #10
 8004ac8:	9300      	str	r3, [sp, #0]
 8004aca:	4603      	mov	r3, r0
 8004acc:	4803      	ldr	r0, [pc, #12]	; (8004adc <ssd1306_I2C_WriteMulti+0x8c>)
 8004ace:	f001 fc2d 	bl	800632c <HAL_I2C_Master_Transmit>
}
 8004ad2:	bf00      	nop
 8004ad4:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bd90      	pop	{r4, r7, pc}
 8004adc:	20000574 	.word	0x20000574

08004ae0 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b086      	sub	sp, #24
 8004ae4:	af02      	add	r7, sp, #8
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	71fb      	strb	r3, [r7, #7]
 8004aea:	460b      	mov	r3, r1
 8004aec:	71bb      	strb	r3, [r7, #6]
 8004aee:	4613      	mov	r3, r2
 8004af0:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8004af2:	79bb      	ldrb	r3, [r7, #6]
 8004af4:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8004af6:	797b      	ldrb	r3, [r7, #5]
 8004af8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8004afa:	79fb      	ldrb	r3, [r7, #7]
 8004afc:	b299      	uxth	r1, r3
 8004afe:	f107 020c 	add.w	r2, r7, #12
 8004b02:	230a      	movs	r3, #10
 8004b04:	9300      	str	r3, [sp, #0]
 8004b06:	2302      	movs	r3, #2
 8004b08:	4803      	ldr	r0, [pc, #12]	; (8004b18 <ssd1306_I2C_Write+0x38>)
 8004b0a:	f001 fc0f 	bl	800632c <HAL_I2C_Master_Transmit>
}
 8004b0e:	bf00      	nop
 8004b10:	3710      	adds	r7, #16
 8004b12:	46bd      	mov	sp, r7
 8004b14:	bd80      	pop	{r7, pc}
 8004b16:	bf00      	nop
 8004b18:	20000574 	.word	0x20000574

08004b1c <switchEncoder>:
		dir = 2;
	}
	return dir;
}

_Bool switchEncoder(void){
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b082      	sub	sp, #8
 8004b20:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 8004b22:	2300      	movs	r3, #0
 8004b24:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(ENC_SW_GPIO_Port, ENC_SW_Pin)){
 8004b26:	2108      	movs	r1, #8
 8004b28:	4810      	ldr	r0, [pc, #64]	; (8004b6c <switchEncoder+0x50>)
 8004b2a:	f001 faa5 	bl	8006078 <HAL_GPIO_ReadPin>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d106      	bne.n	8004b42 <switchEncoder+0x26>
		debounce = debounce << 1;
 8004b34:	4b0e      	ldr	r3, [pc, #56]	; (8004b70 <switchEncoder+0x54>)
 8004b36:	781b      	ldrb	r3, [r3, #0]
 8004b38:	005b      	lsls	r3, r3, #1
 8004b3a:	b2da      	uxtb	r2, r3
 8004b3c:	4b0c      	ldr	r3, [pc, #48]	; (8004b70 <switchEncoder+0x54>)
 8004b3e:	701a      	strb	r2, [r3, #0]
 8004b40:	e009      	b.n	8004b56 <switchEncoder+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 8004b42:	4b0b      	ldr	r3, [pc, #44]	; (8004b70 <switchEncoder+0x54>)
 8004b44:	781b      	ldrb	r3, [r3, #0]
 8004b46:	005b      	lsls	r3, r3, #1
 8004b48:	b25b      	sxtb	r3, r3
 8004b4a:	f043 0301 	orr.w	r3, r3, #1
 8004b4e:	b25b      	sxtb	r3, r3
 8004b50:	b2da      	uxtb	r2, r3
 8004b52:	4b07      	ldr	r3, [pc, #28]	; (8004b70 <switchEncoder+0x54>)
 8004b54:	701a      	strb	r2, [r3, #0]
	}
	if(debounce==0x03){
 8004b56:	4b06      	ldr	r3, [pc, #24]	; (8004b70 <switchEncoder+0x54>)
 8004b58:	781b      	ldrb	r3, [r3, #0]
 8004b5a:	2b03      	cmp	r3, #3
 8004b5c:	d101      	bne.n	8004b62 <switchEncoder+0x46>
		detect = 1;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 8004b62:	79fb      	ldrb	r3, [r7, #7]
}
 8004b64:	4618      	mov	r0, r3
 8004b66:	3708      	adds	r7, #8
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd80      	pop	{r7, pc}
 8004b6c:	40020400 	.word	0x40020400
 8004b70:	20000028 	.word	0x20000028

08004b74 <encoderCW>:

_Bool encoderCW(void){
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b082      	sub	sp, #8
 8004b78:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(ENC_CLK_GPIO_Port, ENC_CLK_Pin)){
 8004b7e:	2110      	movs	r1, #16
 8004b80:	4814      	ldr	r0, [pc, #80]	; (8004bd4 <encoderCW+0x60>)
 8004b82:	f001 fa79 	bl	8006078 <HAL_GPIO_ReadPin>
 8004b86:	4603      	mov	r3, r0
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d106      	bne.n	8004b9a <encoderCW+0x26>
		debounce = debounce << 1;
 8004b8c:	4b12      	ldr	r3, [pc, #72]	; (8004bd8 <encoderCW+0x64>)
 8004b8e:	781b      	ldrb	r3, [r3, #0]
 8004b90:	005b      	lsls	r3, r3, #1
 8004b92:	b2da      	uxtb	r2, r3
 8004b94:	4b10      	ldr	r3, [pc, #64]	; (8004bd8 <encoderCW+0x64>)
 8004b96:	701a      	strb	r2, [r3, #0]
 8004b98:	e009      	b.n	8004bae <encoderCW+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 8004b9a:	4b0f      	ldr	r3, [pc, #60]	; (8004bd8 <encoderCW+0x64>)
 8004b9c:	781b      	ldrb	r3, [r3, #0]
 8004b9e:	005b      	lsls	r3, r3, #1
 8004ba0:	b25b      	sxtb	r3, r3
 8004ba2:	f043 0301 	orr.w	r3, r3, #1
 8004ba6:	b25b      	sxtb	r3, r3
 8004ba8:	b2da      	uxtb	r2, r3
 8004baa:	4b0b      	ldr	r3, [pc, #44]	; (8004bd8 <encoderCW+0x64>)
 8004bac:	701a      	strb	r2, [r3, #0]
	}
	if(debounce == 0x03 && HAL_GPIO_ReadPin(ENC_DT_GPIO_Port, ENC_DT_Pin)){
 8004bae:	4b0a      	ldr	r3, [pc, #40]	; (8004bd8 <encoderCW+0x64>)
 8004bb0:	781b      	ldrb	r3, [r3, #0]
 8004bb2:	2b03      	cmp	r3, #3
 8004bb4:	d108      	bne.n	8004bc8 <encoderCW+0x54>
 8004bb6:	2120      	movs	r1, #32
 8004bb8:	4806      	ldr	r0, [pc, #24]	; (8004bd4 <encoderCW+0x60>)
 8004bba:	f001 fa5d 	bl	8006078 <HAL_GPIO_ReadPin>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d001      	beq.n	8004bc8 <encoderCW+0x54>
		detect = 1;
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 8004bc8:	79fb      	ldrb	r3, [r7, #7]
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	3708      	adds	r7, #8
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bd80      	pop	{r7, pc}
 8004bd2:	bf00      	nop
 8004bd4:	40020400 	.word	0x40020400
 8004bd8:	20000029 	.word	0x20000029

08004bdc <encoderCCW>:

_Bool encoderCCW(void){
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b082      	sub	sp, #8
 8004be0:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 8004be2:	2300      	movs	r3, #0
 8004be4:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(ENC_CLK_GPIO_Port, ENC_CLK_Pin)){
 8004be6:	2110      	movs	r1, #16
 8004be8:	4814      	ldr	r0, [pc, #80]	; (8004c3c <encoderCCW+0x60>)
 8004bea:	f001 fa45 	bl	8006078 <HAL_GPIO_ReadPin>
 8004bee:	4603      	mov	r3, r0
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d106      	bne.n	8004c02 <encoderCCW+0x26>
		debounce = debounce << 1;
 8004bf4:	4b12      	ldr	r3, [pc, #72]	; (8004c40 <encoderCCW+0x64>)
 8004bf6:	781b      	ldrb	r3, [r3, #0]
 8004bf8:	005b      	lsls	r3, r3, #1
 8004bfa:	b2da      	uxtb	r2, r3
 8004bfc:	4b10      	ldr	r3, [pc, #64]	; (8004c40 <encoderCCW+0x64>)
 8004bfe:	701a      	strb	r2, [r3, #0]
 8004c00:	e009      	b.n	8004c16 <encoderCCW+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 8004c02:	4b0f      	ldr	r3, [pc, #60]	; (8004c40 <encoderCCW+0x64>)
 8004c04:	781b      	ldrb	r3, [r3, #0]
 8004c06:	005b      	lsls	r3, r3, #1
 8004c08:	b25b      	sxtb	r3, r3
 8004c0a:	f043 0301 	orr.w	r3, r3, #1
 8004c0e:	b25b      	sxtb	r3, r3
 8004c10:	b2da      	uxtb	r2, r3
 8004c12:	4b0b      	ldr	r3, [pc, #44]	; (8004c40 <encoderCCW+0x64>)
 8004c14:	701a      	strb	r2, [r3, #0]
	}
	if(debounce == 0x03 && !HAL_GPIO_ReadPin(ENC_DT_GPIO_Port, ENC_DT_Pin)){
 8004c16:	4b0a      	ldr	r3, [pc, #40]	; (8004c40 <encoderCCW+0x64>)
 8004c18:	781b      	ldrb	r3, [r3, #0]
 8004c1a:	2b03      	cmp	r3, #3
 8004c1c:	d108      	bne.n	8004c30 <encoderCCW+0x54>
 8004c1e:	2120      	movs	r1, #32
 8004c20:	4806      	ldr	r0, [pc, #24]	; (8004c3c <encoderCCW+0x60>)
 8004c22:	f001 fa29 	bl	8006078 <HAL_GPIO_ReadPin>
 8004c26:	4603      	mov	r3, r0
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d101      	bne.n	8004c30 <encoderCCW+0x54>
		detect = 1;
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 8004c30:	79fb      	ldrb	r3, [r7, #7]
}
 8004c32:	4618      	mov	r0, r3
 8004c34:	3708      	adds	r7, #8
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bd80      	pop	{r7, pc}
 8004c3a:	bf00      	nop
 8004c3c:	40020400 	.word	0x40020400
 8004c40:	2000002a 	.word	0x2000002a

08004c44 <switchUp>:

_Bool switchUp(void){
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b082      	sub	sp, #8
 8004c48:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(SW_UP_GPIO_Port, SW_UP_Pin)){
 8004c4e:	2104      	movs	r1, #4
 8004c50:	4810      	ldr	r0, [pc, #64]	; (8004c94 <switchUp+0x50>)
 8004c52:	f001 fa11 	bl	8006078 <HAL_GPIO_ReadPin>
 8004c56:	4603      	mov	r3, r0
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d106      	bne.n	8004c6a <switchUp+0x26>
		debounce = debounce << 1;
 8004c5c:	4b0e      	ldr	r3, [pc, #56]	; (8004c98 <switchUp+0x54>)
 8004c5e:	781b      	ldrb	r3, [r3, #0]
 8004c60:	005b      	lsls	r3, r3, #1
 8004c62:	b2da      	uxtb	r2, r3
 8004c64:	4b0c      	ldr	r3, [pc, #48]	; (8004c98 <switchUp+0x54>)
 8004c66:	701a      	strb	r2, [r3, #0]
 8004c68:	e009      	b.n	8004c7e <switchUp+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 8004c6a:	4b0b      	ldr	r3, [pc, #44]	; (8004c98 <switchUp+0x54>)
 8004c6c:	781b      	ldrb	r3, [r3, #0]
 8004c6e:	005b      	lsls	r3, r3, #1
 8004c70:	b25b      	sxtb	r3, r3
 8004c72:	f043 0301 	orr.w	r3, r3, #1
 8004c76:	b25b      	sxtb	r3, r3
 8004c78:	b2da      	uxtb	r2, r3
 8004c7a:	4b07      	ldr	r3, [pc, #28]	; (8004c98 <switchUp+0x54>)
 8004c7c:	701a      	strb	r2, [r3, #0]
	}
	if(debounce == 0x03){
 8004c7e:	4b06      	ldr	r3, [pc, #24]	; (8004c98 <switchUp+0x54>)
 8004c80:	781b      	ldrb	r3, [r3, #0]
 8004c82:	2b03      	cmp	r3, #3
 8004c84:	d101      	bne.n	8004c8a <switchUp+0x46>
		detect = 1;
 8004c86:	2301      	movs	r3, #1
 8004c88:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 8004c8a:	79fb      	ldrb	r3, [r7, #7]
}
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	3708      	adds	r7, #8
 8004c90:	46bd      	mov	sp, r7
 8004c92:	bd80      	pop	{r7, pc}
 8004c94:	40020c00 	.word	0x40020c00
 8004c98:	2000002b 	.word	0x2000002b

08004c9c <switchDown>:

_Bool switchDown(void){
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b082      	sub	sp, #8
 8004ca0:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(SW_DOWN_GPIO_Port, SW_DOWN_Pin)){
 8004ca6:	2108      	movs	r1, #8
 8004ca8:	4810      	ldr	r0, [pc, #64]	; (8004cec <switchDown+0x50>)
 8004caa:	f001 f9e5 	bl	8006078 <HAL_GPIO_ReadPin>
 8004cae:	4603      	mov	r3, r0
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d106      	bne.n	8004cc2 <switchDown+0x26>
		debounce = debounce << 1;
 8004cb4:	4b0e      	ldr	r3, [pc, #56]	; (8004cf0 <switchDown+0x54>)
 8004cb6:	781b      	ldrb	r3, [r3, #0]
 8004cb8:	005b      	lsls	r3, r3, #1
 8004cba:	b2da      	uxtb	r2, r3
 8004cbc:	4b0c      	ldr	r3, [pc, #48]	; (8004cf0 <switchDown+0x54>)
 8004cbe:	701a      	strb	r2, [r3, #0]
 8004cc0:	e009      	b.n	8004cd6 <switchDown+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 8004cc2:	4b0b      	ldr	r3, [pc, #44]	; (8004cf0 <switchDown+0x54>)
 8004cc4:	781b      	ldrb	r3, [r3, #0]
 8004cc6:	005b      	lsls	r3, r3, #1
 8004cc8:	b25b      	sxtb	r3, r3
 8004cca:	f043 0301 	orr.w	r3, r3, #1
 8004cce:	b25b      	sxtb	r3, r3
 8004cd0:	b2da      	uxtb	r2, r3
 8004cd2:	4b07      	ldr	r3, [pc, #28]	; (8004cf0 <switchDown+0x54>)
 8004cd4:	701a      	strb	r2, [r3, #0]
	}
	if(debounce == 0x03){
 8004cd6:	4b06      	ldr	r3, [pc, #24]	; (8004cf0 <switchDown+0x54>)
 8004cd8:	781b      	ldrb	r3, [r3, #0]
 8004cda:	2b03      	cmp	r3, #3
 8004cdc:	d101      	bne.n	8004ce2 <switchDown+0x46>
		detect = 1;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 8004ce2:	79fb      	ldrb	r3, [r7, #7]
}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	3708      	adds	r7, #8
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bd80      	pop	{r7, pc}
 8004cec:	40020c00 	.word	0x40020c00
 8004cf0:	2000002c 	.word	0x2000002c

08004cf4 <switchLeft>:

_Bool switchLeft(void){
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b082      	sub	sp, #8
 8004cf8:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(SW_LEFT_GPIO_Port, SW_LEFT_Pin)){
 8004cfe:	2110      	movs	r1, #16
 8004d00:	4810      	ldr	r0, [pc, #64]	; (8004d44 <switchLeft+0x50>)
 8004d02:	f001 f9b9 	bl	8006078 <HAL_GPIO_ReadPin>
 8004d06:	4603      	mov	r3, r0
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d106      	bne.n	8004d1a <switchLeft+0x26>
		debounce = debounce << 1;
 8004d0c:	4b0e      	ldr	r3, [pc, #56]	; (8004d48 <switchLeft+0x54>)
 8004d0e:	781b      	ldrb	r3, [r3, #0]
 8004d10:	005b      	lsls	r3, r3, #1
 8004d12:	b2da      	uxtb	r2, r3
 8004d14:	4b0c      	ldr	r3, [pc, #48]	; (8004d48 <switchLeft+0x54>)
 8004d16:	701a      	strb	r2, [r3, #0]
 8004d18:	e009      	b.n	8004d2e <switchLeft+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 8004d1a:	4b0b      	ldr	r3, [pc, #44]	; (8004d48 <switchLeft+0x54>)
 8004d1c:	781b      	ldrb	r3, [r3, #0]
 8004d1e:	005b      	lsls	r3, r3, #1
 8004d20:	b25b      	sxtb	r3, r3
 8004d22:	f043 0301 	orr.w	r3, r3, #1
 8004d26:	b25b      	sxtb	r3, r3
 8004d28:	b2da      	uxtb	r2, r3
 8004d2a:	4b07      	ldr	r3, [pc, #28]	; (8004d48 <switchLeft+0x54>)
 8004d2c:	701a      	strb	r2, [r3, #0]
	}
	if(debounce == 0x03){
 8004d2e:	4b06      	ldr	r3, [pc, #24]	; (8004d48 <switchLeft+0x54>)
 8004d30:	781b      	ldrb	r3, [r3, #0]
 8004d32:	2b03      	cmp	r3, #3
 8004d34:	d101      	bne.n	8004d3a <switchLeft+0x46>
		detect = 1;
 8004d36:	2301      	movs	r3, #1
 8004d38:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 8004d3a:	79fb      	ldrb	r3, [r7, #7]
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3708      	adds	r7, #8
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}
 8004d44:	40020c00 	.word	0x40020c00
 8004d48:	2000002d 	.word	0x2000002d

08004d4c <switchRight>:

_Bool switchRight(void){
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b082      	sub	sp, #8
 8004d50:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 8004d52:	2300      	movs	r3, #0
 8004d54:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(SW_RIGHT_GPIO_Port, SW_RIGHT_Pin)){
 8004d56:	2120      	movs	r1, #32
 8004d58:	4810      	ldr	r0, [pc, #64]	; (8004d9c <switchRight+0x50>)
 8004d5a:	f001 f98d 	bl	8006078 <HAL_GPIO_ReadPin>
 8004d5e:	4603      	mov	r3, r0
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d106      	bne.n	8004d72 <switchRight+0x26>
		debounce = debounce << 1;
 8004d64:	4b0e      	ldr	r3, [pc, #56]	; (8004da0 <switchRight+0x54>)
 8004d66:	781b      	ldrb	r3, [r3, #0]
 8004d68:	005b      	lsls	r3, r3, #1
 8004d6a:	b2da      	uxtb	r2, r3
 8004d6c:	4b0c      	ldr	r3, [pc, #48]	; (8004da0 <switchRight+0x54>)
 8004d6e:	701a      	strb	r2, [r3, #0]
 8004d70:	e009      	b.n	8004d86 <switchRight+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 8004d72:	4b0b      	ldr	r3, [pc, #44]	; (8004da0 <switchRight+0x54>)
 8004d74:	781b      	ldrb	r3, [r3, #0]
 8004d76:	005b      	lsls	r3, r3, #1
 8004d78:	b25b      	sxtb	r3, r3
 8004d7a:	f043 0301 	orr.w	r3, r3, #1
 8004d7e:	b25b      	sxtb	r3, r3
 8004d80:	b2da      	uxtb	r2, r3
 8004d82:	4b07      	ldr	r3, [pc, #28]	; (8004da0 <switchRight+0x54>)
 8004d84:	701a      	strb	r2, [r3, #0]
	}
	if(debounce == 0x03){
 8004d86:	4b06      	ldr	r3, [pc, #24]	; (8004da0 <switchRight+0x54>)
 8004d88:	781b      	ldrb	r3, [r3, #0]
 8004d8a:	2b03      	cmp	r3, #3
 8004d8c:	d101      	bne.n	8004d92 <switchRight+0x46>
		detect = 1;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 8004d92:	79fb      	ldrb	r3, [r7, #7]
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3708      	adds	r7, #8
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}
 8004d9c:	40020c00 	.word	0x40020c00
 8004da0:	2000002e 	.word	0x2000002e

08004da4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b083      	sub	sp, #12
 8004da8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004daa:	2300      	movs	r3, #0
 8004dac:	607b      	str	r3, [r7, #4]
 8004dae:	4b10      	ldr	r3, [pc, #64]	; (8004df0 <HAL_MspInit+0x4c>)
 8004db0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004db2:	4a0f      	ldr	r2, [pc, #60]	; (8004df0 <HAL_MspInit+0x4c>)
 8004db4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004db8:	6453      	str	r3, [r2, #68]	; 0x44
 8004dba:	4b0d      	ldr	r3, [pc, #52]	; (8004df0 <HAL_MspInit+0x4c>)
 8004dbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dbe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004dc2:	607b      	str	r3, [r7, #4]
 8004dc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	603b      	str	r3, [r7, #0]
 8004dca:	4b09      	ldr	r3, [pc, #36]	; (8004df0 <HAL_MspInit+0x4c>)
 8004dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dce:	4a08      	ldr	r2, [pc, #32]	; (8004df0 <HAL_MspInit+0x4c>)
 8004dd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004dd4:	6413      	str	r3, [r2, #64]	; 0x40
 8004dd6:	4b06      	ldr	r3, [pc, #24]	; (8004df0 <HAL_MspInit+0x4c>)
 8004dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004dde:	603b      	str	r3, [r7, #0]
 8004de0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004de2:	bf00      	nop
 8004de4:	370c      	adds	r7, #12
 8004de6:	46bd      	mov	sp, r7
 8004de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dec:	4770      	bx	lr
 8004dee:	bf00      	nop
 8004df0:	40023800 	.word	0x40023800

08004df4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b08c      	sub	sp, #48	; 0x30
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004dfc:	f107 031c 	add.w	r3, r7, #28
 8004e00:	2200      	movs	r2, #0
 8004e02:	601a      	str	r2, [r3, #0]
 8004e04:	605a      	str	r2, [r3, #4]
 8004e06:	609a      	str	r2, [r3, #8]
 8004e08:	60da      	str	r2, [r3, #12]
 8004e0a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a42      	ldr	r2, [pc, #264]	; (8004f1c <HAL_I2C_MspInit+0x128>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d12c      	bne.n	8004e70 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e16:	2300      	movs	r3, #0
 8004e18:	61bb      	str	r3, [r7, #24]
 8004e1a:	4b41      	ldr	r3, [pc, #260]	; (8004f20 <HAL_I2C_MspInit+0x12c>)
 8004e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e1e:	4a40      	ldr	r2, [pc, #256]	; (8004f20 <HAL_I2C_MspInit+0x12c>)
 8004e20:	f043 0302 	orr.w	r3, r3, #2
 8004e24:	6313      	str	r3, [r2, #48]	; 0x30
 8004e26:	4b3e      	ldr	r3, [pc, #248]	; (8004f20 <HAL_I2C_MspInit+0x12c>)
 8004e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e2a:	f003 0302 	and.w	r3, r3, #2
 8004e2e:	61bb      	str	r3, [r7, #24]
 8004e30:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004e32:	23c0      	movs	r3, #192	; 0xc0
 8004e34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004e36:	2312      	movs	r3, #18
 8004e38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e3e:	2303      	movs	r3, #3
 8004e40:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004e42:	2304      	movs	r3, #4
 8004e44:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e46:	f107 031c 	add.w	r3, r7, #28
 8004e4a:	4619      	mov	r1, r3
 8004e4c:	4835      	ldr	r0, [pc, #212]	; (8004f24 <HAL_I2C_MspInit+0x130>)
 8004e4e:	f000 ff79 	bl	8005d44 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004e52:	2300      	movs	r3, #0
 8004e54:	617b      	str	r3, [r7, #20]
 8004e56:	4b32      	ldr	r3, [pc, #200]	; (8004f20 <HAL_I2C_MspInit+0x12c>)
 8004e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e5a:	4a31      	ldr	r2, [pc, #196]	; (8004f20 <HAL_I2C_MspInit+0x12c>)
 8004e5c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004e60:	6413      	str	r3, [r2, #64]	; 0x40
 8004e62:	4b2f      	ldr	r3, [pc, #188]	; (8004f20 <HAL_I2C_MspInit+0x12c>)
 8004e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e66:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e6a:	617b      	str	r3, [r7, #20]
 8004e6c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8004e6e:	e050      	b.n	8004f12 <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C3)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a2c      	ldr	r2, [pc, #176]	; (8004f28 <HAL_I2C_MspInit+0x134>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d14b      	bne.n	8004f12 <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	613b      	str	r3, [r7, #16]
 8004e7e:	4b28      	ldr	r3, [pc, #160]	; (8004f20 <HAL_I2C_MspInit+0x12c>)
 8004e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e82:	4a27      	ldr	r2, [pc, #156]	; (8004f20 <HAL_I2C_MspInit+0x12c>)
 8004e84:	f043 0304 	orr.w	r3, r3, #4
 8004e88:	6313      	str	r3, [r2, #48]	; 0x30
 8004e8a:	4b25      	ldr	r3, [pc, #148]	; (8004f20 <HAL_I2C_MspInit+0x12c>)
 8004e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e8e:	f003 0304 	and.w	r3, r3, #4
 8004e92:	613b      	str	r3, [r7, #16]
 8004e94:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e96:	2300      	movs	r3, #0
 8004e98:	60fb      	str	r3, [r7, #12]
 8004e9a:	4b21      	ldr	r3, [pc, #132]	; (8004f20 <HAL_I2C_MspInit+0x12c>)
 8004e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e9e:	4a20      	ldr	r2, [pc, #128]	; (8004f20 <HAL_I2C_MspInit+0x12c>)
 8004ea0:	f043 0301 	orr.w	r3, r3, #1
 8004ea4:	6313      	str	r3, [r2, #48]	; 0x30
 8004ea6:	4b1e      	ldr	r3, [pc, #120]	; (8004f20 <HAL_I2C_MspInit+0x12c>)
 8004ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eaa:	f003 0301 	and.w	r3, r3, #1
 8004eae:	60fb      	str	r3, [r7, #12]
 8004eb0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004eb2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004eb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004eb8:	2312      	movs	r3, #18
 8004eba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ec0:	2303      	movs	r3, #3
 8004ec2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004ec4:	2304      	movs	r3, #4
 8004ec6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004ec8:	f107 031c 	add.w	r3, r7, #28
 8004ecc:	4619      	mov	r1, r3
 8004ece:	4817      	ldr	r0, [pc, #92]	; (8004f2c <HAL_I2C_MspInit+0x138>)
 8004ed0:	f000 ff38 	bl	8005d44 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004ed4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004ed8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004eda:	2312      	movs	r3, #18
 8004edc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ee2:	2303      	movs	r3, #3
 8004ee4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004ee6:	2304      	movs	r3, #4
 8004ee8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004eea:	f107 031c 	add.w	r3, r7, #28
 8004eee:	4619      	mov	r1, r3
 8004ef0:	480f      	ldr	r0, [pc, #60]	; (8004f30 <HAL_I2C_MspInit+0x13c>)
 8004ef2:	f000 ff27 	bl	8005d44 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	60bb      	str	r3, [r7, #8]
 8004efa:	4b09      	ldr	r3, [pc, #36]	; (8004f20 <HAL_I2C_MspInit+0x12c>)
 8004efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004efe:	4a08      	ldr	r2, [pc, #32]	; (8004f20 <HAL_I2C_MspInit+0x12c>)
 8004f00:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004f04:	6413      	str	r3, [r2, #64]	; 0x40
 8004f06:	4b06      	ldr	r3, [pc, #24]	; (8004f20 <HAL_I2C_MspInit+0x12c>)
 8004f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f0a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004f0e:	60bb      	str	r3, [r7, #8]
 8004f10:	68bb      	ldr	r3, [r7, #8]
}
 8004f12:	bf00      	nop
 8004f14:	3730      	adds	r7, #48	; 0x30
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	bf00      	nop
 8004f1c:	40005400 	.word	0x40005400
 8004f20:	40023800 	.word	0x40023800
 8004f24:	40020400 	.word	0x40020400
 8004f28:	40005c00 	.word	0x40005c00
 8004f2c:	40020800 	.word	0x40020800
 8004f30:	40020000 	.word	0x40020000

08004f34 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b08a      	sub	sp, #40	; 0x28
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f3c:	f107 0314 	add.w	r3, r7, #20
 8004f40:	2200      	movs	r2, #0
 8004f42:	601a      	str	r2, [r3, #0]
 8004f44:	605a      	str	r2, [r3, #4]
 8004f46:	609a      	str	r2, [r3, #8]
 8004f48:	60da      	str	r2, [r3, #12]
 8004f4a:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a61      	ldr	r2, [pc, #388]	; (80050d8 <HAL_I2S_MspInit+0x1a4>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	f040 80bc 	bne.w	80050d0 <HAL_I2S_MspInit+0x19c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004f58:	2300      	movs	r3, #0
 8004f5a:	613b      	str	r3, [r7, #16]
 8004f5c:	4b5f      	ldr	r3, [pc, #380]	; (80050dc <HAL_I2S_MspInit+0x1a8>)
 8004f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f60:	4a5e      	ldr	r2, [pc, #376]	; (80050dc <HAL_I2S_MspInit+0x1a8>)
 8004f62:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f66:	6413      	str	r3, [r2, #64]	; 0x40
 8004f68:	4b5c      	ldr	r3, [pc, #368]	; (80050dc <HAL_I2S_MspInit+0x1a8>)
 8004f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f6c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f70:	613b      	str	r3, [r7, #16]
 8004f72:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004f74:	2300      	movs	r3, #0
 8004f76:	60fb      	str	r3, [r7, #12]
 8004f78:	4b58      	ldr	r3, [pc, #352]	; (80050dc <HAL_I2S_MspInit+0x1a8>)
 8004f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f7c:	4a57      	ldr	r2, [pc, #348]	; (80050dc <HAL_I2S_MspInit+0x1a8>)
 8004f7e:	f043 0304 	orr.w	r3, r3, #4
 8004f82:	6313      	str	r3, [r2, #48]	; 0x30
 8004f84:	4b55      	ldr	r3, [pc, #340]	; (80050dc <HAL_I2S_MspInit+0x1a8>)
 8004f86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f88:	f003 0304 	and.w	r3, r3, #4
 8004f8c:	60fb      	str	r3, [r7, #12]
 8004f8e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f90:	2300      	movs	r3, #0
 8004f92:	60bb      	str	r3, [r7, #8]
 8004f94:	4b51      	ldr	r3, [pc, #324]	; (80050dc <HAL_I2S_MspInit+0x1a8>)
 8004f96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f98:	4a50      	ldr	r2, [pc, #320]	; (80050dc <HAL_I2S_MspInit+0x1a8>)
 8004f9a:	f043 0302 	orr.w	r3, r3, #2
 8004f9e:	6313      	str	r3, [r2, #48]	; 0x30
 8004fa0:	4b4e      	ldr	r3, [pc, #312]	; (80050dc <HAL_I2S_MspInit+0x1a8>)
 8004fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fa4:	f003 0302 	and.w	r3, r3, #2
 8004fa8:	60bb      	str	r3, [r7, #8]
 8004faa:	68bb      	ldr	r3, [r7, #8]
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    PC6     ------> I2S2_MCK 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004fac:	2304      	movs	r3, #4
 8004fae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fb0:	2302      	movs	r3, #2
 8004fb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004fb8:	2300      	movs	r3, #0
 8004fba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 8004fbc:	2306      	movs	r3, #6
 8004fbe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004fc0:	f107 0314 	add.w	r3, r7, #20
 8004fc4:	4619      	mov	r1, r3
 8004fc6:	4846      	ldr	r0, [pc, #280]	; (80050e0 <HAL_I2S_MspInit+0x1ac>)
 8004fc8:	f000 febc 	bl	8005d44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8004fcc:	2348      	movs	r3, #72	; 0x48
 8004fce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fd0:	2302      	movs	r3, #2
 8004fd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004fd8:	2300      	movs	r3, #0
 8004fda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004fdc:	2305      	movs	r3, #5
 8004fde:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004fe0:	f107 0314 	add.w	r3, r7, #20
 8004fe4:	4619      	mov	r1, r3
 8004fe6:	483e      	ldr	r0, [pc, #248]	; (80050e0 <HAL_I2S_MspInit+0x1ac>)
 8004fe8:	f000 feac 	bl	8005d44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8004fec:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004ff0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ff2:	2302      	movs	r3, #2
 8004ff4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004ffe:	2305      	movs	r3, #5
 8005000:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005002:	f107 0314 	add.w	r3, r7, #20
 8005006:	4619      	mov	r1, r3
 8005008:	4836      	ldr	r0, [pc, #216]	; (80050e4 <HAL_I2S_MspInit+0x1b0>)
 800500a:	f000 fe9b 	bl	8005d44 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 800500e:	4b36      	ldr	r3, [pc, #216]	; (80050e8 <HAL_I2S_MspInit+0x1b4>)
 8005010:	4a36      	ldr	r2, [pc, #216]	; (80050ec <HAL_I2S_MspInit+0x1b8>)
 8005012:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8005014:	4b34      	ldr	r3, [pc, #208]	; (80050e8 <HAL_I2S_MspInit+0x1b4>)
 8005016:	2200      	movs	r2, #0
 8005018:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800501a:	4b33      	ldr	r3, [pc, #204]	; (80050e8 <HAL_I2S_MspInit+0x1b4>)
 800501c:	2200      	movs	r2, #0
 800501e:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005020:	4b31      	ldr	r3, [pc, #196]	; (80050e8 <HAL_I2S_MspInit+0x1b4>)
 8005022:	2200      	movs	r2, #0
 8005024:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005026:	4b30      	ldr	r3, [pc, #192]	; (80050e8 <HAL_I2S_MspInit+0x1b4>)
 8005028:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800502c:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800502e:	4b2e      	ldr	r3, [pc, #184]	; (80050e8 <HAL_I2S_MspInit+0x1b4>)
 8005030:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005034:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005036:	4b2c      	ldr	r3, [pc, #176]	; (80050e8 <HAL_I2S_MspInit+0x1b4>)
 8005038:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800503c:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 800503e:	4b2a      	ldr	r3, [pc, #168]	; (80050e8 <HAL_I2S_MspInit+0x1b4>)
 8005040:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005044:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005046:	4b28      	ldr	r3, [pc, #160]	; (80050e8 <HAL_I2S_MspInit+0x1b4>)
 8005048:	2200      	movs	r2, #0
 800504a:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800504c:	4b26      	ldr	r3, [pc, #152]	; (80050e8 <HAL_I2S_MspInit+0x1b4>)
 800504e:	2200      	movs	r2, #0
 8005050:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8005052:	4825      	ldr	r0, [pc, #148]	; (80050e8 <HAL_I2S_MspInit+0x1b4>)
 8005054:	f000 fb6c 	bl	8005730 <HAL_DMA_Init>
 8005058:	4603      	mov	r3, r0
 800505a:	2b00      	cmp	r3, #0
 800505c:	d001      	beq.n	8005062 <HAL_I2S_MspInit+0x12e>
    {
      Error_Handler();
 800505e:	f7fe fdfd 	bl	8003c5c <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	4a20      	ldr	r2, [pc, #128]	; (80050e8 <HAL_I2S_MspInit+0x1b4>)
 8005066:	63da      	str	r2, [r3, #60]	; 0x3c
 8005068:	4a1f      	ldr	r2, [pc, #124]	; (80050e8 <HAL_I2S_MspInit+0x1b4>)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2S2_EXT_TX Init */
    hdma_i2s2_ext_tx.Instance = DMA1_Stream4;
 800506e:	4b20      	ldr	r3, [pc, #128]	; (80050f0 <HAL_I2S_MspInit+0x1bc>)
 8005070:	4a20      	ldr	r2, [pc, #128]	; (80050f4 <HAL_I2S_MspInit+0x1c0>)
 8005072:	601a      	str	r2, [r3, #0]
    hdma_i2s2_ext_tx.Init.Channel = DMA_CHANNEL_2;
 8005074:	4b1e      	ldr	r3, [pc, #120]	; (80050f0 <HAL_I2S_MspInit+0x1bc>)
 8005076:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800507a:	605a      	str	r2, [r3, #4]
    hdma_i2s2_ext_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800507c:	4b1c      	ldr	r3, [pc, #112]	; (80050f0 <HAL_I2S_MspInit+0x1bc>)
 800507e:	2240      	movs	r2, #64	; 0x40
 8005080:	609a      	str	r2, [r3, #8]
    hdma_i2s2_ext_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005082:	4b1b      	ldr	r3, [pc, #108]	; (80050f0 <HAL_I2S_MspInit+0x1bc>)
 8005084:	2200      	movs	r2, #0
 8005086:	60da      	str	r2, [r3, #12]
    hdma_i2s2_ext_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005088:	4b19      	ldr	r3, [pc, #100]	; (80050f0 <HAL_I2S_MspInit+0x1bc>)
 800508a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800508e:	611a      	str	r2, [r3, #16]
    hdma_i2s2_ext_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005090:	4b17      	ldr	r3, [pc, #92]	; (80050f0 <HAL_I2S_MspInit+0x1bc>)
 8005092:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005096:	615a      	str	r2, [r3, #20]
    hdma_i2s2_ext_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005098:	4b15      	ldr	r3, [pc, #84]	; (80050f0 <HAL_I2S_MspInit+0x1bc>)
 800509a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800509e:	619a      	str	r2, [r3, #24]
    hdma_i2s2_ext_tx.Init.Mode = DMA_CIRCULAR;
 80050a0:	4b13      	ldr	r3, [pc, #76]	; (80050f0 <HAL_I2S_MspInit+0x1bc>)
 80050a2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80050a6:	61da      	str	r2, [r3, #28]
    hdma_i2s2_ext_tx.Init.Priority = DMA_PRIORITY_LOW;
 80050a8:	4b11      	ldr	r3, [pc, #68]	; (80050f0 <HAL_I2S_MspInit+0x1bc>)
 80050aa:	2200      	movs	r2, #0
 80050ac:	621a      	str	r2, [r3, #32]
    hdma_i2s2_ext_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80050ae:	4b10      	ldr	r3, [pc, #64]	; (80050f0 <HAL_I2S_MspInit+0x1bc>)
 80050b0:	2200      	movs	r2, #0
 80050b2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2s2_ext_tx) != HAL_OK)
 80050b4:	480e      	ldr	r0, [pc, #56]	; (80050f0 <HAL_I2S_MspInit+0x1bc>)
 80050b6:	f000 fb3b 	bl	8005730 <HAL_DMA_Init>
 80050ba:	4603      	mov	r3, r0
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d001      	beq.n	80050c4 <HAL_I2S_MspInit+0x190>
    {
      Error_Handler();
 80050c0:	f7fe fdcc 	bl	8003c5c <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_i2s2_ext_tx);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	4a0a      	ldr	r2, [pc, #40]	; (80050f0 <HAL_I2S_MspInit+0x1bc>)
 80050c8:	639a      	str	r2, [r3, #56]	; 0x38
 80050ca:	4a09      	ldr	r2, [pc, #36]	; (80050f0 <HAL_I2S_MspInit+0x1bc>)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80050d0:	bf00      	nop
 80050d2:	3728      	adds	r7, #40	; 0x28
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bd80      	pop	{r7, pc}
 80050d8:	40003800 	.word	0x40003800
 80050dc:	40023800 	.word	0x40023800
 80050e0:	40020800 	.word	0x40020800
 80050e4:	40020400 	.word	0x40020400
 80050e8:	200005ec 	.word	0x200005ec
 80050ec:	40026058 	.word	0x40026058
 80050f0:	20000bd4 	.word	0x20000bd4
 80050f4:	40026070 	.word	0x40026070

080050f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b08a      	sub	sp, #40	; 0x28
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005100:	f107 0314 	add.w	r3, r7, #20
 8005104:	2200      	movs	r2, #0
 8005106:	601a      	str	r2, [r3, #0]
 8005108:	605a      	str	r2, [r3, #4]
 800510a:	609a      	str	r2, [r3, #8]
 800510c:	60da      	str	r2, [r3, #12]
 800510e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4a4c      	ldr	r2, [pc, #304]	; (8005248 <HAL_UART_MspInit+0x150>)
 8005116:	4293      	cmp	r3, r2
 8005118:	f040 8092 	bne.w	8005240 <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800511c:	2300      	movs	r3, #0
 800511e:	613b      	str	r3, [r7, #16]
 8005120:	4b4a      	ldr	r3, [pc, #296]	; (800524c <HAL_UART_MspInit+0x154>)
 8005122:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005124:	4a49      	ldr	r2, [pc, #292]	; (800524c <HAL_UART_MspInit+0x154>)
 8005126:	f043 0310 	orr.w	r3, r3, #16
 800512a:	6453      	str	r3, [r2, #68]	; 0x44
 800512c:	4b47      	ldr	r3, [pc, #284]	; (800524c <HAL_UART_MspInit+0x154>)
 800512e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005130:	f003 0310 	and.w	r3, r3, #16
 8005134:	613b      	str	r3, [r7, #16]
 8005136:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005138:	2300      	movs	r3, #0
 800513a:	60fb      	str	r3, [r7, #12]
 800513c:	4b43      	ldr	r3, [pc, #268]	; (800524c <HAL_UART_MspInit+0x154>)
 800513e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005140:	4a42      	ldr	r2, [pc, #264]	; (800524c <HAL_UART_MspInit+0x154>)
 8005142:	f043 0301 	orr.w	r3, r3, #1
 8005146:	6313      	str	r3, [r2, #48]	; 0x30
 8005148:	4b40      	ldr	r3, [pc, #256]	; (800524c <HAL_UART_MspInit+0x154>)
 800514a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800514c:	f003 0301 	and.w	r3, r3, #1
 8005150:	60fb      	str	r3, [r7, #12]
 8005152:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005154:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8005158:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800515a:	2302      	movs	r3, #2
 800515c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800515e:	2301      	movs	r3, #1
 8005160:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005162:	2303      	movs	r3, #3
 8005164:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005166:	2307      	movs	r3, #7
 8005168:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800516a:	f107 0314 	add.w	r3, r7, #20
 800516e:	4619      	mov	r1, r3
 8005170:	4837      	ldr	r0, [pc, #220]	; (8005250 <HAL_UART_MspInit+0x158>)
 8005172:	f000 fde7 	bl	8005d44 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8005176:	4b37      	ldr	r3, [pc, #220]	; (8005254 <HAL_UART_MspInit+0x15c>)
 8005178:	4a37      	ldr	r2, [pc, #220]	; (8005258 <HAL_UART_MspInit+0x160>)
 800517a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 800517c:	4b35      	ldr	r3, [pc, #212]	; (8005254 <HAL_UART_MspInit+0x15c>)
 800517e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005182:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005184:	4b33      	ldr	r3, [pc, #204]	; (8005254 <HAL_UART_MspInit+0x15c>)
 8005186:	2240      	movs	r2, #64	; 0x40
 8005188:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800518a:	4b32      	ldr	r3, [pc, #200]	; (8005254 <HAL_UART_MspInit+0x15c>)
 800518c:	2200      	movs	r2, #0
 800518e:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005190:	4b30      	ldr	r3, [pc, #192]	; (8005254 <HAL_UART_MspInit+0x15c>)
 8005192:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005196:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005198:	4b2e      	ldr	r3, [pc, #184]	; (8005254 <HAL_UART_MspInit+0x15c>)
 800519a:	2200      	movs	r2, #0
 800519c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800519e:	4b2d      	ldr	r3, [pc, #180]	; (8005254 <HAL_UART_MspInit+0x15c>)
 80051a0:	2200      	movs	r2, #0
 80051a2:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 80051a4:	4b2b      	ldr	r3, [pc, #172]	; (8005254 <HAL_UART_MspInit+0x15c>)
 80051a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80051aa:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80051ac:	4b29      	ldr	r3, [pc, #164]	; (8005254 <HAL_UART_MspInit+0x15c>)
 80051ae:	2200      	movs	r2, #0
 80051b0:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80051b2:	4b28      	ldr	r3, [pc, #160]	; (8005254 <HAL_UART_MspInit+0x15c>)
 80051b4:	2200      	movs	r2, #0
 80051b6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80051b8:	4826      	ldr	r0, [pc, #152]	; (8005254 <HAL_UART_MspInit+0x15c>)
 80051ba:	f000 fab9 	bl	8005730 <HAL_DMA_Init>
 80051be:	4603      	mov	r3, r0
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d001      	beq.n	80051c8 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 80051c4:	f7fe fd4a 	bl	8003c5c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	4a22      	ldr	r2, [pc, #136]	; (8005254 <HAL_UART_MspInit+0x15c>)
 80051cc:	631a      	str	r2, [r3, #48]	; 0x30
 80051ce:	4a21      	ldr	r2, [pc, #132]	; (8005254 <HAL_UART_MspInit+0x15c>)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80051d4:	4b21      	ldr	r3, [pc, #132]	; (800525c <HAL_UART_MspInit+0x164>)
 80051d6:	4a22      	ldr	r2, [pc, #136]	; (8005260 <HAL_UART_MspInit+0x168>)
 80051d8:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80051da:	4b20      	ldr	r3, [pc, #128]	; (800525c <HAL_UART_MspInit+0x164>)
 80051dc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80051e0:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80051e2:	4b1e      	ldr	r3, [pc, #120]	; (800525c <HAL_UART_MspInit+0x164>)
 80051e4:	2200      	movs	r2, #0
 80051e6:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80051e8:	4b1c      	ldr	r3, [pc, #112]	; (800525c <HAL_UART_MspInit+0x164>)
 80051ea:	2200      	movs	r2, #0
 80051ec:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80051ee:	4b1b      	ldr	r3, [pc, #108]	; (800525c <HAL_UART_MspInit+0x164>)
 80051f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80051f4:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80051f6:	4b19      	ldr	r3, [pc, #100]	; (800525c <HAL_UART_MspInit+0x164>)
 80051f8:	2200      	movs	r2, #0
 80051fa:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80051fc:	4b17      	ldr	r3, [pc, #92]	; (800525c <HAL_UART_MspInit+0x164>)
 80051fe:	2200      	movs	r2, #0
 8005200:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8005202:	4b16      	ldr	r3, [pc, #88]	; (800525c <HAL_UART_MspInit+0x164>)
 8005204:	2200      	movs	r2, #0
 8005206:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005208:	4b14      	ldr	r3, [pc, #80]	; (800525c <HAL_UART_MspInit+0x164>)
 800520a:	2200      	movs	r2, #0
 800520c:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800520e:	4b13      	ldr	r3, [pc, #76]	; (800525c <HAL_UART_MspInit+0x164>)
 8005210:	2200      	movs	r2, #0
 8005212:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8005214:	4811      	ldr	r0, [pc, #68]	; (800525c <HAL_UART_MspInit+0x164>)
 8005216:	f000 fa8b 	bl	8005730 <HAL_DMA_Init>
 800521a:	4603      	mov	r3, r0
 800521c:	2b00      	cmp	r3, #0
 800521e:	d001      	beq.n	8005224 <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 8005220:	f7fe fd1c 	bl	8003c5c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	4a0d      	ldr	r2, [pc, #52]	; (800525c <HAL_UART_MspInit+0x164>)
 8005228:	635a      	str	r2, [r3, #52]	; 0x34
 800522a:	4a0c      	ldr	r2, [pc, #48]	; (800525c <HAL_UART_MspInit+0x164>)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005230:	2200      	movs	r2, #0
 8005232:	2100      	movs	r1, #0
 8005234:	2025      	movs	r0, #37	; 0x25
 8005236:	f000 fa44 	bl	80056c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800523a:	2025      	movs	r0, #37	; 0x25
 800523c:	f000 fa5d 	bl	80056fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8005240:	bf00      	nop
 8005242:	3728      	adds	r7, #40	; 0x28
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}
 8005248:	40011000 	.word	0x40011000
 800524c:	40023800 	.word	0x40023800
 8005250:	40020000 	.word	0x40020000
 8005254:	200006bc 	.word	0x200006bc
 8005258:	400264b8 	.word	0x400264b8
 800525c:	20000724 	.word	0x20000724
 8005260:	40026440 	.word	0x40026440

08005264 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005264:	b480      	push	{r7}
 8005266:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005268:	bf00      	nop
 800526a:	46bd      	mov	sp, r7
 800526c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005270:	4770      	bx	lr

08005272 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005272:	b480      	push	{r7}
 8005274:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005276:	e7fe      	b.n	8005276 <HardFault_Handler+0x4>

08005278 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005278:	b480      	push	{r7}
 800527a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800527c:	e7fe      	b.n	800527c <MemManage_Handler+0x4>

0800527e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800527e:	b480      	push	{r7}
 8005280:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005282:	e7fe      	b.n	8005282 <BusFault_Handler+0x4>

08005284 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005284:	b480      	push	{r7}
 8005286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005288:	e7fe      	b.n	8005288 <UsageFault_Handler+0x4>

0800528a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800528a:	b480      	push	{r7}
 800528c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800528e:	bf00      	nop
 8005290:	46bd      	mov	sp, r7
 8005292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005296:	4770      	bx	lr

08005298 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005298:	b480      	push	{r7}
 800529a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800529c:	bf00      	nop
 800529e:	46bd      	mov	sp, r7
 80052a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a4:	4770      	bx	lr

080052a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80052a6:	b480      	push	{r7}
 80052a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80052aa:	bf00      	nop
 80052ac:	46bd      	mov	sp, r7
 80052ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b2:	4770      	bx	lr

080052b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80052b8:	f000 f8e6 	bl	8005488 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80052bc:	bf00      	nop
 80052be:	bd80      	pop	{r7, pc}

080052c0 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80052c4:	4802      	ldr	r0, [pc, #8]	; (80052d0 <DMA1_Stream3_IRQHandler+0x10>)
 80052c6:	f000 fb03 	bl	80058d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80052ca:	bf00      	nop
 80052cc:	bd80      	pop	{r7, pc}
 80052ce:	bf00      	nop
 80052d0:	200005ec 	.word	0x200005ec

080052d4 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2s2_ext_tx);
 80052d8:	4802      	ldr	r0, [pc, #8]	; (80052e4 <DMA1_Stream4_IRQHandler+0x10>)
 80052da:	f000 faf9 	bl	80058d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80052de:	bf00      	nop
 80052e0:	bd80      	pop	{r7, pc}
 80052e2:	bf00      	nop
 80052e4:	20000bd4 	.word	0x20000bd4

080052e8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80052ec:	4802      	ldr	r0, [pc, #8]	; (80052f8 <USART1_IRQHandler+0x10>)
 80052ee:	f003 fb8b 	bl	8008a08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80052f2:	bf00      	nop
 80052f4:	bd80      	pop	{r7, pc}
 80052f6:	bf00      	nop
 80052f8:	2000079c 	.word	0x2000079c

080052fc <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8005300:	4802      	ldr	r0, [pc, #8]	; (800530c <DMA2_Stream2_IRQHandler+0x10>)
 8005302:	f000 fae5 	bl	80058d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8005306:	bf00      	nop
 8005308:	bd80      	pop	{r7, pc}
 800530a:	bf00      	nop
 800530c:	20000724 	.word	0x20000724

08005310 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8005314:	4802      	ldr	r0, [pc, #8]	; (8005320 <DMA2_Stream7_IRQHandler+0x10>)
 8005316:	f000 fadb 	bl	80058d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800531a:	bf00      	nop
 800531c:	bd80      	pop	{r7, pc}
 800531e:	bf00      	nop
 8005320:	200006bc 	.word	0x200006bc

08005324 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005324:	b480      	push	{r7}
 8005326:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005328:	4b16      	ldr	r3, [pc, #88]	; (8005384 <SystemInit+0x60>)
 800532a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800532e:	4a15      	ldr	r2, [pc, #84]	; (8005384 <SystemInit+0x60>)
 8005330:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005334:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8005338:	4b13      	ldr	r3, [pc, #76]	; (8005388 <SystemInit+0x64>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4a12      	ldr	r2, [pc, #72]	; (8005388 <SystemInit+0x64>)
 800533e:	f043 0301 	orr.w	r3, r3, #1
 8005342:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005344:	4b10      	ldr	r3, [pc, #64]	; (8005388 <SystemInit+0x64>)
 8005346:	2200      	movs	r2, #0
 8005348:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800534a:	4b0f      	ldr	r3, [pc, #60]	; (8005388 <SystemInit+0x64>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4a0e      	ldr	r2, [pc, #56]	; (8005388 <SystemInit+0x64>)
 8005350:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8005354:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005358:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800535a:	4b0b      	ldr	r3, [pc, #44]	; (8005388 <SystemInit+0x64>)
 800535c:	4a0b      	ldr	r2, [pc, #44]	; (800538c <SystemInit+0x68>)
 800535e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005360:	4b09      	ldr	r3, [pc, #36]	; (8005388 <SystemInit+0x64>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4a08      	ldr	r2, [pc, #32]	; (8005388 <SystemInit+0x64>)
 8005366:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800536a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800536c:	4b06      	ldr	r3, [pc, #24]	; (8005388 <SystemInit+0x64>)
 800536e:	2200      	movs	r2, #0
 8005370:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005372:	4b04      	ldr	r3, [pc, #16]	; (8005384 <SystemInit+0x60>)
 8005374:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005378:	609a      	str	r2, [r3, #8]
#endif
}
 800537a:	bf00      	nop
 800537c:	46bd      	mov	sp, r7
 800537e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005382:	4770      	bx	lr
 8005384:	e000ed00 	.word	0xe000ed00
 8005388:	40023800 	.word	0x40023800
 800538c:	24003010 	.word	0x24003010

08005390 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005390:	f8df d034 	ldr.w	sp, [pc, #52]	; 80053c8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005394:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005396:	e003      	b.n	80053a0 <LoopCopyDataInit>

08005398 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005398:	4b0c      	ldr	r3, [pc, #48]	; (80053cc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800539a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800539c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800539e:	3104      	adds	r1, #4

080053a0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80053a0:	480b      	ldr	r0, [pc, #44]	; (80053d0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80053a2:	4b0c      	ldr	r3, [pc, #48]	; (80053d4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80053a4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80053a6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80053a8:	d3f6      	bcc.n	8005398 <CopyDataInit>
  ldr  r2, =_sbss
 80053aa:	4a0b      	ldr	r2, [pc, #44]	; (80053d8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80053ac:	e002      	b.n	80053b4 <LoopFillZerobss>

080053ae <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80053ae:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80053b0:	f842 3b04 	str.w	r3, [r2], #4

080053b4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80053b4:	4b09      	ldr	r3, [pc, #36]	; (80053dc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80053b6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80053b8:	d3f9      	bcc.n	80053ae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80053ba:	f7ff ffb3 	bl	8005324 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80053be:	f003 ff65 	bl	800928c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80053c2:	f7fe f939 	bl	8003638 <main>
  bx  lr    
 80053c6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80053c8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80053cc:	0800b990 	.word	0x0800b990
  ldr  r0, =_sdata
 80053d0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80053d4:	200000a4 	.word	0x200000a4
  ldr  r2, =_sbss
 80053d8:	200000a4 	.word	0x200000a4
  ldr  r3, = _ebss
 80053dc:	20001140 	.word	0x20001140

080053e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80053e0:	e7fe      	b.n	80053e0 <ADC_IRQHandler>
	...

080053e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80053e8:	4b0e      	ldr	r3, [pc, #56]	; (8005424 <HAL_Init+0x40>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	4a0d      	ldr	r2, [pc, #52]	; (8005424 <HAL_Init+0x40>)
 80053ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80053f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80053f4:	4b0b      	ldr	r3, [pc, #44]	; (8005424 <HAL_Init+0x40>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a0a      	ldr	r2, [pc, #40]	; (8005424 <HAL_Init+0x40>)
 80053fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80053fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005400:	4b08      	ldr	r3, [pc, #32]	; (8005424 <HAL_Init+0x40>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a07      	ldr	r2, [pc, #28]	; (8005424 <HAL_Init+0x40>)
 8005406:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800540a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800540c:	2003      	movs	r0, #3
 800540e:	f000 f94d 	bl	80056ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005412:	2000      	movs	r0, #0
 8005414:	f000 f808 	bl	8005428 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005418:	f7ff fcc4 	bl	8004da4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800541c:	2300      	movs	r3, #0
}
 800541e:	4618      	mov	r0, r3
 8005420:	bd80      	pop	{r7, pc}
 8005422:	bf00      	nop
 8005424:	40023c00 	.word	0x40023c00

08005428 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b082      	sub	sp, #8
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005430:	4b12      	ldr	r3, [pc, #72]	; (800547c <HAL_InitTick+0x54>)
 8005432:	681a      	ldr	r2, [r3, #0]
 8005434:	4b12      	ldr	r3, [pc, #72]	; (8005480 <HAL_InitTick+0x58>)
 8005436:	781b      	ldrb	r3, [r3, #0]
 8005438:	4619      	mov	r1, r3
 800543a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800543e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005442:	fbb2 f3f3 	udiv	r3, r2, r3
 8005446:	4618      	mov	r0, r3
 8005448:	f000 f965 	bl	8005716 <HAL_SYSTICK_Config>
 800544c:	4603      	mov	r3, r0
 800544e:	2b00      	cmp	r3, #0
 8005450:	d001      	beq.n	8005456 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005452:	2301      	movs	r3, #1
 8005454:	e00e      	b.n	8005474 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2b0f      	cmp	r3, #15
 800545a:	d80a      	bhi.n	8005472 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800545c:	2200      	movs	r2, #0
 800545e:	6879      	ldr	r1, [r7, #4]
 8005460:	f04f 30ff 	mov.w	r0, #4294967295
 8005464:	f000 f92d 	bl	80056c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005468:	4a06      	ldr	r2, [pc, #24]	; (8005484 <HAL_InitTick+0x5c>)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800546e:	2300      	movs	r3, #0
 8005470:	e000      	b.n	8005474 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005472:	2301      	movs	r3, #1
}
 8005474:	4618      	mov	r0, r3
 8005476:	3708      	adds	r7, #8
 8005478:	46bd      	mov	sp, r7
 800547a:	bd80      	pop	{r7, pc}
 800547c:	20000030 	.word	0x20000030
 8005480:	20000038 	.word	0x20000038
 8005484:	20000034 	.word	0x20000034

08005488 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005488:	b480      	push	{r7}
 800548a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800548c:	4b06      	ldr	r3, [pc, #24]	; (80054a8 <HAL_IncTick+0x20>)
 800548e:	781b      	ldrb	r3, [r3, #0]
 8005490:	461a      	mov	r2, r3
 8005492:	4b06      	ldr	r3, [pc, #24]	; (80054ac <HAL_IncTick+0x24>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4413      	add	r3, r2
 8005498:	4a04      	ldr	r2, [pc, #16]	; (80054ac <HAL_IncTick+0x24>)
 800549a:	6013      	str	r3, [r2, #0]
}
 800549c:	bf00      	nop
 800549e:	46bd      	mov	sp, r7
 80054a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a4:	4770      	bx	lr
 80054a6:	bf00      	nop
 80054a8:	20000038 	.word	0x20000038
 80054ac:	2000113c 	.word	0x2000113c

080054b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80054b0:	b480      	push	{r7}
 80054b2:	af00      	add	r7, sp, #0
  return uwTick;
 80054b4:	4b03      	ldr	r3, [pc, #12]	; (80054c4 <HAL_GetTick+0x14>)
 80054b6:	681b      	ldr	r3, [r3, #0]
}
 80054b8:	4618      	mov	r0, r3
 80054ba:	46bd      	mov	sp, r7
 80054bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c0:	4770      	bx	lr
 80054c2:	bf00      	nop
 80054c4:	2000113c 	.word	0x2000113c

080054c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b084      	sub	sp, #16
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80054d0:	f7ff ffee 	bl	80054b0 <HAL_GetTick>
 80054d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054e0:	d005      	beq.n	80054ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80054e2:	4b09      	ldr	r3, [pc, #36]	; (8005508 <HAL_Delay+0x40>)
 80054e4:	781b      	ldrb	r3, [r3, #0]
 80054e6:	461a      	mov	r2, r3
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	4413      	add	r3, r2
 80054ec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80054ee:	bf00      	nop
 80054f0:	f7ff ffde 	bl	80054b0 <HAL_GetTick>
 80054f4:	4602      	mov	r2, r0
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	1ad3      	subs	r3, r2, r3
 80054fa:	68fa      	ldr	r2, [r7, #12]
 80054fc:	429a      	cmp	r2, r3
 80054fe:	d8f7      	bhi.n	80054f0 <HAL_Delay+0x28>
  {
  }
}
 8005500:	bf00      	nop
 8005502:	3710      	adds	r7, #16
 8005504:	46bd      	mov	sp, r7
 8005506:	bd80      	pop	{r7, pc}
 8005508:	20000038 	.word	0x20000038

0800550c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800550c:	b480      	push	{r7}
 800550e:	b085      	sub	sp, #20
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	f003 0307 	and.w	r3, r3, #7
 800551a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800551c:	4b0c      	ldr	r3, [pc, #48]	; (8005550 <__NVIC_SetPriorityGrouping+0x44>)
 800551e:	68db      	ldr	r3, [r3, #12]
 8005520:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005522:	68ba      	ldr	r2, [r7, #8]
 8005524:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005528:	4013      	ands	r3, r2
 800552a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005534:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005538:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800553c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800553e:	4a04      	ldr	r2, [pc, #16]	; (8005550 <__NVIC_SetPriorityGrouping+0x44>)
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	60d3      	str	r3, [r2, #12]
}
 8005544:	bf00      	nop
 8005546:	3714      	adds	r7, #20
 8005548:	46bd      	mov	sp, r7
 800554a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554e:	4770      	bx	lr
 8005550:	e000ed00 	.word	0xe000ed00

08005554 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005554:	b480      	push	{r7}
 8005556:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005558:	4b04      	ldr	r3, [pc, #16]	; (800556c <__NVIC_GetPriorityGrouping+0x18>)
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	0a1b      	lsrs	r3, r3, #8
 800555e:	f003 0307 	and.w	r3, r3, #7
}
 8005562:	4618      	mov	r0, r3
 8005564:	46bd      	mov	sp, r7
 8005566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556a:	4770      	bx	lr
 800556c:	e000ed00 	.word	0xe000ed00

08005570 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005570:	b480      	push	{r7}
 8005572:	b083      	sub	sp, #12
 8005574:	af00      	add	r7, sp, #0
 8005576:	4603      	mov	r3, r0
 8005578:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800557a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800557e:	2b00      	cmp	r3, #0
 8005580:	db0b      	blt.n	800559a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005582:	79fb      	ldrb	r3, [r7, #7]
 8005584:	f003 021f 	and.w	r2, r3, #31
 8005588:	4907      	ldr	r1, [pc, #28]	; (80055a8 <__NVIC_EnableIRQ+0x38>)
 800558a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800558e:	095b      	lsrs	r3, r3, #5
 8005590:	2001      	movs	r0, #1
 8005592:	fa00 f202 	lsl.w	r2, r0, r2
 8005596:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800559a:	bf00      	nop
 800559c:	370c      	adds	r7, #12
 800559e:	46bd      	mov	sp, r7
 80055a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a4:	4770      	bx	lr
 80055a6:	bf00      	nop
 80055a8:	e000e100 	.word	0xe000e100

080055ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b083      	sub	sp, #12
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	4603      	mov	r3, r0
 80055b4:	6039      	str	r1, [r7, #0]
 80055b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80055b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	db0a      	blt.n	80055d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	b2da      	uxtb	r2, r3
 80055c4:	490c      	ldr	r1, [pc, #48]	; (80055f8 <__NVIC_SetPriority+0x4c>)
 80055c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055ca:	0112      	lsls	r2, r2, #4
 80055cc:	b2d2      	uxtb	r2, r2
 80055ce:	440b      	add	r3, r1
 80055d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80055d4:	e00a      	b.n	80055ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	b2da      	uxtb	r2, r3
 80055da:	4908      	ldr	r1, [pc, #32]	; (80055fc <__NVIC_SetPriority+0x50>)
 80055dc:	79fb      	ldrb	r3, [r7, #7]
 80055de:	f003 030f 	and.w	r3, r3, #15
 80055e2:	3b04      	subs	r3, #4
 80055e4:	0112      	lsls	r2, r2, #4
 80055e6:	b2d2      	uxtb	r2, r2
 80055e8:	440b      	add	r3, r1
 80055ea:	761a      	strb	r2, [r3, #24]
}
 80055ec:	bf00      	nop
 80055ee:	370c      	adds	r7, #12
 80055f0:	46bd      	mov	sp, r7
 80055f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f6:	4770      	bx	lr
 80055f8:	e000e100 	.word	0xe000e100
 80055fc:	e000ed00 	.word	0xe000ed00

08005600 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005600:	b480      	push	{r7}
 8005602:	b089      	sub	sp, #36	; 0x24
 8005604:	af00      	add	r7, sp, #0
 8005606:	60f8      	str	r0, [r7, #12]
 8005608:	60b9      	str	r1, [r7, #8]
 800560a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	f003 0307 	and.w	r3, r3, #7
 8005612:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005614:	69fb      	ldr	r3, [r7, #28]
 8005616:	f1c3 0307 	rsb	r3, r3, #7
 800561a:	2b04      	cmp	r3, #4
 800561c:	bf28      	it	cs
 800561e:	2304      	movcs	r3, #4
 8005620:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005622:	69fb      	ldr	r3, [r7, #28]
 8005624:	3304      	adds	r3, #4
 8005626:	2b06      	cmp	r3, #6
 8005628:	d902      	bls.n	8005630 <NVIC_EncodePriority+0x30>
 800562a:	69fb      	ldr	r3, [r7, #28]
 800562c:	3b03      	subs	r3, #3
 800562e:	e000      	b.n	8005632 <NVIC_EncodePriority+0x32>
 8005630:	2300      	movs	r3, #0
 8005632:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005634:	f04f 32ff 	mov.w	r2, #4294967295
 8005638:	69bb      	ldr	r3, [r7, #24]
 800563a:	fa02 f303 	lsl.w	r3, r2, r3
 800563e:	43da      	mvns	r2, r3
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	401a      	ands	r2, r3
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005648:	f04f 31ff 	mov.w	r1, #4294967295
 800564c:	697b      	ldr	r3, [r7, #20]
 800564e:	fa01 f303 	lsl.w	r3, r1, r3
 8005652:	43d9      	mvns	r1, r3
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005658:	4313      	orrs	r3, r2
         );
}
 800565a:	4618      	mov	r0, r3
 800565c:	3724      	adds	r7, #36	; 0x24
 800565e:	46bd      	mov	sp, r7
 8005660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005664:	4770      	bx	lr
	...

08005668 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b082      	sub	sp, #8
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	3b01      	subs	r3, #1
 8005674:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005678:	d301      	bcc.n	800567e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800567a:	2301      	movs	r3, #1
 800567c:	e00f      	b.n	800569e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800567e:	4a0a      	ldr	r2, [pc, #40]	; (80056a8 <SysTick_Config+0x40>)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	3b01      	subs	r3, #1
 8005684:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005686:	210f      	movs	r1, #15
 8005688:	f04f 30ff 	mov.w	r0, #4294967295
 800568c:	f7ff ff8e 	bl	80055ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005690:	4b05      	ldr	r3, [pc, #20]	; (80056a8 <SysTick_Config+0x40>)
 8005692:	2200      	movs	r2, #0
 8005694:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005696:	4b04      	ldr	r3, [pc, #16]	; (80056a8 <SysTick_Config+0x40>)
 8005698:	2207      	movs	r2, #7
 800569a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800569c:	2300      	movs	r3, #0
}
 800569e:	4618      	mov	r0, r3
 80056a0:	3708      	adds	r7, #8
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bd80      	pop	{r7, pc}
 80056a6:	bf00      	nop
 80056a8:	e000e010 	.word	0xe000e010

080056ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b082      	sub	sp, #8
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80056b4:	6878      	ldr	r0, [r7, #4]
 80056b6:	f7ff ff29 	bl	800550c <__NVIC_SetPriorityGrouping>
}
 80056ba:	bf00      	nop
 80056bc:	3708      	adds	r7, #8
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}

080056c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80056c2:	b580      	push	{r7, lr}
 80056c4:	b086      	sub	sp, #24
 80056c6:	af00      	add	r7, sp, #0
 80056c8:	4603      	mov	r3, r0
 80056ca:	60b9      	str	r1, [r7, #8]
 80056cc:	607a      	str	r2, [r7, #4]
 80056ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80056d0:	2300      	movs	r3, #0
 80056d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80056d4:	f7ff ff3e 	bl	8005554 <__NVIC_GetPriorityGrouping>
 80056d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80056da:	687a      	ldr	r2, [r7, #4]
 80056dc:	68b9      	ldr	r1, [r7, #8]
 80056de:	6978      	ldr	r0, [r7, #20]
 80056e0:	f7ff ff8e 	bl	8005600 <NVIC_EncodePriority>
 80056e4:	4602      	mov	r2, r0
 80056e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80056ea:	4611      	mov	r1, r2
 80056ec:	4618      	mov	r0, r3
 80056ee:	f7ff ff5d 	bl	80055ac <__NVIC_SetPriority>
}
 80056f2:	bf00      	nop
 80056f4:	3718      	adds	r7, #24
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bd80      	pop	{r7, pc}

080056fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80056fa:	b580      	push	{r7, lr}
 80056fc:	b082      	sub	sp, #8
 80056fe:	af00      	add	r7, sp, #0
 8005700:	4603      	mov	r3, r0
 8005702:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005704:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005708:	4618      	mov	r0, r3
 800570a:	f7ff ff31 	bl	8005570 <__NVIC_EnableIRQ>
}
 800570e:	bf00      	nop
 8005710:	3708      	adds	r7, #8
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}

08005716 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005716:	b580      	push	{r7, lr}
 8005718:	b082      	sub	sp, #8
 800571a:	af00      	add	r7, sp, #0
 800571c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	f7ff ffa2 	bl	8005668 <SysTick_Config>
 8005724:	4603      	mov	r3, r0
}
 8005726:	4618      	mov	r0, r3
 8005728:	3708      	adds	r7, #8
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}
	...

08005730 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b086      	sub	sp, #24
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005738:	2300      	movs	r3, #0
 800573a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800573c:	f7ff feb8 	bl	80054b0 <HAL_GetTick>
 8005740:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d101      	bne.n	800574c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	e099      	b.n	8005880 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2200      	movs	r2, #0
 8005750:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2202      	movs	r2, #2
 8005758:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	681a      	ldr	r2, [r3, #0]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f022 0201 	bic.w	r2, r2, #1
 800576a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800576c:	e00f      	b.n	800578e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800576e:	f7ff fe9f 	bl	80054b0 <HAL_GetTick>
 8005772:	4602      	mov	r2, r0
 8005774:	693b      	ldr	r3, [r7, #16]
 8005776:	1ad3      	subs	r3, r2, r3
 8005778:	2b05      	cmp	r3, #5
 800577a:	d908      	bls.n	800578e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2220      	movs	r2, #32
 8005780:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2203      	movs	r2, #3
 8005786:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800578a:	2303      	movs	r3, #3
 800578c:	e078      	b.n	8005880 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f003 0301 	and.w	r3, r3, #1
 8005798:	2b00      	cmp	r3, #0
 800579a:	d1e8      	bne.n	800576e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80057a4:	697a      	ldr	r2, [r7, #20]
 80057a6:	4b38      	ldr	r3, [pc, #224]	; (8005888 <HAL_DMA_Init+0x158>)
 80057a8:	4013      	ands	r3, r2
 80057aa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	685a      	ldr	r2, [r3, #4]
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80057ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	691b      	ldr	r3, [r3, #16]
 80057c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80057c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	699b      	ldr	r3, [r3, #24]
 80057cc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80057d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6a1b      	ldr	r3, [r3, #32]
 80057d8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80057da:	697a      	ldr	r2, [r7, #20]
 80057dc:	4313      	orrs	r3, r2
 80057de:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057e4:	2b04      	cmp	r3, #4
 80057e6:	d107      	bne.n	80057f8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057f0:	4313      	orrs	r3, r2
 80057f2:	697a      	ldr	r2, [r7, #20]
 80057f4:	4313      	orrs	r3, r2
 80057f6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	697a      	ldr	r2, [r7, #20]
 80057fe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	695b      	ldr	r3, [r3, #20]
 8005806:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	f023 0307 	bic.w	r3, r3, #7
 800580e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005814:	697a      	ldr	r2, [r7, #20]
 8005816:	4313      	orrs	r3, r2
 8005818:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800581e:	2b04      	cmp	r3, #4
 8005820:	d117      	bne.n	8005852 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005826:	697a      	ldr	r2, [r7, #20]
 8005828:	4313      	orrs	r3, r2
 800582a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005830:	2b00      	cmp	r3, #0
 8005832:	d00e      	beq.n	8005852 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005834:	6878      	ldr	r0, [r7, #4]
 8005836:	f000 fa0b 	bl	8005c50 <DMA_CheckFifoParam>
 800583a:	4603      	mov	r3, r0
 800583c:	2b00      	cmp	r3, #0
 800583e:	d008      	beq.n	8005852 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2240      	movs	r2, #64	; 0x40
 8005844:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2201      	movs	r2, #1
 800584a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800584e:	2301      	movs	r3, #1
 8005850:	e016      	b.n	8005880 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	697a      	ldr	r2, [r7, #20]
 8005858:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f000 f9c2 	bl	8005be4 <DMA_CalcBaseAndBitshift>
 8005860:	4603      	mov	r3, r0
 8005862:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005868:	223f      	movs	r2, #63	; 0x3f
 800586a:	409a      	lsls	r2, r3
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2200      	movs	r2, #0
 8005874:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2201      	movs	r2, #1
 800587a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800587e:	2300      	movs	r3, #0
}
 8005880:	4618      	mov	r0, r3
 8005882:	3718      	adds	r7, #24
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}
 8005888:	f010803f 	.word	0xf010803f

0800588c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800588c:	b480      	push	{r7}
 800588e:	b083      	sub	sp, #12
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800589a:	b2db      	uxtb	r3, r3
 800589c:	2b02      	cmp	r3, #2
 800589e:	d004      	beq.n	80058aa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2280      	movs	r2, #128	; 0x80
 80058a4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80058a6:	2301      	movs	r3, #1
 80058a8:	e00c      	b.n	80058c4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2205      	movs	r2, #5
 80058ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	681a      	ldr	r2, [r3, #0]
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f022 0201 	bic.w	r2, r2, #1
 80058c0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80058c2:	2300      	movs	r3, #0
}
 80058c4:	4618      	mov	r0, r3
 80058c6:	370c      	adds	r7, #12
 80058c8:	46bd      	mov	sp, r7
 80058ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ce:	4770      	bx	lr

080058d0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b086      	sub	sp, #24
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80058d8:	2300      	movs	r3, #0
 80058da:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80058dc:	4b92      	ldr	r3, [pc, #584]	; (8005b28 <HAL_DMA_IRQHandler+0x258>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	4a92      	ldr	r2, [pc, #584]	; (8005b2c <HAL_DMA_IRQHandler+0x25c>)
 80058e2:	fba2 2303 	umull	r2, r3, r2, r3
 80058e6:	0a9b      	lsrs	r3, r3, #10
 80058e8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058ee:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058fa:	2208      	movs	r2, #8
 80058fc:	409a      	lsls	r2, r3
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	4013      	ands	r3, r2
 8005902:	2b00      	cmp	r3, #0
 8005904:	d01a      	beq.n	800593c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f003 0304 	and.w	r3, r3, #4
 8005910:	2b00      	cmp	r3, #0
 8005912:	d013      	beq.n	800593c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	681a      	ldr	r2, [r3, #0]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f022 0204 	bic.w	r2, r2, #4
 8005922:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005928:	2208      	movs	r2, #8
 800592a:	409a      	lsls	r2, r3
 800592c:	693b      	ldr	r3, [r7, #16]
 800592e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005934:	f043 0201 	orr.w	r2, r3, #1
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005940:	2201      	movs	r2, #1
 8005942:	409a      	lsls	r2, r3
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	4013      	ands	r3, r2
 8005948:	2b00      	cmp	r3, #0
 800594a:	d012      	beq.n	8005972 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	695b      	ldr	r3, [r3, #20]
 8005952:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005956:	2b00      	cmp	r3, #0
 8005958:	d00b      	beq.n	8005972 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800595e:	2201      	movs	r2, #1
 8005960:	409a      	lsls	r2, r3
 8005962:	693b      	ldr	r3, [r7, #16]
 8005964:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800596a:	f043 0202 	orr.w	r2, r3, #2
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005976:	2204      	movs	r2, #4
 8005978:	409a      	lsls	r2, r3
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	4013      	ands	r3, r2
 800597e:	2b00      	cmp	r3, #0
 8005980:	d012      	beq.n	80059a8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f003 0302 	and.w	r3, r3, #2
 800598c:	2b00      	cmp	r3, #0
 800598e:	d00b      	beq.n	80059a8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005994:	2204      	movs	r2, #4
 8005996:	409a      	lsls	r2, r3
 8005998:	693b      	ldr	r3, [r7, #16]
 800599a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059a0:	f043 0204 	orr.w	r2, r3, #4
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059ac:	2210      	movs	r2, #16
 80059ae:	409a      	lsls	r2, r3
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	4013      	ands	r3, r2
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d043      	beq.n	8005a40 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f003 0308 	and.w	r3, r3, #8
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d03c      	beq.n	8005a40 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059ca:	2210      	movs	r2, #16
 80059cc:	409a      	lsls	r2, r3
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d018      	beq.n	8005a12 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d108      	bne.n	8005a00 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d024      	beq.n	8005a40 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059fa:	6878      	ldr	r0, [r7, #4]
 80059fc:	4798      	blx	r3
 80059fe:	e01f      	b.n	8005a40 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d01b      	beq.n	8005a40 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a0c:	6878      	ldr	r0, [r7, #4]
 8005a0e:	4798      	blx	r3
 8005a10:	e016      	b.n	8005a40 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d107      	bne.n	8005a30 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	681a      	ldr	r2, [r3, #0]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f022 0208 	bic.w	r2, r2, #8
 8005a2e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d003      	beq.n	8005a40 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a3c:	6878      	ldr	r0, [r7, #4]
 8005a3e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a44:	2220      	movs	r2, #32
 8005a46:	409a      	lsls	r2, r3
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	4013      	ands	r3, r2
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	f000 808e 	beq.w	8005b6e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f003 0310 	and.w	r3, r3, #16
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	f000 8086 	beq.w	8005b6e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a66:	2220      	movs	r2, #32
 8005a68:	409a      	lsls	r2, r3
 8005a6a:	693b      	ldr	r3, [r7, #16]
 8005a6c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005a74:	b2db      	uxtb	r3, r3
 8005a76:	2b05      	cmp	r3, #5
 8005a78:	d136      	bne.n	8005ae8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	681a      	ldr	r2, [r3, #0]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f022 0216 	bic.w	r2, r2, #22
 8005a88:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	695a      	ldr	r2, [r3, #20]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005a98:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d103      	bne.n	8005aaa <HAL_DMA_IRQHandler+0x1da>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d007      	beq.n	8005aba <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	681a      	ldr	r2, [r3, #0]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f022 0208 	bic.w	r2, r2, #8
 8005ab8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005abe:	223f      	movs	r2, #63	; 0x3f
 8005ac0:	409a      	lsls	r2, r3
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2201      	movs	r2, #1
 8005ad2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d07d      	beq.n	8005bda <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ae2:	6878      	ldr	r0, [r7, #4]
 8005ae4:	4798      	blx	r3
        }
        return;
 8005ae6:	e078      	b.n	8005bda <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d01c      	beq.n	8005b30 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d108      	bne.n	8005b16 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d030      	beq.n	8005b6e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b10:	6878      	ldr	r0, [r7, #4]
 8005b12:	4798      	blx	r3
 8005b14:	e02b      	b.n	8005b6e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d027      	beq.n	8005b6e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b22:	6878      	ldr	r0, [r7, #4]
 8005b24:	4798      	blx	r3
 8005b26:	e022      	b.n	8005b6e <HAL_DMA_IRQHandler+0x29e>
 8005b28:	20000030 	.word	0x20000030
 8005b2c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d10f      	bne.n	8005b5e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	681a      	ldr	r2, [r3, #0]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f022 0210 	bic.w	r2, r2, #16
 8005b4c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2200      	movs	r2, #0
 8005b52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2201      	movs	r2, #1
 8005b5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d003      	beq.n	8005b6e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d032      	beq.n	8005bdc <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b7a:	f003 0301 	and.w	r3, r3, #1
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d022      	beq.n	8005bc8 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2205      	movs	r2, #5
 8005b86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	681a      	ldr	r2, [r3, #0]
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f022 0201 	bic.w	r2, r2, #1
 8005b98:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005b9a:	68bb      	ldr	r3, [r7, #8]
 8005b9c:	3301      	adds	r3, #1
 8005b9e:	60bb      	str	r3, [r7, #8]
 8005ba0:	697a      	ldr	r2, [r7, #20]
 8005ba2:	429a      	cmp	r2, r3
 8005ba4:	d307      	bcc.n	8005bb6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f003 0301 	and.w	r3, r3, #1
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d1f2      	bne.n	8005b9a <HAL_DMA_IRQHandler+0x2ca>
 8005bb4:	e000      	b.n	8005bb8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8005bb6:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d005      	beq.n	8005bdc <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005bd4:	6878      	ldr	r0, [r7, #4]
 8005bd6:	4798      	blx	r3
 8005bd8:	e000      	b.n	8005bdc <HAL_DMA_IRQHandler+0x30c>
        return;
 8005bda:	bf00      	nop
    }
  }
}
 8005bdc:	3718      	adds	r7, #24
 8005bde:	46bd      	mov	sp, r7
 8005be0:	bd80      	pop	{r7, pc}
 8005be2:	bf00      	nop

08005be4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b085      	sub	sp, #20
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	b2db      	uxtb	r3, r3
 8005bf2:	3b10      	subs	r3, #16
 8005bf4:	4a14      	ldr	r2, [pc, #80]	; (8005c48 <DMA_CalcBaseAndBitshift+0x64>)
 8005bf6:	fba2 2303 	umull	r2, r3, r2, r3
 8005bfa:	091b      	lsrs	r3, r3, #4
 8005bfc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005bfe:	4a13      	ldr	r2, [pc, #76]	; (8005c4c <DMA_CalcBaseAndBitshift+0x68>)
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	4413      	add	r3, r2
 8005c04:	781b      	ldrb	r3, [r3, #0]
 8005c06:	461a      	mov	r2, r3
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2b03      	cmp	r3, #3
 8005c10:	d909      	bls.n	8005c26 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005c1a:	f023 0303 	bic.w	r3, r3, #3
 8005c1e:	1d1a      	adds	r2, r3, #4
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	659a      	str	r2, [r3, #88]	; 0x58
 8005c24:	e007      	b.n	8005c36 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005c2e:	f023 0303 	bic.w	r3, r3, #3
 8005c32:	687a      	ldr	r2, [r7, #4]
 8005c34:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	3714      	adds	r7, #20
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c44:	4770      	bx	lr
 8005c46:	bf00      	nop
 8005c48:	aaaaaaab 	.word	0xaaaaaaab
 8005c4c:	0800b930 	.word	0x0800b930

08005c50 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005c50:	b480      	push	{r7}
 8005c52:	b085      	sub	sp, #20
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c58:	2300      	movs	r3, #0
 8005c5a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c60:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	699b      	ldr	r3, [r3, #24]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d11f      	bne.n	8005caa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	2b03      	cmp	r3, #3
 8005c6e:	d855      	bhi.n	8005d1c <DMA_CheckFifoParam+0xcc>
 8005c70:	a201      	add	r2, pc, #4	; (adr r2, 8005c78 <DMA_CheckFifoParam+0x28>)
 8005c72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c76:	bf00      	nop
 8005c78:	08005c89 	.word	0x08005c89
 8005c7c:	08005c9b 	.word	0x08005c9b
 8005c80:	08005c89 	.word	0x08005c89
 8005c84:	08005d1d 	.word	0x08005d1d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c8c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d045      	beq.n	8005d20 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8005c94:	2301      	movs	r3, #1
 8005c96:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c98:	e042      	b.n	8005d20 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c9e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005ca2:	d13f      	bne.n	8005d24 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ca8:	e03c      	b.n	8005d24 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	699b      	ldr	r3, [r3, #24]
 8005cae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005cb2:	d121      	bne.n	8005cf8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	2b03      	cmp	r3, #3
 8005cb8:	d836      	bhi.n	8005d28 <DMA_CheckFifoParam+0xd8>
 8005cba:	a201      	add	r2, pc, #4	; (adr r2, 8005cc0 <DMA_CheckFifoParam+0x70>)
 8005cbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cc0:	08005cd1 	.word	0x08005cd1
 8005cc4:	08005cd7 	.word	0x08005cd7
 8005cc8:	08005cd1 	.word	0x08005cd1
 8005ccc:	08005ce9 	.word	0x08005ce9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	73fb      	strb	r3, [r7, #15]
      break;
 8005cd4:	e02f      	b.n	8005d36 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cda:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d024      	beq.n	8005d2c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ce6:	e021      	b.n	8005d2c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cec:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005cf0:	d11e      	bne.n	8005d30 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005cf6:	e01b      	b.n	8005d30 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	2b02      	cmp	r3, #2
 8005cfc:	d902      	bls.n	8005d04 <DMA_CheckFifoParam+0xb4>
 8005cfe:	2b03      	cmp	r3, #3
 8005d00:	d003      	beq.n	8005d0a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005d02:	e018      	b.n	8005d36 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8005d04:	2301      	movs	r3, #1
 8005d06:	73fb      	strb	r3, [r7, #15]
      break;
 8005d08:	e015      	b.n	8005d36 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d0e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d00e      	beq.n	8005d34 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8005d16:	2301      	movs	r3, #1
 8005d18:	73fb      	strb	r3, [r7, #15]
      break;
 8005d1a:	e00b      	b.n	8005d34 <DMA_CheckFifoParam+0xe4>
      break;
 8005d1c:	bf00      	nop
 8005d1e:	e00a      	b.n	8005d36 <DMA_CheckFifoParam+0xe6>
      break;
 8005d20:	bf00      	nop
 8005d22:	e008      	b.n	8005d36 <DMA_CheckFifoParam+0xe6>
      break;
 8005d24:	bf00      	nop
 8005d26:	e006      	b.n	8005d36 <DMA_CheckFifoParam+0xe6>
      break;
 8005d28:	bf00      	nop
 8005d2a:	e004      	b.n	8005d36 <DMA_CheckFifoParam+0xe6>
      break;
 8005d2c:	bf00      	nop
 8005d2e:	e002      	b.n	8005d36 <DMA_CheckFifoParam+0xe6>
      break;   
 8005d30:	bf00      	nop
 8005d32:	e000      	b.n	8005d36 <DMA_CheckFifoParam+0xe6>
      break;
 8005d34:	bf00      	nop
    }
  } 
  
  return status; 
 8005d36:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	3714      	adds	r7, #20
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d42:	4770      	bx	lr

08005d44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005d44:	b480      	push	{r7}
 8005d46:	b089      	sub	sp, #36	; 0x24
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
 8005d4c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005d4e:	2300      	movs	r3, #0
 8005d50:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005d52:	2300      	movs	r3, #0
 8005d54:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005d56:	2300      	movs	r3, #0
 8005d58:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	61fb      	str	r3, [r7, #28]
 8005d5e:	e16b      	b.n	8006038 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005d60:	2201      	movs	r2, #1
 8005d62:	69fb      	ldr	r3, [r7, #28]
 8005d64:	fa02 f303 	lsl.w	r3, r2, r3
 8005d68:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	697a      	ldr	r2, [r7, #20]
 8005d70:	4013      	ands	r3, r2
 8005d72:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005d74:	693a      	ldr	r2, [r7, #16]
 8005d76:	697b      	ldr	r3, [r7, #20]
 8005d78:	429a      	cmp	r2, r3
 8005d7a:	f040 815a 	bne.w	8006032 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	2b02      	cmp	r3, #2
 8005d84:	d003      	beq.n	8005d8e <HAL_GPIO_Init+0x4a>
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	2b12      	cmp	r3, #18
 8005d8c:	d123      	bne.n	8005dd6 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005d8e:	69fb      	ldr	r3, [r7, #28]
 8005d90:	08da      	lsrs	r2, r3, #3
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	3208      	adds	r2, #8
 8005d96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005d9c:	69fb      	ldr	r3, [r7, #28]
 8005d9e:	f003 0307 	and.w	r3, r3, #7
 8005da2:	009b      	lsls	r3, r3, #2
 8005da4:	220f      	movs	r2, #15
 8005da6:	fa02 f303 	lsl.w	r3, r2, r3
 8005daa:	43db      	mvns	r3, r3
 8005dac:	69ba      	ldr	r2, [r7, #24]
 8005dae:	4013      	ands	r3, r2
 8005db0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	691a      	ldr	r2, [r3, #16]
 8005db6:	69fb      	ldr	r3, [r7, #28]
 8005db8:	f003 0307 	and.w	r3, r3, #7
 8005dbc:	009b      	lsls	r3, r3, #2
 8005dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8005dc2:	69ba      	ldr	r2, [r7, #24]
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005dc8:	69fb      	ldr	r3, [r7, #28]
 8005dca:	08da      	lsrs	r2, r3, #3
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	3208      	adds	r2, #8
 8005dd0:	69b9      	ldr	r1, [r7, #24]
 8005dd2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005ddc:	69fb      	ldr	r3, [r7, #28]
 8005dde:	005b      	lsls	r3, r3, #1
 8005de0:	2203      	movs	r2, #3
 8005de2:	fa02 f303 	lsl.w	r3, r2, r3
 8005de6:	43db      	mvns	r3, r3
 8005de8:	69ba      	ldr	r2, [r7, #24]
 8005dea:	4013      	ands	r3, r2
 8005dec:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	f003 0203 	and.w	r2, r3, #3
 8005df6:	69fb      	ldr	r3, [r7, #28]
 8005df8:	005b      	lsls	r3, r3, #1
 8005dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8005dfe:	69ba      	ldr	r2, [r7, #24]
 8005e00:	4313      	orrs	r3, r2
 8005e02:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	69ba      	ldr	r2, [r7, #24]
 8005e08:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	2b01      	cmp	r3, #1
 8005e10:	d00b      	beq.n	8005e2a <HAL_GPIO_Init+0xe6>
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	2b02      	cmp	r3, #2
 8005e18:	d007      	beq.n	8005e2a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005e1e:	2b11      	cmp	r3, #17
 8005e20:	d003      	beq.n	8005e2a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	685b      	ldr	r3, [r3, #4]
 8005e26:	2b12      	cmp	r3, #18
 8005e28:	d130      	bne.n	8005e8c <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	689b      	ldr	r3, [r3, #8]
 8005e2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005e30:	69fb      	ldr	r3, [r7, #28]
 8005e32:	005b      	lsls	r3, r3, #1
 8005e34:	2203      	movs	r2, #3
 8005e36:	fa02 f303 	lsl.w	r3, r2, r3
 8005e3a:	43db      	mvns	r3, r3
 8005e3c:	69ba      	ldr	r2, [r7, #24]
 8005e3e:	4013      	ands	r3, r2
 8005e40:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	68da      	ldr	r2, [r3, #12]
 8005e46:	69fb      	ldr	r3, [r7, #28]
 8005e48:	005b      	lsls	r3, r3, #1
 8005e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e4e:	69ba      	ldr	r2, [r7, #24]
 8005e50:	4313      	orrs	r3, r2
 8005e52:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	69ba      	ldr	r2, [r7, #24]
 8005e58:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005e60:	2201      	movs	r2, #1
 8005e62:	69fb      	ldr	r3, [r7, #28]
 8005e64:	fa02 f303 	lsl.w	r3, r2, r3
 8005e68:	43db      	mvns	r3, r3
 8005e6a:	69ba      	ldr	r2, [r7, #24]
 8005e6c:	4013      	ands	r3, r2
 8005e6e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	685b      	ldr	r3, [r3, #4]
 8005e74:	091b      	lsrs	r3, r3, #4
 8005e76:	f003 0201 	and.w	r2, r3, #1
 8005e7a:	69fb      	ldr	r3, [r7, #28]
 8005e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e80:	69ba      	ldr	r2, [r7, #24]
 8005e82:	4313      	orrs	r3, r2
 8005e84:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	69ba      	ldr	r2, [r7, #24]
 8005e8a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	68db      	ldr	r3, [r3, #12]
 8005e90:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005e92:	69fb      	ldr	r3, [r7, #28]
 8005e94:	005b      	lsls	r3, r3, #1
 8005e96:	2203      	movs	r2, #3
 8005e98:	fa02 f303 	lsl.w	r3, r2, r3
 8005e9c:	43db      	mvns	r3, r3
 8005e9e:	69ba      	ldr	r2, [r7, #24]
 8005ea0:	4013      	ands	r3, r2
 8005ea2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	689a      	ldr	r2, [r3, #8]
 8005ea8:	69fb      	ldr	r3, [r7, #28]
 8005eaa:	005b      	lsls	r3, r3, #1
 8005eac:	fa02 f303 	lsl.w	r3, r2, r3
 8005eb0:	69ba      	ldr	r2, [r7, #24]
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	69ba      	ldr	r2, [r7, #24]
 8005eba:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	685b      	ldr	r3, [r3, #4]
 8005ec0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	f000 80b4 	beq.w	8006032 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005eca:	2300      	movs	r3, #0
 8005ecc:	60fb      	str	r3, [r7, #12]
 8005ece:	4b5f      	ldr	r3, [pc, #380]	; (800604c <HAL_GPIO_Init+0x308>)
 8005ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ed2:	4a5e      	ldr	r2, [pc, #376]	; (800604c <HAL_GPIO_Init+0x308>)
 8005ed4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005ed8:	6453      	str	r3, [r2, #68]	; 0x44
 8005eda:	4b5c      	ldr	r3, [pc, #368]	; (800604c <HAL_GPIO_Init+0x308>)
 8005edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ede:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005ee2:	60fb      	str	r3, [r7, #12]
 8005ee4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005ee6:	4a5a      	ldr	r2, [pc, #360]	; (8006050 <HAL_GPIO_Init+0x30c>)
 8005ee8:	69fb      	ldr	r3, [r7, #28]
 8005eea:	089b      	lsrs	r3, r3, #2
 8005eec:	3302      	adds	r3, #2
 8005eee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ef2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005ef4:	69fb      	ldr	r3, [r7, #28]
 8005ef6:	f003 0303 	and.w	r3, r3, #3
 8005efa:	009b      	lsls	r3, r3, #2
 8005efc:	220f      	movs	r2, #15
 8005efe:	fa02 f303 	lsl.w	r3, r2, r3
 8005f02:	43db      	mvns	r3, r3
 8005f04:	69ba      	ldr	r2, [r7, #24]
 8005f06:	4013      	ands	r3, r2
 8005f08:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	4a51      	ldr	r2, [pc, #324]	; (8006054 <HAL_GPIO_Init+0x310>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d02b      	beq.n	8005f6a <HAL_GPIO_Init+0x226>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	4a50      	ldr	r2, [pc, #320]	; (8006058 <HAL_GPIO_Init+0x314>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d025      	beq.n	8005f66 <HAL_GPIO_Init+0x222>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	4a4f      	ldr	r2, [pc, #316]	; (800605c <HAL_GPIO_Init+0x318>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d01f      	beq.n	8005f62 <HAL_GPIO_Init+0x21e>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	4a4e      	ldr	r2, [pc, #312]	; (8006060 <HAL_GPIO_Init+0x31c>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d019      	beq.n	8005f5e <HAL_GPIO_Init+0x21a>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	4a4d      	ldr	r2, [pc, #308]	; (8006064 <HAL_GPIO_Init+0x320>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d013      	beq.n	8005f5a <HAL_GPIO_Init+0x216>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	4a4c      	ldr	r2, [pc, #304]	; (8006068 <HAL_GPIO_Init+0x324>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d00d      	beq.n	8005f56 <HAL_GPIO_Init+0x212>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	4a4b      	ldr	r2, [pc, #300]	; (800606c <HAL_GPIO_Init+0x328>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d007      	beq.n	8005f52 <HAL_GPIO_Init+0x20e>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	4a4a      	ldr	r2, [pc, #296]	; (8006070 <HAL_GPIO_Init+0x32c>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d101      	bne.n	8005f4e <HAL_GPIO_Init+0x20a>
 8005f4a:	2307      	movs	r3, #7
 8005f4c:	e00e      	b.n	8005f6c <HAL_GPIO_Init+0x228>
 8005f4e:	2308      	movs	r3, #8
 8005f50:	e00c      	b.n	8005f6c <HAL_GPIO_Init+0x228>
 8005f52:	2306      	movs	r3, #6
 8005f54:	e00a      	b.n	8005f6c <HAL_GPIO_Init+0x228>
 8005f56:	2305      	movs	r3, #5
 8005f58:	e008      	b.n	8005f6c <HAL_GPIO_Init+0x228>
 8005f5a:	2304      	movs	r3, #4
 8005f5c:	e006      	b.n	8005f6c <HAL_GPIO_Init+0x228>
 8005f5e:	2303      	movs	r3, #3
 8005f60:	e004      	b.n	8005f6c <HAL_GPIO_Init+0x228>
 8005f62:	2302      	movs	r3, #2
 8005f64:	e002      	b.n	8005f6c <HAL_GPIO_Init+0x228>
 8005f66:	2301      	movs	r3, #1
 8005f68:	e000      	b.n	8005f6c <HAL_GPIO_Init+0x228>
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	69fa      	ldr	r2, [r7, #28]
 8005f6e:	f002 0203 	and.w	r2, r2, #3
 8005f72:	0092      	lsls	r2, r2, #2
 8005f74:	4093      	lsls	r3, r2
 8005f76:	69ba      	ldr	r2, [r7, #24]
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005f7c:	4934      	ldr	r1, [pc, #208]	; (8006050 <HAL_GPIO_Init+0x30c>)
 8005f7e:	69fb      	ldr	r3, [r7, #28]
 8005f80:	089b      	lsrs	r3, r3, #2
 8005f82:	3302      	adds	r3, #2
 8005f84:	69ba      	ldr	r2, [r7, #24]
 8005f86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005f8a:	4b3a      	ldr	r3, [pc, #232]	; (8006074 <HAL_GPIO_Init+0x330>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f90:	693b      	ldr	r3, [r7, #16]
 8005f92:	43db      	mvns	r3, r3
 8005f94:	69ba      	ldr	r2, [r7, #24]
 8005f96:	4013      	ands	r3, r2
 8005f98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d003      	beq.n	8005fae <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005fa6:	69ba      	ldr	r2, [r7, #24]
 8005fa8:	693b      	ldr	r3, [r7, #16]
 8005faa:	4313      	orrs	r3, r2
 8005fac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005fae:	4a31      	ldr	r2, [pc, #196]	; (8006074 <HAL_GPIO_Init+0x330>)
 8005fb0:	69bb      	ldr	r3, [r7, #24]
 8005fb2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005fb4:	4b2f      	ldr	r3, [pc, #188]	; (8006074 <HAL_GPIO_Init+0x330>)
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005fba:	693b      	ldr	r3, [r7, #16]
 8005fbc:	43db      	mvns	r3, r3
 8005fbe:	69ba      	ldr	r2, [r7, #24]
 8005fc0:	4013      	ands	r3, r2
 8005fc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	685b      	ldr	r3, [r3, #4]
 8005fc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d003      	beq.n	8005fd8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005fd0:	69ba      	ldr	r2, [r7, #24]
 8005fd2:	693b      	ldr	r3, [r7, #16]
 8005fd4:	4313      	orrs	r3, r2
 8005fd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005fd8:	4a26      	ldr	r2, [pc, #152]	; (8006074 <HAL_GPIO_Init+0x330>)
 8005fda:	69bb      	ldr	r3, [r7, #24]
 8005fdc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005fde:	4b25      	ldr	r3, [pc, #148]	; (8006074 <HAL_GPIO_Init+0x330>)
 8005fe0:	689b      	ldr	r3, [r3, #8]
 8005fe2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005fe4:	693b      	ldr	r3, [r7, #16]
 8005fe6:	43db      	mvns	r3, r3
 8005fe8:	69ba      	ldr	r2, [r7, #24]
 8005fea:	4013      	ands	r3, r2
 8005fec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	685b      	ldr	r3, [r3, #4]
 8005ff2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d003      	beq.n	8006002 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005ffa:	69ba      	ldr	r2, [r7, #24]
 8005ffc:	693b      	ldr	r3, [r7, #16]
 8005ffe:	4313      	orrs	r3, r2
 8006000:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006002:	4a1c      	ldr	r2, [pc, #112]	; (8006074 <HAL_GPIO_Init+0x330>)
 8006004:	69bb      	ldr	r3, [r7, #24]
 8006006:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006008:	4b1a      	ldr	r3, [pc, #104]	; (8006074 <HAL_GPIO_Init+0x330>)
 800600a:	68db      	ldr	r3, [r3, #12]
 800600c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800600e:	693b      	ldr	r3, [r7, #16]
 8006010:	43db      	mvns	r3, r3
 8006012:	69ba      	ldr	r2, [r7, #24]
 8006014:	4013      	ands	r3, r2
 8006016:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	685b      	ldr	r3, [r3, #4]
 800601c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006020:	2b00      	cmp	r3, #0
 8006022:	d003      	beq.n	800602c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006024:	69ba      	ldr	r2, [r7, #24]
 8006026:	693b      	ldr	r3, [r7, #16]
 8006028:	4313      	orrs	r3, r2
 800602a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800602c:	4a11      	ldr	r2, [pc, #68]	; (8006074 <HAL_GPIO_Init+0x330>)
 800602e:	69bb      	ldr	r3, [r7, #24]
 8006030:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006032:	69fb      	ldr	r3, [r7, #28]
 8006034:	3301      	adds	r3, #1
 8006036:	61fb      	str	r3, [r7, #28]
 8006038:	69fb      	ldr	r3, [r7, #28]
 800603a:	2b0f      	cmp	r3, #15
 800603c:	f67f ae90 	bls.w	8005d60 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006040:	bf00      	nop
 8006042:	3724      	adds	r7, #36	; 0x24
 8006044:	46bd      	mov	sp, r7
 8006046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604a:	4770      	bx	lr
 800604c:	40023800 	.word	0x40023800
 8006050:	40013800 	.word	0x40013800
 8006054:	40020000 	.word	0x40020000
 8006058:	40020400 	.word	0x40020400
 800605c:	40020800 	.word	0x40020800
 8006060:	40020c00 	.word	0x40020c00
 8006064:	40021000 	.word	0x40021000
 8006068:	40021400 	.word	0x40021400
 800606c:	40021800 	.word	0x40021800
 8006070:	40021c00 	.word	0x40021c00
 8006074:	40013c00 	.word	0x40013c00

08006078 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006078:	b480      	push	{r7}
 800607a:	b085      	sub	sp, #20
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
 8006080:	460b      	mov	r3, r1
 8006082:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	691a      	ldr	r2, [r3, #16]
 8006088:	887b      	ldrh	r3, [r7, #2]
 800608a:	4013      	ands	r3, r2
 800608c:	2b00      	cmp	r3, #0
 800608e:	d002      	beq.n	8006096 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006090:	2301      	movs	r3, #1
 8006092:	73fb      	strb	r3, [r7, #15]
 8006094:	e001      	b.n	800609a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006096:	2300      	movs	r3, #0
 8006098:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800609a:	7bfb      	ldrb	r3, [r7, #15]
}
 800609c:	4618      	mov	r0, r3
 800609e:	3714      	adds	r7, #20
 80060a0:	46bd      	mov	sp, r7
 80060a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a6:	4770      	bx	lr

080060a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80060a8:	b480      	push	{r7}
 80060aa:	b083      	sub	sp, #12
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
 80060b0:	460b      	mov	r3, r1
 80060b2:	807b      	strh	r3, [r7, #2]
 80060b4:	4613      	mov	r3, r2
 80060b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80060b8:	787b      	ldrb	r3, [r7, #1]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d003      	beq.n	80060c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80060be:	887a      	ldrh	r2, [r7, #2]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80060c4:	e003      	b.n	80060ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80060c6:	887b      	ldrh	r3, [r7, #2]
 80060c8:	041a      	lsls	r2, r3, #16
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	619a      	str	r2, [r3, #24]
}
 80060ce:	bf00      	nop
 80060d0:	370c      	adds	r7, #12
 80060d2:	46bd      	mov	sp, r7
 80060d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d8:	4770      	bx	lr
	...

080060dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b084      	sub	sp, #16
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d101      	bne.n	80060ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80060ea:	2301      	movs	r3, #1
 80060ec:	e10f      	b.n	800630e <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060f4:	b2db      	uxtb	r3, r3
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d106      	bne.n	8006108 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2200      	movs	r2, #0
 80060fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006102:	6878      	ldr	r0, [r7, #4]
 8006104:	f7fe fe76 	bl	8004df4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2224      	movs	r2, #36	; 0x24
 800610c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	681a      	ldr	r2, [r3, #0]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f022 0201 	bic.w	r2, r2, #1
 800611e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006120:	f002 fa6a 	bl	80085f8 <HAL_RCC_GetPCLK1Freq>
 8006124:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	685b      	ldr	r3, [r3, #4]
 800612a:	4a7b      	ldr	r2, [pc, #492]	; (8006318 <HAL_I2C_Init+0x23c>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d807      	bhi.n	8006140 <HAL_I2C_Init+0x64>
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	4a7a      	ldr	r2, [pc, #488]	; (800631c <HAL_I2C_Init+0x240>)
 8006134:	4293      	cmp	r3, r2
 8006136:	bf94      	ite	ls
 8006138:	2301      	movls	r3, #1
 800613a:	2300      	movhi	r3, #0
 800613c:	b2db      	uxtb	r3, r3
 800613e:	e006      	b.n	800614e <HAL_I2C_Init+0x72>
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	4a77      	ldr	r2, [pc, #476]	; (8006320 <HAL_I2C_Init+0x244>)
 8006144:	4293      	cmp	r3, r2
 8006146:	bf94      	ite	ls
 8006148:	2301      	movls	r3, #1
 800614a:	2300      	movhi	r3, #0
 800614c:	b2db      	uxtb	r3, r3
 800614e:	2b00      	cmp	r3, #0
 8006150:	d001      	beq.n	8006156 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8006152:	2301      	movs	r3, #1
 8006154:	e0db      	b.n	800630e <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	4a72      	ldr	r2, [pc, #456]	; (8006324 <HAL_I2C_Init+0x248>)
 800615a:	fba2 2303 	umull	r2, r3, r2, r3
 800615e:	0c9b      	lsrs	r3, r3, #18
 8006160:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	68ba      	ldr	r2, [r7, #8]
 8006172:	430a      	orrs	r2, r1
 8006174:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	6a1b      	ldr	r3, [r3, #32]
 800617c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	685b      	ldr	r3, [r3, #4]
 8006184:	4a64      	ldr	r2, [pc, #400]	; (8006318 <HAL_I2C_Init+0x23c>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d802      	bhi.n	8006190 <HAL_I2C_Init+0xb4>
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	3301      	adds	r3, #1
 800618e:	e009      	b.n	80061a4 <HAL_I2C_Init+0xc8>
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006196:	fb02 f303 	mul.w	r3, r2, r3
 800619a:	4a63      	ldr	r2, [pc, #396]	; (8006328 <HAL_I2C_Init+0x24c>)
 800619c:	fba2 2303 	umull	r2, r3, r2, r3
 80061a0:	099b      	lsrs	r3, r3, #6
 80061a2:	3301      	adds	r3, #1
 80061a4:	687a      	ldr	r2, [r7, #4]
 80061a6:	6812      	ldr	r2, [r2, #0]
 80061a8:	430b      	orrs	r3, r1
 80061aa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	69db      	ldr	r3, [r3, #28]
 80061b2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80061b6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	4956      	ldr	r1, [pc, #344]	; (8006318 <HAL_I2C_Init+0x23c>)
 80061c0:	428b      	cmp	r3, r1
 80061c2:	d80d      	bhi.n	80061e0 <HAL_I2C_Init+0x104>
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	1e59      	subs	r1, r3, #1
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	685b      	ldr	r3, [r3, #4]
 80061cc:	005b      	lsls	r3, r3, #1
 80061ce:	fbb1 f3f3 	udiv	r3, r1, r3
 80061d2:	3301      	adds	r3, #1
 80061d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061d8:	2b04      	cmp	r3, #4
 80061da:	bf38      	it	cc
 80061dc:	2304      	movcc	r3, #4
 80061de:	e04f      	b.n	8006280 <HAL_I2C_Init+0x1a4>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	689b      	ldr	r3, [r3, #8]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d111      	bne.n	800620c <HAL_I2C_Init+0x130>
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	1e58      	subs	r0, r3, #1
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6859      	ldr	r1, [r3, #4]
 80061f0:	460b      	mov	r3, r1
 80061f2:	005b      	lsls	r3, r3, #1
 80061f4:	440b      	add	r3, r1
 80061f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80061fa:	3301      	adds	r3, #1
 80061fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006200:	2b00      	cmp	r3, #0
 8006202:	bf0c      	ite	eq
 8006204:	2301      	moveq	r3, #1
 8006206:	2300      	movne	r3, #0
 8006208:	b2db      	uxtb	r3, r3
 800620a:	e012      	b.n	8006232 <HAL_I2C_Init+0x156>
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	1e58      	subs	r0, r3, #1
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6859      	ldr	r1, [r3, #4]
 8006214:	460b      	mov	r3, r1
 8006216:	009b      	lsls	r3, r3, #2
 8006218:	440b      	add	r3, r1
 800621a:	0099      	lsls	r1, r3, #2
 800621c:	440b      	add	r3, r1
 800621e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006222:	3301      	adds	r3, #1
 8006224:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006228:	2b00      	cmp	r3, #0
 800622a:	bf0c      	ite	eq
 800622c:	2301      	moveq	r3, #1
 800622e:	2300      	movne	r3, #0
 8006230:	b2db      	uxtb	r3, r3
 8006232:	2b00      	cmp	r3, #0
 8006234:	d001      	beq.n	800623a <HAL_I2C_Init+0x15e>
 8006236:	2301      	movs	r3, #1
 8006238:	e022      	b.n	8006280 <HAL_I2C_Init+0x1a4>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	689b      	ldr	r3, [r3, #8]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d10e      	bne.n	8006260 <HAL_I2C_Init+0x184>
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	1e58      	subs	r0, r3, #1
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6859      	ldr	r1, [r3, #4]
 800624a:	460b      	mov	r3, r1
 800624c:	005b      	lsls	r3, r3, #1
 800624e:	440b      	add	r3, r1
 8006250:	fbb0 f3f3 	udiv	r3, r0, r3
 8006254:	3301      	adds	r3, #1
 8006256:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800625a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800625e:	e00f      	b.n	8006280 <HAL_I2C_Init+0x1a4>
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	1e58      	subs	r0, r3, #1
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6859      	ldr	r1, [r3, #4]
 8006268:	460b      	mov	r3, r1
 800626a:	009b      	lsls	r3, r3, #2
 800626c:	440b      	add	r3, r1
 800626e:	0099      	lsls	r1, r3, #2
 8006270:	440b      	add	r3, r1
 8006272:	fbb0 f3f3 	udiv	r3, r0, r3
 8006276:	3301      	adds	r3, #1
 8006278:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800627c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006280:	6879      	ldr	r1, [r7, #4]
 8006282:	6809      	ldr	r1, [r1, #0]
 8006284:	4313      	orrs	r3, r2
 8006286:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	69da      	ldr	r2, [r3, #28]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6a1b      	ldr	r3, [r3, #32]
 800629a:	431a      	orrs	r2, r3
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	430a      	orrs	r2, r1
 80062a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	689b      	ldr	r3, [r3, #8]
 80062aa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80062ae:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80062b2:	687a      	ldr	r2, [r7, #4]
 80062b4:	6911      	ldr	r1, [r2, #16]
 80062b6:	687a      	ldr	r2, [r7, #4]
 80062b8:	68d2      	ldr	r2, [r2, #12]
 80062ba:	4311      	orrs	r1, r2
 80062bc:	687a      	ldr	r2, [r7, #4]
 80062be:	6812      	ldr	r2, [r2, #0]
 80062c0:	430b      	orrs	r3, r1
 80062c2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	68db      	ldr	r3, [r3, #12]
 80062ca:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	695a      	ldr	r2, [r3, #20]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	699b      	ldr	r3, [r3, #24]
 80062d6:	431a      	orrs	r2, r3
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	430a      	orrs	r2, r1
 80062de:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	681a      	ldr	r2, [r3, #0]
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f042 0201 	orr.w	r2, r2, #1
 80062ee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2200      	movs	r2, #0
 80062f4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2220      	movs	r2, #32
 80062fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2200      	movs	r2, #0
 8006302:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2200      	movs	r2, #0
 8006308:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800630c:	2300      	movs	r3, #0
}
 800630e:	4618      	mov	r0, r3
 8006310:	3710      	adds	r7, #16
 8006312:	46bd      	mov	sp, r7
 8006314:	bd80      	pop	{r7, pc}
 8006316:	bf00      	nop
 8006318:	000186a0 	.word	0x000186a0
 800631c:	001e847f 	.word	0x001e847f
 8006320:	003d08ff 	.word	0x003d08ff
 8006324:	431bde83 	.word	0x431bde83
 8006328:	10624dd3 	.word	0x10624dd3

0800632c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b088      	sub	sp, #32
 8006330:	af02      	add	r7, sp, #8
 8006332:	60f8      	str	r0, [r7, #12]
 8006334:	607a      	str	r2, [r7, #4]
 8006336:	461a      	mov	r2, r3
 8006338:	460b      	mov	r3, r1
 800633a:	817b      	strh	r3, [r7, #10]
 800633c:	4613      	mov	r3, r2
 800633e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006340:	f7ff f8b6 	bl	80054b0 <HAL_GetTick>
 8006344:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800634c:	b2db      	uxtb	r3, r3
 800634e:	2b20      	cmp	r3, #32
 8006350:	f040 80e0 	bne.w	8006514 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006354:	697b      	ldr	r3, [r7, #20]
 8006356:	9300      	str	r3, [sp, #0]
 8006358:	2319      	movs	r3, #25
 800635a:	2201      	movs	r2, #1
 800635c:	4970      	ldr	r1, [pc, #448]	; (8006520 <HAL_I2C_Master_Transmit+0x1f4>)
 800635e:	68f8      	ldr	r0, [r7, #12]
 8006360:	f000 fef4 	bl	800714c <I2C_WaitOnFlagUntilTimeout>
 8006364:	4603      	mov	r3, r0
 8006366:	2b00      	cmp	r3, #0
 8006368:	d001      	beq.n	800636e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800636a:	2302      	movs	r3, #2
 800636c:	e0d3      	b.n	8006516 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006374:	2b01      	cmp	r3, #1
 8006376:	d101      	bne.n	800637c <HAL_I2C_Master_Transmit+0x50>
 8006378:	2302      	movs	r3, #2
 800637a:	e0cc      	b.n	8006516 <HAL_I2C_Master_Transmit+0x1ea>
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	2201      	movs	r2, #1
 8006380:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f003 0301 	and.w	r3, r3, #1
 800638e:	2b01      	cmp	r3, #1
 8006390:	d007      	beq.n	80063a2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	681a      	ldr	r2, [r3, #0]
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f042 0201 	orr.w	r2, r2, #1
 80063a0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	681a      	ldr	r2, [r3, #0]
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80063b0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	2221      	movs	r2, #33	; 0x21
 80063b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	2210      	movs	r2, #16
 80063be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	2200      	movs	r2, #0
 80063c6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	687a      	ldr	r2, [r7, #4]
 80063cc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	893a      	ldrh	r2, [r7, #8]
 80063d2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063d8:	b29a      	uxth	r2, r3
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	4a50      	ldr	r2, [pc, #320]	; (8006524 <HAL_I2C_Master_Transmit+0x1f8>)
 80063e2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80063e4:	8979      	ldrh	r1, [r7, #10]
 80063e6:	697b      	ldr	r3, [r7, #20]
 80063e8:	6a3a      	ldr	r2, [r7, #32]
 80063ea:	68f8      	ldr	r0, [r7, #12]
 80063ec:	f000 fcde 	bl	8006dac <I2C_MasterRequestWrite>
 80063f0:	4603      	mov	r3, r0
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d001      	beq.n	80063fa <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80063f6:	2301      	movs	r3, #1
 80063f8:	e08d      	b.n	8006516 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063fa:	2300      	movs	r3, #0
 80063fc:	613b      	str	r3, [r7, #16]
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	695b      	ldr	r3, [r3, #20]
 8006404:	613b      	str	r3, [r7, #16]
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	699b      	ldr	r3, [r3, #24]
 800640c:	613b      	str	r3, [r7, #16]
 800640e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8006410:	e066      	b.n	80064e0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006412:	697a      	ldr	r2, [r7, #20]
 8006414:	6a39      	ldr	r1, [r7, #32]
 8006416:	68f8      	ldr	r0, [r7, #12]
 8006418:	f000 ff6e 	bl	80072f8 <I2C_WaitOnTXEFlagUntilTimeout>
 800641c:	4603      	mov	r3, r0
 800641e:	2b00      	cmp	r3, #0
 8006420:	d00d      	beq.n	800643e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006426:	2b04      	cmp	r3, #4
 8006428:	d107      	bne.n	800643a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	681a      	ldr	r2, [r3, #0]
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006438:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800643a:	2301      	movs	r3, #1
 800643c:	e06b      	b.n	8006516 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006442:	781a      	ldrb	r2, [r3, #0]
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800644e:	1c5a      	adds	r2, r3, #1
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006458:	b29b      	uxth	r3, r3
 800645a:	3b01      	subs	r3, #1
 800645c:	b29a      	uxth	r2, r3
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006466:	3b01      	subs	r3, #1
 8006468:	b29a      	uxth	r2, r3
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	695b      	ldr	r3, [r3, #20]
 8006474:	f003 0304 	and.w	r3, r3, #4
 8006478:	2b04      	cmp	r3, #4
 800647a:	d11b      	bne.n	80064b4 <HAL_I2C_Master_Transmit+0x188>
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006480:	2b00      	cmp	r3, #0
 8006482:	d017      	beq.n	80064b4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006488:	781a      	ldrb	r2, [r3, #0]
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006494:	1c5a      	adds	r2, r3, #1
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800649e:	b29b      	uxth	r3, r3
 80064a0:	3b01      	subs	r3, #1
 80064a2:	b29a      	uxth	r2, r3
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064ac:	3b01      	subs	r3, #1
 80064ae:	b29a      	uxth	r2, r3
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80064b4:	697a      	ldr	r2, [r7, #20]
 80064b6:	6a39      	ldr	r1, [r7, #32]
 80064b8:	68f8      	ldr	r0, [r7, #12]
 80064ba:	f000 ff5e 	bl	800737a <I2C_WaitOnBTFFlagUntilTimeout>
 80064be:	4603      	mov	r3, r0
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d00d      	beq.n	80064e0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064c8:	2b04      	cmp	r3, #4
 80064ca:	d107      	bne.n	80064dc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	681a      	ldr	r2, [r3, #0]
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064da:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80064dc:	2301      	movs	r3, #1
 80064de:	e01a      	b.n	8006516 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d194      	bne.n	8006412 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	681a      	ldr	r2, [r3, #0]
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	2220      	movs	r2, #32
 80064fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	2200      	movs	r2, #0
 8006504:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	2200      	movs	r2, #0
 800650c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006510:	2300      	movs	r3, #0
 8006512:	e000      	b.n	8006516 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8006514:	2302      	movs	r3, #2
  }
}
 8006516:	4618      	mov	r0, r3
 8006518:	3718      	adds	r7, #24
 800651a:	46bd      	mov	sp, r7
 800651c:	bd80      	pop	{r7, pc}
 800651e:	bf00      	nop
 8006520:	00100002 	.word	0x00100002
 8006524:	ffff0000 	.word	0xffff0000

08006528 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b088      	sub	sp, #32
 800652c:	af02      	add	r7, sp, #8
 800652e:	60f8      	str	r0, [r7, #12]
 8006530:	4608      	mov	r0, r1
 8006532:	4611      	mov	r1, r2
 8006534:	461a      	mov	r2, r3
 8006536:	4603      	mov	r3, r0
 8006538:	817b      	strh	r3, [r7, #10]
 800653a:	460b      	mov	r3, r1
 800653c:	813b      	strh	r3, [r7, #8]
 800653e:	4613      	mov	r3, r2
 8006540:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006542:	f7fe ffb5 	bl	80054b0 <HAL_GetTick>
 8006546:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800654e:	b2db      	uxtb	r3, r3
 8006550:	2b20      	cmp	r3, #32
 8006552:	f040 80d9 	bne.w	8006708 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006556:	697b      	ldr	r3, [r7, #20]
 8006558:	9300      	str	r3, [sp, #0]
 800655a:	2319      	movs	r3, #25
 800655c:	2201      	movs	r2, #1
 800655e:	496d      	ldr	r1, [pc, #436]	; (8006714 <HAL_I2C_Mem_Write+0x1ec>)
 8006560:	68f8      	ldr	r0, [r7, #12]
 8006562:	f000 fdf3 	bl	800714c <I2C_WaitOnFlagUntilTimeout>
 8006566:	4603      	mov	r3, r0
 8006568:	2b00      	cmp	r3, #0
 800656a:	d001      	beq.n	8006570 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800656c:	2302      	movs	r3, #2
 800656e:	e0cc      	b.n	800670a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006576:	2b01      	cmp	r3, #1
 8006578:	d101      	bne.n	800657e <HAL_I2C_Mem_Write+0x56>
 800657a:	2302      	movs	r3, #2
 800657c:	e0c5      	b.n	800670a <HAL_I2C_Mem_Write+0x1e2>
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	2201      	movs	r2, #1
 8006582:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f003 0301 	and.w	r3, r3, #1
 8006590:	2b01      	cmp	r3, #1
 8006592:	d007      	beq.n	80065a4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	681a      	ldr	r2, [r3, #0]
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f042 0201 	orr.w	r2, r2, #1
 80065a2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	681a      	ldr	r2, [r3, #0]
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80065b2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	2221      	movs	r2, #33	; 0x21
 80065b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	2240      	movs	r2, #64	; 0x40
 80065c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2200      	movs	r2, #0
 80065c8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	6a3a      	ldr	r2, [r7, #32]
 80065ce:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80065d4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065da:	b29a      	uxth	r2, r3
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	4a4d      	ldr	r2, [pc, #308]	; (8006718 <HAL_I2C_Mem_Write+0x1f0>)
 80065e4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80065e6:	88f8      	ldrh	r0, [r7, #6]
 80065e8:	893a      	ldrh	r2, [r7, #8]
 80065ea:	8979      	ldrh	r1, [r7, #10]
 80065ec:	697b      	ldr	r3, [r7, #20]
 80065ee:	9301      	str	r3, [sp, #4]
 80065f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065f2:	9300      	str	r3, [sp, #0]
 80065f4:	4603      	mov	r3, r0
 80065f6:	68f8      	ldr	r0, [r7, #12]
 80065f8:	f000 fc4e 	bl	8006e98 <I2C_RequestMemoryWrite>
 80065fc:	4603      	mov	r3, r0
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d052      	beq.n	80066a8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006602:	2301      	movs	r3, #1
 8006604:	e081      	b.n	800670a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006606:	697a      	ldr	r2, [r7, #20]
 8006608:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800660a:	68f8      	ldr	r0, [r7, #12]
 800660c:	f000 fe74 	bl	80072f8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006610:	4603      	mov	r3, r0
 8006612:	2b00      	cmp	r3, #0
 8006614:	d00d      	beq.n	8006632 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800661a:	2b04      	cmp	r3, #4
 800661c:	d107      	bne.n	800662e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	681a      	ldr	r2, [r3, #0]
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800662c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800662e:	2301      	movs	r3, #1
 8006630:	e06b      	b.n	800670a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006636:	781a      	ldrb	r2, [r3, #0]
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006642:	1c5a      	adds	r2, r3, #1
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800664c:	3b01      	subs	r3, #1
 800664e:	b29a      	uxth	r2, r3
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006658:	b29b      	uxth	r3, r3
 800665a:	3b01      	subs	r3, #1
 800665c:	b29a      	uxth	r2, r3
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	695b      	ldr	r3, [r3, #20]
 8006668:	f003 0304 	and.w	r3, r3, #4
 800666c:	2b04      	cmp	r3, #4
 800666e:	d11b      	bne.n	80066a8 <HAL_I2C_Mem_Write+0x180>
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006674:	2b00      	cmp	r3, #0
 8006676:	d017      	beq.n	80066a8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800667c:	781a      	ldrb	r2, [r3, #0]
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006688:	1c5a      	adds	r2, r3, #1
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006692:	3b01      	subs	r3, #1
 8006694:	b29a      	uxth	r2, r3
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800669e:	b29b      	uxth	r3, r3
 80066a0:	3b01      	subs	r3, #1
 80066a2:	b29a      	uxth	r2, r3
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d1aa      	bne.n	8006606 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80066b0:	697a      	ldr	r2, [r7, #20]
 80066b2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80066b4:	68f8      	ldr	r0, [r7, #12]
 80066b6:	f000 fe60 	bl	800737a <I2C_WaitOnBTFFlagUntilTimeout>
 80066ba:	4603      	mov	r3, r0
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d00d      	beq.n	80066dc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066c4:	2b04      	cmp	r3, #4
 80066c6:	d107      	bne.n	80066d8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	681a      	ldr	r2, [r3, #0]
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066d6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80066d8:	2301      	movs	r3, #1
 80066da:	e016      	b.n	800670a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	681a      	ldr	r2, [r3, #0]
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	2220      	movs	r2, #32
 80066f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	2200      	movs	r2, #0
 80066f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	2200      	movs	r2, #0
 8006700:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006704:	2300      	movs	r3, #0
 8006706:	e000      	b.n	800670a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006708:	2302      	movs	r3, #2
  }
}
 800670a:	4618      	mov	r0, r3
 800670c:	3718      	adds	r7, #24
 800670e:	46bd      	mov	sp, r7
 8006710:	bd80      	pop	{r7, pc}
 8006712:	bf00      	nop
 8006714:	00100002 	.word	0x00100002
 8006718:	ffff0000 	.word	0xffff0000

0800671c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b08c      	sub	sp, #48	; 0x30
 8006720:	af02      	add	r7, sp, #8
 8006722:	60f8      	str	r0, [r7, #12]
 8006724:	4608      	mov	r0, r1
 8006726:	4611      	mov	r1, r2
 8006728:	461a      	mov	r2, r3
 800672a:	4603      	mov	r3, r0
 800672c:	817b      	strh	r3, [r7, #10]
 800672e:	460b      	mov	r3, r1
 8006730:	813b      	strh	r3, [r7, #8]
 8006732:	4613      	mov	r3, r2
 8006734:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006736:	f7fe febb 	bl	80054b0 <HAL_GetTick>
 800673a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006742:	b2db      	uxtb	r3, r3
 8006744:	2b20      	cmp	r3, #32
 8006746:	f040 8208 	bne.w	8006b5a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800674a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800674c:	9300      	str	r3, [sp, #0]
 800674e:	2319      	movs	r3, #25
 8006750:	2201      	movs	r2, #1
 8006752:	497b      	ldr	r1, [pc, #492]	; (8006940 <HAL_I2C_Mem_Read+0x224>)
 8006754:	68f8      	ldr	r0, [r7, #12]
 8006756:	f000 fcf9 	bl	800714c <I2C_WaitOnFlagUntilTimeout>
 800675a:	4603      	mov	r3, r0
 800675c:	2b00      	cmp	r3, #0
 800675e:	d001      	beq.n	8006764 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006760:	2302      	movs	r3, #2
 8006762:	e1fb      	b.n	8006b5c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800676a:	2b01      	cmp	r3, #1
 800676c:	d101      	bne.n	8006772 <HAL_I2C_Mem_Read+0x56>
 800676e:	2302      	movs	r3, #2
 8006770:	e1f4      	b.n	8006b5c <HAL_I2C_Mem_Read+0x440>
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	2201      	movs	r2, #1
 8006776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f003 0301 	and.w	r3, r3, #1
 8006784:	2b01      	cmp	r3, #1
 8006786:	d007      	beq.n	8006798 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	681a      	ldr	r2, [r3, #0]
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f042 0201 	orr.w	r2, r2, #1
 8006796:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80067a6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	2222      	movs	r2, #34	; 0x22
 80067ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	2240      	movs	r2, #64	; 0x40
 80067b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	2200      	movs	r2, #0
 80067bc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80067c2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80067c8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067ce:	b29a      	uxth	r2, r3
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	4a5b      	ldr	r2, [pc, #364]	; (8006944 <HAL_I2C_Mem_Read+0x228>)
 80067d8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80067da:	88f8      	ldrh	r0, [r7, #6]
 80067dc:	893a      	ldrh	r2, [r7, #8]
 80067de:	8979      	ldrh	r1, [r7, #10]
 80067e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067e2:	9301      	str	r3, [sp, #4]
 80067e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067e6:	9300      	str	r3, [sp, #0]
 80067e8:	4603      	mov	r3, r0
 80067ea:	68f8      	ldr	r0, [r7, #12]
 80067ec:	f000 fbde 	bl	8006fac <I2C_RequestMemoryRead>
 80067f0:	4603      	mov	r3, r0
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d001      	beq.n	80067fa <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80067f6:	2301      	movs	r3, #1
 80067f8:	e1b0      	b.n	8006b5c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d113      	bne.n	800682a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006802:	2300      	movs	r3, #0
 8006804:	623b      	str	r3, [r7, #32]
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	695b      	ldr	r3, [r3, #20]
 800680c:	623b      	str	r3, [r7, #32]
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	699b      	ldr	r3, [r3, #24]
 8006814:	623b      	str	r3, [r7, #32]
 8006816:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	681a      	ldr	r2, [r3, #0]
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006826:	601a      	str	r2, [r3, #0]
 8006828:	e184      	b.n	8006b34 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800682e:	2b01      	cmp	r3, #1
 8006830:	d11b      	bne.n	800686a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	681a      	ldr	r2, [r3, #0]
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006840:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006842:	2300      	movs	r3, #0
 8006844:	61fb      	str	r3, [r7, #28]
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	695b      	ldr	r3, [r3, #20]
 800684c:	61fb      	str	r3, [r7, #28]
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	699b      	ldr	r3, [r3, #24]
 8006854:	61fb      	str	r3, [r7, #28]
 8006856:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	681a      	ldr	r2, [r3, #0]
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006866:	601a      	str	r2, [r3, #0]
 8006868:	e164      	b.n	8006b34 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800686e:	2b02      	cmp	r3, #2
 8006870:	d11b      	bne.n	80068aa <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	681a      	ldr	r2, [r3, #0]
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006880:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	681a      	ldr	r2, [r3, #0]
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006890:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006892:	2300      	movs	r3, #0
 8006894:	61bb      	str	r3, [r7, #24]
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	695b      	ldr	r3, [r3, #20]
 800689c:	61bb      	str	r3, [r7, #24]
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	699b      	ldr	r3, [r3, #24]
 80068a4:	61bb      	str	r3, [r7, #24]
 80068a6:	69bb      	ldr	r3, [r7, #24]
 80068a8:	e144      	b.n	8006b34 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80068aa:	2300      	movs	r3, #0
 80068ac:	617b      	str	r3, [r7, #20]
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	695b      	ldr	r3, [r3, #20]
 80068b4:	617b      	str	r3, [r7, #20]
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	699b      	ldr	r3, [r3, #24]
 80068bc:	617b      	str	r3, [r7, #20]
 80068be:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80068c0:	e138      	b.n	8006b34 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068c6:	2b03      	cmp	r3, #3
 80068c8:	f200 80f1 	bhi.w	8006aae <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068d0:	2b01      	cmp	r3, #1
 80068d2:	d123      	bne.n	800691c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80068d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068d6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80068d8:	68f8      	ldr	r0, [r7, #12]
 80068da:	f000 fd8f 	bl	80073fc <I2C_WaitOnRXNEFlagUntilTimeout>
 80068de:	4603      	mov	r3, r0
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d001      	beq.n	80068e8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80068e4:	2301      	movs	r3, #1
 80068e6:	e139      	b.n	8006b5c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	691a      	ldr	r2, [r3, #16]
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068f2:	b2d2      	uxtb	r2, r2
 80068f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068fa:	1c5a      	adds	r2, r3, #1
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006904:	3b01      	subs	r3, #1
 8006906:	b29a      	uxth	r2, r3
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006910:	b29b      	uxth	r3, r3
 8006912:	3b01      	subs	r3, #1
 8006914:	b29a      	uxth	r2, r3
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	855a      	strh	r2, [r3, #42]	; 0x2a
 800691a:	e10b      	b.n	8006b34 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006920:	2b02      	cmp	r3, #2
 8006922:	d14e      	bne.n	80069c2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006926:	9300      	str	r3, [sp, #0]
 8006928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800692a:	2200      	movs	r2, #0
 800692c:	4906      	ldr	r1, [pc, #24]	; (8006948 <HAL_I2C_Mem_Read+0x22c>)
 800692e:	68f8      	ldr	r0, [r7, #12]
 8006930:	f000 fc0c 	bl	800714c <I2C_WaitOnFlagUntilTimeout>
 8006934:	4603      	mov	r3, r0
 8006936:	2b00      	cmp	r3, #0
 8006938:	d008      	beq.n	800694c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800693a:	2301      	movs	r3, #1
 800693c:	e10e      	b.n	8006b5c <HAL_I2C_Mem_Read+0x440>
 800693e:	bf00      	nop
 8006940:	00100002 	.word	0x00100002
 8006944:	ffff0000 	.word	0xffff0000
 8006948:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	681a      	ldr	r2, [r3, #0]
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800695a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	691a      	ldr	r2, [r3, #16]
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006966:	b2d2      	uxtb	r2, r2
 8006968:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800696e:	1c5a      	adds	r2, r3, #1
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006978:	3b01      	subs	r3, #1
 800697a:	b29a      	uxth	r2, r3
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006984:	b29b      	uxth	r3, r3
 8006986:	3b01      	subs	r3, #1
 8006988:	b29a      	uxth	r2, r3
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	691a      	ldr	r2, [r3, #16]
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006998:	b2d2      	uxtb	r2, r2
 800699a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069a0:	1c5a      	adds	r2, r3, #1
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069aa:	3b01      	subs	r3, #1
 80069ac:	b29a      	uxth	r2, r3
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069b6:	b29b      	uxth	r3, r3
 80069b8:	3b01      	subs	r3, #1
 80069ba:	b29a      	uxth	r2, r3
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	855a      	strh	r2, [r3, #42]	; 0x2a
 80069c0:	e0b8      	b.n	8006b34 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80069c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069c4:	9300      	str	r3, [sp, #0]
 80069c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069c8:	2200      	movs	r2, #0
 80069ca:	4966      	ldr	r1, [pc, #408]	; (8006b64 <HAL_I2C_Mem_Read+0x448>)
 80069cc:	68f8      	ldr	r0, [r7, #12]
 80069ce:	f000 fbbd 	bl	800714c <I2C_WaitOnFlagUntilTimeout>
 80069d2:	4603      	mov	r3, r0
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d001      	beq.n	80069dc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80069d8:	2301      	movs	r3, #1
 80069da:	e0bf      	b.n	8006b5c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	681a      	ldr	r2, [r3, #0]
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	691a      	ldr	r2, [r3, #16]
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069f6:	b2d2      	uxtb	r2, r2
 80069f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069fe:	1c5a      	adds	r2, r3, #1
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a08:	3b01      	subs	r3, #1
 8006a0a:	b29a      	uxth	r2, r3
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a14:	b29b      	uxth	r3, r3
 8006a16:	3b01      	subs	r3, #1
 8006a18:	b29a      	uxth	r2, r3
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a20:	9300      	str	r3, [sp, #0]
 8006a22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a24:	2200      	movs	r2, #0
 8006a26:	494f      	ldr	r1, [pc, #316]	; (8006b64 <HAL_I2C_Mem_Read+0x448>)
 8006a28:	68f8      	ldr	r0, [r7, #12]
 8006a2a:	f000 fb8f 	bl	800714c <I2C_WaitOnFlagUntilTimeout>
 8006a2e:	4603      	mov	r3, r0
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d001      	beq.n	8006a38 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006a34:	2301      	movs	r3, #1
 8006a36:	e091      	b.n	8006b5c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	681a      	ldr	r2, [r3, #0]
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a46:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	691a      	ldr	r2, [r3, #16]
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a52:	b2d2      	uxtb	r2, r2
 8006a54:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a5a:	1c5a      	adds	r2, r3, #1
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a64:	3b01      	subs	r3, #1
 8006a66:	b29a      	uxth	r2, r3
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a70:	b29b      	uxth	r3, r3
 8006a72:	3b01      	subs	r3, #1
 8006a74:	b29a      	uxth	r2, r3
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	691a      	ldr	r2, [r3, #16]
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a84:	b2d2      	uxtb	r2, r2
 8006a86:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a8c:	1c5a      	adds	r2, r3, #1
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a96:	3b01      	subs	r3, #1
 8006a98:	b29a      	uxth	r2, r3
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006aa2:	b29b      	uxth	r3, r3
 8006aa4:	3b01      	subs	r3, #1
 8006aa6:	b29a      	uxth	r2, r3
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006aac:	e042      	b.n	8006b34 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006aae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ab0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006ab2:	68f8      	ldr	r0, [r7, #12]
 8006ab4:	f000 fca2 	bl	80073fc <I2C_WaitOnRXNEFlagUntilTimeout>
 8006ab8:	4603      	mov	r3, r0
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d001      	beq.n	8006ac2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006abe:	2301      	movs	r3, #1
 8006ac0:	e04c      	b.n	8006b5c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	691a      	ldr	r2, [r3, #16]
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006acc:	b2d2      	uxtb	r2, r2
 8006ace:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ad4:	1c5a      	adds	r2, r3, #1
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ade:	3b01      	subs	r3, #1
 8006ae0:	b29a      	uxth	r2, r3
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006aea:	b29b      	uxth	r3, r3
 8006aec:	3b01      	subs	r3, #1
 8006aee:	b29a      	uxth	r2, r3
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	695b      	ldr	r3, [r3, #20]
 8006afa:	f003 0304 	and.w	r3, r3, #4
 8006afe:	2b04      	cmp	r3, #4
 8006b00:	d118      	bne.n	8006b34 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	691a      	ldr	r2, [r3, #16]
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b0c:	b2d2      	uxtb	r2, r2
 8006b0e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b14:	1c5a      	adds	r2, r3, #1
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b1e:	3b01      	subs	r3, #1
 8006b20:	b29a      	uxth	r2, r3
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b2a:	b29b      	uxth	r3, r3
 8006b2c:	3b01      	subs	r3, #1
 8006b2e:	b29a      	uxth	r2, r3
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	f47f aec2 	bne.w	80068c2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	2220      	movs	r2, #32
 8006b42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	2200      	movs	r2, #0
 8006b52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006b56:	2300      	movs	r3, #0
 8006b58:	e000      	b.n	8006b5c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006b5a:	2302      	movs	r3, #2
  }
}
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	3728      	adds	r7, #40	; 0x28
 8006b60:	46bd      	mov	sp, r7
 8006b62:	bd80      	pop	{r7, pc}
 8006b64:	00010004 	.word	0x00010004

08006b68 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b08a      	sub	sp, #40	; 0x28
 8006b6c:	af02      	add	r7, sp, #8
 8006b6e:	60f8      	str	r0, [r7, #12]
 8006b70:	607a      	str	r2, [r7, #4]
 8006b72:	603b      	str	r3, [r7, #0]
 8006b74:	460b      	mov	r3, r1
 8006b76:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8006b78:	f7fe fc9a 	bl	80054b0 <HAL_GetTick>
 8006b7c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8006b7e:	2301      	movs	r3, #1
 8006b80:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b88:	b2db      	uxtb	r3, r3
 8006b8a:	2b20      	cmp	r3, #32
 8006b8c:	f040 8105 	bne.w	8006d9a <HAL_I2C_IsDeviceReady+0x232>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006b90:	69fb      	ldr	r3, [r7, #28]
 8006b92:	9300      	str	r3, [sp, #0]
 8006b94:	2319      	movs	r3, #25
 8006b96:	2201      	movs	r2, #1
 8006b98:	4982      	ldr	r1, [pc, #520]	; (8006da4 <HAL_I2C_IsDeviceReady+0x23c>)
 8006b9a:	68f8      	ldr	r0, [r7, #12]
 8006b9c:	f000 fad6 	bl	800714c <I2C_WaitOnFlagUntilTimeout>
 8006ba0:	4603      	mov	r3, r0
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d001      	beq.n	8006baa <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8006ba6:	2302      	movs	r3, #2
 8006ba8:	e0f8      	b.n	8006d9c <HAL_I2C_IsDeviceReady+0x234>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006bb0:	2b01      	cmp	r3, #1
 8006bb2:	d101      	bne.n	8006bb8 <HAL_I2C_IsDeviceReady+0x50>
 8006bb4:	2302      	movs	r3, #2
 8006bb6:	e0f1      	b.n	8006d9c <HAL_I2C_IsDeviceReady+0x234>
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	2201      	movs	r2, #1
 8006bbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f003 0301 	and.w	r3, r3, #1
 8006bca:	2b01      	cmp	r3, #1
 8006bcc:	d007      	beq.n	8006bde <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	681a      	ldr	r2, [r3, #0]
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f042 0201 	orr.w	r2, r2, #1
 8006bdc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	681a      	ldr	r2, [r3, #0]
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006bec:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	2224      	movs	r2, #36	; 0x24
 8006bf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	4a6a      	ldr	r2, [pc, #424]	; (8006da8 <HAL_I2C_IsDeviceReady+0x240>)
 8006c00:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	681a      	ldr	r2, [r3, #0]
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006c10:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8006c12:	69fb      	ldr	r3, [r7, #28]
 8006c14:	9300      	str	r3, [sp, #0]
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	2200      	movs	r2, #0
 8006c1a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006c1e:	68f8      	ldr	r0, [r7, #12]
 8006c20:	f000 fa94 	bl	800714c <I2C_WaitOnFlagUntilTimeout>
 8006c24:	4603      	mov	r3, r0
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d001      	beq.n	8006c2e <HAL_I2C_IsDeviceReady+0xc6>
      {
        return HAL_ERROR;
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	e0b6      	b.n	8006d9c <HAL_I2C_IsDeviceReady+0x234>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006c2e:	897b      	ldrh	r3, [r7, #10]
 8006c30:	b2db      	uxtb	r3, r3
 8006c32:	461a      	mov	r2, r3
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006c3c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8006c3e:	f7fe fc37 	bl	80054b0 <HAL_GetTick>
 8006c42:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	695b      	ldr	r3, [r3, #20]
 8006c4a:	f003 0302 	and.w	r3, r3, #2
 8006c4e:	2b02      	cmp	r3, #2
 8006c50:	bf0c      	ite	eq
 8006c52:	2301      	moveq	r3, #1
 8006c54:	2300      	movne	r3, #0
 8006c56:	b2db      	uxtb	r3, r3
 8006c58:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	695b      	ldr	r3, [r3, #20]
 8006c60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c68:	bf0c      	ite	eq
 8006c6a:	2301      	moveq	r3, #1
 8006c6c:	2300      	movne	r3, #0
 8006c6e:	b2db      	uxtb	r3, r3
 8006c70:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8006c72:	e025      	b.n	8006cc0 <HAL_I2C_IsDeviceReady+0x158>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006c74:	f7fe fc1c 	bl	80054b0 <HAL_GetTick>
 8006c78:	4602      	mov	r2, r0
 8006c7a:	69fb      	ldr	r3, [r7, #28]
 8006c7c:	1ad3      	subs	r3, r2, r3
 8006c7e:	683a      	ldr	r2, [r7, #0]
 8006c80:	429a      	cmp	r2, r3
 8006c82:	d302      	bcc.n	8006c8a <HAL_I2C_IsDeviceReady+0x122>
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d103      	bne.n	8006c92 <HAL_I2C_IsDeviceReady+0x12a>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	22a0      	movs	r2, #160	; 0xa0
 8006c8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	695b      	ldr	r3, [r3, #20]
 8006c98:	f003 0302 	and.w	r3, r3, #2
 8006c9c:	2b02      	cmp	r3, #2
 8006c9e:	bf0c      	ite	eq
 8006ca0:	2301      	moveq	r3, #1
 8006ca2:	2300      	movne	r3, #0
 8006ca4:	b2db      	uxtb	r3, r3
 8006ca6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	695b      	ldr	r3, [r3, #20]
 8006cae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006cb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006cb6:	bf0c      	ite	eq
 8006cb8:	2301      	moveq	r3, #1
 8006cba:	2300      	movne	r3, #0
 8006cbc:	b2db      	uxtb	r3, r3
 8006cbe:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006cc6:	b2db      	uxtb	r3, r3
 8006cc8:	2ba0      	cmp	r3, #160	; 0xa0
 8006cca:	d005      	beq.n	8006cd8 <HAL_I2C_IsDeviceReady+0x170>
 8006ccc:	7dfb      	ldrb	r3, [r7, #23]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d102      	bne.n	8006cd8 <HAL_I2C_IsDeviceReady+0x170>
 8006cd2:	7dbb      	ldrb	r3, [r7, #22]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d0cd      	beq.n	8006c74 <HAL_I2C_IsDeviceReady+0x10c>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	2220      	movs	r2, #32
 8006cdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	695b      	ldr	r3, [r3, #20]
 8006ce6:	f003 0302 	and.w	r3, r3, #2
 8006cea:	2b02      	cmp	r3, #2
 8006cec:	d129      	bne.n	8006d42 <HAL_I2C_IsDeviceReady+0x1da>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	681a      	ldr	r2, [r3, #0]
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006cfc:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006cfe:	2300      	movs	r3, #0
 8006d00:	613b      	str	r3, [r7, #16]
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	695b      	ldr	r3, [r3, #20]
 8006d08:	613b      	str	r3, [r7, #16]
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	699b      	ldr	r3, [r3, #24]
 8006d10:	613b      	str	r3, [r7, #16]
 8006d12:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006d14:	69fb      	ldr	r3, [r7, #28]
 8006d16:	9300      	str	r3, [sp, #0]
 8006d18:	2319      	movs	r3, #25
 8006d1a:	2201      	movs	r2, #1
 8006d1c:	4921      	ldr	r1, [pc, #132]	; (8006da4 <HAL_I2C_IsDeviceReady+0x23c>)
 8006d1e:	68f8      	ldr	r0, [r7, #12]
 8006d20:	f000 fa14 	bl	800714c <I2C_WaitOnFlagUntilTimeout>
 8006d24:	4603      	mov	r3, r0
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d001      	beq.n	8006d2e <HAL_I2C_IsDeviceReady+0x1c6>
        {
          return HAL_ERROR;
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	e036      	b.n	8006d9c <HAL_I2C_IsDeviceReady+0x234>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	2220      	movs	r2, #32
 8006d32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	2200      	movs	r2, #0
 8006d3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8006d3e:	2300      	movs	r3, #0
 8006d40:	e02c      	b.n	8006d9c <HAL_I2C_IsDeviceReady+0x234>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	681a      	ldr	r2, [r3, #0]
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d50:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006d5a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006d5c:	69fb      	ldr	r3, [r7, #28]
 8006d5e:	9300      	str	r3, [sp, #0]
 8006d60:	2319      	movs	r3, #25
 8006d62:	2201      	movs	r2, #1
 8006d64:	490f      	ldr	r1, [pc, #60]	; (8006da4 <HAL_I2C_IsDeviceReady+0x23c>)
 8006d66:	68f8      	ldr	r0, [r7, #12]
 8006d68:	f000 f9f0 	bl	800714c <I2C_WaitOnFlagUntilTimeout>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d001      	beq.n	8006d76 <HAL_I2C_IsDeviceReady+0x20e>
        {
          return HAL_ERROR;
 8006d72:	2301      	movs	r3, #1
 8006d74:	e012      	b.n	8006d9c <HAL_I2C_IsDeviceReady+0x234>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8006d76:	69bb      	ldr	r3, [r7, #24]
 8006d78:	3301      	adds	r3, #1
 8006d7a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8006d7c:	69ba      	ldr	r2, [r7, #24]
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	429a      	cmp	r2, r3
 8006d82:	f4ff af3e 	bcc.w	8006c02 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	2220      	movs	r2, #32
 8006d8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	2200      	movs	r2, #0
 8006d92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006d96:	2301      	movs	r3, #1
 8006d98:	e000      	b.n	8006d9c <HAL_I2C_IsDeviceReady+0x234>
  }
  else
  {
    return HAL_BUSY;
 8006d9a:	2302      	movs	r3, #2
  }
}
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	3720      	adds	r7, #32
 8006da0:	46bd      	mov	sp, r7
 8006da2:	bd80      	pop	{r7, pc}
 8006da4:	00100002 	.word	0x00100002
 8006da8:	ffff0000 	.word	0xffff0000

08006dac <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b088      	sub	sp, #32
 8006db0:	af02      	add	r7, sp, #8
 8006db2:	60f8      	str	r0, [r7, #12]
 8006db4:	607a      	str	r2, [r7, #4]
 8006db6:	603b      	str	r3, [r7, #0]
 8006db8:	460b      	mov	r3, r1
 8006dba:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dc0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	2b08      	cmp	r3, #8
 8006dc6:	d006      	beq.n	8006dd6 <I2C_MasterRequestWrite+0x2a>
 8006dc8:	697b      	ldr	r3, [r7, #20]
 8006dca:	2b01      	cmp	r3, #1
 8006dcc:	d003      	beq.n	8006dd6 <I2C_MasterRequestWrite+0x2a>
 8006dce:	697b      	ldr	r3, [r7, #20]
 8006dd0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006dd4:	d108      	bne.n	8006de8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	681a      	ldr	r2, [r3, #0]
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006de4:	601a      	str	r2, [r3, #0]
 8006de6:	e00b      	b.n	8006e00 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dec:	2b12      	cmp	r3, #18
 8006dee:	d107      	bne.n	8006e00 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	681a      	ldr	r2, [r3, #0]
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006dfe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	9300      	str	r3, [sp, #0]
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2200      	movs	r2, #0
 8006e08:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006e0c:	68f8      	ldr	r0, [r7, #12]
 8006e0e:	f000 f99d 	bl	800714c <I2C_WaitOnFlagUntilTimeout>
 8006e12:	4603      	mov	r3, r0
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d001      	beq.n	8006e1c <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 8006e18:	2301      	movs	r3, #1
 8006e1a:	e035      	b.n	8006e88 <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	691b      	ldr	r3, [r3, #16]
 8006e20:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006e24:	d108      	bne.n	8006e38 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006e26:	897b      	ldrh	r3, [r7, #10]
 8006e28:	b2db      	uxtb	r3, r3
 8006e2a:	461a      	mov	r2, r3
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006e34:	611a      	str	r2, [r3, #16]
 8006e36:	e01b      	b.n	8006e70 <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006e38:	897b      	ldrh	r3, [r7, #10]
 8006e3a:	11db      	asrs	r3, r3, #7
 8006e3c:	b2db      	uxtb	r3, r3
 8006e3e:	f003 0306 	and.w	r3, r3, #6
 8006e42:	b2db      	uxtb	r3, r3
 8006e44:	f063 030f 	orn	r3, r3, #15
 8006e48:	b2da      	uxtb	r2, r3
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	687a      	ldr	r2, [r7, #4]
 8006e54:	490e      	ldr	r1, [pc, #56]	; (8006e90 <I2C_MasterRequestWrite+0xe4>)
 8006e56:	68f8      	ldr	r0, [r7, #12]
 8006e58:	f000 f9cf 	bl	80071fa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e5c:	4603      	mov	r3, r0
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d001      	beq.n	8006e66 <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 8006e62:	2301      	movs	r3, #1
 8006e64:	e010      	b.n	8006e88 <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006e66:	897b      	ldrh	r3, [r7, #10]
 8006e68:	b2da      	uxtb	r2, r3
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	687a      	ldr	r2, [r7, #4]
 8006e74:	4907      	ldr	r1, [pc, #28]	; (8006e94 <I2C_MasterRequestWrite+0xe8>)
 8006e76:	68f8      	ldr	r0, [r7, #12]
 8006e78:	f000 f9bf 	bl	80071fa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e7c:	4603      	mov	r3, r0
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d001      	beq.n	8006e86 <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 8006e82:	2301      	movs	r3, #1
 8006e84:	e000      	b.n	8006e88 <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 8006e86:	2300      	movs	r3, #0
}
 8006e88:	4618      	mov	r0, r3
 8006e8a:	3718      	adds	r7, #24
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	bd80      	pop	{r7, pc}
 8006e90:	00010008 	.word	0x00010008
 8006e94:	00010002 	.word	0x00010002

08006e98 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b088      	sub	sp, #32
 8006e9c:	af02      	add	r7, sp, #8
 8006e9e:	60f8      	str	r0, [r7, #12]
 8006ea0:	4608      	mov	r0, r1
 8006ea2:	4611      	mov	r1, r2
 8006ea4:	461a      	mov	r2, r3
 8006ea6:	4603      	mov	r3, r0
 8006ea8:	817b      	strh	r3, [r7, #10]
 8006eaa:	460b      	mov	r3, r1
 8006eac:	813b      	strh	r3, [r7, #8]
 8006eae:	4613      	mov	r3, r2
 8006eb0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	681a      	ldr	r2, [r3, #0]
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006ec0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ec4:	9300      	str	r3, [sp, #0]
 8006ec6:	6a3b      	ldr	r3, [r7, #32]
 8006ec8:	2200      	movs	r2, #0
 8006eca:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006ece:	68f8      	ldr	r0, [r7, #12]
 8006ed0:	f000 f93c 	bl	800714c <I2C_WaitOnFlagUntilTimeout>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d001      	beq.n	8006ede <I2C_RequestMemoryWrite+0x46>
  {
    return HAL_ERROR;
 8006eda:	2301      	movs	r3, #1
 8006edc:	e05f      	b.n	8006f9e <I2C_RequestMemoryWrite+0x106>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006ede:	897b      	ldrh	r3, [r7, #10]
 8006ee0:	b2db      	uxtb	r3, r3
 8006ee2:	461a      	mov	r2, r3
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006eec:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ef0:	6a3a      	ldr	r2, [r7, #32]
 8006ef2:	492d      	ldr	r1, [pc, #180]	; (8006fa8 <I2C_RequestMemoryWrite+0x110>)
 8006ef4:	68f8      	ldr	r0, [r7, #12]
 8006ef6:	f000 f980 	bl	80071fa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006efa:	4603      	mov	r3, r0
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d001      	beq.n	8006f04 <I2C_RequestMemoryWrite+0x6c>
  {
    return HAL_ERROR;
 8006f00:	2301      	movs	r3, #1
 8006f02:	e04c      	b.n	8006f9e <I2C_RequestMemoryWrite+0x106>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f04:	2300      	movs	r3, #0
 8006f06:	617b      	str	r3, [r7, #20]
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	695b      	ldr	r3, [r3, #20]
 8006f0e:	617b      	str	r3, [r7, #20]
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	699b      	ldr	r3, [r3, #24]
 8006f16:	617b      	str	r3, [r7, #20]
 8006f18:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f1c:	6a39      	ldr	r1, [r7, #32]
 8006f1e:	68f8      	ldr	r0, [r7, #12]
 8006f20:	f000 f9ea 	bl	80072f8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006f24:	4603      	mov	r3, r0
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d00d      	beq.n	8006f46 <I2C_RequestMemoryWrite+0xae>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f2e:	2b04      	cmp	r3, #4
 8006f30:	d107      	bne.n	8006f42 <I2C_RequestMemoryWrite+0xaa>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	681a      	ldr	r2, [r3, #0]
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f40:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006f42:	2301      	movs	r3, #1
 8006f44:	e02b      	b.n	8006f9e <I2C_RequestMemoryWrite+0x106>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006f46:	88fb      	ldrh	r3, [r7, #6]
 8006f48:	2b01      	cmp	r3, #1
 8006f4a:	d105      	bne.n	8006f58 <I2C_RequestMemoryWrite+0xc0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006f4c:	893b      	ldrh	r3, [r7, #8]
 8006f4e:	b2da      	uxtb	r2, r3
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	611a      	str	r2, [r3, #16]
 8006f56:	e021      	b.n	8006f9c <I2C_RequestMemoryWrite+0x104>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006f58:	893b      	ldrh	r3, [r7, #8]
 8006f5a:	0a1b      	lsrs	r3, r3, #8
 8006f5c:	b29b      	uxth	r3, r3
 8006f5e:	b2da      	uxtb	r2, r3
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f68:	6a39      	ldr	r1, [r7, #32]
 8006f6a:	68f8      	ldr	r0, [r7, #12]
 8006f6c:	f000 f9c4 	bl	80072f8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006f70:	4603      	mov	r3, r0
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d00d      	beq.n	8006f92 <I2C_RequestMemoryWrite+0xfa>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f7a:	2b04      	cmp	r3, #4
 8006f7c:	d107      	bne.n	8006f8e <I2C_RequestMemoryWrite+0xf6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	681a      	ldr	r2, [r3, #0]
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f8c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006f8e:	2301      	movs	r3, #1
 8006f90:	e005      	b.n	8006f9e <I2C_RequestMemoryWrite+0x106>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006f92:	893b      	ldrh	r3, [r7, #8]
 8006f94:	b2da      	uxtb	r2, r3
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006f9c:	2300      	movs	r3, #0
}
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	3718      	adds	r7, #24
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bd80      	pop	{r7, pc}
 8006fa6:	bf00      	nop
 8006fa8:	00010002 	.word	0x00010002

08006fac <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b088      	sub	sp, #32
 8006fb0:	af02      	add	r7, sp, #8
 8006fb2:	60f8      	str	r0, [r7, #12]
 8006fb4:	4608      	mov	r0, r1
 8006fb6:	4611      	mov	r1, r2
 8006fb8:	461a      	mov	r2, r3
 8006fba:	4603      	mov	r3, r0
 8006fbc:	817b      	strh	r3, [r7, #10]
 8006fbe:	460b      	mov	r3, r1
 8006fc0:	813b      	strh	r3, [r7, #8]
 8006fc2:	4613      	mov	r3, r2
 8006fc4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	681a      	ldr	r2, [r3, #0]
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006fd4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	681a      	ldr	r2, [r3, #0]
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006fe4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fe8:	9300      	str	r3, [sp, #0]
 8006fea:	6a3b      	ldr	r3, [r7, #32]
 8006fec:	2200      	movs	r2, #0
 8006fee:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006ff2:	68f8      	ldr	r0, [r7, #12]
 8006ff4:	f000 f8aa 	bl	800714c <I2C_WaitOnFlagUntilTimeout>
 8006ff8:	4603      	mov	r3, r0
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d001      	beq.n	8007002 <I2C_RequestMemoryRead+0x56>
  {
    return HAL_ERROR;
 8006ffe:	2301      	movs	r3, #1
 8007000:	e09e      	b.n	8007140 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007002:	897b      	ldrh	r3, [r7, #10]
 8007004:	b2db      	uxtb	r3, r3
 8007006:	461a      	mov	r2, r3
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007010:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007014:	6a3a      	ldr	r2, [r7, #32]
 8007016:	494c      	ldr	r1, [pc, #304]	; (8007148 <I2C_RequestMemoryRead+0x19c>)
 8007018:	68f8      	ldr	r0, [r7, #12]
 800701a:	f000 f8ee 	bl	80071fa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800701e:	4603      	mov	r3, r0
 8007020:	2b00      	cmp	r3, #0
 8007022:	d001      	beq.n	8007028 <I2C_RequestMemoryRead+0x7c>
  {
    return HAL_ERROR;
 8007024:	2301      	movs	r3, #1
 8007026:	e08b      	b.n	8007140 <I2C_RequestMemoryRead+0x194>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007028:	2300      	movs	r3, #0
 800702a:	617b      	str	r3, [r7, #20]
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	695b      	ldr	r3, [r3, #20]
 8007032:	617b      	str	r3, [r7, #20]
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	699b      	ldr	r3, [r3, #24]
 800703a:	617b      	str	r3, [r7, #20]
 800703c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800703e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007040:	6a39      	ldr	r1, [r7, #32]
 8007042:	68f8      	ldr	r0, [r7, #12]
 8007044:	f000 f958 	bl	80072f8 <I2C_WaitOnTXEFlagUntilTimeout>
 8007048:	4603      	mov	r3, r0
 800704a:	2b00      	cmp	r3, #0
 800704c:	d00d      	beq.n	800706a <I2C_RequestMemoryRead+0xbe>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007052:	2b04      	cmp	r3, #4
 8007054:	d107      	bne.n	8007066 <I2C_RequestMemoryRead+0xba>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	681a      	ldr	r2, [r3, #0]
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007064:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007066:	2301      	movs	r3, #1
 8007068:	e06a      	b.n	8007140 <I2C_RequestMemoryRead+0x194>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800706a:	88fb      	ldrh	r3, [r7, #6]
 800706c:	2b01      	cmp	r3, #1
 800706e:	d105      	bne.n	800707c <I2C_RequestMemoryRead+0xd0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007070:	893b      	ldrh	r3, [r7, #8]
 8007072:	b2da      	uxtb	r2, r3
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	611a      	str	r2, [r3, #16]
 800707a:	e021      	b.n	80070c0 <I2C_RequestMemoryRead+0x114>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800707c:	893b      	ldrh	r3, [r7, #8]
 800707e:	0a1b      	lsrs	r3, r3, #8
 8007080:	b29b      	uxth	r3, r3
 8007082:	b2da      	uxtb	r2, r3
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800708a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800708c:	6a39      	ldr	r1, [r7, #32]
 800708e:	68f8      	ldr	r0, [r7, #12]
 8007090:	f000 f932 	bl	80072f8 <I2C_WaitOnTXEFlagUntilTimeout>
 8007094:	4603      	mov	r3, r0
 8007096:	2b00      	cmp	r3, #0
 8007098:	d00d      	beq.n	80070b6 <I2C_RequestMemoryRead+0x10a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800709e:	2b04      	cmp	r3, #4
 80070a0:	d107      	bne.n	80070b2 <I2C_RequestMemoryRead+0x106>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	681a      	ldr	r2, [r3, #0]
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80070b0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80070b2:	2301      	movs	r3, #1
 80070b4:	e044      	b.n	8007140 <I2C_RequestMemoryRead+0x194>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80070b6:	893b      	ldrh	r3, [r7, #8]
 80070b8:	b2da      	uxtb	r2, r3
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80070c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070c2:	6a39      	ldr	r1, [r7, #32]
 80070c4:	68f8      	ldr	r0, [r7, #12]
 80070c6:	f000 f917 	bl	80072f8 <I2C_WaitOnTXEFlagUntilTimeout>
 80070ca:	4603      	mov	r3, r0
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d00d      	beq.n	80070ec <I2C_RequestMemoryRead+0x140>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070d4:	2b04      	cmp	r3, #4
 80070d6:	d107      	bne.n	80070e8 <I2C_RequestMemoryRead+0x13c>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	681a      	ldr	r2, [r3, #0]
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80070e6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80070e8:	2301      	movs	r3, #1
 80070ea:	e029      	b.n	8007140 <I2C_RequestMemoryRead+0x194>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	681a      	ldr	r2, [r3, #0]
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80070fa:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80070fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070fe:	9300      	str	r3, [sp, #0]
 8007100:	6a3b      	ldr	r3, [r7, #32]
 8007102:	2200      	movs	r2, #0
 8007104:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007108:	68f8      	ldr	r0, [r7, #12]
 800710a:	f000 f81f 	bl	800714c <I2C_WaitOnFlagUntilTimeout>
 800710e:	4603      	mov	r3, r0
 8007110:	2b00      	cmp	r3, #0
 8007112:	d001      	beq.n	8007118 <I2C_RequestMemoryRead+0x16c>
  {
    return HAL_ERROR;
 8007114:	2301      	movs	r3, #1
 8007116:	e013      	b.n	8007140 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007118:	897b      	ldrh	r3, [r7, #10]
 800711a:	b2db      	uxtb	r3, r3
 800711c:	f043 0301 	orr.w	r3, r3, #1
 8007120:	b2da      	uxtb	r2, r3
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800712a:	6a3a      	ldr	r2, [r7, #32]
 800712c:	4906      	ldr	r1, [pc, #24]	; (8007148 <I2C_RequestMemoryRead+0x19c>)
 800712e:	68f8      	ldr	r0, [r7, #12]
 8007130:	f000 f863 	bl	80071fa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007134:	4603      	mov	r3, r0
 8007136:	2b00      	cmp	r3, #0
 8007138:	d001      	beq.n	800713e <I2C_RequestMemoryRead+0x192>
  {
    return HAL_ERROR;
 800713a:	2301      	movs	r3, #1
 800713c:	e000      	b.n	8007140 <I2C_RequestMemoryRead+0x194>
  }

  return HAL_OK;
 800713e:	2300      	movs	r3, #0
}
 8007140:	4618      	mov	r0, r3
 8007142:	3718      	adds	r7, #24
 8007144:	46bd      	mov	sp, r7
 8007146:	bd80      	pop	{r7, pc}
 8007148:	00010002 	.word	0x00010002

0800714c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b084      	sub	sp, #16
 8007150:	af00      	add	r7, sp, #0
 8007152:	60f8      	str	r0, [r7, #12]
 8007154:	60b9      	str	r1, [r7, #8]
 8007156:	603b      	str	r3, [r7, #0]
 8007158:	4613      	mov	r3, r2
 800715a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800715c:	e025      	b.n	80071aa <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007164:	d021      	beq.n	80071aa <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007166:	f7fe f9a3 	bl	80054b0 <HAL_GetTick>
 800716a:	4602      	mov	r2, r0
 800716c:	69bb      	ldr	r3, [r7, #24]
 800716e:	1ad3      	subs	r3, r2, r3
 8007170:	683a      	ldr	r2, [r7, #0]
 8007172:	429a      	cmp	r2, r3
 8007174:	d302      	bcc.n	800717c <I2C_WaitOnFlagUntilTimeout+0x30>
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d116      	bne.n	80071aa <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	2200      	movs	r2, #0
 8007180:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	2220      	movs	r2, #32
 8007186:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	2200      	movs	r2, #0
 800718e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007196:	f043 0220 	orr.w	r2, r3, #32
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	2200      	movs	r2, #0
 80071a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80071a6:	2301      	movs	r3, #1
 80071a8:	e023      	b.n	80071f2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	0c1b      	lsrs	r3, r3, #16
 80071ae:	b2db      	uxtb	r3, r3
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	d10d      	bne.n	80071d0 <I2C_WaitOnFlagUntilTimeout+0x84>
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	695b      	ldr	r3, [r3, #20]
 80071ba:	43da      	mvns	r2, r3
 80071bc:	68bb      	ldr	r3, [r7, #8]
 80071be:	4013      	ands	r3, r2
 80071c0:	b29b      	uxth	r3, r3
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	bf0c      	ite	eq
 80071c6:	2301      	moveq	r3, #1
 80071c8:	2300      	movne	r3, #0
 80071ca:	b2db      	uxtb	r3, r3
 80071cc:	461a      	mov	r2, r3
 80071ce:	e00c      	b.n	80071ea <I2C_WaitOnFlagUntilTimeout+0x9e>
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	699b      	ldr	r3, [r3, #24]
 80071d6:	43da      	mvns	r2, r3
 80071d8:	68bb      	ldr	r3, [r7, #8]
 80071da:	4013      	ands	r3, r2
 80071dc:	b29b      	uxth	r3, r3
 80071de:	2b00      	cmp	r3, #0
 80071e0:	bf0c      	ite	eq
 80071e2:	2301      	moveq	r3, #1
 80071e4:	2300      	movne	r3, #0
 80071e6:	b2db      	uxtb	r3, r3
 80071e8:	461a      	mov	r2, r3
 80071ea:	79fb      	ldrb	r3, [r7, #7]
 80071ec:	429a      	cmp	r2, r3
 80071ee:	d0b6      	beq.n	800715e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80071f0:	2300      	movs	r3, #0
}
 80071f2:	4618      	mov	r0, r3
 80071f4:	3710      	adds	r7, #16
 80071f6:	46bd      	mov	sp, r7
 80071f8:	bd80      	pop	{r7, pc}

080071fa <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80071fa:	b580      	push	{r7, lr}
 80071fc:	b084      	sub	sp, #16
 80071fe:	af00      	add	r7, sp, #0
 8007200:	60f8      	str	r0, [r7, #12]
 8007202:	60b9      	str	r1, [r7, #8]
 8007204:	607a      	str	r2, [r7, #4]
 8007206:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007208:	e051      	b.n	80072ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	695b      	ldr	r3, [r3, #20]
 8007210:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007214:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007218:	d123      	bne.n	8007262 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	681a      	ldr	r2, [r3, #0]
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007228:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007232:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	2200      	movs	r2, #0
 8007238:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	2220      	movs	r2, #32
 800723e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	2200      	movs	r2, #0
 8007246:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800724e:	f043 0204 	orr.w	r2, r3, #4
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	2200      	movs	r2, #0
 800725a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800725e:	2301      	movs	r3, #1
 8007260:	e046      	b.n	80072f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007268:	d021      	beq.n	80072ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800726a:	f7fe f921 	bl	80054b0 <HAL_GetTick>
 800726e:	4602      	mov	r2, r0
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	1ad3      	subs	r3, r2, r3
 8007274:	687a      	ldr	r2, [r7, #4]
 8007276:	429a      	cmp	r2, r3
 8007278:	d302      	bcc.n	8007280 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d116      	bne.n	80072ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	2200      	movs	r2, #0
 8007284:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	2220      	movs	r2, #32
 800728a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	2200      	movs	r2, #0
 8007292:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800729a:	f043 0220 	orr.w	r2, r3, #32
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	2200      	movs	r2, #0
 80072a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80072aa:	2301      	movs	r3, #1
 80072ac:	e020      	b.n	80072f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	0c1b      	lsrs	r3, r3, #16
 80072b2:	b2db      	uxtb	r3, r3
 80072b4:	2b01      	cmp	r3, #1
 80072b6:	d10c      	bne.n	80072d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	695b      	ldr	r3, [r3, #20]
 80072be:	43da      	mvns	r2, r3
 80072c0:	68bb      	ldr	r3, [r7, #8]
 80072c2:	4013      	ands	r3, r2
 80072c4:	b29b      	uxth	r3, r3
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	bf14      	ite	ne
 80072ca:	2301      	movne	r3, #1
 80072cc:	2300      	moveq	r3, #0
 80072ce:	b2db      	uxtb	r3, r3
 80072d0:	e00b      	b.n	80072ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	699b      	ldr	r3, [r3, #24]
 80072d8:	43da      	mvns	r2, r3
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	4013      	ands	r3, r2
 80072de:	b29b      	uxth	r3, r3
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	bf14      	ite	ne
 80072e4:	2301      	movne	r3, #1
 80072e6:	2300      	moveq	r3, #0
 80072e8:	b2db      	uxtb	r3, r3
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d18d      	bne.n	800720a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80072ee:	2300      	movs	r3, #0
}
 80072f0:	4618      	mov	r0, r3
 80072f2:	3710      	adds	r7, #16
 80072f4:	46bd      	mov	sp, r7
 80072f6:	bd80      	pop	{r7, pc}

080072f8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b084      	sub	sp, #16
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	60f8      	str	r0, [r7, #12]
 8007300:	60b9      	str	r1, [r7, #8]
 8007302:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007304:	e02d      	b.n	8007362 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007306:	68f8      	ldr	r0, [r7, #12]
 8007308:	f000 f8ce 	bl	80074a8 <I2C_IsAcknowledgeFailed>
 800730c:	4603      	mov	r3, r0
 800730e:	2b00      	cmp	r3, #0
 8007310:	d001      	beq.n	8007316 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007312:	2301      	movs	r3, #1
 8007314:	e02d      	b.n	8007372 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007316:	68bb      	ldr	r3, [r7, #8]
 8007318:	f1b3 3fff 	cmp.w	r3, #4294967295
 800731c:	d021      	beq.n	8007362 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800731e:	f7fe f8c7 	bl	80054b0 <HAL_GetTick>
 8007322:	4602      	mov	r2, r0
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	1ad3      	subs	r3, r2, r3
 8007328:	68ba      	ldr	r2, [r7, #8]
 800732a:	429a      	cmp	r2, r3
 800732c:	d302      	bcc.n	8007334 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800732e:	68bb      	ldr	r3, [r7, #8]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d116      	bne.n	8007362 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	2200      	movs	r2, #0
 8007338:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	2220      	movs	r2, #32
 800733e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	2200      	movs	r2, #0
 8007346:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800734e:	f043 0220 	orr.w	r2, r3, #32
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	2200      	movs	r2, #0
 800735a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800735e:	2301      	movs	r3, #1
 8007360:	e007      	b.n	8007372 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	695b      	ldr	r3, [r3, #20]
 8007368:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800736c:	2b80      	cmp	r3, #128	; 0x80
 800736e:	d1ca      	bne.n	8007306 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007370:	2300      	movs	r3, #0
}
 8007372:	4618      	mov	r0, r3
 8007374:	3710      	adds	r7, #16
 8007376:	46bd      	mov	sp, r7
 8007378:	bd80      	pop	{r7, pc}

0800737a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800737a:	b580      	push	{r7, lr}
 800737c:	b084      	sub	sp, #16
 800737e:	af00      	add	r7, sp, #0
 8007380:	60f8      	str	r0, [r7, #12]
 8007382:	60b9      	str	r1, [r7, #8]
 8007384:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007386:	e02d      	b.n	80073e4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007388:	68f8      	ldr	r0, [r7, #12]
 800738a:	f000 f88d 	bl	80074a8 <I2C_IsAcknowledgeFailed>
 800738e:	4603      	mov	r3, r0
 8007390:	2b00      	cmp	r3, #0
 8007392:	d001      	beq.n	8007398 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007394:	2301      	movs	r3, #1
 8007396:	e02d      	b.n	80073f4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800739e:	d021      	beq.n	80073e4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073a0:	f7fe f886 	bl	80054b0 <HAL_GetTick>
 80073a4:	4602      	mov	r2, r0
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	1ad3      	subs	r3, r2, r3
 80073aa:	68ba      	ldr	r2, [r7, #8]
 80073ac:	429a      	cmp	r2, r3
 80073ae:	d302      	bcc.n	80073b6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80073b0:	68bb      	ldr	r3, [r7, #8]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d116      	bne.n	80073e4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	2200      	movs	r2, #0
 80073ba:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	2220      	movs	r2, #32
 80073c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	2200      	movs	r2, #0
 80073c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073d0:	f043 0220 	orr.w	r2, r3, #32
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	2200      	movs	r2, #0
 80073dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80073e0:	2301      	movs	r3, #1
 80073e2:	e007      	b.n	80073f4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	695b      	ldr	r3, [r3, #20]
 80073ea:	f003 0304 	and.w	r3, r3, #4
 80073ee:	2b04      	cmp	r3, #4
 80073f0:	d1ca      	bne.n	8007388 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80073f2:	2300      	movs	r3, #0
}
 80073f4:	4618      	mov	r0, r3
 80073f6:	3710      	adds	r7, #16
 80073f8:	46bd      	mov	sp, r7
 80073fa:	bd80      	pop	{r7, pc}

080073fc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b084      	sub	sp, #16
 8007400:	af00      	add	r7, sp, #0
 8007402:	60f8      	str	r0, [r7, #12]
 8007404:	60b9      	str	r1, [r7, #8]
 8007406:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007408:	e042      	b.n	8007490 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	695b      	ldr	r3, [r3, #20]
 8007410:	f003 0310 	and.w	r3, r3, #16
 8007414:	2b10      	cmp	r3, #16
 8007416:	d119      	bne.n	800744c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f06f 0210 	mvn.w	r2, #16
 8007420:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	2200      	movs	r2, #0
 8007426:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	2220      	movs	r2, #32
 800742c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	2200      	movs	r2, #0
 8007434:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	2200      	movs	r2, #0
 8007444:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007448:	2301      	movs	r3, #1
 800744a:	e029      	b.n	80074a0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800744c:	f7fe f830 	bl	80054b0 <HAL_GetTick>
 8007450:	4602      	mov	r2, r0
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	1ad3      	subs	r3, r2, r3
 8007456:	68ba      	ldr	r2, [r7, #8]
 8007458:	429a      	cmp	r2, r3
 800745a:	d302      	bcc.n	8007462 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d116      	bne.n	8007490 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	2200      	movs	r2, #0
 8007466:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	2220      	movs	r2, #32
 800746c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	2200      	movs	r2, #0
 8007474:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800747c:	f043 0220 	orr.w	r2, r3, #32
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	2200      	movs	r2, #0
 8007488:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800748c:	2301      	movs	r3, #1
 800748e:	e007      	b.n	80074a0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	695b      	ldr	r3, [r3, #20]
 8007496:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800749a:	2b40      	cmp	r3, #64	; 0x40
 800749c:	d1b5      	bne.n	800740a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800749e:	2300      	movs	r3, #0
}
 80074a0:	4618      	mov	r0, r3
 80074a2:	3710      	adds	r7, #16
 80074a4:	46bd      	mov	sp, r7
 80074a6:	bd80      	pop	{r7, pc}

080074a8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80074a8:	b480      	push	{r7}
 80074aa:	b083      	sub	sp, #12
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	695b      	ldr	r3, [r3, #20]
 80074b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80074be:	d11b      	bne.n	80074f8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80074c8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2200      	movs	r2, #0
 80074ce:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2220      	movs	r2, #32
 80074d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2200      	movs	r2, #0
 80074dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074e4:	f043 0204 	orr.w	r2, r3, #4
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2200      	movs	r2, #0
 80074f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80074f4:	2301      	movs	r3, #1
 80074f6:	e000      	b.n	80074fa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80074f8:	2300      	movs	r3, #0
}
 80074fa:	4618      	mov	r0, r3
 80074fc:	370c      	adds	r7, #12
 80074fe:	46bd      	mov	sp, r7
 8007500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007504:	4770      	bx	lr
	...

08007508 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b088      	sub	sp, #32
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d101      	bne.n	800751a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8007516:	2301      	movs	r3, #1
 8007518:	e128      	b.n	800776c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007520:	b2db      	uxtb	r3, r3
 8007522:	2b00      	cmp	r3, #0
 8007524:	d109      	bne.n	800753a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2200      	movs	r2, #0
 800752a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	4a90      	ldr	r2, [pc, #576]	; (8007774 <HAL_I2S_Init+0x26c>)
 8007532:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8007534:	6878      	ldr	r0, [r7, #4]
 8007536:	f7fd fcfd 	bl	8004f34 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2202      	movs	r2, #2
 800753e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	69db      	ldr	r3, [r3, #28]
 8007548:	687a      	ldr	r2, [r7, #4]
 800754a:	6812      	ldr	r2, [r2, #0]
 800754c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8007550:	f023 030f 	bic.w	r3, r3, #15
 8007554:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	2202      	movs	r2, #2
 800755c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	695b      	ldr	r3, [r3, #20]
 8007562:	2b02      	cmp	r3, #2
 8007564:	d060      	beq.n	8007628 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	68db      	ldr	r3, [r3, #12]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d102      	bne.n	8007574 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800756e:	2310      	movs	r3, #16
 8007570:	617b      	str	r3, [r7, #20]
 8007572:	e001      	b.n	8007578 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8007574:	2320      	movs	r3, #32
 8007576:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	689b      	ldr	r3, [r3, #8]
 800757c:	2b20      	cmp	r3, #32
 800757e:	d802      	bhi.n	8007586 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 8007580:	697b      	ldr	r3, [r7, #20]
 8007582:	005b      	lsls	r3, r3, #1
 8007584:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8007586:	2001      	movs	r0, #1
 8007588:	f001 f940 	bl	800880c <HAL_RCCEx_GetPeriphCLKFreq>
 800758c:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	691b      	ldr	r3, [r3, #16]
 8007592:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007596:	d125      	bne.n	80075e4 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	68db      	ldr	r3, [r3, #12]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d010      	beq.n	80075c2 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80075a0:	697b      	ldr	r3, [r7, #20]
 80075a2:	009b      	lsls	r3, r3, #2
 80075a4:	68fa      	ldr	r2, [r7, #12]
 80075a6:	fbb2 f2f3 	udiv	r2, r2, r3
 80075aa:	4613      	mov	r3, r2
 80075ac:	009b      	lsls	r3, r3, #2
 80075ae:	4413      	add	r3, r2
 80075b0:	005b      	lsls	r3, r3, #1
 80075b2:	461a      	mov	r2, r3
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	695b      	ldr	r3, [r3, #20]
 80075b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80075bc:	3305      	adds	r3, #5
 80075be:	613b      	str	r3, [r7, #16]
 80075c0:	e01f      	b.n	8007602 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80075c2:	697b      	ldr	r3, [r7, #20]
 80075c4:	00db      	lsls	r3, r3, #3
 80075c6:	68fa      	ldr	r2, [r7, #12]
 80075c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80075cc:	4613      	mov	r3, r2
 80075ce:	009b      	lsls	r3, r3, #2
 80075d0:	4413      	add	r3, r2
 80075d2:	005b      	lsls	r3, r3, #1
 80075d4:	461a      	mov	r2, r3
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	695b      	ldr	r3, [r3, #20]
 80075da:	fbb2 f3f3 	udiv	r3, r2, r3
 80075de:	3305      	adds	r3, #5
 80075e0:	613b      	str	r3, [r7, #16]
 80075e2:	e00e      	b.n	8007602 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80075e4:	68fa      	ldr	r2, [r7, #12]
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80075ec:	4613      	mov	r3, r2
 80075ee:	009b      	lsls	r3, r3, #2
 80075f0:	4413      	add	r3, r2
 80075f2:	005b      	lsls	r3, r3, #1
 80075f4:	461a      	mov	r2, r3
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	695b      	ldr	r3, [r3, #20]
 80075fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80075fe:	3305      	adds	r3, #5
 8007600:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8007602:	693b      	ldr	r3, [r7, #16]
 8007604:	4a5c      	ldr	r2, [pc, #368]	; (8007778 <HAL_I2S_Init+0x270>)
 8007606:	fba2 2303 	umull	r2, r3, r2, r3
 800760a:	08db      	lsrs	r3, r3, #3
 800760c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800760e:	693b      	ldr	r3, [r7, #16]
 8007610:	f003 0301 	and.w	r3, r3, #1
 8007614:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8007616:	693a      	ldr	r2, [r7, #16]
 8007618:	69bb      	ldr	r3, [r7, #24]
 800761a:	1ad3      	subs	r3, r2, r3
 800761c:	085b      	lsrs	r3, r3, #1
 800761e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8007620:	69bb      	ldr	r3, [r7, #24]
 8007622:	021b      	lsls	r3, r3, #8
 8007624:	61bb      	str	r3, [r7, #24]
 8007626:	e003      	b.n	8007630 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8007628:	2302      	movs	r3, #2
 800762a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800762c:	2300      	movs	r3, #0
 800762e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8007630:	69fb      	ldr	r3, [r7, #28]
 8007632:	2b01      	cmp	r3, #1
 8007634:	d902      	bls.n	800763c <HAL_I2S_Init+0x134>
 8007636:	69fb      	ldr	r3, [r7, #28]
 8007638:	2bff      	cmp	r3, #255	; 0xff
 800763a:	d907      	bls.n	800764c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007640:	f043 0210 	orr.w	r2, r3, #16
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8007648:	2301      	movs	r3, #1
 800764a:	e08f      	b.n	800776c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	691a      	ldr	r2, [r3, #16]
 8007650:	69bb      	ldr	r3, [r7, #24]
 8007652:	ea42 0103 	orr.w	r1, r2, r3
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	69fa      	ldr	r2, [r7, #28]
 800765c:	430a      	orrs	r2, r1
 800765e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	69db      	ldr	r3, [r3, #28]
 8007666:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800766a:	f023 030f 	bic.w	r3, r3, #15
 800766e:	687a      	ldr	r2, [r7, #4]
 8007670:	6851      	ldr	r1, [r2, #4]
 8007672:	687a      	ldr	r2, [r7, #4]
 8007674:	6892      	ldr	r2, [r2, #8]
 8007676:	4311      	orrs	r1, r2
 8007678:	687a      	ldr	r2, [r7, #4]
 800767a:	68d2      	ldr	r2, [r2, #12]
 800767c:	4311      	orrs	r1, r2
 800767e:	687a      	ldr	r2, [r7, #4]
 8007680:	6992      	ldr	r2, [r2, #24]
 8007682:	430a      	orrs	r2, r1
 8007684:	431a      	orrs	r2, r3
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800768e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	6a1b      	ldr	r3, [r3, #32]
 8007694:	2b01      	cmp	r3, #1
 8007696:	d161      	bne.n	800775c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	4a38      	ldr	r2, [pc, #224]	; (800777c <HAL_I2S_Init+0x274>)
 800769c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	4a37      	ldr	r2, [pc, #220]	; (8007780 <HAL_I2S_Init+0x278>)
 80076a4:	4293      	cmp	r3, r2
 80076a6:	d101      	bne.n	80076ac <HAL_I2S_Init+0x1a4>
 80076a8:	4b36      	ldr	r3, [pc, #216]	; (8007784 <HAL_I2S_Init+0x27c>)
 80076aa:	e001      	b.n	80076b0 <HAL_I2S_Init+0x1a8>
 80076ac:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80076b0:	69db      	ldr	r3, [r3, #28]
 80076b2:	687a      	ldr	r2, [r7, #4]
 80076b4:	6812      	ldr	r2, [r2, #0]
 80076b6:	4932      	ldr	r1, [pc, #200]	; (8007780 <HAL_I2S_Init+0x278>)
 80076b8:	428a      	cmp	r2, r1
 80076ba:	d101      	bne.n	80076c0 <HAL_I2S_Init+0x1b8>
 80076bc:	4a31      	ldr	r2, [pc, #196]	; (8007784 <HAL_I2S_Init+0x27c>)
 80076be:	e001      	b.n	80076c4 <HAL_I2S_Init+0x1bc>
 80076c0:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80076c4:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80076c8:	f023 030f 	bic.w	r3, r3, #15
 80076cc:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	4a2b      	ldr	r2, [pc, #172]	; (8007780 <HAL_I2S_Init+0x278>)
 80076d4:	4293      	cmp	r3, r2
 80076d6:	d101      	bne.n	80076dc <HAL_I2S_Init+0x1d4>
 80076d8:	4b2a      	ldr	r3, [pc, #168]	; (8007784 <HAL_I2S_Init+0x27c>)
 80076da:	e001      	b.n	80076e0 <HAL_I2S_Init+0x1d8>
 80076dc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80076e0:	2202      	movs	r2, #2
 80076e2:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	4a25      	ldr	r2, [pc, #148]	; (8007780 <HAL_I2S_Init+0x278>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d101      	bne.n	80076f2 <HAL_I2S_Init+0x1ea>
 80076ee:	4b25      	ldr	r3, [pc, #148]	; (8007784 <HAL_I2S_Init+0x27c>)
 80076f0:	e001      	b.n	80076f6 <HAL_I2S_Init+0x1ee>
 80076f2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80076f6:	69db      	ldr	r3, [r3, #28]
 80076f8:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	685b      	ldr	r3, [r3, #4]
 80076fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007702:	d003      	beq.n	800770c <HAL_I2S_Init+0x204>
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	685b      	ldr	r3, [r3, #4]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d103      	bne.n	8007714 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800770c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007710:	613b      	str	r3, [r7, #16]
 8007712:	e001      	b.n	8007718 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8007714:	2300      	movs	r3, #0
 8007716:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8007718:	693b      	ldr	r3, [r7, #16]
 800771a:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	689b      	ldr	r3, [r3, #8]
 8007720:	b299      	uxth	r1, r3
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	68db      	ldr	r3, [r3, #12]
 8007726:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	699b      	ldr	r3, [r3, #24]
 800772c:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 800772e:	4303      	orrs	r3, r0
 8007730:	b29b      	uxth	r3, r3
 8007732:	430b      	orrs	r3, r1
 8007734:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8007736:	4313      	orrs	r3, r2
 8007738:	b29a      	uxth	r2, r3
 800773a:	897b      	ldrh	r3, [r7, #10]
 800773c:	4313      	orrs	r3, r2
 800773e:	b29b      	uxth	r3, r3
 8007740:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007744:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	4a0d      	ldr	r2, [pc, #52]	; (8007780 <HAL_I2S_Init+0x278>)
 800774c:	4293      	cmp	r3, r2
 800774e:	d101      	bne.n	8007754 <HAL_I2S_Init+0x24c>
 8007750:	4b0c      	ldr	r3, [pc, #48]	; (8007784 <HAL_I2S_Init+0x27c>)
 8007752:	e001      	b.n	8007758 <HAL_I2S_Init+0x250>
 8007754:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007758:	897a      	ldrh	r2, [r7, #10]
 800775a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2200      	movs	r2, #0
 8007760:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2201      	movs	r2, #1
 8007766:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800776a:	2300      	movs	r3, #0
}
 800776c:	4618      	mov	r0, r3
 800776e:	3720      	adds	r7, #32
 8007770:	46bd      	mov	sp, r7
 8007772:	bd80      	pop	{r7, pc}
 8007774:	0800787f 	.word	0x0800787f
 8007778:	cccccccd 	.word	0xcccccccd
 800777c:	08007995 	.word	0x08007995
 8007780:	40003800 	.word	0x40003800
 8007784:	40003400 	.word	0x40003400

08007788 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8007788:	b480      	push	{r7}
 800778a:	b083      	sub	sp, #12
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8007790:	bf00      	nop
 8007792:	370c      	adds	r7, #12
 8007794:	46bd      	mov	sp, r7
 8007796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779a:	4770      	bx	lr

0800779c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800779c:	b480      	push	{r7}
 800779e:	b083      	sub	sp, #12
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80077a4:	bf00      	nop
 80077a6:	370c      	adds	r7, #12
 80077a8:	46bd      	mov	sp, r7
 80077aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ae:	4770      	bx	lr

080077b0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80077b0:	b480      	push	{r7}
 80077b2:	b083      	sub	sp, #12
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80077b8:	bf00      	nop
 80077ba:	370c      	adds	r7, #12
 80077bc:	46bd      	mov	sp, r7
 80077be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c2:	4770      	bx	lr

080077c4 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b082      	sub	sp, #8
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077d0:	881a      	ldrh	r2, [r3, #0]
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077dc:	1c9a      	adds	r2, r3, #2
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077e6:	b29b      	uxth	r3, r3
 80077e8:	3b01      	subs	r3, #1
 80077ea:	b29a      	uxth	r2, r3
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077f4:	b29b      	uxth	r3, r3
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d10e      	bne.n	8007818 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	685a      	ldr	r2, [r3, #4]
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007808:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2201      	movs	r2, #1
 800780e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8007812:	6878      	ldr	r0, [r7, #4]
 8007814:	f7ff ffb8 	bl	8007788 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8007818:	bf00      	nop
 800781a:	3708      	adds	r7, #8
 800781c:	46bd      	mov	sp, r7
 800781e:	bd80      	pop	{r7, pc}

08007820 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b082      	sub	sp, #8
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	68da      	ldr	r2, [r3, #12]
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007832:	b292      	uxth	r2, r2
 8007834:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800783a:	1c9a      	adds	r2, r3, #2
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007844:	b29b      	uxth	r3, r3
 8007846:	3b01      	subs	r3, #1
 8007848:	b29a      	uxth	r2, r3
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007852:	b29b      	uxth	r3, r3
 8007854:	2b00      	cmp	r3, #0
 8007856:	d10e      	bne.n	8007876 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	685a      	ldr	r2, [r3, #4]
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007866:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2201      	movs	r2, #1
 800786c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8007870:	6878      	ldr	r0, [r7, #4]
 8007872:	f7ff ff93 	bl	800779c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8007876:	bf00      	nop
 8007878:	3708      	adds	r7, #8
 800787a:	46bd      	mov	sp, r7
 800787c:	bd80      	pop	{r7, pc}

0800787e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800787e:	b580      	push	{r7, lr}
 8007880:	b086      	sub	sp, #24
 8007882:	af00      	add	r7, sp, #0
 8007884:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	689b      	ldr	r3, [r3, #8]
 800788c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007894:	b2db      	uxtb	r3, r3
 8007896:	2b04      	cmp	r3, #4
 8007898:	d13a      	bne.n	8007910 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	f003 0301 	and.w	r3, r3, #1
 80078a0:	2b01      	cmp	r3, #1
 80078a2:	d109      	bne.n	80078b8 <I2S_IRQHandler+0x3a>
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	685b      	ldr	r3, [r3, #4]
 80078aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078ae:	2b40      	cmp	r3, #64	; 0x40
 80078b0:	d102      	bne.n	80078b8 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80078b2:	6878      	ldr	r0, [r7, #4]
 80078b4:	f7ff ffb4 	bl	8007820 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078be:	2b40      	cmp	r3, #64	; 0x40
 80078c0:	d126      	bne.n	8007910 <I2S_IRQHandler+0x92>
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	685b      	ldr	r3, [r3, #4]
 80078c8:	f003 0320 	and.w	r3, r3, #32
 80078cc:	2b20      	cmp	r3, #32
 80078ce:	d11f      	bne.n	8007910 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	685a      	ldr	r2, [r3, #4]
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80078de:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80078e0:	2300      	movs	r3, #0
 80078e2:	613b      	str	r3, [r7, #16]
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	68db      	ldr	r3, [r3, #12]
 80078ea:	613b      	str	r3, [r7, #16]
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	689b      	ldr	r3, [r3, #8]
 80078f2:	613b      	str	r3, [r7, #16]
 80078f4:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2201      	movs	r2, #1
 80078fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007902:	f043 0202 	orr.w	r2, r3, #2
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800790a:	6878      	ldr	r0, [r7, #4]
 800790c:	f7ff ff50 	bl	80077b0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007916:	b2db      	uxtb	r3, r3
 8007918:	2b03      	cmp	r3, #3
 800791a:	d136      	bne.n	800798a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800791c:	697b      	ldr	r3, [r7, #20]
 800791e:	f003 0302 	and.w	r3, r3, #2
 8007922:	2b02      	cmp	r3, #2
 8007924:	d109      	bne.n	800793a <I2S_IRQHandler+0xbc>
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	685b      	ldr	r3, [r3, #4]
 800792c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007930:	2b80      	cmp	r3, #128	; 0x80
 8007932:	d102      	bne.n	800793a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8007934:	6878      	ldr	r0, [r7, #4]
 8007936:	f7ff ff45 	bl	80077c4 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800793a:	697b      	ldr	r3, [r7, #20]
 800793c:	f003 0308 	and.w	r3, r3, #8
 8007940:	2b08      	cmp	r3, #8
 8007942:	d122      	bne.n	800798a <I2S_IRQHandler+0x10c>
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	685b      	ldr	r3, [r3, #4]
 800794a:	f003 0320 	and.w	r3, r3, #32
 800794e:	2b20      	cmp	r3, #32
 8007950:	d11b      	bne.n	800798a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	685a      	ldr	r2, [r3, #4]
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007960:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8007962:	2300      	movs	r3, #0
 8007964:	60fb      	str	r3, [r7, #12]
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	689b      	ldr	r3, [r3, #8]
 800796c:	60fb      	str	r3, [r7, #12]
 800796e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2201      	movs	r2, #1
 8007974:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800797c:	f043 0204 	orr.w	r2, r3, #4
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007984:	6878      	ldr	r0, [r7, #4]
 8007986:	f7ff ff13 	bl	80077b0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800798a:	bf00      	nop
 800798c:	3718      	adds	r7, #24
 800798e:	46bd      	mov	sp, r7
 8007990:	bd80      	pop	{r7, pc}
	...

08007994 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8007994:	b580      	push	{r7, lr}
 8007996:	b088      	sub	sp, #32
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	689b      	ldr	r3, [r3, #8]
 80079a2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	4aa2      	ldr	r2, [pc, #648]	; (8007c34 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80079aa:	4293      	cmp	r3, r2
 80079ac:	d101      	bne.n	80079b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80079ae:	4ba2      	ldr	r3, [pc, #648]	; (8007c38 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80079b0:	e001      	b.n	80079b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80079b2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80079b6:	689b      	ldr	r3, [r3, #8]
 80079b8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	685b      	ldr	r3, [r3, #4]
 80079c0:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	4a9b      	ldr	r2, [pc, #620]	; (8007c34 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80079c8:	4293      	cmp	r3, r2
 80079ca:	d101      	bne.n	80079d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80079cc:	4b9a      	ldr	r3, [pc, #616]	; (8007c38 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80079ce:	e001      	b.n	80079d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80079d0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80079d4:	685b      	ldr	r3, [r3, #4]
 80079d6:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	685b      	ldr	r3, [r3, #4]
 80079dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80079e0:	d004      	beq.n	80079ec <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	685b      	ldr	r3, [r3, #4]
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	f040 8099 	bne.w	8007b1e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80079ec:	69fb      	ldr	r3, [r7, #28]
 80079ee:	f003 0302 	and.w	r3, r3, #2
 80079f2:	2b02      	cmp	r3, #2
 80079f4:	d107      	bne.n	8007a06 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d002      	beq.n	8007a06 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8007a00:	6878      	ldr	r0, [r7, #4]
 8007a02:	f000 f91b 	bl	8007c3c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8007a06:	69bb      	ldr	r3, [r7, #24]
 8007a08:	f003 0301 	and.w	r3, r3, #1
 8007a0c:	2b01      	cmp	r3, #1
 8007a0e:	d107      	bne.n	8007a20 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8007a10:	693b      	ldr	r3, [r7, #16]
 8007a12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d002      	beq.n	8007a20 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8007a1a:	6878      	ldr	r0, [r7, #4]
 8007a1c:	f000 f9be 	bl	8007d9c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8007a20:	69bb      	ldr	r3, [r7, #24]
 8007a22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a26:	2b40      	cmp	r3, #64	; 0x40
 8007a28:	d13a      	bne.n	8007aa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8007a2a:	693b      	ldr	r3, [r7, #16]
 8007a2c:	f003 0320 	and.w	r3, r3, #32
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d035      	beq.n	8007aa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	4a7e      	ldr	r2, [pc, #504]	; (8007c34 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8007a3a:	4293      	cmp	r3, r2
 8007a3c:	d101      	bne.n	8007a42 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8007a3e:	4b7e      	ldr	r3, [pc, #504]	; (8007c38 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8007a40:	e001      	b.n	8007a46 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8007a42:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007a46:	685a      	ldr	r2, [r3, #4]
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	4979      	ldr	r1, [pc, #484]	; (8007c34 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8007a4e:	428b      	cmp	r3, r1
 8007a50:	d101      	bne.n	8007a56 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8007a52:	4b79      	ldr	r3, [pc, #484]	; (8007c38 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8007a54:	e001      	b.n	8007a5a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8007a56:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007a5a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007a5e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	685a      	ldr	r2, [r3, #4]
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007a6e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8007a70:	2300      	movs	r3, #0
 8007a72:	60fb      	str	r3, [r7, #12]
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	68db      	ldr	r3, [r3, #12]
 8007a7a:	60fb      	str	r3, [r7, #12]
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	689b      	ldr	r3, [r3, #8]
 8007a82:	60fb      	str	r3, [r7, #12]
 8007a84:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	2201      	movs	r2, #1
 8007a8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a92:	f043 0202 	orr.w	r2, r3, #2
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007a9a:	6878      	ldr	r0, [r7, #4]
 8007a9c:	f7ff fe88 	bl	80077b0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007aa0:	69fb      	ldr	r3, [r7, #28]
 8007aa2:	f003 0308 	and.w	r3, r3, #8
 8007aa6:	2b08      	cmp	r3, #8
 8007aa8:	f040 80be 	bne.w	8007c28 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8007aac:	697b      	ldr	r3, [r7, #20]
 8007aae:	f003 0320 	and.w	r3, r3, #32
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	f000 80b8 	beq.w	8007c28 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	685a      	ldr	r2, [r3, #4]
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007ac6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	4a59      	ldr	r2, [pc, #356]	; (8007c34 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d101      	bne.n	8007ad6 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8007ad2:	4b59      	ldr	r3, [pc, #356]	; (8007c38 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8007ad4:	e001      	b.n	8007ada <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8007ad6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007ada:	685a      	ldr	r2, [r3, #4]
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4954      	ldr	r1, [pc, #336]	; (8007c34 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8007ae2:	428b      	cmp	r3, r1
 8007ae4:	d101      	bne.n	8007aea <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8007ae6:	4b54      	ldr	r3, [pc, #336]	; (8007c38 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8007ae8:	e001      	b.n	8007aee <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8007aea:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007aee:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007af2:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8007af4:	2300      	movs	r3, #0
 8007af6:	60bb      	str	r3, [r7, #8]
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	689b      	ldr	r3, [r3, #8]
 8007afe:	60bb      	str	r3, [r7, #8]
 8007b00:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2201      	movs	r2, #1
 8007b06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b0e:	f043 0204 	orr.w	r2, r3, #4
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007b16:	6878      	ldr	r0, [r7, #4]
 8007b18:	f7ff fe4a 	bl	80077b0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007b1c:	e084      	b.n	8007c28 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8007b1e:	69bb      	ldr	r3, [r7, #24]
 8007b20:	f003 0302 	and.w	r3, r3, #2
 8007b24:	2b02      	cmp	r3, #2
 8007b26:	d107      	bne.n	8007b38 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8007b28:	693b      	ldr	r3, [r7, #16]
 8007b2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d002      	beq.n	8007b38 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8007b32:	6878      	ldr	r0, [r7, #4]
 8007b34:	f000 f8b4 	bl	8007ca0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8007b38:	69fb      	ldr	r3, [r7, #28]
 8007b3a:	f003 0301 	and.w	r3, r3, #1
 8007b3e:	2b01      	cmp	r3, #1
 8007b40:	d107      	bne.n	8007b52 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8007b42:	697b      	ldr	r3, [r7, #20]
 8007b44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d002      	beq.n	8007b52 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8007b4c:	6878      	ldr	r0, [r7, #4]
 8007b4e:	f000 f8f3 	bl	8007d38 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007b52:	69fb      	ldr	r3, [r7, #28]
 8007b54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b58:	2b40      	cmp	r3, #64	; 0x40
 8007b5a:	d12f      	bne.n	8007bbc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8007b5c:	697b      	ldr	r3, [r7, #20]
 8007b5e:	f003 0320 	and.w	r3, r3, #32
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d02a      	beq.n	8007bbc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	685a      	ldr	r2, [r3, #4]
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007b74:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	4a2e      	ldr	r2, [pc, #184]	; (8007c34 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d101      	bne.n	8007b84 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8007b80:	4b2d      	ldr	r3, [pc, #180]	; (8007c38 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8007b82:	e001      	b.n	8007b88 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8007b84:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007b88:	685a      	ldr	r2, [r3, #4]
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	4929      	ldr	r1, [pc, #164]	; (8007c34 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8007b90:	428b      	cmp	r3, r1
 8007b92:	d101      	bne.n	8007b98 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8007b94:	4b28      	ldr	r3, [pc, #160]	; (8007c38 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8007b96:	e001      	b.n	8007b9c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8007b98:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007b9c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007ba0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2201      	movs	r2, #1
 8007ba6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007bae:	f043 0202 	orr.w	r2, r3, #2
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007bb6:	6878      	ldr	r0, [r7, #4]
 8007bb8:	f7ff fdfa 	bl	80077b0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8007bbc:	69bb      	ldr	r3, [r7, #24]
 8007bbe:	f003 0308 	and.w	r3, r3, #8
 8007bc2:	2b08      	cmp	r3, #8
 8007bc4:	d131      	bne.n	8007c2a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8007bc6:	693b      	ldr	r3, [r7, #16]
 8007bc8:	f003 0320 	and.w	r3, r3, #32
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d02c      	beq.n	8007c2a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	4a17      	ldr	r2, [pc, #92]	; (8007c34 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d101      	bne.n	8007bde <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8007bda:	4b17      	ldr	r3, [pc, #92]	; (8007c38 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8007bdc:	e001      	b.n	8007be2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8007bde:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007be2:	685a      	ldr	r2, [r3, #4]
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	4912      	ldr	r1, [pc, #72]	; (8007c34 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8007bea:	428b      	cmp	r3, r1
 8007bec:	d101      	bne.n	8007bf2 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8007bee:	4b12      	ldr	r3, [pc, #72]	; (8007c38 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8007bf0:	e001      	b.n	8007bf6 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8007bf2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007bf6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007bfa:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	685a      	ldr	r2, [r3, #4]
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007c0a:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2201      	movs	r2, #1
 8007c10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c18:	f043 0204 	orr.w	r2, r3, #4
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007c20:	6878      	ldr	r0, [r7, #4]
 8007c22:	f7ff fdc5 	bl	80077b0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007c26:	e000      	b.n	8007c2a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007c28:	bf00      	nop
}
 8007c2a:	bf00      	nop
 8007c2c:	3720      	adds	r7, #32
 8007c2e:	46bd      	mov	sp, r7
 8007c30:	bd80      	pop	{r7, pc}
 8007c32:	bf00      	nop
 8007c34:	40003800 	.word	0x40003800
 8007c38:	40003400 	.word	0x40003400

08007c3c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b082      	sub	sp, #8
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c48:	1c99      	adds	r1, r3, #2
 8007c4a:	687a      	ldr	r2, [r7, #4]
 8007c4c:	6251      	str	r1, [r2, #36]	; 0x24
 8007c4e:	881a      	ldrh	r2, [r3, #0]
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c5a:	b29b      	uxth	r3, r3
 8007c5c:	3b01      	subs	r3, #1
 8007c5e:	b29a      	uxth	r2, r3
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c68:	b29b      	uxth	r3, r3
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d113      	bne.n	8007c96 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	685a      	ldr	r2, [r3, #4]
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007c7c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007c82:	b29b      	uxth	r3, r3
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d106      	bne.n	8007c96 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007c90:	6878      	ldr	r0, [r7, #4]
 8007c92:	f7fb ff3f 	bl	8003b14 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007c96:	bf00      	nop
 8007c98:	3708      	adds	r7, #8
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	bd80      	pop	{r7, pc}
	...

08007ca0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b082      	sub	sp, #8
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cac:	1c99      	adds	r1, r3, #2
 8007cae:	687a      	ldr	r2, [r7, #4]
 8007cb0:	6251      	str	r1, [r2, #36]	; 0x24
 8007cb2:	8819      	ldrh	r1, [r3, #0]
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	4a1d      	ldr	r2, [pc, #116]	; (8007d30 <I2SEx_TxISR_I2SExt+0x90>)
 8007cba:	4293      	cmp	r3, r2
 8007cbc:	d101      	bne.n	8007cc2 <I2SEx_TxISR_I2SExt+0x22>
 8007cbe:	4b1d      	ldr	r3, [pc, #116]	; (8007d34 <I2SEx_TxISR_I2SExt+0x94>)
 8007cc0:	e001      	b.n	8007cc6 <I2SEx_TxISR_I2SExt+0x26>
 8007cc2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007cc6:	460a      	mov	r2, r1
 8007cc8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cce:	b29b      	uxth	r3, r3
 8007cd0:	3b01      	subs	r3, #1
 8007cd2:	b29a      	uxth	r2, r3
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cdc:	b29b      	uxth	r3, r3
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d121      	bne.n	8007d26 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	4a12      	ldr	r2, [pc, #72]	; (8007d30 <I2SEx_TxISR_I2SExt+0x90>)
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d101      	bne.n	8007cf0 <I2SEx_TxISR_I2SExt+0x50>
 8007cec:	4b11      	ldr	r3, [pc, #68]	; (8007d34 <I2SEx_TxISR_I2SExt+0x94>)
 8007cee:	e001      	b.n	8007cf4 <I2SEx_TxISR_I2SExt+0x54>
 8007cf0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007cf4:	685a      	ldr	r2, [r3, #4]
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	490d      	ldr	r1, [pc, #52]	; (8007d30 <I2SEx_TxISR_I2SExt+0x90>)
 8007cfc:	428b      	cmp	r3, r1
 8007cfe:	d101      	bne.n	8007d04 <I2SEx_TxISR_I2SExt+0x64>
 8007d00:	4b0c      	ldr	r3, [pc, #48]	; (8007d34 <I2SEx_TxISR_I2SExt+0x94>)
 8007d02:	e001      	b.n	8007d08 <I2SEx_TxISR_I2SExt+0x68>
 8007d04:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007d08:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007d0c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007d12:	b29b      	uxth	r3, r3
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d106      	bne.n	8007d26 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2201      	movs	r2, #1
 8007d1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007d20:	6878      	ldr	r0, [r7, #4]
 8007d22:	f7fb fef7 	bl	8003b14 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007d26:	bf00      	nop
 8007d28:	3708      	adds	r7, #8
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	bd80      	pop	{r7, pc}
 8007d2e:	bf00      	nop
 8007d30:	40003800 	.word	0x40003800
 8007d34:	40003400 	.word	0x40003400

08007d38 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b082      	sub	sp, #8
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	68d8      	ldr	r0, [r3, #12]
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d4a:	1c99      	adds	r1, r3, #2
 8007d4c:	687a      	ldr	r2, [r7, #4]
 8007d4e:	62d1      	str	r1, [r2, #44]	; 0x2c
 8007d50:	b282      	uxth	r2, r0
 8007d52:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007d58:	b29b      	uxth	r3, r3
 8007d5a:	3b01      	subs	r3, #1
 8007d5c:	b29a      	uxth	r2, r3
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007d66:	b29b      	uxth	r3, r3
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d113      	bne.n	8007d94 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	685a      	ldr	r2, [r3, #4]
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007d7a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d80:	b29b      	uxth	r3, r3
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d106      	bne.n	8007d94 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	2201      	movs	r2, #1
 8007d8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007d8e:	6878      	ldr	r0, [r7, #4]
 8007d90:	f7fb fec0 	bl	8003b14 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007d94:	bf00      	nop
 8007d96:	3708      	adds	r7, #8
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	bd80      	pop	{r7, pc}

08007d9c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b082      	sub	sp, #8
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	4a20      	ldr	r2, [pc, #128]	; (8007e2c <I2SEx_RxISR_I2SExt+0x90>)
 8007daa:	4293      	cmp	r3, r2
 8007dac:	d101      	bne.n	8007db2 <I2SEx_RxISR_I2SExt+0x16>
 8007dae:	4b20      	ldr	r3, [pc, #128]	; (8007e30 <I2SEx_RxISR_I2SExt+0x94>)
 8007db0:	e001      	b.n	8007db6 <I2SEx_RxISR_I2SExt+0x1a>
 8007db2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007db6:	68d8      	ldr	r0, [r3, #12]
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dbc:	1c99      	adds	r1, r3, #2
 8007dbe:	687a      	ldr	r2, [r7, #4]
 8007dc0:	62d1      	str	r1, [r2, #44]	; 0x2c
 8007dc2:	b282      	uxth	r2, r0
 8007dc4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007dca:	b29b      	uxth	r3, r3
 8007dcc:	3b01      	subs	r3, #1
 8007dce:	b29a      	uxth	r2, r3
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007dd8:	b29b      	uxth	r3, r3
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d121      	bne.n	8007e22 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	4a12      	ldr	r2, [pc, #72]	; (8007e2c <I2SEx_RxISR_I2SExt+0x90>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d101      	bne.n	8007dec <I2SEx_RxISR_I2SExt+0x50>
 8007de8:	4b11      	ldr	r3, [pc, #68]	; (8007e30 <I2SEx_RxISR_I2SExt+0x94>)
 8007dea:	e001      	b.n	8007df0 <I2SEx_RxISR_I2SExt+0x54>
 8007dec:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007df0:	685a      	ldr	r2, [r3, #4]
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	490d      	ldr	r1, [pc, #52]	; (8007e2c <I2SEx_RxISR_I2SExt+0x90>)
 8007df8:	428b      	cmp	r3, r1
 8007dfa:	d101      	bne.n	8007e00 <I2SEx_RxISR_I2SExt+0x64>
 8007dfc:	4b0c      	ldr	r3, [pc, #48]	; (8007e30 <I2SEx_RxISR_I2SExt+0x94>)
 8007dfe:	e001      	b.n	8007e04 <I2SEx_RxISR_I2SExt+0x68>
 8007e00:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007e04:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007e08:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e0e:	b29b      	uxth	r3, r3
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d106      	bne.n	8007e22 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2201      	movs	r2, #1
 8007e18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007e1c:	6878      	ldr	r0, [r7, #4]
 8007e1e:	f7fb fe79 	bl	8003b14 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007e22:	bf00      	nop
 8007e24:	3708      	adds	r7, #8
 8007e26:	46bd      	mov	sp, r7
 8007e28:	bd80      	pop	{r7, pc}
 8007e2a:	bf00      	nop
 8007e2c:	40003800 	.word	0x40003800
 8007e30:	40003400 	.word	0x40003400

08007e34 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b086      	sub	sp, #24
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d101      	bne.n	8007e46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007e42:	2301      	movs	r3, #1
 8007e44:	e22d      	b.n	80082a2 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	f003 0301 	and.w	r3, r3, #1
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d075      	beq.n	8007f3e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007e52:	4ba3      	ldr	r3, [pc, #652]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 8007e54:	689b      	ldr	r3, [r3, #8]
 8007e56:	f003 030c 	and.w	r3, r3, #12
 8007e5a:	2b04      	cmp	r3, #4
 8007e5c:	d00c      	beq.n	8007e78 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007e5e:	4ba0      	ldr	r3, [pc, #640]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 8007e60:	689b      	ldr	r3, [r3, #8]
 8007e62:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007e66:	2b08      	cmp	r3, #8
 8007e68:	d112      	bne.n	8007e90 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007e6a:	4b9d      	ldr	r3, [pc, #628]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 8007e6c:	685b      	ldr	r3, [r3, #4]
 8007e6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007e72:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007e76:	d10b      	bne.n	8007e90 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007e78:	4b99      	ldr	r3, [pc, #612]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d05b      	beq.n	8007f3c <HAL_RCC_OscConfig+0x108>
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	685b      	ldr	r3, [r3, #4]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d157      	bne.n	8007f3c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007e8c:	2301      	movs	r3, #1
 8007e8e:	e208      	b.n	80082a2 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	685b      	ldr	r3, [r3, #4]
 8007e94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007e98:	d106      	bne.n	8007ea8 <HAL_RCC_OscConfig+0x74>
 8007e9a:	4b91      	ldr	r3, [pc, #580]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	4a90      	ldr	r2, [pc, #576]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 8007ea0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007ea4:	6013      	str	r3, [r2, #0]
 8007ea6:	e01d      	b.n	8007ee4 <HAL_RCC_OscConfig+0xb0>
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	685b      	ldr	r3, [r3, #4]
 8007eac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007eb0:	d10c      	bne.n	8007ecc <HAL_RCC_OscConfig+0x98>
 8007eb2:	4b8b      	ldr	r3, [pc, #556]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	4a8a      	ldr	r2, [pc, #552]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 8007eb8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007ebc:	6013      	str	r3, [r2, #0]
 8007ebe:	4b88      	ldr	r3, [pc, #544]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	4a87      	ldr	r2, [pc, #540]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 8007ec4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007ec8:	6013      	str	r3, [r2, #0]
 8007eca:	e00b      	b.n	8007ee4 <HAL_RCC_OscConfig+0xb0>
 8007ecc:	4b84      	ldr	r3, [pc, #528]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	4a83      	ldr	r2, [pc, #524]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 8007ed2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007ed6:	6013      	str	r3, [r2, #0]
 8007ed8:	4b81      	ldr	r3, [pc, #516]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	4a80      	ldr	r2, [pc, #512]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 8007ede:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007ee2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	685b      	ldr	r3, [r3, #4]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d013      	beq.n	8007f14 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007eec:	f7fd fae0 	bl	80054b0 <HAL_GetTick>
 8007ef0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007ef2:	e008      	b.n	8007f06 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007ef4:	f7fd fadc 	bl	80054b0 <HAL_GetTick>
 8007ef8:	4602      	mov	r2, r0
 8007efa:	693b      	ldr	r3, [r7, #16]
 8007efc:	1ad3      	subs	r3, r2, r3
 8007efe:	2b64      	cmp	r3, #100	; 0x64
 8007f00:	d901      	bls.n	8007f06 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007f02:	2303      	movs	r3, #3
 8007f04:	e1cd      	b.n	80082a2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007f06:	4b76      	ldr	r3, [pc, #472]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d0f0      	beq.n	8007ef4 <HAL_RCC_OscConfig+0xc0>
 8007f12:	e014      	b.n	8007f3e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f14:	f7fd facc 	bl	80054b0 <HAL_GetTick>
 8007f18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007f1a:	e008      	b.n	8007f2e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007f1c:	f7fd fac8 	bl	80054b0 <HAL_GetTick>
 8007f20:	4602      	mov	r2, r0
 8007f22:	693b      	ldr	r3, [r7, #16]
 8007f24:	1ad3      	subs	r3, r2, r3
 8007f26:	2b64      	cmp	r3, #100	; 0x64
 8007f28:	d901      	bls.n	8007f2e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007f2a:	2303      	movs	r3, #3
 8007f2c:	e1b9      	b.n	80082a2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007f2e:	4b6c      	ldr	r3, [pc, #432]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d1f0      	bne.n	8007f1c <HAL_RCC_OscConfig+0xe8>
 8007f3a:	e000      	b.n	8007f3e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007f3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f003 0302 	and.w	r3, r3, #2
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d063      	beq.n	8008012 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007f4a:	4b65      	ldr	r3, [pc, #404]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 8007f4c:	689b      	ldr	r3, [r3, #8]
 8007f4e:	f003 030c 	and.w	r3, r3, #12
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d00b      	beq.n	8007f6e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007f56:	4b62      	ldr	r3, [pc, #392]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 8007f58:	689b      	ldr	r3, [r3, #8]
 8007f5a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007f5e:	2b08      	cmp	r3, #8
 8007f60:	d11c      	bne.n	8007f9c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007f62:	4b5f      	ldr	r3, [pc, #380]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 8007f64:	685b      	ldr	r3, [r3, #4]
 8007f66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d116      	bne.n	8007f9c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007f6e:	4b5c      	ldr	r3, [pc, #368]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f003 0302 	and.w	r3, r3, #2
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d005      	beq.n	8007f86 <HAL_RCC_OscConfig+0x152>
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	68db      	ldr	r3, [r3, #12]
 8007f7e:	2b01      	cmp	r3, #1
 8007f80:	d001      	beq.n	8007f86 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007f82:	2301      	movs	r3, #1
 8007f84:	e18d      	b.n	80082a2 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f86:	4b56      	ldr	r3, [pc, #344]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	691b      	ldr	r3, [r3, #16]
 8007f92:	00db      	lsls	r3, r3, #3
 8007f94:	4952      	ldr	r1, [pc, #328]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 8007f96:	4313      	orrs	r3, r2
 8007f98:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007f9a:	e03a      	b.n	8008012 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	68db      	ldr	r3, [r3, #12]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d020      	beq.n	8007fe6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007fa4:	4b4f      	ldr	r3, [pc, #316]	; (80080e4 <HAL_RCC_OscConfig+0x2b0>)
 8007fa6:	2201      	movs	r2, #1
 8007fa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007faa:	f7fd fa81 	bl	80054b0 <HAL_GetTick>
 8007fae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007fb0:	e008      	b.n	8007fc4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007fb2:	f7fd fa7d 	bl	80054b0 <HAL_GetTick>
 8007fb6:	4602      	mov	r2, r0
 8007fb8:	693b      	ldr	r3, [r7, #16]
 8007fba:	1ad3      	subs	r3, r2, r3
 8007fbc:	2b02      	cmp	r3, #2
 8007fbe:	d901      	bls.n	8007fc4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007fc0:	2303      	movs	r3, #3
 8007fc2:	e16e      	b.n	80082a2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007fc4:	4b46      	ldr	r3, [pc, #280]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	f003 0302 	and.w	r3, r3, #2
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d0f0      	beq.n	8007fb2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007fd0:	4b43      	ldr	r3, [pc, #268]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	691b      	ldr	r3, [r3, #16]
 8007fdc:	00db      	lsls	r3, r3, #3
 8007fde:	4940      	ldr	r1, [pc, #256]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 8007fe0:	4313      	orrs	r3, r2
 8007fe2:	600b      	str	r3, [r1, #0]
 8007fe4:	e015      	b.n	8008012 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007fe6:	4b3f      	ldr	r3, [pc, #252]	; (80080e4 <HAL_RCC_OscConfig+0x2b0>)
 8007fe8:	2200      	movs	r2, #0
 8007fea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fec:	f7fd fa60 	bl	80054b0 <HAL_GetTick>
 8007ff0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007ff2:	e008      	b.n	8008006 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007ff4:	f7fd fa5c 	bl	80054b0 <HAL_GetTick>
 8007ff8:	4602      	mov	r2, r0
 8007ffa:	693b      	ldr	r3, [r7, #16]
 8007ffc:	1ad3      	subs	r3, r2, r3
 8007ffe:	2b02      	cmp	r3, #2
 8008000:	d901      	bls.n	8008006 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008002:	2303      	movs	r3, #3
 8008004:	e14d      	b.n	80082a2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008006:	4b36      	ldr	r3, [pc, #216]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	f003 0302 	and.w	r3, r3, #2
 800800e:	2b00      	cmp	r3, #0
 8008010:	d1f0      	bne.n	8007ff4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f003 0308 	and.w	r3, r3, #8
 800801a:	2b00      	cmp	r3, #0
 800801c:	d030      	beq.n	8008080 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	695b      	ldr	r3, [r3, #20]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d016      	beq.n	8008054 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008026:	4b30      	ldr	r3, [pc, #192]	; (80080e8 <HAL_RCC_OscConfig+0x2b4>)
 8008028:	2201      	movs	r2, #1
 800802a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800802c:	f7fd fa40 	bl	80054b0 <HAL_GetTick>
 8008030:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008032:	e008      	b.n	8008046 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008034:	f7fd fa3c 	bl	80054b0 <HAL_GetTick>
 8008038:	4602      	mov	r2, r0
 800803a:	693b      	ldr	r3, [r7, #16]
 800803c:	1ad3      	subs	r3, r2, r3
 800803e:	2b02      	cmp	r3, #2
 8008040:	d901      	bls.n	8008046 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008042:	2303      	movs	r3, #3
 8008044:	e12d      	b.n	80082a2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008046:	4b26      	ldr	r3, [pc, #152]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 8008048:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800804a:	f003 0302 	and.w	r3, r3, #2
 800804e:	2b00      	cmp	r3, #0
 8008050:	d0f0      	beq.n	8008034 <HAL_RCC_OscConfig+0x200>
 8008052:	e015      	b.n	8008080 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008054:	4b24      	ldr	r3, [pc, #144]	; (80080e8 <HAL_RCC_OscConfig+0x2b4>)
 8008056:	2200      	movs	r2, #0
 8008058:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800805a:	f7fd fa29 	bl	80054b0 <HAL_GetTick>
 800805e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008060:	e008      	b.n	8008074 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008062:	f7fd fa25 	bl	80054b0 <HAL_GetTick>
 8008066:	4602      	mov	r2, r0
 8008068:	693b      	ldr	r3, [r7, #16]
 800806a:	1ad3      	subs	r3, r2, r3
 800806c:	2b02      	cmp	r3, #2
 800806e:	d901      	bls.n	8008074 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008070:	2303      	movs	r3, #3
 8008072:	e116      	b.n	80082a2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008074:	4b1a      	ldr	r3, [pc, #104]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 8008076:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008078:	f003 0302 	and.w	r3, r3, #2
 800807c:	2b00      	cmp	r3, #0
 800807e:	d1f0      	bne.n	8008062 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	f003 0304 	and.w	r3, r3, #4
 8008088:	2b00      	cmp	r3, #0
 800808a:	f000 80a0 	beq.w	80081ce <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800808e:	2300      	movs	r3, #0
 8008090:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008092:	4b13      	ldr	r3, [pc, #76]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 8008094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008096:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800809a:	2b00      	cmp	r3, #0
 800809c:	d10f      	bne.n	80080be <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800809e:	2300      	movs	r3, #0
 80080a0:	60fb      	str	r3, [r7, #12]
 80080a2:	4b0f      	ldr	r3, [pc, #60]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 80080a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080a6:	4a0e      	ldr	r2, [pc, #56]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 80080a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80080ac:	6413      	str	r3, [r2, #64]	; 0x40
 80080ae:	4b0c      	ldr	r3, [pc, #48]	; (80080e0 <HAL_RCC_OscConfig+0x2ac>)
 80080b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80080b6:	60fb      	str	r3, [r7, #12]
 80080b8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80080ba:	2301      	movs	r3, #1
 80080bc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80080be:	4b0b      	ldr	r3, [pc, #44]	; (80080ec <HAL_RCC_OscConfig+0x2b8>)
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d121      	bne.n	800810e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80080ca:	4b08      	ldr	r3, [pc, #32]	; (80080ec <HAL_RCC_OscConfig+0x2b8>)
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	4a07      	ldr	r2, [pc, #28]	; (80080ec <HAL_RCC_OscConfig+0x2b8>)
 80080d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80080d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80080d6:	f7fd f9eb 	bl	80054b0 <HAL_GetTick>
 80080da:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80080dc:	e011      	b.n	8008102 <HAL_RCC_OscConfig+0x2ce>
 80080de:	bf00      	nop
 80080e0:	40023800 	.word	0x40023800
 80080e4:	42470000 	.word	0x42470000
 80080e8:	42470e80 	.word	0x42470e80
 80080ec:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80080f0:	f7fd f9de 	bl	80054b0 <HAL_GetTick>
 80080f4:	4602      	mov	r2, r0
 80080f6:	693b      	ldr	r3, [r7, #16]
 80080f8:	1ad3      	subs	r3, r2, r3
 80080fa:	2b02      	cmp	r3, #2
 80080fc:	d901      	bls.n	8008102 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80080fe:	2303      	movs	r3, #3
 8008100:	e0cf      	b.n	80082a2 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008102:	4b6a      	ldr	r3, [pc, #424]	; (80082ac <HAL_RCC_OscConfig+0x478>)
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800810a:	2b00      	cmp	r3, #0
 800810c:	d0f0      	beq.n	80080f0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	689b      	ldr	r3, [r3, #8]
 8008112:	2b01      	cmp	r3, #1
 8008114:	d106      	bne.n	8008124 <HAL_RCC_OscConfig+0x2f0>
 8008116:	4b66      	ldr	r3, [pc, #408]	; (80082b0 <HAL_RCC_OscConfig+0x47c>)
 8008118:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800811a:	4a65      	ldr	r2, [pc, #404]	; (80082b0 <HAL_RCC_OscConfig+0x47c>)
 800811c:	f043 0301 	orr.w	r3, r3, #1
 8008120:	6713      	str	r3, [r2, #112]	; 0x70
 8008122:	e01c      	b.n	800815e <HAL_RCC_OscConfig+0x32a>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	689b      	ldr	r3, [r3, #8]
 8008128:	2b05      	cmp	r3, #5
 800812a:	d10c      	bne.n	8008146 <HAL_RCC_OscConfig+0x312>
 800812c:	4b60      	ldr	r3, [pc, #384]	; (80082b0 <HAL_RCC_OscConfig+0x47c>)
 800812e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008130:	4a5f      	ldr	r2, [pc, #380]	; (80082b0 <HAL_RCC_OscConfig+0x47c>)
 8008132:	f043 0304 	orr.w	r3, r3, #4
 8008136:	6713      	str	r3, [r2, #112]	; 0x70
 8008138:	4b5d      	ldr	r3, [pc, #372]	; (80082b0 <HAL_RCC_OscConfig+0x47c>)
 800813a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800813c:	4a5c      	ldr	r2, [pc, #368]	; (80082b0 <HAL_RCC_OscConfig+0x47c>)
 800813e:	f043 0301 	orr.w	r3, r3, #1
 8008142:	6713      	str	r3, [r2, #112]	; 0x70
 8008144:	e00b      	b.n	800815e <HAL_RCC_OscConfig+0x32a>
 8008146:	4b5a      	ldr	r3, [pc, #360]	; (80082b0 <HAL_RCC_OscConfig+0x47c>)
 8008148:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800814a:	4a59      	ldr	r2, [pc, #356]	; (80082b0 <HAL_RCC_OscConfig+0x47c>)
 800814c:	f023 0301 	bic.w	r3, r3, #1
 8008150:	6713      	str	r3, [r2, #112]	; 0x70
 8008152:	4b57      	ldr	r3, [pc, #348]	; (80082b0 <HAL_RCC_OscConfig+0x47c>)
 8008154:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008156:	4a56      	ldr	r2, [pc, #344]	; (80082b0 <HAL_RCC_OscConfig+0x47c>)
 8008158:	f023 0304 	bic.w	r3, r3, #4
 800815c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	689b      	ldr	r3, [r3, #8]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d015      	beq.n	8008192 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008166:	f7fd f9a3 	bl	80054b0 <HAL_GetTick>
 800816a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800816c:	e00a      	b.n	8008184 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800816e:	f7fd f99f 	bl	80054b0 <HAL_GetTick>
 8008172:	4602      	mov	r2, r0
 8008174:	693b      	ldr	r3, [r7, #16]
 8008176:	1ad3      	subs	r3, r2, r3
 8008178:	f241 3288 	movw	r2, #5000	; 0x1388
 800817c:	4293      	cmp	r3, r2
 800817e:	d901      	bls.n	8008184 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8008180:	2303      	movs	r3, #3
 8008182:	e08e      	b.n	80082a2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008184:	4b4a      	ldr	r3, [pc, #296]	; (80082b0 <HAL_RCC_OscConfig+0x47c>)
 8008186:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008188:	f003 0302 	and.w	r3, r3, #2
 800818c:	2b00      	cmp	r3, #0
 800818e:	d0ee      	beq.n	800816e <HAL_RCC_OscConfig+0x33a>
 8008190:	e014      	b.n	80081bc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008192:	f7fd f98d 	bl	80054b0 <HAL_GetTick>
 8008196:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008198:	e00a      	b.n	80081b0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800819a:	f7fd f989 	bl	80054b0 <HAL_GetTick>
 800819e:	4602      	mov	r2, r0
 80081a0:	693b      	ldr	r3, [r7, #16]
 80081a2:	1ad3      	subs	r3, r2, r3
 80081a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80081a8:	4293      	cmp	r3, r2
 80081aa:	d901      	bls.n	80081b0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80081ac:	2303      	movs	r3, #3
 80081ae:	e078      	b.n	80082a2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80081b0:	4b3f      	ldr	r3, [pc, #252]	; (80082b0 <HAL_RCC_OscConfig+0x47c>)
 80081b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80081b4:	f003 0302 	and.w	r3, r3, #2
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d1ee      	bne.n	800819a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80081bc:	7dfb      	ldrb	r3, [r7, #23]
 80081be:	2b01      	cmp	r3, #1
 80081c0:	d105      	bne.n	80081ce <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80081c2:	4b3b      	ldr	r3, [pc, #236]	; (80082b0 <HAL_RCC_OscConfig+0x47c>)
 80081c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081c6:	4a3a      	ldr	r2, [pc, #232]	; (80082b0 <HAL_RCC_OscConfig+0x47c>)
 80081c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80081cc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	699b      	ldr	r3, [r3, #24]
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d064      	beq.n	80082a0 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80081d6:	4b36      	ldr	r3, [pc, #216]	; (80082b0 <HAL_RCC_OscConfig+0x47c>)
 80081d8:	689b      	ldr	r3, [r3, #8]
 80081da:	f003 030c 	and.w	r3, r3, #12
 80081de:	2b08      	cmp	r3, #8
 80081e0:	d05c      	beq.n	800829c <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	699b      	ldr	r3, [r3, #24]
 80081e6:	2b02      	cmp	r3, #2
 80081e8:	d141      	bne.n	800826e <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80081ea:	4b32      	ldr	r3, [pc, #200]	; (80082b4 <HAL_RCC_OscConfig+0x480>)
 80081ec:	2200      	movs	r2, #0
 80081ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80081f0:	f7fd f95e 	bl	80054b0 <HAL_GetTick>
 80081f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80081f6:	e008      	b.n	800820a <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80081f8:	f7fd f95a 	bl	80054b0 <HAL_GetTick>
 80081fc:	4602      	mov	r2, r0
 80081fe:	693b      	ldr	r3, [r7, #16]
 8008200:	1ad3      	subs	r3, r2, r3
 8008202:	2b02      	cmp	r3, #2
 8008204:	d901      	bls.n	800820a <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8008206:	2303      	movs	r3, #3
 8008208:	e04b      	b.n	80082a2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800820a:	4b29      	ldr	r3, [pc, #164]	; (80082b0 <HAL_RCC_OscConfig+0x47c>)
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008212:	2b00      	cmp	r3, #0
 8008214:	d1f0      	bne.n	80081f8 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	69da      	ldr	r2, [r3, #28]
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	6a1b      	ldr	r3, [r3, #32]
 800821e:	431a      	orrs	r2, r3
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008224:	019b      	lsls	r3, r3, #6
 8008226:	431a      	orrs	r2, r3
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800822c:	085b      	lsrs	r3, r3, #1
 800822e:	3b01      	subs	r3, #1
 8008230:	041b      	lsls	r3, r3, #16
 8008232:	431a      	orrs	r2, r3
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008238:	061b      	lsls	r3, r3, #24
 800823a:	491d      	ldr	r1, [pc, #116]	; (80082b0 <HAL_RCC_OscConfig+0x47c>)
 800823c:	4313      	orrs	r3, r2
 800823e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008240:	4b1c      	ldr	r3, [pc, #112]	; (80082b4 <HAL_RCC_OscConfig+0x480>)
 8008242:	2201      	movs	r2, #1
 8008244:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008246:	f7fd f933 	bl	80054b0 <HAL_GetTick>
 800824a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800824c:	e008      	b.n	8008260 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800824e:	f7fd f92f 	bl	80054b0 <HAL_GetTick>
 8008252:	4602      	mov	r2, r0
 8008254:	693b      	ldr	r3, [r7, #16]
 8008256:	1ad3      	subs	r3, r2, r3
 8008258:	2b02      	cmp	r3, #2
 800825a:	d901      	bls.n	8008260 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800825c:	2303      	movs	r3, #3
 800825e:	e020      	b.n	80082a2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008260:	4b13      	ldr	r3, [pc, #76]	; (80082b0 <HAL_RCC_OscConfig+0x47c>)
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008268:	2b00      	cmp	r3, #0
 800826a:	d0f0      	beq.n	800824e <HAL_RCC_OscConfig+0x41a>
 800826c:	e018      	b.n	80082a0 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800826e:	4b11      	ldr	r3, [pc, #68]	; (80082b4 <HAL_RCC_OscConfig+0x480>)
 8008270:	2200      	movs	r2, #0
 8008272:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008274:	f7fd f91c 	bl	80054b0 <HAL_GetTick>
 8008278:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800827a:	e008      	b.n	800828e <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800827c:	f7fd f918 	bl	80054b0 <HAL_GetTick>
 8008280:	4602      	mov	r2, r0
 8008282:	693b      	ldr	r3, [r7, #16]
 8008284:	1ad3      	subs	r3, r2, r3
 8008286:	2b02      	cmp	r3, #2
 8008288:	d901      	bls.n	800828e <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800828a:	2303      	movs	r3, #3
 800828c:	e009      	b.n	80082a2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800828e:	4b08      	ldr	r3, [pc, #32]	; (80082b0 <HAL_RCC_OscConfig+0x47c>)
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008296:	2b00      	cmp	r3, #0
 8008298:	d1f0      	bne.n	800827c <HAL_RCC_OscConfig+0x448>
 800829a:	e001      	b.n	80082a0 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800829c:	2301      	movs	r3, #1
 800829e:	e000      	b.n	80082a2 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 80082a0:	2300      	movs	r3, #0
}
 80082a2:	4618      	mov	r0, r3
 80082a4:	3718      	adds	r7, #24
 80082a6:	46bd      	mov	sp, r7
 80082a8:	bd80      	pop	{r7, pc}
 80082aa:	bf00      	nop
 80082ac:	40007000 	.word	0x40007000
 80082b0:	40023800 	.word	0x40023800
 80082b4:	42470060 	.word	0x42470060

080082b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80082b8:	b580      	push	{r7, lr}
 80082ba:	b084      	sub	sp, #16
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
 80082c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d101      	bne.n	80082cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80082c8:	2301      	movs	r3, #1
 80082ca:	e0ca      	b.n	8008462 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80082cc:	4b67      	ldr	r3, [pc, #412]	; (800846c <HAL_RCC_ClockConfig+0x1b4>)
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	f003 030f 	and.w	r3, r3, #15
 80082d4:	683a      	ldr	r2, [r7, #0]
 80082d6:	429a      	cmp	r2, r3
 80082d8:	d90c      	bls.n	80082f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80082da:	4b64      	ldr	r3, [pc, #400]	; (800846c <HAL_RCC_ClockConfig+0x1b4>)
 80082dc:	683a      	ldr	r2, [r7, #0]
 80082de:	b2d2      	uxtb	r2, r2
 80082e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80082e2:	4b62      	ldr	r3, [pc, #392]	; (800846c <HAL_RCC_ClockConfig+0x1b4>)
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f003 030f 	and.w	r3, r3, #15
 80082ea:	683a      	ldr	r2, [r7, #0]
 80082ec:	429a      	cmp	r2, r3
 80082ee:	d001      	beq.n	80082f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80082f0:	2301      	movs	r3, #1
 80082f2:	e0b6      	b.n	8008462 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f003 0302 	and.w	r3, r3, #2
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d020      	beq.n	8008342 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	f003 0304 	and.w	r3, r3, #4
 8008308:	2b00      	cmp	r3, #0
 800830a:	d005      	beq.n	8008318 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800830c:	4b58      	ldr	r3, [pc, #352]	; (8008470 <HAL_RCC_ClockConfig+0x1b8>)
 800830e:	689b      	ldr	r3, [r3, #8]
 8008310:	4a57      	ldr	r2, [pc, #348]	; (8008470 <HAL_RCC_ClockConfig+0x1b8>)
 8008312:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008316:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f003 0308 	and.w	r3, r3, #8
 8008320:	2b00      	cmp	r3, #0
 8008322:	d005      	beq.n	8008330 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008324:	4b52      	ldr	r3, [pc, #328]	; (8008470 <HAL_RCC_ClockConfig+0x1b8>)
 8008326:	689b      	ldr	r3, [r3, #8]
 8008328:	4a51      	ldr	r2, [pc, #324]	; (8008470 <HAL_RCC_ClockConfig+0x1b8>)
 800832a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800832e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008330:	4b4f      	ldr	r3, [pc, #316]	; (8008470 <HAL_RCC_ClockConfig+0x1b8>)
 8008332:	689b      	ldr	r3, [r3, #8]
 8008334:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	689b      	ldr	r3, [r3, #8]
 800833c:	494c      	ldr	r1, [pc, #304]	; (8008470 <HAL_RCC_ClockConfig+0x1b8>)
 800833e:	4313      	orrs	r3, r2
 8008340:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	f003 0301 	and.w	r3, r3, #1
 800834a:	2b00      	cmp	r3, #0
 800834c:	d044      	beq.n	80083d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	685b      	ldr	r3, [r3, #4]
 8008352:	2b01      	cmp	r3, #1
 8008354:	d107      	bne.n	8008366 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008356:	4b46      	ldr	r3, [pc, #280]	; (8008470 <HAL_RCC_ClockConfig+0x1b8>)
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800835e:	2b00      	cmp	r3, #0
 8008360:	d119      	bne.n	8008396 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008362:	2301      	movs	r3, #1
 8008364:	e07d      	b.n	8008462 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	685b      	ldr	r3, [r3, #4]
 800836a:	2b02      	cmp	r3, #2
 800836c:	d003      	beq.n	8008376 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008372:	2b03      	cmp	r3, #3
 8008374:	d107      	bne.n	8008386 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008376:	4b3e      	ldr	r3, [pc, #248]	; (8008470 <HAL_RCC_ClockConfig+0x1b8>)
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800837e:	2b00      	cmp	r3, #0
 8008380:	d109      	bne.n	8008396 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008382:	2301      	movs	r3, #1
 8008384:	e06d      	b.n	8008462 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008386:	4b3a      	ldr	r3, [pc, #232]	; (8008470 <HAL_RCC_ClockConfig+0x1b8>)
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f003 0302 	and.w	r3, r3, #2
 800838e:	2b00      	cmp	r3, #0
 8008390:	d101      	bne.n	8008396 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008392:	2301      	movs	r3, #1
 8008394:	e065      	b.n	8008462 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008396:	4b36      	ldr	r3, [pc, #216]	; (8008470 <HAL_RCC_ClockConfig+0x1b8>)
 8008398:	689b      	ldr	r3, [r3, #8]
 800839a:	f023 0203 	bic.w	r2, r3, #3
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	685b      	ldr	r3, [r3, #4]
 80083a2:	4933      	ldr	r1, [pc, #204]	; (8008470 <HAL_RCC_ClockConfig+0x1b8>)
 80083a4:	4313      	orrs	r3, r2
 80083a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80083a8:	f7fd f882 	bl	80054b0 <HAL_GetTick>
 80083ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80083ae:	e00a      	b.n	80083c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80083b0:	f7fd f87e 	bl	80054b0 <HAL_GetTick>
 80083b4:	4602      	mov	r2, r0
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	1ad3      	subs	r3, r2, r3
 80083ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80083be:	4293      	cmp	r3, r2
 80083c0:	d901      	bls.n	80083c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80083c2:	2303      	movs	r3, #3
 80083c4:	e04d      	b.n	8008462 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80083c6:	4b2a      	ldr	r3, [pc, #168]	; (8008470 <HAL_RCC_ClockConfig+0x1b8>)
 80083c8:	689b      	ldr	r3, [r3, #8]
 80083ca:	f003 020c 	and.w	r2, r3, #12
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	685b      	ldr	r3, [r3, #4]
 80083d2:	009b      	lsls	r3, r3, #2
 80083d4:	429a      	cmp	r2, r3
 80083d6:	d1eb      	bne.n	80083b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80083d8:	4b24      	ldr	r3, [pc, #144]	; (800846c <HAL_RCC_ClockConfig+0x1b4>)
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f003 030f 	and.w	r3, r3, #15
 80083e0:	683a      	ldr	r2, [r7, #0]
 80083e2:	429a      	cmp	r2, r3
 80083e4:	d20c      	bcs.n	8008400 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80083e6:	4b21      	ldr	r3, [pc, #132]	; (800846c <HAL_RCC_ClockConfig+0x1b4>)
 80083e8:	683a      	ldr	r2, [r7, #0]
 80083ea:	b2d2      	uxtb	r2, r2
 80083ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80083ee:	4b1f      	ldr	r3, [pc, #124]	; (800846c <HAL_RCC_ClockConfig+0x1b4>)
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f003 030f 	and.w	r3, r3, #15
 80083f6:	683a      	ldr	r2, [r7, #0]
 80083f8:	429a      	cmp	r2, r3
 80083fa:	d001      	beq.n	8008400 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80083fc:	2301      	movs	r3, #1
 80083fe:	e030      	b.n	8008462 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f003 0304 	and.w	r3, r3, #4
 8008408:	2b00      	cmp	r3, #0
 800840a:	d008      	beq.n	800841e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800840c:	4b18      	ldr	r3, [pc, #96]	; (8008470 <HAL_RCC_ClockConfig+0x1b8>)
 800840e:	689b      	ldr	r3, [r3, #8]
 8008410:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	68db      	ldr	r3, [r3, #12]
 8008418:	4915      	ldr	r1, [pc, #84]	; (8008470 <HAL_RCC_ClockConfig+0x1b8>)
 800841a:	4313      	orrs	r3, r2
 800841c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	f003 0308 	and.w	r3, r3, #8
 8008426:	2b00      	cmp	r3, #0
 8008428:	d009      	beq.n	800843e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800842a:	4b11      	ldr	r3, [pc, #68]	; (8008470 <HAL_RCC_ClockConfig+0x1b8>)
 800842c:	689b      	ldr	r3, [r3, #8]
 800842e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	691b      	ldr	r3, [r3, #16]
 8008436:	00db      	lsls	r3, r3, #3
 8008438:	490d      	ldr	r1, [pc, #52]	; (8008470 <HAL_RCC_ClockConfig+0x1b8>)
 800843a:	4313      	orrs	r3, r2
 800843c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800843e:	f000 f81d 	bl	800847c <HAL_RCC_GetSysClockFreq>
 8008442:	4601      	mov	r1, r0
 8008444:	4b0a      	ldr	r3, [pc, #40]	; (8008470 <HAL_RCC_ClockConfig+0x1b8>)
 8008446:	689b      	ldr	r3, [r3, #8]
 8008448:	091b      	lsrs	r3, r3, #4
 800844a:	f003 030f 	and.w	r3, r3, #15
 800844e:	4a09      	ldr	r2, [pc, #36]	; (8008474 <HAL_RCC_ClockConfig+0x1bc>)
 8008450:	5cd3      	ldrb	r3, [r2, r3]
 8008452:	fa21 f303 	lsr.w	r3, r1, r3
 8008456:	4a08      	ldr	r2, [pc, #32]	; (8008478 <HAL_RCC_ClockConfig+0x1c0>)
 8008458:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800845a:	2000      	movs	r0, #0
 800845c:	f7fc ffe4 	bl	8005428 <HAL_InitTick>

  return HAL_OK;
 8008460:	2300      	movs	r3, #0
}
 8008462:	4618      	mov	r0, r3
 8008464:	3710      	adds	r7, #16
 8008466:	46bd      	mov	sp, r7
 8008468:	bd80      	pop	{r7, pc}
 800846a:	bf00      	nop
 800846c:	40023c00 	.word	0x40023c00
 8008470:	40023800 	.word	0x40023800
 8008474:	0800b918 	.word	0x0800b918
 8008478:	20000030 	.word	0x20000030

0800847c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800847c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800847e:	b085      	sub	sp, #20
 8008480:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008482:	2300      	movs	r3, #0
 8008484:	607b      	str	r3, [r7, #4]
 8008486:	2300      	movs	r3, #0
 8008488:	60fb      	str	r3, [r7, #12]
 800848a:	2300      	movs	r3, #0
 800848c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800848e:	2300      	movs	r3, #0
 8008490:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008492:	4b50      	ldr	r3, [pc, #320]	; (80085d4 <HAL_RCC_GetSysClockFreq+0x158>)
 8008494:	689b      	ldr	r3, [r3, #8]
 8008496:	f003 030c 	and.w	r3, r3, #12
 800849a:	2b04      	cmp	r3, #4
 800849c:	d007      	beq.n	80084ae <HAL_RCC_GetSysClockFreq+0x32>
 800849e:	2b08      	cmp	r3, #8
 80084a0:	d008      	beq.n	80084b4 <HAL_RCC_GetSysClockFreq+0x38>
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	f040 808d 	bne.w	80085c2 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80084a8:	4b4b      	ldr	r3, [pc, #300]	; (80085d8 <HAL_RCC_GetSysClockFreq+0x15c>)
 80084aa:	60bb      	str	r3, [r7, #8]
       break;
 80084ac:	e08c      	b.n	80085c8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80084ae:	4b4b      	ldr	r3, [pc, #300]	; (80085dc <HAL_RCC_GetSysClockFreq+0x160>)
 80084b0:	60bb      	str	r3, [r7, #8]
      break;
 80084b2:	e089      	b.n	80085c8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80084b4:	4b47      	ldr	r3, [pc, #284]	; (80085d4 <HAL_RCC_GetSysClockFreq+0x158>)
 80084b6:	685b      	ldr	r3, [r3, #4]
 80084b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80084bc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80084be:	4b45      	ldr	r3, [pc, #276]	; (80085d4 <HAL_RCC_GetSysClockFreq+0x158>)
 80084c0:	685b      	ldr	r3, [r3, #4]
 80084c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d023      	beq.n	8008512 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80084ca:	4b42      	ldr	r3, [pc, #264]	; (80085d4 <HAL_RCC_GetSysClockFreq+0x158>)
 80084cc:	685b      	ldr	r3, [r3, #4]
 80084ce:	099b      	lsrs	r3, r3, #6
 80084d0:	f04f 0400 	mov.w	r4, #0
 80084d4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80084d8:	f04f 0200 	mov.w	r2, #0
 80084dc:	ea03 0501 	and.w	r5, r3, r1
 80084e0:	ea04 0602 	and.w	r6, r4, r2
 80084e4:	4a3d      	ldr	r2, [pc, #244]	; (80085dc <HAL_RCC_GetSysClockFreq+0x160>)
 80084e6:	fb02 f106 	mul.w	r1, r2, r6
 80084ea:	2200      	movs	r2, #0
 80084ec:	fb02 f205 	mul.w	r2, r2, r5
 80084f0:	440a      	add	r2, r1
 80084f2:	493a      	ldr	r1, [pc, #232]	; (80085dc <HAL_RCC_GetSysClockFreq+0x160>)
 80084f4:	fba5 0101 	umull	r0, r1, r5, r1
 80084f8:	1853      	adds	r3, r2, r1
 80084fa:	4619      	mov	r1, r3
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	f04f 0400 	mov.w	r4, #0
 8008502:	461a      	mov	r2, r3
 8008504:	4623      	mov	r3, r4
 8008506:	f7f8 fb3b 	bl	8000b80 <__aeabi_uldivmod>
 800850a:	4603      	mov	r3, r0
 800850c:	460c      	mov	r4, r1
 800850e:	60fb      	str	r3, [r7, #12]
 8008510:	e049      	b.n	80085a6 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008512:	4b30      	ldr	r3, [pc, #192]	; (80085d4 <HAL_RCC_GetSysClockFreq+0x158>)
 8008514:	685b      	ldr	r3, [r3, #4]
 8008516:	099b      	lsrs	r3, r3, #6
 8008518:	f04f 0400 	mov.w	r4, #0
 800851c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8008520:	f04f 0200 	mov.w	r2, #0
 8008524:	ea03 0501 	and.w	r5, r3, r1
 8008528:	ea04 0602 	and.w	r6, r4, r2
 800852c:	4629      	mov	r1, r5
 800852e:	4632      	mov	r2, r6
 8008530:	f04f 0300 	mov.w	r3, #0
 8008534:	f04f 0400 	mov.w	r4, #0
 8008538:	0154      	lsls	r4, r2, #5
 800853a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800853e:	014b      	lsls	r3, r1, #5
 8008540:	4619      	mov	r1, r3
 8008542:	4622      	mov	r2, r4
 8008544:	1b49      	subs	r1, r1, r5
 8008546:	eb62 0206 	sbc.w	r2, r2, r6
 800854a:	f04f 0300 	mov.w	r3, #0
 800854e:	f04f 0400 	mov.w	r4, #0
 8008552:	0194      	lsls	r4, r2, #6
 8008554:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8008558:	018b      	lsls	r3, r1, #6
 800855a:	1a5b      	subs	r3, r3, r1
 800855c:	eb64 0402 	sbc.w	r4, r4, r2
 8008560:	f04f 0100 	mov.w	r1, #0
 8008564:	f04f 0200 	mov.w	r2, #0
 8008568:	00e2      	lsls	r2, r4, #3
 800856a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800856e:	00d9      	lsls	r1, r3, #3
 8008570:	460b      	mov	r3, r1
 8008572:	4614      	mov	r4, r2
 8008574:	195b      	adds	r3, r3, r5
 8008576:	eb44 0406 	adc.w	r4, r4, r6
 800857a:	f04f 0100 	mov.w	r1, #0
 800857e:	f04f 0200 	mov.w	r2, #0
 8008582:	02a2      	lsls	r2, r4, #10
 8008584:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8008588:	0299      	lsls	r1, r3, #10
 800858a:	460b      	mov	r3, r1
 800858c:	4614      	mov	r4, r2
 800858e:	4618      	mov	r0, r3
 8008590:	4621      	mov	r1, r4
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	f04f 0400 	mov.w	r4, #0
 8008598:	461a      	mov	r2, r3
 800859a:	4623      	mov	r3, r4
 800859c:	f7f8 faf0 	bl	8000b80 <__aeabi_uldivmod>
 80085a0:	4603      	mov	r3, r0
 80085a2:	460c      	mov	r4, r1
 80085a4:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80085a6:	4b0b      	ldr	r3, [pc, #44]	; (80085d4 <HAL_RCC_GetSysClockFreq+0x158>)
 80085a8:	685b      	ldr	r3, [r3, #4]
 80085aa:	0c1b      	lsrs	r3, r3, #16
 80085ac:	f003 0303 	and.w	r3, r3, #3
 80085b0:	3301      	adds	r3, #1
 80085b2:	005b      	lsls	r3, r3, #1
 80085b4:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80085b6:	68fa      	ldr	r2, [r7, #12]
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80085be:	60bb      	str	r3, [r7, #8]
      break;
 80085c0:	e002      	b.n	80085c8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80085c2:	4b05      	ldr	r3, [pc, #20]	; (80085d8 <HAL_RCC_GetSysClockFreq+0x15c>)
 80085c4:	60bb      	str	r3, [r7, #8]
      break;
 80085c6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80085c8:	68bb      	ldr	r3, [r7, #8]
}
 80085ca:	4618      	mov	r0, r3
 80085cc:	3714      	adds	r7, #20
 80085ce:	46bd      	mov	sp, r7
 80085d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80085d2:	bf00      	nop
 80085d4:	40023800 	.word	0x40023800
 80085d8:	00f42400 	.word	0x00f42400
 80085dc:	017d7840 	.word	0x017d7840

080085e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80085e0:	b480      	push	{r7}
 80085e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80085e4:	4b03      	ldr	r3, [pc, #12]	; (80085f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80085e6:	681b      	ldr	r3, [r3, #0]
}
 80085e8:	4618      	mov	r0, r3
 80085ea:	46bd      	mov	sp, r7
 80085ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f0:	4770      	bx	lr
 80085f2:	bf00      	nop
 80085f4:	20000030 	.word	0x20000030

080085f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80085fc:	f7ff fff0 	bl	80085e0 <HAL_RCC_GetHCLKFreq>
 8008600:	4601      	mov	r1, r0
 8008602:	4b05      	ldr	r3, [pc, #20]	; (8008618 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008604:	689b      	ldr	r3, [r3, #8]
 8008606:	0a9b      	lsrs	r3, r3, #10
 8008608:	f003 0307 	and.w	r3, r3, #7
 800860c:	4a03      	ldr	r2, [pc, #12]	; (800861c <HAL_RCC_GetPCLK1Freq+0x24>)
 800860e:	5cd3      	ldrb	r3, [r2, r3]
 8008610:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008614:	4618      	mov	r0, r3
 8008616:	bd80      	pop	{r7, pc}
 8008618:	40023800 	.word	0x40023800
 800861c:	0800b928 	.word	0x0800b928

08008620 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008624:	f7ff ffdc 	bl	80085e0 <HAL_RCC_GetHCLKFreq>
 8008628:	4601      	mov	r1, r0
 800862a:	4b05      	ldr	r3, [pc, #20]	; (8008640 <HAL_RCC_GetPCLK2Freq+0x20>)
 800862c:	689b      	ldr	r3, [r3, #8]
 800862e:	0b5b      	lsrs	r3, r3, #13
 8008630:	f003 0307 	and.w	r3, r3, #7
 8008634:	4a03      	ldr	r2, [pc, #12]	; (8008644 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008636:	5cd3      	ldrb	r3, [r2, r3]
 8008638:	fa21 f303 	lsr.w	r3, r1, r3
}
 800863c:	4618      	mov	r0, r3
 800863e:	bd80      	pop	{r7, pc}
 8008640:	40023800 	.word	0x40023800
 8008644:	0800b928 	.word	0x0800b928

08008648 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b086      	sub	sp, #24
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008650:	2300      	movs	r3, #0
 8008652:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8008654:	2300      	movs	r3, #0
 8008656:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	f003 0301 	and.w	r3, r3, #1
 8008660:	2b00      	cmp	r3, #0
 8008662:	d105      	bne.n	8008670 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800866c:	2b00      	cmp	r3, #0
 800866e:	d035      	beq.n	80086dc <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008670:	4b62      	ldr	r3, [pc, #392]	; (80087fc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8008672:	2200      	movs	r2, #0
 8008674:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008676:	f7fc ff1b 	bl	80054b0 <HAL_GetTick>
 800867a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800867c:	e008      	b.n	8008690 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800867e:	f7fc ff17 	bl	80054b0 <HAL_GetTick>
 8008682:	4602      	mov	r2, r0
 8008684:	697b      	ldr	r3, [r7, #20]
 8008686:	1ad3      	subs	r3, r2, r3
 8008688:	2b02      	cmp	r3, #2
 800868a:	d901      	bls.n	8008690 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800868c:	2303      	movs	r3, #3
 800868e:	e0b0      	b.n	80087f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008690:	4b5b      	ldr	r3, [pc, #364]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008698:	2b00      	cmp	r3, #0
 800869a:	d1f0      	bne.n	800867e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	685b      	ldr	r3, [r3, #4]
 80086a0:	019a      	lsls	r2, r3, #6
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	689b      	ldr	r3, [r3, #8]
 80086a6:	071b      	lsls	r3, r3, #28
 80086a8:	4955      	ldr	r1, [pc, #340]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80086aa:	4313      	orrs	r3, r2
 80086ac:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80086b0:	4b52      	ldr	r3, [pc, #328]	; (80087fc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80086b2:	2201      	movs	r2, #1
 80086b4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80086b6:	f7fc fefb 	bl	80054b0 <HAL_GetTick>
 80086ba:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80086bc:	e008      	b.n	80086d0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80086be:	f7fc fef7 	bl	80054b0 <HAL_GetTick>
 80086c2:	4602      	mov	r2, r0
 80086c4:	697b      	ldr	r3, [r7, #20]
 80086c6:	1ad3      	subs	r3, r2, r3
 80086c8:	2b02      	cmp	r3, #2
 80086ca:	d901      	bls.n	80086d0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80086cc:	2303      	movs	r3, #3
 80086ce:	e090      	b.n	80087f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80086d0:	4b4b      	ldr	r3, [pc, #300]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d0f0      	beq.n	80086be <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	f003 0302 	and.w	r3, r3, #2
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	f000 8083 	beq.w	80087f0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80086ea:	2300      	movs	r3, #0
 80086ec:	60fb      	str	r3, [r7, #12]
 80086ee:	4b44      	ldr	r3, [pc, #272]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80086f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086f2:	4a43      	ldr	r2, [pc, #268]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80086f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80086f8:	6413      	str	r3, [r2, #64]	; 0x40
 80086fa:	4b41      	ldr	r3, [pc, #260]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80086fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008702:	60fb      	str	r3, [r7, #12]
 8008704:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8008706:	4b3f      	ldr	r3, [pc, #252]	; (8008804 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	4a3e      	ldr	r2, [pc, #248]	; (8008804 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800870c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008710:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008712:	f7fc fecd 	bl	80054b0 <HAL_GetTick>
 8008716:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8008718:	e008      	b.n	800872c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800871a:	f7fc fec9 	bl	80054b0 <HAL_GetTick>
 800871e:	4602      	mov	r2, r0
 8008720:	697b      	ldr	r3, [r7, #20]
 8008722:	1ad3      	subs	r3, r2, r3
 8008724:	2b02      	cmp	r3, #2
 8008726:	d901      	bls.n	800872c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8008728:	2303      	movs	r3, #3
 800872a:	e062      	b.n	80087f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800872c:	4b35      	ldr	r3, [pc, #212]	; (8008804 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008734:	2b00      	cmp	r3, #0
 8008736:	d0f0      	beq.n	800871a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008738:	4b31      	ldr	r3, [pc, #196]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800873a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800873c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008740:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008742:	693b      	ldr	r3, [r7, #16]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d02f      	beq.n	80087a8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	68db      	ldr	r3, [r3, #12]
 800874c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008750:	693a      	ldr	r2, [r7, #16]
 8008752:	429a      	cmp	r2, r3
 8008754:	d028      	beq.n	80087a8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008756:	4b2a      	ldr	r3, [pc, #168]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008758:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800875a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800875e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008760:	4b29      	ldr	r3, [pc, #164]	; (8008808 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8008762:	2201      	movs	r2, #1
 8008764:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008766:	4b28      	ldr	r3, [pc, #160]	; (8008808 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8008768:	2200      	movs	r2, #0
 800876a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800876c:	4a24      	ldr	r2, [pc, #144]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800876e:	693b      	ldr	r3, [r7, #16]
 8008770:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008772:	4b23      	ldr	r3, [pc, #140]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008774:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008776:	f003 0301 	and.w	r3, r3, #1
 800877a:	2b01      	cmp	r3, #1
 800877c:	d114      	bne.n	80087a8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800877e:	f7fc fe97 	bl	80054b0 <HAL_GetTick>
 8008782:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008784:	e00a      	b.n	800879c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008786:	f7fc fe93 	bl	80054b0 <HAL_GetTick>
 800878a:	4602      	mov	r2, r0
 800878c:	697b      	ldr	r3, [r7, #20]
 800878e:	1ad3      	subs	r3, r2, r3
 8008790:	f241 3288 	movw	r2, #5000	; 0x1388
 8008794:	4293      	cmp	r3, r2
 8008796:	d901      	bls.n	800879c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8008798:	2303      	movs	r3, #3
 800879a:	e02a      	b.n	80087f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800879c:	4b18      	ldr	r3, [pc, #96]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800879e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087a0:	f003 0302 	and.w	r3, r3, #2
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d0ee      	beq.n	8008786 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	68db      	ldr	r3, [r3, #12]
 80087ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80087b0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80087b4:	d10d      	bne.n	80087d2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80087b6:	4b12      	ldr	r3, [pc, #72]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80087b8:	689b      	ldr	r3, [r3, #8]
 80087ba:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	68db      	ldr	r3, [r3, #12]
 80087c2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80087c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80087ca:	490d      	ldr	r1, [pc, #52]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80087cc:	4313      	orrs	r3, r2
 80087ce:	608b      	str	r3, [r1, #8]
 80087d0:	e005      	b.n	80087de <HAL_RCCEx_PeriphCLKConfig+0x196>
 80087d2:	4b0b      	ldr	r3, [pc, #44]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80087d4:	689b      	ldr	r3, [r3, #8]
 80087d6:	4a0a      	ldr	r2, [pc, #40]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80087d8:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80087dc:	6093      	str	r3, [r2, #8]
 80087de:	4b08      	ldr	r3, [pc, #32]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80087e0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	68db      	ldr	r3, [r3, #12]
 80087e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80087ea:	4905      	ldr	r1, [pc, #20]	; (8008800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80087ec:	4313      	orrs	r3, r2
 80087ee:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80087f0:	2300      	movs	r3, #0
}
 80087f2:	4618      	mov	r0, r3
 80087f4:	3718      	adds	r7, #24
 80087f6:	46bd      	mov	sp, r7
 80087f8:	bd80      	pop	{r7, pc}
 80087fa:	bf00      	nop
 80087fc:	42470068 	.word	0x42470068
 8008800:	40023800 	.word	0x40023800
 8008804:	40007000 	.word	0x40007000
 8008808:	42470e40 	.word	0x42470e40

0800880c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800880c:	b480      	push	{r7}
 800880e:	b087      	sub	sp, #28
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8008814:	2300      	movs	r3, #0
 8008816:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8008818:	2300      	movs	r3, #0
 800881a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800881c:	2300      	movs	r3, #0
 800881e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8008820:	2300      	movs	r3, #0
 8008822:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2b01      	cmp	r3, #1
 8008828:	d13d      	bne.n	80088a6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800882a:	4b22      	ldr	r3, [pc, #136]	; (80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800882c:	689b      	ldr	r3, [r3, #8]
 800882e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008832:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	2b00      	cmp	r3, #0
 8008838:	d004      	beq.n	8008844 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800883a:	2b01      	cmp	r3, #1
 800883c:	d12f      	bne.n	800889e <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800883e:	4b1e      	ldr	r3, [pc, #120]	; (80088b8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8008840:	617b      	str	r3, [r7, #20]
          break;
 8008842:	e02f      	b.n	80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8008844:	4b1b      	ldr	r3, [pc, #108]	; (80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8008846:	685b      	ldr	r3, [r3, #4]
 8008848:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800884c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008850:	d108      	bne.n	8008864 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008852:	4b18      	ldr	r3, [pc, #96]	; (80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8008854:	685b      	ldr	r3, [r3, #4]
 8008856:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800885a:	4a18      	ldr	r2, [pc, #96]	; (80088bc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800885c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008860:	613b      	str	r3, [r7, #16]
 8008862:	e007      	b.n	8008874 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008864:	4b13      	ldr	r3, [pc, #76]	; (80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8008866:	685b      	ldr	r3, [r3, #4]
 8008868:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800886c:	4a14      	ldr	r2, [pc, #80]	; (80088c0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800886e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008872:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8008874:	4b0f      	ldr	r3, [pc, #60]	; (80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8008876:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800887a:	099b      	lsrs	r3, r3, #6
 800887c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008880:	693b      	ldr	r3, [r7, #16]
 8008882:	fb02 f303 	mul.w	r3, r2, r3
 8008886:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8008888:	4b0a      	ldr	r3, [pc, #40]	; (80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800888a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800888e:	0f1b      	lsrs	r3, r3, #28
 8008890:	f003 0307 	and.w	r3, r3, #7
 8008894:	68ba      	ldr	r2, [r7, #8]
 8008896:	fbb2 f3f3 	udiv	r3, r2, r3
 800889a:	617b      	str	r3, [r7, #20]
          break;
 800889c:	e002      	b.n	80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800889e:	2300      	movs	r3, #0
 80088a0:	617b      	str	r3, [r7, #20]
          break;
 80088a2:	bf00      	nop
        }
      }
      break;
 80088a4:	bf00      	nop
    }
  }
  return frequency;
 80088a6:	697b      	ldr	r3, [r7, #20]
}
 80088a8:	4618      	mov	r0, r3
 80088aa:	371c      	adds	r7, #28
 80088ac:	46bd      	mov	sp, r7
 80088ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b2:	4770      	bx	lr
 80088b4:	40023800 	.word	0x40023800
 80088b8:	00bb8000 	.word	0x00bb8000
 80088bc:	017d7840 	.word	0x017d7840
 80088c0:	00f42400 	.word	0x00f42400

080088c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80088c4:	b580      	push	{r7, lr}
 80088c6:	b082      	sub	sp, #8
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d101      	bne.n	80088d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80088d2:	2301      	movs	r3, #1
 80088d4:	e03f      	b.n	8008956 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80088dc:	b2db      	uxtb	r3, r3
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d106      	bne.n	80088f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2200      	movs	r2, #0
 80088e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80088ea:	6878      	ldr	r0, [r7, #4]
 80088ec:	f7fc fc04 	bl	80050f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2224      	movs	r2, #36	; 0x24
 80088f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	68da      	ldr	r2, [r3, #12]
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008906:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008908:	6878      	ldr	r0, [r7, #4]
 800890a:	f000 faaf 	bl	8008e6c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	691a      	ldr	r2, [r3, #16]
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800891c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	695a      	ldr	r2, [r3, #20]
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800892c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	68da      	ldr	r2, [r3, #12]
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800893c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	2200      	movs	r2, #0
 8008942:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2220      	movs	r2, #32
 8008948:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	2220      	movs	r2, #32
 8008950:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8008954:	2300      	movs	r3, #0
}
 8008956:	4618      	mov	r0, r3
 8008958:	3708      	adds	r7, #8
 800895a:	46bd      	mov	sp, r7
 800895c:	bd80      	pop	{r7, pc}

0800895e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800895e:	b480      	push	{r7}
 8008960:	b085      	sub	sp, #20
 8008962:	af00      	add	r7, sp, #0
 8008964:	60f8      	str	r0, [r7, #12]
 8008966:	60b9      	str	r1, [r7, #8]
 8008968:	4613      	mov	r3, r2
 800896a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008972:	b2db      	uxtb	r3, r3
 8008974:	2b20      	cmp	r3, #32
 8008976:	d140      	bne.n	80089fa <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008978:	68bb      	ldr	r3, [r7, #8]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d002      	beq.n	8008984 <HAL_UART_Receive_IT+0x26>
 800897e:	88fb      	ldrh	r3, [r7, #6]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d101      	bne.n	8008988 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008984:	2301      	movs	r3, #1
 8008986:	e039      	b.n	80089fc <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800898e:	2b01      	cmp	r3, #1
 8008990:	d101      	bne.n	8008996 <HAL_UART_Receive_IT+0x38>
 8008992:	2302      	movs	r3, #2
 8008994:	e032      	b.n	80089fc <HAL_UART_Receive_IT+0x9e>
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	2201      	movs	r2, #1
 800899a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	68ba      	ldr	r2, [r7, #8]
 80089a2:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	88fa      	ldrh	r2, [r7, #6]
 80089a8:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	88fa      	ldrh	r2, [r7, #6]
 80089ae:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	2200      	movs	r2, #0
 80089b4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	2222      	movs	r2, #34	; 0x22
 80089ba:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	2200      	movs	r2, #0
 80089c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	68da      	ldr	r2, [r3, #12]
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80089d4:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	695a      	ldr	r2, [r3, #20]
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f042 0201 	orr.w	r2, r2, #1
 80089e4:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	68da      	ldr	r2, [r3, #12]
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	f042 0220 	orr.w	r2, r2, #32
 80089f4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80089f6:	2300      	movs	r3, #0
 80089f8:	e000      	b.n	80089fc <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80089fa:	2302      	movs	r3, #2
  }
}
 80089fc:	4618      	mov	r0, r3
 80089fe:	3714      	adds	r7, #20
 8008a00:	46bd      	mov	sp, r7
 8008a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a06:	4770      	bx	lr

08008a08 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008a08:	b580      	push	{r7, lr}
 8008a0a:	b088      	sub	sp, #32
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	68db      	ldr	r3, [r3, #12]
 8008a1e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	695b      	ldr	r3, [r3, #20]
 8008a26:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8008a28:	2300      	movs	r3, #0
 8008a2a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008a30:	69fb      	ldr	r3, [r7, #28]
 8008a32:	f003 030f 	and.w	r3, r3, #15
 8008a36:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8008a38:	693b      	ldr	r3, [r7, #16]
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d10d      	bne.n	8008a5a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008a3e:	69fb      	ldr	r3, [r7, #28]
 8008a40:	f003 0320 	and.w	r3, r3, #32
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d008      	beq.n	8008a5a <HAL_UART_IRQHandler+0x52>
 8008a48:	69bb      	ldr	r3, [r7, #24]
 8008a4a:	f003 0320 	and.w	r3, r3, #32
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d003      	beq.n	8008a5a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8008a52:	6878      	ldr	r0, [r7, #4]
 8008a54:	f000 f988 	bl	8008d68 <UART_Receive_IT>
      return;
 8008a58:	e0cc      	b.n	8008bf4 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008a5a:	693b      	ldr	r3, [r7, #16]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	f000 80ab 	beq.w	8008bb8 <HAL_UART_IRQHandler+0x1b0>
 8008a62:	697b      	ldr	r3, [r7, #20]
 8008a64:	f003 0301 	and.w	r3, r3, #1
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d105      	bne.n	8008a78 <HAL_UART_IRQHandler+0x70>
 8008a6c:	69bb      	ldr	r3, [r7, #24]
 8008a6e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	f000 80a0 	beq.w	8008bb8 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008a78:	69fb      	ldr	r3, [r7, #28]
 8008a7a:	f003 0301 	and.w	r3, r3, #1
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d00a      	beq.n	8008a98 <HAL_UART_IRQHandler+0x90>
 8008a82:	69bb      	ldr	r3, [r7, #24]
 8008a84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d005      	beq.n	8008a98 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a90:	f043 0201 	orr.w	r2, r3, #1
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008a98:	69fb      	ldr	r3, [r7, #28]
 8008a9a:	f003 0304 	and.w	r3, r3, #4
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d00a      	beq.n	8008ab8 <HAL_UART_IRQHandler+0xb0>
 8008aa2:	697b      	ldr	r3, [r7, #20]
 8008aa4:	f003 0301 	and.w	r3, r3, #1
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d005      	beq.n	8008ab8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ab0:	f043 0202 	orr.w	r2, r3, #2
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008ab8:	69fb      	ldr	r3, [r7, #28]
 8008aba:	f003 0302 	and.w	r3, r3, #2
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d00a      	beq.n	8008ad8 <HAL_UART_IRQHandler+0xd0>
 8008ac2:	697b      	ldr	r3, [r7, #20]
 8008ac4:	f003 0301 	and.w	r3, r3, #1
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d005      	beq.n	8008ad8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ad0:	f043 0204 	orr.w	r2, r3, #4
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008ad8:	69fb      	ldr	r3, [r7, #28]
 8008ada:	f003 0308 	and.w	r3, r3, #8
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d00a      	beq.n	8008af8 <HAL_UART_IRQHandler+0xf0>
 8008ae2:	697b      	ldr	r3, [r7, #20]
 8008ae4:	f003 0301 	and.w	r3, r3, #1
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d005      	beq.n	8008af8 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008af0:	f043 0208 	orr.w	r2, r3, #8
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d078      	beq.n	8008bf2 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008b00:	69fb      	ldr	r3, [r7, #28]
 8008b02:	f003 0320 	and.w	r3, r3, #32
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d007      	beq.n	8008b1a <HAL_UART_IRQHandler+0x112>
 8008b0a:	69bb      	ldr	r3, [r7, #24]
 8008b0c:	f003 0320 	and.w	r3, r3, #32
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d002      	beq.n	8008b1a <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8008b14:	6878      	ldr	r0, [r7, #4]
 8008b16:	f000 f927 	bl	8008d68 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	695b      	ldr	r3, [r3, #20]
 8008b20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b24:	2b40      	cmp	r3, #64	; 0x40
 8008b26:	bf0c      	ite	eq
 8008b28:	2301      	moveq	r3, #1
 8008b2a:	2300      	movne	r3, #0
 8008b2c:	b2db      	uxtb	r3, r3
 8008b2e:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b34:	f003 0308 	and.w	r3, r3, #8
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d102      	bne.n	8008b42 <HAL_UART_IRQHandler+0x13a>
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d031      	beq.n	8008ba6 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008b42:	6878      	ldr	r0, [r7, #4]
 8008b44:	f000 f870 	bl	8008c28 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	695b      	ldr	r3, [r3, #20]
 8008b4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b52:	2b40      	cmp	r3, #64	; 0x40
 8008b54:	d123      	bne.n	8008b9e <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	695a      	ldr	r2, [r3, #20]
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b64:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d013      	beq.n	8008b96 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b72:	4a22      	ldr	r2, [pc, #136]	; (8008bfc <HAL_UART_IRQHandler+0x1f4>)
 8008b74:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	f7fc fe86 	bl	800588c <HAL_DMA_Abort_IT>
 8008b80:	4603      	mov	r3, r0
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d016      	beq.n	8008bb4 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008b8c:	687a      	ldr	r2, [r7, #4]
 8008b8e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008b90:	4610      	mov	r0, r2
 8008b92:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b94:	e00e      	b.n	8008bb4 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008b96:	6878      	ldr	r0, [r7, #4]
 8008b98:	f000 f83c 	bl	8008c14 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b9c:	e00a      	b.n	8008bb4 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008b9e:	6878      	ldr	r0, [r7, #4]
 8008ba0:	f000 f838 	bl	8008c14 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ba4:	e006      	b.n	8008bb4 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008ba6:	6878      	ldr	r0, [r7, #4]
 8008ba8:	f000 f834 	bl	8008c14 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2200      	movs	r2, #0
 8008bb0:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8008bb2:	e01e      	b.n	8008bf2 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bb4:	bf00      	nop
    return;
 8008bb6:	e01c      	b.n	8008bf2 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008bb8:	69fb      	ldr	r3, [r7, #28]
 8008bba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d008      	beq.n	8008bd4 <HAL_UART_IRQHandler+0x1cc>
 8008bc2:	69bb      	ldr	r3, [r7, #24]
 8008bc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d003      	beq.n	8008bd4 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8008bcc:	6878      	ldr	r0, [r7, #4]
 8008bce:	f000 f85d 	bl	8008c8c <UART_Transmit_IT>
    return;
 8008bd2:	e00f      	b.n	8008bf4 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008bd4:	69fb      	ldr	r3, [r7, #28]
 8008bd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d00a      	beq.n	8008bf4 <HAL_UART_IRQHandler+0x1ec>
 8008bde:	69bb      	ldr	r3, [r7, #24]
 8008be0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d005      	beq.n	8008bf4 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	f000 f8a5 	bl	8008d38 <UART_EndTransmit_IT>
    return;
 8008bee:	bf00      	nop
 8008bf0:	e000      	b.n	8008bf4 <HAL_UART_IRQHandler+0x1ec>
    return;
 8008bf2:	bf00      	nop
  }
}
 8008bf4:	3720      	adds	r7, #32
 8008bf6:	46bd      	mov	sp, r7
 8008bf8:	bd80      	pop	{r7, pc}
 8008bfa:	bf00      	nop
 8008bfc:	08008c65 	.word	0x08008c65

08008c00 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008c00:	b480      	push	{r7}
 8008c02:	b083      	sub	sp, #12
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008c08:	bf00      	nop
 8008c0a:	370c      	adds	r7, #12
 8008c0c:	46bd      	mov	sp, r7
 8008c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c12:	4770      	bx	lr

08008c14 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008c14:	b480      	push	{r7}
 8008c16:	b083      	sub	sp, #12
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008c1c:	bf00      	nop
 8008c1e:	370c      	adds	r7, #12
 8008c20:	46bd      	mov	sp, r7
 8008c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c26:	4770      	bx	lr

08008c28 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008c28:	b480      	push	{r7}
 8008c2a:	b083      	sub	sp, #12
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	68da      	ldr	r2, [r3, #12]
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008c3e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	695a      	ldr	r2, [r3, #20]
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	f022 0201 	bic.w	r2, r2, #1
 8008c4e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2220      	movs	r2, #32
 8008c54:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8008c58:	bf00      	nop
 8008c5a:	370c      	adds	r7, #12
 8008c5c:	46bd      	mov	sp, r7
 8008c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c62:	4770      	bx	lr

08008c64 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008c64:	b580      	push	{r7, lr}
 8008c66:	b084      	sub	sp, #16
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c70:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	2200      	movs	r2, #0
 8008c76:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008c7e:	68f8      	ldr	r0, [r7, #12]
 8008c80:	f7ff ffc8 	bl	8008c14 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c84:	bf00      	nop
 8008c86:	3710      	adds	r7, #16
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	bd80      	pop	{r7, pc}

08008c8c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008c8c:	b480      	push	{r7}
 8008c8e:	b085      	sub	sp, #20
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008c9a:	b2db      	uxtb	r3, r3
 8008c9c:	2b21      	cmp	r3, #33	; 0x21
 8008c9e:	d144      	bne.n	8008d2a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	689b      	ldr	r3, [r3, #8]
 8008ca4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ca8:	d11a      	bne.n	8008ce0 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	6a1b      	ldr	r3, [r3, #32]
 8008cae:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	881b      	ldrh	r3, [r3, #0]
 8008cb4:	461a      	mov	r2, r3
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008cbe:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	691b      	ldr	r3, [r3, #16]
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d105      	bne.n	8008cd4 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	6a1b      	ldr	r3, [r3, #32]
 8008ccc:	1c9a      	adds	r2, r3, #2
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	621a      	str	r2, [r3, #32]
 8008cd2:	e00e      	b.n	8008cf2 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	6a1b      	ldr	r3, [r3, #32]
 8008cd8:	1c5a      	adds	r2, r3, #1
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	621a      	str	r2, [r3, #32]
 8008cde:	e008      	b.n	8008cf2 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	6a1b      	ldr	r3, [r3, #32]
 8008ce4:	1c59      	adds	r1, r3, #1
 8008ce6:	687a      	ldr	r2, [r7, #4]
 8008ce8:	6211      	str	r1, [r2, #32]
 8008cea:	781a      	ldrb	r2, [r3, #0]
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008cf6:	b29b      	uxth	r3, r3
 8008cf8:	3b01      	subs	r3, #1
 8008cfa:	b29b      	uxth	r3, r3
 8008cfc:	687a      	ldr	r2, [r7, #4]
 8008cfe:	4619      	mov	r1, r3
 8008d00:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d10f      	bne.n	8008d26 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	68da      	ldr	r2, [r3, #12]
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008d14:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	68da      	ldr	r2, [r3, #12]
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008d24:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008d26:	2300      	movs	r3, #0
 8008d28:	e000      	b.n	8008d2c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8008d2a:	2302      	movs	r3, #2
  }
}
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	3714      	adds	r7, #20
 8008d30:	46bd      	mov	sp, r7
 8008d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d36:	4770      	bx	lr

08008d38 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008d38:	b580      	push	{r7, lr}
 8008d3a:	b082      	sub	sp, #8
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	68da      	ldr	r2, [r3, #12]
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008d4e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	2220      	movs	r2, #32
 8008d54:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008d58:	6878      	ldr	r0, [r7, #4]
 8008d5a:	f7ff ff51 	bl	8008c00 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008d5e:	2300      	movs	r3, #0
}
 8008d60:	4618      	mov	r0, r3
 8008d62:	3708      	adds	r7, #8
 8008d64:	46bd      	mov	sp, r7
 8008d66:	bd80      	pop	{r7, pc}

08008d68 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b084      	sub	sp, #16
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008d76:	b2db      	uxtb	r3, r3
 8008d78:	2b22      	cmp	r3, #34	; 0x22
 8008d7a:	d171      	bne.n	8008e60 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	689b      	ldr	r3, [r3, #8]
 8008d80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d84:	d123      	bne.n	8008dce <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d8a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	691b      	ldr	r3, [r3, #16]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d10e      	bne.n	8008db2 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	685b      	ldr	r3, [r3, #4]
 8008d9a:	b29b      	uxth	r3, r3
 8008d9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008da0:	b29a      	uxth	r2, r3
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008daa:	1c9a      	adds	r2, r3, #2
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	629a      	str	r2, [r3, #40]	; 0x28
 8008db0:	e029      	b.n	8008e06 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	685b      	ldr	r3, [r3, #4]
 8008db8:	b29b      	uxth	r3, r3
 8008dba:	b2db      	uxtb	r3, r3
 8008dbc:	b29a      	uxth	r2, r3
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dc6:	1c5a      	adds	r2, r3, #1
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	629a      	str	r2, [r3, #40]	; 0x28
 8008dcc:	e01b      	b.n	8008e06 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	691b      	ldr	r3, [r3, #16]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d10a      	bne.n	8008dec <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	6858      	ldr	r0, [r3, #4]
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008de0:	1c59      	adds	r1, r3, #1
 8008de2:	687a      	ldr	r2, [r7, #4]
 8008de4:	6291      	str	r1, [r2, #40]	; 0x28
 8008de6:	b2c2      	uxtb	r2, r0
 8008de8:	701a      	strb	r2, [r3, #0]
 8008dea:	e00c      	b.n	8008e06 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	685b      	ldr	r3, [r3, #4]
 8008df2:	b2da      	uxtb	r2, r3
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008df8:	1c58      	adds	r0, r3, #1
 8008dfa:	6879      	ldr	r1, [r7, #4]
 8008dfc:	6288      	str	r0, [r1, #40]	; 0x28
 8008dfe:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008e02:	b2d2      	uxtb	r2, r2
 8008e04:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008e0a:	b29b      	uxth	r3, r3
 8008e0c:	3b01      	subs	r3, #1
 8008e0e:	b29b      	uxth	r3, r3
 8008e10:	687a      	ldr	r2, [r7, #4]
 8008e12:	4619      	mov	r1, r3
 8008e14:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d120      	bne.n	8008e5c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	68da      	ldr	r2, [r3, #12]
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	f022 0220 	bic.w	r2, r2, #32
 8008e28:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	68da      	ldr	r2, [r3, #12]
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008e38:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	695a      	ldr	r2, [r3, #20]
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	f022 0201 	bic.w	r2, r2, #1
 8008e48:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	2220      	movs	r2, #32
 8008e4e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8008e52:	6878      	ldr	r0, [r7, #4]
 8008e54:	f7fa fe8e 	bl	8003b74 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8008e58:	2300      	movs	r3, #0
 8008e5a:	e002      	b.n	8008e62 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	e000      	b.n	8008e62 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8008e60:	2302      	movs	r3, #2
  }
}
 8008e62:	4618      	mov	r0, r3
 8008e64:	3710      	adds	r7, #16
 8008e66:	46bd      	mov	sp, r7
 8008e68:	bd80      	pop	{r7, pc}
	...

08008e6c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008e6c:	b5b0      	push	{r4, r5, r7, lr}
 8008e6e:	b084      	sub	sp, #16
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	691b      	ldr	r3, [r3, #16]
 8008e7a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	68da      	ldr	r2, [r3, #12]
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	430a      	orrs	r2, r1
 8008e88:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	689a      	ldr	r2, [r3, #8]
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	691b      	ldr	r3, [r3, #16]
 8008e92:	431a      	orrs	r2, r3
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	695b      	ldr	r3, [r3, #20]
 8008e98:	431a      	orrs	r2, r3
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	69db      	ldr	r3, [r3, #28]
 8008e9e:	4313      	orrs	r3, r2
 8008ea0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	68db      	ldr	r3, [r3, #12]
 8008ea8:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8008eac:	f023 030c 	bic.w	r3, r3, #12
 8008eb0:	687a      	ldr	r2, [r7, #4]
 8008eb2:	6812      	ldr	r2, [r2, #0]
 8008eb4:	68f9      	ldr	r1, [r7, #12]
 8008eb6:	430b      	orrs	r3, r1
 8008eb8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	695b      	ldr	r3, [r3, #20]
 8008ec0:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	699a      	ldr	r2, [r3, #24]
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	430a      	orrs	r2, r1
 8008ece:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	69db      	ldr	r3, [r3, #28]
 8008ed4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008ed8:	f040 80e4 	bne.w	80090a4 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	4aab      	ldr	r2, [pc, #684]	; (8009190 <UART_SetConfig+0x324>)
 8008ee2:	4293      	cmp	r3, r2
 8008ee4:	d004      	beq.n	8008ef0 <UART_SetConfig+0x84>
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	4aaa      	ldr	r2, [pc, #680]	; (8009194 <UART_SetConfig+0x328>)
 8008eec:	4293      	cmp	r3, r2
 8008eee:	d16c      	bne.n	8008fca <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8008ef0:	f7ff fb96 	bl	8008620 <HAL_RCC_GetPCLK2Freq>
 8008ef4:	4602      	mov	r2, r0
 8008ef6:	4613      	mov	r3, r2
 8008ef8:	009b      	lsls	r3, r3, #2
 8008efa:	4413      	add	r3, r2
 8008efc:	009a      	lsls	r2, r3, #2
 8008efe:	441a      	add	r2, r3
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	685b      	ldr	r3, [r3, #4]
 8008f04:	005b      	lsls	r3, r3, #1
 8008f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f0a:	4aa3      	ldr	r2, [pc, #652]	; (8009198 <UART_SetConfig+0x32c>)
 8008f0c:	fba2 2303 	umull	r2, r3, r2, r3
 8008f10:	095b      	lsrs	r3, r3, #5
 8008f12:	011c      	lsls	r4, r3, #4
 8008f14:	f7ff fb84 	bl	8008620 <HAL_RCC_GetPCLK2Freq>
 8008f18:	4602      	mov	r2, r0
 8008f1a:	4613      	mov	r3, r2
 8008f1c:	009b      	lsls	r3, r3, #2
 8008f1e:	4413      	add	r3, r2
 8008f20:	009a      	lsls	r2, r3, #2
 8008f22:	441a      	add	r2, r3
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	685b      	ldr	r3, [r3, #4]
 8008f28:	005b      	lsls	r3, r3, #1
 8008f2a:	fbb2 f5f3 	udiv	r5, r2, r3
 8008f2e:	f7ff fb77 	bl	8008620 <HAL_RCC_GetPCLK2Freq>
 8008f32:	4602      	mov	r2, r0
 8008f34:	4613      	mov	r3, r2
 8008f36:	009b      	lsls	r3, r3, #2
 8008f38:	4413      	add	r3, r2
 8008f3a:	009a      	lsls	r2, r3, #2
 8008f3c:	441a      	add	r2, r3
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	685b      	ldr	r3, [r3, #4]
 8008f42:	005b      	lsls	r3, r3, #1
 8008f44:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f48:	4a93      	ldr	r2, [pc, #588]	; (8009198 <UART_SetConfig+0x32c>)
 8008f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8008f4e:	095b      	lsrs	r3, r3, #5
 8008f50:	2264      	movs	r2, #100	; 0x64
 8008f52:	fb02 f303 	mul.w	r3, r2, r3
 8008f56:	1aeb      	subs	r3, r5, r3
 8008f58:	00db      	lsls	r3, r3, #3
 8008f5a:	3332      	adds	r3, #50	; 0x32
 8008f5c:	4a8e      	ldr	r2, [pc, #568]	; (8009198 <UART_SetConfig+0x32c>)
 8008f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8008f62:	095b      	lsrs	r3, r3, #5
 8008f64:	005b      	lsls	r3, r3, #1
 8008f66:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008f6a:	441c      	add	r4, r3
 8008f6c:	f7ff fb58 	bl	8008620 <HAL_RCC_GetPCLK2Freq>
 8008f70:	4602      	mov	r2, r0
 8008f72:	4613      	mov	r3, r2
 8008f74:	009b      	lsls	r3, r3, #2
 8008f76:	4413      	add	r3, r2
 8008f78:	009a      	lsls	r2, r3, #2
 8008f7a:	441a      	add	r2, r3
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	685b      	ldr	r3, [r3, #4]
 8008f80:	005b      	lsls	r3, r3, #1
 8008f82:	fbb2 f5f3 	udiv	r5, r2, r3
 8008f86:	f7ff fb4b 	bl	8008620 <HAL_RCC_GetPCLK2Freq>
 8008f8a:	4602      	mov	r2, r0
 8008f8c:	4613      	mov	r3, r2
 8008f8e:	009b      	lsls	r3, r3, #2
 8008f90:	4413      	add	r3, r2
 8008f92:	009a      	lsls	r2, r3, #2
 8008f94:	441a      	add	r2, r3
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	685b      	ldr	r3, [r3, #4]
 8008f9a:	005b      	lsls	r3, r3, #1
 8008f9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fa0:	4a7d      	ldr	r2, [pc, #500]	; (8009198 <UART_SetConfig+0x32c>)
 8008fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8008fa6:	095b      	lsrs	r3, r3, #5
 8008fa8:	2264      	movs	r2, #100	; 0x64
 8008faa:	fb02 f303 	mul.w	r3, r2, r3
 8008fae:	1aeb      	subs	r3, r5, r3
 8008fb0:	00db      	lsls	r3, r3, #3
 8008fb2:	3332      	adds	r3, #50	; 0x32
 8008fb4:	4a78      	ldr	r2, [pc, #480]	; (8009198 <UART_SetConfig+0x32c>)
 8008fb6:	fba2 2303 	umull	r2, r3, r2, r3
 8008fba:	095b      	lsrs	r3, r3, #5
 8008fbc:	f003 0207 	and.w	r2, r3, #7
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	4422      	add	r2, r4
 8008fc6:	609a      	str	r2, [r3, #8]
 8008fc8:	e154      	b.n	8009274 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8008fca:	f7ff fb15 	bl	80085f8 <HAL_RCC_GetPCLK1Freq>
 8008fce:	4602      	mov	r2, r0
 8008fd0:	4613      	mov	r3, r2
 8008fd2:	009b      	lsls	r3, r3, #2
 8008fd4:	4413      	add	r3, r2
 8008fd6:	009a      	lsls	r2, r3, #2
 8008fd8:	441a      	add	r2, r3
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	685b      	ldr	r3, [r3, #4]
 8008fde:	005b      	lsls	r3, r3, #1
 8008fe0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fe4:	4a6c      	ldr	r2, [pc, #432]	; (8009198 <UART_SetConfig+0x32c>)
 8008fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8008fea:	095b      	lsrs	r3, r3, #5
 8008fec:	011c      	lsls	r4, r3, #4
 8008fee:	f7ff fb03 	bl	80085f8 <HAL_RCC_GetPCLK1Freq>
 8008ff2:	4602      	mov	r2, r0
 8008ff4:	4613      	mov	r3, r2
 8008ff6:	009b      	lsls	r3, r3, #2
 8008ff8:	4413      	add	r3, r2
 8008ffa:	009a      	lsls	r2, r3, #2
 8008ffc:	441a      	add	r2, r3
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	685b      	ldr	r3, [r3, #4]
 8009002:	005b      	lsls	r3, r3, #1
 8009004:	fbb2 f5f3 	udiv	r5, r2, r3
 8009008:	f7ff faf6 	bl	80085f8 <HAL_RCC_GetPCLK1Freq>
 800900c:	4602      	mov	r2, r0
 800900e:	4613      	mov	r3, r2
 8009010:	009b      	lsls	r3, r3, #2
 8009012:	4413      	add	r3, r2
 8009014:	009a      	lsls	r2, r3, #2
 8009016:	441a      	add	r2, r3
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	685b      	ldr	r3, [r3, #4]
 800901c:	005b      	lsls	r3, r3, #1
 800901e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009022:	4a5d      	ldr	r2, [pc, #372]	; (8009198 <UART_SetConfig+0x32c>)
 8009024:	fba2 2303 	umull	r2, r3, r2, r3
 8009028:	095b      	lsrs	r3, r3, #5
 800902a:	2264      	movs	r2, #100	; 0x64
 800902c:	fb02 f303 	mul.w	r3, r2, r3
 8009030:	1aeb      	subs	r3, r5, r3
 8009032:	00db      	lsls	r3, r3, #3
 8009034:	3332      	adds	r3, #50	; 0x32
 8009036:	4a58      	ldr	r2, [pc, #352]	; (8009198 <UART_SetConfig+0x32c>)
 8009038:	fba2 2303 	umull	r2, r3, r2, r3
 800903c:	095b      	lsrs	r3, r3, #5
 800903e:	005b      	lsls	r3, r3, #1
 8009040:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009044:	441c      	add	r4, r3
 8009046:	f7ff fad7 	bl	80085f8 <HAL_RCC_GetPCLK1Freq>
 800904a:	4602      	mov	r2, r0
 800904c:	4613      	mov	r3, r2
 800904e:	009b      	lsls	r3, r3, #2
 8009050:	4413      	add	r3, r2
 8009052:	009a      	lsls	r2, r3, #2
 8009054:	441a      	add	r2, r3
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	685b      	ldr	r3, [r3, #4]
 800905a:	005b      	lsls	r3, r3, #1
 800905c:	fbb2 f5f3 	udiv	r5, r2, r3
 8009060:	f7ff faca 	bl	80085f8 <HAL_RCC_GetPCLK1Freq>
 8009064:	4602      	mov	r2, r0
 8009066:	4613      	mov	r3, r2
 8009068:	009b      	lsls	r3, r3, #2
 800906a:	4413      	add	r3, r2
 800906c:	009a      	lsls	r2, r3, #2
 800906e:	441a      	add	r2, r3
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	685b      	ldr	r3, [r3, #4]
 8009074:	005b      	lsls	r3, r3, #1
 8009076:	fbb2 f3f3 	udiv	r3, r2, r3
 800907a:	4a47      	ldr	r2, [pc, #284]	; (8009198 <UART_SetConfig+0x32c>)
 800907c:	fba2 2303 	umull	r2, r3, r2, r3
 8009080:	095b      	lsrs	r3, r3, #5
 8009082:	2264      	movs	r2, #100	; 0x64
 8009084:	fb02 f303 	mul.w	r3, r2, r3
 8009088:	1aeb      	subs	r3, r5, r3
 800908a:	00db      	lsls	r3, r3, #3
 800908c:	3332      	adds	r3, #50	; 0x32
 800908e:	4a42      	ldr	r2, [pc, #264]	; (8009198 <UART_SetConfig+0x32c>)
 8009090:	fba2 2303 	umull	r2, r3, r2, r3
 8009094:	095b      	lsrs	r3, r3, #5
 8009096:	f003 0207 	and.w	r2, r3, #7
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	4422      	add	r2, r4
 80090a0:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 80090a2:	e0e7      	b.n	8009274 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	4a39      	ldr	r2, [pc, #228]	; (8009190 <UART_SetConfig+0x324>)
 80090aa:	4293      	cmp	r3, r2
 80090ac:	d004      	beq.n	80090b8 <UART_SetConfig+0x24c>
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	4a38      	ldr	r2, [pc, #224]	; (8009194 <UART_SetConfig+0x328>)
 80090b4:	4293      	cmp	r3, r2
 80090b6:	d171      	bne.n	800919c <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80090b8:	f7ff fab2 	bl	8008620 <HAL_RCC_GetPCLK2Freq>
 80090bc:	4602      	mov	r2, r0
 80090be:	4613      	mov	r3, r2
 80090c0:	009b      	lsls	r3, r3, #2
 80090c2:	4413      	add	r3, r2
 80090c4:	009a      	lsls	r2, r3, #2
 80090c6:	441a      	add	r2, r3
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	685b      	ldr	r3, [r3, #4]
 80090cc:	009b      	lsls	r3, r3, #2
 80090ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80090d2:	4a31      	ldr	r2, [pc, #196]	; (8009198 <UART_SetConfig+0x32c>)
 80090d4:	fba2 2303 	umull	r2, r3, r2, r3
 80090d8:	095b      	lsrs	r3, r3, #5
 80090da:	011c      	lsls	r4, r3, #4
 80090dc:	f7ff faa0 	bl	8008620 <HAL_RCC_GetPCLK2Freq>
 80090e0:	4602      	mov	r2, r0
 80090e2:	4613      	mov	r3, r2
 80090e4:	009b      	lsls	r3, r3, #2
 80090e6:	4413      	add	r3, r2
 80090e8:	009a      	lsls	r2, r3, #2
 80090ea:	441a      	add	r2, r3
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	685b      	ldr	r3, [r3, #4]
 80090f0:	009b      	lsls	r3, r3, #2
 80090f2:	fbb2 f5f3 	udiv	r5, r2, r3
 80090f6:	f7ff fa93 	bl	8008620 <HAL_RCC_GetPCLK2Freq>
 80090fa:	4602      	mov	r2, r0
 80090fc:	4613      	mov	r3, r2
 80090fe:	009b      	lsls	r3, r3, #2
 8009100:	4413      	add	r3, r2
 8009102:	009a      	lsls	r2, r3, #2
 8009104:	441a      	add	r2, r3
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	685b      	ldr	r3, [r3, #4]
 800910a:	009b      	lsls	r3, r3, #2
 800910c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009110:	4a21      	ldr	r2, [pc, #132]	; (8009198 <UART_SetConfig+0x32c>)
 8009112:	fba2 2303 	umull	r2, r3, r2, r3
 8009116:	095b      	lsrs	r3, r3, #5
 8009118:	2264      	movs	r2, #100	; 0x64
 800911a:	fb02 f303 	mul.w	r3, r2, r3
 800911e:	1aeb      	subs	r3, r5, r3
 8009120:	011b      	lsls	r3, r3, #4
 8009122:	3332      	adds	r3, #50	; 0x32
 8009124:	4a1c      	ldr	r2, [pc, #112]	; (8009198 <UART_SetConfig+0x32c>)
 8009126:	fba2 2303 	umull	r2, r3, r2, r3
 800912a:	095b      	lsrs	r3, r3, #5
 800912c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009130:	441c      	add	r4, r3
 8009132:	f7ff fa75 	bl	8008620 <HAL_RCC_GetPCLK2Freq>
 8009136:	4602      	mov	r2, r0
 8009138:	4613      	mov	r3, r2
 800913a:	009b      	lsls	r3, r3, #2
 800913c:	4413      	add	r3, r2
 800913e:	009a      	lsls	r2, r3, #2
 8009140:	441a      	add	r2, r3
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	685b      	ldr	r3, [r3, #4]
 8009146:	009b      	lsls	r3, r3, #2
 8009148:	fbb2 f5f3 	udiv	r5, r2, r3
 800914c:	f7ff fa68 	bl	8008620 <HAL_RCC_GetPCLK2Freq>
 8009150:	4602      	mov	r2, r0
 8009152:	4613      	mov	r3, r2
 8009154:	009b      	lsls	r3, r3, #2
 8009156:	4413      	add	r3, r2
 8009158:	009a      	lsls	r2, r3, #2
 800915a:	441a      	add	r2, r3
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	685b      	ldr	r3, [r3, #4]
 8009160:	009b      	lsls	r3, r3, #2
 8009162:	fbb2 f3f3 	udiv	r3, r2, r3
 8009166:	4a0c      	ldr	r2, [pc, #48]	; (8009198 <UART_SetConfig+0x32c>)
 8009168:	fba2 2303 	umull	r2, r3, r2, r3
 800916c:	095b      	lsrs	r3, r3, #5
 800916e:	2264      	movs	r2, #100	; 0x64
 8009170:	fb02 f303 	mul.w	r3, r2, r3
 8009174:	1aeb      	subs	r3, r5, r3
 8009176:	011b      	lsls	r3, r3, #4
 8009178:	3332      	adds	r3, #50	; 0x32
 800917a:	4a07      	ldr	r2, [pc, #28]	; (8009198 <UART_SetConfig+0x32c>)
 800917c:	fba2 2303 	umull	r2, r3, r2, r3
 8009180:	095b      	lsrs	r3, r3, #5
 8009182:	f003 020f 	and.w	r2, r3, #15
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	4422      	add	r2, r4
 800918c:	609a      	str	r2, [r3, #8]
 800918e:	e071      	b.n	8009274 <UART_SetConfig+0x408>
 8009190:	40011000 	.word	0x40011000
 8009194:	40011400 	.word	0x40011400
 8009198:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800919c:	f7ff fa2c 	bl	80085f8 <HAL_RCC_GetPCLK1Freq>
 80091a0:	4602      	mov	r2, r0
 80091a2:	4613      	mov	r3, r2
 80091a4:	009b      	lsls	r3, r3, #2
 80091a6:	4413      	add	r3, r2
 80091a8:	009a      	lsls	r2, r3, #2
 80091aa:	441a      	add	r2, r3
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	685b      	ldr	r3, [r3, #4]
 80091b0:	009b      	lsls	r3, r3, #2
 80091b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80091b6:	4a31      	ldr	r2, [pc, #196]	; (800927c <UART_SetConfig+0x410>)
 80091b8:	fba2 2303 	umull	r2, r3, r2, r3
 80091bc:	095b      	lsrs	r3, r3, #5
 80091be:	011c      	lsls	r4, r3, #4
 80091c0:	f7ff fa1a 	bl	80085f8 <HAL_RCC_GetPCLK1Freq>
 80091c4:	4602      	mov	r2, r0
 80091c6:	4613      	mov	r3, r2
 80091c8:	009b      	lsls	r3, r3, #2
 80091ca:	4413      	add	r3, r2
 80091cc:	009a      	lsls	r2, r3, #2
 80091ce:	441a      	add	r2, r3
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	685b      	ldr	r3, [r3, #4]
 80091d4:	009b      	lsls	r3, r3, #2
 80091d6:	fbb2 f5f3 	udiv	r5, r2, r3
 80091da:	f7ff fa0d 	bl	80085f8 <HAL_RCC_GetPCLK1Freq>
 80091de:	4602      	mov	r2, r0
 80091e0:	4613      	mov	r3, r2
 80091e2:	009b      	lsls	r3, r3, #2
 80091e4:	4413      	add	r3, r2
 80091e6:	009a      	lsls	r2, r3, #2
 80091e8:	441a      	add	r2, r3
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	685b      	ldr	r3, [r3, #4]
 80091ee:	009b      	lsls	r3, r3, #2
 80091f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80091f4:	4a21      	ldr	r2, [pc, #132]	; (800927c <UART_SetConfig+0x410>)
 80091f6:	fba2 2303 	umull	r2, r3, r2, r3
 80091fa:	095b      	lsrs	r3, r3, #5
 80091fc:	2264      	movs	r2, #100	; 0x64
 80091fe:	fb02 f303 	mul.w	r3, r2, r3
 8009202:	1aeb      	subs	r3, r5, r3
 8009204:	011b      	lsls	r3, r3, #4
 8009206:	3332      	adds	r3, #50	; 0x32
 8009208:	4a1c      	ldr	r2, [pc, #112]	; (800927c <UART_SetConfig+0x410>)
 800920a:	fba2 2303 	umull	r2, r3, r2, r3
 800920e:	095b      	lsrs	r3, r3, #5
 8009210:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009214:	441c      	add	r4, r3
 8009216:	f7ff f9ef 	bl	80085f8 <HAL_RCC_GetPCLK1Freq>
 800921a:	4602      	mov	r2, r0
 800921c:	4613      	mov	r3, r2
 800921e:	009b      	lsls	r3, r3, #2
 8009220:	4413      	add	r3, r2
 8009222:	009a      	lsls	r2, r3, #2
 8009224:	441a      	add	r2, r3
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	685b      	ldr	r3, [r3, #4]
 800922a:	009b      	lsls	r3, r3, #2
 800922c:	fbb2 f5f3 	udiv	r5, r2, r3
 8009230:	f7ff f9e2 	bl	80085f8 <HAL_RCC_GetPCLK1Freq>
 8009234:	4602      	mov	r2, r0
 8009236:	4613      	mov	r3, r2
 8009238:	009b      	lsls	r3, r3, #2
 800923a:	4413      	add	r3, r2
 800923c:	009a      	lsls	r2, r3, #2
 800923e:	441a      	add	r2, r3
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	685b      	ldr	r3, [r3, #4]
 8009244:	009b      	lsls	r3, r3, #2
 8009246:	fbb2 f3f3 	udiv	r3, r2, r3
 800924a:	4a0c      	ldr	r2, [pc, #48]	; (800927c <UART_SetConfig+0x410>)
 800924c:	fba2 2303 	umull	r2, r3, r2, r3
 8009250:	095b      	lsrs	r3, r3, #5
 8009252:	2264      	movs	r2, #100	; 0x64
 8009254:	fb02 f303 	mul.w	r3, r2, r3
 8009258:	1aeb      	subs	r3, r5, r3
 800925a:	011b      	lsls	r3, r3, #4
 800925c:	3332      	adds	r3, #50	; 0x32
 800925e:	4a07      	ldr	r2, [pc, #28]	; (800927c <UART_SetConfig+0x410>)
 8009260:	fba2 2303 	umull	r2, r3, r2, r3
 8009264:	095b      	lsrs	r3, r3, #5
 8009266:	f003 020f 	and.w	r2, r3, #15
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	4422      	add	r2, r4
 8009270:	609a      	str	r2, [r3, #8]
}
 8009272:	e7ff      	b.n	8009274 <UART_SetConfig+0x408>
 8009274:	bf00      	nop
 8009276:	3710      	adds	r7, #16
 8009278:	46bd      	mov	sp, r7
 800927a:	bdb0      	pop	{r4, r5, r7, pc}
 800927c:	51eb851f 	.word	0x51eb851f

08009280 <__errno>:
 8009280:	4b01      	ldr	r3, [pc, #4]	; (8009288 <__errno+0x8>)
 8009282:	6818      	ldr	r0, [r3, #0]
 8009284:	4770      	bx	lr
 8009286:	bf00      	nop
 8009288:	2000003c 	.word	0x2000003c

0800928c <__libc_init_array>:
 800928c:	b570      	push	{r4, r5, r6, lr}
 800928e:	4e0d      	ldr	r6, [pc, #52]	; (80092c4 <__libc_init_array+0x38>)
 8009290:	4c0d      	ldr	r4, [pc, #52]	; (80092c8 <__libc_init_array+0x3c>)
 8009292:	1ba4      	subs	r4, r4, r6
 8009294:	10a4      	asrs	r4, r4, #2
 8009296:	2500      	movs	r5, #0
 8009298:	42a5      	cmp	r5, r4
 800929a:	d109      	bne.n	80092b0 <__libc_init_array+0x24>
 800929c:	4e0b      	ldr	r6, [pc, #44]	; (80092cc <__libc_init_array+0x40>)
 800929e:	4c0c      	ldr	r4, [pc, #48]	; (80092d0 <__libc_init_array+0x44>)
 80092a0:	f001 f884 	bl	800a3ac <_init>
 80092a4:	1ba4      	subs	r4, r4, r6
 80092a6:	10a4      	asrs	r4, r4, #2
 80092a8:	2500      	movs	r5, #0
 80092aa:	42a5      	cmp	r5, r4
 80092ac:	d105      	bne.n	80092ba <__libc_init_array+0x2e>
 80092ae:	bd70      	pop	{r4, r5, r6, pc}
 80092b0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80092b4:	4798      	blx	r3
 80092b6:	3501      	adds	r5, #1
 80092b8:	e7ee      	b.n	8009298 <__libc_init_array+0xc>
 80092ba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80092be:	4798      	blx	r3
 80092c0:	3501      	adds	r5, #1
 80092c2:	e7f2      	b.n	80092aa <__libc_init_array+0x1e>
 80092c4:	0800b988 	.word	0x0800b988
 80092c8:	0800b988 	.word	0x0800b988
 80092cc:	0800b988 	.word	0x0800b988
 80092d0:	0800b98c 	.word	0x0800b98c

080092d4 <memcpy>:
 80092d4:	b510      	push	{r4, lr}
 80092d6:	1e43      	subs	r3, r0, #1
 80092d8:	440a      	add	r2, r1
 80092da:	4291      	cmp	r1, r2
 80092dc:	d100      	bne.n	80092e0 <memcpy+0xc>
 80092de:	bd10      	pop	{r4, pc}
 80092e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80092e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80092e8:	e7f7      	b.n	80092da <memcpy+0x6>

080092ea <memset>:
 80092ea:	4402      	add	r2, r0
 80092ec:	4603      	mov	r3, r0
 80092ee:	4293      	cmp	r3, r2
 80092f0:	d100      	bne.n	80092f4 <memset+0xa>
 80092f2:	4770      	bx	lr
 80092f4:	f803 1b01 	strb.w	r1, [r3], #1
 80092f8:	e7f9      	b.n	80092ee <memset+0x4>
	...

080092fc <pow>:
 80092fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009300:	ed2d 8b04 	vpush	{d8-d9}
 8009304:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 80095d8 <pow+0x2dc>
 8009308:	b08d      	sub	sp, #52	; 0x34
 800930a:	ec57 6b10 	vmov	r6, r7, d0
 800930e:	ec55 4b11 	vmov	r4, r5, d1
 8009312:	f000 f965 	bl	80095e0 <__ieee754_pow>
 8009316:	f999 3000 	ldrsb.w	r3, [r9]
 800931a:	9300      	str	r3, [sp, #0]
 800931c:	3301      	adds	r3, #1
 800931e:	eeb0 8a40 	vmov.f32	s16, s0
 8009322:	eef0 8a60 	vmov.f32	s17, s1
 8009326:	46c8      	mov	r8, r9
 8009328:	d05f      	beq.n	80093ea <pow+0xee>
 800932a:	4622      	mov	r2, r4
 800932c:	462b      	mov	r3, r5
 800932e:	4620      	mov	r0, r4
 8009330:	4629      	mov	r1, r5
 8009332:	f7f7 fb9f 	bl	8000a74 <__aeabi_dcmpun>
 8009336:	4683      	mov	fp, r0
 8009338:	2800      	cmp	r0, #0
 800933a:	d156      	bne.n	80093ea <pow+0xee>
 800933c:	4632      	mov	r2, r6
 800933e:	463b      	mov	r3, r7
 8009340:	4630      	mov	r0, r6
 8009342:	4639      	mov	r1, r7
 8009344:	f7f7 fb96 	bl	8000a74 <__aeabi_dcmpun>
 8009348:	9001      	str	r0, [sp, #4]
 800934a:	b1e8      	cbz	r0, 8009388 <pow+0x8c>
 800934c:	2200      	movs	r2, #0
 800934e:	2300      	movs	r3, #0
 8009350:	4620      	mov	r0, r4
 8009352:	4629      	mov	r1, r5
 8009354:	f7f7 fb5c 	bl	8000a10 <__aeabi_dcmpeq>
 8009358:	2800      	cmp	r0, #0
 800935a:	d046      	beq.n	80093ea <pow+0xee>
 800935c:	2301      	movs	r3, #1
 800935e:	9302      	str	r3, [sp, #8]
 8009360:	4b96      	ldr	r3, [pc, #600]	; (80095bc <pow+0x2c0>)
 8009362:	9303      	str	r3, [sp, #12]
 8009364:	4b96      	ldr	r3, [pc, #600]	; (80095c0 <pow+0x2c4>)
 8009366:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800936a:	2200      	movs	r2, #0
 800936c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009370:	9b00      	ldr	r3, [sp, #0]
 8009372:	2b02      	cmp	r3, #2
 8009374:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009378:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800937c:	d033      	beq.n	80093e6 <pow+0xea>
 800937e:	a802      	add	r0, sp, #8
 8009380:	f000 fefd 	bl	800a17e <matherr>
 8009384:	bb48      	cbnz	r0, 80093da <pow+0xde>
 8009386:	e05d      	b.n	8009444 <pow+0x148>
 8009388:	f04f 0a00 	mov.w	sl, #0
 800938c:	f04f 0b00 	mov.w	fp, #0
 8009390:	4652      	mov	r2, sl
 8009392:	465b      	mov	r3, fp
 8009394:	4630      	mov	r0, r6
 8009396:	4639      	mov	r1, r7
 8009398:	f7f7 fb3a 	bl	8000a10 <__aeabi_dcmpeq>
 800939c:	ec4b ab19 	vmov	d9, sl, fp
 80093a0:	2800      	cmp	r0, #0
 80093a2:	d054      	beq.n	800944e <pow+0x152>
 80093a4:	4652      	mov	r2, sl
 80093a6:	465b      	mov	r3, fp
 80093a8:	4620      	mov	r0, r4
 80093aa:	4629      	mov	r1, r5
 80093ac:	f7f7 fb30 	bl	8000a10 <__aeabi_dcmpeq>
 80093b0:	4680      	mov	r8, r0
 80093b2:	b318      	cbz	r0, 80093fc <pow+0x100>
 80093b4:	2301      	movs	r3, #1
 80093b6:	9302      	str	r3, [sp, #8]
 80093b8:	4b80      	ldr	r3, [pc, #512]	; (80095bc <pow+0x2c0>)
 80093ba:	9303      	str	r3, [sp, #12]
 80093bc:	9b01      	ldr	r3, [sp, #4]
 80093be:	930a      	str	r3, [sp, #40]	; 0x28
 80093c0:	9b00      	ldr	r3, [sp, #0]
 80093c2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80093c6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80093ca:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d0d5      	beq.n	800937e <pow+0x82>
 80093d2:	4b7b      	ldr	r3, [pc, #492]	; (80095c0 <pow+0x2c4>)
 80093d4:	2200      	movs	r2, #0
 80093d6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80093da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093dc:	b11b      	cbz	r3, 80093e6 <pow+0xea>
 80093de:	f7ff ff4f 	bl	8009280 <__errno>
 80093e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093e4:	6003      	str	r3, [r0, #0]
 80093e6:	ed9d 8b08 	vldr	d8, [sp, #32]
 80093ea:	eeb0 0a48 	vmov.f32	s0, s16
 80093ee:	eef0 0a68 	vmov.f32	s1, s17
 80093f2:	b00d      	add	sp, #52	; 0x34
 80093f4:	ecbd 8b04 	vpop	{d8-d9}
 80093f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093fc:	ec45 4b10 	vmov	d0, r4, r5
 8009400:	f000 feb5 	bl	800a16e <finite>
 8009404:	2800      	cmp	r0, #0
 8009406:	d0f0      	beq.n	80093ea <pow+0xee>
 8009408:	4652      	mov	r2, sl
 800940a:	465b      	mov	r3, fp
 800940c:	4620      	mov	r0, r4
 800940e:	4629      	mov	r1, r5
 8009410:	f7f7 fb08 	bl	8000a24 <__aeabi_dcmplt>
 8009414:	2800      	cmp	r0, #0
 8009416:	d0e8      	beq.n	80093ea <pow+0xee>
 8009418:	2301      	movs	r3, #1
 800941a:	9302      	str	r3, [sp, #8]
 800941c:	4b67      	ldr	r3, [pc, #412]	; (80095bc <pow+0x2c0>)
 800941e:	9303      	str	r3, [sp, #12]
 8009420:	f999 3000 	ldrsb.w	r3, [r9]
 8009424:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8009428:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800942c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009430:	b913      	cbnz	r3, 8009438 <pow+0x13c>
 8009432:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8009436:	e7a2      	b.n	800937e <pow+0x82>
 8009438:	4962      	ldr	r1, [pc, #392]	; (80095c4 <pow+0x2c8>)
 800943a:	2000      	movs	r0, #0
 800943c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009440:	2b02      	cmp	r3, #2
 8009442:	d19c      	bne.n	800937e <pow+0x82>
 8009444:	f7ff ff1c 	bl	8009280 <__errno>
 8009448:	2321      	movs	r3, #33	; 0x21
 800944a:	6003      	str	r3, [r0, #0]
 800944c:	e7c5      	b.n	80093da <pow+0xde>
 800944e:	eeb0 0a48 	vmov.f32	s0, s16
 8009452:	eef0 0a68 	vmov.f32	s1, s17
 8009456:	f000 fe8a 	bl	800a16e <finite>
 800945a:	9000      	str	r0, [sp, #0]
 800945c:	2800      	cmp	r0, #0
 800945e:	f040 8081 	bne.w	8009564 <pow+0x268>
 8009462:	ec47 6b10 	vmov	d0, r6, r7
 8009466:	f000 fe82 	bl	800a16e <finite>
 800946a:	2800      	cmp	r0, #0
 800946c:	d07a      	beq.n	8009564 <pow+0x268>
 800946e:	ec45 4b10 	vmov	d0, r4, r5
 8009472:	f000 fe7c 	bl	800a16e <finite>
 8009476:	2800      	cmp	r0, #0
 8009478:	d074      	beq.n	8009564 <pow+0x268>
 800947a:	ec53 2b18 	vmov	r2, r3, d8
 800947e:	ee18 0a10 	vmov	r0, s16
 8009482:	4619      	mov	r1, r3
 8009484:	f7f7 faf6 	bl	8000a74 <__aeabi_dcmpun>
 8009488:	f999 9000 	ldrsb.w	r9, [r9]
 800948c:	4b4b      	ldr	r3, [pc, #300]	; (80095bc <pow+0x2c0>)
 800948e:	b1b0      	cbz	r0, 80094be <pow+0x1c2>
 8009490:	2201      	movs	r2, #1
 8009492:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009496:	9b00      	ldr	r3, [sp, #0]
 8009498:	930a      	str	r3, [sp, #40]	; 0x28
 800949a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800949e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80094a2:	f1b9 0f00 	cmp.w	r9, #0
 80094a6:	d0c4      	beq.n	8009432 <pow+0x136>
 80094a8:	4652      	mov	r2, sl
 80094aa:	465b      	mov	r3, fp
 80094ac:	4650      	mov	r0, sl
 80094ae:	4659      	mov	r1, fp
 80094b0:	f7f7 f970 	bl	8000794 <__aeabi_ddiv>
 80094b4:	f1b9 0f02 	cmp.w	r9, #2
 80094b8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80094bc:	e7c1      	b.n	8009442 <pow+0x146>
 80094be:	2203      	movs	r2, #3
 80094c0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80094c4:	900a      	str	r0, [sp, #40]	; 0x28
 80094c6:	4629      	mov	r1, r5
 80094c8:	4620      	mov	r0, r4
 80094ca:	2200      	movs	r2, #0
 80094cc:	4b3e      	ldr	r3, [pc, #248]	; (80095c8 <pow+0x2cc>)
 80094ce:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80094d2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80094d6:	f7f7 f833 	bl	8000540 <__aeabi_dmul>
 80094da:	4604      	mov	r4, r0
 80094dc:	460d      	mov	r5, r1
 80094de:	f1b9 0f00 	cmp.w	r9, #0
 80094e2:	d124      	bne.n	800952e <pow+0x232>
 80094e4:	4b39      	ldr	r3, [pc, #228]	; (80095cc <pow+0x2d0>)
 80094e6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80094ea:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80094ee:	4630      	mov	r0, r6
 80094f0:	4652      	mov	r2, sl
 80094f2:	465b      	mov	r3, fp
 80094f4:	4639      	mov	r1, r7
 80094f6:	f7f7 fa95 	bl	8000a24 <__aeabi_dcmplt>
 80094fa:	2800      	cmp	r0, #0
 80094fc:	d056      	beq.n	80095ac <pow+0x2b0>
 80094fe:	ec45 4b10 	vmov	d0, r4, r5
 8009502:	f000 fe49 	bl	800a198 <rint>
 8009506:	4622      	mov	r2, r4
 8009508:	462b      	mov	r3, r5
 800950a:	ec51 0b10 	vmov	r0, r1, d0
 800950e:	f7f7 fa7f 	bl	8000a10 <__aeabi_dcmpeq>
 8009512:	b920      	cbnz	r0, 800951e <pow+0x222>
 8009514:	4b2e      	ldr	r3, [pc, #184]	; (80095d0 <pow+0x2d4>)
 8009516:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800951a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800951e:	f998 3000 	ldrsb.w	r3, [r8]
 8009522:	2b02      	cmp	r3, #2
 8009524:	d142      	bne.n	80095ac <pow+0x2b0>
 8009526:	f7ff feab 	bl	8009280 <__errno>
 800952a:	2322      	movs	r3, #34	; 0x22
 800952c:	e78d      	b.n	800944a <pow+0x14e>
 800952e:	4b29      	ldr	r3, [pc, #164]	; (80095d4 <pow+0x2d8>)
 8009530:	2200      	movs	r2, #0
 8009532:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009536:	4630      	mov	r0, r6
 8009538:	4652      	mov	r2, sl
 800953a:	465b      	mov	r3, fp
 800953c:	4639      	mov	r1, r7
 800953e:	f7f7 fa71 	bl	8000a24 <__aeabi_dcmplt>
 8009542:	2800      	cmp	r0, #0
 8009544:	d0eb      	beq.n	800951e <pow+0x222>
 8009546:	ec45 4b10 	vmov	d0, r4, r5
 800954a:	f000 fe25 	bl	800a198 <rint>
 800954e:	4622      	mov	r2, r4
 8009550:	462b      	mov	r3, r5
 8009552:	ec51 0b10 	vmov	r0, r1, d0
 8009556:	f7f7 fa5b 	bl	8000a10 <__aeabi_dcmpeq>
 800955a:	2800      	cmp	r0, #0
 800955c:	d1df      	bne.n	800951e <pow+0x222>
 800955e:	2200      	movs	r2, #0
 8009560:	4b18      	ldr	r3, [pc, #96]	; (80095c4 <pow+0x2c8>)
 8009562:	e7da      	b.n	800951a <pow+0x21e>
 8009564:	2200      	movs	r2, #0
 8009566:	2300      	movs	r3, #0
 8009568:	ec51 0b18 	vmov	r0, r1, d8
 800956c:	f7f7 fa50 	bl	8000a10 <__aeabi_dcmpeq>
 8009570:	2800      	cmp	r0, #0
 8009572:	f43f af3a 	beq.w	80093ea <pow+0xee>
 8009576:	ec47 6b10 	vmov	d0, r6, r7
 800957a:	f000 fdf8 	bl	800a16e <finite>
 800957e:	2800      	cmp	r0, #0
 8009580:	f43f af33 	beq.w	80093ea <pow+0xee>
 8009584:	ec45 4b10 	vmov	d0, r4, r5
 8009588:	f000 fdf1 	bl	800a16e <finite>
 800958c:	2800      	cmp	r0, #0
 800958e:	f43f af2c 	beq.w	80093ea <pow+0xee>
 8009592:	2304      	movs	r3, #4
 8009594:	9302      	str	r3, [sp, #8]
 8009596:	4b09      	ldr	r3, [pc, #36]	; (80095bc <pow+0x2c0>)
 8009598:	9303      	str	r3, [sp, #12]
 800959a:	2300      	movs	r3, #0
 800959c:	930a      	str	r3, [sp, #40]	; 0x28
 800959e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80095a2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80095a6:	ed8d 9b08 	vstr	d9, [sp, #32]
 80095aa:	e7b8      	b.n	800951e <pow+0x222>
 80095ac:	a802      	add	r0, sp, #8
 80095ae:	f000 fde6 	bl	800a17e <matherr>
 80095b2:	2800      	cmp	r0, #0
 80095b4:	f47f af11 	bne.w	80093da <pow+0xde>
 80095b8:	e7b5      	b.n	8009526 <pow+0x22a>
 80095ba:	bf00      	nop
 80095bc:	0800b938 	.word	0x0800b938
 80095c0:	3ff00000 	.word	0x3ff00000
 80095c4:	fff00000 	.word	0xfff00000
 80095c8:	3fe00000 	.word	0x3fe00000
 80095cc:	47efffff 	.word	0x47efffff
 80095d0:	c7efffff 	.word	0xc7efffff
 80095d4:	7ff00000 	.word	0x7ff00000
 80095d8:	200000a0 	.word	0x200000a0
 80095dc:	00000000 	.word	0x00000000

080095e0 <__ieee754_pow>:
 80095e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095e4:	b091      	sub	sp, #68	; 0x44
 80095e6:	ed8d 1b00 	vstr	d1, [sp]
 80095ea:	e9dd 2900 	ldrd	r2, r9, [sp]
 80095ee:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80095f2:	ea58 0302 	orrs.w	r3, r8, r2
 80095f6:	ec57 6b10 	vmov	r6, r7, d0
 80095fa:	f000 84be 	beq.w	8009f7a <__ieee754_pow+0x99a>
 80095fe:	4b7a      	ldr	r3, [pc, #488]	; (80097e8 <__ieee754_pow+0x208>)
 8009600:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8009604:	429c      	cmp	r4, r3
 8009606:	463d      	mov	r5, r7
 8009608:	ee10 aa10 	vmov	sl, s0
 800960c:	dc09      	bgt.n	8009622 <__ieee754_pow+0x42>
 800960e:	d103      	bne.n	8009618 <__ieee754_pow+0x38>
 8009610:	b93e      	cbnz	r6, 8009622 <__ieee754_pow+0x42>
 8009612:	45a0      	cmp	r8, r4
 8009614:	dc0d      	bgt.n	8009632 <__ieee754_pow+0x52>
 8009616:	e001      	b.n	800961c <__ieee754_pow+0x3c>
 8009618:	4598      	cmp	r8, r3
 800961a:	dc02      	bgt.n	8009622 <__ieee754_pow+0x42>
 800961c:	4598      	cmp	r8, r3
 800961e:	d10e      	bne.n	800963e <__ieee754_pow+0x5e>
 8009620:	b16a      	cbz	r2, 800963e <__ieee754_pow+0x5e>
 8009622:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8009626:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800962a:	ea54 030a 	orrs.w	r3, r4, sl
 800962e:	f000 84a4 	beq.w	8009f7a <__ieee754_pow+0x99a>
 8009632:	486e      	ldr	r0, [pc, #440]	; (80097ec <__ieee754_pow+0x20c>)
 8009634:	b011      	add	sp, #68	; 0x44
 8009636:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800963a:	f000 bda5 	b.w	800a188 <nan>
 800963e:	2d00      	cmp	r5, #0
 8009640:	da53      	bge.n	80096ea <__ieee754_pow+0x10a>
 8009642:	4b6b      	ldr	r3, [pc, #428]	; (80097f0 <__ieee754_pow+0x210>)
 8009644:	4598      	cmp	r8, r3
 8009646:	dc4d      	bgt.n	80096e4 <__ieee754_pow+0x104>
 8009648:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800964c:	4598      	cmp	r8, r3
 800964e:	dd4c      	ble.n	80096ea <__ieee754_pow+0x10a>
 8009650:	ea4f 5328 	mov.w	r3, r8, asr #20
 8009654:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009658:	2b14      	cmp	r3, #20
 800965a:	dd26      	ble.n	80096aa <__ieee754_pow+0xca>
 800965c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8009660:	fa22 f103 	lsr.w	r1, r2, r3
 8009664:	fa01 f303 	lsl.w	r3, r1, r3
 8009668:	4293      	cmp	r3, r2
 800966a:	d13e      	bne.n	80096ea <__ieee754_pow+0x10a>
 800966c:	f001 0101 	and.w	r1, r1, #1
 8009670:	f1c1 0b02 	rsb	fp, r1, #2
 8009674:	2a00      	cmp	r2, #0
 8009676:	d15b      	bne.n	8009730 <__ieee754_pow+0x150>
 8009678:	4b5b      	ldr	r3, [pc, #364]	; (80097e8 <__ieee754_pow+0x208>)
 800967a:	4598      	cmp	r8, r3
 800967c:	d124      	bne.n	80096c8 <__ieee754_pow+0xe8>
 800967e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8009682:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8009686:	ea53 030a 	orrs.w	r3, r3, sl
 800968a:	f000 8476 	beq.w	8009f7a <__ieee754_pow+0x99a>
 800968e:	4b59      	ldr	r3, [pc, #356]	; (80097f4 <__ieee754_pow+0x214>)
 8009690:	429c      	cmp	r4, r3
 8009692:	dd2d      	ble.n	80096f0 <__ieee754_pow+0x110>
 8009694:	f1b9 0f00 	cmp.w	r9, #0
 8009698:	f280 8473 	bge.w	8009f82 <__ieee754_pow+0x9a2>
 800969c:	2000      	movs	r0, #0
 800969e:	2100      	movs	r1, #0
 80096a0:	ec41 0b10 	vmov	d0, r0, r1
 80096a4:	b011      	add	sp, #68	; 0x44
 80096a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096aa:	2a00      	cmp	r2, #0
 80096ac:	d13e      	bne.n	800972c <__ieee754_pow+0x14c>
 80096ae:	f1c3 0314 	rsb	r3, r3, #20
 80096b2:	fa48 f103 	asr.w	r1, r8, r3
 80096b6:	fa01 f303 	lsl.w	r3, r1, r3
 80096ba:	4543      	cmp	r3, r8
 80096bc:	f040 8469 	bne.w	8009f92 <__ieee754_pow+0x9b2>
 80096c0:	f001 0101 	and.w	r1, r1, #1
 80096c4:	f1c1 0b02 	rsb	fp, r1, #2
 80096c8:	4b4b      	ldr	r3, [pc, #300]	; (80097f8 <__ieee754_pow+0x218>)
 80096ca:	4598      	cmp	r8, r3
 80096cc:	d118      	bne.n	8009700 <__ieee754_pow+0x120>
 80096ce:	f1b9 0f00 	cmp.w	r9, #0
 80096d2:	f280 845a 	bge.w	8009f8a <__ieee754_pow+0x9aa>
 80096d6:	4948      	ldr	r1, [pc, #288]	; (80097f8 <__ieee754_pow+0x218>)
 80096d8:	4632      	mov	r2, r6
 80096da:	463b      	mov	r3, r7
 80096dc:	2000      	movs	r0, #0
 80096de:	f7f7 f859 	bl	8000794 <__aeabi_ddiv>
 80096e2:	e7dd      	b.n	80096a0 <__ieee754_pow+0xc0>
 80096e4:	f04f 0b02 	mov.w	fp, #2
 80096e8:	e7c4      	b.n	8009674 <__ieee754_pow+0x94>
 80096ea:	f04f 0b00 	mov.w	fp, #0
 80096ee:	e7c1      	b.n	8009674 <__ieee754_pow+0x94>
 80096f0:	f1b9 0f00 	cmp.w	r9, #0
 80096f4:	dad2      	bge.n	800969c <__ieee754_pow+0xbc>
 80096f6:	e9dd 0300 	ldrd	r0, r3, [sp]
 80096fa:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80096fe:	e7cf      	b.n	80096a0 <__ieee754_pow+0xc0>
 8009700:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8009704:	d106      	bne.n	8009714 <__ieee754_pow+0x134>
 8009706:	4632      	mov	r2, r6
 8009708:	463b      	mov	r3, r7
 800970a:	4610      	mov	r0, r2
 800970c:	4619      	mov	r1, r3
 800970e:	f7f6 ff17 	bl	8000540 <__aeabi_dmul>
 8009712:	e7c5      	b.n	80096a0 <__ieee754_pow+0xc0>
 8009714:	4b39      	ldr	r3, [pc, #228]	; (80097fc <__ieee754_pow+0x21c>)
 8009716:	4599      	cmp	r9, r3
 8009718:	d10a      	bne.n	8009730 <__ieee754_pow+0x150>
 800971a:	2d00      	cmp	r5, #0
 800971c:	db08      	blt.n	8009730 <__ieee754_pow+0x150>
 800971e:	ec47 6b10 	vmov	d0, r6, r7
 8009722:	b011      	add	sp, #68	; 0x44
 8009724:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009728:	f000 bc68 	b.w	8009ffc <__ieee754_sqrt>
 800972c:	f04f 0b00 	mov.w	fp, #0
 8009730:	ec47 6b10 	vmov	d0, r6, r7
 8009734:	f000 fd12 	bl	800a15c <fabs>
 8009738:	ec51 0b10 	vmov	r0, r1, d0
 800973c:	f1ba 0f00 	cmp.w	sl, #0
 8009740:	d127      	bne.n	8009792 <__ieee754_pow+0x1b2>
 8009742:	b124      	cbz	r4, 800974e <__ieee754_pow+0x16e>
 8009744:	4b2c      	ldr	r3, [pc, #176]	; (80097f8 <__ieee754_pow+0x218>)
 8009746:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800974a:	429a      	cmp	r2, r3
 800974c:	d121      	bne.n	8009792 <__ieee754_pow+0x1b2>
 800974e:	f1b9 0f00 	cmp.w	r9, #0
 8009752:	da05      	bge.n	8009760 <__ieee754_pow+0x180>
 8009754:	4602      	mov	r2, r0
 8009756:	460b      	mov	r3, r1
 8009758:	2000      	movs	r0, #0
 800975a:	4927      	ldr	r1, [pc, #156]	; (80097f8 <__ieee754_pow+0x218>)
 800975c:	f7f7 f81a 	bl	8000794 <__aeabi_ddiv>
 8009760:	2d00      	cmp	r5, #0
 8009762:	da9d      	bge.n	80096a0 <__ieee754_pow+0xc0>
 8009764:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8009768:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800976c:	ea54 030b 	orrs.w	r3, r4, fp
 8009770:	d108      	bne.n	8009784 <__ieee754_pow+0x1a4>
 8009772:	4602      	mov	r2, r0
 8009774:	460b      	mov	r3, r1
 8009776:	4610      	mov	r0, r2
 8009778:	4619      	mov	r1, r3
 800977a:	f7f6 fd29 	bl	80001d0 <__aeabi_dsub>
 800977e:	4602      	mov	r2, r0
 8009780:	460b      	mov	r3, r1
 8009782:	e7ac      	b.n	80096de <__ieee754_pow+0xfe>
 8009784:	f1bb 0f01 	cmp.w	fp, #1
 8009788:	d18a      	bne.n	80096a0 <__ieee754_pow+0xc0>
 800978a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800978e:	4619      	mov	r1, r3
 8009790:	e786      	b.n	80096a0 <__ieee754_pow+0xc0>
 8009792:	0fed      	lsrs	r5, r5, #31
 8009794:	1e6b      	subs	r3, r5, #1
 8009796:	930d      	str	r3, [sp, #52]	; 0x34
 8009798:	ea5b 0303 	orrs.w	r3, fp, r3
 800979c:	d102      	bne.n	80097a4 <__ieee754_pow+0x1c4>
 800979e:	4632      	mov	r2, r6
 80097a0:	463b      	mov	r3, r7
 80097a2:	e7e8      	b.n	8009776 <__ieee754_pow+0x196>
 80097a4:	4b16      	ldr	r3, [pc, #88]	; (8009800 <__ieee754_pow+0x220>)
 80097a6:	4598      	cmp	r8, r3
 80097a8:	f340 80fe 	ble.w	80099a8 <__ieee754_pow+0x3c8>
 80097ac:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80097b0:	4598      	cmp	r8, r3
 80097b2:	dd0a      	ble.n	80097ca <__ieee754_pow+0x1ea>
 80097b4:	4b0f      	ldr	r3, [pc, #60]	; (80097f4 <__ieee754_pow+0x214>)
 80097b6:	429c      	cmp	r4, r3
 80097b8:	dc0d      	bgt.n	80097d6 <__ieee754_pow+0x1f6>
 80097ba:	f1b9 0f00 	cmp.w	r9, #0
 80097be:	f6bf af6d 	bge.w	800969c <__ieee754_pow+0xbc>
 80097c2:	a307      	add	r3, pc, #28	; (adr r3, 80097e0 <__ieee754_pow+0x200>)
 80097c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097c8:	e79f      	b.n	800970a <__ieee754_pow+0x12a>
 80097ca:	4b0e      	ldr	r3, [pc, #56]	; (8009804 <__ieee754_pow+0x224>)
 80097cc:	429c      	cmp	r4, r3
 80097ce:	ddf4      	ble.n	80097ba <__ieee754_pow+0x1da>
 80097d0:	4b09      	ldr	r3, [pc, #36]	; (80097f8 <__ieee754_pow+0x218>)
 80097d2:	429c      	cmp	r4, r3
 80097d4:	dd18      	ble.n	8009808 <__ieee754_pow+0x228>
 80097d6:	f1b9 0f00 	cmp.w	r9, #0
 80097da:	dcf2      	bgt.n	80097c2 <__ieee754_pow+0x1e2>
 80097dc:	e75e      	b.n	800969c <__ieee754_pow+0xbc>
 80097de:	bf00      	nop
 80097e0:	8800759c 	.word	0x8800759c
 80097e4:	7e37e43c 	.word	0x7e37e43c
 80097e8:	7ff00000 	.word	0x7ff00000
 80097ec:	0800b93b 	.word	0x0800b93b
 80097f0:	433fffff 	.word	0x433fffff
 80097f4:	3fefffff 	.word	0x3fefffff
 80097f8:	3ff00000 	.word	0x3ff00000
 80097fc:	3fe00000 	.word	0x3fe00000
 8009800:	41e00000 	.word	0x41e00000
 8009804:	3feffffe 	.word	0x3feffffe
 8009808:	2200      	movs	r2, #0
 800980a:	4b63      	ldr	r3, [pc, #396]	; (8009998 <__ieee754_pow+0x3b8>)
 800980c:	f7f6 fce0 	bl	80001d0 <__aeabi_dsub>
 8009810:	a355      	add	r3, pc, #340	; (adr r3, 8009968 <__ieee754_pow+0x388>)
 8009812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009816:	4604      	mov	r4, r0
 8009818:	460d      	mov	r5, r1
 800981a:	f7f6 fe91 	bl	8000540 <__aeabi_dmul>
 800981e:	a354      	add	r3, pc, #336	; (adr r3, 8009970 <__ieee754_pow+0x390>)
 8009820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009824:	4606      	mov	r6, r0
 8009826:	460f      	mov	r7, r1
 8009828:	4620      	mov	r0, r4
 800982a:	4629      	mov	r1, r5
 800982c:	f7f6 fe88 	bl	8000540 <__aeabi_dmul>
 8009830:	2200      	movs	r2, #0
 8009832:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009836:	4b59      	ldr	r3, [pc, #356]	; (800999c <__ieee754_pow+0x3bc>)
 8009838:	4620      	mov	r0, r4
 800983a:	4629      	mov	r1, r5
 800983c:	f7f6 fe80 	bl	8000540 <__aeabi_dmul>
 8009840:	4602      	mov	r2, r0
 8009842:	460b      	mov	r3, r1
 8009844:	a14c      	add	r1, pc, #304	; (adr r1, 8009978 <__ieee754_pow+0x398>)
 8009846:	e9d1 0100 	ldrd	r0, r1, [r1]
 800984a:	f7f6 fcc1 	bl	80001d0 <__aeabi_dsub>
 800984e:	4622      	mov	r2, r4
 8009850:	462b      	mov	r3, r5
 8009852:	f7f6 fe75 	bl	8000540 <__aeabi_dmul>
 8009856:	4602      	mov	r2, r0
 8009858:	460b      	mov	r3, r1
 800985a:	2000      	movs	r0, #0
 800985c:	4950      	ldr	r1, [pc, #320]	; (80099a0 <__ieee754_pow+0x3c0>)
 800985e:	f7f6 fcb7 	bl	80001d0 <__aeabi_dsub>
 8009862:	4622      	mov	r2, r4
 8009864:	462b      	mov	r3, r5
 8009866:	4680      	mov	r8, r0
 8009868:	4689      	mov	r9, r1
 800986a:	4620      	mov	r0, r4
 800986c:	4629      	mov	r1, r5
 800986e:	f7f6 fe67 	bl	8000540 <__aeabi_dmul>
 8009872:	4602      	mov	r2, r0
 8009874:	460b      	mov	r3, r1
 8009876:	4640      	mov	r0, r8
 8009878:	4649      	mov	r1, r9
 800987a:	f7f6 fe61 	bl	8000540 <__aeabi_dmul>
 800987e:	a340      	add	r3, pc, #256	; (adr r3, 8009980 <__ieee754_pow+0x3a0>)
 8009880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009884:	f7f6 fe5c 	bl	8000540 <__aeabi_dmul>
 8009888:	4602      	mov	r2, r0
 800988a:	460b      	mov	r3, r1
 800988c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009890:	f7f6 fc9e 	bl	80001d0 <__aeabi_dsub>
 8009894:	4602      	mov	r2, r0
 8009896:	460b      	mov	r3, r1
 8009898:	4604      	mov	r4, r0
 800989a:	460d      	mov	r5, r1
 800989c:	4630      	mov	r0, r6
 800989e:	4639      	mov	r1, r7
 80098a0:	f7f6 fc98 	bl	80001d4 <__adddf3>
 80098a4:	2000      	movs	r0, #0
 80098a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80098aa:	4632      	mov	r2, r6
 80098ac:	463b      	mov	r3, r7
 80098ae:	f7f6 fc8f 	bl	80001d0 <__aeabi_dsub>
 80098b2:	4602      	mov	r2, r0
 80098b4:	460b      	mov	r3, r1
 80098b6:	4620      	mov	r0, r4
 80098b8:	4629      	mov	r1, r5
 80098ba:	f7f6 fc89 	bl	80001d0 <__aeabi_dsub>
 80098be:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80098c0:	f10b 33ff 	add.w	r3, fp, #4294967295
 80098c4:	4313      	orrs	r3, r2
 80098c6:	4606      	mov	r6, r0
 80098c8:	460f      	mov	r7, r1
 80098ca:	f040 81eb 	bne.w	8009ca4 <__ieee754_pow+0x6c4>
 80098ce:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8009988 <__ieee754_pow+0x3a8>
 80098d2:	e9dd 4500 	ldrd	r4, r5, [sp]
 80098d6:	2400      	movs	r4, #0
 80098d8:	4622      	mov	r2, r4
 80098da:	462b      	mov	r3, r5
 80098dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80098e0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80098e4:	f7f6 fc74 	bl	80001d0 <__aeabi_dsub>
 80098e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80098ec:	f7f6 fe28 	bl	8000540 <__aeabi_dmul>
 80098f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80098f4:	4680      	mov	r8, r0
 80098f6:	4689      	mov	r9, r1
 80098f8:	4630      	mov	r0, r6
 80098fa:	4639      	mov	r1, r7
 80098fc:	f7f6 fe20 	bl	8000540 <__aeabi_dmul>
 8009900:	4602      	mov	r2, r0
 8009902:	460b      	mov	r3, r1
 8009904:	4640      	mov	r0, r8
 8009906:	4649      	mov	r1, r9
 8009908:	f7f6 fc64 	bl	80001d4 <__adddf3>
 800990c:	4622      	mov	r2, r4
 800990e:	462b      	mov	r3, r5
 8009910:	4680      	mov	r8, r0
 8009912:	4689      	mov	r9, r1
 8009914:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009918:	f7f6 fe12 	bl	8000540 <__aeabi_dmul>
 800991c:	460b      	mov	r3, r1
 800991e:	4604      	mov	r4, r0
 8009920:	460d      	mov	r5, r1
 8009922:	4602      	mov	r2, r0
 8009924:	4649      	mov	r1, r9
 8009926:	4640      	mov	r0, r8
 8009928:	e9cd 4500 	strd	r4, r5, [sp]
 800992c:	f7f6 fc52 	bl	80001d4 <__adddf3>
 8009930:	4b1c      	ldr	r3, [pc, #112]	; (80099a4 <__ieee754_pow+0x3c4>)
 8009932:	4299      	cmp	r1, r3
 8009934:	4606      	mov	r6, r0
 8009936:	460f      	mov	r7, r1
 8009938:	468b      	mov	fp, r1
 800993a:	f340 82f7 	ble.w	8009f2c <__ieee754_pow+0x94c>
 800993e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8009942:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8009946:	4303      	orrs	r3, r0
 8009948:	f000 81ea 	beq.w	8009d20 <__ieee754_pow+0x740>
 800994c:	a310      	add	r3, pc, #64	; (adr r3, 8009990 <__ieee754_pow+0x3b0>)
 800994e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009952:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009956:	f7f6 fdf3 	bl	8000540 <__aeabi_dmul>
 800995a:	a30d      	add	r3, pc, #52	; (adr r3, 8009990 <__ieee754_pow+0x3b0>)
 800995c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009960:	e6d5      	b.n	800970e <__ieee754_pow+0x12e>
 8009962:	bf00      	nop
 8009964:	f3af 8000 	nop.w
 8009968:	60000000 	.word	0x60000000
 800996c:	3ff71547 	.word	0x3ff71547
 8009970:	f85ddf44 	.word	0xf85ddf44
 8009974:	3e54ae0b 	.word	0x3e54ae0b
 8009978:	55555555 	.word	0x55555555
 800997c:	3fd55555 	.word	0x3fd55555
 8009980:	652b82fe 	.word	0x652b82fe
 8009984:	3ff71547 	.word	0x3ff71547
 8009988:	00000000 	.word	0x00000000
 800998c:	bff00000 	.word	0xbff00000
 8009990:	8800759c 	.word	0x8800759c
 8009994:	7e37e43c 	.word	0x7e37e43c
 8009998:	3ff00000 	.word	0x3ff00000
 800999c:	3fd00000 	.word	0x3fd00000
 80099a0:	3fe00000 	.word	0x3fe00000
 80099a4:	408fffff 	.word	0x408fffff
 80099a8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80099ac:	f04f 0200 	mov.w	r2, #0
 80099b0:	da05      	bge.n	80099be <__ieee754_pow+0x3de>
 80099b2:	4bd3      	ldr	r3, [pc, #844]	; (8009d00 <__ieee754_pow+0x720>)
 80099b4:	f7f6 fdc4 	bl	8000540 <__aeabi_dmul>
 80099b8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80099bc:	460c      	mov	r4, r1
 80099be:	1523      	asrs	r3, r4, #20
 80099c0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80099c4:	4413      	add	r3, r2
 80099c6:	9309      	str	r3, [sp, #36]	; 0x24
 80099c8:	4bce      	ldr	r3, [pc, #824]	; (8009d04 <__ieee754_pow+0x724>)
 80099ca:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80099ce:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80099d2:	429c      	cmp	r4, r3
 80099d4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80099d8:	dd08      	ble.n	80099ec <__ieee754_pow+0x40c>
 80099da:	4bcb      	ldr	r3, [pc, #812]	; (8009d08 <__ieee754_pow+0x728>)
 80099dc:	429c      	cmp	r4, r3
 80099de:	f340 815e 	ble.w	8009c9e <__ieee754_pow+0x6be>
 80099e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099e4:	3301      	adds	r3, #1
 80099e6:	9309      	str	r3, [sp, #36]	; 0x24
 80099e8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80099ec:	f04f 0a00 	mov.w	sl, #0
 80099f0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80099f4:	930c      	str	r3, [sp, #48]	; 0x30
 80099f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80099f8:	4bc4      	ldr	r3, [pc, #784]	; (8009d0c <__ieee754_pow+0x72c>)
 80099fa:	4413      	add	r3, r2
 80099fc:	ed93 7b00 	vldr	d7, [r3]
 8009a00:	4629      	mov	r1, r5
 8009a02:	ec53 2b17 	vmov	r2, r3, d7
 8009a06:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009a0a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009a0e:	f7f6 fbdf 	bl	80001d0 <__aeabi_dsub>
 8009a12:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009a16:	4606      	mov	r6, r0
 8009a18:	460f      	mov	r7, r1
 8009a1a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a1e:	f7f6 fbd9 	bl	80001d4 <__adddf3>
 8009a22:	4602      	mov	r2, r0
 8009a24:	460b      	mov	r3, r1
 8009a26:	2000      	movs	r0, #0
 8009a28:	49b9      	ldr	r1, [pc, #740]	; (8009d10 <__ieee754_pow+0x730>)
 8009a2a:	f7f6 feb3 	bl	8000794 <__aeabi_ddiv>
 8009a2e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8009a32:	4602      	mov	r2, r0
 8009a34:	460b      	mov	r3, r1
 8009a36:	4630      	mov	r0, r6
 8009a38:	4639      	mov	r1, r7
 8009a3a:	f7f6 fd81 	bl	8000540 <__aeabi_dmul>
 8009a3e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009a42:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8009a46:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	9302      	str	r3, [sp, #8]
 8009a4e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8009a52:	106d      	asrs	r5, r5, #1
 8009a54:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8009a58:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8009a5c:	2200      	movs	r2, #0
 8009a5e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8009a62:	4640      	mov	r0, r8
 8009a64:	4649      	mov	r1, r9
 8009a66:	4614      	mov	r4, r2
 8009a68:	461d      	mov	r5, r3
 8009a6a:	f7f6 fd69 	bl	8000540 <__aeabi_dmul>
 8009a6e:	4602      	mov	r2, r0
 8009a70:	460b      	mov	r3, r1
 8009a72:	4630      	mov	r0, r6
 8009a74:	4639      	mov	r1, r7
 8009a76:	f7f6 fbab 	bl	80001d0 <__aeabi_dsub>
 8009a7a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009a7e:	4606      	mov	r6, r0
 8009a80:	460f      	mov	r7, r1
 8009a82:	4620      	mov	r0, r4
 8009a84:	4629      	mov	r1, r5
 8009a86:	f7f6 fba3 	bl	80001d0 <__aeabi_dsub>
 8009a8a:	4602      	mov	r2, r0
 8009a8c:	460b      	mov	r3, r1
 8009a8e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009a92:	f7f6 fb9d 	bl	80001d0 <__aeabi_dsub>
 8009a96:	4642      	mov	r2, r8
 8009a98:	464b      	mov	r3, r9
 8009a9a:	f7f6 fd51 	bl	8000540 <__aeabi_dmul>
 8009a9e:	4602      	mov	r2, r0
 8009aa0:	460b      	mov	r3, r1
 8009aa2:	4630      	mov	r0, r6
 8009aa4:	4639      	mov	r1, r7
 8009aa6:	f7f6 fb93 	bl	80001d0 <__aeabi_dsub>
 8009aaa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8009aae:	f7f6 fd47 	bl	8000540 <__aeabi_dmul>
 8009ab2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009ab6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009aba:	4610      	mov	r0, r2
 8009abc:	4619      	mov	r1, r3
 8009abe:	f7f6 fd3f 	bl	8000540 <__aeabi_dmul>
 8009ac2:	a37b      	add	r3, pc, #492	; (adr r3, 8009cb0 <__ieee754_pow+0x6d0>)
 8009ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ac8:	4604      	mov	r4, r0
 8009aca:	460d      	mov	r5, r1
 8009acc:	f7f6 fd38 	bl	8000540 <__aeabi_dmul>
 8009ad0:	a379      	add	r3, pc, #484	; (adr r3, 8009cb8 <__ieee754_pow+0x6d8>)
 8009ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ad6:	f7f6 fb7d 	bl	80001d4 <__adddf3>
 8009ada:	4622      	mov	r2, r4
 8009adc:	462b      	mov	r3, r5
 8009ade:	f7f6 fd2f 	bl	8000540 <__aeabi_dmul>
 8009ae2:	a377      	add	r3, pc, #476	; (adr r3, 8009cc0 <__ieee754_pow+0x6e0>)
 8009ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ae8:	f7f6 fb74 	bl	80001d4 <__adddf3>
 8009aec:	4622      	mov	r2, r4
 8009aee:	462b      	mov	r3, r5
 8009af0:	f7f6 fd26 	bl	8000540 <__aeabi_dmul>
 8009af4:	a374      	add	r3, pc, #464	; (adr r3, 8009cc8 <__ieee754_pow+0x6e8>)
 8009af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009afa:	f7f6 fb6b 	bl	80001d4 <__adddf3>
 8009afe:	4622      	mov	r2, r4
 8009b00:	462b      	mov	r3, r5
 8009b02:	f7f6 fd1d 	bl	8000540 <__aeabi_dmul>
 8009b06:	a372      	add	r3, pc, #456	; (adr r3, 8009cd0 <__ieee754_pow+0x6f0>)
 8009b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b0c:	f7f6 fb62 	bl	80001d4 <__adddf3>
 8009b10:	4622      	mov	r2, r4
 8009b12:	462b      	mov	r3, r5
 8009b14:	f7f6 fd14 	bl	8000540 <__aeabi_dmul>
 8009b18:	a36f      	add	r3, pc, #444	; (adr r3, 8009cd8 <__ieee754_pow+0x6f8>)
 8009b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b1e:	f7f6 fb59 	bl	80001d4 <__adddf3>
 8009b22:	4622      	mov	r2, r4
 8009b24:	4606      	mov	r6, r0
 8009b26:	460f      	mov	r7, r1
 8009b28:	462b      	mov	r3, r5
 8009b2a:	4620      	mov	r0, r4
 8009b2c:	4629      	mov	r1, r5
 8009b2e:	f7f6 fd07 	bl	8000540 <__aeabi_dmul>
 8009b32:	4602      	mov	r2, r0
 8009b34:	460b      	mov	r3, r1
 8009b36:	4630      	mov	r0, r6
 8009b38:	4639      	mov	r1, r7
 8009b3a:	f7f6 fd01 	bl	8000540 <__aeabi_dmul>
 8009b3e:	4642      	mov	r2, r8
 8009b40:	4604      	mov	r4, r0
 8009b42:	460d      	mov	r5, r1
 8009b44:	464b      	mov	r3, r9
 8009b46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b4a:	f7f6 fb43 	bl	80001d4 <__adddf3>
 8009b4e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009b52:	f7f6 fcf5 	bl	8000540 <__aeabi_dmul>
 8009b56:	4622      	mov	r2, r4
 8009b58:	462b      	mov	r3, r5
 8009b5a:	f7f6 fb3b 	bl	80001d4 <__adddf3>
 8009b5e:	4642      	mov	r2, r8
 8009b60:	4606      	mov	r6, r0
 8009b62:	460f      	mov	r7, r1
 8009b64:	464b      	mov	r3, r9
 8009b66:	4640      	mov	r0, r8
 8009b68:	4649      	mov	r1, r9
 8009b6a:	f7f6 fce9 	bl	8000540 <__aeabi_dmul>
 8009b6e:	2200      	movs	r2, #0
 8009b70:	4b68      	ldr	r3, [pc, #416]	; (8009d14 <__ieee754_pow+0x734>)
 8009b72:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009b76:	f7f6 fb2d 	bl	80001d4 <__adddf3>
 8009b7a:	4632      	mov	r2, r6
 8009b7c:	463b      	mov	r3, r7
 8009b7e:	f7f6 fb29 	bl	80001d4 <__adddf3>
 8009b82:	9802      	ldr	r0, [sp, #8]
 8009b84:	460d      	mov	r5, r1
 8009b86:	4604      	mov	r4, r0
 8009b88:	4602      	mov	r2, r0
 8009b8a:	460b      	mov	r3, r1
 8009b8c:	4640      	mov	r0, r8
 8009b8e:	4649      	mov	r1, r9
 8009b90:	f7f6 fcd6 	bl	8000540 <__aeabi_dmul>
 8009b94:	2200      	movs	r2, #0
 8009b96:	4680      	mov	r8, r0
 8009b98:	4689      	mov	r9, r1
 8009b9a:	4b5e      	ldr	r3, [pc, #376]	; (8009d14 <__ieee754_pow+0x734>)
 8009b9c:	4620      	mov	r0, r4
 8009b9e:	4629      	mov	r1, r5
 8009ba0:	f7f6 fb16 	bl	80001d0 <__aeabi_dsub>
 8009ba4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009ba8:	f7f6 fb12 	bl	80001d0 <__aeabi_dsub>
 8009bac:	4602      	mov	r2, r0
 8009bae:	460b      	mov	r3, r1
 8009bb0:	4630      	mov	r0, r6
 8009bb2:	4639      	mov	r1, r7
 8009bb4:	f7f6 fb0c 	bl	80001d0 <__aeabi_dsub>
 8009bb8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009bbc:	f7f6 fcc0 	bl	8000540 <__aeabi_dmul>
 8009bc0:	4622      	mov	r2, r4
 8009bc2:	4606      	mov	r6, r0
 8009bc4:	460f      	mov	r7, r1
 8009bc6:	462b      	mov	r3, r5
 8009bc8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009bcc:	f7f6 fcb8 	bl	8000540 <__aeabi_dmul>
 8009bd0:	4602      	mov	r2, r0
 8009bd2:	460b      	mov	r3, r1
 8009bd4:	4630      	mov	r0, r6
 8009bd6:	4639      	mov	r1, r7
 8009bd8:	f7f6 fafc 	bl	80001d4 <__adddf3>
 8009bdc:	4606      	mov	r6, r0
 8009bde:	460f      	mov	r7, r1
 8009be0:	4602      	mov	r2, r0
 8009be2:	460b      	mov	r3, r1
 8009be4:	4640      	mov	r0, r8
 8009be6:	4649      	mov	r1, r9
 8009be8:	f7f6 faf4 	bl	80001d4 <__adddf3>
 8009bec:	9802      	ldr	r0, [sp, #8]
 8009bee:	a33c      	add	r3, pc, #240	; (adr r3, 8009ce0 <__ieee754_pow+0x700>)
 8009bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bf4:	4604      	mov	r4, r0
 8009bf6:	460d      	mov	r5, r1
 8009bf8:	f7f6 fca2 	bl	8000540 <__aeabi_dmul>
 8009bfc:	4642      	mov	r2, r8
 8009bfe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009c02:	464b      	mov	r3, r9
 8009c04:	4620      	mov	r0, r4
 8009c06:	4629      	mov	r1, r5
 8009c08:	f7f6 fae2 	bl	80001d0 <__aeabi_dsub>
 8009c0c:	4602      	mov	r2, r0
 8009c0e:	460b      	mov	r3, r1
 8009c10:	4630      	mov	r0, r6
 8009c12:	4639      	mov	r1, r7
 8009c14:	f7f6 fadc 	bl	80001d0 <__aeabi_dsub>
 8009c18:	a333      	add	r3, pc, #204	; (adr r3, 8009ce8 <__ieee754_pow+0x708>)
 8009c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c1e:	f7f6 fc8f 	bl	8000540 <__aeabi_dmul>
 8009c22:	a333      	add	r3, pc, #204	; (adr r3, 8009cf0 <__ieee754_pow+0x710>)
 8009c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c28:	4606      	mov	r6, r0
 8009c2a:	460f      	mov	r7, r1
 8009c2c:	4620      	mov	r0, r4
 8009c2e:	4629      	mov	r1, r5
 8009c30:	f7f6 fc86 	bl	8000540 <__aeabi_dmul>
 8009c34:	4602      	mov	r2, r0
 8009c36:	460b      	mov	r3, r1
 8009c38:	4630      	mov	r0, r6
 8009c3a:	4639      	mov	r1, r7
 8009c3c:	f7f6 faca 	bl	80001d4 <__adddf3>
 8009c40:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009c42:	4b35      	ldr	r3, [pc, #212]	; (8009d18 <__ieee754_pow+0x738>)
 8009c44:	4413      	add	r3, r2
 8009c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c4a:	f7f6 fac3 	bl	80001d4 <__adddf3>
 8009c4e:	4604      	mov	r4, r0
 8009c50:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009c52:	460d      	mov	r5, r1
 8009c54:	f7f6 fc0a 	bl	800046c <__aeabi_i2d>
 8009c58:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009c5a:	4b30      	ldr	r3, [pc, #192]	; (8009d1c <__ieee754_pow+0x73c>)
 8009c5c:	4413      	add	r3, r2
 8009c5e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009c62:	4606      	mov	r6, r0
 8009c64:	460f      	mov	r7, r1
 8009c66:	4622      	mov	r2, r4
 8009c68:	462b      	mov	r3, r5
 8009c6a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009c6e:	f7f6 fab1 	bl	80001d4 <__adddf3>
 8009c72:	4642      	mov	r2, r8
 8009c74:	464b      	mov	r3, r9
 8009c76:	f7f6 faad 	bl	80001d4 <__adddf3>
 8009c7a:	4632      	mov	r2, r6
 8009c7c:	463b      	mov	r3, r7
 8009c7e:	f7f6 faa9 	bl	80001d4 <__adddf3>
 8009c82:	9802      	ldr	r0, [sp, #8]
 8009c84:	4632      	mov	r2, r6
 8009c86:	463b      	mov	r3, r7
 8009c88:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009c8c:	f7f6 faa0 	bl	80001d0 <__aeabi_dsub>
 8009c90:	4642      	mov	r2, r8
 8009c92:	464b      	mov	r3, r9
 8009c94:	f7f6 fa9c 	bl	80001d0 <__aeabi_dsub>
 8009c98:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009c9c:	e607      	b.n	80098ae <__ieee754_pow+0x2ce>
 8009c9e:	f04f 0a01 	mov.w	sl, #1
 8009ca2:	e6a5      	b.n	80099f0 <__ieee754_pow+0x410>
 8009ca4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8009cf8 <__ieee754_pow+0x718>
 8009ca8:	e613      	b.n	80098d2 <__ieee754_pow+0x2f2>
 8009caa:	bf00      	nop
 8009cac:	f3af 8000 	nop.w
 8009cb0:	4a454eef 	.word	0x4a454eef
 8009cb4:	3fca7e28 	.word	0x3fca7e28
 8009cb8:	93c9db65 	.word	0x93c9db65
 8009cbc:	3fcd864a 	.word	0x3fcd864a
 8009cc0:	a91d4101 	.word	0xa91d4101
 8009cc4:	3fd17460 	.word	0x3fd17460
 8009cc8:	518f264d 	.word	0x518f264d
 8009ccc:	3fd55555 	.word	0x3fd55555
 8009cd0:	db6fabff 	.word	0xdb6fabff
 8009cd4:	3fdb6db6 	.word	0x3fdb6db6
 8009cd8:	33333303 	.word	0x33333303
 8009cdc:	3fe33333 	.word	0x3fe33333
 8009ce0:	e0000000 	.word	0xe0000000
 8009ce4:	3feec709 	.word	0x3feec709
 8009ce8:	dc3a03fd 	.word	0xdc3a03fd
 8009cec:	3feec709 	.word	0x3feec709
 8009cf0:	145b01f5 	.word	0x145b01f5
 8009cf4:	be3e2fe0 	.word	0xbe3e2fe0
 8009cf8:	00000000 	.word	0x00000000
 8009cfc:	3ff00000 	.word	0x3ff00000
 8009d00:	43400000 	.word	0x43400000
 8009d04:	0003988e 	.word	0x0003988e
 8009d08:	000bb679 	.word	0x000bb679
 8009d0c:	0800b940 	.word	0x0800b940
 8009d10:	3ff00000 	.word	0x3ff00000
 8009d14:	40080000 	.word	0x40080000
 8009d18:	0800b960 	.word	0x0800b960
 8009d1c:	0800b950 	.word	0x0800b950
 8009d20:	a3b4      	add	r3, pc, #720	; (adr r3, 8009ff4 <__ieee754_pow+0xa14>)
 8009d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d26:	4640      	mov	r0, r8
 8009d28:	4649      	mov	r1, r9
 8009d2a:	f7f6 fa53 	bl	80001d4 <__adddf3>
 8009d2e:	4622      	mov	r2, r4
 8009d30:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009d34:	462b      	mov	r3, r5
 8009d36:	4630      	mov	r0, r6
 8009d38:	4639      	mov	r1, r7
 8009d3a:	f7f6 fa49 	bl	80001d0 <__aeabi_dsub>
 8009d3e:	4602      	mov	r2, r0
 8009d40:	460b      	mov	r3, r1
 8009d42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d46:	f7f6 fe8b 	bl	8000a60 <__aeabi_dcmpgt>
 8009d4a:	2800      	cmp	r0, #0
 8009d4c:	f47f adfe 	bne.w	800994c <__ieee754_pow+0x36c>
 8009d50:	4aa3      	ldr	r2, [pc, #652]	; (8009fe0 <__ieee754_pow+0xa00>)
 8009d52:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009d56:	4293      	cmp	r3, r2
 8009d58:	f340 810a 	ble.w	8009f70 <__ieee754_pow+0x990>
 8009d5c:	151b      	asrs	r3, r3, #20
 8009d5e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8009d62:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8009d66:	fa4a f303 	asr.w	r3, sl, r3
 8009d6a:	445b      	add	r3, fp
 8009d6c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8009d70:	4e9c      	ldr	r6, [pc, #624]	; (8009fe4 <__ieee754_pow+0xa04>)
 8009d72:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8009d76:	4116      	asrs	r6, r2
 8009d78:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8009d7c:	2000      	movs	r0, #0
 8009d7e:	ea23 0106 	bic.w	r1, r3, r6
 8009d82:	f1c2 0214 	rsb	r2, r2, #20
 8009d86:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8009d8a:	fa4a fa02 	asr.w	sl, sl, r2
 8009d8e:	f1bb 0f00 	cmp.w	fp, #0
 8009d92:	4602      	mov	r2, r0
 8009d94:	460b      	mov	r3, r1
 8009d96:	4620      	mov	r0, r4
 8009d98:	4629      	mov	r1, r5
 8009d9a:	bfb8      	it	lt
 8009d9c:	f1ca 0a00 	rsblt	sl, sl, #0
 8009da0:	f7f6 fa16 	bl	80001d0 <__aeabi_dsub>
 8009da4:	e9cd 0100 	strd	r0, r1, [sp]
 8009da8:	4642      	mov	r2, r8
 8009daa:	464b      	mov	r3, r9
 8009dac:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009db0:	f7f6 fa10 	bl	80001d4 <__adddf3>
 8009db4:	2000      	movs	r0, #0
 8009db6:	a378      	add	r3, pc, #480	; (adr r3, 8009f98 <__ieee754_pow+0x9b8>)
 8009db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dbc:	4604      	mov	r4, r0
 8009dbe:	460d      	mov	r5, r1
 8009dc0:	f7f6 fbbe 	bl	8000540 <__aeabi_dmul>
 8009dc4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009dc8:	4606      	mov	r6, r0
 8009dca:	460f      	mov	r7, r1
 8009dcc:	4620      	mov	r0, r4
 8009dce:	4629      	mov	r1, r5
 8009dd0:	f7f6 f9fe 	bl	80001d0 <__aeabi_dsub>
 8009dd4:	4602      	mov	r2, r0
 8009dd6:	460b      	mov	r3, r1
 8009dd8:	4640      	mov	r0, r8
 8009dda:	4649      	mov	r1, r9
 8009ddc:	f7f6 f9f8 	bl	80001d0 <__aeabi_dsub>
 8009de0:	a36f      	add	r3, pc, #444	; (adr r3, 8009fa0 <__ieee754_pow+0x9c0>)
 8009de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009de6:	f7f6 fbab 	bl	8000540 <__aeabi_dmul>
 8009dea:	a36f      	add	r3, pc, #444	; (adr r3, 8009fa8 <__ieee754_pow+0x9c8>)
 8009dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009df0:	4680      	mov	r8, r0
 8009df2:	4689      	mov	r9, r1
 8009df4:	4620      	mov	r0, r4
 8009df6:	4629      	mov	r1, r5
 8009df8:	f7f6 fba2 	bl	8000540 <__aeabi_dmul>
 8009dfc:	4602      	mov	r2, r0
 8009dfe:	460b      	mov	r3, r1
 8009e00:	4640      	mov	r0, r8
 8009e02:	4649      	mov	r1, r9
 8009e04:	f7f6 f9e6 	bl	80001d4 <__adddf3>
 8009e08:	4604      	mov	r4, r0
 8009e0a:	460d      	mov	r5, r1
 8009e0c:	4602      	mov	r2, r0
 8009e0e:	460b      	mov	r3, r1
 8009e10:	4630      	mov	r0, r6
 8009e12:	4639      	mov	r1, r7
 8009e14:	f7f6 f9de 	bl	80001d4 <__adddf3>
 8009e18:	4632      	mov	r2, r6
 8009e1a:	463b      	mov	r3, r7
 8009e1c:	4680      	mov	r8, r0
 8009e1e:	4689      	mov	r9, r1
 8009e20:	f7f6 f9d6 	bl	80001d0 <__aeabi_dsub>
 8009e24:	4602      	mov	r2, r0
 8009e26:	460b      	mov	r3, r1
 8009e28:	4620      	mov	r0, r4
 8009e2a:	4629      	mov	r1, r5
 8009e2c:	f7f6 f9d0 	bl	80001d0 <__aeabi_dsub>
 8009e30:	4642      	mov	r2, r8
 8009e32:	4606      	mov	r6, r0
 8009e34:	460f      	mov	r7, r1
 8009e36:	464b      	mov	r3, r9
 8009e38:	4640      	mov	r0, r8
 8009e3a:	4649      	mov	r1, r9
 8009e3c:	f7f6 fb80 	bl	8000540 <__aeabi_dmul>
 8009e40:	a35b      	add	r3, pc, #364	; (adr r3, 8009fb0 <__ieee754_pow+0x9d0>)
 8009e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e46:	4604      	mov	r4, r0
 8009e48:	460d      	mov	r5, r1
 8009e4a:	f7f6 fb79 	bl	8000540 <__aeabi_dmul>
 8009e4e:	a35a      	add	r3, pc, #360	; (adr r3, 8009fb8 <__ieee754_pow+0x9d8>)
 8009e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e54:	f7f6 f9bc 	bl	80001d0 <__aeabi_dsub>
 8009e58:	4622      	mov	r2, r4
 8009e5a:	462b      	mov	r3, r5
 8009e5c:	f7f6 fb70 	bl	8000540 <__aeabi_dmul>
 8009e60:	a357      	add	r3, pc, #348	; (adr r3, 8009fc0 <__ieee754_pow+0x9e0>)
 8009e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e66:	f7f6 f9b5 	bl	80001d4 <__adddf3>
 8009e6a:	4622      	mov	r2, r4
 8009e6c:	462b      	mov	r3, r5
 8009e6e:	f7f6 fb67 	bl	8000540 <__aeabi_dmul>
 8009e72:	a355      	add	r3, pc, #340	; (adr r3, 8009fc8 <__ieee754_pow+0x9e8>)
 8009e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e78:	f7f6 f9aa 	bl	80001d0 <__aeabi_dsub>
 8009e7c:	4622      	mov	r2, r4
 8009e7e:	462b      	mov	r3, r5
 8009e80:	f7f6 fb5e 	bl	8000540 <__aeabi_dmul>
 8009e84:	a352      	add	r3, pc, #328	; (adr r3, 8009fd0 <__ieee754_pow+0x9f0>)
 8009e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e8a:	f7f6 f9a3 	bl	80001d4 <__adddf3>
 8009e8e:	4622      	mov	r2, r4
 8009e90:	462b      	mov	r3, r5
 8009e92:	f7f6 fb55 	bl	8000540 <__aeabi_dmul>
 8009e96:	4602      	mov	r2, r0
 8009e98:	460b      	mov	r3, r1
 8009e9a:	4640      	mov	r0, r8
 8009e9c:	4649      	mov	r1, r9
 8009e9e:	f7f6 f997 	bl	80001d0 <__aeabi_dsub>
 8009ea2:	4604      	mov	r4, r0
 8009ea4:	460d      	mov	r5, r1
 8009ea6:	4602      	mov	r2, r0
 8009ea8:	460b      	mov	r3, r1
 8009eaa:	4640      	mov	r0, r8
 8009eac:	4649      	mov	r1, r9
 8009eae:	f7f6 fb47 	bl	8000540 <__aeabi_dmul>
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	e9cd 0100 	strd	r0, r1, [sp]
 8009eb8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009ebc:	4620      	mov	r0, r4
 8009ebe:	4629      	mov	r1, r5
 8009ec0:	f7f6 f986 	bl	80001d0 <__aeabi_dsub>
 8009ec4:	4602      	mov	r2, r0
 8009ec6:	460b      	mov	r3, r1
 8009ec8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009ecc:	f7f6 fc62 	bl	8000794 <__aeabi_ddiv>
 8009ed0:	4632      	mov	r2, r6
 8009ed2:	4604      	mov	r4, r0
 8009ed4:	460d      	mov	r5, r1
 8009ed6:	463b      	mov	r3, r7
 8009ed8:	4640      	mov	r0, r8
 8009eda:	4649      	mov	r1, r9
 8009edc:	f7f6 fb30 	bl	8000540 <__aeabi_dmul>
 8009ee0:	4632      	mov	r2, r6
 8009ee2:	463b      	mov	r3, r7
 8009ee4:	f7f6 f976 	bl	80001d4 <__adddf3>
 8009ee8:	4602      	mov	r2, r0
 8009eea:	460b      	mov	r3, r1
 8009eec:	4620      	mov	r0, r4
 8009eee:	4629      	mov	r1, r5
 8009ef0:	f7f6 f96e 	bl	80001d0 <__aeabi_dsub>
 8009ef4:	4642      	mov	r2, r8
 8009ef6:	464b      	mov	r3, r9
 8009ef8:	f7f6 f96a 	bl	80001d0 <__aeabi_dsub>
 8009efc:	4602      	mov	r2, r0
 8009efe:	460b      	mov	r3, r1
 8009f00:	2000      	movs	r0, #0
 8009f02:	4939      	ldr	r1, [pc, #228]	; (8009fe8 <__ieee754_pow+0xa08>)
 8009f04:	f7f6 f964 	bl	80001d0 <__aeabi_dsub>
 8009f08:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8009f0c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8009f10:	4602      	mov	r2, r0
 8009f12:	460b      	mov	r3, r1
 8009f14:	da2f      	bge.n	8009f76 <__ieee754_pow+0x996>
 8009f16:	4650      	mov	r0, sl
 8009f18:	ec43 2b10 	vmov	d0, r2, r3
 8009f1c:	f000 f9c0 	bl	800a2a0 <scalbn>
 8009f20:	ec51 0b10 	vmov	r0, r1, d0
 8009f24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009f28:	f7ff bbf1 	b.w	800970e <__ieee754_pow+0x12e>
 8009f2c:	4b2f      	ldr	r3, [pc, #188]	; (8009fec <__ieee754_pow+0xa0c>)
 8009f2e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8009f32:	429e      	cmp	r6, r3
 8009f34:	f77f af0c 	ble.w	8009d50 <__ieee754_pow+0x770>
 8009f38:	4b2d      	ldr	r3, [pc, #180]	; (8009ff0 <__ieee754_pow+0xa10>)
 8009f3a:	440b      	add	r3, r1
 8009f3c:	4303      	orrs	r3, r0
 8009f3e:	d00b      	beq.n	8009f58 <__ieee754_pow+0x978>
 8009f40:	a325      	add	r3, pc, #148	; (adr r3, 8009fd8 <__ieee754_pow+0x9f8>)
 8009f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009f4a:	f7f6 faf9 	bl	8000540 <__aeabi_dmul>
 8009f4e:	a322      	add	r3, pc, #136	; (adr r3, 8009fd8 <__ieee754_pow+0x9f8>)
 8009f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f54:	f7ff bbdb 	b.w	800970e <__ieee754_pow+0x12e>
 8009f58:	4622      	mov	r2, r4
 8009f5a:	462b      	mov	r3, r5
 8009f5c:	f7f6 f938 	bl	80001d0 <__aeabi_dsub>
 8009f60:	4642      	mov	r2, r8
 8009f62:	464b      	mov	r3, r9
 8009f64:	f7f6 fd72 	bl	8000a4c <__aeabi_dcmpge>
 8009f68:	2800      	cmp	r0, #0
 8009f6a:	f43f aef1 	beq.w	8009d50 <__ieee754_pow+0x770>
 8009f6e:	e7e7      	b.n	8009f40 <__ieee754_pow+0x960>
 8009f70:	f04f 0a00 	mov.w	sl, #0
 8009f74:	e718      	b.n	8009da8 <__ieee754_pow+0x7c8>
 8009f76:	4621      	mov	r1, r4
 8009f78:	e7d4      	b.n	8009f24 <__ieee754_pow+0x944>
 8009f7a:	2000      	movs	r0, #0
 8009f7c:	491a      	ldr	r1, [pc, #104]	; (8009fe8 <__ieee754_pow+0xa08>)
 8009f7e:	f7ff bb8f 	b.w	80096a0 <__ieee754_pow+0xc0>
 8009f82:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009f86:	f7ff bb8b 	b.w	80096a0 <__ieee754_pow+0xc0>
 8009f8a:	4630      	mov	r0, r6
 8009f8c:	4639      	mov	r1, r7
 8009f8e:	f7ff bb87 	b.w	80096a0 <__ieee754_pow+0xc0>
 8009f92:	4693      	mov	fp, r2
 8009f94:	f7ff bb98 	b.w	80096c8 <__ieee754_pow+0xe8>
 8009f98:	00000000 	.word	0x00000000
 8009f9c:	3fe62e43 	.word	0x3fe62e43
 8009fa0:	fefa39ef 	.word	0xfefa39ef
 8009fa4:	3fe62e42 	.word	0x3fe62e42
 8009fa8:	0ca86c39 	.word	0x0ca86c39
 8009fac:	be205c61 	.word	0xbe205c61
 8009fb0:	72bea4d0 	.word	0x72bea4d0
 8009fb4:	3e663769 	.word	0x3e663769
 8009fb8:	c5d26bf1 	.word	0xc5d26bf1
 8009fbc:	3ebbbd41 	.word	0x3ebbbd41
 8009fc0:	af25de2c 	.word	0xaf25de2c
 8009fc4:	3f11566a 	.word	0x3f11566a
 8009fc8:	16bebd93 	.word	0x16bebd93
 8009fcc:	3f66c16c 	.word	0x3f66c16c
 8009fd0:	5555553e 	.word	0x5555553e
 8009fd4:	3fc55555 	.word	0x3fc55555
 8009fd8:	c2f8f359 	.word	0xc2f8f359
 8009fdc:	01a56e1f 	.word	0x01a56e1f
 8009fe0:	3fe00000 	.word	0x3fe00000
 8009fe4:	000fffff 	.word	0x000fffff
 8009fe8:	3ff00000 	.word	0x3ff00000
 8009fec:	4090cbff 	.word	0x4090cbff
 8009ff0:	3f6f3400 	.word	0x3f6f3400
 8009ff4:	652b82fe 	.word	0x652b82fe
 8009ff8:	3c971547 	.word	0x3c971547

08009ffc <__ieee754_sqrt>:
 8009ffc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a000:	4955      	ldr	r1, [pc, #340]	; (800a158 <__ieee754_sqrt+0x15c>)
 800a002:	ec55 4b10 	vmov	r4, r5, d0
 800a006:	43a9      	bics	r1, r5
 800a008:	462b      	mov	r3, r5
 800a00a:	462a      	mov	r2, r5
 800a00c:	d112      	bne.n	800a034 <__ieee754_sqrt+0x38>
 800a00e:	ee10 2a10 	vmov	r2, s0
 800a012:	ee10 0a10 	vmov	r0, s0
 800a016:	4629      	mov	r1, r5
 800a018:	f7f6 fa92 	bl	8000540 <__aeabi_dmul>
 800a01c:	4602      	mov	r2, r0
 800a01e:	460b      	mov	r3, r1
 800a020:	4620      	mov	r0, r4
 800a022:	4629      	mov	r1, r5
 800a024:	f7f6 f8d6 	bl	80001d4 <__adddf3>
 800a028:	4604      	mov	r4, r0
 800a02a:	460d      	mov	r5, r1
 800a02c:	ec45 4b10 	vmov	d0, r4, r5
 800a030:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a034:	2d00      	cmp	r5, #0
 800a036:	ee10 0a10 	vmov	r0, s0
 800a03a:	4621      	mov	r1, r4
 800a03c:	dc0f      	bgt.n	800a05e <__ieee754_sqrt+0x62>
 800a03e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800a042:	4330      	orrs	r0, r6
 800a044:	d0f2      	beq.n	800a02c <__ieee754_sqrt+0x30>
 800a046:	b155      	cbz	r5, 800a05e <__ieee754_sqrt+0x62>
 800a048:	ee10 2a10 	vmov	r2, s0
 800a04c:	4620      	mov	r0, r4
 800a04e:	4629      	mov	r1, r5
 800a050:	f7f6 f8be 	bl	80001d0 <__aeabi_dsub>
 800a054:	4602      	mov	r2, r0
 800a056:	460b      	mov	r3, r1
 800a058:	f7f6 fb9c 	bl	8000794 <__aeabi_ddiv>
 800a05c:	e7e4      	b.n	800a028 <__ieee754_sqrt+0x2c>
 800a05e:	151b      	asrs	r3, r3, #20
 800a060:	d073      	beq.n	800a14a <__ieee754_sqrt+0x14e>
 800a062:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a066:	07dd      	lsls	r5, r3, #31
 800a068:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800a06c:	bf48      	it	mi
 800a06e:	0fc8      	lsrmi	r0, r1, #31
 800a070:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800a074:	bf44      	itt	mi
 800a076:	0049      	lslmi	r1, r1, #1
 800a078:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800a07c:	2500      	movs	r5, #0
 800a07e:	1058      	asrs	r0, r3, #1
 800a080:	0fcb      	lsrs	r3, r1, #31
 800a082:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800a086:	0049      	lsls	r1, r1, #1
 800a088:	2316      	movs	r3, #22
 800a08a:	462c      	mov	r4, r5
 800a08c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800a090:	19a7      	adds	r7, r4, r6
 800a092:	4297      	cmp	r7, r2
 800a094:	bfde      	ittt	le
 800a096:	19bc      	addle	r4, r7, r6
 800a098:	1bd2      	suble	r2, r2, r7
 800a09a:	19ad      	addle	r5, r5, r6
 800a09c:	0fcf      	lsrs	r7, r1, #31
 800a09e:	3b01      	subs	r3, #1
 800a0a0:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800a0a4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a0a8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800a0ac:	d1f0      	bne.n	800a090 <__ieee754_sqrt+0x94>
 800a0ae:	f04f 0c20 	mov.w	ip, #32
 800a0b2:	469e      	mov	lr, r3
 800a0b4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800a0b8:	42a2      	cmp	r2, r4
 800a0ba:	eb06 070e 	add.w	r7, r6, lr
 800a0be:	dc02      	bgt.n	800a0c6 <__ieee754_sqrt+0xca>
 800a0c0:	d112      	bne.n	800a0e8 <__ieee754_sqrt+0xec>
 800a0c2:	428f      	cmp	r7, r1
 800a0c4:	d810      	bhi.n	800a0e8 <__ieee754_sqrt+0xec>
 800a0c6:	2f00      	cmp	r7, #0
 800a0c8:	eb07 0e06 	add.w	lr, r7, r6
 800a0cc:	da42      	bge.n	800a154 <__ieee754_sqrt+0x158>
 800a0ce:	f1be 0f00 	cmp.w	lr, #0
 800a0d2:	db3f      	blt.n	800a154 <__ieee754_sqrt+0x158>
 800a0d4:	f104 0801 	add.w	r8, r4, #1
 800a0d8:	1b12      	subs	r2, r2, r4
 800a0da:	428f      	cmp	r7, r1
 800a0dc:	bf88      	it	hi
 800a0de:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800a0e2:	1bc9      	subs	r1, r1, r7
 800a0e4:	4433      	add	r3, r6
 800a0e6:	4644      	mov	r4, r8
 800a0e8:	0052      	lsls	r2, r2, #1
 800a0ea:	f1bc 0c01 	subs.w	ip, ip, #1
 800a0ee:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800a0f2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800a0f6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a0fa:	d1dd      	bne.n	800a0b8 <__ieee754_sqrt+0xbc>
 800a0fc:	430a      	orrs	r2, r1
 800a0fe:	d006      	beq.n	800a10e <__ieee754_sqrt+0x112>
 800a100:	1c5c      	adds	r4, r3, #1
 800a102:	bf13      	iteet	ne
 800a104:	3301      	addne	r3, #1
 800a106:	3501      	addeq	r5, #1
 800a108:	4663      	moveq	r3, ip
 800a10a:	f023 0301 	bicne.w	r3, r3, #1
 800a10e:	106a      	asrs	r2, r5, #1
 800a110:	085b      	lsrs	r3, r3, #1
 800a112:	07e9      	lsls	r1, r5, #31
 800a114:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800a118:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800a11c:	bf48      	it	mi
 800a11e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800a122:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800a126:	461c      	mov	r4, r3
 800a128:	e780      	b.n	800a02c <__ieee754_sqrt+0x30>
 800a12a:	0aca      	lsrs	r2, r1, #11
 800a12c:	3815      	subs	r0, #21
 800a12e:	0549      	lsls	r1, r1, #21
 800a130:	2a00      	cmp	r2, #0
 800a132:	d0fa      	beq.n	800a12a <__ieee754_sqrt+0x12e>
 800a134:	02d6      	lsls	r6, r2, #11
 800a136:	d50a      	bpl.n	800a14e <__ieee754_sqrt+0x152>
 800a138:	f1c3 0420 	rsb	r4, r3, #32
 800a13c:	fa21 f404 	lsr.w	r4, r1, r4
 800a140:	1e5d      	subs	r5, r3, #1
 800a142:	4099      	lsls	r1, r3
 800a144:	4322      	orrs	r2, r4
 800a146:	1b43      	subs	r3, r0, r5
 800a148:	e78b      	b.n	800a062 <__ieee754_sqrt+0x66>
 800a14a:	4618      	mov	r0, r3
 800a14c:	e7f0      	b.n	800a130 <__ieee754_sqrt+0x134>
 800a14e:	0052      	lsls	r2, r2, #1
 800a150:	3301      	adds	r3, #1
 800a152:	e7ef      	b.n	800a134 <__ieee754_sqrt+0x138>
 800a154:	46a0      	mov	r8, r4
 800a156:	e7bf      	b.n	800a0d8 <__ieee754_sqrt+0xdc>
 800a158:	7ff00000 	.word	0x7ff00000

0800a15c <fabs>:
 800a15c:	ec51 0b10 	vmov	r0, r1, d0
 800a160:	ee10 2a10 	vmov	r2, s0
 800a164:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a168:	ec43 2b10 	vmov	d0, r2, r3
 800a16c:	4770      	bx	lr

0800a16e <finite>:
 800a16e:	ee10 3a90 	vmov	r3, s1
 800a172:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800a176:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800a17a:	0fc0      	lsrs	r0, r0, #31
 800a17c:	4770      	bx	lr

0800a17e <matherr>:
 800a17e:	2000      	movs	r0, #0
 800a180:	4770      	bx	lr
 800a182:	0000      	movs	r0, r0
 800a184:	0000      	movs	r0, r0
	...

0800a188 <nan>:
 800a188:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a190 <nan+0x8>
 800a18c:	4770      	bx	lr
 800a18e:	bf00      	nop
 800a190:	00000000 	.word	0x00000000
 800a194:	7ff80000 	.word	0x7ff80000

0800a198 <rint>:
 800a198:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a19a:	ec51 0b10 	vmov	r0, r1, d0
 800a19e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a1a2:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800a1a6:	2e13      	cmp	r6, #19
 800a1a8:	460b      	mov	r3, r1
 800a1aa:	ee10 4a10 	vmov	r4, s0
 800a1ae:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800a1b2:	dc56      	bgt.n	800a262 <rint+0xca>
 800a1b4:	2e00      	cmp	r6, #0
 800a1b6:	da2b      	bge.n	800a210 <rint+0x78>
 800a1b8:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800a1bc:	4302      	orrs	r2, r0
 800a1be:	d023      	beq.n	800a208 <rint+0x70>
 800a1c0:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800a1c4:	4302      	orrs	r2, r0
 800a1c6:	4254      	negs	r4, r2
 800a1c8:	4314      	orrs	r4, r2
 800a1ca:	0c4b      	lsrs	r3, r1, #17
 800a1cc:	0b24      	lsrs	r4, r4, #12
 800a1ce:	045b      	lsls	r3, r3, #17
 800a1d0:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800a1d4:	ea44 0103 	orr.w	r1, r4, r3
 800a1d8:	460b      	mov	r3, r1
 800a1da:	492f      	ldr	r1, [pc, #188]	; (800a298 <rint+0x100>)
 800a1dc:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 800a1e0:	e9d1 6700 	ldrd	r6, r7, [r1]
 800a1e4:	4602      	mov	r2, r0
 800a1e6:	4639      	mov	r1, r7
 800a1e8:	4630      	mov	r0, r6
 800a1ea:	f7f5 fff3 	bl	80001d4 <__adddf3>
 800a1ee:	e9cd 0100 	strd	r0, r1, [sp]
 800a1f2:	463b      	mov	r3, r7
 800a1f4:	4632      	mov	r2, r6
 800a1f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a1fa:	f7f5 ffe9 	bl	80001d0 <__aeabi_dsub>
 800a1fe:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a202:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800a206:	4639      	mov	r1, r7
 800a208:	ec41 0b10 	vmov	d0, r0, r1
 800a20c:	b003      	add	sp, #12
 800a20e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a210:	4a22      	ldr	r2, [pc, #136]	; (800a29c <rint+0x104>)
 800a212:	4132      	asrs	r2, r6
 800a214:	ea01 0702 	and.w	r7, r1, r2
 800a218:	4307      	orrs	r7, r0
 800a21a:	d0f5      	beq.n	800a208 <rint+0x70>
 800a21c:	0852      	lsrs	r2, r2, #1
 800a21e:	4011      	ands	r1, r2
 800a220:	430c      	orrs	r4, r1
 800a222:	d00b      	beq.n	800a23c <rint+0xa4>
 800a224:	ea23 0202 	bic.w	r2, r3, r2
 800a228:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800a22c:	2e13      	cmp	r6, #19
 800a22e:	fa43 f306 	asr.w	r3, r3, r6
 800a232:	bf0c      	ite	eq
 800a234:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800a238:	2400      	movne	r4, #0
 800a23a:	4313      	orrs	r3, r2
 800a23c:	4916      	ldr	r1, [pc, #88]	; (800a298 <rint+0x100>)
 800a23e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800a242:	4622      	mov	r2, r4
 800a244:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a248:	4620      	mov	r0, r4
 800a24a:	4629      	mov	r1, r5
 800a24c:	f7f5 ffc2 	bl	80001d4 <__adddf3>
 800a250:	e9cd 0100 	strd	r0, r1, [sp]
 800a254:	4622      	mov	r2, r4
 800a256:	462b      	mov	r3, r5
 800a258:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a25c:	f7f5 ffb8 	bl	80001d0 <__aeabi_dsub>
 800a260:	e7d2      	b.n	800a208 <rint+0x70>
 800a262:	2e33      	cmp	r6, #51	; 0x33
 800a264:	dd07      	ble.n	800a276 <rint+0xde>
 800a266:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800a26a:	d1cd      	bne.n	800a208 <rint+0x70>
 800a26c:	ee10 2a10 	vmov	r2, s0
 800a270:	f7f5 ffb0 	bl	80001d4 <__adddf3>
 800a274:	e7c8      	b.n	800a208 <rint+0x70>
 800a276:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 800a27a:	f04f 32ff 	mov.w	r2, #4294967295
 800a27e:	40f2      	lsrs	r2, r6
 800a280:	4210      	tst	r0, r2
 800a282:	d0c1      	beq.n	800a208 <rint+0x70>
 800a284:	0852      	lsrs	r2, r2, #1
 800a286:	4210      	tst	r0, r2
 800a288:	bf1f      	itttt	ne
 800a28a:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800a28e:	ea20 0202 	bicne.w	r2, r0, r2
 800a292:	4134      	asrne	r4, r6
 800a294:	4314      	orrne	r4, r2
 800a296:	e7d1      	b.n	800a23c <rint+0xa4>
 800a298:	0800b970 	.word	0x0800b970
 800a29c:	000fffff 	.word	0x000fffff

0800a2a0 <scalbn>:
 800a2a0:	b570      	push	{r4, r5, r6, lr}
 800a2a2:	ec55 4b10 	vmov	r4, r5, d0
 800a2a6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800a2aa:	4606      	mov	r6, r0
 800a2ac:	462b      	mov	r3, r5
 800a2ae:	b9aa      	cbnz	r2, 800a2dc <scalbn+0x3c>
 800a2b0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a2b4:	4323      	orrs	r3, r4
 800a2b6:	d03b      	beq.n	800a330 <scalbn+0x90>
 800a2b8:	4b31      	ldr	r3, [pc, #196]	; (800a380 <scalbn+0xe0>)
 800a2ba:	4629      	mov	r1, r5
 800a2bc:	2200      	movs	r2, #0
 800a2be:	ee10 0a10 	vmov	r0, s0
 800a2c2:	f7f6 f93d 	bl	8000540 <__aeabi_dmul>
 800a2c6:	4b2f      	ldr	r3, [pc, #188]	; (800a384 <scalbn+0xe4>)
 800a2c8:	429e      	cmp	r6, r3
 800a2ca:	4604      	mov	r4, r0
 800a2cc:	460d      	mov	r5, r1
 800a2ce:	da12      	bge.n	800a2f6 <scalbn+0x56>
 800a2d0:	a327      	add	r3, pc, #156	; (adr r3, 800a370 <scalbn+0xd0>)
 800a2d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2d6:	f7f6 f933 	bl	8000540 <__aeabi_dmul>
 800a2da:	e009      	b.n	800a2f0 <scalbn+0x50>
 800a2dc:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800a2e0:	428a      	cmp	r2, r1
 800a2e2:	d10c      	bne.n	800a2fe <scalbn+0x5e>
 800a2e4:	ee10 2a10 	vmov	r2, s0
 800a2e8:	4620      	mov	r0, r4
 800a2ea:	4629      	mov	r1, r5
 800a2ec:	f7f5 ff72 	bl	80001d4 <__adddf3>
 800a2f0:	4604      	mov	r4, r0
 800a2f2:	460d      	mov	r5, r1
 800a2f4:	e01c      	b.n	800a330 <scalbn+0x90>
 800a2f6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a2fa:	460b      	mov	r3, r1
 800a2fc:	3a36      	subs	r2, #54	; 0x36
 800a2fe:	4432      	add	r2, r6
 800a300:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800a304:	428a      	cmp	r2, r1
 800a306:	dd0b      	ble.n	800a320 <scalbn+0x80>
 800a308:	ec45 4b11 	vmov	d1, r4, r5
 800a30c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800a378 <scalbn+0xd8>
 800a310:	f000 f83c 	bl	800a38c <copysign>
 800a314:	a318      	add	r3, pc, #96	; (adr r3, 800a378 <scalbn+0xd8>)
 800a316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a31a:	ec51 0b10 	vmov	r0, r1, d0
 800a31e:	e7da      	b.n	800a2d6 <scalbn+0x36>
 800a320:	2a00      	cmp	r2, #0
 800a322:	dd08      	ble.n	800a336 <scalbn+0x96>
 800a324:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a328:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a32c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a330:	ec45 4b10 	vmov	d0, r4, r5
 800a334:	bd70      	pop	{r4, r5, r6, pc}
 800a336:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800a33a:	da0d      	bge.n	800a358 <scalbn+0xb8>
 800a33c:	f24c 3350 	movw	r3, #50000	; 0xc350
 800a340:	429e      	cmp	r6, r3
 800a342:	ec45 4b11 	vmov	d1, r4, r5
 800a346:	dce1      	bgt.n	800a30c <scalbn+0x6c>
 800a348:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800a370 <scalbn+0xd0>
 800a34c:	f000 f81e 	bl	800a38c <copysign>
 800a350:	a307      	add	r3, pc, #28	; (adr r3, 800a370 <scalbn+0xd0>)
 800a352:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a356:	e7e0      	b.n	800a31a <scalbn+0x7a>
 800a358:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a35c:	3236      	adds	r2, #54	; 0x36
 800a35e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a362:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a366:	4620      	mov	r0, r4
 800a368:	4629      	mov	r1, r5
 800a36a:	2200      	movs	r2, #0
 800a36c:	4b06      	ldr	r3, [pc, #24]	; (800a388 <scalbn+0xe8>)
 800a36e:	e7b2      	b.n	800a2d6 <scalbn+0x36>
 800a370:	c2f8f359 	.word	0xc2f8f359
 800a374:	01a56e1f 	.word	0x01a56e1f
 800a378:	8800759c 	.word	0x8800759c
 800a37c:	7e37e43c 	.word	0x7e37e43c
 800a380:	43500000 	.word	0x43500000
 800a384:	ffff3cb0 	.word	0xffff3cb0
 800a388:	3c900000 	.word	0x3c900000

0800a38c <copysign>:
 800a38c:	ec51 0b10 	vmov	r0, r1, d0
 800a390:	ee11 0a90 	vmov	r0, s3
 800a394:	ee10 2a10 	vmov	r2, s0
 800a398:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800a39c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800a3a0:	ea41 0300 	orr.w	r3, r1, r0
 800a3a4:	ec43 2b10 	vmov	d0, r2, r3
 800a3a8:	4770      	bx	lr
	...

0800a3ac <_init>:
 800a3ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3ae:	bf00      	nop
 800a3b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a3b2:	bc08      	pop	{r3}
 800a3b4:	469e      	mov	lr, r3
 800a3b6:	4770      	bx	lr

0800a3b8 <_fini>:
 800a3b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3ba:	bf00      	nop
 800a3bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a3be:	bc08      	pop	{r3}
 800a3c0:	469e      	mov	lr, r3
 800a3c2:	4770      	bx	lr
