{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 25 23:55:27 2021 " "Info: Processing started: Thu Mar 25 23:55:27 2021" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quartus -c VHDL_code " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off quartus -c VHDL_code" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "row.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file row.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 row_type " "Info: Found design unit 1: row_type" {  } { { "row.vhd" "" { Text "F:/lab24/VHDL_code/row.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file matrix.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matrix_type " "Info: Found design unit 1: matrix_type" {  } { { "matrix.vhd" "" { Text "F:/lab24/VHDL_code/matrix.vhd" 5 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_max.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file matrix_max.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matrix_max-behav " "Info: Found design unit 1: matrix_max-behav" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 17 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 matrix_max " "Info: Found entity 1: matrix_max" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 5 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "matrix_max " "Info: Elaborating entity \"matrix_max\" for the top level hierarchy" {  } {  } 0}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "in_matrix " "Info: Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"in_matrix\" into its bus" {  } {  } 0}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "in_matrix " "Info: Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"in_matrix\" into its bus" {  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "1206 " "Info: Implemented 1206 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "514 " "Info: Implemented 514 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "97 " "Info: Implemented 97 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "595 " "Info: Implemented 595 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 25 23:55:32 2021 " "Info: Processing ended: Thu Mar 25 23:55:32 2021" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0}  } {  } 0}
