

================================================================
== Vitis HLS Report for 'compute_neighbor_tables_Pipeline_VITIS_LOOP_28_2'
================================================================
* Date:           Thu May 15 14:42:53 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        compute_neighbor_tables
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.731 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_2  |        ?|        ?|         3|          2|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %neighbor_table, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %edge_list, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%num_edges_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_edges"   --->   Operation 9 'read' 'num_edges_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc28"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:28]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i31 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:28]   --->   Operation 13 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i31 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:28]   --->   Operation 14 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.85ns)   --->   "%icmp_ln28 = icmp_slt  i32 %zext_ln28, i32 %num_edges_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:28]   --->   Operation 15 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.87ns)   --->   "%add_ln28 = add i31 %i_1, i31 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:28]   --->   Operation 16 'add' 'add_ln28' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.end30.loopexit.exitStub, void %for.inc28.split" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:28]   --->   Operation 17 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %trunc_ln28, i1 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 18 'bitconcatenate' 'tmp_1' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i11 %tmp_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 19 'zext' 'zext_ln30' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%edge_list_addr = getelementptr i32 %edge_list, i64 0, i64 %zext_ln30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 20 'getelementptr' 'edge_list_addr' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln31 = or i11 %tmp_1, i11 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:31]   --->   Operation 21 'or' 'or_ln31' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i11 %or_ln31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:31]   --->   Operation 22 'zext' 'zext_ln31' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%edge_list_addr_1 = getelementptr i32 %edge_list, i64 0, i64 %zext_ln31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:31]   --->   Operation 23 'getelementptr' 'edge_list_addr_1' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.20ns)   --->   "%source = load i11 %edge_list_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 24 'load' 'source' <Predicate = (icmp_ln28)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_1 : Operation 25 [2/2] (1.20ns)   --->   "%dest = load i11 %edge_list_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:31]   --->   Operation 25 'load' 'dest' <Predicate = (icmp_ln28)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln28 = store i31 %add_ln28, i31 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:28]   --->   Operation 26 'store' 'store_ln28' <Predicate = (icmp_ln28)> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:28]   --->   Operation 27 'br' 'br_ln28' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (!icmp_ln28)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.90>
ST_2 : Operation 28 [1/2] (1.20ns)   --->   "%source = load i11 %edge_list_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 28 'load' 'source' <Predicate = (icmp_ln28)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_2 : Operation 29 [1/2] (1.20ns)   --->   "%dest = load i11 %edge_list_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:31]   --->   Operation 29 'load' 'dest' <Predicate = (icmp_ln28)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %dest, i32 2, i32 6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:33]   --->   Operation 30 'partselect' 'lshr_ln2' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i5 %lshr_ln2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:33]   --->   Operation 31 'zext' 'zext_ln33' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%neightbor_table_offsets_temp_addr = getelementptr i32 %neightbor_table_offsets_temp, i64 0, i64 %zext_ln33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:33]   --->   Operation 32 'getelementptr' 'neightbor_table_offsets_temp_addr' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%neightbor_table_offsets_temp_1_addr = getelementptr i32 %neightbor_table_offsets_temp_1, i64 0, i64 %zext_ln33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:33]   --->   Operation 33 'getelementptr' 'neightbor_table_offsets_temp_1_addr' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%neightbor_table_offsets_temp_2_addr = getelementptr i32 %neightbor_table_offsets_temp_2, i64 0, i64 %zext_ln33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:33]   --->   Operation 34 'getelementptr' 'neightbor_table_offsets_temp_2_addr' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%neightbor_table_offsets_temp_3_addr = getelementptr i32 %neightbor_table_offsets_temp_3, i64 0, i64 %zext_ln33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:33]   --->   Operation 35 'getelementptr' 'neightbor_table_offsets_temp_3_addr' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %dest" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:33]   --->   Operation 36 'trunc' 'trunc_ln33' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (0.69ns)   --->   "%neightbor_table_offsets_temp_load = load i5 %neightbor_table_offsets_temp_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:33]   --->   Operation 37 'load' 'neightbor_table_offsets_temp_load' <Predicate = (icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 38 [2/2] (0.69ns)   --->   "%neightbor_table_offsets_temp_1_load = load i5 %neightbor_table_offsets_temp_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:33]   --->   Operation 38 'load' 'neightbor_table_offsets_temp_1_load' <Predicate = (icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 39 [2/2] (0.69ns)   --->   "%neightbor_table_offsets_temp_2_load = load i5 %neightbor_table_offsets_temp_2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:33]   --->   Operation 39 'load' 'neightbor_table_offsets_temp_2_load' <Predicate = (icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 40 [2/2] (0.69ns)   --->   "%neightbor_table_offsets_temp_3_load = load i5 %neightbor_table_offsets_temp_3_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:33]   --->   Operation 40 'load' 'neightbor_table_offsets_temp_3_load' <Predicate = (icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 41 [1/1] (0.34ns)   --->   "%switch_ln35 = switch i2 %trunc_ln33, void %arrayidx22.case.3, i2 0, void %arrayidx22.case.0, i2 1, void %arrayidx22.case.1, i2 2, void %arrayidx22.case.2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:35]   --->   Operation 41 'switch' 'switch_ln35' <Predicate = (icmp_ln28)> <Delay = 0.34>

State 3 <SV = 2> <Delay = 2.73>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:29]   --->   Operation 42 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:28]   --->   Operation 43 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/2] (0.69ns)   --->   "%neightbor_table_offsets_temp_load = load i5 %neightbor_table_offsets_temp_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:33]   --->   Operation 44 'load' 'neightbor_table_offsets_temp_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 45 [1/2] (0.69ns)   --->   "%neightbor_table_offsets_temp_1_load = load i5 %neightbor_table_offsets_temp_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:33]   --->   Operation 45 'load' 'neightbor_table_offsets_temp_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 46 [1/2] (0.69ns)   --->   "%neightbor_table_offsets_temp_2_load = load i5 %neightbor_table_offsets_temp_2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:33]   --->   Operation 46 'load' 'neightbor_table_offsets_temp_2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 47 [1/2] (0.69ns)   --->   "%neightbor_table_offsets_temp_3_load = load i5 %neightbor_table_offsets_temp_3_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:33]   --->   Operation 47 'load' 'neightbor_table_offsets_temp_3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 48 [1/1] (0.45ns)   --->   "%offset = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %neightbor_table_offsets_temp_load, i32 %neightbor_table_offsets_temp_1_load, i32 %neightbor_table_offsets_temp_2_load, i32 %neightbor_table_offsets_temp_3_load, i2 %trunc_ln33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:33]   --->   Operation 48 'mux' 'offset' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i32 %offset" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:34]   --->   Operation 49 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%neighbor_table_addr = getelementptr i32 %neighbor_table, i64 0, i64 %zext_ln34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:34]   --->   Operation 50 'getelementptr' 'neighbor_table_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.20ns)   --->   "%store_ln34 = store i32 %source, i10 %neighbor_table_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:34]   --->   Operation 51 'store' 'store_ln34' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 52 [1/1] (0.88ns)   --->   "%add_ln35 = add i32 %offset, i32 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:35]   --->   Operation 52 'add' 'add_ln35' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.69ns)   --->   "%store_ln35 = store i32 %add_ln35, i5 %neightbor_table_offsets_temp_2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:35]   --->   Operation 53 'store' 'store_ln35' <Predicate = (trunc_ln33 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx22.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:35]   --->   Operation 54 'br' 'br_ln35' <Predicate = (trunc_ln33 == 2)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.69ns)   --->   "%store_ln35 = store i32 %add_ln35, i5 %neightbor_table_offsets_temp_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:35]   --->   Operation 55 'store' 'store_ln35' <Predicate = (trunc_ln33 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx22.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:35]   --->   Operation 56 'br' 'br_ln35' <Predicate = (trunc_ln33 == 1)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.69ns)   --->   "%store_ln35 = store i32 %add_ln35, i5 %neightbor_table_offsets_temp_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:35]   --->   Operation 57 'store' 'store_ln35' <Predicate = (trunc_ln33 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx22.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:35]   --->   Operation 58 'br' 'br_ln35' <Predicate = (trunc_ln33 == 0)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.69ns)   --->   "%store_ln35 = store i32 %add_ln35, i5 %neightbor_table_offsets_temp_3_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:35]   --->   Operation 59 'store' 'store_ln35' <Predicate = (trunc_ln33 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx22.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:35]   --->   Operation 60 'br' 'br_ln35' <Predicate = (trunc_ln33 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.26ns
The critical path consists of the following:
	'alloca' operation ('i') [8]  (0 ns)
	'load' operation ('i', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:28) on local variable 'i' [15]  (0 ns)
	'add' operation ('add_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:28) [19]  (0.874 ns)
	'store' operation ('store_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:28) of variable 'add_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:28 on local variable 'i' [62]  (0.387 ns)

 <State 2>: 1.9ns
The critical path consists of the following:
	'load' operation ('dest', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:31) on array 'edge_list' [31]  (1.2 ns)
	'getelementptr' operation ('neightbor_table_offsets_temp_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:33) [34]  (0 ns)
	'load' operation ('neightbor_table_offsets_temp_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:33) on array 'neightbor_table_offsets_temp' [39]  (0.699 ns)

 <State 3>: 2.73ns
The critical path consists of the following:
	'load' operation ('neightbor_table_offsets_temp_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:33) on array 'neightbor_table_offsets_temp' [39]  (0.699 ns)
	'mux' operation ('offset', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:33) [43]  (0.453 ns)
	'add' operation ('add_ln35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:35) [47]  (0.88 ns)
	'store' operation ('store_ln35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:35) of variable 'add_ln35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:35 on array 'neightbor_table_offsets_temp' [56]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
