@N: MF249 |Running in 32-bit mode.
@N: MF667 |Clock conversion disabled 
@N: MF238 :"z:\fpga_vision\xorfi_demo\hdl\main_clock.v":42:23:42:32|Found 8-bit incrementor, 'un5_counter_1[7:0]'
@N: MF238 :"z:\fpga_vision\xorfi_demo\hdl\ten_mhz_clock.v":42:23:42:32|Found 12-bit incrementor, 'un5_counter_1[11:0]'
@N: MF238 :"z:\fpga_vision\xorfi_demo\hdl\two_mhz_clock.v":42:23:42:32|Found 12-bit incrementor, 'un5_counter[11:0]'
@N: FP130 |Promoting Net reset_c on CLKBUF  reset_pad 
@N: FP130 |Promoting Net modulator_0_output_signal on CLKINT  modulator_0.output_signal_inferred_clock 
@N: FP130 |Promoting Net ten_mhz_clock_0_clock_out on CLKINT  ten_mhz_clock_0.clock_out_inferred_clock 
@N: FP130 |Promoting Net two_mhz_clock_output_pin on CLKINT  two_mhz_clock_0.clock_out_inferred_clock 
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.
@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.
@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.
