// Seed: 1916983425
module module_0;
  initial assume (id_1 && {id_1 - 1, id_1});
endmodule
module module_1 (
    output logic id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri id_3,
    input supply1 id_4,
    input tri0 id_5,
    input supply0 id_6,
    output wor id_7,
    input supply1 id_8,
    input wire id_9,
    input wand id_10,
    input wor id_11,
    input wor id_12,
    input tri1 id_13,
    input wire id_14,
    input uwire id_15,
    input wand id_16,
    input tri id_17,
    output wor id_18,
    input wire id_19
);
  wire id_21;
  wire id_22;
  module_0();
  wor  id_23 = 1;
  always @(id_16 or negedge 1 or posedge 1 < id_11) begin
    if (1) id_0 <= #id_13 1;
  end
endmodule
