INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sources_1/new/ddpuf_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddpuf_spi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sources_1/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sim_2/new/tb_spi_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_fsm
INFO: [VRFC 10-2458] undeclared symbol fsm_complete, assumed default net type wire [C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sim_2/new/tb_spi_fsm.v:28]
ERROR: [VRFC 10-3008] '.name implicit port connection' not allowed in this dialect. Use SystemVerilog mode [C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sim_2/new/tb_spi_fsm.v:39]
ERROR: [VRFC 10-3008] '.name implicit port connection' not allowed in this dialect. Use SystemVerilog mode [C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sim_2/new/tb_spi_fsm.v:40]
ERROR: [VRFC 10-2865] module 'tb_spi_fsm' ignored due to previous errors [C:/Users/auste/FPGA_Projects/DDPUF_SPI/DDPUF_SPI.srcs/sim_2/new/tb_spi_fsm.v:3]
