// Seed: 2864797529
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  parameter id_6 = 1 == 1;
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1
    , id_41,
    input wor id_2,
    output tri0 id_3,
    input uwire id_4,
    output tri id_5,
    output wor id_6,
    output wor id_7,
    input wor id_8,
    input wand id_9,
    input supply1 id_10,
    output wor id_11,
    input supply1 id_12,
    output tri0 id_13,
    input wor id_14,
    output tri0 id_15,
    input wire id_16,
    input wor id_17,
    input uwire id_18,
    input wire id_19,
    output tri id_20,
    output tri id_21,
    output wand id_22,
    input wire id_23,
    input tri1 id_24,
    input tri0 id_25,
    input wire id_26,
    input tri id_27,
    input tri0 id_28,
    output tri id_29,
    input uwire id_30,
    input tri1 id_31,
    input supply1 id_32,
    input tri0 id_33,
    input wor id_34,
    output wire id_35,
    input wand id_36,
    input tri1 id_37,
    input tri0 id_38,
    input wire id_39
);
  assign id_15 = id_31;
  always @(negedge id_2) force id_15 = 1;
  module_0 modCall_1 (
      id_41,
      id_41,
      id_41,
      id_41,
      id_41
  );
endmodule
