
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max 651.03

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: r_i[13] (input port clocked by core_clock)
Endpoint: u1_o_r[13]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        200.00  200.00 v input external delay
     1    1.01    0.00    0.00  200.00 v r_i[13] (in)
                                         r_i[13] (net)
                  0.31    0.10  200.10 v input41/A (BUFx3_ASAP7_75t_R)
     2    0.98    5.01   10.14  210.24 v input41/Y (BUFx3_ASAP7_75t_R)
                                         net41 (net)
                  5.01    0.03  210.27 v _1123_/B (AND3x1_ASAP7_75t_R)
     1    0.70    6.42   12.08  222.35 v _1123_/Y (AND3x1_ASAP7_75t_R)
                                         _0258_ (net)
                  6.42    0.06  222.41 v u1_o_r[13]$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                222.41   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.41    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.28    0.40    0.40 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
    16   24.89   44.89   32.04   32.44 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 45.28    2.39   34.83 ^ clkbuf_4_5_0_clk/A (BUFx10_ASAP7_75t_R)
    15    9.65   13.15   26.09   60.92 ^ clkbuf_4_5_0_clk/Y (BUFx10_ASAP7_75t_R)
                                         clknet_4_5_0_clk (net)
                 14.15    1.90   62.83 ^ u1_o_r[13]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                          0.00   62.83   clock reconvergence pessimism
                         12.10   74.92   library hold time
                                 74.92   data required time
-----------------------------------------------------------------------------
                                 74.92   data required time
                               -222.41   data arrival time
-----------------------------------------------------------------------------
                                147.49   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: r_i[32] (input port clocked by core_clock)
Endpoint: l_o_r[10]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        200.00  200.00 ^ input external delay
     1    0.91    0.00    0.00  200.00 ^ r_i[32] (in)
                                         r_i[32] (net)
                  0.17    0.05  200.05 ^ input62/A (BUFx3_ASAP7_75t_R)
     3    2.91    9.21   11.72  211.78 ^ input62/Y (BUFx3_ASAP7_75t_R)
                                         net62 (net)
                  9.25    0.31  212.09 ^ _0735_/C (NOR3x1_ASAP7_75t_R)
     6    5.27   38.03   23.73  235.82 v _0735_/Y (NOR3x1_ASAP7_75t_R)
                                         _0367_ (net)
                 38.04    0.33  236.15 v _0745_/B (NAND2x1_ASAP7_75t_R)
     5    4.14   37.88   29.07  265.22 ^ _0745_/Y (NAND2x1_ASAP7_75t_R)
                                         _0377_ (net)
                 37.96    0.96  266.18 ^ _0746_/B (AO21x1_ASAP7_75t_R)
     2    1.64   13.18   19.17  285.35 ^ _0746_/Y (AO21x1_ASAP7_75t_R)
                                         _0378_ (net)
                 13.19    0.15  285.50 ^ _0769_/B1 (AOI221x1_ASAP7_75t_R)
     8    9.49   99.77   46.31  331.82 v _0769_/Y (AOI221x1_ASAP7_75t_R)
                                         _0401_ (net)
                100.04    2.96  334.77 v _0778_/A (BUFx6f_ASAP7_75t_R)
    10    8.90   15.90   31.61  366.38 v _0778_/Y (BUFx6f_ASAP7_75t_R)
                                         _0409_ (net)
                 19.41    3.88  370.26 v _0780_/A2 (OA21x2_ASAP7_75t_R)
     1    0.77    6.49   19.96  390.22 v _0780_/Y (OA21x2_ASAP7_75t_R)
                                         _0411_ (net)
                  6.49    0.09  390.32 v _0781_/B (OA21x2_ASAP7_75t_R)
     1    0.87    6.57   12.13  402.45 v _0781_/Y (OA21x2_ASAP7_75t_R)
                                         _0147_ (net)
                  6.58    0.08  402.53 v l_o_r[10]$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                402.53   data arrival time

                       1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock source latency
     1    2.28    0.00    0.00 1000.00 ^ clk (in)
                                         clk (net)
                  1.16    0.37 1000.37 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
    16   20.13   37.53   28.93 1029.29 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 37.80    1.83 1031.13 ^ clkbuf_4_1_0_clk/A (BUFx10_ASAP7_75t_R)
     7    6.98   10.33   24.14 1055.27 ^ clkbuf_4_1_0_clk/Y (BUFx10_ASAP7_75t_R)
                                         clknet_4_1_0_clk (net)
                 10.37    0.32 1055.59 ^ l_o_r[10]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                          0.00 1055.59   clock reconvergence pessimism
                         -2.03 1053.56   library setup time
                               1053.56   data required time
-----------------------------------------------------------------------------
                               1053.56   data required time
                               -402.53   data arrival time
-----------------------------------------------------------------------------
                                651.03   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: r_i[32] (input port clocked by core_clock)
Endpoint: l_o_r[10]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        200.00  200.00 ^ input external delay
     1    0.91    0.00    0.00  200.00 ^ r_i[32] (in)
                                         r_i[32] (net)
                  0.17    0.05  200.05 ^ input62/A (BUFx3_ASAP7_75t_R)
     3    2.91    9.21   11.72  211.78 ^ input62/Y (BUFx3_ASAP7_75t_R)
                                         net62 (net)
                  9.25    0.31  212.09 ^ _0735_/C (NOR3x1_ASAP7_75t_R)
     6    5.27   38.03   23.73  235.82 v _0735_/Y (NOR3x1_ASAP7_75t_R)
                                         _0367_ (net)
                 38.04    0.33  236.15 v _0745_/B (NAND2x1_ASAP7_75t_R)
     5    4.14   37.88   29.07  265.22 ^ _0745_/Y (NAND2x1_ASAP7_75t_R)
                                         _0377_ (net)
                 37.96    0.96  266.18 ^ _0746_/B (AO21x1_ASAP7_75t_R)
     2    1.64   13.18   19.17  285.35 ^ _0746_/Y (AO21x1_ASAP7_75t_R)
                                         _0378_ (net)
                 13.19    0.15  285.50 ^ _0769_/B1 (AOI221x1_ASAP7_75t_R)
     8    9.49   99.77   46.31  331.82 v _0769_/Y (AOI221x1_ASAP7_75t_R)
                                         _0401_ (net)
                100.04    2.96  334.77 v _0778_/A (BUFx6f_ASAP7_75t_R)
    10    8.90   15.90   31.61  366.38 v _0778_/Y (BUFx6f_ASAP7_75t_R)
                                         _0409_ (net)
                 19.41    3.88  370.26 v _0780_/A2 (OA21x2_ASAP7_75t_R)
     1    0.77    6.49   19.96  390.22 v _0780_/Y (OA21x2_ASAP7_75t_R)
                                         _0411_ (net)
                  6.49    0.09  390.32 v _0781_/B (OA21x2_ASAP7_75t_R)
     1    0.87    6.57   12.13  402.45 v _0781_/Y (OA21x2_ASAP7_75t_R)
                                         _0147_ (net)
                  6.58    0.08  402.53 v l_o_r[10]$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                402.53   data arrival time

                       1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock source latency
     1    2.28    0.00    0.00 1000.00 ^ clk (in)
                                         clk (net)
                  1.16    0.37 1000.37 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
    16   20.13   37.53   28.93 1029.29 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 37.80    1.83 1031.13 ^ clkbuf_4_1_0_clk/A (BUFx10_ASAP7_75t_R)
     7    6.98   10.33   24.14 1055.27 ^ clkbuf_4_1_0_clk/Y (BUFx10_ASAP7_75t_R)
                                         clknet_4_1_0_clk (net)
                 10.37    0.32 1055.59 ^ l_o_r[10]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                          0.00 1055.59   clock reconvergence pessimism
                         -2.03 1053.56   library setup time
                               1053.56   data required time
-----------------------------------------------------------------------------
                               1053.56   data required time
                               -402.53   data arrival time
-----------------------------------------------------------------------------
                                651.03   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
219.6612548828125

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6864

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
36.54308319091797

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7930

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
55.5900

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
62.8258

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
402.5297

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
651.0296

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
161.734550

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.34e-04   4.21e-06   2.32e-08   2.38e-04  38.1%
Combinational          7.64e-05   4.67e-05   6.33e-08   1.23e-04  19.7%
Clock                  1.63e-04   1.01e-04   6.17e-09   2.64e-04  42.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.73e-04   1.52e-04   9.27e-08   6.26e-04 100.0%
                          75.6%      24.3%       0.0%
