#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Jun  4 17:41:53 2023
# Process ID: 20800
# Current directory: D:/UOM/2nd Semester/Computer organization and Digital Design/Lab 5/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20140 D:\UOM\2nd Semester\Computer organization and Digital Design\Lab 5\lab5\lab5.xpr
# Log file: D:/UOM/2nd Semester/Computer organization and Digital Design/Lab 5/lab5/vivado.log
# Journal file: D:/UOM/2nd Semester/Computer organization and Digital Design/Lab 5/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/UOM/2nd Semester/Computer organization and Digital Design/Lab 5/lab5/lab5.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_Vivado/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Jun  4 17:43:04 2023] Launched synth_1...
Run output will be captured here: D:/UOM/2nd Semester/Computer organization and Digital Design/Lab 5/lab5/lab5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Jun  4 17:43:29 2023] Launched impl_1...
Run output will be captured here: D:/UOM/2nd Semester/Computer organization and Digital Design/Lab 5/lab5/lab5.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1665.965 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1665.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1806.742 ; gain = 931.023
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UOM/2nd Semester/Computer organization and Digital Design/Lab 5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UOM/2nd Semester/Computer organization and Digital Design/Lab 5/lab5/lab5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Counter_sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UOM/2nd Semester/Computer organization and Digital Design/Lab 5/lab5/lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto f09f28839df14eb1b52d35f00030b706 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_sim_behav xil_defaultlib.Counter_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UOM/2nd Semester/Computer organization and Digital Design/Lab 5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Counter_sim_behav -key {Behavioral:sim_1:Functional:Counter_sim} -tclbatch {Counter_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Counter_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Counter_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun  4 17:45:43 2023...
