Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Mar 22 16:59:49 2023
| Host         : PcFraLenzi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Test_Xilinx_wrapper_timing_summary_routed.rpt -pb Test_Xilinx_wrapper_timing_summary_routed.pb -rpx Test_Xilinx_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Test_Xilinx_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           
RTGT-1     Advisory  RAM retargeting possibility    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.140        0.000                      0                 4025        0.071        0.000                      0                 4025        3.000        0.000                       0                  1936  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                               ------------       ----------      --------------
sys_clock                           {0.000 5.000}      10.000          100.000         
  clk_out1_Test_Xilinx_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_Test_Xilinx_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_Test_Xilinx_clk_wiz_0_1        3.140        0.000                      0                 4004        0.071        0.000                      0                 4004        3.750        0.000                       0                  1932  
  clkfbout_Test_Xilinx_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_out1_Test_Xilinx_clk_wiz_0_1  clk_out1_Test_Xilinx_clk_wiz_0_1        7.176        0.000                      0                   21        0.471        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                        
----------                        ----------                        --------                        
(none)                                                              clk_out1_Test_Xilinx_clk_wiz_0_1  
(none)                            clk_out1_Test_Xilinx_clk_wiz_0_1  clk_out1_Test_Xilinx_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                        
----------                        ----------                        --------                        
(none)                            clk_out1_Test_Xilinx_clk_wiz_0_1                                    
(none)                            clkfbout_Test_Xilinx_clk_wiz_0_1                                    
(none)                                                              clk_out1_Test_Xilinx_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Test_Xilinx_clk_wiz_0_1
  To Clock:  clk_out1_Test_Xilinx_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[1].ff_bi/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 0.419ns (6.647%)  route 5.884ns (93.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 7.851 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.421ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.620    -1.421    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X1Y23          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.419    -1.002 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1343, routed)        5.884     4.883    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/ce_w2c
    SLICE_X13Y28         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[1].ff_bi/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.438     7.851    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/aclk
    SLICE_X13Y28         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[1].ff_bi/C
                         clock pessimism              0.626     8.477    
                         clock uncertainty           -0.074     8.403    
    SLICE_X13Y28         FDRE (Setup_fdre_C_CE)      -0.380     8.023    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[1].ff_bi
  -------------------------------------------------------------------
                         required time                          8.023    
                         arrival time                          -4.883    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[1].ff_br/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 0.419ns (6.647%)  route 5.884ns (93.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 7.851 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.421ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.620    -1.421    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X1Y23          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.419    -1.002 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1343, routed)        5.884     4.883    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/ce_w2c
    SLICE_X13Y28         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[1].ff_br/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.438     7.851    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/aclk
    SLICE_X13Y28         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[1].ff_br/C
                         clock pessimism              0.626     8.477    
                         clock uncertainty           -0.074     8.403    
    SLICE_X13Y28         FDRE (Setup_fdre_C_CE)      -0.380     8.023    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[1].ff_br
  -------------------------------------------------------------------
                         required time                          8.023    
                         arrival time                          -4.883    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[2].ff_bi/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 0.419ns (6.647%)  route 5.884ns (93.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 7.851 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.421ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.620    -1.421    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X1Y23          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.419    -1.002 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1343, routed)        5.884     4.883    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/ce_w2c
    SLICE_X13Y28         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[2].ff_bi/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.438     7.851    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/aclk
    SLICE_X13Y28         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[2].ff_bi/C
                         clock pessimism              0.626     8.477    
                         clock uncertainty           -0.074     8.403    
    SLICE_X13Y28         FDRE (Setup_fdre_C_CE)      -0.380     8.023    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[2].ff_bi
  -------------------------------------------------------------------
                         required time                          8.023    
                         arrival time                          -4.883    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[2].ff_br/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 0.419ns (6.647%)  route 5.884ns (93.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 7.851 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.421ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.620    -1.421    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X1Y23          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.419    -1.002 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1343, routed)        5.884     4.883    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/ce_w2c
    SLICE_X13Y28         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[2].ff_br/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.438     7.851    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/aclk
    SLICE_X13Y28         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[2].ff_br/C
                         clock pessimism              0.626     8.477    
                         clock uncertainty           -0.074     8.403    
    SLICE_X13Y28         FDRE (Setup_fdre_C_CE)      -0.380     8.023    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[2].ff_br
  -------------------------------------------------------------------
                         required time                          8.023    
                         arrival time                          -4.883    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[3].ff_br/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 0.419ns (6.647%)  route 5.884ns (93.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 7.851 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.421ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.620    -1.421    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X1Y23          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.419    -1.002 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1343, routed)        5.884     4.883    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/ce_w2c
    SLICE_X13Y28         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[3].ff_br/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.438     7.851    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/aclk
    SLICE_X13Y28         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[3].ff_br/C
                         clock pessimism              0.626     8.477    
                         clock uncertainty           -0.074     8.403    
    SLICE_X13Y28         FDRE (Setup_fdre_C_CE)      -0.380     8.023    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[3].ff_br
  -------------------------------------------------------------------
                         required time                          8.023    
                         arrival time                          -4.883    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/need_balancers.ni_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 0.419ns (6.798%)  route 5.744ns (93.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 7.852 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.421ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.620    -1.421    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X1Y23          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.419    -1.002 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1343, routed)        5.744     4.743    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/ce_w2c
    SLICE_X13Y29         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/need_balancers.ni_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.439     7.852    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/aclk
    SLICE_X13Y29         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/need_balancers.ni_reg_reg[3]/C
                         clock pessimism              0.626     8.478    
                         clock uncertainty           -0.074     8.404    
    SLICE_X13Y29         FDRE (Setup_fdre_C_CE)      -0.380     8.024    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/need_balancers.ni_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/need_balancers.wr_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 0.419ns (6.798%)  route 5.744ns (93.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 7.852 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.421ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.620    -1.421    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X1Y23          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.419    -1.002 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1343, routed)        5.744     4.743    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/ce_w2c
    SLICE_X13Y29         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/need_balancers.wr_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.439     7.852    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/aclk
    SLICE_X13Y29         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/need_balancers.wr_reg_reg[0]/C
                         clock pessimism              0.626     8.478    
                         clock uncertainty           -0.074     8.404    
    SLICE_X13Y29         FDRE (Setup_fdre_C_CE)      -0.380     8.024    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/need_balancers.wr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/need_balancers.wr_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 0.419ns (6.798%)  route 5.744ns (93.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 7.852 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.421ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.620    -1.421    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X1Y23          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.419    -1.002 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1343, routed)        5.744     4.743    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/ce_w2c
    SLICE_X13Y29         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/need_balancers.wr_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.439     7.852    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/aclk
    SLICE_X13Y29         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/need_balancers.wr_reg_reg[1]/C
                         clock pessimism              0.626     8.478    
                         clock uncertainty           -0.074     8.404    
    SLICE_X13Y29         FDRE (Setup_fdre_C_CE)      -0.380     8.024    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/need_balancers.wr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[1].gen_fdre[0].ff_ar/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 0.419ns (6.798%)  route 5.744ns (93.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 7.852 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.421ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.620    -1.421    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X1Y23          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.419    -1.002 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1343, routed)        5.744     4.743    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/ce_w2c
    SLICE_X13Y29         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[1].gen_fdre[0].ff_ar/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.439     7.852    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/aclk
    SLICE_X13Y29         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[1].gen_fdre[0].ff_ar/C
                         clock pessimism              0.626     8.478    
                         clock uncertainty           -0.074     8.404    
    SLICE_X13Y29         FDRE (Setup_fdre_C_CE)      -0.380     8.024    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[1].gen_fdre[0].ff_ar
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.431ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/ai_x_brplusbi_mult2/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_odd.ai_reg_loop[1].ai_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.014ns  (logic 0.419ns (6.967%)  route 5.595ns (93.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 7.852 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.421ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.620    -1.421    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X1Y23          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.419    -1.002 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1343, routed)        5.595     4.593    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/ai_x_brplusbi_mult2/gLUT.gLUT_speed.iLUT/CE
    SLICE_X13Y30         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/ai_x_brplusbi_mult2/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_odd.ai_reg_loop[1].ai_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.439     7.852    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/ai_x_brplusbi_mult2/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X13Y30         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/ai_x_brplusbi_mult2/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_odd.ai_reg_loop[1].ai_reg_reg[1]/C
                         clock pessimism              0.626     8.478    
                         clock uncertainty           -0.074     8.404    
    SLICE_X13Y30         FDRE (Setup_fdre_C_CE)      -0.380     8.024    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/ai_x_brplusbi_mult2/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_odd.ai_reg_loop[1].ai_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -4.593    
  -------------------------------------------------------------------
                         slack                                  3.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[14].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.990%)  route 0.157ns (55.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.583    -0.666    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X3Y23          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.128    -0.538 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[2]/Q
                         net (fo=24, routed)          0.157    -0.382    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[14].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/A2
    SLICE_X2Y23          RAMD64E                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[14].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.851    -0.906    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[14].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/WCLK
    SLICE_X2Y23          RAMD64E                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[14].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/CLK
                         clock pessimism              0.253    -0.653    
    SLICE_X2Y23          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.201    -0.452    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[14].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[14].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.990%)  route 0.157ns (55.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.583    -0.666    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X3Y23          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.128    -0.538 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[2]/Q
                         net (fo=24, routed)          0.157    -0.382    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[14].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/A2
    SLICE_X2Y23          RAMD64E                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[14].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.851    -0.906    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[14].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/WCLK
    SLICE_X2Y23          RAMD64E                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[14].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/CLK
                         clock pessimism              0.253    -0.653    
    SLICE_X2Y23          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.201    -0.452    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[14].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[15].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.990%)  route 0.157ns (55.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.583    -0.666    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X3Y23          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.128    -0.538 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[2]/Q
                         net (fo=24, routed)          0.157    -0.382    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[15].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/A2
    SLICE_X2Y23          RAMD64E                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[15].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.851    -0.906    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[15].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/WCLK
    SLICE_X2Y23          RAMD64E                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[15].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/CLK
                         clock pessimism              0.253    -0.653    
    SLICE_X2Y23          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.201    -0.452    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[15].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[15].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.990%)  route 0.157ns (55.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.583    -0.666    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X3Y23          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.128    -0.538 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[2]/Q
                         net (fo=24, routed)          0.157    -0.382    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[15].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/A2
    SLICE_X2Y23          RAMD64E                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[15].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.851    -0.906    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[15].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/WCLK
    SLICE_X2Y23          RAMD64E                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[15].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/CLK
                         clock pessimism              0.253    -0.653    
    SLICE_X2Y23          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.201    -0.452    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[15].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[14].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.623%)  route 0.305ns (68.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.583    -0.666    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X4Y22          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.525 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[0]/Q
                         net (fo=24, routed)          0.305    -0.220    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[14].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/A0
    SLICE_X2Y23          RAMD64E                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[14].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.851    -0.906    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[14].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/WCLK
    SLICE_X2Y23          RAMD64E                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[14].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/CLK
                         clock pessimism              0.274    -0.632    
    SLICE_X2Y23          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.322    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[14].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[14].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.623%)  route 0.305ns (68.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.583    -0.666    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X4Y22          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.525 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[0]/Q
                         net (fo=24, routed)          0.305    -0.220    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[14].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/A0
    SLICE_X2Y23          RAMD64E                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[14].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.851    -0.906    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[14].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/WCLK
    SLICE_X2Y23          RAMD64E                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[14].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/CLK
                         clock pessimism              0.274    -0.632    
    SLICE_X2Y23          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.322    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[14].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[15].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.623%)  route 0.305ns (68.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.583    -0.666    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X4Y22          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.525 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[0]/Q
                         net (fo=24, routed)          0.305    -0.220    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[15].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/A0
    SLICE_X2Y23          RAMD64E                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[15].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.851    -0.906    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[15].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/WCLK
    SLICE_X2Y23          RAMD64E                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[15].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/CLK
                         clock pessimism              0.274    -0.632    
    SLICE_X2Y23          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.322    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[15].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[15].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.623%)  route 0.305ns (68.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.583    -0.666    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X4Y22          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.525 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cp.muxed_reorder_write_addr_del_reg[0]/Q
                         net (fo=24, routed)          0.305    -0.220    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[15].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/A0
    SLICE_X2Y23          RAMD64E                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[15].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.851    -0.906    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[15].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/WCLK
    SLICE_X2Y23          RAMD64E                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[15].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/CLK
                         clock pessimism              0.274    -0.632    
    SLICE_X2Y23          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.322    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[15].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[11].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.909ns
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.582    -0.667    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/aclk
    SLICE_X2Y24          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.503 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre1/Q
                         net (fo=2, routed)           0.116    -0.387    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[11].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/D
    SLICE_X6Y24          RAMD64E                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[11].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.848    -0.909    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[11].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/WCLK
    SLICE_X6Y24          RAMD64E                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[11].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/CLK
                         clock pessimism              0.274    -0.635    
    SLICE_X6Y24          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.489    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[11].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][8]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.080%)  route 0.157ns (48.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.583    -0.666    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X2Y23          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.502 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[15]/Q
                         net (fo=1, routed)           0.157    -0.345    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[7]
    SLICE_X6Y21          SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][8]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.852    -0.905    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X6Y21          SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][8]_srl16/CLK
                         clock pessimism              0.274    -0.631    
    SLICE_X6Y21          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.448    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][8]_srl16
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Test_Xilinx_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4      Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4      Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8      Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8      Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y12      Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y12      Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X6Y12      Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y10      Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[11].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[11].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[11].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[11].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y22      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[12].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y22      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[12].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[11].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[11].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[11].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[11].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y22      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[12].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y22      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[12].gen_lutram[0].use_ram64x1d.RAM64X1D_inst/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Test_Xilinx_clk_wiz_0_1
  To Clock:  clkfbout_Test_Xilinx_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Test_Xilinx_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    Test_Xilinx_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_Test_Xilinx_clk_wiz_0_1
  To Clock:  clk_out1_Test_Xilinx_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.471ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.176ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/CLR
                            (recovery check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.419ns (18.309%)  route 1.869ns (81.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.480ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.561    -1.480    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X13Y16         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.419    -1.061 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.869     0.809    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X2Y13          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.514     7.927    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X2Y13          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/C
                         clock pessimism              0.626     8.553    
                         clock uncertainty           -0.074     8.479    
    SLICE_X2Y13          FDCE (Recov_fdce_C_CLR)     -0.494     7.985    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg
  -------------------------------------------------------------------
                         required time                          7.985    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                  7.176    

Slack (MET) :             7.491ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.419ns (21.711%)  route 1.511ns (78.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.480ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.561    -1.480    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X13Y16         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.419    -1.061 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.511     0.450    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X6Y13          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.512     7.925    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X6Y13          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/C
                         clock pessimism              0.626     8.551    
                         clock uncertainty           -0.074     8.477    
    SLICE_X6Y13          FDCE (Recov_fdce_C_CLR)     -0.536     7.941    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  7.491    

Slack (MET) :             7.491ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.419ns (21.711%)  route 1.511ns (78.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.480ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.561    -1.480    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X13Y16         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.419    -1.061 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.511     0.450    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X6Y13          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.512     7.925    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X6Y13          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/C
                         clock pessimism              0.626     8.551    
                         clock uncertainty           -0.074     8.477    
    SLICE_X6Y13          FDCE (Recov_fdce_C_CLR)     -0.536     7.941    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  7.491    

Slack (MET) :             7.491ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.419ns (21.711%)  route 1.511ns (78.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.480ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.561    -1.480    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X13Y16         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.419    -1.061 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.511     0.450    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X6Y13          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.512     7.925    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X6Y13          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/C
                         clock pessimism              0.626     8.551    
                         clock uncertainty           -0.074     8.477    
    SLICE_X6Y13          FDCE (Recov_fdce_C_CLR)     -0.536     7.941    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  7.491    

Slack (MET) :             7.491ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.419ns (21.711%)  route 1.511ns (78.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.480ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.561    -1.480    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X13Y16         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.419    -1.061 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.511     0.450    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X6Y13          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.512     7.925    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X6Y13          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/C
                         clock pessimism              0.626     8.551    
                         clock uncertainty           -0.074     8.477    
    SLICE_X6Y13          FDCE (Recov_fdce_C_CLR)     -0.536     7.941    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  7.491    

Slack (MET) :             7.533ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.419ns (21.711%)  route 1.511ns (78.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.480ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.561    -1.480    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X13Y16         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.419    -1.061 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.511     0.450    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X6Y13          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.512     7.925    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X6Y13          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/C
                         clock pessimism              0.626     8.551    
                         clock uncertainty           -0.074     8.477    
    SLICE_X6Y13          FDCE (Recov_fdce_C_CLR)     -0.494     7.983    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  7.533    

Slack (MET) :             7.533ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.419ns (21.711%)  route 1.511ns (78.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.480ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.561    -1.480    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X13Y16         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.419    -1.061 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.511     0.450    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X6Y13          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.512     7.925    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X6Y13          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/C
                         clock pessimism              0.626     8.551    
                         clock uncertainty           -0.074     8.477    
    SLICE_X6Y13          FDCE (Recov_fdce_C_CLR)     -0.494     7.983    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  7.533    

Slack (MET) :             7.533ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.419ns (21.711%)  route 1.511ns (78.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.480ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.561    -1.480    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X13Y16         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.419    -1.061 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.511     0.450    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X6Y13          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.512     7.925    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X6Y13          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/C
                         clock pessimism              0.626     8.551    
                         clock uncertainty           -0.074     8.477    
    SLICE_X6Y13          FDCE (Recov_fdce_C_CLR)     -0.494     7.983    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  7.533    

Slack (MET) :             7.533ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.419ns (21.711%)  route 1.511ns (78.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.480ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.561    -1.480    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X13Y16         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.419    -1.061 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.511     0.450    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X6Y13          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.512     7.925    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X6Y13          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/C
                         clock pessimism              0.626     8.551    
                         clock uncertainty           -0.074     8.477    
    SLICE_X6Y13          FDCE (Recov_fdce_C_CLR)     -0.494     7.983    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  7.533    

Slack (MET) :             7.708ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.419ns (25.537%)  route 1.222ns (74.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.147ns = ( 7.853 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.480ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.561    -1.480    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X13Y16         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.419    -1.061 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.222     0.161    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y20         FDPE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.440     7.853    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y20         FDPE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/C
                         clock pessimism              0.626     8.479    
                         clock uncertainty           -0.074     8.405    
    SLICE_X10Y20         FDPE (Recov_fdpe_C_PRE)     -0.536     7.869    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]
  -------------------------------------------------------------------
                         required time                          7.869    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  7.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.623%)  route 0.253ns (66.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.561    -0.688    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X13Y16         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.560 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.253    -0.308    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X8Y20          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.825    -0.932    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X8Y20          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/C
                         clock pessimism              0.274    -0.658    
    SLICE_X8Y20          FDCE (Remov_fdce_C_CLR)     -0.120    -0.778    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.623%)  route 0.253ns (66.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.561    -0.688    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X13Y16         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.560 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.253    -0.308    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X8Y20          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.825    -0.932    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X8Y20          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/C
                         clock pessimism              0.274    -0.658    
    SLICE_X8Y20          FDCE (Remov_fdce_C_CLR)     -0.120    -0.778    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.623%)  route 0.253ns (66.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.561    -0.688    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X13Y16         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.560 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.253    -0.308    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X8Y20          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.825    -0.932    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X8Y20          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/C
                         clock pessimism              0.274    -0.658    
    SLICE_X8Y20          FDCE (Remov_fdce_C_CLR)     -0.120    -0.778    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.623%)  route 0.253ns (66.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.561    -0.688    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X13Y16         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.560 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.253    -0.308    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X8Y20          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.825    -0.932    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X8Y20          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]/C
                         clock pessimism              0.274    -0.658    
    SLICE_X8Y20          FDCE (Remov_fdce_C_CLR)     -0.120    -0.778    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.128ns (24.911%)  route 0.386ns (75.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.561    -0.688    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X13Y16         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.560 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.386    -0.174    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X8Y21          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.824    -0.933    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X8Y21          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/C
                         clock pessimism              0.274    -0.659    
    SLICE_X8Y21          FDCE (Remov_fdce_C_CLR)     -0.120    -0.779    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]
  -------------------------------------------------------------------
                         required time                          0.779    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.128ns (24.911%)  route 0.386ns (75.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.561    -0.688    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X13Y16         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.560 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.386    -0.174    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X8Y21          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.824    -0.933    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X8Y21          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/C
                         clock pessimism              0.274    -0.659    
    SLICE_X8Y21          FDCE (Remov_fdce_C_CLR)     -0.120    -0.779    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]
  -------------------------------------------------------------------
                         required time                          0.779    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.128ns (24.911%)  route 0.386ns (75.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.561    -0.688    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X13Y16         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.560 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.386    -0.174    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X8Y21          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.824    -0.933    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X8Y21          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[6]/C
                         clock pessimism              0.274    -0.659    
    SLICE_X8Y21          FDCE (Remov_fdce_C_CLR)     -0.120    -0.779    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[6]
  -------------------------------------------------------------------
                         required time                          0.779    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.128ns (24.911%)  route 0.386ns (75.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.561    -0.688    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X13Y16         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.560 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.386    -0.174    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X8Y21          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.824    -0.933    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X8Y21          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[7]/C
                         clock pessimism              0.274    -0.659    
    SLICE_X8Y21          FDCE (Remov_fdce_C_CLR)     -0.120    -0.779    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[7]
  -------------------------------------------------------------------
                         required time                          0.779    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/CLR
                            (removal check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.128ns (19.913%)  route 0.515ns (80.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.561    -0.688    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X13Y16         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.560 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.515    -0.046    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y20         FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.825    -0.932    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y20         FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/C
                         clock pessimism              0.274    -0.658    
    SLICE_X10Y20         FDCE (Remov_fdce_C_CLR)     -0.120    -0.778    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.128ns (19.913%)  route 0.515ns (80.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.561    -0.688    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X13Y16         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.560 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.515    -0.046    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y20         FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.825    -0.932    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y20         FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/C
                         clock pessimism              0.274    -0.658    
    SLICE_X10Y20         FDCE (Remov_fdce_C_CLR)     -0.120    -0.778    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.733    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_Test_Xilinx_clk_wiz_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.894ns  (logic 1.441ns (49.794%)  route 1.453ns (50.206%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.453     2.894    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X15Y13         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.260 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.678    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.587 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.445    -2.142    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X15Y13         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.210ns (24.863%)  route 0.633ns (75.137%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.633     0.843    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X15Y13         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.831    -0.926    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X15Y13         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Test_Xilinx_clk_wiz_0_1
  To Clock:  clk_out1_Test_Xilinx_clk_wiz_0_1

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.939ns  (logic 0.456ns (48.550%)  route 0.483ns (51.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns
    Source Clock Delay      (SCD):    -1.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.633    -1.408    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X1Y14          FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.952 r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.483    -0.468    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X1Y12          FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.260 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.678    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.587 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.515    -2.072    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X1Y12          FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.927ns  (logic 0.456ns (49.168%)  route 0.471ns (50.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns
    Source Clock Delay      (SCD):    -1.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.634    -1.407    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X1Y12          FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.951 r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.471    -0.479    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X1Y13          FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.260 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.678    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.587 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.514    -2.073    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X1Y13          FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.971ns  (logic 0.518ns (53.326%)  route 0.453ns (46.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns
    Source Clock Delay      (SCD):    -1.483ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.558    -1.483    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X14Y18         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.965 r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.453    -0.511    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X13Y19         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.260 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.678    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.587 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.439    -2.148    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X13Y19         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.184ns (48.360%)  route 0.196ns (51.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.826    -0.931    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X10Y19         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.184    -0.747 r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.196    -0.550    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X13Y19         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.558    -0.691    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X13Y19         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.701ns  (logic 0.385ns (54.884%)  route 0.316ns (45.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.260 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.678    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.587 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.440    -2.147    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X10Y19         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.385    -1.762 r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.316    -1.446    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X13Y19         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.557    -1.484    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X13Y19         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.800ns  (logic 0.418ns (52.225%)  route 0.382ns (47.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.260 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.678    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.587 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.440    -2.147    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X14Y18         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.418    -1.729 r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.382    -1.347    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X13Y19         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.557    -1.484    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X13Y19         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.766ns  (logic 0.367ns (47.884%)  route 0.399ns (52.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.408ns
    Source Clock Delay      (SCD):    -2.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.260 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.678    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.587 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.515    -2.072    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X1Y12          FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.367    -1.705 r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.399    -1.306    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X1Y13          FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.633    -1.408    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X1Y13          FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.774ns  (logic 0.367ns (47.401%)  route 0.407ns (52.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.407ns
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.260 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.678    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.587 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.514    -2.073    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X1Y14          FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.367    -1.706 r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.407    -1.299    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X1Y12          FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.634    -1.407    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X1Y12          FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Test_Xilinx_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.968ns  (logic 3.974ns (49.869%)  route 3.995ns (50.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.556    -1.485    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X11Y20         FDSE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDSE (Prop_fdse_C_Q)         0.456    -1.029 r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/Q
                         net (fo=1, routed)           3.995     2.966    usb_uart_txd_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     6.484 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     6.484    usb_uart_txd
    A18                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.642ns  (logic 1.360ns (51.460%)  route 1.283ns (48.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.557    -0.692    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X11Y20         FDSE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDSE (Prop_fdse_C_Q)         0.141    -0.551 r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/Q
                         net (fo=1, routed)           1.283     0.731    usb_uart_txd_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     1.950 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     1.950    usb_uart_txd
    A18                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_Test_Xilinx_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Test_Xilinx_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Test_Xilinx_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    U4                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     5.347 f  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.685 f  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.214    Test_Xilinx_i/clk_wiz_0/inst/clkfbout_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.243 f  Test_Xilinx_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.060    Test_Xilinx_i/clk_wiz_0/inst/clkfbout_buf_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Test_Xilinx_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -5.260 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.678    Test_Xilinx_i/clk_wiz_0/inst/clkfbout_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.587 r  Test_Xilinx_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.130    Test_Xilinx_i/clk_wiz_0/inst/clkfbout_buf_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_Test_Xilinx_clk_wiz_0_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.938ns  (logic 1.456ns (29.490%)  route 3.482ns (70.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           3.482     4.938    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/UART_RX
    SLICE_X0Y18          FDSE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.260 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.678    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.587 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.509    -2.078    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X0Y18          FDSE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/C

Slack:                    inf
  Source:                 Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.899ns  (logic 0.124ns (4.277%)  route 2.775ns (95.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.775     2.775    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/dcm_locked
    SLICE_X15Y15         LUT3 (Prop_lut3_I0_O)        0.124     2.899 r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     2.899    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X15Y15         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.260 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.678    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.587 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        1.444    -2.143    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X15Y15         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.322ns  (logic 0.045ns (3.403%)  route 1.277ns (96.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.277     1.277    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/dcm_locked
    SLICE_X15Y15         LUT3 (Prop_lut3_I0_O)        0.045     1.322 r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.322    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X15Y15         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.830    -0.927    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X15Y15         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.655ns  (logic 0.224ns (13.551%)  route 1.431ns (86.449%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.431     1.655    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/UART_RX
    SLICE_X0Y18          FDSE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1930, routed)        0.857    -0.900    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X0Y18          FDSE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/C





