 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Bicubic
Version: V-2023.12
Date   : Thu Sep 12 01:15:21 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: TH[1] (input port clocked by CLK)
  Endpoint: raddr_y_reg[4]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Bicubic            tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     1.00       1.50 f
  TH[1] (in)                               0.00       1.50 f
  U2873/Y (NOR2X8)                         0.14       1.65 r
  U1717/Y (AND2X6)                         0.15       1.80 r
  U2894/Y (XOR2X4)                         0.30       2.10 r
  U3779/Y (NAND2X2)                        0.27       2.37 f
  U3780/Y (NOR2X4)                         0.15       2.52 r
  U1668/Y (BUFX12)                         0.20       2.71 r
  U1630/Y (NAND2X2)                        0.14       2.85 f
  U4290/Y (NAND3X1)                        0.20       3.06 r
  U4291/Y (MXI2X2)                         0.17       3.23 f
  U2691/Y (AND4X4)                         0.23       3.46 f
  U1495/Y (INVX8)                          0.16       3.62 r
  U4336/Y (XNOR2X4)                        0.22       3.84 r
  U4545/Y (NAND2X4)                        0.18       4.02 f
  U1339/Y (BUFX12)                         0.22       4.24 f
  U2640/Y (OAI22X2)                        0.17       4.41 r
  U2800/CO (ADDFXL)                        0.86       5.26 r
  U5432/S (ADDFHX2)                        0.39       5.66 r
  U5436/S (ADDFHX4)                        0.31       5.97 f
  U582/Y (NOR2X6)                          0.16       6.13 r
  U633/Y (NOR2X6)                          0.12       6.26 f
  U5412/Y (NAND2X8)                        0.11       6.36 r
  U5413/Y (CLKINVX1)                       0.26       6.62 f
  U5414/Y (NAND2X2)                        0.21       6.83 r
  U5428/Y (OAI21X4)                        0.11       6.94 f
  U5440/Y (XNOR2X4)                        0.11       7.06 r
  U5441/Y (NAND2BX4)                       0.21       7.27 r
  U385/Y (NAND2X2)                         0.18       7.45 f
  U5613/Y (NAND2X1)                        0.23       7.68 r
  U364/Y (XOR2X2)                          0.27       7.95 r
  U5616/Y (AOI21X4)                        0.15       8.10 f
  U5617/Y (OAI21X4)                        0.13       8.23 r
  raddr_y_reg[4]/D (DFFRX2)                0.00       8.23 r
  data arrival time                                   8.23

  clock CLK (rise edge)                    8.00       8.00
  clock network delay (ideal)              0.50       8.50
  clock uncertainty                       -0.10       8.40
  raddr_y_reg[4]/CK (DFFRX2)               0.00       8.40 r
  library setup time                      -0.17       8.23
  data required time                                  8.23
  -----------------------------------------------------------
  data required time                                  8.23
  data arrival time                                  -8.23
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
