# RISC-CPU

Top module is 'top_datapath.v' 

Every Module has a testbench named test_modulename.v

Instruction and data memory are loaded as .lst file\

Datapath is drawn in 'Datapath.jpg'


