;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, 906
	SUB 72, @17
	JMP 20, 6
	CMP #12, @10
	SUB 25, 400
	MOV 0, <0
	SLT 121, -966
	ADD #270, <1
	MOV -7, <-20
	MOV #12, @10
	SLT 121, -966
	JMZ 0, @0
	DJN 300, 90
	SUB @121, 106
	MOV #12, @10
	SLT 20, @12
	SPL <107, 106
	ADD #270, <1
	MOV 20, @12
	SUB #12, @96
	SUB #0, -33
	MOV #12, @10
	SUB 20, 6
	SPL 7, @-1
	SUB #12, @96
	JMP 25, 400
	JMP 25, 480
	MOV #12, @10
	MOV #12, @10
	ADD #270, <1
	MOV 20, @12
	ADD #270, <1
	SUB #12, @96
	JMZ 12, #910
	CMP 121, -966
	SUB 0, <0
	DJN 300, 90
	SPL 0, <332
	SPL 0, <332
	MOV -1, <-20
	MOV #12, @10
	SPL 0, <332
	CMP -207, <-126
	CMP -207, <-126
	SUB #72, @260
	SLT -1, <-109
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
