#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28c1bf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28c1d80 .scope module, "tb" "tb" 3 56;
 .timescale -12 -12;
L_0x28b38c0 .functor NOT 1, L_0x28f8c40, C4<0>, C4<0>, C4<0>;
L_0x28b3c10 .functor XOR 2, L_0x28f8870, L_0x28f8a30, C4<00>, C4<00>;
L_0x28b3f60 .functor XOR 2, L_0x28b3c10, L_0x28f8ad0, C4<00>, C4<00>;
v0x28f67c0_0 .net *"_ivl_10", 1 0, L_0x28f8ad0;  1 drivers
v0x28f68c0_0 .net *"_ivl_12", 1 0, L_0x28b3f60;  1 drivers
v0x28f69a0_0 .net *"_ivl_2", 1 0, L_0x28f87d0;  1 drivers
v0x28f6a60_0 .net *"_ivl_4", 1 0, L_0x28f8870;  1 drivers
v0x28f6b40_0 .net *"_ivl_6", 1 0, L_0x28f8a30;  1 drivers
v0x28f6c70_0 .net *"_ivl_8", 1 0, L_0x28b3c10;  1 drivers
v0x28f6d50_0 .net "a", 0 0, v0x28f5180_0;  1 drivers
v0x28f6df0_0 .net "b", 0 0, v0x28f5220_0;  1 drivers
v0x28f6e90_0 .net "cin", 0 0, v0x28f52c0_0;  1 drivers
v0x28f6fc0_0 .var "clk", 0 0;
v0x28f7060_0 .net "cout_dut", 0 0, L_0x28f7f90;  1 drivers
v0x28f7100_0 .net "cout_ref", 0 0, L_0x28f7790;  1 drivers
v0x28f71a0_0 .var/2u "stats1", 223 0;
v0x28f7240_0 .var/2u "strobe", 0 0;
v0x28f72e0_0 .net "sum_dut", 0 0, L_0x28f8080;  1 drivers
v0x28f7380_0 .net "sum_ref", 0 0, L_0x28f7830;  1 drivers
v0x28f7450_0 .net "tb_match", 0 0, L_0x28f8c40;  1 drivers
v0x28f74f0_0 .net "tb_mismatch", 0 0, L_0x28b38c0;  1 drivers
v0x28f7590_0 .net "wavedrom_enable", 0 0, v0x28f5400_0;  1 drivers
v0x28f7660_0 .net "wavedrom_title", 511 0, v0x28f54f0_0;  1 drivers
L_0x28f87d0 .concat [ 1 1 0 0], L_0x28f7830, L_0x28f7790;
L_0x28f8870 .concat [ 1 1 0 0], L_0x28f7830, L_0x28f7790;
L_0x28f8a30 .concat [ 1 1 0 0], L_0x28f8080, L_0x28f7f90;
L_0x28f8ad0 .concat [ 1 1 0 0], L_0x28f7830, L_0x28f7790;
L_0x28f8c40 .cmp/eeq 2, L_0x28f87d0, L_0x28b3f60;
S_0x28c70e0 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x28c1d80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7f934c358060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28bd7d0_0 .net *"_ivl_10", 0 0, L_0x7f934c358060;  1 drivers
v0x28b3670_0 .net *"_ivl_11", 1 0, L_0x28f7ba0;  1 drivers
v0x28b3990_0 .net *"_ivl_13", 1 0, L_0x28f7ce0;  1 drivers
L_0x7f934c3580a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28b3ce0_0 .net *"_ivl_16", 0 0, L_0x7f934c3580a8;  1 drivers
v0x28b4070_0 .net *"_ivl_17", 1 0, L_0x28f7e50;  1 drivers
v0x28b4400_0 .net *"_ivl_3", 1 0, L_0x28f7970;  1 drivers
L_0x7f934c358018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28b4790_0 .net *"_ivl_6", 0 0, L_0x7f934c358018;  1 drivers
v0x28f4460_0 .net *"_ivl_7", 1 0, L_0x28f7a10;  1 drivers
v0x28f4540_0 .net "a", 0 0, v0x28f5180_0;  alias, 1 drivers
v0x28f4600_0 .net "b", 0 0, v0x28f5220_0;  alias, 1 drivers
v0x28f46c0_0 .net "cin", 0 0, v0x28f52c0_0;  alias, 1 drivers
v0x28f4780_0 .net "cout", 0 0, L_0x28f7790;  alias, 1 drivers
v0x28f4840_0 .net "sum", 0 0, L_0x28f7830;  alias, 1 drivers
L_0x28f7790 .part L_0x28f7e50, 1, 1;
L_0x28f7830 .part L_0x28f7e50, 0, 1;
L_0x28f7970 .concat [ 1 1 0 0], v0x28f5180_0, L_0x7f934c358018;
L_0x28f7a10 .concat [ 1 1 0 0], v0x28f5220_0, L_0x7f934c358060;
L_0x28f7ba0 .arith/sum 2, L_0x28f7970, L_0x28f7a10;
L_0x28f7ce0 .concat [ 1 1 0 0], v0x28f52c0_0, L_0x7f934c3580a8;
L_0x28f7e50 .arith/sum 2, L_0x28f7ba0, L_0x28f7ce0;
S_0x28f49a0 .scope module, "stim1" "stimulus_gen" 3 97, 3 17 0, S_0x28c1d80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "cin";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x28f5180_0 .var "a", 0 0;
v0x28f5220_0 .var "b", 0 0;
v0x28f52c0_0 .var "cin", 0 0;
v0x28f5360_0 .net "clk", 0 0, v0x28f6fc0_0;  1 drivers
v0x28f5400_0 .var "wavedrom_enable", 0 0;
v0x28f54f0_0 .var "wavedrom_title", 511 0;
E_0x28c1400/0 .event negedge, v0x28f5360_0;
E_0x28c1400/1 .event posedge, v0x28f5360_0;
E_0x28c1400 .event/or E_0x28c1400/0, E_0x28c1400/1;
E_0x28c1650 .event negedge, v0x28f5360_0;
E_0x28ac9f0 .event posedge, v0x28f5360_0;
S_0x28f4c80 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x28f49a0;
 .timescale -12 -12;
v0x28f4e80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28f4f80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x28f49a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28f5650 .scope module, "top_module1" "top_module" 3 110, 4 1 0, S_0x28c1d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7f934c358138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28f5910_0 .net *"_ivl_10", 0 0, L_0x7f934c358138;  1 drivers
v0x28f59f0_0 .net *"_ivl_11", 1 0, L_0x28f8420;  1 drivers
v0x28f5ad0_0 .net *"_ivl_13", 1 0, L_0x28f8560;  1 drivers
L_0x7f934c358180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28f5bc0_0 .net *"_ivl_16", 0 0, L_0x7f934c358180;  1 drivers
v0x28f5ca0_0 .net *"_ivl_17", 1 0, L_0x28f8690;  1 drivers
v0x28f5dd0_0 .net *"_ivl_3", 1 0, L_0x28f81c0;  1 drivers
L_0x7f934c3580f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28f5eb0_0 .net *"_ivl_6", 0 0, L_0x7f934c3580f0;  1 drivers
v0x28f5f90_0 .net *"_ivl_7", 1 0, L_0x28f82b0;  1 drivers
v0x28f6070_0 .net "a", 0 0, v0x28f5180_0;  alias, 1 drivers
v0x28f61a0_0 .net "b", 0 0, v0x28f5220_0;  alias, 1 drivers
v0x28f6290_0 .net "cin", 0 0, v0x28f52c0_0;  alias, 1 drivers
v0x28f6380_0 .net "cout", 0 0, L_0x28f7f90;  alias, 1 drivers
v0x28f6440_0 .net "sum", 0 0, L_0x28f8080;  alias, 1 drivers
L_0x28f7f90 .part L_0x28f8690, 1, 1;
L_0x28f8080 .part L_0x28f8690, 0, 1;
L_0x28f81c0 .concat [ 1 1 0 0], v0x28f5180_0, L_0x7f934c3580f0;
L_0x28f82b0 .concat [ 1 1 0 0], v0x28f5220_0, L_0x7f934c358138;
L_0x28f8420 .arith/sum 2, L_0x28f81c0, L_0x28f82b0;
L_0x28f8560 .concat [ 1 1 0 0], v0x28f52c0_0, L_0x7f934c358180;
L_0x28f8690 .arith/sum 2, L_0x28f8420, L_0x28f8560;
S_0x28f65a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x28c1d80;
 .timescale -12 -12;
E_0x28c11a0 .event anyedge, v0x28f7240_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28f7240_0;
    %nor/r;
    %assign/vec4 v0x28f7240_0, 0;
    %wait E_0x28c11a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28f49a0;
T_3 ;
    %wait E_0x28ac9f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x28f52c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f5220_0, 0;
    %assign/vec4 v0x28f5180_0, 0;
    %wait E_0x28ac9f0;
    %pushi/vec4 2, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x28f52c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f5220_0, 0;
    %assign/vec4 v0x28f5180_0, 0;
    %wait E_0x28ac9f0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x28f52c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f5220_0, 0;
    %assign/vec4 v0x28f5180_0, 0;
    %wait E_0x28ac9f0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x28f52c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f5220_0, 0;
    %assign/vec4 v0x28f5180_0, 0;
    %wait E_0x28ac9f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x28f52c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f5220_0, 0;
    %assign/vec4 v0x28f5180_0, 0;
    %wait E_0x28ac9f0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x28f52c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f5220_0, 0;
    %assign/vec4 v0x28f5180_0, 0;
    %wait E_0x28ac9f0;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x28f52c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f5220_0, 0;
    %assign/vec4 v0x28f5180_0, 0;
    %wait E_0x28c1650;
    %fork TD_tb.stim1.wavedrom_stop, S_0x28f4f80;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28c1400;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x28f52c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f5220_0, 0;
    %assign/vec4 v0x28f5180_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x28c1d80;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f6fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f7240_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x28c1d80;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x28f6fc0_0;
    %inv;
    %store/vec4 v0x28f6fc0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x28c1d80;
T_6 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28f5360_0, v0x28f74f0_0, v0x28f6d50_0, v0x28f6df0_0, v0x28f6e90_0, v0x28f7100_0, v0x28f7060_0, v0x28f7380_0, v0x28f72e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x28c1d80;
T_7 ;
    %load/vec4 v0x28f71a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x28f71a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28f71a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "cout", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "cout" {0 0 0};
T_7.1 ;
    %load/vec4 v0x28f71a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x28f71a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28f71a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_7.3 ;
    %load/vec4 v0x28f71a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28f71a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28f71a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28f71a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x28c1d80;
T_8 ;
    %wait E_0x28c1400;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28f71a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f71a0_0, 4, 32;
    %load/vec4 v0x28f7450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x28f71a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f71a0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28f71a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f71a0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x28f7100_0;
    %load/vec4 v0x28f7100_0;
    %load/vec4 v0x28f7060_0;
    %xor;
    %load/vec4 v0x28f7100_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x28f71a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f71a0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x28f71a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f71a0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x28f7380_0;
    %load/vec4 v0x28f7380_0;
    %load/vec4 v0x28f72e0_0;
    %xor;
    %load/vec4 v0x28f7380_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x28f71a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f71a0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x28f71a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f71a0_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fadd/fadd_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/machine/fadd/iter0/response4/top_module.sv";
