$date
	Fri Oct 24 10:59:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module binary_to_bcd_tb $end
$var wire 4 ! tens [3:0] $end
$var wire 4 " ones [3:0] $end
$var reg 4 # b [3:0] $end
$scope module uut $end
$var wire 4 $ b [3:0] $end
$var wire 4 % tens [3:0] $end
$var wire 4 & ones [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10
b1 "
b1 &
b1 #
b1 $
#20
b101 "
b101 &
b101 #
b101 $
#30
b1000 "
b1000 &
b1000 #
b1000 $
#40
b1 !
b1 %
b1 "
b1 &
b1011 #
b1011 $
#50
b10 "
b10 &
b1100 #
b1100 $
#60
b11 "
b11 &
b1101 #
b1101 $
#70
b100 "
b100 &
b1110 #
b1110 $
#80
