Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Feb 23 14:27:53 2018
| Host         : LAPTOP-0K0F3IH1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stopwatch_control_sets_placed.rpt
| Design       : stopwatch
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              45 |           12 |
| Yes          | No                    | No                     |              56 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------+----------------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal     |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+------------------------+----------------------------+------------------+----------------+
|  clk_IBUF_BUFG | center/count_reg[14]   |                            |                1 |              1 |
|  clk_IBUF_BUFG | down/count_reg[14]     |                            |                1 |              1 |
|  clk_IBUF_BUFG | up/p_0_in              |                            |                1 |              1 |
|  clk_IBUF_BUFG |                        | center/count[0]_i_1__1_n_0 |                4 |             15 |
|  clk_IBUF_BUFG |                        | down/count[0]_i_1__0_n_0   |                4 |             15 |
|  clk_IBUF_BUFG |                        | up/count[0]_i_1_n_0        |                4 |             15 |
|  clk_IBUF_BUFG | giraffe/counter_reg[0] |                            |               14 |             53 |
|  clk_IBUF_BUFG |                        |                            |               15 |             54 |
+----------------+------------------------+----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 15     |                     3 |
| 16+    |                     2 |
+--------+-----------------------+


