$date
	Sun Nov 10 14:25:37 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100us
$end
$scope module fsm_sequence_test $end
$var wire 1 ! z $end
$var wire 1 " clock $end
$var reg 1 # reset $end
$var reg 1 $ w $end
$scope module u_clk $end
$var reg 1 " clk $end
$scope begin CLOCK_GENERATION $end
$upscope $end
$scope begin INITIALIZE $end
$upscope $end
$upscope $end
$scope module u_fsm $end
$var wire 1 " clock $end
$var wire 1 # reset $end
$var wire 1 $ w $end
$var wire 1 ! z $end
$var wire 2 % next_state [1:0] $end
$var wire 2 & current_state [1:0] $end
$scope module u_ffd_0 $end
$var wire 1 " clk $end
$var wire 1 ' d $end
$var wire 1 # reset $end
$var reg 1 ( q $end
$upscope $end
$scope module u_ffd_1 $end
$var wire 1 " clk $end
$var wire 1 ) d $end
$var wire 1 # reset $end
$var reg 1 * q $end
$upscope $end
$scope module u_next_state $end
$var wire 2 + current_state [1:0] $end
$var wire 1 $ in $end
$var wire 2 , next_state [1:0] $end
$upscope $end
$scope module u_output $end
$var wire 1 $ in $end
$var wire 2 - state [1:0] $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$scope begin GTKWAVE_FILE $end
$upscope $end
$scope begin TESTING $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
b11 ,
b0 +
0*
1)
0(
1'
b0 &
b11 %
0$
x#
0"
0!
$end
#1
1(
b11 &
b11 +
b11 -
1*
1"
#2
0*
b0 &
b0 +
b0 -
0(
0"
1#
#3
1"
#4
1*
b11 &
b11 +
b11 -
1(
0"
0#
#5
1"
#6
0"
#7
1"
#8
0)
0'
b0 %
b0 ,
0"
1$
#9
1'
b1 %
b1 ,
0(
b0 &
b0 +
b0 -
0*
1"
#10
1)
b11 %
b11 ,
0"
0$
#11
1*
b11 &
b11 +
b11 -
1(
1"
#12
0"
#13
1"
#14
0)
0'
b0 %
b0 ,
0"
1$
#15
1'
b1 %
b1 ,
0*
b0 &
b0 +
b0 -
0(
1"
#16
0"
#17
b1 &
b1 +
b1 -
1(
1"
#18
0"
#19
1"
#20
1)
0'
b10 %
b10 ,
0"
0$
#21
1'
b11 %
b11 ,
0(
b10 &
b10 +
b10 -
1*
1"
#22
0"
#23
b11 &
b11 +
b11 -
1(
1"
#24
0"
#25
1"
#26
0)
0'
b0 %
b0 ,
0"
1$
#27
1'
b1 %
b1 ,
0*
b0 &
b0 +
b0 -
0(
1"
#28
0"
#29
b1 &
b1 +
b1 -
1(
1"
#30
1)
0'
b10 %
b10 ,
0"
0$
#31
1'
b11 %
b11 ,
1*
b10 &
b10 +
b10 -
0(
1"
#32
1!
0"
1$
#33
0)
0'
b0 %
b0 ,
0!
b11 &
b11 +
b11 -
1(
1"
#34
0"
#35
1'
b1 %
b1 ,
0*
b0 &
b0 +
b0 -
0(
1"
#36
0"
#37
b1 &
b1 +
b1 -
1(
1"
#38
0"
