<?xml version="1.0" encoding="UTF-8"?>
<device name="ich10_lan_v2" desc="model of Intel® ICH10 Gb Ethernet controller" documentation="Gigabit Ethernet Controller in Intel® ICH10." limitations="&lt;ul&gt;&lt;li&gt;Flow Control is unimplemented.&lt;/li&gt;&lt;li&gt;Power Management is unimplemented.&lt;/li&gt;&lt;li&gt;Load configuration from non-volatile memory is unimplemented.&lt;/li&gt;&lt;li&gt;Adjust time in time sync (IEEE 1588) is unimplemented.&lt;/li&gt;&lt;li&gt;RSS interrupt to specific CPU is unimplemented.&lt;/li&gt;&lt;/ul&gt;" bitorder="le">
  <bank name="csr" documentation="ICH Ethernet Controller Registers" byte_order="little-endian" function="0">
    <register name="ait" desc="Adaptive IFS Throttle" limitations="Not implemented." offset="1112" size="4">
    </register>
    <register name="algnerrc" desc="Alignment Error Count" offset="16388" size="4">
    </register>
    <register name="bprc" desc="Broadcast Packets Received Count" offset="16504" size="4">
    </register>
    <register name="bptc" desc="Broadcast Packets Transmitted Count" offset="16628" size="4">
    </register>
    <register name="busnum" desc="Device Bus Number" offset="56" size="4">
    </register>
    <register name="cbrdpc" desc="Circuit break RX dropped packet" offset="16452" size="4">
    </register>
    <register name="cbtmpc" desc="Circuit Breaker TX manage packet count" offset="16428" size="4">
    </register>
    <register name="cexterr" desc="Carrier Extension Error Count" offset="16444" size="4">
    </register>
    <register name="colc" desc="Collision Count" offset="16424" size="4">
    </register>
    <register name="cpuvec" desc="CPU Vector" offset="11280" size="4">
    </register>
    <register name="crcerrs" desc="CRC Error Count" offset="16384" size="4">
    </register>
    <register name="ctrl" desc="Device Control" offset="0" size="4">
      <field name="fd" desc="Full-Duplex" msb="0" lsb="0" />
      <field name="frcdplx" desc="Force Duplex" msb="12" lsb="12" />
      <field name="frcspd" desc="Force Speed" msb="11" lsb="11" />
      <field name="h2meint" desc="Host to ME Interrupt" msb="25" lsb="25" />
      <field name="lanphypco" desc="LANPHYPC Override" limitations="Not implemented." msb="16" lsb="16" />
      <field name="lanphypcv" desc="LANPHYPC Value" limitations="Not implemented." msb="17" lsb="17" />
      <field name="lcd_rst" desc="PHY Reset" limitations="Not implemented." msb="31" lsb="31" />
      <field name="lcdpd" desc="PHY Power Down" msb="24" lsb="24" />
      <field name="md" desc="Master Disable" msb="2" lsb="2" />
      <field name="rfce" desc="Receive Flow Control Enable" limitations="Not implemented." msb="27" lsb="27" />
      <field name="speed" desc="Speed selection" msb="9" lsb="8" />
      <field name="swrst" desc="Host Software Reset" msb="26" lsb="26" />
      <field name="tfce" desc="Transmit Flow Control Enable" limitations="Not implemented." msb="28" lsb="28" />
      <field name="vme" desc="VLAN Mode Enable" msb="30" lsb="30" />
    </register>
    <register name="ctrl_ext" desc="Extended Device Control" offset="24" size="4">
      <field name="dmackctl" desc="DMA Clock Control" msb="25" lsb="25" />
      <field name="drv_load" desc="Driver Loaded" msb="28" lsb="28" />
      <field name="dynck" desc="Dynamic Clock Gating" msb="19" lsb="19" />
      <field name="extppol" desc="External PHY Power Control Polarity" msb="14" lsb="14" />
      <field name="iame" desc="Interrupt Acknowledge Auto-Mask Enable" msb="27" lsb="27" />
      <field name="itcen" desc="Interrupt Timers Clean Enable" msb="29" lsb="29" />
      <field name="lsecck" desc="LinkSec Clock Gate" msb="12" lsb="12" />
      <field name="phypden" desc="PHY Power Down Enable" msb="20" lsb="20" />
      <field name="pllgatedis" desc="Disable Static GLCI PLL Gating" msb="26" lsb="26" />
      <field name="spd_byps" desc="Speed Select Bypass" msb="15" lsb="15" />
    </register>
    <register name="dc" desc="Defer Count" offset="16432" size="4">
    </register>
    <register name="dummy_3004" offset="12292" size="4">
    </register>
    <register name="dummy_5b00" offset="23296" size="4">
    </register>
    <register name="ecol" desc="Excessive Collision Count" offset="16408" size="4">
    </register>
    <register name="eec" desc="EEPROM/Flash Control" limitations="Not implemented." offset="16" size="4">
    </register>
    <register name="eerd" desc="EEPROM Read" limitations="Not implemented." offset="20" size="4">
    </register>
    <register name="ert" desc="Early Receive Threshold" offset="8200" size="4">
      <field name="rxt" desc="Receive Threshold Value" limitations="Not implemented." msb="12" lsb="0" />
    </register>
    <register name="extcnf_ctrl" desc="Extended Configuration Control" limitations="Not implemented." offset="3840" size="4">
    </register>
    <register name="extcnf_size" desc="Extended Configuration Size" limitations="Not implemented." offset="3848" size="4">
    </register>
    <register name="fcrth" desc="Flow Control Receive Threshold High" offset="8552" size="4">
      <field name="rt" desc="Receive Threshold Value" limitations="Not implemented." msb="15" lsb="3" />
    </register>
    <register name="fcrtl" desc="Flow Control Receive Threshold Low" offset="8544" size="4">
      <field name="rt" desc="Receive Threshold Value" limitations="Not implemented." msb="15" lsb="3" />
    </register>
    <register name="fcrtv" desc="Flow Control Refresh Threshold Value" limitations="Not implemented." offset="24384" size="4">
    </register>
    <register name="fcruc" desc="FC Received Unsupported Count" offset="16472" size="4">
    </register>
    <register name="fcttv" desc="Flow Control Transmit Timer Value" limitations="Not implemented." offset="368" size="4">
    </register>
    <register name="fext" desc="Feature Extended" limitations="Not implemented." offset="44" size="4">
    </register>
    <register name="fextnvm" desc="Feature Extended NVM" limitations="Not implemented." offset="40" size="4">
    </register>
    <register name="fflt" vsize="4" desc="Flexible Filter Length Table" offset="24320 24328 24336 24344" size="4">
      <field name="len" desc="Minimum length for flexible filter" limitations="Not implemented." msb="10" lsb="0" />
    </register>
    <register name="ffmt" vsize="128" desc="Flexible Filter Mask Table" offset="36864 36872 36880 36888 36896 36904 36912 36920 36928 36936 36944 36952 36960 36968 36976 36984 36992 37000 37008 37016 37024 37032 37040 37048 37056 37064 37072 37080 37088 37096 37104 37112 37120 37128 37136 37144 37152 37160 37168 37176 37184 37192 37200 37208 37216 37224 37232 37240 37248 37256 37264 37272 37280 37288 37296 37304 37312 37320 37328 37336 37344 37352 37360 37368 37376 37384 37392 37400 37408 37416 37424 37432 37440 37448 37456 37464 37472 37480 37488 37496 37504 37512 37520 37528 37536 37544 37552 37560 37568 37576 37584 37592 37600 37608 37616 37624 37632 37640 37648 37656 37664 37672 37680 37688 37696 37704 37712 37720 37728 37736 37744 37752 37760 37768 37776 37784 37792 37800 37808 37816 37824 37832 37840 37848 37856 37864 37872 37880" size="4">
      <field name="mask" desc="Mask for filter (0 .. 3) byte n" limitations="Not implemented." msb="3" lsb="0" />
    </register>
    <register name="ffvt" vsize="128" desc="Flexible Filter Value Table" limitations="Not implemented." offset="38912 38920 38928 38936 38944 38952 38960 38968 38976 38984 38992 39000 39008 39016 39024 39032 39040 39048 39056 39064 39072 39080 39088 39096 39104 39112 39120 39128 39136 39144 39152 39160 39168 39176 39184 39192 39200 39208 39216 39224 39232 39240 39248 39256 39264 39272 39280 39288 39296 39304 39312 39320 39328 39336 39344 39352 39360 39368 39376 39384 39392 39400 39408 39416 39424 39432 39440 39448 39456 39464 39472 39480 39488 39496 39504 39512 39520 39528 39536 39544 39552 39560 39568 39576 39584 39592 39600 39608 39616 39624 39632 39640 39648 39656 39664 39672 39680 39688 39696 39704 39712 39720 39728 39736 39744 39752 39760 39768 39776 39784 39792 39800 39808 39816 39824 39832 39840 39848 39856 39864 39872 39880 39888 39896 39904 39912 39920 39928" size="4">
    </register>
    <register name="fla" desc="Flash Access" limitations="Not implemented." offset="28" size="4">
    </register>
    <register name="fwsm_s" desc="Firmware Semaphore Shadow" limitations="Not implemented." offset="23380" size="4">
    </register>
    <register name="gorch" desc="Good Octets Received Count High" offset="16524" size="4">
    </register>
    <register name="gorcl" desc="Good Octets Received Count Low" offset="16520" size="4">
    </register>
    <register name="gotch" desc="Good Octets Transmitted Count High" offset="16532" size="4">
    </register>
    <register name="gotcl" desc="Good Octets Transmitted Count Low" offset="16528" size="4">
    </register>
    <register name="gprc" desc="Good Packets Received Count" offset="16500" size="4">
    </register>
    <register name="gptc" desc="Good Packets Transmitted Count" offset="16512" size="4">
    </register>
    <register name="h2me" desc="Host to ME" limitations="Not implemented." offset="23376" size="4">
    </register>
    <register name="hgorch" desc="Host good octets received count (hi)" offset="16684" size="4">
    </register>
    <register name="hgorcl" desc="Host good octets received count (lo)" offset="16680" size="4">
    </register>
    <register name="hgotch" desc="Host good octets transmitted count (hi)" offset="16692" size="4">
    </register>
    <register name="hgotcl" desc="Host good octets transmitted count (lo)" offset="16688" size="4">
    </register>
    <register name="iac" desc="Interrupt Assertion Count" offset="16640" size="4">
    </register>
    <register name="iam" desc="Interrupt Acknowledge Auto Mask" offset="224" size="4">
    </register>
    <register name="icr" desc="Interrupt Cause Read" offset="192" size="4">
    </register>
    <register name="icrxatc" desc="Irq Cause Rx Abs Timer Expire Count" offset="16648" size="4">
    </register>
    <register name="icrxdmtc" desc="Irq Cause Rx Desc MinThreshold Count" offset="16672" size="4">
    </register>
    <register name="icrxoc" desc="Irq Cause Receiver Overrun Count" offset="16676" size="4">
    </register>
    <register name="icrxptc" desc="Irq Cause Rx Packet Timer Expire Count" offset="16644" size="4">
    </register>
    <register name="ics" desc="Interrupt Cause Set" offset="200" size="4">
    </register>
    <register name="ictxatc" desc="Irq Cause Tx Abs Timer Expire Count" offset="16656" size="4">
    </register>
    <register name="ictxptc" desc="Irq Cause Tx Packet Timer Expire Count" offset="16652" size="4">
    </register>
    <register name="ictxqec" desc="Irq Cause Tx Queue Empty Count" offset="16664" size="4">
    </register>
    <register name="ictxqmtc" desc="Irq Cause Tx Queue MinThreshold Count" offset="16668" size="4">
    </register>
    <register name="imc" desc="Interrupt Mask Clear" offset="216" size="4">
    </register>
    <register name="ims" desc="Interrupt Mask Set/Read" offset="208" size="4">
    </register>
    <register name="ip4at" vsize="4" desc="IPv4 Address Table" limitations="Not implemented." offset="22592 22600 22608 22616" size="4">
    </register>
    <register name="ip6at" vsize="4" desc="IPv6 Address Table" limitations="Not implemented." offset="22656 22660 22664 22668" size="4">
    </register>
    <register name="ipav" desc="IP Address Valid" offset="22584" size="4">
      <field name="v41" desc="IPv4 Address 1~3 Valid" limitations="Not implemented." msb="3" lsb="1" />
      <field name="v60" desc="IPv6 Address Valid" limitations="Not implemented." msb="16" lsb="16" />
    </register>
    <register name="itr" desc="Interrupt Throttling Rate" offset="196" size="4">
      <field name="interval" desc="Minimum inter-interrupt interval" msb="15" lsb="0" />
    </register>
    <register name="latecol" desc="Late Collision Count" offset="16416" size="4">
    </register>
    <register name="ledctl" desc="LED Control" limitations="Not implemented." offset="3584" size="4">
    </register>
    <register name="lenerrs" desc="Length errors count" offset="16696" size="4">
    </register>
    <register name="lpic" offset="252" size="4">
    </register>
    <register name="lsecrxbad" desc="LinkSec RX Bad Tag Packet Count" offset="17188" size="4">
    </register>
    <register name="lsecrxcap" desc="LinkSec RX Capabilities" offset="45824" size="4">
      <field name="nca" desc="RX CA-Supported" msb="2" lsb="0" />
      <field name="nsc" desc="RX SC Capable" msb="6" lsb="3" />
      <field name="rsvd" desc="Reserved" msb="15" lsb="7" />
      <field name="rxlkm" desc="Rx LSEC Key SUM" msb="23" lsb="16" />
    </register>
    <register name="lsecrxctrl" desc="LinkSec RX Control" offset="45828" size="4">
      <field name="lsrxen" desc="Enable Rx LinkSec" msb="3" lsb="2" />
      <field name="plsh" desc="Post LinkSec Header" msb="6" lsb="6" />
      <field name="rp" desc="Replay Protect" msb="7" lsb="7" />
      <field name="rsvd" desc="Reserved" msb="5" lsb="4" />
    </register>
    <register name="lsecrxdelay" vsize="4" desc="LinkSec RX Delayed Packet Count" offset="17216 17220 17224 17228" size="4">
    </register>
    <register name="lsecrxinv" vsize="8" desc="LinkSec RX Invalid Packet Count" offset="17280 17284 17288 17292 17296 17300 17304 17308" size="4">
    </register>
    <register name="lsecrxkey" vsize="32" desc="LinkSec RX KEY" offset="45904 45908 45912 45916 45920 45924 45928 45932 45936 45940 45944 45948 45952 45956 45960 45964 45968 45972 45976 45980 45984 45988 45992 45996 46000 46004 46008 46012 46016 46020 46024 46028" size="4">
    </register>
    <register name="lsecrxlate" vsize="4" desc="LinkSec RX Late Packet Count" offset="17232 17236 17240 17244" size="4">
    </register>
    <register name="lsecrxnosci" desc="LinkSec RX No SCI Packet Count" offset="17192" size="4">
    </register>
    <register name="lsecrxnusa" vsize="4" desc="LinkSec RX NotUsing SA Packet Count" offset="17360 17364 17368 17372" size="4">
    </register>
    <register name="lsecrxnv" vsize="8" desc="LinkSec RX Not Valid Packet Count" offset="17312 17316 17320 17324 17328 17332 17336 17340" size="4">
    </register>
    <register name="lsecrxocte" desc="LinkSec RX Descrypted Octet Count" offset="17180" size="4">
    </register>
    <register name="lsecrxoctp" desc="LinkSec RX Validated Octet Count" offset="17184" size="4">
    </register>
    <register name="lsecrxok" vsize="8" desc="LinkSec RX OK Packet Count" offset="17248 17252 17256 17260 17264 17268 17272 17276" size="4">
    </register>
    <register name="lsecrxsa" vsize="8" desc="LinkSec RX SA" offset="45840 45844 45848 45852 45856 45860 45864 45868" size="4">
      <field name="an" desc="Association Number" msb="1" lsb="0" />
      <field name="frr" desc="Frame Received" msb="3" lsb="3" />
      <field name="retired" desc="Retired" msb="4" lsb="4" />
      <field name="sav" desc="SA Valid" msb="2" lsb="2" />
    </register>
    <register name="lsecrxsapn" vsize="8" desc="LinkSec RX SA PN" offset="45872 45876 45880 45884 45888 45892 45896 45900" size="4">
    </register>
    <register name="lsecrxsch" vsize="4" desc="LinkSec RX SCI High" offset="46048 46052 46056 46060" size="4">
      <field name="mah" desc="MAC Address SecY High" msb="15" lsb="0" />
      <field name="pi" desc="Port Identifier" msb="31" lsb="16" />
    </register>
    <register name="lsecrxscl" vsize="4" desc="LinkSec RX SCI Low" offset="46032 46036 46040 46044" size="4">
    </register>
    <register name="lsecrxunch" vsize="4" desc="LinkSec RX Unchecked Packet Count" offset="17200 17204 17208 17212" size="4">
    </register>
    <register name="lsecrxunsa" vsize="4" desc="LinkSec RX Unused SA Packet Count" offset="17344 17348 17352 17356" size="4">
    </register>
    <register name="lsecrxunsci" desc="LinkSec RX Unknown SCI Packet Count" offset="17196" size="4">
    </register>
    <register name="lsecrxut" desc="LinkSec Untagged RX Packet Count" offset="17172" size="4">
    </register>
    <register name="lsectxcap" desc="LinkSec TX Capabilities" offset="45056" size="4">
      <field name="lsectxsum" desc="TX LSEC Key SUM" msb="23" lsb="16" />
      <field name="nca" desc="TX CA-Supported" msb="2" lsb="0" />
      <field name="nsc" desc="RX SC Capable" msb="6" lsb="3" />
    </register>
    <register name="lsectxctrl" desc="LinkSec TX Control" offset="45060" size="4">
      <field name="aisci" desc="Always Include SCI" msb="5" lsb="5" />
      <field name="lstxen" desc="Enable Tx LinkSec" msb="1" lsb="0" />
      <field name="pnid" desc="PN Increase Disabled" msb="2" lsb="2" />
      <field name="pntrh" desc="PN Exhaustion Threshold" msb="31" lsb="8" />
    </register>
    <register name="lsectxkey0" vsize="4" desc="LinkSec TX KEY 0" offset="45088 45092 45096 45100" size="4">
    </register>
    <register name="lsectxkey1" vsize="4" desc="LinkSec TX KEY 1" offset="45104 45108 45112 45116" size="4">
    </register>
    <register name="lsectxocte" desc="LinkSec Encrypted TX Octet Count" offset="17164" size="4">
    </register>
    <register name="lsectxoctp" desc="LinkSec Protected TX Octet Count" offset="17168" size="4">
    </register>
    <register name="lsectxpkte" desc="LinkSec Encrypted TX Packet Count" offset="17156" size="4">
    </register>
    <register name="lsectxpktp" desc="LinkSec Protected TX Packet Count" offset="17160" size="4">
    </register>
    <register name="lsectxpn0" desc="LinkSec TX SA PN 0" offset="45080" size="4">
    </register>
    <register name="lsectxpn1" desc="LinkSec TX SA PN 1" offset="45084" size="4">
    </register>
    <register name="lsectxsa" desc="LinkSec TX SA" offset="45072" size="4">
      <field name="actsa" desc="Active SA" msb="5" lsb="5" />
      <field name="an0" desc="Association Number 0" msb="1" lsb="0" />
      <field name="an1" desc="Association Number 1" msb="3" lsb="2" />
      <field name="selsa" desc="SA Select" msb="4" lsb="4" />
    </register>
    <register name="lsectxsch" desc="LinkSec TX SCI High" offset="45068" size="4">
      <field name="pi" desc="Port Identifier" msb="31" lsb="16" />
      <field name="secyh" desc="MAC Address SecY High" msb="15" lsb="0" />
    </register>
    <register name="lsectxscl" desc="LinkSec TX SCI Low" offset="45064" size="4">
    </register>
    <register name="lsectxut" desc="LinkSec TX Untagged Packet Count" offset="17152" size="4">
    </register>
    <register name="manc2_s" desc="Management Control 2 Shadow" offset="22564" size="4">
    </register>
    <register name="manc2h_s" desc="Management Control to Host Shadow" offset="22624" size="4">
    </register>
    <register name="manc_s" desc="Management Control Shadow" offset="22560" size="4">
    </register>
    <register name="mcc" desc="Multiple Collision Count" offset="16412" size="4">
    </register>
    <register name="mdic" desc="MDI Control" offset="32" size="4">
      <field name="data" desc="MDIO Data" msb="15" lsb="0" />
      <field name="e" desc="Error" msb="30" lsb="30" />
      <field name="ie" desc="Interrupt Enable" msb="29" lsb="29" />
      <field name="op" desc="Opcode" msb="27" lsb="26" />
      <field name="phya" desc="PHY Address" msb="25" lsb="21" />
      <field name="r" desc="Ready" msb="28" lsb="28" />
      <field name="rega" desc="PHY Register Address" msb="20" lsb="16" />
    </register>
    <register name="mngpdc" desc="Management Packets Dropped Count" offset="16568" size="4">
    </register>
    <register name="mngprc" desc="Management Packets Received Count" offset="16564" size="4">
    </register>
    <register name="mngptc" desc="Management Packets Transmitted Count" offset="16572" size="4">
    </register>
    <register name="mpc" desc="Missed Packets Count" offset="16400" size="4">
    </register>
    <register name="mprc" desc="Multicast Packets Received Count" offset="16508" size="4">
    </register>
    <register name="mptc" desc="Multicast Packets Transmitted Count" offset="16624" size="4">
    </register>
    <register name="mrqc" desc="Multiple Receive Queues Command" offset="22552" size="4">
      <field name="mrqe" desc="Multiple Receive Queues Enable" msb="1" lsb="0" />
      <field name="rssfe" desc="RSS Field Enable" msb="21" lsb="16" />
    </register>
    <register name="mta" vsize="32" desc="Multicast Table Array" offset="20992 20996 21000 21004 21008 21012 21016 21020 21024 21028 21032 21036 21040 21044 21048 21052 21056 21060 21064 21068 21072 21076 21080 21084 21088 21092 21096 21100 21104 21108 21112 21116" size="4">
    </register>
    <register name="mta_reserved" vsize="96" offset="21120 21124 21128 21132 21136 21140 21144 21148 21152 21156 21160 21164 21168 21172 21176 21180 21184 21188 21192 21196 21200 21204 21208 21212 21216 21220 21224 21228 21232 21236 21240 21244 21248 21252 21256 21260 21264 21268 21272 21276 21280 21284 21288 21292 21296 21300 21304 21308 21312 21316 21320 21324 21328 21332 21336 21340 21344 21348 21352 21356 21360 21364 21368 21372 21376 21380 21384 21388 21392 21396 21400 21404 21408 21412 21416 21420 21424 21428 21432 21436 21440 21444 21448 21452 21456 21460 21464 21468 21472 21476 21480 21484 21488 21492 21496 21500" size="4">
    </register>
    <register name="pba" desc="Packet Buffer Allocation" offset="4096" size="4">
      <field name="rxa" desc="Receive Packet Buffer Allocation" limitations="Not implemented." msb="4" lsb="0" />
      <field name="txa" desc="Transmit Packet Buffer Allocation" limitations="Not implemented." msb="20" lsb="16" />
    </register>
    <register name="pbs" desc="Packet Buffer Size" offset="4104" size="4">
      <field name="Size" desc="Buffer Size" limitations="Not implemented." msb="4" lsb="0" />
    </register>
    <register name="pcianacfg" desc="PCI Analog Configuration" limitations="Not implemented." offset="3864" size="4">
    </register>
    <register name="phy_ctrl" desc="PHY Control Register" limitations="Not implemented." offset="3856" size="4">
    </register>
    <register name="prc1023" desc="Packets Received (512-1023 Bytes) Count" offset="16492" size="4">
    </register>
    <register name="prc127" desc="Packets Received (65-127 Bytes) Count" offset="16480" size="4">
    </register>
    <register name="prc1522" desc="Packets Received (1024-Max Bytes) Count" offset="16496" size="4">
    </register>
    <register name="prc255" desc="Packets Received (128-255 Bytes) Count" offset="16484" size="4">
    </register>
    <register name="prc511" desc="Packets Received (256-511 Bytes) Count" offset="16488" size="4">
    </register>
    <register name="prc64" desc="Packets Received (64 Bytes) Count" offset="16476" size="4">
    </register>
    <register name="psrctl" desc="Packet Split Receive Control" offset="8560" size="4">
    </register>
    <register name="psrctl1" desc="Packet Split Receive Control 1" offset="8564" size="4">
    </register>
    <register name="ptc1023" desc="Packets Transmitted (512-1023 Bytes) Count" offset="16616" size="4">
    </register>
    <register name="ptc127" desc="Packets Transmitted (65-127 Bytes) Count" offset="16604" size="4">
    </register>
    <register name="ptc1522" desc="Packets Transmitted (1024-Max Bytes) Count" offset="16620" size="4">
    </register>
    <register name="ptc255" desc="Packets Transmitted (128-255 Bytes) Count" offset="16608" size="4">
    </register>
    <register name="ptc511" desc="Packets Transmitted (256-511 Bytes) Count" offset="16612" size="4">
    </register>
    <register name="ptc64" desc="Packets Transmitted (64 Bytes) Count" offset="16600" size="4">
    </register>
    <group name="ra" vsize="7">
      <register name="high" desc="Receive Address High" offset="21508 21516 21524 21532 21540 21548 21556" size="4">
        <field name="asel" desc="Address Select" msb="17" lsb="16" />
        <field name="av" desc="Address Valid" msb="31" lsb="31" />
        <field name="rah" desc="Receive Address High" msb="15" lsb="0" />
      </register>
      <register name="low" desc="Receive Address Low" offset="21504 21512 21520 21528 21536 21544 21552" size="4">
      </register>
    </group>
    <register name="radv" desc="Receive Interrupt Absolute Delay Timer" offset="10284" size="4">
    </register>
    <register name="raid" desc="Receive ACK Interrupt Delay" offset="11272" size="4">
    </register>
    <register name="rctl" desc="Receive Control" offset="256" size="4">
      <field name="bam" desc="Broadcast Accept Mode" msb="15" lsb="15" />
      <field name="bsex" desc="Buffer Size Extension" msb="25" lsb="25" />
      <field name="bsize" desc="Receive Buffer Size" msb="17" lsb="16" />
      <field name="dtyp" desc="Descriptor Type" msb="11" lsb="10" />
      <field name="en" desc="Receiver Enable" msb="1" lsb="1" />
      <field name="flxbuf" desc="Flexible buffer Size" msb="30" lsb="27" />
      <field name="lpe" desc="Long Packet Reception Enabled" msb="5" lsb="5" />
      <field name="mo" desc="Multicast Offset" msb="13" lsb="12" />
      <field name="mpe" desc="Multicast Promiscuous Enabled" msb="4" lsb="4" />
      <field name="pmcf" desc="Pass MAC Control Frame" limitations="Not implemented." msb="23" lsb="23" />
      <field name="rdmts" desc="Receive Descriptor Minimum Threshold Size" msb="9" lsb="8" />
      <field name="sbp" desc="Store Bad Packets" msb="2" lsb="2" />
      <field name="secrc" desc="Strip Ethernet CRC from incoming Packet" msb="26" lsb="26" />
      <field name="upe" desc="Unicast Promiscuous Enabled" msb="3" lsb="3" />
    </register>
    <register name="rctl1" desc="Receive Control 1" offset="260" size="4">
      <field name="bsex" desc="Buffer Size Extension" msb="25" lsb="25" />
      <field name="bsize" desc="Receive Buffer Size" msb="17" lsb="16" />
      <field name="dtyp" desc="Descriptor Type" msb="11" lsb="10" />
      <field name="flxbuf" desc="Flexible buffer Size" msb="30" lsb="27" />
      <field name="rdmts" desc="Receive Descriptor Minimum Threshold Size" msb="9" lsb="8" />
    </register>
    <register name="rdfh" offset="9232" size="4">
    </register>
    <register name="rdfhs" offset="9248" size="4">
    </register>
    <register name="rdft" offset="9240" size="4">
    </register>
    <register name="rdfts" offset="9256" size="4">
    </register>
    <register name="rdrpc" offset="9264" size="4">
    </register>
    <register name="reserved1" vsize="8" offset="21592 21596 21600 21604 21608 21612 21616 21620" size="4">
    </register>
    <register name="reta" vsize="128" desc="Redirection Table" offset="23552 23553 23554 23555 23556 23557 23558 23559 23560 23561 23562 23563 23564 23565 23566 23567 23568 23569 23570 23571 23572 23573 23574 23575 23576 23577 23578 23579 23580 23581 23582 23583 23584 23585 23586 23587 23588 23589 23590 23591 23592 23593 23594 23595 23596 23597 23598 23599 23600 23601 23602 23603 23604 23605 23606 23607 23608 23609 23610 23611 23612 23613 23614 23615 23616 23617 23618 23619 23620 23621 23622 23623 23624 23625 23626 23627 23628 23629 23630 23631 23632 23633 23634 23635 23636 23637 23638 23639 23640 23641 23642 23643 23644 23645 23646 23647 23648 23649 23650 23651 23652 23653 23654 23655 23656 23657 23658 23659 23660 23661 23662 23663 23664 23665 23666 23667 23668 23669 23670 23671 23672 23673 23674 23675 23676 23677 23678 23679" size="1">
      <field name="cpu_idx" desc="CPU Index" msb="4" lsb="0" />
      <field name="qidx" desc="Queue Index" msb="7" lsb="7" />
    </register>
    <register name="rfc" desc="Received Fragment Count" offset="16552" size="4">
    </register>
    <register name="rfctl" desc="Receive Filter Control" offset="20488" size="4">
      <field name="ackd_dis" desc="ACK Data Disable" msb="13" lsb="13" />
      <field name="ackdis" desc="ACK Accelerate Disable" msb="12" lsb="12" />
      <field name="exsten" desc="Extended Status Enable" msb="15" lsb="15" />
      <field name="ipfrsp_dis" desc="IP Fragment Split Disable" msb="14" lsb="14" />
      <field name="iscsi_dis" desc="iSCSI Disable" msb="0" lsb="0" />
      <field name="iscsi_dwc" desc="iSCSI Dword Count" msb="5" lsb="1" />
      <field name="nfs_ver" desc="NFS Version" msb="9" lsb="8" />
      <field name="nfsr_dis" desc="NFS Read Disable" msb="7" lsb="7" />
      <field name="nfsw_dis" desc="NFS Write Disable" msb="6" lsb="6" />
    </register>
    <register name="rjc" desc="Received Jabber Count" offset="16560" size="4">
    </register>
    <register name="rlec" desc="Receive Length Error" offset="16448" size="4">
    </register>
    <register name="rnbc" desc="Received No Buffer Count" offset="16544" size="4">
    </register>
    <register name="roc" desc="Received Oversize Count" offset="16556" size="4">
    </register>
    <register name="rqdpc" vsize="2" desc="rx queue drop packet cnt" limitations="Not implemented." offset="49200 49264" size="4">
    </register>
    <register name="rsctfc" desc="TCP Segmentation Count Tx Fail Count" offset="16636" size="4">
    </register>
    <register name="rsrpd" desc="Receive Small Packet Detect" offset="11264" size="4">
    </register>
    <register name="rssim" desc="RSS Interrupt Mask" offset="22628" size="4">
    </register>
    <register name="rssir" desc="RSS Interrupt Request" offset="22632" size="4">
    </register>
    <register name="rssrk" vsize="40" desc="RSS Random Key" offset="23680 23681 23682 23683 23684 23685 23686 23687 23688 23689 23690 23691 23692 23693 23694 23695 23696 23697 23698 23699 23700 23701 23702 23703 23704 23705 23706 23707 23708 23709 23710 23711 23712 23713 23714 23715 23716 23717 23718 23719" size="1">
    </register>
    <register name="ruc" desc="Received Undersize Count" offset="16548" size="4">
    </register>
    <group name="rx_queue" vsize="2">
      <register name="rdbah" desc="Receive Descriptor Base High" offset="10244 10500" size="4">
      </register>
      <register name="rdbal" desc="Receive Descriptor Base Low" offset="10240 10496" size="4">
      </register>
      <register name="rdh" desc="Receive Descriptor Header" offset="10256 10512" size="4">
      </register>
      <register name="rdlen" desc="Receive Descriptor Length" offset="10248 10504" size="4">
      </register>
      <register name="rdt" desc="Receive Descriptor Tail" offset="10264 10520" size="4">
      </register>
      <register name="rdtr" desc="Receive Interrupt Packet Delay Timer" offset="10272 10528" size="4">
        <field name="delay" desc="Receive Delay Timer" msb="15" lsb="0" />
        <field name="fpd" desc="Flush Partial Descriptor" msb="31" lsb="31" />
      </register>
      <register name="rxdctl" desc="Receive Descriptor Control" offset="10280 10536" size="4">
        <field name="gran" desc="Granularity" limitations="Not implemented." msb="24" lsb="24" />
        <field name="hthresh" desc="Host Threshold" limitations="Not implemented." msb="13" lsb="8" />
        <field name="pthresh" desc="Prefetch Threshold" limitations="Not implemented." msb="5" lsb="0" />
        <field name="wthresh" desc="Write-back Threshold" limitations="Not implemented." msb="21" lsb="16" />
      </register>
      <register name="srrctl" offset="10252 10508" size="4">
      </register>
    </group>
    <register name="rxcfgl" desc="RX Ethertype and Message Type" offset="46644" size="4">
      <field name="ptpl2" desc="PTP L2 EtherType to Time Stamp" msb="15" lsb="0" />
      <field name="v1" desc="V1 Control to Time Stamp" msb="23" lsb="16" />
      <field name="v2" desc="V2 MessageId to Time Stamp" msb="31" lsb="24" />
    </register>
    <register name="rxcsum" desc="Receive Checksum Control" offset="20480" size="4">
      <field name="ipofld" desc="IP Checksum Off-load Enable" msb="8" lsb="8" />
      <field name="ippcse" desc="IP Payload Checksum Enable" msb="12" lsb="12" />
      <field name="pcsd" desc="Packet Checksum Disable" msb="13" lsb="13" />
      <field name="pcss" desc="Packet Checksum Start" msb="7" lsb="0" />
      <field name="tuofld" desc="TCP/UDP Checksum Off-load Enable" msb="9" lsb="9" />
    </register>
    <register name="rxerrc" desc="RX Error Count" offset="16396" size="4">
    </register>
    <register name="rxsatrh" desc="RX Time Stamp Attributes High" offset="46640" size="4">
      <field name="sequenceid" desc="Sequence ID" msb="31" lsb="16" />
      <field name="sourceidh" desc="Source UUID High" msb="15" lsb="0" />
    </register>
    <register name="rxsatrl" desc="RX Time Stamp Attributes Low" offset="46636" size="4">
    </register>
    <register name="rxstmph" desc="RX Time Stamp High" offset="46632" size="4">
    </register>
    <register name="rxstmpl" desc="RX Time Stamp Low" offset="46628" size="4">
    </register>
    <register name="rxudp" desc="RX UDP Port" offset="46648" size="4">
      <field name="uport" desc="UDP Port Number to Time Stamp" msb="15" lsb="0" />
    </register>
    <register name="scc" desc="Single Collision Count" offset="16404" size="4">
    </register>
    <register name="sec" desc="Sequence Error Count" offset="16440" size="4">
    </register>
    <group name="sra" vsize="4">
      <register name="high" desc="Shared Receive Address High" offset="21564 21572 21580 21588" size="4">
        <field name="asel" desc="Address Select" msb="17" lsb="16" />
        <field name="av" desc="Address Valid" msb="31" lsb="31" />
        <field name="rah" desc="Receive Address High" msb="15" lsb="0" />
      </register>
      <register name="low" desc="Shared Receive Address Low" offset="21560 21568 21576 21584" size="4">
      </register>
    </group>
    <register name="status" desc="Device Status" offset="8" size="4">
      <field name="clk_cnt_1_4" desc="Clock Control 1/4" msb="31" lsb="31" />
      <field name="fd" desc="Full Duplex" msb="0" lsb="0" />
      <field name="landone" desc="Lan Init Done" msb="9" lsb="9" />
      <field name="lu" desc="Link Up" msb="1" lsb="1" />
      <field name="mes" desc="Master Enable Status" msb="19" lsb="19" />
      <field name="mrcb" desc="Master Read Completions Blocked" msb="8" lsb="8" />
      <field name="phypwe" desc="PHY Power State" msb="5" lsb="5" />
      <field name="phyra" desc="PHY Reset Asserted" msb="10" lsb="10" />
      <field name="phytype" desc="PHY Type" limitations="Not implemented." msb="3" lsb="2" />
      <field name="speed" desc="Link Speed Setting" msb="7" lsb="6" />
      <field name="txoff" desc="Transmit Paused" msb="4" lsb="4" />
    </register>
    <register name="strap" desc="Strapping Option" limitations="Not implemented." offset="12" size="4">
    </register>
    <register name="symerrs" desc="Symbol Error Count" offset="16392" size="4">
    </register>
    <register name="systimh" desc="System Time Register High" offset="46596" size="4">
    </register>
    <register name="systiml" desc="System Time Register Low" offset="46592" size="4">
    </register>
    <register name="tadv" desc="Transmit Absolute Interrupt Delay Value" offset="14380" size="4">
    </register>
    <register name="tctl" desc="Transmit Control" offset="1024" size="4">
      <field name="cold" desc="Collision Distance" msb="21" lsb="12" />
      <field name="ct" desc="Collision Threshold" msb="11" lsb="4" />
      <field name="en" desc="Transmit Enable" msb="1" lsb="1" />
      <field name="psp" desc="Pad Short Packets" msb="3" lsb="3" />
      <field name="rrthresh" desc="Read Request Threshold" limitations="Not implemented." msb="30" lsb="29" />
      <field name="rtlc" desc="Re-transmit on Late Collision" limitations="Not implemented." msb="24" lsb="24" />
      <field name="swxoff" desc="Software XOFF Transmission" limitations="Not implemented." msb="22" lsb="22" />
    </register>
    <register name="tidv" desc="Transmit Interrupt Delay Value" offset="14368" size="4">
      <field name="fdp" desc="Flush Partial Description Block" msb="31" lsb="31" />
      <field name="idv" desc="Interrupt Delay Value" msb="15" lsb="0" />
    </register>
    <register name="timadjh" desc="Time Adjustment Offset Register High" limitations="Not implemented." offset="46608" size="4">
      <field name="sign" desc="Sign" msb="31" lsb="31" />
      <field name="tadjh" desc="Time Adjustment Value High" msb="30" lsb="0" />
    </register>
    <register name="timadjl" desc="Time Adjustment Offset Register Low" limitations="Not implemented." offset="46604" size="4">
    </register>
    <register name="timinca" desc="Increment Attributes Register" offset="46600" size="4">
      <field name="ip" desc="Increment Period" msb="31" lsb="24" />
      <field name="iv" desc="Increment Value" msb="23" lsb="0" />
    </register>
    <register name="tipg" desc="Transmit IPG" limitations="Not implemented." offset="1040" size="4">
    </register>
    <register name="tncrs" desc="Transmit - NO CRS" offset="16436" size="4">
    </register>
    <register name="torh" desc="Total Octets Received High" offset="16580" size="4">
    </register>
    <register name="torl" desc="Total Octets Received Low" offset="16576" size="4">
    </register>
    <register name="toth" desc="Total Octets Transmitted High" offset="16588" size="4">
    </register>
    <register name="totl" desc="Total Octets Transmitted Low" offset="16584" size="4">
    </register>
    <register name="tpr" desc="Total Packets Received" offset="16592" size="4">
    </register>
    <register name="tpt" desc="Total Packets Transmitted" offset="16596" size="4">
    </register>
    <register name="tsctc" desc="TCP Segmentation Context Transmitted Count" offset="16632" size="4">
    </register>
    <register name="tsyncrxctl" desc="RX Time Sync Control Register" offset="46624" size="4">
      <field name="en" desc="Enable RX Time Stamp" msb="4" lsb="4" />
      <field name="rxtt" desc="RX Time Stamp Valid" msb="0" lsb="0" />
      <field name="type" desc="Type" msb="3" lsb="1" />
    </register>
    <register name="tsynctxctl" desc="TX Time Sync Control Register" offset="46612" size="4">
      <field name="en" desc="Enable TX Timestamp" msb="4" lsb="4" />
      <field name="sequenceid" desc="Sequence ID" msb="31" lsb="16" />
      <field name="txtt" desc="TX Time Stamp Valid" msb="0" lsb="0" />
    </register>
    <group name="tx_queue" vsize="2">
      <register name="tarc" desc="Transmit Arbitration Counter" offset="14400 14656" size="4">
        <field name="comp" desc="Compensation Mode" msb="7" lsb="7" />
        <field name="count" desc="Transmit Arbitration Count" msb="6" lsb="0" />
        <field name="en" desc="Descriptor Enable" msb="10" lsb="10" />
        <field name="ratio" desc="Compensation Ratio" msb="9" lsb="8" />
      </register>
      <register name="tdbah" desc="Transmit Descriptor Base High" offset="14340 14596" size="4">
      </register>
      <register name="tdbal" desc="Transmit Descriptor Base Low" offset="14336 14592" size="4">
      </register>
      <register name="tdh" desc="Transmit Descriptor Header" offset="14352 14608" size="4">
      </register>
      <register name="tdlen" desc="Transmit Descriptor Length" offset="14344 14600" size="4">
      </register>
      <register name="tdt" desc="Transmit Descriptor Tail" offset="14360 14616" size="4">
      </register>
      <register name="txdctl" desc="Transmit Descriptor Control" offset="14376 14632" size="4">
        <field name="gran" desc="Granularity" limitations="Not implemented." msb="24" lsb="24" />
        <field name="hthresh" desc="Host Threshold" limitations="Not implemented." msb="13" lsb="8" />
        <field name="lwthresh" desc="Transmit descriptor Low Threshold" msb="31" lsb="25" />
        <field name="pthresh" desc="Prefetch Threshold" limitations="Not implemented." msb="5" lsb="0" />
        <field name="wthresh" desc="Write Back Threshold" limitations="Not implemented." msb="21" lsb="16" />
      </register>
    </group>
    <register name="txstmph" desc="TX Time Stamp High" offset="46620" size="4">
    </register>
    <register name="txstmpl" desc="TX Time Stamp Low" offset="46616" size="4">
    </register>
    <register name="wuc" desc="Wakeup Control" limitations="Not implemented." offset="22528" size="4">
    </register>
    <register name="wufc" desc="Wakeup Filter Control" limitations="Not implemented." offset="22536" size="4">
    </register>
    <register name="wus" desc="Wakeup Status" offset="22544" size="4">
    </register>
    <register name="xoffrxc" desc="XOFF Received Count" offset="16464" size="4">
    </register>
    <register name="xofftxc" desc="XOFF Transmitted Count" offset="16468" size="4">
    </register>
    <register name="xonrxc" desc="XON Received Count" offset="16456" size="4">
    </register>
    <register name="xontxc" desc="XON Transmitted Count" offset="16460" size="4">
    </register>
  </bank>
  <bank name="io_mapped" documentation="I/O-Mapped Access to Internal Registers and Memory" byte_order="little-endian" function="1">
    <register name="addr" desc="Address Register" offset="0" size="4">
    </register>
    <register name="data" desc="Data Register" offset="4" size="4">
    </register>
    <register name="rsv" vsize="6" desc="Reserved Registers" offset="8 12 16 20 24 28" size="4">
    </register>
  </bank>
  <bank name="pci_config" documentation="The PCI configuration space." byte_order="little-endian" function="255">
    <register name="base_address_3" offset="28" size="4">
      <field name="ignore" msb="31" lsb="0" />
    </register>
    <register name="base_address_4" offset="32" size="4">
      <field name="ignore" msb="31" lsb="0" />
    </register>
    <register name="base_address_5" offset="36" size="4">
      <field name="ignore" msb="31" lsb="0" />
    </register>
    <register name="bist" documentation="Build-in Self Test" offset="15" size="1">
    </register>
    <register name="cache_line_size" documentation="CacheLine Size" offset="12" size="1">
    </register>
    <register name="capabilities_ptr" documentation="Capabilities Pointer" offset="52" size="1">
    </register>
    <register name="cardbus_cis_ptr" documentation="Cardbus CIS Pointer" offset="40" size="4">
    </register>
    <register name="class_code" documentation="Class Code" offset="9" size="3">
    </register>
    <register name="command" documentation="Command Register" offset="4" size="2">
      <field name="fb" desc="Fast Back-to-Back Transactions Enable" msb="9" lsb="9" />
      <field name="id" desc="Interrupt Disable" msb="10" lsb="10" />
      <field name="io" desc="I/O Space Enable" msb="0" lsb="0" />
      <field name="m" desc="Bus Master Enable" msb="2" lsb="2" />
      <field name="mem" desc="Memory Space Enable" msb="1" lsb="1" />
      <field name="mwi" desc="Memory Write and Invalidate" msb="4" lsb="4" />
      <field name="pe" desc="Parity Error Response" msb="6" lsb="6" />
      <field name="sc" desc="Special Cycle Enable" msb="3" lsb="3" />
      <field name="se" desc="SERR# Enable" msb="8" lsb="8" />
      <field name="vga" desc="VGA Palette Snoop" msb="5" lsb="5" />
      <field name="wc" desc="IDSEL Steppin/Wait Cycle Control" msb="7" lsb="7" />
    </register>
    <register name="devctrl" desc="Device Control" offset="228" size="2">
      <field name="iflr" desc="Initiate Function Level Reset" msb="0" lsb="0" />
      <field name="txp" desc="Transactions Pending" msb="8" lsb="8" />
    </register>
    <register name="device_id" documentation="Device ID" offset="2" size="2">
    </register>
    <register name="expansion_rom_base" desc="Expansion ROM base address" offset="48" size="4">
      <field name="base" documentation="The base address" msb="31" lsb="1" />
      <field name="e" documentation="Address decode enable" msb="0" lsb="0" />
    </register>
    <register name="flrcap" desc="Function Level Reset Capability" offset="224" size="2">
    </register>
    <register name="flrclv" desc="Function Level Reset Capability Length and Version" offset="226" size="2">
      <field name="caplen" desc="Capability Length" msb="7" lsb="0" />
    </register>
    <register name="header_type" documentation="Header Type" offset="14" size="1">
      <field name="mf" desc="Multi-Function Device" msb="7" lsb="7" />
      <field name="type" desc="Header Layout" msb="6" lsb="0" />
    </register>
    <register name="interrupt_line" documentation="Interrupt Line" offset="60" size="1">
    </register>
    <register name="interrupt_pin" documentation="Interrupt Pin" offset="61" size="1">
    </register>
    <register name="latency_timer" documentation="Latency Timer" offset="13" size="1">
    </register>
    <register name="max_lat" documentation="MAX_LAT" offset="63" size="1">
    </register>
    <register name="mbara" desc="Memory Base Address A" offset="16" size="4">
      <field name="base" documentation="The base address" msb="31" lsb="4" />
      <field name="p" documentation="Prefetchable" msb="3" lsb="3" />
      <field name="s" documentation="Memory Space Indicator" msb="0" lsb="0" />
      <field name="type" documentation="Type (00: anywhere in 32-bit space; 10: anywhere in 64-bit space)" msb="2" lsb="1" />
    </register>
    <register name="mbarb" desc="Memory Base Address B" offset="20" size="4">
      <field name="base" documentation="The base address" msb="31" lsb="4" />
      <field name="p" documentation="Prefetchable" msb="3" lsb="3" />
      <field name="s" documentation="Memory Space Indicator" msb="0" lsb="0" />
      <field name="type" documentation="Type (00: anywhere in 32-bit space; 10: anywhere in 64-bit space)" msb="2" lsb="1" />
    </register>
    <register name="mbarc" desc="Memory Base Address C" offset="24" size="4">
      <field name="base" documentation="The base address" msb="31" lsb="2" />
      <field name="p" desc="Reserved" msb="1" lsb="1" />
      <field name="s" documentation="I/O Space Indicator" msb="0" lsb="0" />
    </register>
    <register name="min_gnt" documentation="MIN_GNT" offset="62" size="1">
    </register>
    <register name="msi_address" documentation="Message Address" offset="212" size="4">
    </register>
    <register name="msi_capability_header" documentation="Capability Header" offset="208" size="2">
      <field name="id" desc="Capability ID" msb="7" lsb="0" />
      <field name="next_ptr" desc="Next Capability Pointer" msb="15" lsb="8" />
    </register>
    <register name="msi_control" documentation="Message Control" offset="210" size="2">
      <field name="ac64" desc="64-bit Address Capable" msb="7" lsb="7" />
      <field name="mmc" desc="Multiple Message Capable" msb="3" lsb="1" />
      <field name="mme" desc="Multiple Message Enable" msb="6" lsb="4" />
      <field name="msie" desc="MSI Enable" msb="0" lsb="0" />
      <field name="pvmc" desc="Per-Vector Masking Capable" msb="8" lsb="8" />
    </register>
    <register name="msi_data" documentation="Message Data" offset="220" size="2">
    </register>
    <register name="msi_upper_address" documentation="Message Upper Address" offset="216" size="4">
    </register>
    <register name="pm_capabilities" documentation="Power Management Capabilities" offset="202" size="2">
      <field name="auxc" desc="AUX Current" msb="8" lsb="6" />
      <field name="d1s" desc="D1 Support" msb="9" lsb="9" />
      <field name="d2s" desc="D2 Support" msb="10" lsb="10" />
      <field name="dsi" desc="Device Specific Initialization" msb="5" lsb="5" />
      <field name="irortd0" desc="Immediate Readiness on Return to D0" msb="4" lsb="4" />
      <field name="pmec" desc="PME Clock" msb="3" lsb="3" />
      <field name="pmes" desc="PME Support" msb="15" lsb="11" />
      <field name="v" desc="Version" msb="2" lsb="0" />
    </register>
    <register name="pm_capability_header" documentation="Capability Header" offset="200" size="2">
      <field name="id" desc="Capability ID" msb="7" lsb="0" />
      <field name="next_ptr" desc="Next Capability Pointer" msb="15" lsb="8" />
    </register>
    <register name="pm_data" documentation="Power Management Data" offset="207" size="1">
    </register>
    <register name="pm_sc_bridge" documentation="Power Management Control/Status Bridge Extensions" offset="206" size="1">
      <field name="bbs" desc="B2/B3 Support" msb="6" lsb="6" />
      <field name="bpcce" desc="Bus Power/Clock Control Enable" msb="7" lsb="7" />
    </register>
    <register name="pm_status_control" documentation="Power Management Status and Control" offset="204" size="2">
      <field name="dsc" desc="Data Scale" msb="14" lsb="13" />
      <field name="dse" desc="Data Select" msb="12" lsb="9" />
      <field name="nsr" desc="No Soft Reset" msb="3" lsb="3" />
      <field name="pmee" desc="PME Enable" msb="8" lsb="8" />
      <field name="pmes" desc="PME Status" msb="15" lsb="15" />
      <field name="ps" desc="Power State" msb="1" lsb="0" />
    </register>
    <register name="revision_id" documentation="Revision ID" offset="8" size="1">
    </register>
    <register name="status" documentation="Status Register" offset="6" size="2">
      <field name="c" desc="Capabilities List" msb="4" lsb="4" />
      <field name="dpe" desc="Detected Parity Error" msb="15" lsb="15" />
      <field name="ds" desc="DEVSEL timing" msb="10" lsb="9" />
      <field name="fbb" desc="Fast Back-to-Back Transactions Capable" msb="7" lsb="7" />
      <field name="ins" desc="Interrupt Status" msb="3" lsb="3" />
      <field name="ir" desc="Immediate Readiness" msb="0" lsb="0" />
      <field name="mhz" desc="66 MHz Capable" msb="5" lsb="5" />
      <field name="pe" desc="Master Data Parity Error" msb="8" lsb="8" />
      <field name="rma" desc="Received Master Abort" msb="13" lsb="13" />
      <field name="rta" desc="Received Target Abort" msb="12" lsb="12" />
      <field name="ssa" desc="Signaled System Abort" msb="14" lsb="14" />
      <field name="sta" desc="Signaled Target Abort" msb="11" lsb="11" />
    </register>
    <register name="subsystem_id" documentation="Subsystem ID" offset="46" size="2">
    </register>
    <register name="subsystem_vendor_id" documentation="Subsystem Vendor ID" offset="44" size="2">
    </register>
    <register name="vendor_id" documentation="Vendor ID" offset="0" size="2">
    </register>
  </bank>
</device>
