--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf platform.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7370 paths analyzed, 911 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.052ns.
--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_25 (SLICE_X6Y121.C2), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_22 (FF)
  Destination:          comm_fpga_fx2/count_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.005ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.232 - 0.244)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_22 to comm_fpga_fx2/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y119.AQ      Tcko                  0.391   comm_fpga_fx2/count<23>
                                                       comm_fpga_fx2/count_22
    SLICE_X26Y120.C3     net (fanout=3)        4.700   comm_fpga_fx2/count<22>
    SLICE_X26Y120.COUT   Topcyc                0.277   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_lut<22>_INV_0
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X26Y121.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X26Y121.BMUX   Tcinb                 0.292   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X6Y121.C2      net (fanout=1)        5.053   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<25>
    SLICE_X6Y121.CLK     Tas                   0.289   comm_fpga_fx2/count<26>
                                                       comm_fpga_fx2/Mmux_count_next32
                                                       comm_fpga_fx2/count_25
    -------------------------------------------------  ---------------------------
    Total                                     11.005ns (1.249ns logic, 9.756ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_23 (FF)
  Destination:          comm_fpga_fx2/count_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.957ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.232 - 0.244)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_23 to comm_fpga_fx2/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y119.DQ      Tcko                  0.391   comm_fpga_fx2/count<23>
                                                       comm_fpga_fx2/count_23
    SLICE_X26Y120.D3     net (fanout=3)        4.668   comm_fpga_fx2/count<23>
    SLICE_X26Y120.COUT   Topcyd                0.261   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_lut<23>_INV_0
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X26Y121.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X26Y121.BMUX   Tcinb                 0.292   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X6Y121.C2      net (fanout=1)        5.053   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<25>
    SLICE_X6Y121.CLK     Tas                   0.289   comm_fpga_fx2/count<26>
                                                       comm_fpga_fx2/Mmux_count_next32
                                                       comm_fpga_fx2/count_25
    -------------------------------------------------  ---------------------------
    Total                                     10.957ns (1.233ns logic, 9.724ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_3 (FF)
  Destination:          comm_fpga_fx2/count_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.771ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.232 - 0.255)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_3 to comm_fpga_fx2/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y114.CMUX    Tshcko                0.488   comm_fpga_fx2/count<9>
                                                       comm_fpga_fx2/count_3
    SLICE_X26Y115.D2     net (fanout=5)        3.911   comm_fpga_fx2/count<3>
    SLICE_X26Y115.COUT   Topcyd                0.261   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<3>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_lut<3>_INV_0
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<3>
    SLICE_X26Y116.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<3>
    SLICE_X26Y116.COUT   Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<7>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<7>
    SLICE_X26Y117.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<7>
    SLICE_X26Y117.COUT   Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<11>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<11>
    SLICE_X26Y118.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<11>
    SLICE_X26Y118.COUT   Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<15>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X26Y119.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X26Y119.COUT   Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<19>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X26Y120.CIN    net (fanout=1)        0.082   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X26Y120.COUT   Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X26Y121.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X26Y121.BMUX   Tcinb                 0.292   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X6Y121.C2      net (fanout=1)        5.053   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<25>
    SLICE_X6Y121.CLK     Tas                   0.289   comm_fpga_fx2/count<26>
                                                       comm_fpga_fx2/Mmux_count_next32
                                                       comm_fpga_fx2/count_25
    -------------------------------------------------  ---------------------------
    Total                                     10.771ns (1.710ns logic, 9.061ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_27 (SLICE_X7Y122.A4), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_22 (FF)
  Destination:          comm_fpga_fx2/count_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.384ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.235 - 0.244)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_22 to comm_fpga_fx2/count_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y119.AQ      Tcko                  0.391   comm_fpga_fx2/count<23>
                                                       comm_fpga_fx2/count_22
    SLICE_X26Y120.C3     net (fanout=3)        4.700   comm_fpga_fx2/count<22>
    SLICE_X26Y120.COUT   Topcyc                0.277   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_lut<22>_INV_0
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X26Y121.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X26Y121.DMUX   Tcind                 0.302   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X7Y122.A4      net (fanout=1)        4.389   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<27>
    SLICE_X7Y122.CLK     Tas                   0.322   comm_fpga_fx2/count<30>
                                                       comm_fpga_fx2/Mmux_count_next34
                                                       comm_fpga_fx2/count_27
    -------------------------------------------------  ---------------------------
    Total                                     10.384ns (1.292ns logic, 9.092ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_23 (FF)
  Destination:          comm_fpga_fx2/count_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.336ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.235 - 0.244)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_23 to comm_fpga_fx2/count_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y119.DQ      Tcko                  0.391   comm_fpga_fx2/count<23>
                                                       comm_fpga_fx2/count_23
    SLICE_X26Y120.D3     net (fanout=3)        4.668   comm_fpga_fx2/count<23>
    SLICE_X26Y120.COUT   Topcyd                0.261   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_lut<23>_INV_0
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X26Y121.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X26Y121.DMUX   Tcind                 0.302   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X7Y122.A4      net (fanout=1)        4.389   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<27>
    SLICE_X7Y122.CLK     Tas                   0.322   comm_fpga_fx2/count<30>
                                                       comm_fpga_fx2/Mmux_count_next34
                                                       comm_fpga_fx2/count_27
    -------------------------------------------------  ---------------------------
    Total                                     10.336ns (1.276ns logic, 9.060ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_3 (FF)
  Destination:          comm_fpga_fx2/count_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.150ns (Levels of Logic = 8)
  Clock Path Skew:      -0.020ns (0.235 - 0.255)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_3 to comm_fpga_fx2/count_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y114.CMUX    Tshcko                0.488   comm_fpga_fx2/count<9>
                                                       comm_fpga_fx2/count_3
    SLICE_X26Y115.D2     net (fanout=5)        3.911   comm_fpga_fx2/count<3>
    SLICE_X26Y115.COUT   Topcyd                0.261   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<3>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_lut<3>_INV_0
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<3>
    SLICE_X26Y116.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<3>
    SLICE_X26Y116.COUT   Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<7>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<7>
    SLICE_X26Y117.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<7>
    SLICE_X26Y117.COUT   Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<11>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<11>
    SLICE_X26Y118.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<11>
    SLICE_X26Y118.COUT   Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<15>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X26Y119.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X26Y119.COUT   Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<19>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X26Y120.CIN    net (fanout=1)        0.082   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X26Y120.COUT   Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X26Y121.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X26Y121.DMUX   Tcind                 0.302   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X7Y122.A4      net (fanout=1)        4.389   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<27>
    SLICE_X7Y122.CLK     Tas                   0.322   comm_fpga_fx2/count<30>
                                                       comm_fpga_fx2/Mmux_count_next34
                                                       comm_fpga_fx2/count_27
    -------------------------------------------------  ---------------------------
    Total                                     10.150ns (1.753ns logic, 8.397ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_26 (SLICE_X6Y121.D4), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_22 (FF)
  Destination:          comm_fpga_fx2/count_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.355ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.232 - 0.244)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_22 to comm_fpga_fx2/count_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y119.AQ      Tcko                  0.391   comm_fpga_fx2/count<23>
                                                       comm_fpga_fx2/count_22
    SLICE_X26Y120.C3     net (fanout=3)        4.700   comm_fpga_fx2/count<22>
    SLICE_X26Y120.COUT   Topcyc                0.277   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_lut<22>_INV_0
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X26Y121.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X26Y121.CMUX   Tcinc                 0.261   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X6Y121.D4      net (fanout=1)        4.434   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<26>
    SLICE_X6Y121.CLK     Tas                   0.289   comm_fpga_fx2/count<26>
                                                       comm_fpga_fx2/Mmux_count_next33
                                                       comm_fpga_fx2/count_26
    -------------------------------------------------  ---------------------------
    Total                                     10.355ns (1.218ns logic, 9.137ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_23 (FF)
  Destination:          comm_fpga_fx2/count_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.307ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.232 - 0.244)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_23 to comm_fpga_fx2/count_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y119.DQ      Tcko                  0.391   comm_fpga_fx2/count<23>
                                                       comm_fpga_fx2/count_23
    SLICE_X26Y120.D3     net (fanout=3)        4.668   comm_fpga_fx2/count<23>
    SLICE_X26Y120.COUT   Topcyd                0.261   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_lut<23>_INV_0
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X26Y121.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X26Y121.CMUX   Tcinc                 0.261   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X6Y121.D4      net (fanout=1)        4.434   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<26>
    SLICE_X6Y121.CLK     Tas                   0.289   comm_fpga_fx2/count<26>
                                                       comm_fpga_fx2/Mmux_count_next33
                                                       comm_fpga_fx2/count_26
    -------------------------------------------------  ---------------------------
    Total                                     10.307ns (1.202ns logic, 9.105ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_3 (FF)
  Destination:          comm_fpga_fx2/count_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.121ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.232 - 0.255)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_3 to comm_fpga_fx2/count_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y114.CMUX    Tshcko                0.488   comm_fpga_fx2/count<9>
                                                       comm_fpga_fx2/count_3
    SLICE_X26Y115.D2     net (fanout=5)        3.911   comm_fpga_fx2/count<3>
    SLICE_X26Y115.COUT   Topcyd                0.261   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<3>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_lut<3>_INV_0
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<3>
    SLICE_X26Y116.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<3>
    SLICE_X26Y116.COUT   Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<7>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<7>
    SLICE_X26Y117.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<7>
    SLICE_X26Y117.COUT   Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<11>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<11>
    SLICE_X26Y118.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<11>
    SLICE_X26Y118.COUT   Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<15>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X26Y119.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X26Y119.COUT   Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<19>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X26Y120.CIN    net (fanout=1)        0.082   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X26Y120.COUT   Tbyp                  0.076   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X26Y121.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X26Y121.CMUX   Tcinc                 0.261   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X6Y121.D4      net (fanout=1)        4.434   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<26>
    SLICE_X6Y121.CLK     Tas                   0.289   comm_fpga_fx2/count<26>
                                                       comm_fpga_fx2/Mmux_count_next33
                                                       comm_fpga_fx2/count_26
    -------------------------------------------------  ---------------------------
    Total                                     10.121ns (1.679ns logic, 8.442ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y46.ADDRAWRADDR11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6 (FF)
  Destination:          read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.076 - 0.074)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6 to read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X19Y93.DQ           Tcko                  0.198   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
                                                            read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6
    RAMB8_X1Y46.ADDRAWRADDR11 net (fanout=3)        0.266   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
    RAMB8_X1Y46.CLKAWRCLK     Trckc_ADDRA (-Th)     0.066   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                            read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.398ns (0.132ns logic, 0.266ns route)
                                                            (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y46.ADDRAWRADDR10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5 (FF)
  Destination:          read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.076 - 0.074)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5 to read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X19Y93.CQ           Tcko                  0.198   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
                                                            read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5
    RAMB8_X1Y46.ADDRAWRADDR10 net (fanout=3)        0.268   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<5>
    RAMB8_X1Y46.CLKAWRCLK     Trckc_ADDRA (-Th)     0.066   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                            read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.400ns (0.132ns logic, 0.268ns route)
                                                            (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6 (SLICE_X28Y73.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6 (FF)
  Destination:          write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6 to write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y73.AQ      Tcko                  0.200   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6
    SLICE_X28Y73.A6      net (fanout=3)        0.031   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count<6>
    SLICE_X28Y73.CLK     Tah         (-Th)    -0.190   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[6]_GND_56_o_add_0_OUT_xor<6>11
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y46.CLKAWRCLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y46.CLKBRDCLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y35.CLKAWRCLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   11.052|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7370 paths, 0 nets, and 1142 connections

Design statistics:
   Minimum period:  11.052ns{1}   (Maximum frequency:  90.481MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb 17 18:40:41 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 452 MB



