# Reading pref.tcl
# do Main_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Omar/CPU\ Design/Report\ Project/area {E:/Omar/CPU Design/Report Project/area/Main.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:46:24 on Oct 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Omar/CPU Design/Report Project/area" E:/Omar/CPU Design/Report Project/area/Main.v 
# -- Compiling module Main
# -- Compiling module PC
# -- Compiling module INST_MEM
# -- Compiling module ControlUnit
# -- Compiling module RegisterFile
# -- Compiling module RegFile_decoder
# -- Compiling module RegFile_regn
# -- Compiling module alu_control
# -- Compiling module ALU
# -- Compiling module RAM
# ** Warning: E:/Omar/CPU Design/Report Project/area/Main.v(837): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module MUX2_1
# -- Compiling module MUX5bit
# -- Compiling module sign_extend
# 
# Top level modules:
# 	Main
# End time: 12:46:24 on Oct 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+E:/Omar/CPU\ Design/Report\ Project/area {E:/Omar/CPU Design/Report Project/area/Main_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:46:24 on Oct 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Omar/CPU Design/Report Project/area" E:/Omar/CPU Design/Report Project/area/Main_tb.v 
# -- Compiling module Main_tb
# 
# Top level modules:
# 	Main_tb
# End time: 12:46:24 on Oct 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Omar/CPU\ Design/Report\ Project/area {E:/Omar/CPU Design/Report Project/area/Main_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:46:24 on Oct 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Omar/CPU Design/Report Project/area" E:/Omar/CPU Design/Report Project/area/Main_tb.v 
# -- Compiling module Main_tb
# 
# Top level modules:
# 	Main_tb
# End time: 12:46:24 on Oct 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  Main_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" Main_tb 
# Start time: 12:46:24 on Oct 26,2023
# Loading work.Main_tb
# Loading work.Main
# Loading work.PC
# Loading work.INST_MEM
# Loading work.ControlUnit
# Loading work.MUX5bit
# Loading work.RegisterFile
# Loading work.RegFile_decoder
# Loading work.RegFile_regn
# Loading work.alu_control
# Loading work.sign_extend
# Loading work.MUX2_1
# Loading work.ALU
# Loading work.RAM
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : E:/Omar/CPU Design/Report Project/area/Main_tb.v(47)
#    Time: 55 ns  Iteration: 0  Instance: /Main_tb
# Break in Module Main_tb at E:/Omar/CPU Design/Report Project/area/Main_tb.v line 47
# End time: 12:48:36 on Oct 26,2023, Elapsed time: 0:02:12
# Errors: 0, Warnings: 0
