0 compiled /home/khang/Documents/my_code/SystemVerilog/arrays/for_foreach/work
