Selecting top level module and_gate
@N: CG364 :"D:\Verilog\Nandland_Go_Board_Projects\Sources\And_Gate_LUT.v":1:7:1:14|Synthesizing module and_gate in library work.

