[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/InsideOp/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/InsideOp/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<279> s<278> l<1:1> el<1:0>
n<> u<2> t<Package> p<49> s<3> l<1:1> el<1:8>
n<my_pkg> u<3> t<StringConst> p<49> s<47> l<1:9> el<1:15>
n<> u<4> t<IntegerAtomType_Int> p<5> l<3:16> el<3:19>
n<> u<5> t<Enum_base_type> p<42> c<4> s<11> l<3:16> el<3:19>
n<Get0> u<6> t<StringConst> p<11> s<10> l<4:5> el<4:9>
n<0> u<7> t<IntConst> p<8> l<4:12> el<4:13>
n<> u<8> t<Primary_literal> p<9> c<7> l<4:12> el<4:13>
n<> u<9> t<Constant_primary> p<10> c<8> l<4:12> el<4:13>
n<> u<10> t<Constant_expression> p<11> c<9> l<4:12> el<4:13>
n<> u<11> t<Enum_name_declaration> p<42> c<6> s<17> l<4:5> el<4:13>
n<Get1> u<12> t<StringConst> p<17> s<16> l<5:5> el<5:9>
n<1> u<13> t<IntConst> p<14> l<5:12> el<5:13>
n<> u<14> t<Primary_literal> p<15> c<13> l<5:12> el<5:13>
n<> u<15> t<Constant_primary> p<16> c<14> l<5:12> el<5:13>
n<> u<16> t<Constant_expression> p<17> c<15> l<5:12> el<5:13>
n<> u<17> t<Enum_name_declaration> p<42> c<12> s<23> l<5:5> el<5:13>
n<Get2> u<18> t<StringConst> p<23> s<22> l<6:5> el<6:9>
n<2> u<19> t<IntConst> p<20> l<6:12> el<6:13>
n<> u<20> t<Primary_literal> p<21> c<19> l<6:12> el<6:13>
n<> u<21> t<Constant_primary> p<22> c<20> l<6:12> el<6:13>
n<> u<22> t<Constant_expression> p<23> c<21> l<6:12> el<6:13>
n<> u<23> t<Enum_name_declaration> p<42> c<18> s<29> l<6:5> el<6:13>
n<Get3> u<24> t<StringConst> p<29> s<28> l<7:5> el<7:9>
n<3> u<25> t<IntConst> p<26> l<7:12> el<7:13>
n<> u<26> t<Primary_literal> p<27> c<25> l<7:12> el<7:13>
n<> u<27> t<Constant_primary> p<28> c<26> l<7:12> el<7:13>
n<> u<28> t<Constant_expression> p<29> c<27> l<7:12> el<7:13>
n<> u<29> t<Enum_name_declaration> p<42> c<24> s<35> l<7:5> el<7:13>
n<Get4> u<30> t<StringConst> p<35> s<34> l<8:5> el<8:9>
n<4> u<31> t<IntConst> p<32> l<8:12> el<8:13>
n<> u<32> t<Primary_literal> p<33> c<31> l<8:12> el<8:13>
n<> u<33> t<Constant_primary> p<34> c<32> l<8:12> el<8:13>
n<> u<34> t<Constant_expression> p<35> c<33> l<8:12> el<8:13>
n<> u<35> t<Enum_name_declaration> p<42> c<30> s<41> l<8:5> el<8:13>
n<GetDefault> u<36> t<StringConst> p<41> s<40> l<9:5> el<9:15>
n<100> u<37> t<IntConst> p<38> l<9:18> el<9:21>
n<> u<38> t<Primary_literal> p<39> c<37> l<9:18> el<9:21>
n<> u<39> t<Constant_primary> p<40> c<38> l<9:18> el<9:21>
n<> u<40> t<Constant_expression> p<41> c<39> l<9:18> el<9:21>
n<> u<41> t<Enum_name_declaration> p<42> c<36> l<9:5> el<9:21>
n<> u<42> t<Data_type> p<44> c<5> s<43> l<3:11> el<10:4>
n<get_e> u<43> t<StringConst> p<44> l<10:5> el<10:10>
n<> u<44> t<Type_declaration> p<45> c<42> l<3:3> el<10:11>
n<> u<45> t<Data_declaration> p<46> c<44> l<3:3> el<10:11>
n<> u<46> t<Package_or_generate_item_declaration> p<47> c<45> l<3:3> el<10:11>
n<> u<47> t<Package_item> p<49> c<46> s<48> l<3:3> el<10:11>
n<> u<48> t<Endpackage> p<49> l<12:1> el<12:11>
n<> u<49> t<Package_declaration> p<50> c<2> l<1:1> el<12:11>
n<> u<50> t<Description> p<278> c<49> s<58> l<1:1> el<12:11>
n<module> u<51> t<Module_keyword> p<55> s<52> l<14:1> el<14:7>
n<GOOD> u<52> t<StringConst> p<55> s<54> l<14:8> el<14:12>
n<> u<53> t<Port> p<54> l<14:13> el<14:13>
n<> u<54> t<List_of_ports> p<55> c<53> l<14:12> el<14:14>
n<> u<55> t<Module_nonansi_header> p<57> c<51> s<56> l<14:1> el<14:15>
n<> u<56> t<Endmodule> p<57> l<15:1> el<15:10>
n<> u<57> t<Module_declaration> p<58> c<55> l<14:1> el<15:10>
n<> u<58> t<Description> p<278> c<57> s<277> l<14:1> el<15:10>
n<module> u<59> t<Module_keyword> p<88> s<60> l<17:1> el<17:7>
n<top> u<60> t<StringConst> p<88> s<63> l<17:8> el<17:11>
n<my_pkg> u<61> t<StringConst> p<62> l<18:8> el<18:14>
n<> u<62> t<Package_import_item> p<63> c<61> l<18:8> el<18:17>
n<> u<63> t<Package_import_declaration> p<88> c<62> s<78> l<18:1> el<18:18>
n<get_e> u<64> t<StringConst> p<65> l<20:15> el<20:20>
n<> u<65> t<Data_type> p<66> c<64> l<20:15> el<20:20>
n<> u<66> t<Data_type_or_implicit> p<76> c<65> s<75> l<20:15> el<20:20>
n<GetWhat> u<67> t<StringConst> p<74> s<73> l<20:21> el<20:28>
n<Get3> u<68> t<StringConst> p<69> l<20:31> el<20:35>
n<> u<69> t<Primary_literal> p<70> c<68> l<20:31> el<20:35>
n<> u<70> t<Constant_primary> p<71> c<69> l<20:31> el<20:35>
n<> u<71> t<Constant_expression> p<72> c<70> l<20:31> el<20:35>
n<> u<72> t<Constant_mintypmax_expression> p<73> c<71> l<20:31> el<20:35>
n<> u<73> t<Constant_param_expression> p<74> c<72> l<20:31> el<20:35>
n<> u<74> t<Param_assignment> p<75> c<67> l<20:21> el<20:35>
n<> u<75> t<List_of_param_assignments> p<76> c<74> l<20:21> el<20:35>
n<> u<76> t<Parameter_declaration> p<77> c<66> l<20:5> el<20:35>
n<> u<77> t<Parameter_port_declaration> p<78> c<76> l<20:5> el<20:35>
n<> u<78> t<Parameter_port_list> p<88> c<77> s<87> l<19:1> el<21:2>
n<> u<79> t<PortDir_Out> p<84> s<83> l<22:5> el<22:11>
n<> u<80> t<IntegerAtomType_Int> p<81> l<22:12> el<22:15>
n<> u<81> t<Data_type> p<82> c<80> l<22:12> el<22:15>
n<> u<82> t<Data_type_or_implicit> p<83> c<81> l<22:12> el<22:15>
n<> u<83> t<Net_port_type> p<84> c<82> l<22:12> el<22:15>
n<> u<84> t<Net_port_header> p<86> c<79> s<85> l<22:5> el<22:15>
n<out> u<85> t<StringConst> p<86> l<22:16> el<22:19>
n<> u<86> t<Ansi_port_declaration> p<87> c<84> l<22:5> el<22:19>
n<> u<87> t<List_of_port_declarations> p<88> c<86> l<21:3> el<23:2>
n<> u<88> t<Module_ansi_header> p<276> c<59> s<274> l<17:1> el<23:3>
n<GetWhat> u<89> t<StringConst> p<90> l<25:7> el<25:14>
n<> u<90> t<Primary_literal> p<91> c<89> l<25:7> el<25:14>
n<> u<91> t<Constant_primary> p<92> c<90> l<25:7> el<25:14>
n<> u<92> t<Constant_expression> p<105> c<91> s<104> l<25:7> el<25:14>
n<Get0> u<93> t<StringConst> p<94> l<25:23> el<25:27>
n<> u<94> t<Primary_literal> p<95> c<93> l<25:23> el<25:27>
n<> u<95> t<Constant_primary> p<96> c<94> l<25:23> el<25:27>
n<> u<96> t<Constant_expression> p<101> c<95> s<100> l<25:23> el<25:27>
n<GetDefault> u<97> t<StringConst> p<98> l<25:29> el<25:39>
n<> u<98> t<Primary_literal> p<99> c<97> l<25:29> el<25:39>
n<> u<99> t<Constant_primary> p<100> c<98> l<25:29> el<25:39>
n<> u<100> t<Constant_expression> p<101> c<99> l<25:29> el<25:39>
n<> u<101> t<Constant_concatenation> p<102> c<96> l<25:22> el<25:40>
n<> u<102> t<Constant_primary> p<103> c<101> l<25:22> el<25:40>
n<> u<103> t<Constant_expression> p<105> c<102> l<25:22> el<25:40>
n<> u<104> t<InsideOp> p<105> s<103> l<25:15> el<25:21>
n<> u<105> t<Constant_expression> p<270> c<92> s<124> l<25:7> el<25:40>
n<gen_zero> u<106> t<StringConst> p<123> s<121> l<25:50> el<25:58>
n<out> u<107> t<StringConst> p<108> l<26:12> el<26:15>
n<> u<108> t<Ps_or_hierarchical_identifier> p<111> c<107> s<110> l<26:12> el<26:15>
n<> u<109> t<Constant_bit_select> p<110> l<26:16> el<26:16>
n<> u<110> t<Constant_select> p<111> c<109> l<26:16> el<26:16>
n<> u<111> t<Net_lvalue> p<116> c<108> s<115> l<26:12> el<26:15>
n<0> u<112> t<IntConst> p<113> l<26:18> el<26:19>
n<> u<113> t<Primary_literal> p<114> c<112> l<26:18> el<26:19>
n<> u<114> t<Primary> p<115> c<113> l<26:18> el<26:19>
n<> u<115> t<Expression> p<116> c<114> l<26:18> el<26:19>
n<> u<116> t<Net_assignment> p<117> c<111> l<26:12> el<26:19>
n<> u<117> t<List_of_net_assignments> p<118> c<116> l<26:12> el<26:19>
n<> u<118> t<Continuous_assign> p<119> c<117> l<26:5> el<26:20>
n<> u<119> t<Module_common_item> p<120> c<118> l<26:5> el<26:20>
n<> u<120> t<Module_or_generate_item> p<121> c<119> l<26:5> el<26:20>
n<> u<121> t<Generate_item> p<123> c<120> s<122> l<26:5> el<26:20>
n<> u<122> t<End> p<123> l<27:3> el<27:6>
n<> u<123> t<Generate_begin_end_block> p<124> c<106> l<25:42> el<27:6>
n<> u<124> t<Generate_item> p<270> c<123> s<269> l<25:42> el<27:6>
n<GetWhat> u<125> t<StringConst> p<126> l<27:16> el<27:23>
n<> u<126> t<Primary_literal> p<127> c<125> l<27:16> el<27:23>
n<> u<127> t<Constant_primary> p<128> c<126> l<27:16> el<27:23>
n<> u<128> t<Constant_expression> p<134> c<127> s<133> l<27:16> el<27:23>
n<Get1> u<129> t<StringConst> p<130> l<27:27> el<27:31>
n<> u<130> t<Primary_literal> p<131> c<129> l<27:27> el<27:31>
n<> u<131> t<Constant_primary> p<132> c<130> l<27:27> el<27:31>
n<> u<132> t<Constant_expression> p<134> c<131> l<27:27> el<27:31>
n<> u<133> t<BinOp_Equiv> p<134> s<132> l<27:24> el<27:26>
n<> u<134> t<Constant_expression> p<263> c<128> s<153> l<27:16> el<27:31>
n<gen_one> u<135> t<StringConst> p<152> s<150> l<27:41> el<27:48>
n<out> u<136> t<StringConst> p<137> l<28:12> el<28:15>
n<> u<137> t<Ps_or_hierarchical_identifier> p<140> c<136> s<139> l<28:12> el<28:15>
n<> u<138> t<Constant_bit_select> p<139> l<28:16> el<28:16>
n<> u<139> t<Constant_select> p<140> c<138> l<28:16> el<28:16>
n<> u<140> t<Net_lvalue> p<145> c<137> s<144> l<28:12> el<28:15>
n<1> u<141> t<IntConst> p<142> l<28:18> el<28:19>
n<> u<142> t<Primary_literal> p<143> c<141> l<28:18> el<28:19>
n<> u<143> t<Primary> p<144> c<142> l<28:18> el<28:19>
n<> u<144> t<Expression> p<145> c<143> l<28:18> el<28:19>
n<> u<145> t<Net_assignment> p<146> c<140> l<28:12> el<28:19>
n<> u<146> t<List_of_net_assignments> p<147> c<145> l<28:12> el<28:19>
n<> u<147> t<Continuous_assign> p<148> c<146> l<28:5> el<28:20>
n<> u<148> t<Module_common_item> p<149> c<147> l<28:5> el<28:20>
n<> u<149> t<Module_or_generate_item> p<150> c<148> l<28:5> el<28:20>
n<> u<150> t<Generate_item> p<152> c<149> s<151> l<28:5> el<28:20>
n<> u<151> t<End> p<152> l<29:3> el<29:6>
n<> u<152> t<Generate_begin_end_block> p<153> c<135> l<27:33> el<29:6>
n<> u<153> t<Generate_item> p<263> c<152> s<262> l<27:33> el<29:6>
n<GetWhat> u<154> t<StringConst> p<155> l<29:16> el<29:23>
n<> u<155> t<Primary_literal> p<156> c<154> l<29:16> el<29:23>
n<> u<156> t<Constant_primary> p<157> c<155> l<29:16> el<29:23>
n<> u<157> t<Constant_expression> p<170> c<156> s<169> l<29:16> el<29:23>
n<Get2> u<158> t<StringConst> p<159> l<29:32> el<29:36>
n<> u<159> t<Primary_literal> p<160> c<158> l<29:32> el<29:36>
n<> u<160> t<Constant_primary> p<161> c<159> l<29:32> el<29:36>
n<> u<161> t<Constant_expression> p<166> c<160> s<165> l<29:32> el<29:36>
n<Get3> u<162> t<StringConst> p<163> l<29:38> el<29:42>
n<> u<163> t<Primary_literal> p<164> c<162> l<29:38> el<29:42>
n<> u<164> t<Constant_primary> p<165> c<163> l<29:38> el<29:42>
n<> u<165> t<Constant_expression> p<166> c<164> l<29:38> el<29:42>
n<> u<166> t<Constant_concatenation> p<167> c<161> l<29:31> el<29:43>
n<> u<167> t<Constant_primary> p<168> c<166> l<29:31> el<29:43>
n<> u<168> t<Constant_expression> p<170> c<167> l<29:31> el<29:43>
n<> u<169> t<InsideOp> p<170> s<168> l<29:24> el<29:30>
n<> u<170> t<Constant_expression> p<256> c<157> s<198> l<29:16> el<29:43>
n<gen_two> u<171> t<StringConst> p<197> s<186> l<29:53> el<29:60>
n<out> u<172> t<StringConst> p<173> l<30:12> el<30:15>
n<> u<173> t<Ps_or_hierarchical_identifier> p<176> c<172> s<175> l<30:12> el<30:15>
n<> u<174> t<Constant_bit_select> p<175> l<30:16> el<30:16>
n<> u<175> t<Constant_select> p<176> c<174> l<30:16> el<30:16>
n<> u<176> t<Net_lvalue> p<181> c<173> s<180> l<30:12> el<30:15>
n<2> u<177> t<IntConst> p<178> l<30:18> el<30:19>
n<> u<178> t<Primary_literal> p<179> c<177> l<30:18> el<30:19>
n<> u<179> t<Primary> p<180> c<178> l<30:18> el<30:19>
n<> u<180> t<Expression> p<181> c<179> l<30:18> el<30:19>
n<> u<181> t<Net_assignment> p<182> c<176> l<30:12> el<30:19>
n<> u<182> t<List_of_net_assignments> p<183> c<181> l<30:12> el<30:19>
n<> u<183> t<Continuous_assign> p<184> c<182> l<30:5> el<30:20>
n<> u<184> t<Module_common_item> p<185> c<183> l<30:5> el<30:20>
n<> u<185> t<Module_or_generate_item> p<186> c<184> l<30:5> el<30:20>
n<> u<186> t<Generate_item> p<197> c<185> s<195> l<30:5> el<30:20>
n<GOOD> u<187> t<StringConst> p<193> s<192> l<31:5> el<31:9>
n<good> u<188> t<StringConst> p<189> l<31:10> el<31:14>
n<> u<189> t<Name_of_instance> p<192> c<188> s<191> l<31:10> el<31:14>
n<> u<190> t<Ordered_port_connection> p<191> l<31:15> el<31:15>
n<> u<191> t<List_of_port_connections> p<192> c<190> l<31:15> el<31:15>
n<> u<192> t<Hierarchical_instance> p<193> c<189> l<31:10> el<31:16>
n<> u<193> t<Module_instantiation> p<194> c<187> l<31:5> el<31:17>
n<> u<194> t<Module_or_generate_item> p<195> c<193> l<31:5> el<31:17>
n<> u<195> t<Generate_item> p<197> c<194> s<196> l<31:5> el<31:17>
n<> u<196> t<End> p<197> l<32:3> el<32:6>
n<> u<197> t<Generate_begin_end_block> p<198> c<171> l<29:45> el<32:6>
n<> u<198> t<Generate_item> p<256> c<197> s<255> l<29:45> el<32:6>
n<GetWhat> u<199> t<StringConst> p<200> l<32:16> el<32:23>
n<> u<200> t<Primary_literal> p<201> c<199> l<32:16> el<32:23>
n<> u<201> t<Constant_primary> p<202> c<200> l<32:16> el<32:23>
n<> u<202> t<Constant_expression> p<208> c<201> s<207> l<32:16> el<32:23>
n<Get4> u<203> t<StringConst> p<204> l<32:27> el<32:31>
n<> u<204> t<Primary_literal> p<205> c<203> l<32:27> el<32:31>
n<> u<205> t<Constant_primary> p<206> c<204> l<32:27> el<32:31>
n<> u<206> t<Constant_expression> p<208> c<205> l<32:27> el<32:31>
n<> u<207> t<BinOp_Equiv> p<208> s<206> l<32:24> el<32:26>
n<> u<208> t<Constant_expression> p<249> c<202> s<227> l<32:16> el<32:31>
n<gen_three> u<209> t<StringConst> p<226> s<224> l<32:41> el<32:50>
n<out> u<210> t<StringConst> p<211> l<33:12> el<33:15>
n<> u<211> t<Ps_or_hierarchical_identifier> p<214> c<210> s<213> l<33:12> el<33:15>
n<> u<212> t<Constant_bit_select> p<213> l<33:16> el<33:16>
n<> u<213> t<Constant_select> p<214> c<212> l<33:16> el<33:16>
n<> u<214> t<Net_lvalue> p<219> c<211> s<218> l<33:12> el<33:15>
n<3> u<215> t<IntConst> p<216> l<33:18> el<33:19>
n<> u<216> t<Primary_literal> p<217> c<215> l<33:18> el<33:19>
n<> u<217> t<Primary> p<218> c<216> l<33:18> el<33:19>
n<> u<218> t<Expression> p<219> c<217> l<33:18> el<33:19>
n<> u<219> t<Net_assignment> p<220> c<214> l<33:12> el<33:19>
n<> u<220> t<List_of_net_assignments> p<221> c<219> l<33:12> el<33:19>
n<> u<221> t<Continuous_assign> p<222> c<220> l<33:5> el<33:20>
n<> u<222> t<Module_common_item> p<223> c<221> l<33:5> el<33:20>
n<> u<223> t<Module_or_generate_item> p<224> c<222> l<33:5> el<33:20>
n<> u<224> t<Generate_item> p<226> c<223> s<225> l<33:5> el<33:20>
n<> u<225> t<End> p<226> l<34:3> el<34:6>
n<> u<226> t<Generate_begin_end_block> p<227> c<209> l<32:33> el<34:6>
n<> u<227> t<Generate_item> p<249> c<226> s<248> l<32:33> el<34:6>
n<gen_invalid> u<228> t<StringConst> p<245> s<243> l<34:20> el<34:31>
n<out> u<229> t<StringConst> p<230> l<35:12> el<35:15>
n<> u<230> t<Ps_or_hierarchical_identifier> p<233> c<229> s<232> l<35:12> el<35:15>
n<> u<231> t<Constant_bit_select> p<232> l<35:16> el<35:16>
n<> u<232> t<Constant_select> p<233> c<231> l<35:16> el<35:16>
n<> u<233> t<Net_lvalue> p<238> c<230> s<237> l<35:12> el<35:15>
n<255> u<234> t<IntConst> p<235> l<35:18> el<35:21>
n<> u<235> t<Primary_literal> p<236> c<234> l<35:18> el<35:21>
n<> u<236> t<Primary> p<237> c<235> l<35:18> el<35:21>
n<> u<237> t<Expression> p<238> c<236> l<35:18> el<35:21>
n<> u<238> t<Net_assignment> p<239> c<233> l<35:12> el<35:21>
n<> u<239> t<List_of_net_assignments> p<240> c<238> l<35:12> el<35:21>
n<> u<240> t<Continuous_assign> p<241> c<239> l<35:5> el<35:22>
n<> u<241> t<Module_common_item> p<242> c<240> l<35:5> el<35:22>
n<> u<242> t<Module_or_generate_item> p<243> c<241> l<35:5> el<35:22>
n<> u<243> t<Generate_item> p<245> c<242> s<244> l<35:5> el<35:22>
n<> u<244> t<End> p<245> l<36:3> el<36:6>
n<> u<245> t<Generate_begin_end_block> p<246> c<228> l<34:12> el<36:6>
n<> u<246> t<Generate_item> p<249> c<245> l<34:12> el<36:6>
n<> u<247> t<IF> p<249> s<208> l<32:12> el<32:14>
n<> u<248> t<Else> p<249> s<246> l<34:7> el<34:11>
n<> u<249> t<If_generate_construct> p<250> c<247> l<32:12> el<36:6>
n<> u<250> t<Conditional_generate_construct> p<251> c<249> l<32:12> el<36:6>
n<> u<251> t<Module_common_item> p<252> c<250> l<32:12> el<36:6>
n<> u<252> t<Module_or_generate_item> p<253> c<251> l<32:12> el<36:6>
n<> u<253> t<Generate_item> p<256> c<252> l<32:12> el<36:6>
n<> u<254> t<IF> p<256> s<170> l<29:12> el<29:14>
n<> u<255> t<Else> p<256> s<253> l<32:7> el<32:11>
n<> u<256> t<If_generate_construct> p<257> c<254> l<29:12> el<36:6>
n<> u<257> t<Conditional_generate_construct> p<258> c<256> l<29:12> el<36:6>
n<> u<258> t<Module_common_item> p<259> c<257> l<29:12> el<36:6>
n<> u<259> t<Module_or_generate_item> p<260> c<258> l<29:12> el<36:6>
n<> u<260> t<Generate_item> p<263> c<259> l<29:12> el<36:6>
n<> u<261> t<IF> p<263> s<134> l<27:12> el<27:14>
n<> u<262> t<Else> p<263> s<260> l<29:7> el<29:11>
n<> u<263> t<If_generate_construct> p<264> c<261> l<27:12> el<36:6>
n<> u<264> t<Conditional_generate_construct> p<265> c<263> l<27:12> el<36:6>
n<> u<265> t<Module_common_item> p<266> c<264> l<27:12> el<36:6>
n<> u<266> t<Module_or_generate_item> p<267> c<265> l<27:12> el<36:6>
n<> u<267> t<Generate_item> p<270> c<266> l<27:12> el<36:6>
n<> u<268> t<IF> p<270> s<105> l<25:3> el<25:5>
n<> u<269> t<Else> p<270> s<267> l<27:7> el<27:11>
n<> u<270> t<If_generate_construct> p<271> c<268> l<25:3> el<36:6>
n<> u<271> t<Conditional_generate_construct> p<272> c<270> l<25:3> el<36:6>
n<> u<272> t<Module_common_item> p<273> c<271> l<25:3> el<36:6>
n<> u<273> t<Module_or_generate_item> p<274> c<272> l<25:3> el<36:6>
n<> u<274> t<Non_port_module_item> p<276> c<273> s<275> l<25:3> el<36:6>
n<> u<275> t<Endmodule> p<276> l<38:1> el<38:10>
n<> u<276> t<Module_declaration> p<277> c<88> l<17:1> el<38:10>
n<> u<277> t<Description> p<278> c<276> l<17:1> el<38:10>
n<> u<278> t<Source_text> p<279> c<50> l<1:1> el<38:10>
n<> u<279> t<Top_level_rule> c<1> l<1:1> el<39:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/InsideOp/dut.sv:1:1: No timescale set for "my_pkg".

[WRN:PA0205] ${SURELOG_DIR}/tests/InsideOp/dut.sv:14:1: No timescale set for "GOOD".

[WRN:PA0205] ${SURELOG_DIR}/tests/InsideOp/dut.sv:17:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/tests/InsideOp/dut.sv:1:1: Compile package "my_pkg".

[INF:CP0303] ${SURELOG_DIR}/tests/InsideOp/dut.sv:14:1: Compile module "work@GOOD".

[INF:CP0303] ${SURELOG_DIR}/tests/InsideOp/dut.sv:17:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/InsideOp/dut.sv:30:5: Compile generate block "work@top.gen_two".

[NTE:EL0503] ${SURELOG_DIR}/tests/InsideOp/dut.sv:17:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  3
constant                                              45
cont_assign                                            7
design                                                 1
enum_const                                            12
enum_typespec                                          2
gen_if_else                                            4
gen_scope                                              2
gen_scope_array                                        2
import_typespec                                        1
int_typespec                                           5
int_var                                                1
logic_net                                              1
module_inst                                            9
named_begin                                            5
operation                                              7
package                                                2
param_assign                                           2
parameter                                              2
port                                                   2
ref_module                                             2
ref_obj                                               20
ref_typespec                                          10
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
begin                                                  3
constant                                              45
cont_assign                                            8
design                                                 1
enum_const                                            12
enum_typespec                                          2
gen_if_else                                            4
gen_scope                                              3
gen_scope_array                                        3
import_typespec                                        1
int_typespec                                           5
int_var                                                1
logic_net                                              1
module_inst                                           10
named_begin                                            5
operation                                              7
package                                                2
param_assign                                           2
parameter                                              2
port                                                   3
ref_module                                             2
ref_obj                                               22
ref_typespec                                          11
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/InsideOp/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/InsideOp/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/InsideOp/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: my_pkg (my_pkg::), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:1:1, endln:12:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:my_pkg
  |vpiFullName:my_pkg::
  |vpiTypedef:
  \_enum_typespec: (my_pkg::get_e), line:3:3, endln:10:11
    |vpiParent:
    \_package: my_pkg (my_pkg::), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:1:1, endln:12:11
    |vpiName:my_pkg::get_e
    |vpiInstance:
    \_package: my_pkg (my_pkg::), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:1:1, endln:12:11
    |vpiBaseTypespec:
    \_ref_typespec: (my_pkg::my_pkg::get_e)
      |vpiParent:
      \_enum_typespec: (my_pkg::get_e), line:3:3, endln:10:11
      |vpiFullName:my_pkg::my_pkg::get_e
      |vpiActual:
      \_int_typespec: , line:3:16, endln:3:19
    |vpiEnumConst:
    \_enum_const: (Get0), line:4:5, endln:4:13
      |vpiParent:
      \_enum_typespec: (my_pkg::get_e), line:3:3, endln:10:11
      |vpiName:Get0
      |UINT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (Get1), line:5:5, endln:5:13
      |vpiParent:
      \_enum_typespec: (my_pkg::get_e), line:3:3, endln:10:11
      |vpiName:Get1
      |UINT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (Get2), line:6:5, endln:6:13
      |vpiParent:
      \_enum_typespec: (my_pkg::get_e), line:3:3, endln:10:11
      |vpiName:Get2
      |UINT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (Get3), line:7:5, endln:7:13
      |vpiParent:
      \_enum_typespec: (my_pkg::get_e), line:3:3, endln:10:11
      |vpiName:Get3
      |UINT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (Get4), line:8:5, endln:8:13
      |vpiParent:
      \_enum_typespec: (my_pkg::get_e), line:3:3, endln:10:11
      |vpiName:Get4
      |UINT:4
      |vpiDecompile:4
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (GetDefault), line:9:5, endln:9:21
      |vpiParent:
      \_enum_typespec: (my_pkg::get_e), line:3:3, endln:10:11
      |vpiName:GetDefault
      |UINT:100
      |vpiDecompile:100
      |vpiSize:64
  |vpiDefName:my_pkg
|uhdmtopPackages:
\_package: my_pkg (my_pkg::), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:1:1, endln:12:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:my_pkg
  |vpiFullName:my_pkg::
  |vpiTypedef:
  \_enum_typespec: (my_pkg::get_e), line:3:3, endln:10:11
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:17:1, endln:38:10
    |vpiName:my_pkg::get_e
    |vpiInstance:
    \_package: my_pkg (my_pkg::), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:1:1, endln:12:11
    |vpiBaseTypespec:
    \_ref_typespec: (work@top.my_pkg::get_e)
      |vpiParent:
      \_enum_typespec: (my_pkg::get_e), line:3:3, endln:10:11
      |vpiFullName:work@top.my_pkg::get_e
      |vpiActual:
      \_int_typespec: , line:3:16, endln:3:19
    |vpiEnumConst:
    \_enum_const: (Get0), line:4:5, endln:4:13
      |vpiParent:
      \_enum_typespec: (my_pkg::get_e), line:3:3, endln:10:11
      |vpiName:Get0
      |UINT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (Get1), line:5:5, endln:5:13
      |vpiParent:
      \_enum_typespec: (my_pkg::get_e), line:3:3, endln:10:11
      |vpiName:Get1
      |UINT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (Get2), line:6:5, endln:6:13
      |vpiParent:
      \_enum_typespec: (my_pkg::get_e), line:3:3, endln:10:11
      |vpiName:Get2
      |UINT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (Get3), line:7:5, endln:7:13
      |vpiParent:
      \_enum_typespec: (my_pkg::get_e), line:3:3, endln:10:11
      |vpiName:Get3
      |UINT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (Get4), line:8:5, endln:8:13
      |vpiParent:
      \_enum_typespec: (my_pkg::get_e), line:3:3, endln:10:11
      |vpiName:Get4
      |UINT:4
      |vpiDecompile:4
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (GetDefault), line:9:5, endln:9:21
      |vpiParent:
      \_enum_typespec: (my_pkg::get_e), line:3:3, endln:10:11
      |vpiName:GetDefault
      |UINT:100
      |vpiDecompile:100
      |vpiSize:64
  |vpiDefName:my_pkg
  |vpiTop:1
|uhdmallModules:
\_module_inst: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:14:1, endln:15:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@GOOD
  |vpiDefName:work@GOOD
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:17:1, endln:38:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.GetWhat), line:20:21, endln:20:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:17:1, endln:38:10
    |vpiTypespec:
    \_ref_typespec: (work@top.GetWhat)
      |vpiParent:
      \_parameter: (work@top.GetWhat), line:20:21, endln:20:28
      |vpiFullName:work@top.GetWhat
      |vpiActual:
      \_enum_typespec: (my_pkg::get_e), line:3:3, endln:10:11
    |vpiName:GetWhat
    |vpiFullName:work@top.GetWhat
  |vpiParamAssign:
  \_param_assign: , line:20:21, endln:20:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:17:1, endln:38:10
    |vpiRhs:
    \_ref_obj: (work@top.Get3), line:20:31, endln:20:35
      |vpiParent:
      \_param_assign: , line:20:21, endln:20:35
      |vpiName:Get3
      |vpiFullName:work@top.Get3
      |vpiActual:
      \_enum_const: (Get3), line:7:5, endln:7:13
    |vpiLhs:
    \_parameter: (work@top.GetWhat), line:20:21, endln:20:28
  |vpiTypedef:
  \_enum_typespec: (my_pkg::get_e), line:3:3, endln:10:11
  |vpiTypedef:
  \_import_typespec: (my_pkg), line:18:8, endln:18:17
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.out), line:22:16, endln:22:19
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:17:1, endln:38:10
    |vpiName:out
    |vpiFullName:work@top.out
  |vpiPort:
  \_port: (out), line:22:16, endln:22:19
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:17:1, endln:38:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out.out), line:22:16, endln:22:19
      |vpiParent:
      \_port: (out), line:22:16, endln:22:19
      |vpiName:out
      |vpiFullName:work@top.out.out
      |vpiActual:
      \_logic_net: (work@top.out), line:22:16, endln:22:19
    |vpiTypedef:
    \_ref_typespec: (work@top.out)
      |vpiParent:
      \_port: (out), line:22:16, endln:22:19
      |vpiFullName:work@top.out
      |vpiActual:
      \_int_typespec: , line:22:12, endln:22:15
  |vpiGenStmt:
  \_gen_if_else: 
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:17:1, endln:38:10
    |vpiCondition:
    \_operation: , line:25:7, endln:25:40
      |vpiParent:
      \_gen_if_else: 
      |vpiOpType:95
      |vpiOperand:
      \_ref_obj: (work@top.GetWhat), line:25:7, endln:25:14
        |vpiParent:
        \_operation: , line:25:7, endln:25:40
        |vpiName:GetWhat
        |vpiFullName:work@top.GetWhat
      |vpiOperand:
      \_ref_obj: (work@top.Get0), line:25:23, endln:25:27
        |vpiParent:
        \_operation: , line:25:7, endln:25:40
        |vpiName:Get0
        |vpiFullName:work@top.Get0
        |vpiActual:
        \_enum_const: (Get0), line:4:5, endln:4:13
      |vpiOperand:
      \_ref_obj: (work@top.GetDefault), line:25:29, endln:25:39
        |vpiParent:
        \_operation: , line:25:7, endln:25:40
        |vpiName:GetDefault
        |vpiFullName:work@top.GetDefault
        |vpiActual:
        \_enum_const: (GetDefault), line:9:5, endln:9:21
    |vpiStmt:
    \_named_begin: (work@top.gen_zero)
      |vpiParent:
      \_gen_if_else: 
      |vpiName:gen_zero
      |vpiFullName:work@top.gen_zero
      |vpiStmt:
      \_cont_assign: , line:26:12, endln:26:19
        |vpiParent:
        \_named_begin: (work@top.gen_zero)
        |vpiRhs:
        \_constant: , line:26:18, endln:26:19
          |vpiParent:
          \_cont_assign: , line:26:12, endln:26:19
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.gen_zero.out), line:26:12, endln:26:15
          |vpiParent:
          \_cont_assign: , line:26:12, endln:26:19
          |vpiName:out
          |vpiFullName:work@top.gen_zero.out
    |vpiElseStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_if_else: 
      |vpiFullName:work@top
      |vpiStmt:
      \_gen_if_else: , line:27:12, endln:36:6
        |vpiParent:
        \_begin: (work@top)
        |vpiCondition:
        \_operation: , line:27:16, endln:27:31
          |vpiParent:
          \_gen_if_else: , line:27:12, endln:36:6
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@top.GetWhat), line:27:16, endln:27:23
            |vpiParent:
            \_operation: , line:27:16, endln:27:31
            |vpiName:GetWhat
            |vpiFullName:work@top.GetWhat
          |vpiOperand:
          \_ref_obj: (work@top.Get1), line:27:27, endln:27:31
            |vpiParent:
            \_operation: , line:27:16, endln:27:31
            |vpiName:Get1
            |vpiFullName:work@top.Get1
        |vpiStmt:
        \_named_begin: (work@top.gen_one)
          |vpiParent:
          \_gen_if_else: , line:27:12, endln:36:6
          |vpiName:gen_one
          |vpiFullName:work@top.gen_one
          |vpiStmt:
          \_cont_assign: , line:28:12, endln:28:19
            |vpiParent:
            \_named_begin: (work@top.gen_one)
            |vpiRhs:
            \_constant: , line:28:18, endln:28:19
              |vpiParent:
              \_cont_assign: , line:28:12, endln:28:19
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@top.gen_one.out), line:28:12, endln:28:15
              |vpiParent:
              \_cont_assign: , line:28:12, endln:28:19
              |vpiName:out
              |vpiFullName:work@top.gen_one.out
        |vpiElseStmt:
        \_begin: (work@top)
          |vpiParent:
          \_gen_if_else: , line:27:12, endln:36:6
          |vpiFullName:work@top
          |vpiStmt:
          \_gen_if_else: , line:29:12, endln:36:6
            |vpiParent:
            \_begin: (work@top)
            |vpiCondition:
            \_operation: , line:29:16, endln:29:43
              |vpiParent:
              \_gen_if_else: , line:29:12, endln:36:6
              |vpiOpType:95
              |vpiOperand:
              \_ref_obj: (work@top.GetWhat), line:29:16, endln:29:23
                |vpiParent:
                \_operation: , line:29:16, endln:29:43
                |vpiName:GetWhat
                |vpiFullName:work@top.GetWhat
              |vpiOperand:
              \_ref_obj: (work@top.Get2), line:29:32, endln:29:36
                |vpiParent:
                \_operation: , line:29:16, endln:29:43
                |vpiName:Get2
                |vpiFullName:work@top.Get2
              |vpiOperand:
              \_ref_obj: (work@top.Get3), line:29:38, endln:29:42
                |vpiParent:
                \_operation: , line:29:16, endln:29:43
                |vpiName:Get3
                |vpiFullName:work@top.Get3
            |vpiStmt:
            \_named_begin: (work@top.gen_two)
              |vpiParent:
              \_gen_if_else: , line:29:12, endln:36:6
              |vpiName:gen_two
              |vpiFullName:work@top.gen_two
              |vpiStmt:
              \_cont_assign: , line:30:12, endln:30:19
                |vpiParent:
                \_named_begin: (work@top.gen_two)
                |vpiRhs:
                \_constant: , line:30:18, endln:30:19
                  |vpiParent:
                  \_cont_assign: , line:30:12, endln:30:19
                  |vpiDecompile:2
                  |vpiSize:64
                  |UINT:2
                  |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@top.gen_two.out), line:30:12, endln:30:15
                  |vpiParent:
                  \_cont_assign: , line:30:12, endln:30:19
                  |vpiName:out
                  |vpiFullName:work@top.gen_two.out
              |vpiStmt:
              \_ref_module: work@GOOD (good), line:31:10, endln:31:14
                |vpiParent:
                \_named_begin: (work@top.gen_two)
                |vpiName:good
                |vpiDefName:work@GOOD
            |vpiElseStmt:
            \_begin: (work@top)
              |vpiParent:
              \_gen_if_else: , line:29:12, endln:36:6
              |vpiFullName:work@top
              |vpiStmt:
              \_gen_if_else: , line:32:12, endln:36:6
                |vpiParent:
                \_begin: (work@top)
                |vpiCondition:
                \_operation: , line:32:16, endln:32:31
                  |vpiParent:
                  \_gen_if_else: , line:32:12, endln:36:6
                  |vpiOpType:14
                  |vpiOperand:
                  \_ref_obj: (work@top.GetWhat), line:32:16, endln:32:23
                    |vpiParent:
                    \_operation: , line:32:16, endln:32:31
                    |vpiName:GetWhat
                    |vpiFullName:work@top.GetWhat
                  |vpiOperand:
                  \_ref_obj: (work@top.Get4), line:32:27, endln:32:31
                    |vpiParent:
                    \_operation: , line:32:16, endln:32:31
                    |vpiName:Get4
                    |vpiFullName:work@top.Get4
                |vpiStmt:
                \_named_begin: (work@top.gen_three)
                  |vpiParent:
                  \_gen_if_else: , line:32:12, endln:36:6
                  |vpiName:gen_three
                  |vpiFullName:work@top.gen_three
                  |vpiStmt:
                  \_cont_assign: , line:33:12, endln:33:19
                    |vpiParent:
                    \_named_begin: (work@top.gen_three)
                    |vpiRhs:
                    \_constant: , line:33:18, endln:33:19
                      |vpiParent:
                      \_cont_assign: , line:33:12, endln:33:19
                      |vpiDecompile:3
                      |vpiSize:64
                      |UINT:3
                      |vpiConstType:9
                    |vpiLhs:
                    \_ref_obj: (work@top.gen_three.out), line:33:12, endln:33:15
                      |vpiParent:
                      \_cont_assign: , line:33:12, endln:33:19
                      |vpiName:out
                      |vpiFullName:work@top.gen_three.out
                |vpiElseStmt:
                \_named_begin: (work@top.gen_invalid)
                  |vpiParent:
                  \_gen_if_else: , line:32:12, endln:36:6
                  |vpiName:gen_invalid
                  |vpiFullName:work@top.gen_invalid
                  |vpiStmt:
                  \_cont_assign: , line:35:12, endln:35:21
                    |vpiParent:
                    \_named_begin: (work@top.gen_invalid)
                    |vpiRhs:
                    \_constant: , line:35:18, endln:35:21
                      |vpiParent:
                      \_cont_assign: , line:35:12, endln:35:21
                      |vpiDecompile:255
                      |vpiSize:64
                      |UINT:255
                      |vpiConstType:9
                    |vpiLhs:
                    \_ref_obj: (work@top.gen_invalid.out), line:35:12, endln:35:15
                      |vpiParent:
                      \_cont_assign: , line:35:12, endln:35:21
                      |vpiName:out
                      |vpiFullName:work@top.gen_invalid.out
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:17:1, endln:38:10
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.out), line:22:16, endln:22:19
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:17:1, endln:38:10
    |vpiTypespec:
    \_ref_typespec: (work@top.out)
      |vpiParent:
      \_int_var: (work@top.out), line:22:16, endln:22:19
      |vpiFullName:work@top.out
      |vpiActual:
      \_int_typespec: , line:22:12, endln:22:15
    |vpiName:out
    |vpiFullName:work@top.out
    |vpiSigned:1
    |vpiVisibility:1
  |vpiParameter:
  \_parameter: (work@top.GetWhat), line:20:21, endln:20:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:17:1, endln:38:10
    |vpiTypespec:
    \_ref_typespec: (work@top.GetWhat)
      |vpiParent:
      \_parameter: (work@top.GetWhat), line:20:21, endln:20:28
      |vpiFullName:work@top.GetWhat
      |vpiActual:
      \_enum_typespec: (my_pkg::get_e), line:3:3, endln:10:11
    |vpiName:GetWhat
    |vpiFullName:work@top.GetWhat
  |vpiParamAssign:
  \_param_assign: , line:20:21, endln:20:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:17:1, endln:38:10
    |vpiRhs:
    \_constant: , line:20:31, endln:20:35
      |vpiParent:
      \_param_assign: , line:20:21, endln:20:35
      |vpiDecompile:3
      |vpiSize:32
      |UINT:3
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:20:31, endln:20:35
        |vpiFullName:work@top
        |vpiActual:
        \_enum_typespec: (my_pkg::get_e), line:3:3, endln:10:11
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.GetWhat), line:20:21, endln:20:28
  |vpiTypedef:
  \_enum_typespec: (my_pkg::get_e), line:3:3, endln:10:11
  |vpiTypedef:
  \_import_typespec: (my_pkg), line:18:8, endln:18:17
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (out), line:22:16, endln:22:19
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:17:1, endln:38:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out), line:22:16, endln:22:19
      |vpiParent:
      \_port: (out), line:22:16, endln:22:19
      |vpiName:out
      |vpiFullName:work@top.out
      |vpiActual:
      \_int_var: (work@top.out), line:22:16, endln:22:19
    |vpiTypedef:
    \_ref_typespec: (work@top.out)
      |vpiParent:
      \_port: (out), line:22:16, endln:22:19
      |vpiFullName:work@top.out
      |vpiActual:
      \_int_typespec: , line:22:12, endln:22:15
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:17:1, endln:38:10
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.gen_two), line:30:5, endln:30:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:17:1, endln:38:10
    |vpiName:gen_two
    |vpiFullName:work@top.gen_two
    |vpiGenScope:
    \_gen_scope: (work@top.gen_two), line:30:5, endln:30:20
      |vpiParent:
      \_gen_scope_array: (work@top.gen_two), line:30:5, endln:30:20
      |vpiFullName:work@top.gen_two
      |vpiContAssign:
      \_cont_assign: , line:30:12, endln:30:19
        |vpiParent:
        \_gen_scope: (work@top.gen_two), line:30:5, endln:30:20
        |vpiRhs:
        \_constant: , line:30:18, endln:30:19
          |vpiParent:
          \_cont_assign: , line:30:12, endln:30:19
          |vpiDecompile:2
          |vpiSize:32
          |UINT:2
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.gen_two.out), line:30:12, endln:30:15
          |vpiParent:
          \_cont_assign: , line:30:12, endln:30:19
          |vpiName:out
          |vpiFullName:work@top.gen_two.out
          |vpiActual:
          \_int_var: (work@top.out), line:22:16, endln:22:19
      |vpiModule:
      \_module_inst: work@GOOD (work@top.gen_two.good), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:31:5, endln:31:17
        |vpiParent:
        \_gen_scope: (work@top.gen_two), line:30:5, endln:30:20
        |vpiName:good
        |vpiFullName:work@top.gen_two.good
        |vpiDefName:work@GOOD
        |vpiDefFile:${SURELOG_DIR}/tests/InsideOp/dut.sv
        |vpiDefLineNo:14
\_weaklyReferenced:
\_int_typespec: , line:3:16, endln:3:19
  |vpiInstance:
  \_package: my_pkg (my_pkg::), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:1:1, endln:12:11
  |vpiSigned:1
\_int_typespec: , line:3:16, endln:3:19
  |vpiInstance:
  \_package: my_pkg (my_pkg::), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:1:1, endln:12:11
  |vpiSigned:1
\_int_typespec: , line:22:12, endln:22:15
  |vpiSigned:1
\_int_typespec: , line:22:12, endln:22:15
  |vpiSigned:1
\_int_typespec: , line:22:12, endln:22:15
  |vpiSigned:1
\_cont_assign: , line:30:12, endln:30:19
  |vpiParent:
  \_gen_scope: (work@top.gen_two), line:30:5, endln:30:20
  |vpiRhs:
  \_constant: , line:30:18, endln:30:19
  |vpiLhs:
  \_ref_obj: (work@top.gen_two.out), line:30:12, endln:30:15
    |vpiParent:
    \_cont_assign: , line:30:12, endln:30:19
    |vpiName:out
    |vpiFullName:work@top.gen_two.out
    |vpiActual:
    \_int_var: (work@top.out), line:22:16, endln:22:19
\_gen_scope: (work@top.gen_two), line:30:5, endln:30:20
  |vpiParent:
  \_gen_scope_array: (work@top.gen_two), line:30:5, endln:30:20
  |vpiFullName:work@top.gen_two
  |vpiContAssign:
  \_cont_assign: , line:30:12, endln:30:19
  |vpiModule:
  \_module_inst: work@GOOD (work@top.gen_two.good), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:31:5, endln:31:17
    |vpiParent:
    \_gen_scope: (work@top.gen_two), line:30:5, endln:30:20
    |vpiName:good
    |vpiFullName:work@top.gen_two.good
    |vpiDefName:work@GOOD
    |vpiDefFile:${SURELOG_DIR}/tests/InsideOp/dut.sv
    |vpiDefLineNo:14
\_gen_scope_array: (work@top.gen_two), line:30:5, endln:30:20
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/InsideOp/dut.sv, line:17:1, endln:38:10
  |vpiName:gen_two
  |vpiFullName:work@top.gen_two
  |vpiGenScope:
  \_gen_scope: (work@top.gen_two), line:30:5, endln:30:20
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/InsideOp/dut.sv | ${SURELOG_DIR}/build/regression/InsideOp/roundtrip/dut_000.sv | 12 | 38 |