

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_38_1'
================================================================
* Date:           Sun Nov 13 20:47:06 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Big_Data_Ser
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.60 ns|  5.548 ns|     2.05 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_1  |        ?|        ?|        35|         10|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 35


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 1
  Pipeline-0 : II = 10, D = 35, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 38 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%prev_col_idx_V = alloca i32 1"   --->   Operation 39 'alloca' 'prev_col_idx_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 660000, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%dst_buff_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %dst_buff"   --->   Operation 41 'read' 'dst_buff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add_ln41_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln41"   --->   Operation 42 'read' 'add_ln41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%src_buff_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %src_buff"   --->   Operation 43 'read' 'src_buff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 7, i3 %prev_col_idx_V"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %idx"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 46 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%idx_load = load i64 %idx" [Big_Data_Ser/top.cpp:41]   --->   Operation 47 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (3.52ns)   --->   "%cur_src = add i64 %idx_load, i64 %src_buff_read" [Big_Data_Ser/top.cpp:36]   --->   Operation 48 'add' 'cur_src' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %cur_src" [Big_Data_Ser/top.cpp:38]   --->   Operation 49 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.54>
ST_2 : Operation 50 [7/7] (5.54ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [Big_Data_Ser/top.cpp:38]   --->   Operation 50 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 5.54>
ST_3 : Operation 51 [6/7] (5.54ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [Big_Data_Ser/top.cpp:38]   --->   Operation 51 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 5.54>
ST_4 : Operation 52 [5/7] (5.54ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [Big_Data_Ser/top.cpp:38]   --->   Operation 52 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 5.54>
ST_5 : Operation 53 [4/7] (5.54ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [Big_Data_Ser/top.cpp:38]   --->   Operation 53 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 5.54>
ST_6 : Operation 54 [3/7] (5.54ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [Big_Data_Ser/top.cpp:38]   --->   Operation 54 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 5.54>
ST_7 : Operation 55 [2/7] (5.54ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [Big_Data_Ser/top.cpp:38]   --->   Operation 55 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 5.54>
ST_8 : Operation 56 [1/7] (5.54ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [Big_Data_Ser/top.cpp:38]   --->   Operation 56 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 5.54>
ST_9 : Operation 57 [1/1] (5.54ns)   --->   "%gmem_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr" [Big_Data_Ser/top.cpp:38]   --->   Operation 57 'read' 'gmem_addr_read' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%type = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %gmem_addr_read, i32 4, i32 7" [Big_Data_Ser/top.cpp:38]   --->   Operation 58 'partselect' 'type' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.10>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 60 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %type, i4 0" [Big_Data_Ser/top.cpp:38]   --->   Operation 61 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (1.55ns)   --->   "%icmp_ln38 = icmp_eq  i8 %and_ln, i8 208" [Big_Data_Ser/top.cpp:38]   --->   Operation 62 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %while.body, void %while.end.exitStub" [Big_Data_Ser/top.cpp:38]   --->   Operation 63 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (3.52ns)   --->   "%add_ln41_1 = add i64 %idx_load, i64 %add_ln41_read" [Big_Data_Ser/top.cpp:41]   --->   Operation 64 'add' 'add_ln41_1' <Predicate = (!icmp_ln38)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i8 %gmem, i64 %add_ln41_1" [Big_Data_Ser/top.cpp:41]   --->   Operation 65 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (3.52ns)   --->   "%add_ln42 = add i64 %idx_load, i64 11" [Big_Data_Ser/top.cpp:42]   --->   Operation 66 'add' 'add_ln42' <Predicate = (!icmp_ln38)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln36 = store i64 %add_ln42, i64 %idx" [Big_Data_Ser/top.cpp:36]   --->   Operation 67 'store' 'store_ln36' <Predicate = (!icmp_ln38)> <Delay = 1.58>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln36 = br void %while.cond" [Big_Data_Ser/top.cpp:36]   --->   Operation 68 'br' 'br_ln36' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.54>
ST_11 : Operation 69 [7/7] (5.54ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_2, i32 1" [Big_Data_Ser/top.cpp:41]   --->   Operation 69 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 5.54>
ST_12 : Operation 70 [6/7] (5.54ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_2, i32 1" [Big_Data_Ser/top.cpp:41]   --->   Operation 70 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 5.54>
ST_13 : Operation 71 [5/7] (5.54ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_2, i32 1" [Big_Data_Ser/top.cpp:41]   --->   Operation 71 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 5.54>
ST_14 : Operation 72 [4/7] (5.54ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_2, i32 1" [Big_Data_Ser/top.cpp:41]   --->   Operation 72 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 5.54>
ST_15 : Operation 73 [3/7] (5.54ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_2, i32 1" [Big_Data_Ser/top.cpp:41]   --->   Operation 73 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 5.54>
ST_16 : Operation 74 [2/7] (5.54ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_2, i32 1" [Big_Data_Ser/top.cpp:41]   --->   Operation 74 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 5.54>
ST_17 : Operation 75 [1/7] (5.54ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_2, i32 1" [Big_Data_Ser/top.cpp:41]   --->   Operation 75 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 5.54>
ST_18 : Operation 76 [1/1] (5.54ns)   --->   "%gmem_addr_2_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_2" [Big_Data_Ser/top.cpp:41]   --->   Operation 76 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 77 [1/1] (0.00ns)   --->   "%col_idx_V = trunc i8 %gmem_addr_2_read"   --->   Operation 77 'trunc' 'col_idx_V' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 78 [1/1] (0.00ns)   --->   "%prev_col_idx_V_load = load i3 %prev_col_idx_V"   --->   Operation 78 'load' 'prev_col_idx_V_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [Big_Data_Ser/top.cpp:40]   --->   Operation 79 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 80 [1/1] (1.13ns)   --->   "%icmp_ln1065 = icmp_eq  i3 %col_idx_V, i3 %prev_col_idx_V_load"   --->   Operation 80 'icmp' 'icmp_ln1065' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln1065, void %if.end, void %while.cond.backedge" [Big_Data_Ser/top.cpp:44]   --->   Operation 81 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i3 %col_idx_V"   --->   Operation 82 'zext' 'zext_ln587' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_19 : Operation 83 [1/1] (0.00ns)   --->   "%ptr_col_addr = getelementptr i32 %ptr_col, i64 0, i64 %zext_ln587" [Big_Data_Ser/top.cpp:49]   --->   Operation 83 'getelementptr' 'ptr_col_addr' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_19 : Operation 84 [2/2] (2.32ns)   --->   "%ptr_col_load = load i3 %ptr_col_addr" [Big_Data_Ser/top.cpp:49]   --->   Operation 84 'load' 'ptr_col_load' <Predicate = (!icmp_ln1065)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_19 : Operation 85 [1/1] (1.30ns)   --->   "%empty = icmp_eq  i4 %type, i4 3" [Big_Data_Ser/top.cpp:38]   --->   Operation 85 'icmp' 'empty' <Predicate = (!icmp_ln1065)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 86 [1/1] (1.30ns)   --->   "%empty_28 = icmp_eq  i4 %type, i4 1" [Big_Data_Ser/top.cpp:38]   --->   Operation 86 'icmp' 'empty_28' <Predicate = (!icmp_ln1065)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 87 [1/1] (0.97ns)   --->   "%empty_29 = or i1 %empty_28, i1 %empty" [Big_Data_Ser/top.cpp:38]   --->   Operation 87 'or' 'empty_29' <Predicate = (!icmp_ln1065)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %empty_29, void %if.else, void %if.then6" [Big_Data_Ser/top.cpp:38]   --->   Operation 88 'br' 'br_ln38' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_19 : Operation 89 [2/2] (2.32ns)   --->   "%ptr_col_load_1 = load i3 %ptr_col_addr" [Big_Data_Ser/top.cpp:54]   --->   Operation 89 'load' 'ptr_col_load_1' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_19 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln68 = store i3 %col_idx_V, i3 %prev_col_idx_V" [Big_Data_Ser/top.cpp:68]   --->   Operation 90 'store' 'store_ln68' <Predicate = (!icmp_ln1065)> <Delay = 1.58>
ST_19 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln68 = br void %while.cond.backedge" [Big_Data_Ser/top.cpp:68]   --->   Operation 91 'br' 'br_ln68' <Predicate = (!icmp_ln1065)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 4.87>
ST_20 : Operation 92 [1/2] (2.32ns)   --->   "%ptr_col_load = load i3 %ptr_col_addr" [Big_Data_Ser/top.cpp:49]   --->   Operation 92 'load' 'ptr_col_load' <Predicate = (!icmp_ln1065)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_20 : Operation 93 [1/2] (2.32ns)   --->   "%ptr_col_load_1 = load i3 %ptr_col_addr" [Big_Data_Ser/top.cpp:54]   --->   Operation 93 'load' 'ptr_col_load_1' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_20 : Operation 94 [1/1] (2.55ns)   --->   "%add_ln60 = add i32 %ptr_col_load_1, i32 4004" [Big_Data_Ser/top.cpp:60]   --->   Operation 94 'add' 'add_ln60' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.87>
ST_21 : Operation 95 [1/1] (2.55ns)   --->   "%add_ln53 = add i32 %ptr_col_load, i32 5008" [Big_Data_Ser/top.cpp:53]   --->   Operation 95 'add' 'add_ln53' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 96 [1/1] (1.65ns)   --->   "%ret_V = add i3 %col_idx_V, i3 1"   --->   Operation 96 'add' 'ret_V' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln587_2 = zext i3 %ret_V"   --->   Operation 97 'zext' 'zext_ln587_2' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 0.00>
ST_21 : Operation 98 [1/1] (0.00ns)   --->   "%ptr_col_addr_2 = getelementptr i32 %ptr_col, i64 0, i64 %zext_ln587_2" [Big_Data_Ser/top.cpp:53]   --->   Operation 98 'getelementptr' 'ptr_col_addr_2' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 0.00>
ST_21 : Operation 99 [1/1] (2.32ns)   --->   "%store_ln53 = store i32 %add_ln53, i3 %ptr_col_addr_2" [Big_Data_Ser/top.cpp:53]   --->   Operation 99 'store' 'store_ln53' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_21 : Operation 100 [1/1] (2.55ns)   --->   "%add_ln54 = add i32 %ptr_col_load_1, i32 4008" [Big_Data_Ser/top.cpp:54]   --->   Operation 100 'add' 'add_ln54' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 101 [1/1] (0.00ns)   --->   "%ptr_col2_addr = getelementptr i32 %ptr_col2, i64 0, i64 %zext_ln587" [Big_Data_Ser/top.cpp:54]   --->   Operation 101 'getelementptr' 'ptr_col2_addr' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 0.00>
ST_21 : Operation 102 [1/1] (2.32ns)   --->   "%store_ln54 = store i32 %add_ln54, i3 %ptr_col2_addr" [Big_Data_Ser/top.cpp:54]   --->   Operation 102 'store' 'store_ln54' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_21 : Operation 103 [1/1] (0.00ns)   --->   "%ptr_col2_base_addr = getelementptr i32 %ptr_col2_base, i64 0, i64 %zext_ln587" [Big_Data_Ser/top.cpp:55]   --->   Operation 103 'getelementptr' 'ptr_col2_base_addr' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 0.00>
ST_21 : Operation 104 [1/1] (2.32ns)   --->   "%store_ln55 = store i32 %add_ln54, i3 %ptr_col2_base_addr" [Big_Data_Ser/top.cpp:55]   --->   Operation 104 'store' 'store_ln55' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_21 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i32 %ptr_col_load_1" [Big_Data_Ser/top.cpp:56]   --->   Operation 105 'sext' 'sext_ln56' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 0.00>
ST_21 : Operation 106 [1/1] (3.52ns)   --->   "%add_ln56 = add i64 %sext_ln56, i64 %dst_buff_read" [Big_Data_Ser/top.cpp:56]   --->   Operation 106 'add' 'add_ln56' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 107 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i8 %gmem, i64 %add_ln56" [Big_Data_Ser/top.cpp:60]   --->   Operation 107 'getelementptr' 'gmem_addr_5' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 0.00>
ST_21 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i32 %add_ln60" [Big_Data_Ser/top.cpp:60]   --->   Operation 108 'sext' 'sext_ln60' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 0.00>
ST_21 : Operation 109 [1/1] (3.52ns)   --->   "%add_ln60_1 = add i64 %sext_ln60, i64 %dst_buff_read" [Big_Data_Ser/top.cpp:60]   --->   Operation 109 'add' 'add_ln60_1' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 110 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i8 %gmem, i64 %add_ln60_1" [Big_Data_Ser/top.cpp:64]   --->   Operation 110 'getelementptr' 'gmem_addr_6' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 0.00>
ST_21 : Operation 111 [1/1] (2.55ns)   --->   "%add_ln64 = add i32 %ptr_col_load_1, i32 4" [Big_Data_Ser/top.cpp:64]   --->   Operation 111 'add' 'add_ln64' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 112 [1/1] (2.32ns)   --->   "%store_ln64 = store i32 %add_ln64, i3 %ptr_col_addr" [Big_Data_Ser/top.cpp:64]   --->   Operation 112 'store' 'store_ln64' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_21 : Operation 113 [1/1] (2.55ns)   --->   "%add_ln49 = add i32 %ptr_col_load, i32 8000" [Big_Data_Ser/top.cpp:49]   --->   Operation 113 'add' 'add_ln49' <Predicate = (!icmp_ln1065 & empty_29)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 114 [1/1] (1.65ns)   --->   "%ret_V_1 = add i3 %col_idx_V, i3 1"   --->   Operation 114 'add' 'ret_V_1' <Predicate = (!icmp_ln1065 & empty_29)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i3 %ret_V_1"   --->   Operation 115 'zext' 'zext_ln587_1' <Predicate = (!icmp_ln1065 & empty_29)> <Delay = 0.00>
ST_21 : Operation 116 [1/1] (0.00ns)   --->   "%ptr_col_addr_3 = getelementptr i32 %ptr_col, i64 0, i64 %zext_ln587_1" [Big_Data_Ser/top.cpp:49]   --->   Operation 116 'getelementptr' 'ptr_col_addr_3' <Predicate = (!icmp_ln1065 & empty_29)> <Delay = 0.00>
ST_21 : Operation 117 [1/1] (2.32ns)   --->   "%store_ln49 = store i32 %add_ln49, i3 %ptr_col_addr_3" [Big_Data_Ser/top.cpp:49]   --->   Operation 117 'store' 'store_ln49' <Predicate = (!icmp_ln1065 & empty_29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_21 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln50 = br void %if.end67" [Big_Data_Ser/top.cpp:50]   --->   Operation 118 'br' 'br_ln50' <Predicate = (!icmp_ln1065 & empty_29)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 5.54>
ST_22 : Operation 119 [1/1] (5.54ns)   --->   "%empty_30 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem_addr_5, i32 4" [Big_Data_Ser/top.cpp:60]   --->   Operation 119 'writereq' 'empty_30' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 5.54>
ST_23 : Operation 120 [1/1] (5.54ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr_5, i8 0, i1 1" [Big_Data_Ser/top.cpp:60]   --->   Operation 120 'write' 'write_ln60' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 5.54>
ST_24 : Operation 121 [1/1] (5.54ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr_5, i8 0, i1 1" [Big_Data_Ser/top.cpp:60]   --->   Operation 121 'write' 'write_ln60' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 5.54>
ST_25 : Operation 122 [1/1] (5.54ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr_5, i8 0, i1 1" [Big_Data_Ser/top.cpp:60]   --->   Operation 122 'write' 'write_ln60' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 140 'ret' 'ret_ln0' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 5.54>
ST_26 : Operation 123 [1/1] (5.54ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr_5, i8 0, i1 1" [Big_Data_Ser/top.cpp:60]   --->   Operation 123 'write' 'write_ln60' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 124 [1/1] (5.54ns)   --->   "%empty_32 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem_addr_6, i32 4" [Big_Data_Ser/top.cpp:64]   --->   Operation 124 'writereq' 'empty_32' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 5.54>
ST_27 : Operation 125 [5/5] (5.54ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_5" [Big_Data_Ser/top.cpp:60]   --->   Operation 125 'writeresp' 'empty_31' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 126 [1/1] (5.54ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr_6, i8 0, i1 1" [Big_Data_Ser/top.cpp:64]   --->   Operation 126 'write' 'write_ln64' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 5.54>
ST_28 : Operation 127 [4/5] (5.54ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_5" [Big_Data_Ser/top.cpp:60]   --->   Operation 127 'writeresp' 'empty_31' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 128 [1/1] (5.54ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr_6, i8 0, i1 1" [Big_Data_Ser/top.cpp:64]   --->   Operation 128 'write' 'write_ln64' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 5.54>
ST_29 : Operation 129 [3/5] (5.54ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_5" [Big_Data_Ser/top.cpp:60]   --->   Operation 129 'writeresp' 'empty_31' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 130 [1/1] (5.54ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr_6, i8 0, i1 1" [Big_Data_Ser/top.cpp:64]   --->   Operation 130 'write' 'write_ln64' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 5.54>
ST_30 : Operation 131 [2/5] (5.54ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_5" [Big_Data_Ser/top.cpp:60]   --->   Operation 131 'writeresp' 'empty_31' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 132 [1/1] (5.54ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr_6, i8 0, i1 1" [Big_Data_Ser/top.cpp:64]   --->   Operation 132 'write' 'write_ln64' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 5.54>
ST_31 : Operation 133 [1/5] (5.54ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_5" [Big_Data_Ser/top.cpp:60]   --->   Operation 133 'writeresp' 'empty_31' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 134 [5/5] (5.54ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_6" [Big_Data_Ser/top.cpp:64]   --->   Operation 134 'writeresp' 'empty_33' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 5.54>
ST_32 : Operation 135 [4/5] (5.54ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_6" [Big_Data_Ser/top.cpp:64]   --->   Operation 135 'writeresp' 'empty_33' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 5.54>
ST_33 : Operation 136 [3/5] (5.54ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_6" [Big_Data_Ser/top.cpp:64]   --->   Operation 136 'writeresp' 'empty_33' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 5.54>
ST_34 : Operation 137 [2/5] (5.54ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_6" [Big_Data_Ser/top.cpp:64]   --->   Operation 137 'writeresp' 'empty_33' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 5.54>
ST_35 : Operation 138 [1/5] (5.54ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_6" [Big_Data_Ser/top.cpp:64]   --->   Operation 138 'writeresp' 'empty_33' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end67"   --->   Operation 139 'br' 'br_ln0' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7.6ns, clock uncertainty: 2.05ns.

 <State 1>: 3.52ns
The critical path consists of the following:
	'alloca' operation ('idx') [8]  (0 ns)
	'load' operation ('idx_load', Big_Data_Ser/top.cpp:41) on local variable 'idx' [18]  (0 ns)
	'add' operation ('cur_src', Big_Data_Ser/top.cpp:36) [21]  (3.52 ns)

 <State 2>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', Big_Data_Ser/top.cpp:38) on port 'gmem' (Big_Data_Ser/top.cpp:38) [23]  (5.55 ns)

 <State 3>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', Big_Data_Ser/top.cpp:38) on port 'gmem' (Big_Data_Ser/top.cpp:38) [23]  (5.55 ns)

 <State 4>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', Big_Data_Ser/top.cpp:38) on port 'gmem' (Big_Data_Ser/top.cpp:38) [23]  (5.55 ns)

 <State 5>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', Big_Data_Ser/top.cpp:38) on port 'gmem' (Big_Data_Ser/top.cpp:38) [23]  (5.55 ns)

 <State 6>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', Big_Data_Ser/top.cpp:38) on port 'gmem' (Big_Data_Ser/top.cpp:38) [23]  (5.55 ns)

 <State 7>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', Big_Data_Ser/top.cpp:38) on port 'gmem' (Big_Data_Ser/top.cpp:38) [23]  (5.55 ns)

 <State 8>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', Big_Data_Ser/top.cpp:38) on port 'gmem' (Big_Data_Ser/top.cpp:38) [23]  (5.55 ns)

 <State 9>: 5.55ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', Big_Data_Ser/top.cpp:38) on port 'gmem' (Big_Data_Ser/top.cpp:38) [24]  (5.55 ns)

 <State 10>: 5.11ns
The critical path consists of the following:
	'add' operation ('add_ln42', Big_Data_Ser/top.cpp:42) [37]  (3.52 ns)
	'store' operation ('store_ln36', Big_Data_Ser/top.cpp:36) of variable 'add_ln42', Big_Data_Ser/top.cpp:42 on local variable 'idx' [93]  (1.59 ns)

 <State 11>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', Big_Data_Ser/top.cpp:41) on port 'gmem' (Big_Data_Ser/top.cpp:41) [34]  (5.55 ns)

 <State 12>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', Big_Data_Ser/top.cpp:41) on port 'gmem' (Big_Data_Ser/top.cpp:41) [34]  (5.55 ns)

 <State 13>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', Big_Data_Ser/top.cpp:41) on port 'gmem' (Big_Data_Ser/top.cpp:41) [34]  (5.55 ns)

 <State 14>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', Big_Data_Ser/top.cpp:41) on port 'gmem' (Big_Data_Ser/top.cpp:41) [34]  (5.55 ns)

 <State 15>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', Big_Data_Ser/top.cpp:41) on port 'gmem' (Big_Data_Ser/top.cpp:41) [34]  (5.55 ns)

 <State 16>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', Big_Data_Ser/top.cpp:41) on port 'gmem' (Big_Data_Ser/top.cpp:41) [34]  (5.55 ns)

 <State 17>: 5.55ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', Big_Data_Ser/top.cpp:41) on port 'gmem' (Big_Data_Ser/top.cpp:41) [34]  (5.55 ns)

 <State 18>: 5.55ns
The critical path consists of the following:
	bus read operation ('val', Big_Data_Ser/top.cpp:41) on port 'gmem' (Big_Data_Ser/top.cpp:41) [35]  (5.55 ns)

 <State 19>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('ptr_col_addr', Big_Data_Ser/top.cpp:49) [42]  (0 ns)
	'load' operation ('ptr_col_load', Big_Data_Ser/top.cpp:49) on array 'ptr_col' [43]  (2.32 ns)
	blocking operation 0.936 ns on control path)

 <State 20>: 4.87ns
The critical path consists of the following:
	'load' operation ('ptr_col_load_1', Big_Data_Ser/top.cpp:54) on array 'ptr_col' [54]  (2.32 ns)
	'add' operation ('add_ln60', Big_Data_Ser/top.cpp:60) [69]  (2.55 ns)

 <State 21>: 4.87ns
The critical path consists of the following:
	'add' operation ('add_ln53', Big_Data_Ser/top.cpp:53) [49]  (2.55 ns)
	'store' operation ('store_ln53', Big_Data_Ser/top.cpp:53) of variable 'add_ln53', Big_Data_Ser/top.cpp:53 on array 'ptr_col' [53]  (2.32 ns)

 <State 22>: 5.55ns
The critical path consists of the following:
	bus request operation ('empty_30', Big_Data_Ser/top.cpp:60) on port 'gmem' (Big_Data_Ser/top.cpp:60) [63]  (5.55 ns)

 <State 23>: 5.55ns
The critical path consists of the following:
	bus write operation ('write_ln60', Big_Data_Ser/top.cpp:60) on port 'gmem' (Big_Data_Ser/top.cpp:60) [64]  (5.55 ns)

 <State 24>: 5.55ns
The critical path consists of the following:
	bus write operation ('write_ln60', Big_Data_Ser/top.cpp:60) on port 'gmem' (Big_Data_Ser/top.cpp:60) [65]  (5.55 ns)

 <State 25>: 5.55ns
The critical path consists of the following:
	bus write operation ('write_ln60', Big_Data_Ser/top.cpp:60) on port 'gmem' (Big_Data_Ser/top.cpp:60) [66]  (5.55 ns)

 <State 26>: 5.55ns
The critical path consists of the following:
	bus write operation ('write_ln60', Big_Data_Ser/top.cpp:60) on port 'gmem' (Big_Data_Ser/top.cpp:60) [67]  (5.55 ns)

 <State 27>: 5.55ns
The critical path consists of the following:
	bus response operation ('empty_31', Big_Data_Ser/top.cpp:60) on port 'gmem' (Big_Data_Ser/top.cpp:60) [68]  (5.55 ns)

 <State 28>: 5.55ns
The critical path consists of the following:
	bus response operation ('empty_31', Big_Data_Ser/top.cpp:60) on port 'gmem' (Big_Data_Ser/top.cpp:60) [68]  (5.55 ns)

 <State 29>: 5.55ns
The critical path consists of the following:
	bus response operation ('empty_31', Big_Data_Ser/top.cpp:60) on port 'gmem' (Big_Data_Ser/top.cpp:60) [68]  (5.55 ns)

 <State 30>: 5.55ns
The critical path consists of the following:
	bus response operation ('empty_31', Big_Data_Ser/top.cpp:60) on port 'gmem' (Big_Data_Ser/top.cpp:60) [68]  (5.55 ns)

 <State 31>: 5.55ns
The critical path consists of the following:
	bus response operation ('empty_31', Big_Data_Ser/top.cpp:60) on port 'gmem' (Big_Data_Ser/top.cpp:60) [68]  (5.55 ns)

 <State 32>: 5.55ns
The critical path consists of the following:
	bus response operation ('empty_33', Big_Data_Ser/top.cpp:64) on port 'gmem' (Big_Data_Ser/top.cpp:64) [78]  (5.55 ns)

 <State 33>: 5.55ns
The critical path consists of the following:
	bus response operation ('empty_33', Big_Data_Ser/top.cpp:64) on port 'gmem' (Big_Data_Ser/top.cpp:64) [78]  (5.55 ns)

 <State 34>: 5.55ns
The critical path consists of the following:
	bus response operation ('empty_33', Big_Data_Ser/top.cpp:64) on port 'gmem' (Big_Data_Ser/top.cpp:64) [78]  (5.55 ns)

 <State 35>: 5.55ns
The critical path consists of the following:
	bus response operation ('empty_33', Big_Data_Ser/top.cpp:64) on port 'gmem' (Big_Data_Ser/top.cpp:64) [78]  (5.55 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
