DSCH Ver 3.0
VERSION 30/12/2004 08:32:43
BB(-110,95,580,440)
SYM  #Arrow
BB(-110,322,-100,328)
TITLE -110 320  #Rst
MODEL 935
PROP                                                                                                                                    
REC(-10,140,0,0, )
VIS 4
PIN(-110,325,0.000,0.000)in
LIG(-110,325,-100,325)
LIG(-102,323,-100,325)
LIG(-102,327,-100,325)
FSYM
SYM  #Arrow
BB(85,152,95,158)
TITLE 85 150  #LoadOut
MODEL 935
PROP                                                                                                                                    
REC(20,-20,0,0, )
VIS 4
PIN(85,155,0.000,0.000)in
LIG(85,155,95,155)
LIG(93,153,95,155)
LIG(93,157,95,155)
FSYM
SYM  #Arrow
BB(135,147,145,153)
TITLE 135 145  #Clk
MODEL 935
PROP                                                                                                                                    
REC(-325,-75,0,0, )
VIS 4
PIN(135,150,0.000,0.000)in
LIG(135,150,145,150)
LIG(143,148,145,150)
LIG(143,152,145,150)
FSYM
SYM  #Arrow
BB(140,297,150,303)
TITLE 140 295  #Rst
MODEL 935
PROP                                                                                                                                    
REC(-320,75,0,0, )
VIS 4
PIN(140,300,0.000,0.000)in
LIG(140,300,150,300)
LIG(148,298,150,300)
LIG(148,302,150,300)
FSYM
SYM  #Arrow
BB(40,382,50,388)
TITLE 40 380  #EnableInstr
MODEL 935
PROP                                                                                                                                    
REC(-150,-55,0,0, )
VIS 4
PIN(40,385,0.000,0.000)in
LIG(40,385,50,385)
LIG(48,383,50,385)
LIG(48,387,50,385)
FSYM
SYM  #Arrow
BB(290,137,300,143)
TITLE 290 135  #EnableAlu
MODEL 935
PROP                                                                                                                                    
REC(30,15,0,0, )
VIS 4
PIN(290,140,0.000,0.000)in
LIG(290,140,300,140)
LIG(298,138,300,140)
LIG(298,142,300,140)
FSYM
SYM  #Arrow
BB(290,187,300,193)
TITLE 290 185  #AddSub
MODEL 935
PROP                                                                                                                                    
REC(30,0,0,0, )
VIS 4
PIN(290,190,0.000,0.000)in
LIG(290,190,300,190)
LIG(298,188,300,190)
LIG(298,192,300,190)
FSYM
SYM  #Arrow
BB(85,182,95,188)
TITLE 85 180  #LoadAlu
MODEL 935
PROP                                                                                                                                    
REC(20,10,0,0, )
VIS 4
PIN(85,185,0.000,0.000)in
LIG(85,185,95,185)
LIG(93,183,95,185)
LIG(93,187,95,185)
FSYM
SYM  #VsmAccumulatorA
BB(170,260,210,350)
TITLE 180 252  #VsmAccumulatorA
MODEL 6000
PROP                                                                                                                                    
REC(175,265,30,80,r)
VIS 69
PIN(170,300,0.000,0.000)ClearA
PIN(170,280,0.000,0.000)LatchA
PIN(170,340,0.000,0.000)A0
PIN(170,330,0.000,0.000)A1
PIN(170,320,0.000,0.000)A2
PIN(170,310,0.000,0.000)A3
PIN(170,290,0.000,0.000)EnableA
PIN(170,270,0.000,0.000)MainClock
PIN(210,270,0.060,0.560)IB3
PIN(210,300,0.060,0.560)IB0
PIN(210,290,0.060,0.560)IB1
PIN(210,280,0.060,0.560)IB2
PIN(210,340,0.060,0.210)AluA0
PIN(210,330,0.060,0.210)AluA1
PIN(210,320,0.060,0.210)AluA2
PIN(210,310,0.060,0.210)AluA3
LIG(170,300,175,300)
LIG(170,280,175,280)
LIG(170,340,175,340)
LIG(170,330,175,330)
LIG(170,320,175,320)
LIG(170,310,175,310)
LIG(170,290,175,290)
LIG(170,270,175,270)
LIG(205,270,210,270)
LIG(205,300,210,300)
LIG(205,290,210,290)
LIG(205,280,210,280)
LIG(205,340,210,340)
LIG(205,330,210,330)
LIG(205,320,210,320)
LIG(205,310,210,310)
LIG(175,265,175,345)
LIG(175,265,205,265)
LIG(205,265,205,345)
LIG(205,345,175,345)
VLG       module VsmAccumulatorA( ClearA,LatchA,A0,A1,A2,A3,EnableA,MainClock,
VLG        IB3,IB0,IB1,IB2,AluA0,AluA1,AluA2,AluA3);
VLG        input ClearA,LatchA,A0,A1,A2,A3,EnableA,MainClock;
VLG        output IB3,IB0,IB1,IB2,AluA0,AluA1,AluA2,AluA3;
VLG        wire w3,w6,w8,w11,w18,w21,;
VLG        not #(31) inv_1(w3,ClearA);
VLG        dreg #(19) dreg17_2(AluA0,w8,A0,w3,w6);
VLG        dreg #(19) dreg18_3(AluA3,w11,A3,w3,w6);
VLG        dreg #(19) dreg19_4(AluA2,w18,A2,w3,w6);
VLG        dreg #(19) dreg20_5(AluA1,w21,A1,w3,w6);
VLG        notif1 #(10) notif1_6(IB0,w8,EnableA);
VLG        notif1 #(10) notif1_7(IB1,w21,EnableA);
VLG        notif1 #(10) notif1_8(IB3,w11,EnableA);
VLG        notif1 #(10) notif1_9(IB2,w18,EnableA);
VLG        and #(37) and2_10(w6,MainClock,LatchA);
VLG       endmodule
FSYM
SYM  #Arrow
BB(-105,132,-95,138)
TITLE -105 130  #Clk
MODEL 935
PROP                                                                                                                                    
REC(-10,-40,0,0, )
VIS 4
PIN(-105,135,0.000,0.000)in
LIG(-105,135,-95,135)
LIG(-97,133,-95,135)
LIG(-97,137,-95,135)
FSYM
SYM  #Arrow
BB(-110,302,-100,308)
TITLE -110 300  #Clk
MODEL 935
PROP                                                                                                                                    
REC(0,65,0,0, )
VIS 4
PIN(-110,305,0.000,0.000)in
LIG(-110,305,-100,305)
LIG(-102,303,-100,305)
LIG(-102,307,-100,305)
FSYM
SYM  #VsmAccumulatorB
BB(165,140,205,220)
TITLE 175 133  #VsmAccumulatorB
MODEL 6000
PROP                                                                                                                                    
REC(170,145,30,70,r)
VIS 69
PIN(165,170,0.000,0.000)ClearB
PIN(165,160,0.000,0.000)LatchB
PIN(165,210,0.000,0.000)B0
PIN(165,200,0.000,0.000)B1
PIN(165,190,0.000,0.000)B2
PIN(165,180,0.000,0.000)B3
PIN(165,150,0.000,0.000)MainClock
PIN(205,150,0.060,0.280)AluB3
PIN(205,180,0.060,0.280)AluB0
PIN(205,170,0.060,0.280)AluB1
PIN(205,160,0.060,0.280)AluB2
LIG(165,170,170,170)
LIG(165,160,170,160)
LIG(165,210,170,210)
LIG(165,200,170,200)
LIG(165,190,170,190)
LIG(165,180,170,180)
LIG(165,150,170,150)
LIG(200,150,205,150)
LIG(200,180,205,180)
LIG(200,170,205,170)
LIG(200,160,205,160)
LIG(170,145,170,215)
LIG(170,145,200,145)
LIG(200,145,200,215)
LIG(200,215,170,215)
VLG       module VsmAccumulatorB( ClearB,LatchB,B0,B1,B2,B3,MainClock,AluB3,
VLG        AluB0,AluB1,AluB2);
VLG        input ClearB,LatchB,B0,B1,B2,B3,MainClock;
VLG        output AluB3,AluB0,AluB1,AluB2;
VLG        not #(31) inv(w2,ClearB);
VLG        dreg #(12) dreg5(AluB0,w7,B0,w2,w5);
VLG        dreg #(12) dreg6(AluB3,w9,B3,w2,w5);
VLG        dreg #(12) dreg7(AluB2,w14,B2,w2,w5);
VLG        dreg #(12) dreg8(AluB1,w16,B1,w2,w5);
VLG        and #(37) and2(w5,MainClock,LatchB);
VLG       endmodule
FSYM
SYM  #digit1
BB(420,95,445,130)
TITLE 420 127  #IB
MODEL 89
PROP                                                                                                                                    
REC(425,100,15,21,r)
VIS 4
PIN(425,130,0.000,0.000)IB3
PIN(430,130,0.000,0.000)IB2
PIN(435,130,0.000,0.000)IB1
PIN(440,130,0.000,0.000)IB0
LIG(420,95,420,125)
LIG(445,95,420,95)
LIG(445,125,445,95)
LIG(420,125,445,125)
LIG(425,125,425,130)
LIG(430,125,430,130)
LIG(435,125,435,130)
LIG(440,125,440,130)
FSYM
SYM  #Arrow
BB(455,232,465,238)
TITLE 455 230  #LoadOut
MODEL 935
PROP                                                                                                                                    
REC(390,0,0,0, )
VIS 4
PIN(455,235,0.000,0.000)in
LIG(455,235,465,235)
LIG(463,233,465,235)
LIG(463,237,465,235)
FSYM
SYM  #VsmArithmeticUnit
BB(340,130,380,240)
TITLE 350 122  #VsmArithmeticUnit
MODEL 6000
PROP                                                                                                                                    
REC(345,135,30,100,r)
VIS 5
PIN(340,180,0.000,0.000)B0
PIN(340,170,0.000,0.000)B1
PIN(340,160,0.000,0.000)B2
PIN(340,150,0.000,0.000)B3
PIN(340,230,0.000,0.000)A0
PIN(340,220,0.000,0.000)A1
PIN(340,210,0.000,0.000)A2
PIN(340,200,0.000,0.000)A3
PIN(340,190,0.000,0.000)AddSub
PIN(340,140,0.000,0.000)EnableAlu
PIN(380,140,0.060,0.560)IB_Alu3
PIN(380,150,0.060,0.560)IB_Alu2
PIN(380,160,0.060,0.560)IB_Alu1
PIN(380,170,0.060,0.560)IB_Alu0
PIN(380,180,0.030,0.070)Carry
LIG(340,180,345,180)
LIG(340,170,345,170)
LIG(340,160,345,160)
LIG(340,150,345,150)
LIG(340,230,345,230)
LIG(340,220,345,220)
LIG(340,210,345,210)
LIG(340,200,345,200)
LIG(340,190,345,190)
LIG(340,140,345,140)
LIG(375,140,380,140)
LIG(375,150,380,150)
LIG(375,160,380,160)
LIG(375,170,380,170)
LIG(375,180,380,180)
LIG(345,135,345,235)
LIG(345,135,375,135)
LIG(375,135,375,235)
LIG(375,235,345,235)
VLG       module VsmArithmeticUnit( B0,B1,B2,B3,A0,A1,A2,A3,
VLG        AddSub,EnableAlu,IB_Alu3,IB_Alu2,IB_Alu1,IB_Alu0,Carry);
VLG        input B0,B1,B2,B3,A0,A1,A2,A3;
VLG        input AddSub,EnableAlu;
VLG        output IB_Alu3,IB_Alu2,IB_Alu1,IB_Alu0,Carry;
VLG        wire w10,w11,w12,w13,w18,w20,w21,w23;
VLG        wire w24,w25,w26,w27,w28,w29,w30,w31;
VLG        wire w33,w34,w35,w36;
VLG        mux #(24) mux_1(w20,A2,w18,AddSub);
VLG        not #(10) inv_2(w18,A2);
VLG        mux #(24) mux_3(w11,A0,w21,AddSub);
VLG        mux #(24) mux_4(w24,A3,w23,AddSub);
VLG        not #(10) inv_5(w23,A3);
VLG        not #(10) inv_6(w25,A1);
VLG        mux #(24) mux_7(w26,A1,w25,AddSub);
VLG        not #(10) inv_8(w21,A0);
VLG        mux #(17) mux_9(w10,vss,vdd,AddSub);
VLG        bufif1 #(10) bufif1_10(IB_Alu3,w28,EnableAlu);
VLG        bufif1 #(10) bufif1_11(IB_Alu2,w31,EnableAlu);
VLG        bufif1 #(10) bufif1_12(IB_Alu1,w30,EnableAlu);
VLG        bufif1 #(10) bufif1_13(IB_Alu0,w13,EnableAlu);
VLG        xor #(15) xor2_1_14(w33,B0,w11);
VLG        assign w12=(B0&w11)|(w10&(B0|w11))
VLG        xor #(15) xor2_2_15(w13,w33,w10);
VLG        xor #(15) xor2_1_16(w34,B3,w24);
VLG        assign Carry=(B3&w24)|(w27&(B3|w24))
VLG        xor #(15) xor2_2_17(w28,w34,w27);
VLG        xor #(15) xor2_1_18(w35,B1,w26);
VLG        assign w29=(B1&w26)|(w12&(B1|w26))
VLG        xor #(15) xor2_2_19(w30,w35,w12);
VLG        xor #(15) xor2_1_20(w36,B2,w20);
VLG        assign w27=(B2&w20)|(w29&(B2|w20))
VLG        xor #(15) xor2_2_21(w31,w36,w29);
VLG       endmodule
FSYM
SYM  #digit3
BB(555,165,580,200)
TITLE 555 197  #DataOut
MODEL 89
PROP                                                                                                                                    
REC(560,170,15,21,r)
VIS 4
PIN(560,200,0.000,0.000)DataOut3
PIN(565,200,0.000,0.000)DataOut2
PIN(570,200,0.000,0.000)DataOut1
PIN(575,200,0.000,0.000)DataOut0
LIG(555,165,555,195)
LIG(580,165,555,165)
LIG(580,195,580,165)
LIG(555,195,580,195)
LIG(560,195,560,200)
LIG(565,195,565,200)
LIG(570,195,570,200)
LIG(575,195,575,200)
FSYM
SYM  #Kbd
BB(305,365,355,405)
TITLE 305 410  #DataIn
MODEL 85
PROP                                                                                                                                    
REC(305,365,40,40,r)
VIS 4
PIN(355,400,0.000,0.000)DataIn0
PIN(355,390,0.000,0.000)DataIn1
PIN(355,380,0.000,0.000)DataIn2
PIN(355,370,0.000,0.000)DataIn3
LIG(345,365,345,405)
LIG(305,365,345,365)
LIG(305,365,305,405)
LIG(339,370,339,373)
LIG(305,385,345,385)
LIG(325,365,325,405)
LIG(315,405,315,365)
LIG(305,375,345,375)
LIG(335,365,335,405)
LIG(305,395,345,395)
LIG(345,400,355,400)
LIG(355,390,345,390)
LIG(345,380,355,380)
LIG(355,370,345,370)
LIG(309,403,309,397)
LIG(309,397,311,397)
LIG(311,397,311,403)
LIG(311,403,309,403)
LIG(321,403,321,397)
LIG(329,397,331,397)
LIG(331,397,331,399)
LIG(331,399,329,399)
LIG(329,399,329,403)
LIG(329,403,331,403)
LIG(339,403,341,403)
LIG(341,397,339,397)
LIG(341,397,341,403)
LIG(339,399,341,399)
LIG(309,387,309,391)
LIG(309,391,311,391)
LIG(311,387,311,393)
LIG(321,387,319,387)
LIG(319,387,319,389)
LIG(319,389,321,389)
LIG(321,389,321,393)
LIG(321,393,319,393)
LIG(329,387,329,393)
LIG(329,393,331,393)
LIG(331,393,331,389)
LIG(331,389,329,389)
LIG(339,387,341,387)
LIG(341,387,341,393)
LIG(309,377,309,383)
LIG(309,377,311,377)
LIG(311,377,311,383)
LIG(311,383,309,383)
LIG(309,379,311,379)
LIG(339,370,341,370)
LIG(305,405,345,405)
LIG(319,377,321,377)
LIG(339,367,339,370)
LIG(328,373,328,370)
LIG(328,367,331,367)
LIG(319,367,319,373)
LIG(308,373,308,367)
LIG(308,367,311,367)
LIG(338,377,341,377)
LIG(341,377,342,378)
LIG(342,378,341,379)
LIG(338,379,341,379)
LIG(338,383,338,379)
LIG(319,379,321,379)
LIG(308,373,311,373)
LIG(319,377,319,379)
LIG(321,379,321,383)
LIG(321,377,321,379)
LIG(321,383,319,383)
LIG(328,373,331,373)
LIG(328,383,330,377)
LIG(330,377,332,383)
LIG(338,379,338,377)
LIG(341,379,342,380)
LIG(339,367,342,367)
LIG(342,380,342,382)
LIG(328,381,332,381)
LIG(322,372,321,373)
LIG(342,382,341,383)
LIG(328,370,328,367)
LIG(328,370,330,370)
LIG(322,368,322,372)
LIG(321,367,322,368)
LIG(318,373,319,373)
LIG(318,367,319,367)
LIG(338,383,341,383)
LIG(319,367,321,367)
LIG(319,373,321,373)
FSYM
SYM  #Arrow
BB(35,427,45,433)
TITLE 35 425  #Rst
MODEL 935
PROP                                                                                                                                    
REC(-425,205,0,0, )
VIS 4
PIN(35,430,0.000,0.000)in
LIG(35,430,45,430)
LIG(43,428,45,430)
LIG(43,432,45,430)
FSYM
SYM  #VsmRingCounter4
BB(-75,125,-35,175)
TITLE -65 115  #VsmRingCounter4
MODEL 6000
PROP                                                                                                                                    
REC(-70,130,30,40,r)
VIS 5
PIN(-75,145,0.000,0.000)invClear
PIN(-75,135,0.000,0.000)Phase_Count
PIN(-35,165,0.060,0.910)Phase0
PIN(-35,155,0.060,0.910)Phase1
PIN(-35,145,0.060,0.490)Phase2
PIN(-35,135,0.060,0.490)Phase3
LIG(-75,145,-70,145)
LIG(-75,135,-70,135)
LIG(-40,165,-35,165)
LIG(-40,155,-35,155)
LIG(-40,145,-35,145)
LIG(-40,135,-35,135)
LIG(-70,130,-70,170)
LIG(-70,130,-40,130)
LIG(-40,130,-40,170)
LIG(-40,170,-70,170)
VLG       module VsmRingCounter4( invClear,Phase_Count,Phase0,Phase1,Phase2,Phase3);
VLG        input invClear,Phase_Count;
VLG        output Phase0,Phase1,Phase2,Phase3;
VLG        wire w3,w4,w6,w8,w9,w11,w12,w14;
VLG        wire w15,;
VLG        xor #(16) xor2_1(Phase2,w3,w4);
VLG        xor #(16) xor2_2(Phase1,w6,w3);
VLG        dreg #(19) dreg7_3(w6,w11,w8,w9,Phase_Count);
VLG        dreg #(19) dreg8_4(w12,w8,w4,w9,Phase_Count);
VLG        dreg #(12) dreg9_5(w4,w14,w3,w9,Phase_Count);
VLG        dreg #(12) dreg10_6(w3,w15,w6,w9,Phase_Count);
VLG        not #(31) inv_7(w9,invClear);
VLG        xor #(16) xor2_8(Phase3,w4,w12);
VLG        xor #(16) xor2_9(Phase0,w12,w11);
VLG       endmodule
FSYM
SYM  #VsmOutRegister
BB(495,205,535,285)
TITLE 505 203  #VsmOutRegister
MODEL 6000
PROP                                                                                                                                   
REC(500,210,30,70,r)
VIS 5
PIN(495,275,0.000,0.000)B0
PIN(495,265,0.000,0.000)B1
PIN(495,255,0.000,0.000)B2
PIN(495,245,0.000,0.000)B3
PIN(495,215,0.000,0.000)MainReset
PIN(495,225,0.000,0.000)MainClock
PIN(495,235,0.000,0.000)EnableOut
PIN(535,235,0.060,0.070)Out1
PIN(535,215,0.060,0.070)Out3
PIN(535,245,0.060,0.070)Out0
PIN(535,225,0.060,0.070)Out2
LIG(495,275,500,275)
LIG(495,265,500,265)
LIG(495,255,500,255)
LIG(495,245,500,245)
LIG(495,215,500,215)
LIG(495,225,500,225)
LIG(495,235,500,235)
LIG(530,235,535,235)
LIG(530,215,535,215)
LIG(530,245,535,245)
LIG(530,225,535,225)
LIG(500,210,500,280)
LIG(500,210,530,210)
LIG(530,210,530,280)
LIG(530,280,500,280)
VLG  module VsmOutRegister( B0,B1,B2,B3,MainReset,MainClock,EnableOut,Out1,
VLG   Out3,Out0,Out2);
VLG   input B0,B1,B2,B3,MainReset,MainClock,EnableOut;
VLG   output Out1,Out3,Out0,Out2;
VLG   wire w4,w14,w15,w16,w17;
VLG   and #(37) and2_1(w4,MainClock,EnableOut);
VLG   dreg #(12) dreg1_2(Out2,w14,B2,MainReset,w4);
VLG   dreg #(12) dreg1_3(Out1,w15,B1,MainReset,w4);
VLG   dreg #(12) dreg1_4(Out0,w16,B0,MainReset,w4);
VLG   dreg #(12) dreg1_5(Out3,w17,B3,MainReset,w4);
VLG  endmodule
FSYM
SYM  #Arrow
BB(-80,117,-70,123)
TITLE -80 115  #Rst
MODEL 935
PROP                                                                                                                                    
REC(-205,-135,0,0, )
VIS 4
PIN(-80,120,0.000,0.000)in
LIG(-80,120,-70,120)
LIG(-72,118,-70,120)
LIG(-72,122,-70,120)
FSYM
SYM  #button4
BB(-109,101,-100,109)
TITLE -105 105  #MainClock
MODEL 59
PROP                                                                                                                                    
REC(-108,102,6,6,r)
VIS 1
PIN(-100,105,0.000,0.000)MainClock
LIG(-101,105,-100,105)
LIG(-109,109,-109,101)
LIG(-101,109,-109,109)
LIG(-101,101,-101,109)
LIG(-109,101,-101,101)
LIG(-108,108,-108,102)
LIG(-102,108,-108,108)
LIG(-102,102,-102,108)
LIG(-108,102,-102,102)
FSYM
SYM  #button1
BB(-109,116,-100,124)
TITLE -105 120  #button3
MODEL 59
PROP                                                                                                                                    
REC(-108,117,6,6,r)
VIS 1
PIN(-100,120,0.000,0.000)MainClear
LIG(-101,120,-100,120)
LIG(-109,124,-109,116)
LIG(-101,124,-109,124)
LIG(-101,116,-101,124)
LIG(-109,116,-101,116)
LIG(-108,123,-108,117)
LIG(-102,123,-108,123)
LIG(-102,117,-102,123)
LIG(-108,117,-102,117)
FSYM
SYM  #vss
BB(470,217,480,225)
TITLE 474 222  #vss
MODEL 0
PROP                                                                                                                                    
REC(470,215,0,0,b)
VIS 0
PIN(475,215,0.000,0.000)vss
LIG(475,215,475,220)
LIG(470,220,480,220)
LIG(470,223,472,220)
LIG(472,223,474,220)
LIG(474,223,476,220)
LIG(476,223,478,220)
FSYM
SYM  #Arrow
BB(-110,312,-100,318)
TITLE -110 310  #ProgCount
MODEL 935
PROP                                                                                                                                    
REC(5,65,0,0, )
VIS 4
PIN(-110,315,0.000,0.000)in
LIG(-110,315,-100,315)
LIG(-102,313,-100,315)
LIG(-102,317,-100,315)
FSYM
SYM  #Arrow
BB(85,192,95,198)
TITLE 85 190  #LoadA
MODEL 935
PROP                                                                                                                                    
REC(20,10,0,0, )
VIS 4
PIN(85,195,0.000,0.000)in
LIG(85,195,95,195)
LIG(93,193,95,195)
LIG(93,197,95,195)
FSYM
SYM  #VsmInRegister
BB(375,350,415,410)
TITLE 385 343  #VsmInRegister
MODEL 6000
PROP                                                                                                                                    
REC(380,355,30,50,r)
VIS 5
PIN(375,400,0.000,0.000)DataIn0
PIN(375,390,0.000,0.000)DataIn1
PIN(375,380,0.000,0.000)DataIn2
PIN(375,370,0.000,0.000)DataIn3
PIN(375,360,0.000,0.000)EnableIn
PIN(415,380,0.060,0.560)IB1
PIN(415,390,0.060,0.560)IB0
PIN(415,370,0.060,0.560)IB2
PIN(415,360,0.060,0.560)IB3
LIG(375,400,380,400)
LIG(375,390,380,390)
LIG(375,380,380,380)
LIG(375,370,380,370)
LIG(375,360,380,360)
LIG(410,380,415,380)
LIG(410,390,415,390)
LIG(410,370,415,370)
LIG(410,360,415,360)
LIG(380,355,380,405)
LIG(380,355,410,355)
LIG(410,355,410,405)
LIG(410,405,380,405)
VLG       module VsmInRegister( DataIn0,DataIn1,DataIn2,DataIn3,EnableIn,IB1,IB0,IB2,
VLG        IB3);
VLG        input DataIn0,DataIn1,DataIn2,DataIn3,EnableIn;
VLG        output IB1,IB0,IB2,IB3;
VLG        wire ;
VLG        bufif1 #(10) bufif1_1(IB3,DataIn3,EnableIn);
VLG        bufif1 #(10) bufif1_2(IB0,DataIn0,EnableIn);
VLG        bufif1 #(10) bufif1_3(IB1,DataIn1,EnableIn);
VLG        bufif1 #(10) bufif1_4(IB2,DataIn2,EnableIn);
VLG       endmodule
FSYM
SYM  #Arrow
BB(455,222,465,228)
TITLE 455 220  #Clk
MODEL 935
PROP                                                                                                                                    
REC(-5,0,0,0, )
VIS 4
PIN(455,225,0.000,0.000)in
LIG(455,225,465,225)
LIG(463,223,465,225)
LIG(463,227,465,225)
FSYM
SYM  #VsmMicroInstruction
BB(5,125,45,255)
TITLE 15 118  #VsmMicroInstruction
MODEL 6000
PROP                                                                                                                                   
REC(10,130,30,120,r)
VIS 5
PIN(5,135,0.000,0.000)Phase3
PIN(5,155,0.000,0.000)Phase1
PIN(5,165,0.000,0.000)Phase0
PIN(5,205,0.000,0.000)InstrIn0
PIN(5,195,0.000,0.000)InstrIn1
PIN(5,185,0.000,0.000)InstrIn2
PIN(5,175,0.000,0.000)InstrIn3
PIN(5,145,0.000,0.000)Phase2
PIN(45,155,0.060,1.190)LoadOut
PIN(45,165,0.060,1.190)LoadInst
PIN(45,235,0.060,1.400)EnableA
PIN(45,215,0.060,1.400)EnableIn
PIN(45,195,0.060,1.190)LoadA
PIN(45,135,0.060,1.190)ReadMem
PIN(45,145,0.060,1.190)ProgCount
PIN(45,225,0.060,1.400)EnableAlu
PIN(45,185,0.060,1.050)LoadAlu
PIN(45,245,0.060,1.470)AddSub
PIN(45,175,0.060,1.050)LoadB
PIN(45,205,0.060,1.400)EnableInstr
LIG(5,135,10,135)
LIG(5,155,10,155)
LIG(5,165,10,165)
LIG(5,205,10,205)
LIG(5,195,10,195)
LIG(5,185,10,185)
LIG(5,175,10,175)
LIG(5,145,10,145)
LIG(40,155,45,155)
LIG(40,165,45,165)
LIG(40,235,45,235)
LIG(40,215,45,215)
LIG(40,195,45,195)
LIG(40,135,45,135)
LIG(40,145,45,145)
LIG(40,225,45,225)
LIG(40,185,45,185)
LIG(40,245,45,245)
LIG(40,175,45,175)
LIG(40,205,45,205)
LIG(10,130,10,250)
LIG(10,130,40,130)
LIG(40,130,40,250)
LIG(40,250,10,250)
VLG  module VsmMicroInstruction( Phase3,Phase1,Phase0,InstrIn0,InstrIn1,InstrIn2,InstrIn3,Phase2,
VLG   LoadOut,LoadInst,EnableA,EnableIn,LoadA,ReadMem,ProgCount,EnableAlu,
VLG   LoadAlu,AddSub,LoadB,EnableInstr);
VLG   input Phase3,Phase1,Phase0,InstrIn0,InstrIn1,InstrIn2,InstrIn3,Phase2;
VLG   output LoadOut,LoadInst,EnableA,EnableIn,LoadA,ReadMem,ProgCount,EnableAlu;
VLG   output LoadAlu,AddSub,LoadB,EnableInstr;
VLG   wire w2,w4,w6,w7,w13,w16,w17,w20;
VLG   wire w23,w26,w28,w29,w30,w34,w35,w36;
VLG   wire w37,w38,w39,w40,w42,w43;
VLG   and #(93) and2_1(w4,w2,Phase2);
VLG   and #(93) and2_2(w6,w2,Phase3);
VLG   nmos #(101) nmos_3(AddSub,vdd,w7); // 1.0u 0.12u
VLG   nmos #(101) nmos_4(ProgCount,vss,w4); // 1.0u 0.12u
VLG   nmos #(101) nmos_5(EnableIn,vss,Phase0); // 1.0u 0.12u
VLG   nmos #(101) nmos_6(LoadOut,vss,w7); // 1.0u 0.12u
VLG   nmos #(101) nmos_7(LoadOut,vss,Phase0); // 1.0u 0.12u
VLG   nmos #(101) nmos_8(AddSub,vss,Phase0); // 1.0u 0.12u
VLG   nmos #(101) nmos_9(LoadB,vss,w13); // 1.0u 0.12u
VLG   nmos #(101) nmos_10(ReadMem,vss,w4); // 1.0u 0.12u
VLG   nmos #(101) nmos_11(LoadB,vss,w16); // 1.0u 0.12u
VLG   nmos #(101) nmos_12(LoadOut,vss,w17); // 1.0u 0.12u
VLG   nmos #(101) nmos_13(LoadInst,vss,w4); // 1.0u 0.12u
VLG   not #(45) inv_14(w20,InstrIn3);
VLG   nmos #(101) nmos_15(EnableIn,vss,Phase1); // 1.0u 0.12u
VLG   nmos #(101) nmos_16(LoadInst,vss,w6); // 1.0u 0.12u
VLG   and #(30) and4_17(w2,InstrIn0,w23,InstrIn2,w20);
VLG   nmos #(101) nmos_18(LoadB,vss,w7); // 1.0u 0.12u
VLG   nmos #(101) nmos_19(AddSub,vdd,w17); // 1.0u 0.12u
VLG   nmos #(101) nmos_20(ReadMem,vss,w6); // 1.0u 0.12u
VLG   nmos #(101) nmos_21(LoadAlu,vss,w17); // 1.0u 0.12u
VLG   nmos #(101) nmos_22(ProgCount,vdd,Phase1); // 1.0u 0.12u
VLG   nmos #(101) nmos_23(LoadInst,vss,w26); // 1.0u 0.12u
VLG   nmos #(101) nmos_24(LoadInst,vss,w13); // 1.0u 0.12u
VLG   nmos #(101) nmos_25(ProgCount,vss,w13); // 1.0u 0.12u
VLG   nmos #(101) nmos_26(ReadMem,vss,Phase1); // 1.0u 0.12u
VLG   nmos #(101) nmos_27(ProgCount,vss,w6); // 1.0u 0.12u
VLG   nmos #(101) nmos_28(EnableIn,vss,w6); // 1.0u 0.12u
VLG   nmos #(101) nmos_29(LoadB,vdd,w17); // 1.0u 0.12u
VLG   nmos #(101) nmos_30(LoadInst,vss,Phase1); // 1.0u 0.12u
VLG   nmos #(101) nmos_31(LoadInst,vdd,Phase0); // 1.0u 0.12u
VLG   nmos #(101) nmos_32(ProgCount,vss,Phase0); // 1.0u 0.12u
VLG   nmos #(101) nmos_33(EnableIn,vss,w13); // 1.0u 0.12u
VLG   nmos #(101) nmos_34(ReadMem,vdd,Phase0); // 1.0u 0.12u
VLG   nmos #(101) nmos_35(EnableIn,vss,w26); // 1.0u 0.12u
VLG   and #(30) and4_36(w29,InstrIn0,InstrIn1,w28,w20);
VLG   and #(93) and2_37(w26,w29,Phase2);
VLG   nmos #(101) nmos_38(LoadB,vss,w30); // 1.0u 0.12u
VLG   nmos #(101) nmos_39(EnableAlu,vss,w17); // 1.0u 0.12u
VLG   nmos #(101) nmos_40(EnableIn,vss,w4); // 1.0u 0.12u
VLG   nmos #(101) nmos_41(LoadA,vdd,w4); // 1.0u 0.12u
VLG   nmos #(101) nmos_42(LoadA,vss,Phase1); // 1.0u 0.12u
VLG   nmos #(101) nmos_43(EnableA,vss,Phase1); // 1.0u 0.12u
VLG   nmos #(101) nmos_44(EnableA,vss,Phase0); // 1.0u 0.12u
VLG   nmos #(101) nmos_45(LoadA,vss,Phase0); // 1.0u 0.12u
VLG   and #(93) and2_46(w13,w29,Phase3);
VLG   nmos #(101) nmos_47(LoadAlu,vss,Phase0); // 1.0u 0.12u
VLG   nmos #(101) nmos_48(EnableAlu,vss,Phase0); // 1.0u 0.12u
VLG   nmos #(101) nmos_49(EnableAlu,vss,Phase1); // 1.0u 0.12u
VLG   nmos #(101) nmos_50(LoadAlu,vss,Phase1); // 1.0u 0.12u
VLG   nmos #(101) nmos_51(EnableA,vss,w4); // 1.0u 0.12u
VLG   nmos #(101) nmos_52(EnableA,vss,w6); // 1.0u 0.12u
VLG   nmos #(101) nmos_53(LoadA,vss,w26); // 1.0u 0.12u
VLG   nmos #(101) nmos_54(LoadA,vss,w6); // 1.0u 0.12u
VLG   nmos #(101) nmos_55(LoadAlu,vss,w6); // 1.0u 0.12u
VLG   nmos #(101) nmos_56(EnableA,vdd,w26); // 1.0u 0.12u
VLG   nmos #(101) nmos_57(EnableAlu,vss,w6); // 1.0u 0.12u
VLG   nmos #(101) nmos_58(EnableAlu,vss,w4); // 1.0u 0.12u
VLG   nmos #(101) nmos_59(LoadAlu,vss,w4); // 1.0u 0.12u
VLG   nmos #(101) nmos_60(AddSub,vss,w4); // 1.0u 0.12u
VLG   nmos #(101) nmos_61(AddSub,vss,Phase1); // 1.0u 0.12u
VLG   nmos #(101) nmos_62(LoadOut,vss,Phase1); // 1.0u 0.12u
VLG   and #(30) and4_63(w35,w34,w23,w28,w20);
VLG   nmos #(101) nmos_64(LoadOut,vss,w4); // 1.0u 0.12u
VLG   nmos #(101) nmos_65(LoadOut,vss,w6); // 1.0u 0.12u
VLG   not #(24) inv_66(w34,InstrIn0);
VLG   not #(31) inv_67(w28,InstrIn2);
VLG   not #(31) inv_68(w23,InstrIn1);
VLG   and #(93) and2_69(w36,w35,Phase3);
VLG   and #(93) and2_70(w37,w35,Phase2);
VLG   nmos #(101) nmos_71(ProgCount,vss,w37); // 1.0u 0.12u
VLG   nmos #(101) nmos_72(EnableA,vss,w13); // 1.0u 0.12u
VLG   nmos #(101) nmos_73(ProgCount,vss,w26); // 1.0u 0.12u
VLG   nmos #(101) nmos_74(ReadMem,vdd,w37); // 1.0u 0.12u
VLG   nmos #(101) nmos_75(LoadB,vss,w36); // 1.0u 0.12u
VLG   nmos #(101) nmos_76(LoadInst,vss,w37); // 1.0u 0.12u
VLG   nmos #(101) nmos_77(LoadInst,vss,w36); // 1.0u 0.12u
VLG   nmos #(101) nmos_78(LoadB,vdd,w38); // 1.0u 0.12u
VLG   nmos #(101) nmos_79(EnableAlu,vdd,w7); // 1.0u 0.12u
VLG   nmos #(101) nmos_80(ReadMem,vss,w36); // 1.0u 0.12u
VLG   nmos #(101) nmos_81(LoadA,vss,w13); // 1.0u 0.12u
VLG   nmos #(101) nmos_82(ProgCount,vss,w36); // 1.0u 0.12u
VLG   nmos #(101) nmos_83(EnableIn,vss,w36); // 1.0u 0.12u
VLG   nmos #(101) nmos_84(LoadAlu,vss,w7); // 1.0u 0.12u
VLG   nmos #(101) nmos_85(LoadA,vdd,w7); // 1.0u 0.12u
VLG   nmos #(101) nmos_86(EnableIn,vss,w37); // 1.0u 0.12u
VLG   nmos #(101) nmos_87(LoadA,vss,w37); // 1.0u 0.12u
VLG   nmos #(101) nmos_88(EnableA,vss,w37); // 1.0u 0.12u
VLG   nmos #(101) nmos_89(EnableA,vss,w36); // 1.0u 0.12u
VLG   nmos #(101) nmos_90(LoadA,vss,w36); // 1.0u 0.12u
VLG   nmos #(101) nmos_91(LoadAlu,vss,w36); // 1.0u 0.12u
VLG   nmos #(101) nmos_92(EnableAlu,vss,w36); // 1.0u 0.12u
VLG   nmos #(101) nmos_93(EnableAlu,vss,w37); // 1.0u 0.12u
VLG   nmos #(101) nmos_94(LoadAlu,vss,w37); // 1.0u 0.12u
VLG   nmos #(101) nmos_95(AddSub,vss,w37); // 1.0u 0.12u
VLG   nmos #(101) nmos_96(LoadOut,vss,w37); // 1.0u 0.12u
VLG   nmos #(101) nmos_97(LoadOut,vss,w36); // 1.0u 0.12u
VLG   nmos #(101) nmos_98(AddSub,vss,w36); // 1.0u 0.12u
VLG   nmos #(101) nmos_99(AddSub,vss,w30); // 1.0u 0.12u
VLG   nmos #(101) nmos_100(LoadOut,vss,w30); // 1.0u 0.12u
VLG   nmos #(101) nmos_101(LoadOut,vss,w38); // 1.0u 0.12u
VLG   nmos #(101) nmos_102(AddSub,vss,w38); // 1.0u 0.12u
VLG   nmos #(101) nmos_103(LoadAlu,vss,w38); // 1.0u 0.12u
VLG   nmos #(101) nmos_104(EnableAlu,vss,w38); // 1.0u 0.12u
VLG   nmos #(101) nmos_105(EnableAlu,vdd,w30); // 1.0u 0.12u
VLG   nmos #(101) nmos_106(LoadAlu,vss,w30); // 1.0u 0.12u
VLG   nmos #(101) nmos_107(LoadA,vdd,w30); // 1.0u 0.12u
VLG   nmos #(101) nmos_108(EnableA,vss,w30); // 1.0u 0.12u
VLG   nmos #(101) nmos_109(EnableA,vss,w38); // 1.0u 0.12u
VLG   nmos #(101) nmos_110(LoadA,vss,w38); // 1.0u 0.12u
VLG   nmos #(101) nmos_111(EnableIn,vss,w38); // 1.0u 0.12u
VLG   nmos #(101) nmos_112(EnableA,vss,w7); // 1.0u 0.12u
VLG   nmos #(101) nmos_113(EnableA,vss,w17); // 1.0u 0.12u
VLG   nmos #(101) nmos_114(ReadMem,vss,w13); // 1.0u 0.12u
VLG   nmos #(101) nmos_115(LoadB,vss,w26); // 1.0u 0.12u
VLG   nmos #(101) nmos_116(EnableIn,vss,w30); // 1.0u 0.12u
VLG   nmos #(101) nmos_117(ProgCount,vss,w30); // 1.0u 0.12u
VLG   nmos #(101) nmos_118(LoadAlu,vss,w13); // 1.0u 0.12u
VLG   nmos #(101) nmos_119(ReadMem,vss,w30); // 1.0u 0.12u
VLG   nmos #(101) nmos_120(LoadA,vss,w17); // 1.0u 0.12u
VLG   nmos #(101) nmos_121(LoadB,vss,w37); // 1.0u 0.12u
VLG   and #(30) and4_122(w39,InstrIn0,w23,w28,w20);
VLG   nmos #(101) nmos_123(LoadInst,vss,w30); // 1.0u 0.12u
VLG   nmos #(101) nmos_124(LoadInst,vss,w38); // 1.0u 0.12u
VLG   nmos #(101) nmos_125(LoadB,vss,Phase1); // 1.0u 0.12u
VLG   nmos #(101) nmos_126(ReadMem,vss,w38); // 1.0u 0.12u
VLG   nmos #(101) nmos_127(EnableAlu,vss,w13); // 1.0u 0.12u
VLG   nmos #(101) nmos_128(ProgCount,vss,w38); // 1.0u 0.12u
VLG   and #(93) and2_129(w30,w39,Phase3);
VLG   and #(93) and2_130(w38,w39,Phase2);
VLG   and #(93) and2_131(w17,w40,Phase2);
VLG   and #(93) and2_132(w7,w40,Phase3);
VLG   nmos #(101) nmos_133(EnableAlu,vss,w26); // 1.0u 0.12u
VLG   nmos #(101) nmos_134(ProgCount,vss,w17); // 1.0u 0.12u
VLG   nmos #(101) nmos_135(LoadAlu,vss,w26); // 1.0u 0.12u
VLG   nmos #(101) nmos_136(ReadMem,vss,w26); // 1.0u 0.12u
VLG   nmos #(101) nmos_137(ReadMem,vss,w17); // 1.0u 0.12u
VLG   nmos #(101) nmos_138(EnableInstr,vss,w16); // 1.0u 0.12u
VLG   nmos #(101) nmos_139(LoadInst,vss,w17); // 1.0u 0.12u
VLG   nmos #(101) nmos_140(LoadInst,vss,w7); // 1.0u 0.12u
VLG   and #(30) and4_141(w40,w34,InstrIn1,w28,w20);
VLG   nmos #(101) nmos_142(LoadB,vss,w6); // 1.0u 0.12u
VLG   nmos #(101) nmos_143(EnableIn,vss,w17); // 1.0u 0.12u
VLG   nmos #(101) nmos_144(ReadMem,vss,w7); // 1.0u 0.12u
VLG   nmos #(101) nmos_145(AddSub,vss,w26); // 1.0u 0.12u
VLG   nmos #(101) nmos_146(ProgCount,vss,w7); // 1.0u 0.12u
VLG   nmos #(101) nmos_147(EnableIn,vss,w7); // 1.0u 0.12u
VLG   nmos #(101) nmos_148(LoadB,vss,Phase0); // 1.0u 0.12u
VLG   nmos #(101) nmos_149(AddSub,vss,w6); // 1.0u 0.12u
VLG   nmos #(101) nmos_150(AddSub,vss,w13); // 1.0u 0.12u
VLG   nmos #(101) nmos_151(LoadOut,vdd,w13); // 1.0u 0.12u
VLG   nmos #(101) nmos_152(LoadOut,vdd,w26); // 1.0u 0.12u
VLG   nmos #(101) nmos_153(AddSub,vss,w42); // 1.0u 0.12u
VLG   nmos #(101) nmos_154(LoadOut,vss,w42); // 1.0u 0.12u
VLG   nmos #(101) nmos_155(LoadOut,vss,w16); // 1.0u 0.12u
VLG   nmos #(101) nmos_156(AddSub,vss,w16); // 1.0u 0.12u
VLG   nmos #(101) nmos_157(LoadAlu,vss,w16); // 1.0u 0.12u
VLG   nmos #(101) nmos_158(EnableAlu,vss,w16); // 1.0u 0.12u
VLG   nmos #(101) nmos_159(EnableAlu,vss,w42); // 1.0u 0.12u
VLG   nmos #(101) nmos_160(LoadAlu,vss,w42); // 1.0u 0.12u
VLG   nmos #(101) nmos_161(LoadA,vss,w42); // 1.0u 0.12u
VLG   nmos #(101) nmos_162(EnableA,vss,w42); // 1.0u 0.12u
VLG   nmos #(101) nmos_163(EnableA,vss,w16); // 1.0u 0.12u
VLG   nmos #(101) nmos_164(LoadA,vdd,w16); // 1.0u 0.12u
VLG   nmos #(101) nmos_165(EnableIn,vdd,w16); // 1.0u 0.12u
VLG   nmos #(101) nmos_166(EnableIn,vss,w42); // 1.0u 0.12u
VLG   nmos #(101) nmos_167(ProgCount,vss,w42); // 1.0u 0.12u
VLG   nmos #(101) nmos_168(ReadMem,vss,w42); // 1.0u 0.12u
VLG   nmos #(101) nmos_169(LoadB,vss,w42); // 1.0u 0.12u
VLG   and #(30) and4_170(w43,w34,w23,InstrIn2,w20);
VLG   nmos #(101) nmos_171(LoadInst,vss,w42); // 1.0u 0.12u
VLG   nmos #(101) nmos_172(LoadInst,vss,w16); // 1.0u 0.12u
VLG   nmos #(101) nmos_173(ReadMem,vss,w16); // 1.0u 0.12u
VLG   nmos #(101) nmos_174(ProgCount,vss,w16); // 1.0u 0.12u
VLG   and #(93) and2_175(w42,w43,Phase3);
VLG   and #(93) and2_176(w16,w43,Phase2);
VLG   nmos #(101) nmos_177(EnableInstr,vdd,w4); // 1.0u 0.12u
VLG   nmos #(101) nmos_178(EnableInstr,vss,w6); // 1.0u 0.12u
VLG   nmos #(101) nmos_179(EnableInstr,vdd,Phase1); // 1.0u 0.12u
VLG   nmos #(101) nmos_180(EnableInstr,vss,Phase0); // 1.0u 0.12u
VLG   nmos #(101) nmos_181(EnableInstr,vss,w37); // 1.0u 0.12u
VLG   nmos #(101) nmos_182(EnableInstr,vss,w36); // 1.0u 0.12u
VLG   nmos #(101) nmos_183(EnableInstr,vss,w13); // 1.0u 0.12u
VLG   nmos #(101) nmos_184(EnableInstr,vss,w30); // 1.0u 0.12u
VLG   nmos #(101) nmos_185(EnableInstr,vdd,w38); // 1.0u 0.12u
VLG   nmos #(101) nmos_186(EnableInstr,vdd,w17); // 1.0u 0.12u
VLG   nmos #(101) nmos_187(EnableInstr,vss,w7); // 1.0u 0.12u
VLG   nmos #(101) nmos_188(EnableInstr,vss,w26); // 1.0u 0.12u
VLG   nmos #(101) nmos_189(EnableInstr,vss,w42); // 1.0u 0.12u
VLG   nmos #(101) nmos_190(LoadB,vss,w4); // 1.0u 0.12u
VLG   probe #(1) probe_191(w35); // 1 Nop(0000)
VLG   probe #(1) probe_192(w39); // 1 Add(0001)
VLG   probe #(1) probe_193(w40); // 1 Sub(0010)
VLG   probe #(1) probe_194(w29); // 1 Out(0011)
VLG   probe #(1) probe_195(w43); // 1 In(0100)
VLG   probe #(1) probe_196(w2); // 1 Load(0101)
VLG  endmodule
FSYM
SYM  #Arrow
BB(-80,102,-70,108)
TITLE -80 100  #Clk
MODEL 935
PROP                                                                                                                                    
REC(-190,-35,0,0, )
VIS 4
PIN(-80,105,0.000,0.000)in
LIG(-80,105,-70,105)
LIG(-72,103,-70,105)
LIG(-72,107,-70,105)
FSYM
SYM  #Arrow
BB(85,142,95,148)
TITLE 85 140  #ProgCount
MODEL 935
PROP                                                                                                                                    
REC(20,-30,0,0, )
VIS 4
PIN(85,145,0.000,0.000)in
LIG(85,145,95,145)
LIG(93,143,95,145)
LIG(93,147,95,145)
FSYM
SYM  #Arrow
BB(140,287,150,293)
TITLE 140 285  #EnableA
MODEL 935
PROP                                                                                                                                    
REC(35,0,0,0, )
VIS 4
PIN(140,290,0.000,0.000)in
LIG(140,290,150,290)
LIG(148,288,150,290)
LIG(148,292,150,290)
FSYM
SYM  #Arrow
BB(140,277,150,283)
TITLE 140 275  #LoadA
MODEL 935
PROP                                                                                                                                    
REC(35,0,0,0, )
VIS 4
PIN(140,280,0.000,0.000)in
LIG(140,280,150,280)
LIG(148,278,150,280)
LIG(148,282,150,280)
FSYM
SYM  #Arrow
BB(350,357,360,363)
TITLE 350 355  #EnableIn
MODEL 935
PROP                                                                                                                                    
REC(285,125,0,0, )
VIS 4
PIN(350,360,0.000,0.000)in
LIG(350,360,360,360)
LIG(358,358,360,360)
LIG(358,362,360,360)
FSYM
SYM  #Arrow
BB(85,222,95,228)
TITLE 85 220  #EnableAlu
MODEL 935
PROP                                                                                                                                    
REC(20,-10,0,0, )
VIS 4
PIN(85,225,0.000,0.000)in
LIG(85,225,95,225)
LIG(93,223,95,225)
LIG(93,227,95,225)
FSYM
SYM  #Arrow
BB(85,232,95,238)
TITLE 85 230  #EnableA
MODEL 935
PROP                                                                                                                                    
REC(20,0,0,0, )
VIS 4
PIN(85,235,0.000,0.000)in
LIG(85,235,95,235)
LIG(93,233,95,235)
LIG(93,237,95,235)
FSYM
SYM  #Arrow
BB(85,242,95,248)
TITLE 85 240  #AddSub
MODEL 935
PROP                                                                                                                                    
REC(20,-10,0,0, )
VIS 4
PIN(85,245,0.000,0.000)in
LIG(85,245,95,245)
LIG(93,243,95,245)
LIG(93,247,95,245)
FSYM
SYM  #Arrow
BB(85,212,95,218)
TITLE 85 210  #EnableIn
MODEL 935
PROP                                                                                                                                    
REC(20,-40,0,0, )
VIS 4
PIN(85,215,0.000,0.000)in
LIG(85,215,95,215)
LIG(93,213,95,215)
LIG(93,217,95,215)
FSYM
SYM  #Arrow
BB(85,162,95,168)
TITLE 85 160  #LoadInst
MODEL 935
PROP                                                                                                                                    
REC(20,-30,0,0, )
VIS 4
PIN(85,165,0.000,0.000)in
LIG(85,165,95,165)
LIG(93,163,95,165)
LIG(93,167,95,165)
FSYM
SYM  #Arrow
BB(85,132,95,138)
TITLE 85 130  #ReadMem
MODEL 935
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 4
PIN(85,135,0.000,0.000)in
LIG(85,135,95,135)
LIG(93,133,95,135)
LIG(93,137,95,135)
FSYM
SYM  #Arrow
BB(85,202,95,208)
TITLE 85 200  #EnableInstr
MODEL 935
PROP                                                                                                                                    
REC(20,-30,0,0, )
VIS 4
PIN(85,205,0.000,0.000)in
LIG(85,205,95,205)
LIG(93,203,95,205)
LIG(93,207,95,205)
FSYM
SYM  #Arrow
BB(40,327,50,333)
TITLE 40 325  #LoadInst
MODEL 935
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 4
PIN(40,330,0.000,0.000)in
LIG(40,330,50,330)
LIG(48,328,50,330)
LIG(48,332,50,330)
FSYM
SYM  #VsmInstructionReg
BB(60,310,100,440)
TITLE 70 300  #VsmInstructionReg
MODEL 6000
PROP                                                                                                                                    
REC(65,315,30,120,r)
VIS 5
PIN(60,430,0.000,0.000)ClearInstrReg
PIN(60,330,0.000,0.000)LatchInstrReg
PIN(60,420,0.000,0.000)Data0
PIN(60,410,0.000,0.000)Data1
PIN(60,400,0.000,0.000)Data2
PIN(60,390,0.000,0.000)Data3
PIN(60,370,0.000,0.000)Instr0
PIN(60,360,0.000,0.000)Instr1
PIN(60,350,0.000,0.000)Instr2
PIN(60,340,0.000,0.000)Instr3
PIN(60,320,0.000,0.000)MainClock
PIN(60,380,0.000,0.000)EnableInstrReg
PIN(100,360,0.060,0.560)IB3
PIN(100,390,0.060,0.560)IB0
PIN(100,380,0.060,0.560)IB1
PIN(100,370,0.060,0.560)IB2
PIN(100,350,0.060,0.350)ToInstr0
PIN(100,340,0.060,0.280)ToInstr1
PIN(100,330,0.060,0.280)ToInstr2
PIN(100,320,0.060,0.140)ToInstr3
LIG(60,430,65,430)
LIG(60,330,65,330)
LIG(60,420,65,420)
LIG(60,410,65,410)
LIG(60,400,65,400)
LIG(60,390,65,390)
LIG(60,370,65,370)
LIG(60,360,65,360)
LIG(60,350,65,350)
LIG(60,340,65,340)
LIG(60,320,65,320)
LIG(60,380,65,380)
LIG(95,360,100,360)
LIG(95,390,100,390)
LIG(95,380,100,380)
LIG(95,370,100,370)
LIG(95,350,100,350)
LIG(95,340,100,340)
LIG(95,330,100,330)
LIG(95,320,100,320)
LIG(65,315,65,435)
LIG(65,315,95,315)
LIG(95,315,95,435)
LIG(95,435,65,435)
VLG       module VsmInstructionReg( ClearInstrReg,LatchInstrReg,Data0,Data1,Data2,Data3,Instr0,Instr1,
VLG        Instr2,Instr3,MainClock,EnableInstrReg,IB3,IB0,IB1,IB2,
VLG        ToInstr0,ToInstr1,ToInstr2,ToInstr3);
VLG        input ClearInstrReg,LatchInstrReg,Data0,Data1,Data2,Data3,Instr0,Instr1;
VLG        input Instr2,Instr3,MainClock,EnableInstrReg;
VLG        output IB3,IB0,IB1,IB2,ToInstr0,ToInstr1,ToInstr2,ToInstr3;
VLG        wire w3,w6,w7,w8,w10,w11,w17,w18;
VLG        wire w20,w21,w32,w33,w34,w35;
VLG        not #(59) inv_1(w3,ClearInstrReg);
VLG        dreg #(19) dreg1_2(w7,w8,Data1,w3,w6);
VLG        dreg #(19) dreg2_3(w10,w11,Data2,w3,w6);
VLG        dreg #(19) dreg3_4(w17,w18,Data3,w3,w6);
VLG        dreg #(19) dreg4_5(w20,w21,Data0,w3,w6);
VLG        notif1 #(10) notif1_6(IB0,w21,EnableInstrReg);
VLG        notif1 #(10) notif1_7(IB1,w8,EnableInstrReg);
VLG        notif1 #(10) notif1_8(IB3,w18,EnableInstrReg);
VLG        notif1 #(10) notif1_9(IB2,w11,EnableInstrReg);
VLG        and #(65) and2_10(w6,MainClock,LatchInstrReg);
VLG        dreg #(12) dreg5_11(ToInstr0,w32,Instr0,w3,w6);
VLG        dreg #(12) dreg6_12(ToInstr3,w33,Instr3,w3,w6);
VLG        dreg #(12) dreg7_13(ToInstr2,w34,Instr2,w3,w6);
VLG        dreg #(12) dreg8_14(ToInstr1,w35,Instr1,w3,w6);
VLG       endmodule
FSYM
SYM  #Arrow
BB(140,267,150,273)
TITLE 140 265  #Clk
MODEL 935
PROP                                                                                                                                    
REC(-320,45,0,0, )
VIS 4
PIN(140,270,0.000,0.000)in
LIG(140,270,150,270)
LIG(148,268,150,270)
LIG(148,272,150,270)
FSYM
SYM  #Arrow
BB(40,317,50,323)
TITLE 40 315  #Clk
MODEL 935
PROP                                                                                                                                    
REC(-420,95,0,0, )
VIS 4
PIN(40,320,0.000,0.000)in
LIG(40,320,50,320)
LIG(48,318,50,320)
LIG(48,322,50,320)
FSYM
SYM  #vss
BB(-30,287,-20,295)
TITLE -26 292  #vss
MODEL 0
PROP                                                                                                                                    
REC(-30,285,0,0,b)
VIS 0
PIN(-25,285,0.000,0.000)vss
LIG(-25,285,-25,290)
LIG(-30,290,-20,290)
LIG(-30,293,-28,290)
LIG(-28,293,-26,290)
LIG(-26,293,-24,290)
LIG(-24,293,-22,290)
FSYM
SYM  #VsmCounter16
BB(-90,295,-50,345)
TITLE -80 290  #VsmCounter16
MODEL 6000
PROP                                                                                                                                    
REC(-85,300,30,40,r)
VIS 5
PIN(-90,305,0.000,0.000)MainClock
PIN(-90,325,0.000,0.000)ClearCounter
PIN(-90,315,0.000,0.000)EnableCount
PIN(-50,305,0.060,0.070)PC3
PIN(-50,315,0.060,0.210)PC2
PIN(-50,325,0.060,0.210)PC1
PIN(-50,335,0.060,0.210)PC0
LIG(-90,305,-85,305)
LIG(-90,325,-85,325)
LIG(-90,315,-85,315)
LIG(-55,305,-50,305)
LIG(-55,315,-50,315)
LIG(-55,325,-50,325)
LIG(-55,335,-50,335)
LIG(-85,300,-85,340)
LIG(-85,300,-55,300)
LIG(-55,300,-55,340)
LIG(-55,340,-85,340)
VLG       module VsmCounter16( MainClock,ClearCounter,EnableCount,PC3,PC2,PC1,PC0);
VLG        input MainClock,ClearCounter,EnableCount;
VLG        output PC3,PC2,PC1,PC0;
VLG        wire w5,w6,w7,w9,w11,w13,;
VLG        dreg #(19) dreg_1(PC0,w5,w5,w6,w7);
VLG        dreg #(19) dreg_2(PC1,w9,w9,w6,PC0);
VLG        dreg #(19) dreg_3(PC2,w11,w11,w6,PC1);
VLG        dreg #(19) dreg_4(PC3,w13,w13,w6,PC2);
VLG        and #(16) and2_5(w7,EnableCount,MainClock);
VLG        not #(31) inv_6(w6,ClearCounter);
VLG       endmodule
FSYM
SYM  #Arrow
BB(-25,277,-15,283)
TITLE -25 275  #ReadMem
MODEL 935
PROP                                                                                                                                    
REC(-50,-5,0,0, )
VIS 4
PIN(-25,280,0.000,0.000)in
LIG(-25,280,-15,280)
LIG(-17,278,-15,280)
LIG(-17,282,-15,280)
FSYM
SYM  #mem8x4
BB(-30,295,20,415)
TITLE -18 310  #Mem8x8
MODEL 865
PROP   01010001 00010010 00110000 00000000 00000000 00000000 00000000 00000000                                                                                                                          
REC(-18,320,20,40,r)
VIS 3
PIN(-30,315,0.000,0.000)Addr2
PIN(-30,325,0.000,0.000)Addr1
PIN(-30,335,0.000,0.000)Addr0
PIN(-30,350,0.000,0.000)Din7
PIN(-30,360,0.000,0.000)Din6
PIN(-30,370,0.000,0.000)Din5
PIN(-30,380,0.000,0.000)Din4
PIN(-30,390,0.000,0.000)Din3
PIN(-30,400,0.000,0.000)Din2
PIN(-30,410,0.000,0.000)Din1
PIN(-30,420,0.000,0.000)Din0
PIN(-10,295,0.000,0.000)WriteMem
PIN(0,295,0.000,0.000)ReadMem
PIN(20,350,0.030,0.070)Dout7
PIN(20,360,0.030,0.070)Dout6
PIN(20,370,0.030,0.070)Dout5
PIN(20,380,0.030,0.070)Dout4
PIN(20,390,0.030,0.070)Dout3
PIN(20,400,0.030,0.070)Dout2
PIN(20,410,0.030,0.070)Dout1
PIN(20,420,0.030,0.070)Dout0
LIG(20,410,10,410)
LIG(10,400,10,410)
LIG(20,400,10,400)
LIG(10,390,10,400)
LIG(20,390,10,390)
LIG(10,410,10,420)
LIG(-20,425,10,425)
LIG(-20,420,-20,425)
LIG(20,420,10,420)
LIG(-30,420,-20,420)
LIG(0,305,10,305)
LIG(0,295,0,305)
LIG(-10,305,0,305)
LIG(-10,295,-10,305)
LIG(10,380,10,390)
LIG(20,380,10,380)
LIG(10,370,10,380)
LIG(10,370,20,370)
LIG(10,360,10,370)
LIG(20,360,10,360)
LIG(10,350,10,360)
LIG(10,350,20,350)
LIG(10,305,10,350)
LIG(-20,305,-10,305)
LIG(-20,410,-20,420)
LIG(-30,410,-20,410)
LIG(-20,400,-20,410)
LIG(-30,400,-20,400)
LIG(-20,390,-20,400)
LIG(-30,390,-20,390)
LIG(-20,380,-20,390)
LIG(-30,380,-20,380)
LIG(-20,370,-20,380)
LIG(-30,370,-20,370)
LIG(-20,360,-20,370)
LIG(-30,360,-20,360)
LIG(-20,350,-20,360)
LIG(-20,335,-20,350)
LIG(-20,325,-20,335)
LIG(-20,315,-20,325)
LIG(-20,305,-20,315)
LIG(-30,350,-20,350)
LIG(-30,335,-20,335)
LIG(-30,325,-20,325)
LIG(10,420,10,425)
LIG(-30,315,-20,315)
FSYM
SYM  #Arrow
BB(135,167,145,173)
TITLE 135 165  #Rst
MODEL 935
PROP                                                                                                                                    
REC(-325,-55,0,0, )
VIS 4
PIN(135,170,0.000,0.000)in
LIG(135,170,145,170)
LIG(143,168,145,170)
LIG(143,172,145,170)
FSYM
SYM  #Arrow
BB(-105,142,-95,148)
TITLE -105 140  #Rst
MODEL 935
PROP                                                                                                                                    
REC(-5,-40,0,0, )
VIS 4
PIN(-105,145,0.000,0.000)in
LIG(-105,145,-95,145)
LIG(-97,143,-95,145)
LIG(-97,147,-95,145)
FSYM
CNC(440 275)
CNC(435 265)
CNC(425 140)
CNC(430 150)
CNC(435 160)
CNC(440 170)
CNC(425 245)
CNC(430 255)
CNC(440 300)
CNC(430 280)
CNC(435 290)
CNC(425 270)
CNC(150 380)
CNC(155 390)
CNC(140 360)
CNC(145 370)
CNC(230 300)
CNC(235 290)
CNC(240 280)
CNC(245 270)
LIG(140,270,170,270)
LIG(440,170,440,275)
LIG(210,310,300,310)
LIG(210,330,320,330)
LIG(210,340,330,340)
LIG(210,320,310,320)
LIG(155,340,170,340)
LIG(435,160,435,265)
LIG(140,290,170,290)
LIG(430,150,430,255)
LIG(140,280,170,280)
LIG(135,150,165,150)
LIG(210,300,440,300)
LIG(210,290,435,290)
LIG(165,170,135,170)
LIG(120,160,165,160)
LIG(235,240,235,415)
LIG(205,180,340,180)
LIG(205,170,340,170)
LIG(140,300,170,300)
LIG(205,160,340,160)
LIG(380,150,430,150)
LIG(205,150,340,150)
LIG(430,130,430,150)
LIG(150,190,165,190)
LIG(145,200,165,200)
LIG(140,210,165,210)
LIG(155,180,165,180)
LIG(435,130,435,160)
LIG(380,160,435,160)
LIG(440,130,440,170)
LIG(380,170,440,170)
LIG(240,235,240,420)
LIG(150,330,170,330)
LIG(380,140,425,140)
LIG(375,370,355,370)
LIG(340,190,290,190)
LIG(300,200,340,200)
LIG(145,320,170,320)
LIG(330,230,330,340)
LIG(140,310,170,310)
LIG(210,270,425,270)
LIG(340,210,310,210)
LIG(350,360,375,360)
LIG(340,230,330,230)
LIG(415,360,425,360)
LIG(320,220,340,220)
LIG(430,255,430,280)
LIG(435,265,435,290)
LIG(570,235,535,235)
LIG(440,275,440,300)
LIG(340,140,290,140)
LIG(425,130,425,140)
LIG(535,215,560,215)
LIG(455,235,495,235)
LIG(495,225,455,225)
LIG(535,225,565,225)
LIG(430,255,495,255)
LIG(435,265,495,265)
LIG(440,275,495,275)
LIG(425,245,495,245)
LIG(535,245,575,245)
LIG(570,200,570,235)
LIG(475,215,495,215)
LIG(425,245,425,270)
LIG(425,140,425,245)
LIG(560,200,560,215)
LIG(575,200,575,245)
LIG(565,200,565,225)
LIG(210,280,430,280)
LIG(355,400,375,400)
LIG(415,390,440,390)
LIG(415,380,435,380)
LIG(415,370,430,370)
LIG(355,380,375,380)
LIG(375,390,355,390)
LIG(100,360,140,360)
LIG(300,200,300,310)
LIG(440,300,440,390)
LIG(435,290,435,380)
LIG(425,270,425,360)
LIG(430,280,430,370)
LIG(310,210,310,320)
LIG(320,220,320,330)
LIG(150,235,240,235)
LIG(0,205,5,205)
LIG(45,135,85,135)
LIG(145,370,145,320)
LIG(5,165,-35,165)
LIG(150,380,150,330)
LIG(-100,120,-80,120)
LIG(100,370,145,370)
LIG(40,385,55,385)
LIG(0,205,0,255)
LIG(-25,280,0,280)
LIG(-35,135,5,135)
LIG(45,185,85,185)
LIG(45,235,85,235)
LIG(100,350,115,350)
LIG(45,225,85,225)
LIG(45,215,85,215)
LIG(45,205,85,205)
LIG(45,195,85,195)
LIG(45,175,120,175)
LIG(45,165,85,165)
LIG(45,155,85,155)
LIG(45,145,85,145)
LIG(55,380,55,385)
LIG(155,340,155,390)
LIG(100,380,150,380)
LIG(155,410,230,410)
LIG(230,245,230,410)
LIG(60,380,55,380)
LIG(140,310,140,360)
LIG(-10,185,5,185)
LIG(245,425,140,425)
LIG(235,415,150,415)
LIG(110,260,-5,260)
LIG(150,415,150,380)
LIG(105,265,-10,265)
LIG(100,270,-15,270)
LIG(145,420,145,370)
LIG(240,420,145,420)
LIG(245,230,245,425)
LIG(-15,175,-15,270)
LIG(5,195,-5,195)
LIG(230,245,140,245)
LIG(140,210,140,245)
LIG(145,240,235,240)
LIG(145,200,145,240)
LIG(-5,195,-5,260)
LIG(-105,135,-75,135)
LIG(150,190,150,235)
LIG(115,350,115,255)
LIG(5,155,-35,155)
LIG(155,230,245,230)
LIG(155,180,155,230)
LIG(110,340,100,340)
LIG(110,260,110,340)
LIG(-50,325,-30,325)
LIG(105,330,100,330)
LIG(105,265,105,330)
LIG(-50,335,-30,335)
LIG(100,320,100,270)
LIG(155,390,155,410)
LIG(35,340,60,340)
LIG(0,255,115,255)
LIG(-110,325,-90,325)
LIG(-110,305,-90,305)
LIG(-50,315,-30,315)
LIG(0,280,0,295)
LIG(-25,285,-10,285)
LIG(35,350,35,340)
LIG(-110,315,-90,315)
LIG(20,350,35,350)
LIG(40,350,60,350)
LIG(40,360,40,350)
LIG(20,360,40,360)
LIG(45,360,60,360)
LIG(45,370,45,360)
LIG(20,420,60,420)
LIG(20,410,60,410)
LIG(20,400,60,400)
LIG(20,390,60,390)
LIG(20,380,50,380)
LIG(20,370,45,370)
LIG(50,380,50,370)
LIG(50,370,60,370)
LIG(35,430,60,430)
LIG(40,320,60,320)
LIG(40,330,60,330)
LIG(140,360,140,425)
LIG(100,390,155,390)
LIG(-100,105,-80,105)
LIG(5,145,-35,145)
LIG(-105,145,-75,145)
LIG(-15,175,5,175)
LIG(-10,185,-10,265)
LIG(-10,285,-10,295)
LIG(45,245,85,245)
LIG(120,175,120,160)
TEXT 99 107  #Very simple microprocessor
TEXT 98 121  #Etienne Sicard, Dec 04
FFIG D:\Documents and Settings\sicard\Mes documents\Dsch3\vsm\Vsm-Microprocessor-v6.sch
