INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/project_6_new/project_6_new.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile2
