<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>mg-stm32l_acquisition_supervisor: D:/1/mg-stm32l_acquisition_supervisor-0.1.0-120906/inc/stm32l1xx.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">mg-stm32l_acquisition_supervisor
   &#160;<span id="projectnumber">0.1.0-120906</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">D:/1/mg-stm32l_acquisition_supervisor-0.1.0-120906/inc/stm32l1xx.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32l1xx_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00054"></a>00054 <span class="preprocessor">#ifndef __STM32L1XX_H</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span><span class="preprocessor">#define __STM32L1XX_H</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span>
<a name="l00057"></a>00057 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00059"></a>00059 <span class="preprocessor">#endif </span>
<a name="l00060"></a>00060 <span class="preprocessor"></span>  
<a name="l00065"></a>00065 <span class="comment">/* Uncomment the line below according to the target STM32L device used in your </span>
<a name="l00066"></a>00066 <span class="comment">   application </span>
<a name="l00067"></a>00067 <span class="comment">  */</span>
<a name="l00068"></a>00068 
<a name="l00069"></a>00069 <span class="preprocessor">#if !defined (STM32L1XX_MD) &amp;&amp; !defined (STM32L1XX_MDP) &amp;&amp; !defined (STM32L1XX_HD)</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span>  <span class="comment">/* #define STM32L1XX_MD  */</span>   
<a name="l00071"></a>00071   <span class="comment">/* #define STM32L1XX_MDP */</span>   
<a name="l00072"></a>00072 <span class="preprocessor">  #define STM32L1XX_HD    </span>
<a name="l00073"></a>00073 <span class="preprocessor">#endif</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span><span class="comment">/*  Tip: To avoid modifying this file each time you need to switch between these</span>
<a name="l00075"></a>00075 <span class="comment">        devices, you can define the device in your toolchain compiler preprocessor.</span>
<a name="l00076"></a>00076 <span class="comment"></span>
<a name="l00077"></a>00077 <span class="comment"> - Ultra Low Power Medium-density devices are STM32L151xx and STM32L152xx </span>
<a name="l00078"></a>00078 <span class="comment">   microcontrollers where the Flash memory density ranges between 64 and 128 Kbytes.</span>
<a name="l00079"></a>00079 <span class="comment"> - Ultra Low Power Medium-density Plus devices are STM32L151xx, STM32L152xx and </span>
<a name="l00080"></a>00080 <span class="comment">   STM32L162xx microcontrollers where the Flash memory density is 256 Kbytes.</span>
<a name="l00081"></a>00081 <span class="comment"> - Ultra Low Power High-density devices are STM32L151xx, STM32L152xx and STM32L162xx </span>
<a name="l00082"></a>00082 <span class="comment">   microcontrollers where the Flash memory density is 384 Kbytes.</span>
<a name="l00083"></a>00083 <span class="comment">  */</span>
<a name="l00084"></a>00084 
<a name="l00085"></a>00085 <span class="preprocessor">#if !defined (STM32L1XX_MD) &amp;&amp; !defined (STM32L1XX_MDP) &amp;&amp; !defined (STM32L1XX_HD)</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor"> #error &quot;Please select first the target STM32L1xx device used in your application (in stm32l1xx.h file)&quot;</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span>
<a name="l00089"></a>00089 <span class="preprocessor">#if !defined  USE_STDPERIPH_DRIVER</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span>
<a name="l00095"></a>00095   <span class="comment">/*#define USE_STDPERIPH_DRIVER*/</span>
<a name="l00096"></a>00096 <span class="preprocessor">#endif</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span>
<a name="l00105"></a>00105 <span class="preprocessor">#if !defined  (HSE_VALUE)</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="preprocessor">#define HSE_VALUE    ((uint32_t)8000000) </span>
<a name="l00107"></a>00107 <span class="preprocessor">#endif</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span>
<a name="l00113"></a>00113 <span class="preprocessor">#if !defined  (HSE_STARTUP_TIMEOUT)</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">#define HSE_STARTUP_TIMEOUT   ((uint16_t)0x0500) </span>
<a name="l00115"></a>00115 <span class="preprocessor">#endif</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span>
<a name="l00121"></a>00121 <span class="preprocessor">#if !defined  (HSI_STARTUP_TIMEOUT)</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define HSI_STARTUP_TIMEOUT   ((uint16_t)0x0500) </span>
<a name="l00123"></a>00123 <span class="preprocessor">#endif</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span>
<a name="l00125"></a>00125 <span class="preprocessor">#if !defined  (HSI_VALUE)</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#define HSI_VALUE  ((uint32_t)16000000) </span>
<a name="l00129"></a>00129 <span class="preprocessor">#endif</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span>
<a name="l00131"></a>00131 <span class="preprocessor">#if !defined  (LSI_VALUE)</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#define LSI_VALUE  ((uint32_t)37000)    </span>
<a name="l00135"></a>00135 <span class="preprocessor">#endif</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span>
<a name="l00137"></a>00137 <span class="preprocessor">#if !defined  (LSE_VALUE)</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#define LSE_VALUE  ((uint32_t)32768)    </span>
<a name="l00139"></a>00139 <span class="preprocessor">#endif</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span>
<a name="l00144"></a><a class="code" href="group___library__configuration__section.html#ga960637daccd901a9725144cbf60b72a8">00144</a> <span class="preprocessor">#define __STM32L1XX_STDPERIPH_VERSION_MAIN   (0x01) </span>
<a name="l00145"></a><a class="code" href="group___library__configuration__section.html#gafdc6317be85b75e56a284dc3d9eb2eb9">00145</a> <span class="preprocessor">#define __STM32L1XX_STDPERIPH_VERSION_SUB1   (0x01) </span>
<a name="l00146"></a><a class="code" href="group___library__configuration__section.html#ga0c6790058c040671530172ceab0539ae">00146</a> <span class="preprocessor">#define __STM32L1XX_STDPERIPH_VERSION_SUB2   (0x01) </span>
<a name="l00147"></a><a class="code" href="group___library__configuration__section.html#ga9b820cf9de6dad3c37f67f2bc1d04509">00147</a> <span class="preprocessor">#define __STM32L1XX_STDPERIPH_VERSION_RC     (0x00) </span>
<a name="l00148"></a>00148 <span class="preprocessor">#define __STM32L1XX_STDPERIPH_VERSION       ( (__STM32L1XX_STDPERIPH_VERSION_MAIN &lt;&lt; 24)\</span>
<a name="l00149"></a>00149 <span class="preprocessor">                                             |(__STM32L1XX_STDPERIPH_VERSION_SUB1 &lt;&lt; 16)\</span>
<a name="l00150"></a>00150 <span class="preprocessor">                                             |(__STM32L1XX_STDPERIPH_VERSION_SUB2 &lt;&lt; 8)\</span>
<a name="l00151"></a>00151 <span class="preprocessor">                                             |(__STM32L1XX_STDPERIPH_VERSION_RC))</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span>
<a name="l00165"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gac6a3f185c4640e06443c18b3c8d93f53">00165</a> <span class="preprocessor">#define __CM3_REV                 0x200 </span>
<a name="l00166"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">00166</a> <span class="preprocessor">#define __MPU_PRESENT             1 </span>
<a name="l00167"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">00167</a> <span class="preprocessor">#define __NVIC_PRIO_BITS          4 </span>
<a name="l00168"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">00168</a> <span class="preprocessor">#define __Vendor_SysTickConfig    0 </span>
<a name="l00171"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">00171</a> <span class="preprocessor">typedef enum IRQn</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span>{
<a name="l00173"></a>00173 <span class="comment">/******  Cortex-M3 Processor Exceptions Numbers ******************************************************/</span>
<a name="l00174"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">00174</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>         = -14,    
<a name="l00175"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">00175</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>       = -12,    
<a name="l00176"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">00176</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>               = -11,    
<a name="l00177"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">00177</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>             = -10,    
<a name="l00178"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a59050edea936c20ef456024c900e71f9">00178</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a59050edea936c20ef456024c900e71f9">SVC_IRQn</a>                    = -5,     
<a name="l00179"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">00179</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>           = -4,     
<a name="l00180"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">00180</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                 = -2,     
<a name="l00181"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">00181</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                = -1,     
<a name="l00183"></a>00183 <span class="comment">/******  STM32L specific Interrupt Numbers ***********************************************************/</span>
<a name="l00184"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52">00184</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a>                   = 0,      
<a name="l00185"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924">00185</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a>                    = 1,      
<a name="l00186"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af8a4820524e679a24d26b662217878bd">00186</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af8a4820524e679a24d26b662217878bd">TAMPER_STAMP_IRQn</a>           = 2,      
<a name="l00187"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a173ccc3f31df1f7e43de2ddeab3d1777">00187</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a>               = 3,      
<a name="l00188"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab">00188</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>                  = 4,      
<a name="l00189"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77">00189</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77">RCC_IRQn</a>                    = 5,      
<a name="l00190"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7">00190</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a>                  = 6,      
<a name="l00191"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19">00191</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a>                  = 7,      
<a name="l00192"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9">00192</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a>                  = 8,      
<a name="l00193"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602">00193</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a>                  = 9,      
<a name="l00194"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e">00194</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a>                  = 10,     
<a name="l00195"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3ccf41a34f494246c67d3239afa9c97f">00195</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a>          = 11,     
<a name="l00196"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a1c7824eed187b747bcf8a3b4cd22c8fc">00196</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a>          = 12,     
<a name="l00197"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3d575a484e3cb668a42e6f9074112d23">00197</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a>          = 13,     
<a name="l00198"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ae36905d55d7cbb8ffb2de44c9b88bb31">00198</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a>          = 14,     
<a name="l00199"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abf98e4379328f74686524faa05bf6177">00199</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a>          = 15,     
<a name="l00200"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aab3710849c919f2327eaa001d9e2a7a0">00200</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a>          = 16,     
<a name="l00201"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6617c3c1d75470b8bfcc48f82ff38fd1">00201</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a>          = 17,     
<a name="l00202"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb">00202</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a>                   = 18,     
<a name="l00203"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa1340f31ba333994815917c9cb9fee76">00203</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa1340f31ba333994815917c9cb9fee76">USB_HP_IRQn</a>                 = 19,     
<a name="l00204"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a439338b15222bd9bb6c01c31ee63afec">00204</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a439338b15222bd9bb6c01c31ee63afec">USB_LP_IRQn</a>                 = 20,     
<a name="l00205"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afe396b0c790fb592adb3813c718d2dcd">00205</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afe396b0c790fb592adb3813c718d2dcd">DAC_IRQn</a>                    = 21,     
<a name="l00206"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adb10d9f65a589b451cfeecb27fc04616">00206</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adb10d9f65a589b451cfeecb27fc04616">COMP_IRQn</a>                   = 22,     
<a name="l00207"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52">00207</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a>                = 23,     
<a name="l00208"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a161916b33cc34138d17e57eaa8464568">00208</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a161916b33cc34138d17e57eaa8464568">LCD_IRQn</a>                    = 24,     
<a name="l00209"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af7dd6ab0916846014b6ab0b0268ea66b">00209</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083af7dd6ab0916846014b6ab0b0268ea66b">TIM9_IRQn</a>                   = 25,     
<a name="l00210"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a685a55b2faf733279cc119cb226414ab">00210</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a685a55b2faf733279cc119cb226414ab">TIM10_IRQn</a>                  = 26,     
<a name="l00211"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aaa6029fc5b60dd418567194c5190eb4e">00211</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aaa6029fc5b60dd418567194c5190eb4e">TIM11_IRQn</a>                  = 27,     
<a name="l00212"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">00212</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                   = 28,     
<a name="l00213"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">00213</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 29,     
<a name="l00214"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4">00214</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a>                   = 30,     
<a name="l00215"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a9852dbbe8c014e716ce7e03a7b809751">00215</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a>                = 31,     
<a name="l00216"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2ec363869f4488782dc10a60abce3b34">00216</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a>                = 32,     
<a name="l00217"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3020193786527c47d2e4d8c92ceee804">00217</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a>                = 33,     
<a name="l00218"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a60c35f2d48d512bd6818bc9fef7053d7">00218</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a>                = 34,     
<a name="l00219"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">00219</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 35,     
<a name="l00220"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">00220</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 36,     
<a name="l00221"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">00221</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 37,     
<a name="l00222"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e">00222</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 38,     
<a name="l00223"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afb13802afc1f5fdf5c90e73ee99e5ff3">00223</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a>                 = 39,     
<a name="l00224"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f">00224</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a>              = 40,     
<a name="l00225"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37">00225</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>              = 41,     
<a name="l00226"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4999a6402308f49bffd5e9df72d74ba4">00226</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4999a6402308f49bffd5e9df72d74ba4">USB_FS_WKUP_IRQn</a>            = 42,     
<a name="l00227"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a99bd6662671832371d7c727046b147b2">00227</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a99bd6662671832371d7c727046b147b2">TIM6_IRQn</a>                   = 43,     
<a name="l00228"></a>00228 <span class="preprocessor">#ifdef STM32L1XX_MD</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span>  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a>                   = 44      
<a name="l00230"></a>00230 <span class="preprocessor">#endif</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span>
<a name="l00232"></a>00232 <span class="preprocessor">#ifdef STM32L1XX_MDP</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span>  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a>                   = 44,     
<a name="l00234"></a>00234   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a>                   = 46,     
<a name="l00235"></a>00235   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a>                   = 47,     
<a name="l00236"></a>00236   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a>          = 50,     
<a name="l00237"></a>00237   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a>          = 51,     
<a name="l00238"></a>00238   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a>          = 52,     
<a name="l00239"></a>00239   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0d761f0d0a93b5aa3dc821480dc3f6c0">DMA2_Channel4_IRQn</a>          = 53,     
<a name="l00240"></a>00240   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac411f23d16ba0034c22b68b10013532a">DMA2_Channel5_IRQn</a>          = 54,     
<a name="l00241"></a>00241   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92">AES_IRQn</a>                    = 55,     
<a name="l00242"></a>00242   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3d8e5345fd5bd531ec1ac689a75bdb5e">COMP_ACQ_IRQn</a>               = 56      
<a name="l00243"></a>00243 <span class="preprocessor">#endif</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span>
<a name="l00245"></a>00245 <span class="preprocessor">#ifdef STM32L1XX_HD</span>
<a name="l00246"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">00246</a> <span class="preprocessor"></span>  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a>                   = 44,     
<a name="l00247"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a16fe70a39348f3f27906dc268b5654e3">00247</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a>                   = 45,     
<a name="l00248"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">00248</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a>                   = 46,     
<a name="l00249"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44">00249</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a>                   = 47,     
<a name="l00250"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5">00250</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a>                  = 48,     
<a name="l00251"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac55a11a64aae7432544d0ab0d4f7de09">00251</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a>                  = 49,     
<a name="l00252"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abe9f38bb58d55fd4a58854bd0edacdd0">00252</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a>          = 50,     
<a name="l00253"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac78d6b1f0f3b4adbff1c1fa48628e490">00253</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a>          = 51,     
<a name="l00254"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adc1fa33023c357ca97ede35f9ad55898">00254</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a>          = 52,     
<a name="l00255"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0d761f0d0a93b5aa3dc821480dc3f6c0">00255</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0d761f0d0a93b5aa3dc821480dc3f6c0">DMA2_Channel4_IRQn</a>          = 53,     
<a name="l00256"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac411f23d16ba0034c22b68b10013532a">00256</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac411f23d16ba0034c22b68b10013532a">DMA2_Channel5_IRQn</a>          = 54,     
<a name="l00257"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92">00257</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92">AES_IRQn</a>                    = 55,     
<a name="l00258"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3d8e5345fd5bd531ec1ac689a75bdb5e">00258</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3d8e5345fd5bd531ec1ac689a75bdb5e">COMP_ACQ_IRQn</a>               = 56      
<a name="l00259"></a>00259 <span class="preprocessor">#endif</span>
<a name="l00260"></a>00260 <span class="preprocessor"></span>} IRQn_Type;
<a name="l00261"></a>00261 
<a name="l00266"></a>00266 <span class="preprocessor">#include &quot;<a class="code" href="core__cm3_8h.html" title="CMSIS Cortex-M3 Core Peripheral Access Layer Header File.">core_cm3.h</a>&quot;</span>
<a name="l00267"></a>00267 <span class="preprocessor">#include &quot;<a class="code" href="system__stm32l1xx_8h.html" title="CMSIS Cortex-M3 Device Peripheral Access Layer System Header File.">system_stm32l1xx.h</a>&quot;</span>
<a name="l00268"></a>00268 <span class="preprocessor">#include &lt;stdint.h&gt;</span>
<a name="l00269"></a>00269 
<a name="l00274"></a>00274 <span class="keyword">typedef</span> <span class="keyword">enum</span> {RESET = 0, SET = !RESET} FlagStatus, ITStatus;
<a name="l00275"></a>00275 
<a name="l00276"></a>00276 <span class="keyword">typedef</span> <span class="keyword">enum</span> {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;
<a name="l00277"></a>00277 <span class="preprocessor">#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span>
<a name="l00279"></a>00279 <span class="keyword">typedef</span> <span class="keyword">enum</span> {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;
<a name="l00280"></a>00280 
<a name="l00284"></a>00284 <span class="preprocessor">#if defined ( __CC_ARM   )</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="comment">/* ARM Compiler</span>
<a name="l00286"></a>00286 <span class="comment">   ------------</span>
<a name="l00287"></a>00287 <span class="comment">   RAM functions are defined using the toolchain options. </span>
<a name="l00288"></a>00288 <span class="comment">   Functions that are executed in RAM should reside in a separate source </span>
<a name="l00289"></a>00289 <span class="comment">   module. Using the &#39;Options for File&#39; dialog you can simply change the </span>
<a name="l00290"></a>00290 <span class="comment">   &#39;Code / Const&#39; area of a module to a memory space in physical RAM.</span>
<a name="l00291"></a>00291 <span class="comment">   Available memory areas are declared in the &#39;Target&#39; tab of the </span>
<a name="l00292"></a>00292 <span class="comment">   &#39;Options for Target&#39; dialog. </span>
<a name="l00293"></a>00293 <span class="comment">*/</span>
<a name="l00294"></a>00294 <span class="preprocessor"> #define __RAM_FUNC FLASH_Status </span>
<a name="l00295"></a>00295 <span class="preprocessor"></span>
<a name="l00296"></a>00296 <span class="preprocessor">#elif defined ( __ICCARM__ )</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="comment">/* ICCARM Compiler</span>
<a name="l00298"></a>00298 <span class="comment">   ---------------</span>
<a name="l00299"></a>00299 <span class="comment">   RAM functions are defined using a specific toolchain keyword &quot;__ramfunc&quot;. </span>
<a name="l00300"></a>00300 <span class="comment">*/</span>
<a name="l00301"></a>00301 <span class="preprocessor"> #define __RAM_FUNC __ramfunc FLASH_Status</span>
<a name="l00302"></a>00302 <span class="preprocessor"></span>
<a name="l00303"></a>00303 <span class="preprocessor">#elif defined   (  __GNUC__  )</span>
<a name="l00304"></a>00304 <span class="preprocessor"></span><span class="comment">/* GNU Compiler</span>
<a name="l00305"></a>00305 <span class="comment">   ------------</span>
<a name="l00306"></a>00306 <span class="comment">   RAM functions are defined using a specific toolchain attribute </span>
<a name="l00307"></a>00307 <span class="comment">   &quot;__attribute__((section(&quot;.data&quot;)))&quot;. </span>
<a name="l00308"></a>00308 <span class="comment">*/</span>
<a name="l00309"></a>00309 <span class="preprocessor"> #define __RAM_FUNC FLASH_Status __attribute__((section(&quot;.data&quot;)))</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span>
<a name="l00311"></a>00311 <span class="preprocessor">#elif defined   (  __TASKING__  )</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span><span class="comment">/* TASKING Compiler</span>
<a name="l00313"></a>00313 <span class="comment">   ----------------</span>
<a name="l00314"></a>00314 <span class="comment">   RAM functions are defined using a specific toolchain pragma. This pragma is </span>
<a name="l00315"></a>00315 <span class="comment">   defined in the stm32l1xx_flash_ramfunc.c </span>
<a name="l00316"></a>00316 <span class="comment">*/</span>
<a name="l00317"></a>00317 <span class="preprocessor"> #define __RAM_FUNC  FLASH_Status</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span>
<a name="l00319"></a>00319 <span class="preprocessor">#endif</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span>
<a name="l00333"></a><a class="code" href="struct_a_d_c___type_def.html">00333</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00334"></a>00334 {
<a name="l00335"></a><a class="code" href="struct_a_d_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">00335</a>   __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;           
<a name="l00336"></a><a class="code" href="struct_a_d_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">00336</a>   __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;          
<a name="l00337"></a><a class="code" href="struct_a_d_c___type_def.html#afdfa307571967afb1d97943e982b6586">00337</a>   __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;          
<a name="l00338"></a><a class="code" href="struct_a_d_c___type_def.html#af9d6c604e365c7d9d7601bf4ef373498">00338</a>   __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#af9d6c604e365c7d9d7601bf4ef373498">SMPR1</a>;        
<a name="l00339"></a><a class="code" href="struct_a_d_c___type_def.html#a6ac83fae8377c7b7fcae50fa4211b0e8">00339</a>   __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a6ac83fae8377c7b7fcae50fa4211b0e8">SMPR2</a>;        
<a name="l00340"></a><a class="code" href="struct_a_d_c___type_def.html#a2f5723075568727a68e0209fd9192c52">00340</a>   __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a2f5723075568727a68e0209fd9192c52">SMPR3</a>;        
<a name="l00341"></a><a class="code" href="struct_a_d_c___type_def.html#a427dda1678f254bd98b1f321d7194a3b">00341</a>   __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a427dda1678f254bd98b1f321d7194a3b">JOFR1</a>;        
<a name="l00342"></a><a class="code" href="struct_a_d_c___type_def.html#a11e65074b9f06b48c17cdfa5bea9f125">00342</a>   __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a11e65074b9f06b48c17cdfa5bea9f125">JOFR2</a>;        
<a name="l00343"></a><a class="code" href="struct_a_d_c___type_def.html#a613f6b76d20c1a513976b920ecd7f4f8">00343</a>   __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a613f6b76d20c1a513976b920ecd7f4f8">JOFR3</a>;        
<a name="l00344"></a><a class="code" href="struct_a_d_c___type_def.html#a2fd59854223e38158b4138ee8e913ab3">00344</a>   __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a2fd59854223e38158b4138ee8e913ab3">JOFR4</a>;        
<a name="l00345"></a><a class="code" href="struct_a_d_c___type_def.html#a24c3512abcc90ef75cf3e9145e5dbe9b">00345</a>   __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a24c3512abcc90ef75cf3e9145e5dbe9b">HTR</a>;          
<a name="l00346"></a><a class="code" href="struct_a_d_c___type_def.html#a9f8712dfef7125c0bb39db11f2b7416b">00346</a>   __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a9f8712dfef7125c0bb39db11f2b7416b">LTR</a>;          
<a name="l00347"></a><a class="code" href="struct_a_d_c___type_def.html#a3302e1bcfdfbbfeb58779d0761fb377c">00347</a>   __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a3302e1bcfdfbbfeb58779d0761fb377c">SQR1</a>;         
<a name="l00348"></a><a class="code" href="struct_a_d_c___type_def.html#aab440b0ad8631f5666dd32768a89cf60">00348</a>   __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#aab440b0ad8631f5666dd32768a89cf60">SQR2</a>;         
<a name="l00349"></a><a class="code" href="struct_a_d_c___type_def.html#a97e40d9928fa25a5628d6442f0aa6c0f">00349</a>   __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a97e40d9928fa25a5628d6442f0aa6c0f">SQR3</a>;         
<a name="l00350"></a><a class="code" href="struct_a_d_c___type_def.html#a95e53a6a23b0060a05a4a0f606bba7e9">00350</a>   __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a95e53a6a23b0060a05a4a0f606bba7e9">SQR4</a>;         
<a name="l00351"></a><a class="code" href="struct_a_d_c___type_def.html#a43b1de52fa6496e876244807c587bc0a">00351</a>   __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a43b1de52fa6496e876244807c587bc0a">SQR5</a>;         
<a name="l00352"></a><a class="code" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">00352</a>   __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">JSQR</a>;         
<a name="l00353"></a><a class="code" href="struct_a_d_c___type_def.html#a22fa21352be442bd02f9c26a1013d598">00353</a>   __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a22fa21352be442bd02f9c26a1013d598">JDR1</a>;         
<a name="l00354"></a><a class="code" href="struct_a_d_c___type_def.html#ae9156af81694b7a85923348be45a2167">00354</a>   __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#ae9156af81694b7a85923348be45a2167">JDR2</a>;         
<a name="l00355"></a><a class="code" href="struct_a_d_c___type_def.html#a3a54028253a75a470fccf841178cba46">00355</a>   __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a3a54028253a75a470fccf841178cba46">JDR3</a>;         
<a name="l00356"></a><a class="code" href="struct_a_d_c___type_def.html#a9274ceea3b2c6d5c1903d0a7abad91a1">00356</a>   __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a9274ceea3b2c6d5c1903d0a7abad91a1">JDR4</a>;         
<a name="l00357"></a><a class="code" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">00357</a>   __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;           
<a name="l00358"></a><a class="code" href="struct_a_d_c___type_def.html#a566e3b34f1b876385d26687fbcbede81">00358</a>   __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a566e3b34f1b876385d26687fbcbede81">SMPR0</a>;        
<a name="l00359"></a>00359 } <a class="code" href="struct_a_d_c___type_def.html" title="Analog to Digital Converter.">ADC_TypeDef</a>;
<a name="l00360"></a>00360 
<a name="l00361"></a><a class="code" href="struct_a_d_c___common___type_def.html">00361</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00362"></a>00362 {
<a name="l00363"></a><a class="code" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">00363</a>   __IO uint32_t <a class="code" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;          
<a name="l00364"></a><a class="code" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">00364</a>   __IO uint32_t <a class="code" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>;          
<a name="l00365"></a>00365 } <a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a>;
<a name="l00366"></a>00366 
<a name="l00367"></a>00367 
<a name="l00372"></a><a class="code" href="struct_a_e_s___type_def.html">00372</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00373"></a>00373 {
<a name="l00374"></a><a class="code" href="struct_a_e_s___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">00374</a>   __IO uint32_t <a class="code" href="struct_a_e_s___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;           
<a name="l00375"></a><a class="code" href="struct_a_e_s___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">00375</a>   __IO uint32_t <a class="code" href="struct_a_e_s___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;           
<a name="l00376"></a><a class="code" href="struct_a_e_s___type_def.html#ab8f0cee9139bdd013384279b5ca7b7a8">00376</a>   __IO uint32_t <a class="code" href="struct_a_e_s___type_def.html#ab8f0cee9139bdd013384279b5ca7b7a8">DINR</a>;         
<a name="l00377"></a><a class="code" href="struct_a_e_s___type_def.html#a727638bfa712935b7bb81674486d6458">00377</a>   __IO uint32_t <a class="code" href="struct_a_e_s___type_def.html#a727638bfa712935b7bb81674486d6458">DOUTR</a>;        
<a name="l00378"></a><a class="code" href="struct_a_e_s___type_def.html#a540a2334c5f7b36d267cd204ebe73863">00378</a>   __IO uint32_t <a class="code" href="struct_a_e_s___type_def.html#a540a2334c5f7b36d267cd204ebe73863">KEYR0</a>;        
<a name="l00379"></a><a class="code" href="struct_a_e_s___type_def.html#a381c81d7df10a15903b09ddddfdda154">00379</a>   __IO uint32_t <a class="code" href="struct_a_e_s___type_def.html#a381c81d7df10a15903b09ddddfdda154">KEYR1</a>;        
<a name="l00380"></a><a class="code" href="struct_a_e_s___type_def.html#a74329f3ed3d4cd96916a562b8c0fbfb6">00380</a>   __IO uint32_t <a class="code" href="struct_a_e_s___type_def.html#a74329f3ed3d4cd96916a562b8c0fbfb6">KEYR2</a>;        
<a name="l00381"></a><a class="code" href="struct_a_e_s___type_def.html#acc956c181c904baaa08f4de7e62bc647">00381</a>   __IO uint32_t <a class="code" href="struct_a_e_s___type_def.html#acc956c181c904baaa08f4de7e62bc647">KEYR3</a>;        
<a name="l00382"></a><a class="code" href="struct_a_e_s___type_def.html#a6f1a00c7ee672e33574cf2798d10b4fb">00382</a>   __IO uint32_t <a class="code" href="struct_a_e_s___type_def.html#a6f1a00c7ee672e33574cf2798d10b4fb">IVR0</a>;         
<a name="l00383"></a><a class="code" href="struct_a_e_s___type_def.html#a3d3462f0fc544ffe52d4f7d0103a6f59">00383</a>   __IO uint32_t <a class="code" href="struct_a_e_s___type_def.html#a3d3462f0fc544ffe52d4f7d0103a6f59">IVR1</a>;         
<a name="l00384"></a><a class="code" href="struct_a_e_s___type_def.html#a2d71bb740b9ea915f05427623b40ab55">00384</a>   __IO uint32_t <a class="code" href="struct_a_e_s___type_def.html#a2d71bb740b9ea915f05427623b40ab55">IVR2</a>;         
<a name="l00385"></a><a class="code" href="struct_a_e_s___type_def.html#a4dc6b5708d56b1870c970c45e5314916">00385</a>   __IO uint32_t <a class="code" href="struct_a_e_s___type_def.html#a4dc6b5708d56b1870c970c45e5314916">IVR3</a>;         
<a name="l00386"></a>00386 } <a class="code" href="struct_a_e_s___type_def.html" title="AES hardware accelerator.">AES_TypeDef</a>;
<a name="l00387"></a>00387 
<a name="l00392"></a><a class="code" href="struct_c_o_m_p___type_def.html">00392</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00393"></a>00393 {
<a name="l00394"></a><a class="code" href="struct_c_o_m_p___type_def.html#a876dd0a8546697065f406b7543e27af2">00394</a>   __IO uint32_t <a class="code" href="struct_c_o_m_p___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;          
<a name="l00395"></a>00395 } <a class="code" href="struct_c_o_m_p___type_def.html" title="Comparator.">COMP_TypeDef</a>;
<a name="l00396"></a>00396 
<a name="l00401"></a><a class="code" href="struct_c_r_c___type_def.html">00401</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00402"></a>00402 {
<a name="l00403"></a><a class="code" href="struct_c_r_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">00403</a>   __IO uint32_t <a class="code" href="struct_c_r_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;           
<a name="l00404"></a><a class="code" href="struct_c_r_c___type_def.html#a601d7b0ba761c987db359b2d7173b7e0">00404</a>   __IO uint8_t  <a class="code" href="struct_c_r_c___type_def.html#a601d7b0ba761c987db359b2d7173b7e0">IDR</a>;          
<a name="l00405"></a><a class="code" href="struct_c_r_c___type_def.html#aa7d2bd5481ee985778c410a7e5826b71">00405</a>   uint8_t   <a class="code" href="struct_c_r_c___type_def.html#aa7d2bd5481ee985778c410a7e5826b71">RESERVED0</a>;        
<a name="l00406"></a><a class="code" href="struct_c_r_c___type_def.html#a8249a3955aace28d92109b391311eb30">00406</a>   uint16_t  <a class="code" href="struct_c_r_c___type_def.html#a8249a3955aace28d92109b391311eb30">RESERVED1</a>;        
<a name="l00407"></a><a class="code" href="struct_c_r_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">00407</a>   __IO uint32_t <a class="code" href="struct_c_r_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;           
<a name="l00408"></a>00408 } <a class="code" href="struct_c_r_c___type_def.html" title="CRC calculation unit.">CRC_TypeDef</a>;
<a name="l00409"></a>00409 
<a name="l00414"></a><a class="code" href="struct_d_a_c___type_def.html">00414</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00415"></a>00415 {
<a name="l00416"></a><a class="code" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">00416</a>   __IO uint32_t <a class="code" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;           
<a name="l00417"></a><a class="code" href="struct_d_a_c___type_def.html#a896bbb7153af0b67ad772360feaceeb4">00417</a>   __IO uint32_t <a class="code" href="struct_d_a_c___type_def.html#a896bbb7153af0b67ad772360feaceeb4">SWTRIGR</a>;      
<a name="l00418"></a><a class="code" href="struct_d_a_c___type_def.html#ac2bb55b037b800a25852736afdd7a258">00418</a>   __IO uint32_t <a class="code" href="struct_d_a_c___type_def.html#ac2bb55b037b800a25852736afdd7a258">DHR12R1</a>;      
<a name="l00419"></a><a class="code" href="struct_d_a_c___type_def.html#ae9028b8bcb5118b7073165fb50fcd559">00419</a>   __IO uint32_t <a class="code" href="struct_d_a_c___type_def.html#ae9028b8bcb5118b7073165fb50fcd559">DHR12L1</a>;      
<a name="l00420"></a><a class="code" href="struct_d_a_c___type_def.html#ad0a200e12acad17a5c7d2059159ea7e1">00420</a>   __IO uint32_t <a class="code" href="struct_d_a_c___type_def.html#ad0a200e12acad17a5c7d2059159ea7e1">DHR8R1</a>;       
<a name="l00421"></a><a class="code" href="struct_d_a_c___type_def.html#a804c7e15dbb587c7ea25511f6a7809f7">00421</a>   __IO uint32_t <a class="code" href="struct_d_a_c___type_def.html#a804c7e15dbb587c7ea25511f6a7809f7">DHR12R2</a>;      
<a name="l00422"></a><a class="code" href="struct_d_a_c___type_def.html#a2e45f9c9d67e384187b25334ba0a3e3d">00422</a>   __IO uint32_t <a class="code" href="struct_d_a_c___type_def.html#a2e45f9c9d67e384187b25334ba0a3e3d">DHR12L2</a>;      
<a name="l00423"></a><a class="code" href="struct_d_a_c___type_def.html#a4c435f0e34ace4421241cd5c3ae87fc2">00423</a>   __IO uint32_t <a class="code" href="struct_d_a_c___type_def.html#a4c435f0e34ace4421241cd5c3ae87fc2">DHR8R2</a>;       
<a name="l00424"></a><a class="code" href="struct_d_a_c___type_def.html#a1590b77e57f17e75193da259da72095e">00424</a>   __IO uint32_t <a class="code" href="struct_d_a_c___type_def.html#a1590b77e57f17e75193da259da72095e">DHR12RD</a>;      
<a name="l00425"></a><a class="code" href="struct_d_a_c___type_def.html#acc269320aff0a6482730224a4b641a59">00425</a>   __IO uint32_t <a class="code" href="struct_d_a_c___type_def.html#acc269320aff0a6482730224a4b641a59">DHR12LD</a>;      
<a name="l00426"></a><a class="code" href="struct_d_a_c___type_def.html#a9590269cba8412f1be96b0ddb846ef44">00426</a>   __IO uint32_t <a class="code" href="struct_d_a_c___type_def.html#a9590269cba8412f1be96b0ddb846ef44">DHR8RD</a>;       
<a name="l00427"></a><a class="code" href="struct_d_a_c___type_def.html#aa710505be03a41981c35bacc7ce20746">00427</a>   __IO uint32_t <a class="code" href="struct_d_a_c___type_def.html#aa710505be03a41981c35bacc7ce20746">DOR1</a>;         
<a name="l00428"></a><a class="code" href="struct_d_a_c___type_def.html#aba9fb810b0cf6cbc1280c5c63be2418b">00428</a>   __IO uint32_t <a class="code" href="struct_d_a_c___type_def.html#aba9fb810b0cf6cbc1280c5c63be2418b">DOR2</a>;         
<a name="l00429"></a><a class="code" href="struct_d_a_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">00429</a>   __IO uint32_t <a class="code" href="struct_d_a_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;           
<a name="l00430"></a>00430 } <a class="code" href="struct_d_a_c___type_def.html" title="Digital to Analog Converter.">DAC_TypeDef</a>;
<a name="l00431"></a>00431 
<a name="l00436"></a><a class="code" href="struct_d_b_g_m_c_u___type_def.html">00436</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00437"></a>00437 {
<a name="l00438"></a><a class="code" href="struct_d_b_g_m_c_u___type_def.html#a24df28d0e440321b21f6f07b3bb93dea">00438</a>   __IO uint32_t <a class="code" href="struct_d_b_g_m_c_u___type_def.html#a24df28d0e440321b21f6f07b3bb93dea">IDCODE</a>;       
<a name="l00439"></a><a class="code" href="struct_d_b_g_m_c_u___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">00439</a>   __IO uint32_t <a class="code" href="struct_d_b_g_m_c_u___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;           
<a name="l00440"></a><a class="code" href="struct_d_b_g_m_c_u___type_def.html#a5eaefc557573ae7bdc632ef6b6d574b5">00440</a>   __IO uint32_t <a class="code" href="struct_d_b_g_m_c_u___type_def.html#a5eaefc557573ae7bdc632ef6b6d574b5">APB1FZ</a>;       
<a name="l00441"></a><a class="code" href="struct_d_b_g_m_c_u___type_def.html#a4628a8c32f97ef93b15b2b503ef90c75">00441</a>   __IO uint32_t <a class="code" href="struct_d_b_g_m_c_u___type_def.html#a4628a8c32f97ef93b15b2b503ef90c75">APB2FZ</a>;       
<a name="l00442"></a>00442 }<a class="code" href="struct_d_b_g_m_c_u___type_def.html" title="Debug MCU.">DBGMCU_TypeDef</a>;
<a name="l00443"></a>00443 
<a name="l00448"></a><a class="code" href="struct_d_m_a___channel___type_def.html">00448</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00449"></a>00449 {
<a name="l00450"></a><a class="code" href="struct_d_m_a___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">00450</a>   __IO uint32_t <a class="code" href="struct_d_m_a___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>;          
<a name="l00451"></a><a class="code" href="struct_d_m_a___channel___type_def.html#aae019365e4288337da20775971c1a123">00451</a>   __IO uint32_t <a class="code" href="struct_d_m_a___channel___type_def.html#aae019365e4288337da20775971c1a123">CNDTR</a>;        
<a name="l00452"></a><a class="code" href="struct_d_m_a___channel___type_def.html#a07aacf332c9bf310ff5be02140f892e1">00452</a>   __IO uint32_t <a class="code" href="struct_d_m_a___channel___type_def.html#a07aacf332c9bf310ff5be02140f892e1">CPAR</a>;         
<a name="l00453"></a><a class="code" href="struct_d_m_a___channel___type_def.html#ab51edd49cb9294ebe2db18fb5cf399dd">00453</a>   __IO uint32_t <a class="code" href="struct_d_m_a___channel___type_def.html#ab51edd49cb9294ebe2db18fb5cf399dd">CMAR</a>;         
<a name="l00454"></a>00454 } <a class="code" href="struct_d_m_a___channel___type_def.html" title="DMA Controller.">DMA_Channel_TypeDef</a>;
<a name="l00455"></a>00455 
<a name="l00456"></a><a class="code" href="struct_d_m_a___type_def.html">00456</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00457"></a>00457 {
<a name="l00458"></a><a class="code" href="struct_d_m_a___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">00458</a>   __IO uint32_t <a class="code" href="struct_d_m_a___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;          
<a name="l00459"></a><a class="code" href="struct_d_m_a___type_def.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">00459</a>   __IO uint32_t <a class="code" href="struct_d_m_a___type_def.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>;         
<a name="l00460"></a>00460 } <a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>;
<a name="l00461"></a>00461 
<a name="l00466"></a><a class="code" href="struct_e_x_t_i___type_def.html">00466</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00467"></a>00467 {
<a name="l00468"></a><a class="code" href="struct_e_x_t_i___type_def.html#ae845b86e973b4bf8a33c447c261633f6">00468</a>   __IO uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#ae845b86e973b4bf8a33c447c261633f6">IMR</a>;          
<a name="l00469"></a><a class="code" href="struct_e_x_t_i___type_def.html#a6034c7458d8e6030f6dacecf0f1a3a89">00469</a>   __IO uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#a6034c7458d8e6030f6dacecf0f1a3a89">EMR</a>;          
<a name="l00470"></a><a class="code" href="struct_e_x_t_i___type_def.html#a0d952a17455687d6e9053730d028fa1d">00470</a>   __IO uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#a0d952a17455687d6e9053730d028fa1d">RTSR</a>;         
<a name="l00471"></a><a class="code" href="struct_e_x_t_i___type_def.html#aa0f7c828c46ae6f6bc9f66f11720bbe6">00471</a>   __IO uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#aa0f7c828c46ae6f6bc9f66f11720bbe6">FTSR</a>;         
<a name="l00472"></a><a class="code" href="struct_e_x_t_i___type_def.html#a9eae93b6cc13d4d25e12f2224e2369c9">00472</a>   __IO uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#a9eae93b6cc13d4d25e12f2224e2369c9">SWIER</a>;        
<a name="l00473"></a><a class="code" href="struct_e_x_t_i___type_def.html#af8d25514079514d38c104402f46470af">00473</a>   __IO uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#af8d25514079514d38c104402f46470af">PR</a>;           
<a name="l00474"></a>00474 } <a class="code" href="struct_e_x_t_i___type_def.html" title="External Interrupt/Event Controller.">EXTI_TypeDef</a>;
<a name="l00475"></a>00475 
<a name="l00480"></a><a class="code" href="struct_f_l_a_s_h___type_def.html">00480</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00481"></a>00481 {
<a name="l00482"></a><a class="code" href="struct_f_l_a_s_h___type_def.html#a9cb55206b29a8c16354747c556ab8bea">00482</a>   __IO uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#a9cb55206b29a8c16354747c556ab8bea">ACR</a>;          
<a name="l00483"></a><a class="code" href="struct_f_l_a_s_h___type_def.html#af427631ab4515bb1f16bf5869682c18b">00483</a>   __IO uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#af427631ab4515bb1f16bf5869682c18b">PECR</a>;         
<a name="l00484"></a><a class="code" href="struct_f_l_a_s_h___type_def.html#aa9f5b0f466070a82627be260a1ad062b">00484</a>   __IO uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#aa9f5b0f466070a82627be260a1ad062b">PDKEYR</a>;       
<a name="l00485"></a><a class="code" href="struct_f_l_a_s_h___type_def.html#ad4ccc01de880de51e9af9315c9fff06d">00485</a>   __IO uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#ad4ccc01de880de51e9af9315c9fff06d">PEKEYR</a>;       
<a name="l00486"></a><a class="code" href="struct_f_l_a_s_h___type_def.html#aa9419c579c6ae3c9ceae47d15cfc81ad">00486</a>   __IO uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#aa9419c579c6ae3c9ceae47d15cfc81ad">PRGKEYR</a>;      
<a name="l00487"></a><a class="code" href="struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423">00487</a>   __IO uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423">OPTKEYR</a>;      
<a name="l00488"></a><a class="code" href="struct_f_l_a_s_h___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">00488</a>   __IO uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;           
<a name="l00489"></a><a class="code" href="struct_f_l_a_s_h___type_def.html#aadec05237ee04c5a913c7ca9cd944f38">00489</a>   __IO uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#aadec05237ee04c5a913c7ca9cd944f38">OBR</a>;          
<a name="l00490"></a><a class="code" href="struct_f_l_a_s_h___type_def.html#a9bc0e514c0860e3c153a6cfa72bdf1c3">00490</a>   __IO uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#a9bc0e514c0860e3c153a6cfa72bdf1c3">WRPR</a>;         
<a name="l00491"></a><a class="code" href="struct_f_l_a_s_h___type_def.html#aca1890ea0b10c664030a7de595846392">00491</a>   uint32_t   RESERVED[23];    
<a name="l00492"></a><a class="code" href="struct_f_l_a_s_h___type_def.html#aaa93499595b32df7cae2b30d80863168">00492</a>   __IO uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#aaa93499595b32df7cae2b30d80863168">WRPR1</a>;        
<a name="l00493"></a><a class="code" href="struct_f_l_a_s_h___type_def.html#aecd0b8fa5d4654c7489b00556fdca85e">00493</a>   __IO uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#aecd0b8fa5d4654c7489b00556fdca85e">WRPR2</a>;        
<a name="l00494"></a>00494 } <a class="code" href="struct_f_l_a_s_h___type_def.html" title="FLASH Registers.">FLASH_TypeDef</a>;
<a name="l00495"></a>00495 
<a name="l00500"></a><a class="code" href="struct_o_b___type_def.html">00500</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00501"></a>00501 {
<a name="l00502"></a><a class="code" href="struct_o_b___type_def.html#a6ea55f4c0d6b6fa3640caf4be53f58dc">00502</a>   __IO uint32_t <a class="code" href="struct_o_b___type_def.html#a6ea55f4c0d6b6fa3640caf4be53f58dc">RDP</a>;               
<a name="l00503"></a><a class="code" href="struct_o_b___type_def.html#a6b3817d7716314788d54cdca4e6d5d98">00503</a>   __IO uint32_t <a class="code" href="struct_o_b___type_def.html#a6b3817d7716314788d54cdca4e6d5d98">USER</a>;              
<a name="l00504"></a><a class="code" href="struct_o_b___type_def.html#a2cfa857ed480f0f8b63b21117a19fb79">00504</a>   __IO uint32_t <a class="code" href="struct_o_b___type_def.html#a2cfa857ed480f0f8b63b21117a19fb79">WRP01</a>;             
<a name="l00505"></a><a class="code" href="struct_o_b___type_def.html#a15752f7c1bfe42d462cb4f2b32e93a9a">00505</a>   __IO uint32_t <a class="code" href="struct_o_b___type_def.html#a15752f7c1bfe42d462cb4f2b32e93a9a">WRP23</a>;             
<a name="l00506"></a><a class="code" href="struct_o_b___type_def.html#acaa80a6b0a529f7089172baa248e1d10">00506</a>   __IO uint32_t <a class="code" href="struct_o_b___type_def.html#acaa80a6b0a529f7089172baa248e1d10">WRP45</a>;             
<a name="l00507"></a><a class="code" href="struct_o_b___type_def.html#acd1d61077175643cd1ff1f77d8c90b9d">00507</a>   __IO uint32_t <a class="code" href="struct_o_b___type_def.html#acd1d61077175643cd1ff1f77d8c90b9d">WRP67</a>;             
<a name="l00508"></a><a class="code" href="struct_o_b___type_def.html#aecfbacaedcc82f2d6ccacc129e36589d">00508</a>   __IO uint32_t <a class="code" href="struct_o_b___type_def.html#aecfbacaedcc82f2d6ccacc129e36589d">WRP89</a>;             
<a name="l00509"></a><a class="code" href="struct_o_b___type_def.html#aea38c19d622bbcca7907f9b05e915fa7">00509</a>   __IO uint32_t <a class="code" href="struct_o_b___type_def.html#aea38c19d622bbcca7907f9b05e915fa7">WRP1011</a>;           
<a name="l00510"></a>00510 } <a class="code" href="struct_o_b___type_def.html" title="Option Bytes Registers.">OB_TypeDef</a>;
<a name="l00511"></a>00511 
<a name="l00516"></a><a class="code" href="struct_o_p_a_m_p___type_def.html">00516</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00517"></a>00517 {
<a name="l00518"></a><a class="code" href="struct_o_p_a_m_p___type_def.html#a876dd0a8546697065f406b7543e27af2">00518</a>   __IO uint32_t <a class="code" href="struct_o_p_a_m_p___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;          
<a name="l00519"></a><a class="code" href="struct_o_p_a_m_p___type_def.html#ad35ad0a223a46ee5853526142d2da26c">00519</a>   __IO uint32_t <a class="code" href="struct_o_p_a_m_p___type_def.html#ad35ad0a223a46ee5853526142d2da26c">OTR</a>;          
<a name="l00520"></a><a class="code" href="struct_o_p_a_m_p___type_def.html#ab3861589ee75c0e435033161017aba16">00520</a>   __IO uint32_t <a class="code" href="struct_o_p_a_m_p___type_def.html#ab3861589ee75c0e435033161017aba16">LPOTR</a>;        
<a name="l00521"></a>00521 } <a class="code" href="struct_o_p_a_m_p___type_def.html" title="Operational Amplifier (OPAMP)">OPAMP_TypeDef</a>;
<a name="l00522"></a>00522 
<a name="l00527"></a><a class="code" href="struct_f_s_m_c___bank1___type_def.html">00527</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00528"></a>00528 {
<a name="l00529"></a><a class="code" href="struct_f_s_m_c___bank1___type_def.html#a80a6708b507f6eecbc10424fdb088b79">00529</a>   __IO uint32_t BTCR[8];      
<a name="l00530"></a>00530 } <a class="code" href="struct_f_s_m_c___bank1___type_def.html" title="Flexible Static Memory Controller.">FSMC_Bank1_TypeDef</a>; 
<a name="l00531"></a>00531 
<a name="l00536"></a><a class="code" href="struct_f_s_m_c___bank1_e___type_def.html">00536</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00537"></a>00537 {
<a name="l00538"></a><a class="code" href="struct_f_s_m_c___bank1_e___type_def.html#a20f13b79c0f8670af319af0c5ebd5c91">00538</a>   __IO uint32_t BWTR[7];      
<a name="l00539"></a>00539 } <a class="code" href="struct_f_s_m_c___bank1_e___type_def.html" title="Flexible Static Memory Controller Bank1E.">FSMC_Bank1E_TypeDef</a>;        
<a name="l00540"></a>00540 
<a name="l00545"></a><a class="code" href="struct_g_p_i_o___type_def.html">00545</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00546"></a>00546 {
<a name="l00547"></a><a class="code" href="struct_g_p_i_o___type_def.html#a2b671a94c63a612f81e0e9de8152d01c">00547</a>   __IO uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a2b671a94c63a612f81e0e9de8152d01c">MODER</a>;        
<a name="l00548"></a><a class="code" href="struct_g_p_i_o___type_def.html#a0ad53b5e0aed285ca2b058bcf593a511">00548</a>   __IO uint16_t <a class="code" href="struct_g_p_i_o___type_def.html#a0ad53b5e0aed285ca2b058bcf593a511">OTYPER</a>;       
<a name="l00549"></a><a class="code" href="struct_g_p_i_o___type_def.html#a149feba01f9c4a49570c6d88619f504f">00549</a>   uint16_t <a class="code" href="struct_g_p_i_o___type_def.html#a149feba01f9c4a49570c6d88619f504f">RESERVED0</a>;         
<a name="l00550"></a><a class="code" href="struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3">00550</a>   __IO uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3">OSPEEDR</a>;      
<a name="l00551"></a><a class="code" href="struct_g_p_i_o___type_def.html#abeed38529bd7b8de082e490e5d4f1727">00551</a>   __IO uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#abeed38529bd7b8de082e490e5d4f1727">PUPDR</a>;        
<a name="l00552"></a><a class="code" href="struct_g_p_i_o___type_def.html#abb18224108d0fb0a00ff2b752f98a5d5">00552</a>   __IO uint16_t <a class="code" href="struct_g_p_i_o___type_def.html#abb18224108d0fb0a00ff2b752f98a5d5">IDR</a>;          
<a name="l00553"></a><a class="code" href="struct_g_p_i_o___type_def.html#a8249a3955aace28d92109b391311eb30">00553</a>   uint16_t <a class="code" href="struct_g_p_i_o___type_def.html#a8249a3955aace28d92109b391311eb30">RESERVED1</a>;         
<a name="l00554"></a><a class="code" href="struct_g_p_i_o___type_def.html#ae4773d0eb0f49bb29ad0187b01426519">00554</a>   __IO uint16_t <a class="code" href="struct_g_p_i_o___type_def.html#ae4773d0eb0f49bb29ad0187b01426519">ODR</a>;          
<a name="l00555"></a><a class="code" href="struct_g_p_i_o___type_def.html#a5573848497a716a9947fd87487709feb">00555</a>   uint16_t <a class="code" href="struct_g_p_i_o___type_def.html#a5573848497a716a9947fd87487709feb">RESERVED2</a>;         
<a name="l00556"></a><a class="code" href="struct_g_p_i_o___type_def.html#aa79204c9bcc8c481da0a5ffe7c74d8b0">00556</a>   __IO uint16_t <a class="code" href="struct_g_p_i_o___type_def.html#aa79204c9bcc8c481da0a5ffe7c74d8b0">BSRRL</a>;        
<a name="l00557"></a><a class="code" href="struct_g_p_i_o___type_def.html#a35f89f65edca7ed58738166424aeef48">00557</a>   __IO uint16_t <a class="code" href="struct_g_p_i_o___type_def.html#a35f89f65edca7ed58738166424aeef48">BSRRH</a>;        
<a name="l00558"></a><a class="code" href="struct_g_p_i_o___type_def.html#a2612a0f4b3fbdbb6293f6dc70105e190">00558</a>   __IO uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a2612a0f4b3fbdbb6293f6dc70105e190">LCKR</a>;         
<a name="l00559"></a><a class="code" href="struct_g_p_i_o___type_def.html#ab67c1158c04450d19ad483dcd2192e43">00559</a>   __IO uint32_t AFR[2];       
<a name="l00560"></a><a class="code" href="struct_g_p_i_o___type_def.html#af0ba3d82d524fddbe0fb3309788e2954">00560</a>   __IO uint16_t <a class="code" href="struct_g_p_i_o___type_def.html#af0ba3d82d524fddbe0fb3309788e2954">BRR</a>;          
<a name="l00561"></a><a class="code" href="struct_g_p_i_o___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c">00561</a>   uint16_t <a class="code" href="struct_g_p_i_o___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c">RESERVED3</a>;         
<a name="l00562"></a>00562 } <a class="code" href="struct_g_p_i_o___type_def.html" title="General Purpose IO.">GPIO_TypeDef</a>;
<a name="l00563"></a>00563 
<a name="l00568"></a><a class="code" href="struct_s_y_s_c_f_g___type_def.html">00568</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00569"></a>00569 {
<a name="l00570"></a><a class="code" href="struct_s_y_s_c_f_g___type_def.html#ab36c409d0a009e3ce5a89ac55d3ff194">00570</a>   __IO uint32_t <a class="code" href="struct_s_y_s_c_f_g___type_def.html#ab36c409d0a009e3ce5a89ac55d3ff194">MEMRMP</a>;       
<a name="l00571"></a><a class="code" href="struct_s_y_s_c_f_g___type_def.html#a2130abf1fefb63ce4c4b138fd8c9822a">00571</a>   __IO uint32_t <a class="code" href="struct_s_y_s_c_f_g___type_def.html#a2130abf1fefb63ce4c4b138fd8c9822a">PMC</a>;          
<a name="l00572"></a><a class="code" href="struct_s_y_s_c_f_g___type_def.html#a52f7bf8003ba69d66a4e86dea6eeab65">00572</a>   __IO uint32_t EXTICR[4];    
<a name="l00573"></a>00573 } <a class="code" href="struct_s_y_s_c_f_g___type_def.html" title="SysTem Configuration.">SYSCFG_TypeDef</a>;
<a name="l00574"></a>00574 
<a name="l00579"></a><a class="code" href="struct_i2_c___type_def.html">00579</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00580"></a>00580 {
<a name="l00581"></a><a class="code" href="struct_i2_c___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">00581</a>   __IO uint16_t <a class="code" href="struct_i2_c___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">CR1</a>;          
<a name="l00582"></a><a class="code" href="struct_i2_c___type_def.html#a149feba01f9c4a49570c6d88619f504f">00582</a>   uint16_t  <a class="code" href="struct_i2_c___type_def.html#a149feba01f9c4a49570c6d88619f504f">RESERVED0</a>;        
<a name="l00583"></a><a class="code" href="struct_i2_c___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">00583</a>   __IO uint16_t <a class="code" href="struct_i2_c___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a>;          
<a name="l00584"></a><a class="code" href="struct_i2_c___type_def.html#a8249a3955aace28d92109b391311eb30">00584</a>   uint16_t  <a class="code" href="struct_i2_c___type_def.html#a8249a3955aace28d92109b391311eb30">RESERVED1</a>;        
<a name="l00585"></a><a class="code" href="struct_i2_c___type_def.html#aaab934113da0a8bcacd1ffa148046569">00585</a>   __IO uint16_t <a class="code" href="struct_i2_c___type_def.html#aaab934113da0a8bcacd1ffa148046569">OAR1</a>;         
<a name="l00586"></a><a class="code" href="struct_i2_c___type_def.html#a5573848497a716a9947fd87487709feb">00586</a>   uint16_t  <a class="code" href="struct_i2_c___type_def.html#a5573848497a716a9947fd87487709feb">RESERVED2</a>;        
<a name="l00587"></a><a class="code" href="struct_i2_c___type_def.html#a692c0f6e38cde9ec1c3c50c36aa79817">00587</a>   __IO uint16_t <a class="code" href="struct_i2_c___type_def.html#a692c0f6e38cde9ec1c3c50c36aa79817">OAR2</a>;         
<a name="l00588"></a><a class="code" href="struct_i2_c___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c">00588</a>   uint16_t  <a class="code" href="struct_i2_c___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c">RESERVED3</a>;        
<a name="l00589"></a><a class="code" href="struct_i2_c___type_def.html#a0a1acc0425516ff7969709d118b96a3b">00589</a>   __IO uint16_t <a class="code" href="struct_i2_c___type_def.html#a0a1acc0425516ff7969709d118b96a3b">DR</a>;           
<a name="l00590"></a><a class="code" href="struct_i2_c___type_def.html#aa0223808025f5bf9c056185038c9d545">00590</a>   uint16_t  <a class="code" href="struct_i2_c___type_def.html#aa0223808025f5bf9c056185038c9d545">RESERVED4</a>;        
<a name="l00591"></a><a class="code" href="struct_i2_c___type_def.html#a1e79a16729e8d1032d9fe552d50dce41">00591</a>   __IO uint16_t <a class="code" href="struct_i2_c___type_def.html#a1e79a16729e8d1032d9fe552d50dce41">SR1</a>;          
<a name="l00592"></a><a class="code" href="struct_i2_c___type_def.html#abd36010ac282682d1f3c641b183b1b6f">00592</a>   uint16_t  <a class="code" href="struct_i2_c___type_def.html#abd36010ac282682d1f3c641b183b1b6f">RESERVED5</a>;        
<a name="l00593"></a><a class="code" href="struct_i2_c___type_def.html#a682809d3f8187cdefb9d615e89b67e65">00593</a>   __IO uint16_t <a class="code" href="struct_i2_c___type_def.html#a682809d3f8187cdefb9d615e89b67e65">SR2</a>;          
<a name="l00594"></a><a class="code" href="struct_i2_c___type_def.html#aab502dde158ab7da8e7823d1f8a06edb">00594</a>   uint16_t  <a class="code" href="struct_i2_c___type_def.html#aab502dde158ab7da8e7823d1f8a06edb">RESERVED6</a>;        
<a name="l00595"></a><a class="code" href="struct_i2_c___type_def.html#a7ac198788f460fa6379bceecab79c5f7">00595</a>   __IO uint16_t <a class="code" href="struct_i2_c___type_def.html#a7ac198788f460fa6379bceecab79c5f7">CCR</a>;          
<a name="l00596"></a><a class="code" href="struct_i2_c___type_def.html#ab1820c97e368d349f5f4121f015d9fab">00596</a>   uint16_t  <a class="code" href="struct_i2_c___type_def.html#ab1820c97e368d349f5f4121f015d9fab">RESERVED7</a>;        
<a name="l00597"></a><a class="code" href="struct_i2_c___type_def.html#a7fbb70132ee565bb179078b6ee20cc2b">00597</a>   __IO uint16_t <a class="code" href="struct_i2_c___type_def.html#a7fbb70132ee565bb179078b6ee20cc2b">TRISE</a>;        
<a name="l00598"></a><a class="code" href="struct_i2_c___type_def.html#afc22764fbf9ee7ce28174d65d0260f18">00598</a>   uint16_t  <a class="code" href="struct_i2_c___type_def.html#afc22764fbf9ee7ce28174d65d0260f18">RESERVED8</a>;        
<a name="l00599"></a>00599 } <a class="code" href="struct_i2_c___type_def.html" title="Inter-integrated Circuit Interface.">I2C_TypeDef</a>;
<a name="l00600"></a>00600 
<a name="l00605"></a><a class="code" href="struct_i_w_d_g___type_def.html">00605</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00606"></a>00606 {
<a name="l00607"></a><a class="code" href="struct_i_w_d_g___type_def.html#a2f692354bde770f2a5e3e1b294ec064b">00607</a>   __IO uint32_t <a class="code" href="struct_i_w_d_g___type_def.html#a2f692354bde770f2a5e3e1b294ec064b">KR</a>;           
<a name="l00608"></a><a class="code" href="struct_i_w_d_g___type_def.html#af8d25514079514d38c104402f46470af">00608</a>   __IO uint32_t <a class="code" href="struct_i_w_d_g___type_def.html#af8d25514079514d38c104402f46470af">PR</a>;           
<a name="l00609"></a><a class="code" href="struct_i_w_d_g___type_def.html#a7015e1046dbd3ea8783b33dc11a69e52">00609</a>   __IO uint32_t <a class="code" href="struct_i_w_d_g___type_def.html#a7015e1046dbd3ea8783b33dc11a69e52">RLR</a>;          
<a name="l00610"></a><a class="code" href="struct_i_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">00610</a>   __IO uint32_t <a class="code" href="struct_i_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;           
<a name="l00611"></a>00611 } <a class="code" href="struct_i_w_d_g___type_def.html" title="Independent WATCHDOG.">IWDG_TypeDef</a>;
<a name="l00612"></a>00612 
<a name="l00613"></a>00613 
<a name="l00618"></a><a class="code" href="struct_l_c_d___type_def.html">00618</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00619"></a>00619 {
<a name="l00620"></a><a class="code" href="struct_l_c_d___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">00620</a>   __IO uint32_t <a class="code" href="struct_l_c_d___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;        
<a name="l00621"></a><a class="code" href="struct_l_c_d___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">00621</a>   __IO uint32_t <a class="code" href="struct_l_c_d___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a>;       
<a name="l00622"></a><a class="code" href="struct_l_c_d___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">00622</a>   __IO uint32_t <a class="code" href="struct_l_c_d___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;        
<a name="l00623"></a><a class="code" href="struct_l_c_d___type_def.html#af2bd5517878a28f6939ce8b5048ef98b">00623</a>   __IO uint32_t <a class="code" href="struct_l_c_d___type_def.html#af2bd5517878a28f6939ce8b5048ef98b">CLR</a>;       
<a name="l00624"></a><a class="code" href="struct_l_c_d___type_def.html#a0e5030971ec1bfd3101f83f546493c83">00624</a>   uint32_t <a class="code" href="struct_l_c_d___type_def.html#a0e5030971ec1bfd3101f83f546493c83">RESERVED</a>;       
<a name="l00625"></a><a class="code" href="struct_l_c_d___type_def.html#a90b57f4c4593a9e3e7fd7eb54762c3e6">00625</a>   __IO uint32_t RAM[16];   
<a name="l00626"></a>00626 } <a class="code" href="struct_l_c_d___type_def.html" title="LCD.">LCD_TypeDef</a>;
<a name="l00627"></a>00627 
<a name="l00632"></a><a class="code" href="struct_p_w_r___type_def.html">00632</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00633"></a>00633 {
<a name="l00634"></a><a class="code" href="struct_p_w_r___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">00634</a>   __IO uint32_t <a class="code" href="struct_p_w_r___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;   
<a name="l00635"></a><a class="code" href="struct_p_w_r___type_def.html#a876dd0a8546697065f406b7543e27af2">00635</a>   __IO uint32_t <a class="code" href="struct_p_w_r___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;  
<a name="l00636"></a>00636 } <a class="code" href="struct_p_w_r___type_def.html" title="Power Control.">PWR_TypeDef</a>;
<a name="l00637"></a>00637 
<a name="l00642"></a><a class="code" href="struct_r_c_c___type_def.html">00642</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00643"></a>00643 {
<a name="l00644"></a><a class="code" href="struct_r_c_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">00644</a>   __IO uint32_t <a class="code" href="struct_r_c_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;            
<a name="l00645"></a><a class="code" href="struct_r_c_c___type_def.html#a056687364a883b087fc5664830563cad">00645</a>   __IO uint32_t <a class="code" href="struct_r_c_c___type_def.html#a056687364a883b087fc5664830563cad">ICSCR</a>;         
<a name="l00646"></a><a class="code" href="struct_r_c_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">00646</a>   __IO uint32_t <a class="code" href="struct_r_c_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>;          
<a name="l00647"></a><a class="code" href="struct_r_c_c___type_def.html#a907d8154c80b7e385478943f90b17a3b">00647</a>   __IO uint32_t <a class="code" href="struct_r_c_c___type_def.html#a907d8154c80b7e385478943f90b17a3b">CIR</a>;           
<a name="l00648"></a><a class="code" href="struct_r_c_c___type_def.html#a0067b334dc6480de6ebe57955248758f">00648</a>   __IO uint32_t <a class="code" href="struct_r_c_c___type_def.html#a0067b334dc6480de6ebe57955248758f">AHBRSTR</a>;       
<a name="l00649"></a><a class="code" href="struct_r_c_c___type_def.html#ab2c5389c9ff4ac188cd498b8f7170968">00649</a>   __IO uint32_t <a class="code" href="struct_r_c_c___type_def.html#ab2c5389c9ff4ac188cd498b8f7170968">APB2RSTR</a>;      
<a name="l00650"></a><a class="code" href="struct_r_c_c___type_def.html#a7da5d372374bc59e9b9af750b01d6a78">00650</a>   __IO uint32_t <a class="code" href="struct_r_c_c___type_def.html#a7da5d372374bc59e9b9af750b01d6a78">APB1RSTR</a>;      
<a name="l00651"></a><a class="code" href="struct_r_c_c___type_def.html#acdf2b32fb3d8dad6bee74bf4cbe25020">00651</a>   __IO uint32_t <a class="code" href="struct_r_c_c___type_def.html#acdf2b32fb3d8dad6bee74bf4cbe25020">AHBENR</a>;        
<a name="l00652"></a><a class="code" href="struct_r_c_c___type_def.html#acc7bb47dddd2d94de124f74886d919be">00652</a>   __IO uint32_t <a class="code" href="struct_r_c_c___type_def.html#acc7bb47dddd2d94de124f74886d919be">APB2ENR</a>;       
<a name="l00653"></a><a class="code" href="struct_r_c_c___type_def.html#ac88901e2eb35079b7b58a185e6bf554c">00653</a>   __IO uint32_t <a class="code" href="struct_r_c_c___type_def.html#ac88901e2eb35079b7b58a185e6bf554c">APB1ENR</a>;       
<a name="l00654"></a><a class="code" href="struct_r_c_c___type_def.html#a2d60bd9d230352343e126b6ef1b7e664">00654</a>   __IO uint32_t <a class="code" href="struct_r_c_c___type_def.html#a2d60bd9d230352343e126b6ef1b7e664">AHBLPENR</a>;      
<a name="l00655"></a><a class="code" href="struct_r_c_c___type_def.html#aba51c57f9506e14a6f5983526c78943b">00655</a>   __IO uint32_t <a class="code" href="struct_r_c_c___type_def.html#aba51c57f9506e14a6f5983526c78943b">APB2LPENR</a>;     
<a name="l00656"></a><a class="code" href="struct_r_c_c___type_def.html#ad85a9951a7be79fe08ffc90f796f071b">00656</a>   __IO uint32_t <a class="code" href="struct_r_c_c___type_def.html#ad85a9951a7be79fe08ffc90f796f071b">APB1LPENR</a>;     
<a name="l00657"></a><a class="code" href="struct_r_c_c___type_def.html#a876dd0a8546697065f406b7543e27af2">00657</a>   __IO uint32_t <a class="code" href="struct_r_c_c___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;           
<a name="l00658"></a>00658 } <a class="code" href="struct_r_c_c___type_def.html" title="Reset and Clock Control.">RCC_TypeDef</a>;
<a name="l00659"></a>00659 
<a name="l00664"></a><a class="code" href="struct_r_i___type_def.html">00664</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00665"></a>00665 {
<a name="l00666"></a><a class="code" href="struct_r_i___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">00666</a>   __IO uint32_t <a class="code" href="struct_r_i___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;       
<a name="l00667"></a><a class="code" href="struct_r_i___type_def.html#a9dd09d56537018fdb4c04bd09db3d079">00667</a>   __IO uint32_t <a class="code" href="struct_r_i___type_def.html#a9dd09d56537018fdb4c04bd09db3d079">ASCR1</a>;     
<a name="l00668"></a><a class="code" href="struct_r_i___type_def.html#ae6c5b73b4f663584f9744bd1170c981d">00668</a>   __IO uint32_t <a class="code" href="struct_r_i___type_def.html#ae6c5b73b4f663584f9744bd1170c981d">ASCR2</a>;     
<a name="l00669"></a><a class="code" href="struct_r_i___type_def.html#ae21a0ddba70b8b57833768695db6f3d4">00669</a>   __IO uint32_t <a class="code" href="struct_r_i___type_def.html#ae21a0ddba70b8b57833768695db6f3d4">HYSCR1</a>;     
<a name="l00670"></a><a class="code" href="struct_r_i___type_def.html#aeb1e1d8277afcc62e077cb46ea97d71b">00670</a>   __IO uint32_t <a class="code" href="struct_r_i___type_def.html#aeb1e1d8277afcc62e077cb46ea97d71b">HYSCR2</a>;     
<a name="l00671"></a><a class="code" href="struct_r_i___type_def.html#a672dbc04776abba463915f035d0373de">00671</a>   __IO uint32_t <a class="code" href="struct_r_i___type_def.html#a672dbc04776abba463915f035d0373de">HYSCR3</a>;     
<a name="l00672"></a><a class="code" href="struct_r_i___type_def.html#a10800ff045b213c9c661a8fc8d6365d3">00672</a>   __IO uint32_t <a class="code" href="struct_r_i___type_def.html#a10800ff045b213c9c661a8fc8d6365d3">HYSCR4</a>;     
<a name="l00673"></a>00673 } <a class="code" href="struct_r_i___type_def.html" title="Routing Interface.">RI_TypeDef</a>;
<a name="l00674"></a>00674 
<a name="l00679"></a><a class="code" href="struct_r_t_c___type_def.html">00679</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00680"></a>00680 {
<a name="l00681"></a><a class="code" href="struct_r_t_c___type_def.html#a63d179b7a36a715dce7203858d3be132">00681</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a63d179b7a36a715dce7203858d3be132">TR</a>;         
<a name="l00682"></a><a class="code" href="struct_r_t_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">00682</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;         
<a name="l00683"></a><a class="code" href="struct_r_t_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">00683</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;         
<a name="l00684"></a><a class="code" href="struct_r_t_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">00684</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;        
<a name="l00685"></a><a class="code" href="struct_r_t_c___type_def.html#ac9b4c6c5b29f3461ce3f875eea69f35b">00685</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#ac9b4c6c5b29f3461ce3f875eea69f35b">PRER</a>;       
<a name="l00686"></a><a class="code" href="struct_r_t_c___type_def.html#ac5b3c8be61045a304d3076d4714d29f2">00686</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#ac5b3c8be61045a304d3076d4714d29f2">WUTR</a>;       
<a name="l00687"></a><a class="code" href="struct_r_t_c___type_def.html#ab97f3e9584dda705dc10a5f4c5f6e636">00687</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#ab97f3e9584dda705dc10a5f4c5f6e636">CALIBR</a>;     
<a name="l00688"></a><a class="code" href="struct_r_t_c___type_def.html#ac005b1a5bc52634d5a34578cc9d2c3f6">00688</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#ac005b1a5bc52634d5a34578cc9d2c3f6">ALRMAR</a>;     
<a name="l00689"></a><a class="code" href="struct_r_t_c___type_def.html#a4e513deb9f58a138ad9f317cc5a3555d">00689</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a4e513deb9f58a138ad9f317cc5a3555d">ALRMBR</a>;     
<a name="l00690"></a><a class="code" href="struct_r_t_c___type_def.html#a6204786b050eb135fabb15784698e86e">00690</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a6204786b050eb135fabb15784698e86e">WPR</a>;        
<a name="l00691"></a><a class="code" href="struct_r_t_c___type_def.html#a8a868e5e76b52ced04c536be3dee08ec">00691</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a8a868e5e76b52ced04c536be3dee08ec">SSR</a>;        
<a name="l00692"></a><a class="code" href="struct_r_t_c___type_def.html#a2372c05a6c5508e0a9adada793f68b4f">00692</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a2372c05a6c5508e0a9adada793f68b4f">SHIFTR</a>;     
<a name="l00693"></a><a class="code" href="struct_r_t_c___type_def.html#a042059c8b4168681d6aecf30211dd7b8">00693</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a042059c8b4168681d6aecf30211dd7b8">TSTR</a>;       
<a name="l00694"></a><a class="code" href="struct_r_t_c___type_def.html#abeb6fb580a8fd128182aa9ba2738ac2c">00694</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#abeb6fb580a8fd128182aa9ba2738ac2c">TSDR</a>;       
<a name="l00695"></a><a class="code" href="struct_r_t_c___type_def.html#a1d6c2bc4c067d6a64ef30d16a5925796">00695</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a1d6c2bc4c067d6a64ef30d16a5925796">TSSSR</a>;      
<a name="l00696"></a><a class="code" href="struct_r_t_c___type_def.html#a2ce7c3842792c506635bb87a21588b58">00696</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a2ce7c3842792c506635bb87a21588b58">CALR</a>;       
<a name="l00697"></a><a class="code" href="struct_r_t_c___type_def.html#a14d03244a7fda1d94b51ae9ed144ca12">00697</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a14d03244a7fda1d94b51ae9ed144ca12">TAFCR</a>;      
<a name="l00698"></a><a class="code" href="struct_r_t_c___type_def.html#a61282fa74cede526af85fd9d20513646">00698</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a61282fa74cede526af85fd9d20513646">ALRMASSR</a>;   
<a name="l00699"></a><a class="code" href="struct_r_t_c___type_def.html#a4ef7499da5d5beb1cfc81f7be057a7b2">00699</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a4ef7499da5d5beb1cfc81f7be057a7b2">ALRMBSSR</a>;   
<a name="l00700"></a><a class="code" href="struct_r_t_c___type_def.html#a6be3d40baea405ecaf6b38462357dac0">00700</a>   uint32_t <a class="code" href="struct_r_t_c___type_def.html#a6be3d40baea405ecaf6b38462357dac0">RESERVED7</a>;       
<a name="l00701"></a><a class="code" href="struct_r_t_c___type_def.html#a4808ec597e5a5fefd8a83a9127dd1aec">00701</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a4808ec597e5a5fefd8a83a9127dd1aec">BKP0R</a>;      
<a name="l00702"></a><a class="code" href="struct_r_t_c___type_def.html#af85290529fb82acef7c9fcea3718346c">00702</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#af85290529fb82acef7c9fcea3718346c">BKP1R</a>;      
<a name="l00703"></a><a class="code" href="struct_r_t_c___type_def.html#aaa251a80daa57ad0bd7db75cb3b9cdec">00703</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#aaa251a80daa57ad0bd7db75cb3b9cdec">BKP2R</a>;      
<a name="l00704"></a><a class="code" href="struct_r_t_c___type_def.html#a0b1eeda834c3cfd4d2c67f242f7b2a1c">00704</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a0b1eeda834c3cfd4d2c67f242f7b2a1c">BKP3R</a>;      
<a name="l00705"></a><a class="code" href="struct_r_t_c___type_def.html#ab13e106cc2eca92d1f4022df3bfdbcd7">00705</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#ab13e106cc2eca92d1f4022df3bfdbcd7">BKP4R</a>;      
<a name="l00706"></a><a class="code" href="struct_r_t_c___type_def.html#ab6bed862c0d0476ff4f89f7b9bf3e130">00706</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#ab6bed862c0d0476ff4f89f7b9bf3e130">BKP5R</a>;      
<a name="l00707"></a><a class="code" href="struct_r_t_c___type_def.html#a1d854d2d7f0452f4c90035952b92d2ba">00707</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a1d854d2d7f0452f4c90035952b92d2ba">BKP6R</a>;      
<a name="l00708"></a><a class="code" href="struct_r_t_c___type_def.html#a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf">00708</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf">BKP7R</a>;      
<a name="l00709"></a><a class="code" href="struct_r_t_c___type_def.html#ac1085f6aae54b353c30871fe90c59851">00709</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#ac1085f6aae54b353c30871fe90c59851">BKP8R</a>;      
<a name="l00710"></a><a class="code" href="struct_r_t_c___type_def.html#a6c33564df6eaf97400e0457dde9b14ef">00710</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a6c33564df6eaf97400e0457dde9b14ef">BKP9R</a>;      
<a name="l00711"></a><a class="code" href="struct_r_t_c___type_def.html#aade2881a3e408bfd106b27f78bbbcfc9">00711</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#aade2881a3e408bfd106b27f78bbbcfc9">BKP10R</a>;     
<a name="l00712"></a><a class="code" href="struct_r_t_c___type_def.html#ac66d5e2d3459cff89794c47dbc8f7228">00712</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#ac66d5e2d3459cff89794c47dbc8f7228">BKP11R</a>;     
<a name="l00713"></a><a class="code" href="struct_r_t_c___type_def.html#a6f7eee5ae8a32c07f9c8fe14281bdaf3">00713</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a6f7eee5ae8a32c07f9c8fe14281bdaf3">BKP12R</a>;     
<a name="l00714"></a><a class="code" href="struct_r_t_c___type_def.html#a6ed4c3a0d4588a75078e9f8e376b4d06">00714</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a6ed4c3a0d4588a75078e9f8e376b4d06">BKP13R</a>;     
<a name="l00715"></a><a class="code" href="struct_r_t_c___type_def.html#ac60f13e6619724747e61cfbff55b9fab">00715</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#ac60f13e6619724747e61cfbff55b9fab">BKP14R</a>;     
<a name="l00716"></a><a class="code" href="struct_r_t_c___type_def.html#afafaddc3a983eb71332b7526d82191ad">00716</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#afafaddc3a983eb71332b7526d82191ad">BKP15R</a>;     
<a name="l00717"></a><a class="code" href="struct_r_t_c___type_def.html#ad2f2eb2fb4b93e21515b10e920e719b6">00717</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#ad2f2eb2fb4b93e21515b10e920e719b6">BKP16R</a>;     
<a name="l00718"></a><a class="code" href="struct_r_t_c___type_def.html#a2842aa523df62f3508316eb3b2e08f4e">00718</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a2842aa523df62f3508316eb3b2e08f4e">BKP17R</a>;     
<a name="l00719"></a><a class="code" href="struct_r_t_c___type_def.html#a640ccb2ccfb6316b88c070362dc29339">00719</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a640ccb2ccfb6316b88c070362dc29339">BKP18R</a>;     
<a name="l00720"></a><a class="code" href="struct_r_t_c___type_def.html#a4ec1dd54d976989b7c9e59fb14d974fb">00720</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a4ec1dd54d976989b7c9e59fb14d974fb">BKP19R</a>;     
<a name="l00721"></a><a class="code" href="struct_r_t_c___type_def.html#a1d6f7434fbcf5a01999d8a034fcff4e9">00721</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a1d6f7434fbcf5a01999d8a034fcff4e9">BKP20R</a>;     
<a name="l00722"></a><a class="code" href="struct_r_t_c___type_def.html#ad631ab450114ab05d803ad516265e983">00722</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#ad631ab450114ab05d803ad516265e983">BKP21R</a>;     
<a name="l00723"></a><a class="code" href="struct_r_t_c___type_def.html#aad2aa3f597d129acdf3feb003ce3f71b">00723</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#aad2aa3f597d129acdf3feb003ce3f71b">BKP22R</a>;     
<a name="l00724"></a><a class="code" href="struct_r_t_c___type_def.html#aa9a52b4018522596dbe7fbe0c377e052">00724</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#aa9a52b4018522596dbe7fbe0c377e052">BKP23R</a>;     
<a name="l00725"></a><a class="code" href="struct_r_t_c___type_def.html#a6e7cd4ca596e9f5e62fc5016c27b946a">00725</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a6e7cd4ca596e9f5e62fc5016c27b946a">BKP24R</a>;     
<a name="l00726"></a><a class="code" href="struct_r_t_c___type_def.html#a886cd2eade6499b8862eb0c5ac8e8af8">00726</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a886cd2eade6499b8862eb0c5ac8e8af8">BKP25R</a>;     
<a name="l00727"></a><a class="code" href="struct_r_t_c___type_def.html#a4c71682d0e053ba0b5aa49889e25a61d">00727</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a4c71682d0e053ba0b5aa49889e25a61d">BKP26R</a>;     
<a name="l00728"></a><a class="code" href="struct_r_t_c___type_def.html#ad2b928fb6f78675d1d1475dfd0c5f957">00728</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#ad2b928fb6f78675d1d1475dfd0c5f957">BKP27R</a>;     
<a name="l00729"></a><a class="code" href="struct_r_t_c___type_def.html#afd8a59dbc0af15cc3d2a8ffb378e58d8">00729</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#afd8a59dbc0af15cc3d2a8ffb378e58d8">BKP28R</a>;     
<a name="l00730"></a><a class="code" href="struct_r_t_c___type_def.html#a6e26e6e054d9cf1a6581db2d801ca2d9">00730</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a6e26e6e054d9cf1a6581db2d801ca2d9">BKP29R</a>;     
<a name="l00731"></a><a class="code" href="struct_r_t_c___type_def.html#a29e63d7b160bb19f7b9525538a1ce9ee">00731</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a29e63d7b160bb19f7b9525538a1ce9ee">BKP30R</a>;     
<a name="l00732"></a><a class="code" href="struct_r_t_c___type_def.html#a86c4d91891e23bbcb73ccc367adf1104">00732</a>   __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a86c4d91891e23bbcb73ccc367adf1104">BKP31R</a>;     
<a name="l00733"></a>00733 } <a class="code" href="struct_r_t_c___type_def.html" title="Real-Time Clock.">RTC_TypeDef</a>;
<a name="l00734"></a>00734 
<a name="l00739"></a><a class="code" href="struct_s_d_i_o___type_def.html">00739</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00740"></a>00740 {
<a name="l00741"></a><a class="code" href="struct_s_d_i_o___type_def.html#a65bff76f3af24c37708a1006d54720c7">00741</a>   __IO uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a65bff76f3af24c37708a1006d54720c7">POWER</a>;          
<a name="l00742"></a><a class="code" href="struct_s_d_i_o___type_def.html#aa94197378e20fc739d269be49d9c5d40">00742</a>   __IO uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#aa94197378e20fc739d269be49d9c5d40">CLKCR</a>;          
<a name="l00743"></a><a class="code" href="struct_s_d_i_o___type_def.html#a07d4e63efcbde252c667e64a8d818aa9">00743</a>   __IO uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a07d4e63efcbde252c667e64a8d818aa9">ARG</a>;            
<a name="l00744"></a><a class="code" href="struct_s_d_i_o___type_def.html#adcf812cbe5147d300507d59d4a55935d">00744</a>   __IO uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#adcf812cbe5147d300507d59d4a55935d">CMD</a>;            
<a name="l00745"></a><a class="code" href="struct_s_d_i_o___type_def.html#aad371db807e2db4a2edf05b3f2f4b6cd">00745</a>   __I uint32_t  <a class="code" href="struct_s_d_i_o___type_def.html#aad371db807e2db4a2edf05b3f2f4b6cd">RESPCMD</a>;        
<a name="l00746"></a><a class="code" href="struct_s_d_i_o___type_def.html#a7b0ee0dc541683266dfab6335abca891">00746</a>   __I uint32_t  <a class="code" href="struct_s_d_i_o___type_def.html#a7b0ee0dc541683266dfab6335abca891">RESP1</a>;          
<a name="l00747"></a><a class="code" href="struct_s_d_i_o___type_def.html#a4d99c78dffdb6e81e8f6b7abec263419">00747</a>   __I uint32_t  <a class="code" href="struct_s_d_i_o___type_def.html#a4d99c78dffdb6e81e8f6b7abec263419">RESP2</a>;          
<a name="l00748"></a><a class="code" href="struct_s_d_i_o___type_def.html#a3da04fbdd44f48a1840e5e0a6295f3cf">00748</a>   __I uint32_t  <a class="code" href="struct_s_d_i_o___type_def.html#a3da04fbdd44f48a1840e5e0a6295f3cf">RESP3</a>;          
<a name="l00749"></a><a class="code" href="struct_s_d_i_o___type_def.html#ac760383de212de696f504e744c6fca7e">00749</a>   __I uint32_t  <a class="code" href="struct_s_d_i_o___type_def.html#ac760383de212de696f504e744c6fca7e">RESP4</a>;          
<a name="l00750"></a><a class="code" href="struct_s_d_i_o___type_def.html#a1dd219eaeee8d9def822da843028bd02">00750</a>   __IO uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a1dd219eaeee8d9def822da843028bd02">DTIMER</a>;         
<a name="l00751"></a><a class="code" href="struct_s_d_i_o___type_def.html#a612edc78d2fa6288392f8ea32c36f7fb">00751</a>   __IO uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a612edc78d2fa6288392f8ea32c36f7fb">DLEN</a>;           
<a name="l00752"></a><a class="code" href="struct_s_d_i_o___type_def.html#a96a3d1a050982fccc23c2e6dbe0de068">00752</a>   __IO uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a96a3d1a050982fccc23c2e6dbe0de068">DCTRL</a>;          
<a name="l00753"></a><a class="code" href="struct_s_d_i_o___type_def.html#a4273e2b5aeb7bdf1006909b1a2b59bc8">00753</a>   __I uint32_t  <a class="code" href="struct_s_d_i_o___type_def.html#a4273e2b5aeb7bdf1006909b1a2b59bc8">DCOUNT</a>;         
<a name="l00754"></a><a class="code" href="struct_s_d_i_o___type_def.html#a7520cdf6f3df68c2f147bdd87fb8a96f">00754</a>   __I uint32_t  <a class="code" href="struct_s_d_i_o___type_def.html#a7520cdf6f3df68c2f147bdd87fb8a96f">STA</a>;            
<a name="l00755"></a><a class="code" href="struct_s_d_i_o___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">00755</a>   __IO uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;            
<a name="l00756"></a><a class="code" href="struct_s_d_i_o___type_def.html#a5c955643593b4aedbe9f84f054d26522">00756</a>   __IO uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a5c955643593b4aedbe9f84f054d26522">MASK</a>;           
<a name="l00757"></a><a class="code" href="struct_s_d_i_o___type_def.html#a8be676577db129a84a9a2689519a8502">00757</a>   uint32_t      RESERVED0[2];   
<a name="l00758"></a><a class="code" href="struct_s_d_i_o___type_def.html#ab27b78e19f487c845437c29812eecca7">00758</a>   __I uint32_t  <a class="code" href="struct_s_d_i_o___type_def.html#ab27b78e19f487c845437c29812eecca7">FIFOCNT</a>;        
<a name="l00759"></a><a class="code" href="struct_s_d_i_o___type_def.html#a2d531df35272b1f3d787e5726ed5c52c">00759</a>   uint32_t      RESERVED1[13];  
<a name="l00760"></a><a class="code" href="struct_s_d_i_o___type_def.html#a68bef1da5fd164cf0f884b4209670dc8">00760</a>   __IO uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a68bef1da5fd164cf0f884b4209670dc8">FIFO</a>;           
<a name="l00761"></a>00761 } <a class="code" href="struct_s_d_i_o___type_def.html" title="SD host Interface.">SDIO_TypeDef</a>;
<a name="l00762"></a>00762 
<a name="l00767"></a><a class="code" href="struct_s_p_i___type_def.html">00767</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00768"></a>00768 {
<a name="l00769"></a><a class="code" href="struct_s_p_i___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">00769</a>   __IO uint16_t <a class="code" href="struct_s_p_i___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">CR1</a>;        
<a name="l00770"></a><a class="code" href="struct_s_p_i___type_def.html#a149feba01f9c4a49570c6d88619f504f">00770</a>   uint16_t      <a class="code" href="struct_s_p_i___type_def.html#a149feba01f9c4a49570c6d88619f504f">RESERVED0</a>;  
<a name="l00771"></a><a class="code" href="struct_s_p_i___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">00771</a>   __IO uint16_t <a class="code" href="struct_s_p_i___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a>;        
<a name="l00772"></a><a class="code" href="struct_s_p_i___type_def.html#a8249a3955aace28d92109b391311eb30">00772</a>   uint16_t      <a class="code" href="struct_s_p_i___type_def.html#a8249a3955aace28d92109b391311eb30">RESERVED1</a>;  
<a name="l00773"></a><a class="code" href="struct_s_p_i___type_def.html#a44962ea5442d203bf4954035d1bfeb9d">00773</a>   __IO uint16_t <a class="code" href="struct_s_p_i___type_def.html#a44962ea5442d203bf4954035d1bfeb9d">SR</a>;         
<a name="l00774"></a><a class="code" href="struct_s_p_i___type_def.html#a5573848497a716a9947fd87487709feb">00774</a>   uint16_t      <a class="code" href="struct_s_p_i___type_def.html#a5573848497a716a9947fd87487709feb">RESERVED2</a>;  
<a name="l00775"></a><a class="code" href="struct_s_p_i___type_def.html#a0a1acc0425516ff7969709d118b96a3b">00775</a>   __IO uint16_t <a class="code" href="struct_s_p_i___type_def.html#a0a1acc0425516ff7969709d118b96a3b">DR</a>;         
<a name="l00776"></a><a class="code" href="struct_s_p_i___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c">00776</a>   uint16_t      <a class="code" href="struct_s_p_i___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c">RESERVED3</a>;  
<a name="l00777"></a><a class="code" href="struct_s_p_i___type_def.html#a942ae09a7662bad70ef336f2bed43a19">00777</a>   __IO uint16_t <a class="code" href="struct_s_p_i___type_def.html#a942ae09a7662bad70ef336f2bed43a19">CRCPR</a>;      
<a name="l00778"></a><a class="code" href="struct_s_p_i___type_def.html#aa0223808025f5bf9c056185038c9d545">00778</a>   uint16_t      <a class="code" href="struct_s_p_i___type_def.html#aa0223808025f5bf9c056185038c9d545">RESERVED4</a>;  
<a name="l00779"></a><a class="code" href="struct_s_p_i___type_def.html#a7ad53aa3735ccdd785e3eec02faf5eb9">00779</a>   __IO uint16_t <a class="code" href="struct_s_p_i___type_def.html#a7ad53aa3735ccdd785e3eec02faf5eb9">RXCRCR</a>;     
<a name="l00780"></a><a class="code" href="struct_s_p_i___type_def.html#abd36010ac282682d1f3c641b183b1b6f">00780</a>   uint16_t      <a class="code" href="struct_s_p_i___type_def.html#abd36010ac282682d1f3c641b183b1b6f">RESERVED5</a>;  
<a name="l00781"></a><a class="code" href="struct_s_p_i___type_def.html#a0238d40f977d03709c97033b8379f98f">00781</a>   __IO uint16_t <a class="code" href="struct_s_p_i___type_def.html#a0238d40f977d03709c97033b8379f98f">TXCRCR</a>;     
<a name="l00782"></a><a class="code" href="struct_s_p_i___type_def.html#aab502dde158ab7da8e7823d1f8a06edb">00782</a>   uint16_t      <a class="code" href="struct_s_p_i___type_def.html#aab502dde158ab7da8e7823d1f8a06edb">RESERVED6</a>;  
<a name="l00783"></a><a class="code" href="struct_s_p_i___type_def.html#acb40abca5ca4cd2b2855adf2186effe8">00783</a>   __IO uint16_t <a class="code" href="struct_s_p_i___type_def.html#acb40abca5ca4cd2b2855adf2186effe8">I2SCFGR</a>;    
<a name="l00784"></a><a class="code" href="struct_s_p_i___type_def.html#ab1820c97e368d349f5f4121f015d9fab">00784</a>   uint16_t      <a class="code" href="struct_s_p_i___type_def.html#ab1820c97e368d349f5f4121f015d9fab">RESERVED7</a>;  
<a name="l00785"></a><a class="code" href="struct_s_p_i___type_def.html#a02ce1ece243cc4ce1d66ebeca247fee1">00785</a>   __IO uint16_t <a class="code" href="struct_s_p_i___type_def.html#a02ce1ece243cc4ce1d66ebeca247fee1">I2SPR</a>;      
<a name="l00786"></a><a class="code" href="struct_s_p_i___type_def.html#afc22764fbf9ee7ce28174d65d0260f18">00786</a>   uint16_t      <a class="code" href="struct_s_p_i___type_def.html#afc22764fbf9ee7ce28174d65d0260f18">RESERVED8</a>;  
<a name="l00787"></a>00787 } <a class="code" href="struct_s_p_i___type_def.html" title="Serial Peripheral Interface.">SPI_TypeDef</a>;
<a name="l00788"></a>00788 
<a name="l00793"></a><a class="code" href="struct_t_i_m___type_def.html">00793</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00794"></a>00794 {
<a name="l00795"></a><a class="code" href="struct_t_i_m___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">00795</a>   __IO uint16_t <a class="code" href="struct_t_i_m___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">CR1</a>;          
<a name="l00796"></a><a class="code" href="struct_t_i_m___type_def.html#a149feba01f9c4a49570c6d88619f504f">00796</a>   uint16_t      <a class="code" href="struct_t_i_m___type_def.html#a149feba01f9c4a49570c6d88619f504f">RESERVED0</a>;    
<a name="l00797"></a><a class="code" href="struct_t_i_m___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">00797</a>   __IO uint16_t <a class="code" href="struct_t_i_m___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a>;          
<a name="l00798"></a><a class="code" href="struct_t_i_m___type_def.html#a8249a3955aace28d92109b391311eb30">00798</a>   uint16_t      <a class="code" href="struct_t_i_m___type_def.html#a8249a3955aace28d92109b391311eb30">RESERVED1</a>;    
<a name="l00799"></a><a class="code" href="struct_t_i_m___type_def.html#a02758713abfe580460dd5bcd8762702a">00799</a>   __IO uint16_t <a class="code" href="struct_t_i_m___type_def.html#a02758713abfe580460dd5bcd8762702a">SMCR</a>;         
<a name="l00800"></a><a class="code" href="struct_t_i_m___type_def.html#a5573848497a716a9947fd87487709feb">00800</a>   uint16_t      <a class="code" href="struct_t_i_m___type_def.html#a5573848497a716a9947fd87487709feb">RESERVED2</a>;    
<a name="l00801"></a><a class="code" href="struct_t_i_m___type_def.html#a1481b34cc41018c17e4ab592a1c8cb55">00801</a>   __IO uint16_t <a class="code" href="struct_t_i_m___type_def.html#a1481b34cc41018c17e4ab592a1c8cb55">DIER</a>;         
<a name="l00802"></a><a class="code" href="struct_t_i_m___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c">00802</a>   uint16_t      <a class="code" href="struct_t_i_m___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c">RESERVED3</a>;    
<a name="l00803"></a><a class="code" href="struct_t_i_m___type_def.html#a44962ea5442d203bf4954035d1bfeb9d">00803</a>   __IO uint16_t <a class="code" href="struct_t_i_m___type_def.html#a44962ea5442d203bf4954035d1bfeb9d">SR</a>;           
<a name="l00804"></a><a class="code" href="struct_t_i_m___type_def.html#aa0223808025f5bf9c056185038c9d545">00804</a>   uint16_t      <a class="code" href="struct_t_i_m___type_def.html#aa0223808025f5bf9c056185038c9d545">RESERVED4</a>;    
<a name="l00805"></a><a class="code" href="struct_t_i_m___type_def.html#a980df1a5752e36604de4d71ce14fbfa3">00805</a>   __IO uint16_t <a class="code" href="struct_t_i_m___type_def.html#a980df1a5752e36604de4d71ce14fbfa3">EGR</a>;          
<a name="l00806"></a><a class="code" href="struct_t_i_m___type_def.html#abd36010ac282682d1f3c641b183b1b6f">00806</a>   uint16_t      <a class="code" href="struct_t_i_m___type_def.html#abd36010ac282682d1f3c641b183b1b6f">RESERVED5</a>;    
<a name="l00807"></a><a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">00807</a>   __IO uint16_t <a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;        
<a name="l00808"></a><a class="code" href="struct_t_i_m___type_def.html#aab502dde158ab7da8e7823d1f8a06edb">00808</a>   uint16_t      <a class="code" href="struct_t_i_m___type_def.html#aab502dde158ab7da8e7823d1f8a06edb">RESERVED6</a>;    
<a name="l00809"></a><a class="code" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">00809</a>   __IO uint16_t <a class="code" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a>;        
<a name="l00810"></a><a class="code" href="struct_t_i_m___type_def.html#ab1820c97e368d349f5f4121f015d9fab">00810</a>   uint16_t      <a class="code" href="struct_t_i_m___type_def.html#ab1820c97e368d349f5f4121f015d9fab">RESERVED7</a>;    
<a name="l00811"></a><a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">00811</a>   __IO uint16_t <a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;         
<a name="l00812"></a><a class="code" href="struct_t_i_m___type_def.html#afc22764fbf9ee7ce28174d65d0260f18">00812</a>   uint16_t      <a class="code" href="struct_t_i_m___type_def.html#afc22764fbf9ee7ce28174d65d0260f18">RESERVED8</a>;    
<a name="l00813"></a><a class="code" href="struct_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">00813</a>   __IO uint32_t <a class="code" href="struct_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">CNT</a>;          
<a name="l00814"></a><a class="code" href="struct_t_i_m___type_def.html#aba5df4ecbb3ecb97b966b188c3681600">00814</a>   __IO uint16_t <a class="code" href="struct_t_i_m___type_def.html#aba5df4ecbb3ecb97b966b188c3681600">PSC</a>;          
<a name="l00815"></a><a class="code" href="struct_t_i_m___type_def.html#ad68efe7a323ac2fcb823a26c0c51445b">00815</a>   uint16_t      <a class="code" href="struct_t_i_m___type_def.html#ad68efe7a323ac2fcb823a26c0c51445b">RESERVED10</a>;   
<a name="l00816"></a><a class="code" href="struct_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">00816</a>   __IO uint32_t <a class="code" href="struct_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">ARR</a>;          
<a name="l00817"></a><a class="code" href="struct_t_i_m___type_def.html#aa07d6fc4bef7bc8a2bf6a466692f6ef7">00817</a>   uint32_t      <a class="code" href="struct_t_i_m___type_def.html#aa07d6fc4bef7bc8a2bf6a466692f6ef7">RESERVED12</a>;   
<a name="l00818"></a><a class="code" href="struct_t_i_m___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">00818</a>   __IO uint32_t <a class="code" href="struct_t_i_m___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">CCR1</a>;         
<a name="l00819"></a><a class="code" href="struct_t_i_m___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">00819</a>   __IO uint32_t <a class="code" href="struct_t_i_m___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">CCR2</a>;         
<a name="l00820"></a><a class="code" href="struct_t_i_m___type_def.html#a27a478cc47a3dff478555ccb985b06a2">00820</a>   __IO uint32_t <a class="code" href="struct_t_i_m___type_def.html#a27a478cc47a3dff478555ccb985b06a2">CCR3</a>;         
<a name="l00821"></a><a class="code" href="struct_t_i_m___type_def.html#a85fdb75569bd7ea26fa48544786535be">00821</a>   __IO uint32_t <a class="code" href="struct_t_i_m___type_def.html#a85fdb75569bd7ea26fa48544786535be">CCR4</a>;         
<a name="l00822"></a><a class="code" href="struct_t_i_m___type_def.html#a6c605b6b6c09b884d683b0fe61042dd1">00822</a>   uint32_t      <a class="code" href="struct_t_i_m___type_def.html#a6c605b6b6c09b884d683b0fe61042dd1">RESERVED17</a>;   
<a name="l00823"></a><a class="code" href="struct_t_i_m___type_def.html#a0afd527a4ec64faf878f9957096102bf">00823</a>   __IO uint16_t <a class="code" href="struct_t_i_m___type_def.html#a0afd527a4ec64faf878f9957096102bf">DCR</a>;          
<a name="l00824"></a><a class="code" href="struct_t_i_m___type_def.html#a44d7446a23568136b9e32ebdfd756d07">00824</a>   uint16_t      <a class="code" href="struct_t_i_m___type_def.html#a44d7446a23568136b9e32ebdfd756d07">RESERVED18</a>;   
<a name="l00825"></a><a class="code" href="struct_t_i_m___type_def.html#a30c2d8aa9c76dfba0b9a378b64700bda">00825</a>   __IO uint16_t <a class="code" href="struct_t_i_m___type_def.html#a30c2d8aa9c76dfba0b9a378b64700bda">DMAR</a>;         
<a name="l00826"></a><a class="code" href="struct_t_i_m___type_def.html#a5552e97d80fc1a5bd195a9c81b270ffc">00826</a>   uint16_t      <a class="code" href="struct_t_i_m___type_def.html#a5552e97d80fc1a5bd195a9c81b270ffc">RESERVED19</a>;   
<a name="l00827"></a><a class="code" href="struct_t_i_m___type_def.html#a47766f433b160258ec05dbb6498fd271">00827</a>   __IO uint16_t <a class="code" href="struct_t_i_m___type_def.html#a47766f433b160258ec05dbb6498fd271">OR</a>;           
<a name="l00828"></a><a class="code" href="struct_t_i_m___type_def.html#a65a042227651725c9800b80cfb990b8b">00828</a>   uint16_t      <a class="code" href="struct_t_i_m___type_def.html#a65a042227651725c9800b80cfb990b8b">RESERVED20</a>;   
<a name="l00829"></a>00829 } <a class="code" href="struct_t_i_m___type_def.html" title="TIM.">TIM_TypeDef</a>;
<a name="l00830"></a>00830 
<a name="l00835"></a><a class="code" href="struct_u_s_a_r_t___type_def.html">00835</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00836"></a>00836 {
<a name="l00837"></a><a class="code" href="struct_u_s_a_r_t___type_def.html#a44962ea5442d203bf4954035d1bfeb9d">00837</a>   __IO uint16_t <a class="code" href="struct_u_s_a_r_t___type_def.html#a44962ea5442d203bf4954035d1bfeb9d">SR</a>;         
<a name="l00838"></a><a class="code" href="struct_u_s_a_r_t___type_def.html#a149feba01f9c4a49570c6d88619f504f">00838</a>   uint16_t      <a class="code" href="struct_u_s_a_r_t___type_def.html#a149feba01f9c4a49570c6d88619f504f">RESERVED0</a>;  
<a name="l00839"></a><a class="code" href="struct_u_s_a_r_t___type_def.html#a0a1acc0425516ff7969709d118b96a3b">00839</a>   __IO uint16_t <a class="code" href="struct_u_s_a_r_t___type_def.html#a0a1acc0425516ff7969709d118b96a3b">DR</a>;         
<a name="l00840"></a><a class="code" href="struct_u_s_a_r_t___type_def.html#a8249a3955aace28d92109b391311eb30">00840</a>   uint16_t      <a class="code" href="struct_u_s_a_r_t___type_def.html#a8249a3955aace28d92109b391311eb30">RESERVED1</a>;  
<a name="l00841"></a><a class="code" href="struct_u_s_a_r_t___type_def.html#af0ba3d82d524fddbe0fb3309788e2954">00841</a>   __IO uint16_t <a class="code" href="struct_u_s_a_r_t___type_def.html#af0ba3d82d524fddbe0fb3309788e2954">BRR</a>;        
<a name="l00842"></a><a class="code" href="struct_u_s_a_r_t___type_def.html#a5573848497a716a9947fd87487709feb">00842</a>   uint16_t      <a class="code" href="struct_u_s_a_r_t___type_def.html#a5573848497a716a9947fd87487709feb">RESERVED2</a>;  
<a name="l00843"></a><a class="code" href="struct_u_s_a_r_t___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">00843</a>   __IO uint16_t <a class="code" href="struct_u_s_a_r_t___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">CR1</a>;        
<a name="l00844"></a><a class="code" href="struct_u_s_a_r_t___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c">00844</a>   uint16_t      <a class="code" href="struct_u_s_a_r_t___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c">RESERVED3</a>;  
<a name="l00845"></a><a class="code" href="struct_u_s_a_r_t___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">00845</a>   __IO uint16_t <a class="code" href="struct_u_s_a_r_t___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a>;        
<a name="l00846"></a><a class="code" href="struct_u_s_a_r_t___type_def.html#aa0223808025f5bf9c056185038c9d545">00846</a>   uint16_t      <a class="code" href="struct_u_s_a_r_t___type_def.html#aa0223808025f5bf9c056185038c9d545">RESERVED4</a>;  
<a name="l00847"></a><a class="code" href="struct_u_s_a_r_t___type_def.html#a9651ce2df8eec57b9cab2f27f6dbf3e1">00847</a>   __IO uint16_t <a class="code" href="struct_u_s_a_r_t___type_def.html#a9651ce2df8eec57b9cab2f27f6dbf3e1">CR3</a>;        
<a name="l00848"></a><a class="code" href="struct_u_s_a_r_t___type_def.html#abd36010ac282682d1f3c641b183b1b6f">00848</a>   uint16_t      <a class="code" href="struct_u_s_a_r_t___type_def.html#abd36010ac282682d1f3c641b183b1b6f">RESERVED5</a>;  
<a name="l00849"></a><a class="code" href="struct_u_s_a_r_t___type_def.html#a26f8b74978e03c8a4c99c9395a6a524d">00849</a>   __IO uint16_t <a class="code" href="struct_u_s_a_r_t___type_def.html#a26f8b74978e03c8a4c99c9395a6a524d">GTPR</a>;       
<a name="l00850"></a><a class="code" href="struct_u_s_a_r_t___type_def.html#aab502dde158ab7da8e7823d1f8a06edb">00850</a>   uint16_t      <a class="code" href="struct_u_s_a_r_t___type_def.html#aab502dde158ab7da8e7823d1f8a06edb">RESERVED6</a>;  
<a name="l00851"></a>00851 } <a class="code" href="struct_u_s_a_r_t___type_def.html" title="Universal Synchronous Asynchronous Receiver Transmitter.">USART_TypeDef</a>;
<a name="l00852"></a>00852 
<a name="l00857"></a><a class="code" href="struct_w_w_d_g___type_def.html">00857</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00858"></a>00858 {
<a name="l00859"></a><a class="code" href="struct_w_w_d_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">00859</a>   __IO uint32_t <a class="code" href="struct_w_w_d_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;   
<a name="l00860"></a><a class="code" href="struct_w_w_d_g___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">00860</a>   __IO uint32_t <a class="code" href="struct_w_w_d_g___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">CFR</a>;  
<a name="l00861"></a><a class="code" href="struct_w_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">00861</a>   __IO uint32_t <a class="code" href="struct_w_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;   
<a name="l00862"></a>00862 } <a class="code" href="struct_w_w_d_g___type_def.html" title="Window WATCHDOG.">WWDG_TypeDef</a>;
<a name="l00863"></a>00863 
<a name="l00872"></a><a class="code" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">00872</a> <span class="preprocessor">#define FLASH_BASE            ((uint32_t)0x08000000) </span>
<a name="l00873"></a><a class="code" href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">00873</a> <span class="preprocessor">#define SRAM_BASE             ((uint32_t)0x20000000) </span>
<a name="l00874"></a><a class="code" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">00874</a> <span class="preprocessor">#define PERIPH_BASE           ((uint32_t)0x40000000) </span>
<a name="l00876"></a><a class="code" href="group___peripheral__memory__map.html#gad3548b6e2f017f39d399358f3ac98454">00876</a> <span class="preprocessor">#define SRAM_BB_BASE          ((uint32_t)0x22000000) </span>
<a name="l00877"></a><a class="code" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">00877</a> <span class="preprocessor">#define PERIPH_BB_BASE        ((uint32_t)0x42000000) </span>
<a name="l00879"></a><a class="code" href="group___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed">00879</a> <span class="preprocessor">#define FSMC_R_BASE           ((uint32_t)0xA0000000) </span>
<a name="l00882"></a>00882 <span class="preprocessor">#define APB1PERIPH_BASE       PERIPH_BASE</span>
<a name="l00883"></a>00883 <span class="preprocessor"></span><span class="preprocessor">#define APB2PERIPH_BASE       (PERIPH_BASE + 0x10000)</span>
<a name="l00884"></a>00884 <span class="preprocessor"></span><span class="preprocessor">#define AHBPERIPH_BASE        (PERIPH_BASE + 0x20000)</span>
<a name="l00885"></a>00885 <span class="preprocessor"></span>
<a name="l00886"></a>00886 <span class="preprocessor">#define TIM2_BASE             (APB1PERIPH_BASE + 0x0000)</span>
<a name="l00887"></a>00887 <span class="preprocessor"></span><span class="preprocessor">#define TIM3_BASE             (APB1PERIPH_BASE + 0x0400)</span>
<a name="l00888"></a>00888 <span class="preprocessor"></span><span class="preprocessor">#define TIM4_BASE             (APB1PERIPH_BASE + 0x0800)</span>
<a name="l00889"></a>00889 <span class="preprocessor"></span><span class="preprocessor">#define TIM5_BASE             (APB1PERIPH_BASE + 0x0C00)</span>
<a name="l00890"></a>00890 <span class="preprocessor"></span><span class="preprocessor">#define TIM6_BASE             (APB1PERIPH_BASE + 0x1000)</span>
<a name="l00891"></a>00891 <span class="preprocessor"></span><span class="preprocessor">#define TIM7_BASE             (APB1PERIPH_BASE + 0x1400)</span>
<a name="l00892"></a>00892 <span class="preprocessor"></span><span class="preprocessor">#define LCD_BASE              (APB1PERIPH_BASE + 0x2400)</span>
<a name="l00893"></a>00893 <span class="preprocessor"></span><span class="preprocessor">#define RTC_BASE              (APB1PERIPH_BASE + 0x2800)</span>
<a name="l00894"></a>00894 <span class="preprocessor"></span><span class="preprocessor">#define WWDG_BASE             (APB1PERIPH_BASE + 0x2C00)</span>
<a name="l00895"></a>00895 <span class="preprocessor"></span><span class="preprocessor">#define IWDG_BASE             (APB1PERIPH_BASE + 0x3000)</span>
<a name="l00896"></a>00896 <span class="preprocessor"></span><span class="preprocessor">#define SPI2_BASE             (APB1PERIPH_BASE + 0x3800)</span>
<a name="l00897"></a>00897 <span class="preprocessor"></span><span class="preprocessor">#define SPI3_BASE             (APB1PERIPH_BASE + 0x3C00)</span>
<a name="l00898"></a>00898 <span class="preprocessor"></span><span class="preprocessor">#define USART2_BASE           (APB1PERIPH_BASE + 0x4400)</span>
<a name="l00899"></a>00899 <span class="preprocessor"></span><span class="preprocessor">#define USART3_BASE           (APB1PERIPH_BASE + 0x4800)</span>
<a name="l00900"></a>00900 <span class="preprocessor"></span><span class="preprocessor">#define UART4_BASE            (APB1PERIPH_BASE + 0x4C00)</span>
<a name="l00901"></a>00901 <span class="preprocessor"></span><span class="preprocessor">#define UART5_BASE            (APB1PERIPH_BASE + 0x5000)</span>
<a name="l00902"></a>00902 <span class="preprocessor"></span><span class="preprocessor">#define I2C1_BASE             (APB1PERIPH_BASE + 0x5400)</span>
<a name="l00903"></a>00903 <span class="preprocessor"></span><span class="preprocessor">#define I2C2_BASE             (APB1PERIPH_BASE + 0x5800)</span>
<a name="l00904"></a>00904 <span class="preprocessor"></span><span class="preprocessor">#define PWR_BASE              (APB1PERIPH_BASE + 0x7000)</span>
<a name="l00905"></a>00905 <span class="preprocessor"></span><span class="preprocessor">#define DAC_BASE              (APB1PERIPH_BASE + 0x7400)</span>
<a name="l00906"></a>00906 <span class="preprocessor"></span><span class="preprocessor">#define COMP_BASE             (APB1PERIPH_BASE + 0x7C00)</span>
<a name="l00907"></a>00907 <span class="preprocessor"></span><span class="preprocessor">#define RI_BASE               (APB1PERIPH_BASE + 0x7C04)</span>
<a name="l00908"></a>00908 <span class="preprocessor"></span><span class="preprocessor">#define OPAMP_BASE            (APB1PERIPH_BASE + 0x7C5C)</span>
<a name="l00909"></a>00909 <span class="preprocessor"></span>
<a name="l00910"></a>00910 <span class="preprocessor">#define SYSCFG_BASE           (APB2PERIPH_BASE + 0x0000)</span>
<a name="l00911"></a>00911 <span class="preprocessor"></span><span class="preprocessor">#define EXTI_BASE             (APB2PERIPH_BASE + 0x0400)</span>
<a name="l00912"></a>00912 <span class="preprocessor"></span><span class="preprocessor">#define TIM9_BASE             (APB2PERIPH_BASE + 0x0800)</span>
<a name="l00913"></a>00913 <span class="preprocessor"></span><span class="preprocessor">#define TIM10_BASE            (APB2PERIPH_BASE + 0x0C00)</span>
<a name="l00914"></a>00914 <span class="preprocessor"></span><span class="preprocessor">#define TIM11_BASE            (APB2PERIPH_BASE + 0x1000)</span>
<a name="l00915"></a>00915 <span class="preprocessor"></span><span class="preprocessor">#define ADC1_BASE             (APB2PERIPH_BASE + 0x2400)</span>
<a name="l00916"></a>00916 <span class="preprocessor"></span><span class="preprocessor">#define ADC_BASE              (APB2PERIPH_BASE + 0x2700)</span>
<a name="l00917"></a>00917 <span class="preprocessor"></span><span class="preprocessor">#define SDIO_BASE             (APB2PERIPH_BASE + 0x2C00)</span>
<a name="l00918"></a>00918 <span class="preprocessor"></span><span class="preprocessor">#define SPI1_BASE             (APB2PERIPH_BASE + 0x3000)</span>
<a name="l00919"></a>00919 <span class="preprocessor"></span><span class="preprocessor">#define USART1_BASE           (APB2PERIPH_BASE + 0x3800)</span>
<a name="l00920"></a>00920 <span class="preprocessor"></span>
<a name="l00921"></a>00921 <span class="preprocessor">#define GPIOA_BASE            (AHBPERIPH_BASE + 0x0000)</span>
<a name="l00922"></a>00922 <span class="preprocessor"></span><span class="preprocessor">#define GPIOB_BASE            (AHBPERIPH_BASE + 0x0400)</span>
<a name="l00923"></a>00923 <span class="preprocessor"></span><span class="preprocessor">#define GPIOC_BASE            (AHBPERIPH_BASE + 0x0800)</span>
<a name="l00924"></a>00924 <span class="preprocessor"></span><span class="preprocessor">#define GPIOD_BASE            (AHBPERIPH_BASE + 0x0C00)</span>
<a name="l00925"></a>00925 <span class="preprocessor"></span><span class="preprocessor">#define GPIOE_BASE            (AHBPERIPH_BASE + 0x1000)</span>
<a name="l00926"></a>00926 <span class="preprocessor"></span><span class="preprocessor">#define GPIOH_BASE            (AHBPERIPH_BASE + 0x1400)</span>
<a name="l00927"></a>00927 <span class="preprocessor"></span><span class="preprocessor">#define GPIOF_BASE            (AHBPERIPH_BASE + 0x1800)</span>
<a name="l00928"></a>00928 <span class="preprocessor"></span><span class="preprocessor">#define GPIOG_BASE            (AHBPERIPH_BASE + 0x1C00)</span>
<a name="l00929"></a>00929 <span class="preprocessor"></span><span class="preprocessor">#define CRC_BASE              (AHBPERIPH_BASE + 0x3000)</span>
<a name="l00930"></a>00930 <span class="preprocessor"></span><span class="preprocessor">#define RCC_BASE              (AHBPERIPH_BASE + 0x3800)</span>
<a name="l00931"></a>00931 <span class="preprocessor"></span>
<a name="l00932"></a>00932 
<a name="l00933"></a><a class="code" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">00933</a> <span class="preprocessor">#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x3C00) </span>
<a name="l00934"></a><a class="code" href="group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">00934</a> <span class="preprocessor">#define OB_BASE               ((uint32_t)0x1FF80000)    </span>
<a name="l00936"></a>00936 <span class="preprocessor">#define DMA1_BASE             (AHBPERIPH_BASE + 0x6000)</span>
<a name="l00937"></a>00937 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel1_BASE    (DMA1_BASE + 0x0008)</span>
<a name="l00938"></a>00938 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel2_BASE    (DMA1_BASE + 0x001C)</span>
<a name="l00939"></a>00939 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel3_BASE    (DMA1_BASE + 0x0030)</span>
<a name="l00940"></a>00940 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel4_BASE    (DMA1_BASE + 0x0044)</span>
<a name="l00941"></a>00941 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel5_BASE    (DMA1_BASE + 0x0058)</span>
<a name="l00942"></a>00942 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel6_BASE    (DMA1_BASE + 0x006C)</span>
<a name="l00943"></a>00943 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel7_BASE    (DMA1_BASE + 0x0080)</span>
<a name="l00944"></a>00944 <span class="preprocessor"></span>
<a name="l00945"></a>00945 <span class="preprocessor">#define DMA2_BASE             (AHBPERIPH_BASE + 0x6400)</span>
<a name="l00946"></a>00946 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_Channel1_BASE    (DMA2_BASE + 0x0008)</span>
<a name="l00947"></a>00947 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_Channel2_BASE    (DMA2_BASE + 0x001C)</span>
<a name="l00948"></a>00948 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_Channel3_BASE    (DMA2_BASE + 0x0030)</span>
<a name="l00949"></a>00949 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_Channel4_BASE    (DMA2_BASE + 0x0044)</span>
<a name="l00950"></a>00950 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_Channel5_BASE    (DMA2_BASE + 0x0058)</span>
<a name="l00951"></a>00951 <span class="preprocessor"></span>
<a name="l00952"></a>00952 <span class="preprocessor">#define AES_BASE              ((uint32_t)0x50060000)</span>
<a name="l00953"></a>00953 <span class="preprocessor"></span>
<a name="l00954"></a><a class="code" href="group___peripheral__memory__map.html#gad196fe6f5e4041b201d14f43508c06d2">00954</a> <span class="preprocessor">#define FSMC_Bank1_R_BASE     (FSMC_R_BASE + 0x0000) </span>
<a name="l00955"></a><a class="code" href="group___peripheral__memory__map.html#gaea182589c84aee30b7f735474d8774e2">00955</a> <span class="preprocessor">#define FSMC_Bank1E_R_BASE    (FSMC_R_BASE + 0x0104) </span>
<a name="l00957"></a><a class="code" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">00957</a> <span class="preprocessor">#define DBGMCU_BASE           ((uint32_t)0xE0042000) </span>
<a name="l00967"></a>00967 <span class="preprocessor">#define TIM2                ((TIM_TypeDef *) TIM2_BASE)</span>
<a name="l00968"></a>00968 <span class="preprocessor"></span><span class="preprocessor">#define TIM3                ((TIM_TypeDef *) TIM3_BASE)</span>
<a name="l00969"></a>00969 <span class="preprocessor"></span><span class="preprocessor">#define TIM4                ((TIM_TypeDef *) TIM4_BASE)</span>
<a name="l00970"></a>00970 <span class="preprocessor"></span><span class="preprocessor">#define TIM5                ((TIM_TypeDef *) TIM5_BASE)</span>
<a name="l00971"></a>00971 <span class="preprocessor"></span><span class="preprocessor">#define TIM6                ((TIM_TypeDef *) TIM6_BASE)</span>
<a name="l00972"></a>00972 <span class="preprocessor"></span><span class="preprocessor">#define TIM7                ((TIM_TypeDef *) TIM7_BASE)</span>
<a name="l00973"></a>00973 <span class="preprocessor"></span><span class="preprocessor">#define LCD                 ((LCD_TypeDef *) LCD_BASE)</span>
<a name="l00974"></a>00974 <span class="preprocessor"></span><span class="preprocessor">#define RTC                 ((RTC_TypeDef *) RTC_BASE)</span>
<a name="l00975"></a>00975 <span class="preprocessor"></span><span class="preprocessor">#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)</span>
<a name="l00976"></a>00976 <span class="preprocessor"></span><span class="preprocessor">#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)</span>
<a name="l00977"></a>00977 <span class="preprocessor"></span><span class="preprocessor">#define SPI2                ((SPI_TypeDef *) SPI2_BASE)</span>
<a name="l00978"></a>00978 <span class="preprocessor"></span><span class="preprocessor">#define SPI3                ((SPI_TypeDef *) SPI3_BASE)</span>
<a name="l00979"></a>00979 <span class="preprocessor"></span><span class="preprocessor">#define USART2              ((USART_TypeDef *) USART2_BASE)</span>
<a name="l00980"></a>00980 <span class="preprocessor"></span><span class="preprocessor">#define USART3              ((USART_TypeDef *) USART3_BASE)</span>
<a name="l00981"></a>00981 <span class="preprocessor"></span><span class="preprocessor">#define UART4               ((USART_TypeDef *) UART4_BASE)</span>
<a name="l00982"></a>00982 <span class="preprocessor"></span><span class="preprocessor">#define UART5               ((USART_TypeDef *) UART5_BASE)</span>
<a name="l00983"></a>00983 <span class="preprocessor"></span><span class="preprocessor">#define I2C1                ((I2C_TypeDef *) I2C1_BASE)</span>
<a name="l00984"></a>00984 <span class="preprocessor"></span><span class="preprocessor">#define I2C2                ((I2C_TypeDef *) I2C2_BASE)</span>
<a name="l00985"></a>00985 <span class="preprocessor"></span><span class="preprocessor">#define PWR                 ((PWR_TypeDef *) PWR_BASE)</span>
<a name="l00986"></a>00986 <span class="preprocessor"></span><span class="preprocessor">#define DAC                 ((DAC_TypeDef *) DAC_BASE)</span>
<a name="l00987"></a>00987 <span class="preprocessor"></span><span class="preprocessor">#define COMP                ((COMP_TypeDef *) COMP_BASE)</span>
<a name="l00988"></a>00988 <span class="preprocessor"></span><span class="preprocessor">#define RI                  ((RI_TypeDef *) RI_BASE)</span>
<a name="l00989"></a>00989 <span class="preprocessor"></span><span class="preprocessor">#define OPAMP               ((OPAMP_TypeDef *) OPAMP_BASE)</span>
<a name="l00990"></a>00990 <span class="preprocessor"></span><span class="preprocessor">#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)</span>
<a name="l00991"></a>00991 <span class="preprocessor"></span><span class="preprocessor">#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)</span>
<a name="l00992"></a>00992 <span class="preprocessor"></span>
<a name="l00993"></a>00993 <span class="preprocessor">#define ADC1                ((ADC_TypeDef *) ADC1_BASE)</span>
<a name="l00994"></a>00994 <span class="preprocessor"></span><span class="preprocessor">#define ADC                 ((ADC_Common_TypeDef *) ADC_BASE)</span>
<a name="l00995"></a>00995 <span class="preprocessor"></span><span class="preprocessor">#define SDIO                ((SDIO_TypeDef *) SDIO_BASE)</span>
<a name="l00996"></a>00996 <span class="preprocessor"></span><span class="preprocessor">#define TIM9                ((TIM_TypeDef *) TIM9_BASE)</span>
<a name="l00997"></a>00997 <span class="preprocessor"></span><span class="preprocessor">#define TIM10               ((TIM_TypeDef *) TIM10_BASE)</span>
<a name="l00998"></a>00998 <span class="preprocessor"></span><span class="preprocessor">#define TIM11               ((TIM_TypeDef *) TIM11_BASE)</span>
<a name="l00999"></a>00999 <span class="preprocessor"></span><span class="preprocessor">#define SPI1                ((SPI_TypeDef *) SPI1_BASE)</span>
<a name="l01000"></a>01000 <span class="preprocessor"></span><span class="preprocessor">#define USART1              ((USART_TypeDef *) USART1_BASE)</span>
<a name="l01001"></a>01001 <span class="preprocessor"></span><span class="preprocessor">#define DMA1                ((DMA_TypeDef *) DMA1_BASE)</span>
<a name="l01002"></a>01002 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)</span>
<a name="l01003"></a>01003 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)</span>
<a name="l01004"></a>01004 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)</span>
<a name="l01005"></a>01005 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)</span>
<a name="l01006"></a>01006 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)</span>
<a name="l01007"></a>01007 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel6       ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)</span>
<a name="l01008"></a>01008 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel7       ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)</span>
<a name="l01009"></a>01009 <span class="preprocessor"></span>
<a name="l01010"></a>01010 <span class="preprocessor">#define DMA2                ((DMA_TypeDef *) DMA2_BASE)</span>
<a name="l01011"></a>01011 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_Channel1       ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE)</span>
<a name="l01012"></a>01012 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_Channel2       ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE)</span>
<a name="l01013"></a>01013 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_Channel3       ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE)</span>
<a name="l01014"></a>01014 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_Channel4       ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE)</span>
<a name="l01015"></a>01015 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_Channel5       ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE)</span>
<a name="l01016"></a>01016 <span class="preprocessor"></span>
<a name="l01017"></a>01017 <span class="preprocessor">#define RCC                 ((RCC_TypeDef *) RCC_BASE)</span>
<a name="l01018"></a>01018 <span class="preprocessor"></span><span class="preprocessor">#define CRC                 ((CRC_TypeDef *) CRC_BASE)</span>
<a name="l01019"></a>01019 <span class="preprocessor"></span>
<a name="l01020"></a>01020 <span class="preprocessor">#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)</span>
<a name="l01021"></a>01021 <span class="preprocessor"></span><span class="preprocessor">#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)</span>
<a name="l01022"></a>01022 <span class="preprocessor"></span><span class="preprocessor">#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)</span>
<a name="l01023"></a>01023 <span class="preprocessor"></span><span class="preprocessor">#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)</span>
<a name="l01024"></a>01024 <span class="preprocessor"></span><span class="preprocessor">#define GPIOE               ((GPIO_TypeDef *) GPIOE_BASE)</span>
<a name="l01025"></a>01025 <span class="preprocessor"></span><span class="preprocessor">#define GPIOH               ((GPIO_TypeDef *) GPIOH_BASE)</span>
<a name="l01026"></a>01026 <span class="preprocessor"></span><span class="preprocessor">#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)</span>
<a name="l01027"></a>01027 <span class="preprocessor"></span><span class="preprocessor">#define GPIOG               ((GPIO_TypeDef *) GPIOG_BASE)</span>
<a name="l01028"></a>01028 <span class="preprocessor"></span>
<a name="l01029"></a>01029 <span class="preprocessor">#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)</span>
<a name="l01030"></a>01030 <span class="preprocessor"></span><span class="preprocessor">#define OB                  ((OB_TypeDef *) OB_BASE) </span>
<a name="l01031"></a>01031 <span class="preprocessor"></span>
<a name="l01032"></a>01032 <span class="preprocessor">#define AES                 ((AES_TypeDef *) AES_BASE)</span>
<a name="l01033"></a>01033 <span class="preprocessor"></span>
<a name="l01034"></a>01034 <span class="preprocessor">#define FSMC_Bank1          ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE)</span>
<a name="l01035"></a>01035 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_Bank1E         ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE)</span>
<a name="l01036"></a>01036 <span class="preprocessor"></span>
<a name="l01037"></a>01037 <span class="preprocessor">#define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)</span>
<a name="l01038"></a>01038 <span class="preprocessor"></span>
<a name="l01051"></a>01051 <span class="comment">/******************************************************************************/</span>
<a name="l01052"></a>01052 <span class="comment">/*                         Peripheral Registers Bits Definition               */</span>
<a name="l01053"></a>01053 <span class="comment">/******************************************************************************/</span>
<a name="l01054"></a>01054 <span class="comment">/******************************************************************************/</span>
<a name="l01055"></a>01055 <span class="comment">/*                                                                            */</span>
<a name="l01056"></a>01056 <span class="comment">/*                      Analog to Digital Converter (ADC)                     */</span>
<a name="l01057"></a>01057 <span class="comment">/*                                                                            */</span>
<a name="l01058"></a>01058 <span class="comment">/******************************************************************************/</span>
<a name="l01059"></a>01059 
<a name="l01060"></a>01060 <span class="comment">/********************  Bit definition for ADC_SR register  ********************/</span>
<a name="l01061"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8b7f27694281e4cad956da567e5583b2">01061</a> <span class="preprocessor">#define  ADC_SR_AWD                          ((uint32_t)0x00000001)        </span>
<a name="l01062"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3dc295c5253743aeb2cda582953b7b53">01062</a> <span class="preprocessor">#define  ADC_SR_EOC                          ((uint32_t)0x00000002)        </span>
<a name="l01063"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabc9f07589bb1a4e398781df372389b56">01063</a> <span class="preprocessor">#define  ADC_SR_JEOC                         ((uint32_t)0x00000004)        </span>
<a name="l01064"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7340a01ffec051c06e80a037eee58a14">01064</a> <span class="preprocessor">#define  ADC_SR_JSTRT                        ((uint32_t)0x00000008)        </span>
<a name="l01065"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga45eb11ad986d8220cde9fa47a91ed222">01065</a> <span class="preprocessor">#define  ADC_SR_STRT                         ((uint32_t)0x00000010)        </span>
<a name="l01066"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1e5211d5e3e53cdedf4d9d6fe4ce2a45">01066</a> <span class="preprocessor">#define  ADC_SR_OVR                          ((uint32_t)0x00000020)        </span>
<a name="l01067"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8833ced601371447a7628e2728232410">01067</a> <span class="preprocessor">#define  ADC_SR_ADONS                        ((uint32_t)0x00000040)        </span>
<a name="l01068"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3dfdc63f9c9da0cd3fed797efff2fa20">01068</a> <span class="preprocessor">#define  ADC_SR_RCNR                         ((uint32_t)0x00000100)        </span>
<a name="l01069"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2b6c708a799e6e9ecbc267f158ffc1b4">01069</a> <span class="preprocessor">#define  ADC_SR_JCNR                         ((uint32_t)0x00000200)        </span>
<a name="l01071"></a>01071 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CR1 register  ********************/</span>
<a name="l01072"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677">01072</a> <span class="preprocessor">#define  ADC_CR1_AWDCH                       ((uint32_t)0x0000001F)        </span>
<a name="l01073"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace">01073</a> <span class="preprocessor">#define  ADC_CR1_AWDCH_0                     ((uint32_t)0x00000001)        </span>
<a name="l01074"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae">01074</a> <span class="preprocessor">#define  ADC_CR1_AWDCH_1                     ((uint32_t)0x00000002)        </span>
<a name="l01075"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0">01075</a> <span class="preprocessor">#define  ADC_CR1_AWDCH_2                     ((uint32_t)0x00000004)        </span>
<a name="l01076"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec">01076</a> <span class="preprocessor">#define  ADC_CR1_AWDCH_3                     ((uint32_t)0x00000008)        </span>
<a name="l01077"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf37f3c0d7c72192803d0772e076cf8ee">01077</a> <span class="preprocessor">#define  ADC_CR1_AWDCH_4                     ((uint32_t)0x00000010)        </span>
<a name="l01079"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa39fee2e812a7ca45998cccf32e90aea">01079</a> <span class="preprocessor">#define  ADC_CR1_EOCIE                       ((uint32_t)0x00000020)        </span>
<a name="l01080"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacd44f86b189696d5a3780342516de722">01080</a> <span class="preprocessor">#define  ADC_CR1_AWDIE                       ((uint32_t)0x00000040)        </span>
<a name="l01081"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7">01081</a> <span class="preprocessor">#define  ADC_CR1_JEOCIE                      ((uint32_t)0x00000080)        </span>
<a name="l01082"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06">01082</a> <span class="preprocessor">#define  ADC_CR1_SCAN                        ((uint32_t)0x00000100)        </span>
<a name="l01083"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">01083</a> <span class="preprocessor">#define  ADC_CR1_AWDSGL                      ((uint32_t)0x00000200)        </span>
<a name="l01084"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c">01084</a> <span class="preprocessor">#define  ADC_CR1_JAUTO                       ((uint32_t)0x00000400)        </span>
<a name="l01085"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">01085</a> <span class="preprocessor">#define  ADC_CR1_DISCEN                      ((uint32_t)0x00000800)        </span>
<a name="l01086"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30">01086</a> <span class="preprocessor">#define  ADC_CR1_JDISCEN                     ((uint32_t)0x00001000)        </span>
<a name="l01088"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075">01088</a> <span class="preprocessor">#define  ADC_CR1_DISCNUM                     ((uint32_t)0x0000E000)        </span>
<a name="l01089"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce">01089</a> <span class="preprocessor">#define  ADC_CR1_DISCNUM_0                   ((uint32_t)0x00002000)        </span>
<a name="l01090"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf">01090</a> <span class="preprocessor">#define  ADC_CR1_DISCNUM_1                   ((uint32_t)0x00004000)        </span>
<a name="l01091"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e">01091</a> <span class="preprocessor">#define  ADC_CR1_DISCNUM_2                   ((uint32_t)0x00008000)        </span>
<a name="l01093"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae4fd2bb84d93f32bb0a0ac1ea2270433">01093</a> <span class="preprocessor">#define  ADC_CR1_PDD                         ((uint32_t)0x00010000)        </span>
<a name="l01094"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2476fa628e5eea4039bb8c9e92305b60">01094</a> <span class="preprocessor">#define  ADC_CR1_PDI                         ((uint32_t)0x00020000)        </span>
<a name="l01096"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">01096</a> <span class="preprocessor">#define  ADC_CR1_JAWDEN                      ((uint32_t)0x00400000)        </span>
<a name="l01097"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">01097</a> <span class="preprocessor">#define  ADC_CR1_AWDEN                       ((uint32_t)0x00800000)        </span>
<a name="l01099"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga71e4a4c233895a2e7b6dd3ca6ca849e5">01099</a> <span class="preprocessor">#define  ADC_CR1_RES                         ((uint32_t)0x03000000)        </span>
<a name="l01100"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacfc432ddbd2140a92d877f6d9dc52417">01100</a> <span class="preprocessor">#define  ADC_CR1_RES_0                       ((uint32_t)0x01000000)        </span>
<a name="l01101"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga674904864f540043692a5b5ead9fae10">01101</a> <span class="preprocessor">#define  ADC_CR1_RES_1                       ((uint32_t)0x02000000)        </span>
<a name="l01103"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa892fda7c204bf18a33a059f28be0fba">01103</a> <span class="preprocessor">#define  ADC_CR1_OVRIE                       ((uint32_t)0x04000000)        </span>
<a name="l01105"></a>01105 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CR2 register  ********************/</span>
<a name="l01106"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e">01106</a> <span class="preprocessor">#define  ADC_CR2_ADON                        ((uint32_t)0x00000001)        </span>
<a name="l01107"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140">01107</a> <span class="preprocessor">#define  ADC_CR2_CONT                        ((uint32_t)0x00000002)        </span>
<a name="l01108"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5b8796715fcbed90834aa3d1cc91326a">01108</a> <span class="preprocessor">#define  ADC_CR2_CFG                         ((uint32_t)0x00000004)        </span>
<a name="l01110"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga70d08cda9c1473839b560b33ff6fd672">01110</a> <span class="preprocessor">#define  ADC_CR2_DELS                        ((uint32_t)0x00000070)        </span>
<a name="l01111"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2675f3571f7d741e309256904cac0e2e">01111</a> <span class="preprocessor">#define  ADC_CR2_DELS_0                      ((uint32_t)0x00000010)        </span>
<a name="l01112"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga175b298af75da04802dbf0521e66a01c">01112</a> <span class="preprocessor">#define  ADC_CR2_DELS_1                      ((uint32_t)0x00000020)        </span>
<a name="l01113"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga81458a570d3d988d89673b426eebbedd">01113</a> <span class="preprocessor">#define  ADC_CR2_DELS_2                      ((uint32_t)0x00000040)        </span>
<a name="l01115"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec">01115</a> <span class="preprocessor">#define  ADC_CR2_DMA                         ((uint32_t)0x00000100)        </span>
<a name="l01116"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8">01116</a> <span class="preprocessor">#define  ADC_CR2_DDS                         ((uint32_t)0x00000200)        </span>
<a name="l01117"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf9dac2004ab20295e04012060ab24aeb">01117</a> <span class="preprocessor">#define  ADC_CR2_EOCS                        ((uint32_t)0x00000400)        </span>
<a name="l01118"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362">01118</a> <span class="preprocessor">#define  ADC_CR2_ALIGN                       ((uint32_t)0x00000800)        </span>
<a name="l01120"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">01120</a> <span class="preprocessor">#define  ADC_CR2_JEXTSEL                     ((uint32_t)0x000F0000)        </span>
<a name="l01121"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">01121</a> <span class="preprocessor">#define  ADC_CR2_JEXTSEL_0                   ((uint32_t)0x00010000)        </span>
<a name="l01122"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">01122</a> <span class="preprocessor">#define  ADC_CR2_JEXTSEL_1                   ((uint32_t)0x00020000)        </span>
<a name="l01123"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">01123</a> <span class="preprocessor">#define  ADC_CR2_JEXTSEL_2                   ((uint32_t)0x00040000)        </span>
<a name="l01124"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">01124</a> <span class="preprocessor">#define  ADC_CR2_JEXTSEL_3                   ((uint32_t)0x00080000)        </span>
<a name="l01126"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga07330f702208792faca3a563dc4fd9c6">01126</a> <span class="preprocessor">#define  ADC_CR2_JEXTEN                      ((uint32_t)0x00300000)        </span>
<a name="l01127"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0b3c99510de210ff3137ff8de328889b">01127</a> <span class="preprocessor">#define  ADC_CR2_JEXTEN_0                    ((uint32_t)0x00100000)        </span>
<a name="l01128"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga949c70fdf36a32a6afcbf44fec123832">01128</a> <span class="preprocessor">#define  ADC_CR2_JEXTEN_1                    ((uint32_t)0x00200000)        </span>
<a name="l01130"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678">01130</a> <span class="preprocessor">#define  ADC_CR2_JSWSTART                    ((uint32_t)0x00400000)        </span>
<a name="l01132"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">01132</a> <span class="preprocessor">#define  ADC_CR2_EXTSEL                      ((uint32_t)0x0F000000)        </span>
<a name="l01133"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">01133</a> <span class="preprocessor">#define  ADC_CR2_EXTSEL_0                    ((uint32_t)0x01000000)        </span>
<a name="l01134"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">01134</a> <span class="preprocessor">#define  ADC_CR2_EXTSEL_1                    ((uint32_t)0x02000000)        </span>
<a name="l01135"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">01135</a> <span class="preprocessor">#define  ADC_CR2_EXTSEL_2                    ((uint32_t)0x04000000)        </span>
<a name="l01136"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">01136</a> <span class="preprocessor">#define  ADC_CR2_EXTSEL_3                    ((uint32_t)0x08000000)        </span>
<a name="l01138"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga574b4d8e90655d0432882d620e629234">01138</a> <span class="preprocessor">#define  ADC_CR2_EXTEN                       ((uint32_t)0x30000000)        </span>
<a name="l01139"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3519da0cc6fbd31444a16244c70232e6">01139</a> <span class="preprocessor">#define  ADC_CR2_EXTEN_0                     ((uint32_t)0x10000000)        </span>
<a name="l01140"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga17e37edddbb6ad791bffb350cca23d4d">01140</a> <span class="preprocessor">#define  ADC_CR2_EXTEN_1                     ((uint32_t)0x20000000)        </span>
<a name="l01142"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468">01142</a> <span class="preprocessor">#define  ADC_CR2_SWSTART                     ((uint32_t)0x40000000)        </span>
<a name="l01144"></a>01144 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR1 register  *******************/</span>
<a name="l01145"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga94ce8599a79e518e0ec8681f0b894581">01145</a> <span class="preprocessor">#define  ADC_SMPR1_SMP20                     ((uint32_t)0x00000007)        </span>
<a name="l01146"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5240f091b5816edb81ea5a89708898d5">01146</a> <span class="preprocessor">#define  ADC_SMPR1_SMP20_0                   ((uint32_t)0x00000001)        </span>
<a name="l01147"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga52e5e657dbe912b9c1bcf8e6a6a8c675">01147</a> <span class="preprocessor">#define  ADC_SMPR1_SMP20_1                   ((uint32_t)0x00000002)        </span>
<a name="l01148"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac1d391344f05036ce05074fe649ec774">01148</a> <span class="preprocessor">#define  ADC_SMPR1_SMP20_2                   ((uint32_t)0x00000004)        </span>
<a name="l01150"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2e266f2559667a55159dadee0913c434">01150</a> <span class="preprocessor">#define  ADC_SMPR1_SMP21                     ((uint32_t)0x00000038)        </span>
<a name="l01151"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3536f74ed57c7bbe45a7362e127f6410">01151</a> <span class="preprocessor">#define  ADC_SMPR1_SMP21_0                   ((uint32_t)0x00000008)        </span>
<a name="l01152"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga183a993d5c3dfe7a1a8f11c7d15108ae">01152</a> <span class="preprocessor">#define  ADC_SMPR1_SMP21_1                   ((uint32_t)0x00000010)        </span>
<a name="l01153"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf9910f4acb5be82338efb683eaa374ba">01153</a> <span class="preprocessor">#define  ADC_SMPR1_SMP21_2                   ((uint32_t)0x00000020)        </span>
<a name="l01155"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9748941993ba4e228e7c0e13fb669f76">01155</a> <span class="preprocessor">#define  ADC_SMPR1_SMP22                     ((uint32_t)0x000001C0)        </span>
<a name="l01156"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1595fb13e55eb5496a955e461959fcb4">01156</a> <span class="preprocessor">#define  ADC_SMPR1_SMP22_0                   ((uint32_t)0x00000040)        </span>
<a name="l01157"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4d62bd8853a3f7e084b12cb0f9816382">01157</a> <span class="preprocessor">#define  ADC_SMPR1_SMP22_1                   ((uint32_t)0x00000080)        </span>
<a name="l01158"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9fabdf5dd6eac1c1b1d1fcfb2ec1d966">01158</a> <span class="preprocessor">#define  ADC_SMPR1_SMP22_2                   ((uint32_t)0x00000100)        </span>
<a name="l01160"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5cfda2168e008fcd7f33117bc8090d58">01160</a> <span class="preprocessor">#define  ADC_SMPR1_SMP23                     ((uint32_t)0x00000E00)        </span>
<a name="l01161"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7f80ec27cf6899fb8707067137344e0a">01161</a> <span class="preprocessor">#define  ADC_SMPR1_SMP23_0                   ((uint32_t)0x00000200)        </span>
<a name="l01162"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad50c684de50b42c13417b5e34054cf85">01162</a> <span class="preprocessor">#define  ADC_SMPR1_SMP23_1                   ((uint32_t)0x00000400)        </span>
<a name="l01163"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6594243a3138309b48a7d9c85e74c1ec">01163</a> <span class="preprocessor">#define  ADC_SMPR1_SMP23_2                   ((uint32_t)0x00000800)        </span>
<a name="l01165"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga364d9bf92d314f8c9c2309931205e316">01165</a> <span class="preprocessor">#define  ADC_SMPR1_SMP24                     ((uint32_t)0x00007000)        </span>
<a name="l01166"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacf9618d9583c2395a00f22ffec1e886d">01166</a> <span class="preprocessor">#define  ADC_SMPR1_SMP24_0                   ((uint32_t)0x00001000)        </span>
<a name="l01167"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga77cd0cf502d62db128e37b89a2ee1398">01167</a> <span class="preprocessor">#define  ADC_SMPR1_SMP24_1                   ((uint32_t)0x00002000)        </span>
<a name="l01168"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga66d94d9e926cf45e366616b11d39b96f">01168</a> <span class="preprocessor">#define  ADC_SMPR1_SMP24_2                   ((uint32_t)0x00004000)        </span>
<a name="l01170"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9d1ca3fd62aa8b5dda8d64fa27aacea7">01170</a> <span class="preprocessor">#define  ADC_SMPR1_SMP25                     ((uint32_t)0x00038000)        </span>
<a name="l01171"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa6a08f70b96017a882f77f295eed6230">01171</a> <span class="preprocessor">#define  ADC_SMPR1_SMP25_0                   ((uint32_t)0x00008000)        </span>
<a name="l01172"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadcd5c87e953dd49b409b021640793216">01172</a> <span class="preprocessor">#define  ADC_SMPR1_SMP25_1                   ((uint32_t)0x00010000)        </span>
<a name="l01173"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga80af133ab4f6347828c8042295370641">01173</a> <span class="preprocessor">#define  ADC_SMPR1_SMP25_2                   ((uint32_t)0x00020000)        </span>
<a name="l01175"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1066d0cdec3bb382d7fc504beceeb62e">01175</a> <span class="preprocessor">#define  ADC_SMPR1_SMP26                     ((uint32_t)0x001C0000)        </span>
<a name="l01176"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa0067b8f615cb3d7408aa4f7988261a8">01176</a> <span class="preprocessor">#define  ADC_SMPR1_SMP26_0                   ((uint32_t)0x00040000)        </span>
<a name="l01177"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8ff5110c382c7f8697667c483f1b5f4c">01177</a> <span class="preprocessor">#define  ADC_SMPR1_SMP26_1                   ((uint32_t)0x00080000)        </span>
<a name="l01178"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0fbefecf0c3b7a5e9f362e8c947e48d2">01178</a> <span class="preprocessor">#define  ADC_SMPR1_SMP26_2                   ((uint32_t)0x00100000)        </span>
<a name="l01180"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7780c8d76093303f2766d0d596d087a5">01180</a> <span class="preprocessor">#define  ADC_SMPR1_SMP27                     ((uint32_t)0x00E00000)        </span>
<a name="l01181"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae8ca4f20b2e74dbd9546097852ea7761">01181</a> <span class="preprocessor">#define  ADC_SMPR1_SMP27_0                   ((uint32_t)0x00200000)        </span>
<a name="l01182"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2d66197e5e8b0fad6e58e029ecb8bc70">01182</a> <span class="preprocessor">#define  ADC_SMPR1_SMP27_1                   ((uint32_t)0x00400000)        </span>
<a name="l01183"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9ff7f459fc9b2e2c7a49cf8caa664d8c">01183</a> <span class="preprocessor">#define  ADC_SMPR1_SMP27_2                   ((uint32_t)0x00800000)        </span>
<a name="l01185"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab13dc2eaac7a61c58316bac3f7973c61">01185</a> <span class="preprocessor">#define  ADC_SMPR1_SMP28                     ((uint32_t)0x07000000)        </span>
<a name="l01186"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga87181a0497cb739030fc732933bd8a38">01186</a> <span class="preprocessor">#define  ADC_SMPR1_SMP28_0                   ((uint32_t)0x01000000)        </span>
<a name="l01187"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga86eb34f3521951149531782dba6ef155">01187</a> <span class="preprocessor">#define  ADC_SMPR1_SMP28_1                   ((uint32_t)0x02000000)        </span>
<a name="l01188"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga35b3981d8fd244b956af88ad41cb5d4d">01188</a> <span class="preprocessor">#define  ADC_SMPR1_SMP28_2                   ((uint32_t)0x04000000)        </span>
<a name="l01190"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7959fa14122001cba894bb2b2356e67b">01190</a> <span class="preprocessor">#define  ADC_SMPR1_SMP29                     ((uint32_t)0x38000000)        </span>
<a name="l01191"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2a3232b844a062a19c0099ea9c998711">01191</a> <span class="preprocessor">#define  ADC_SMPR1_SMP29_0                   ((uint32_t)0x08000000)        </span>
<a name="l01192"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga21c16aedf1fd499b2899adf03bbe97f0">01192</a> <span class="preprocessor">#define  ADC_SMPR1_SMP29_1                   ((uint32_t)0x10000000)        </span>
<a name="l01193"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4f376ed513d39f6dd3359ea6c99e9f36">01193</a> <span class="preprocessor">#define  ADC_SMPR1_SMP29_2                   ((uint32_t)0x20000000)        </span>
<a name="l01195"></a>01195 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR2 register  *******************/</span>
<a name="l01196"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4510ca275d466ec70aea9351b7a2d812">01196</a> <span class="preprocessor">#define  ADC_SMPR2_SMP10                     ((uint32_t)0x00000007)        </span>
<a name="l01197"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaa90001b735c95ca06dca6bf700d0173">01197</a> <span class="preprocessor">#define  ADC_SMPR2_SMP10_0                   ((uint32_t)0x00000001)        </span>
<a name="l01198"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga05587e25c61d14798d00d8a30bc6c498">01198</a> <span class="preprocessor">#define  ADC_SMPR2_SMP10_1                   ((uint32_t)0x00000002)        </span>
<a name="l01199"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga70984308f512e9b7a10011e63ca65c2a">01199</a> <span class="preprocessor">#define  ADC_SMPR2_SMP10_2                   ((uint32_t)0x00000004)        </span>
<a name="l01201"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4b05a6e02802852a24805db90b978344">01201</a> <span class="preprocessor">#define  ADC_SMPR2_SMP11                     ((uint32_t)0x00000038)        </span>
<a name="l01202"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga265fe139ce6dfd47ca4473c4d80ddc90">01202</a> <span class="preprocessor">#define  ADC_SMPR2_SMP11_0                   ((uint32_t)0x00000008)        </span>
<a name="l01203"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaefecb9bb78651cc7b304c36d263548db">01203</a> <span class="preprocessor">#define  ADC_SMPR2_SMP11_1                   ((uint32_t)0x00000010)        </span>
<a name="l01204"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga988324f5396237f5e76b523722bf1310">01204</a> <span class="preprocessor">#define  ADC_SMPR2_SMP11_2                   ((uint32_t)0x00000020)        </span>
<a name="l01206"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga414f0cdd54936a333a38594a0391f257">01206</a> <span class="preprocessor">#define  ADC_SMPR2_SMP12                     ((uint32_t)0x000001C0)        </span>
<a name="l01207"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacd4c718978f3e26a8d84047b04bd47f9">01207</a> <span class="preprocessor">#define  ADC_SMPR2_SMP12_0                   ((uint32_t)0x00000040)        </span>
<a name="l01208"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga86495f5aa7af0df7da24d8b5711f1185">01208</a> <span class="preprocessor">#define  ADC_SMPR2_SMP12_1                   ((uint32_t)0x00000080)        </span>
<a name="l01209"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6355cb0de0cdb69fdd30e659287f6f8f">01209</a> <span class="preprocessor">#define  ADC_SMPR2_SMP12_2                   ((uint32_t)0x00000100)        </span>
<a name="l01211"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3b518835d8add9dd1c4abf2d66cc60aa">01211</a> <span class="preprocessor">#define  ADC_SMPR2_SMP13                     ((uint32_t)0x00000E00)        </span>
<a name="l01212"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac7e510b90fb498bf5b23ee65bdc53daf">01212</a> <span class="preprocessor">#define  ADC_SMPR2_SMP13_0                   ((uint32_t)0x00000200)        </span>
<a name="l01213"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf38dc5713a9c0fbc671cad145f249353">01213</a> <span class="preprocessor">#define  ADC_SMPR2_SMP13_1                   ((uint32_t)0x00000400)        </span>
<a name="l01214"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga56a3d0de3e5accfef6b5850887c8612f">01214</a> <span class="preprocessor">#define  ADC_SMPR2_SMP13_2                   ((uint32_t)0x00000800)        </span>
<a name="l01216"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga80aef43bf273a0b1c1c8c95ea2a05997">01216</a> <span class="preprocessor">#define  ADC_SMPR2_SMP14                     ((uint32_t)0x00007000)        </span>
<a name="l01217"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga353f788547b29e390721512e38d76c91">01217</a> <span class="preprocessor">#define  ADC_SMPR2_SMP14_0                   ((uint32_t)0x00001000)        </span>
<a name="l01218"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaabc05ded1a51181e5ea311a63a188f50">01218</a> <span class="preprocessor">#define  ADC_SMPR2_SMP14_1                   ((uint32_t)0x00002000)        </span>
<a name="l01219"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3b820831ec934100caaddc5afca4d7fc">01219</a> <span class="preprocessor">#define  ADC_SMPR2_SMP14_2                   ((uint32_t)0x00004000)        </span>
<a name="l01221"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab1b0faa04d1e41f0527e6a756c59cdb3">01221</a> <span class="preprocessor">#define  ADC_SMPR2_SMP15                     ((uint32_t)0x00038000)        </span>
<a name="l01222"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga487ac9b7be501d6d8801ccc524bfe2ee">01222</a> <span class="preprocessor">#define  ADC_SMPR2_SMP15_0                   ((uint32_t)0x00008000)        </span>
<a name="l01223"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadbbf3e72ec6d557a5116fa5a54e95249">01223</a> <span class="preprocessor">#define  ADC_SMPR2_SMP15_1                   ((uint32_t)0x00010000)        </span>
<a name="l01224"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0ddc4d71510edde082b2dd4c22e5cda1">01224</a> <span class="preprocessor">#define  ADC_SMPR2_SMP15_2                   ((uint32_t)0x00020000)        </span>
<a name="l01226"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga57d8954f0fea7b23d0706547b888770e">01226</a> <span class="preprocessor">#define  ADC_SMPR2_SMP16                     ((uint32_t)0x001C0000)        </span>
<a name="l01227"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga60e469c8aeddeb27c558976d051e6307">01227</a> <span class="preprocessor">#define  ADC_SMPR2_SMP16_0                   ((uint32_t)0x00040000)        </span>
<a name="l01228"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2513f71a928fa3e62ea36f09c5585195">01228</a> <span class="preprocessor">#define  ADC_SMPR2_SMP16_1                   ((uint32_t)0x00080000)        </span>
<a name="l01229"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9e3edcfd7d8090fec74aa35bbeadf0e1">01229</a> <span class="preprocessor">#define  ADC_SMPR2_SMP16_2                   ((uint32_t)0x00100000)        </span>
<a name="l01231"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6e2d39fb0029e1ad687a974e951c3ccf">01231</a> <span class="preprocessor">#define  ADC_SMPR2_SMP17                     ((uint32_t)0x00E00000)        </span>
<a name="l01232"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad9448346fb447544652f1a518f0ea645">01232</a> <span class="preprocessor">#define  ADC_SMPR2_SMP17_0                   ((uint32_t)0x00200000)        </span>
<a name="l01233"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1989f93787121ae0a6cd2257143b723d">01233</a> <span class="preprocessor">#define  ADC_SMPR2_SMP17_1                   ((uint32_t)0x00400000)        </span>
<a name="l01234"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0bdc1745e62f43cc5959880378f56b60">01234</a> <span class="preprocessor">#define  ADC_SMPR2_SMP17_2                   ((uint32_t)0x00800000)        </span>
<a name="l01236"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga34e96250f583a5233b45f03e30b74562">01236</a> <span class="preprocessor">#define  ADC_SMPR2_SMP18                     ((uint32_t)0x07000000)        </span>
<a name="l01237"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac13baec4186c21c810aeb72bfe17f89d">01237</a> <span class="preprocessor">#define  ADC_SMPR2_SMP18_0                   ((uint32_t)0x01000000)        </span>
<a name="l01238"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae385bc553afb94e021ec9ae9f5e12c11">01238</a> <span class="preprocessor">#define  ADC_SMPR2_SMP18_1                   ((uint32_t)0x02000000)        </span>
<a name="l01239"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac59c1ccdac1dac3bedcc4a119ed65128">01239</a> <span class="preprocessor">#define  ADC_SMPR2_SMP18_2                   ((uint32_t)0x04000000)        </span>
<a name="l01241"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga18dd6093f66a6675977468d4c0abb3ee">01241</a> <span class="preprocessor">#define  ADC_SMPR2_SMP19                     ((uint32_t)0x38000000)        </span>
<a name="l01242"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga139b18b618432467916564a9154f1c95">01242</a> <span class="preprocessor">#define  ADC_SMPR2_SMP19_0                   ((uint32_t)0x08000000)        </span>
<a name="l01243"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9e1df1aa76a0b39bbda11de92cb5c084">01243</a> <span class="preprocessor">#define  ADC_SMPR2_SMP19_1                   ((uint32_t)0x10000000)        </span>
<a name="l01244"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1ac66887b4b40b5d852cb3ca5d782594">01244</a> <span class="preprocessor">#define  ADC_SMPR2_SMP19_2                   ((uint32_t)0x20000000)        </span>
<a name="l01246"></a>01246 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR3 register  *******************/</span>
<a name="l01247"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga89f3fbb1bb3c2690c536209f4e9d35cd">01247</a> <span class="preprocessor">#define  ADC_SMPR3_SMP0                      ((uint32_t)0x00000007)        </span>
<a name="l01248"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadf138bd8fbaf39642716d014799f4c85">01248</a> <span class="preprocessor">#define  ADC_SMPR3_SMP0_0                    ((uint32_t)0x00000001)        </span>
<a name="l01249"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac3c009d8ba490ce850028b7bff9c5a8f">01249</a> <span class="preprocessor">#define  ADC_SMPR3_SMP0_1                    ((uint32_t)0x00000002)        </span>
<a name="l01250"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab186002e7254bf71029ad9486b2f4cfd">01250</a> <span class="preprocessor">#define  ADC_SMPR3_SMP0_2                    ((uint32_t)0x00000004)        </span>
<a name="l01252"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaadb05029ef87300bd7adba79b4418709">01252</a> <span class="preprocessor">#define  ADC_SMPR3_SMP1                      ((uint32_t)0x00000038)        </span>
<a name="l01253"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad522233d526dcdc7abae016ca296e881">01253</a> <span class="preprocessor">#define  ADC_SMPR3_SMP1_0                    ((uint32_t)0x00000008)        </span>
<a name="l01254"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaac97cf2a2b290427fe49d5e17f266389">01254</a> <span class="preprocessor">#define  ADC_SMPR3_SMP1_1                    ((uint32_t)0x00000010)        </span>
<a name="l01255"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga59453a7b9fb32d1d1dd208427da89b7d">01255</a> <span class="preprocessor">#define  ADC_SMPR3_SMP1_2                    ((uint32_t)0x00000020)        </span>
<a name="l01257"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga68566e46093c6a0d23e56d3e8449a42c">01257</a> <span class="preprocessor">#define  ADC_SMPR3_SMP2                      ((uint32_t)0x000001C0)        </span>
<a name="l01258"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8305544b5f923feed87ab73808c1d8ed">01258</a> <span class="preprocessor">#define  ADC_SMPR3_SMP2_0                    ((uint32_t)0x00000040)        </span>
<a name="l01259"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2836884a8f76bfc0d9c219d07b3bea43">01259</a> <span class="preprocessor">#define  ADC_SMPR3_SMP2_1                    ((uint32_t)0x00000080)        </span>
<a name="l01260"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac5219a0c61763b1a6651787f43bee17f">01260</a> <span class="preprocessor">#define  ADC_SMPR3_SMP2_2                    ((uint32_t)0x00000100)        </span>
<a name="l01262"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0caa456e31ced70cbd8e17dcf25ffffa">01262</a> <span class="preprocessor">#define  ADC_SMPR3_SMP3                      ((uint32_t)0x00000E00)        </span>
<a name="l01263"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8ba55938b11192e66c32ba04687ed6ea">01263</a> <span class="preprocessor">#define  ADC_SMPR3_SMP3_0                    ((uint32_t)0x00000200)        </span>
<a name="l01264"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaef643a09d28868623d268624e55cdc8c">01264</a> <span class="preprocessor">#define  ADC_SMPR3_SMP3_1                    ((uint32_t)0x00000400)        </span>
<a name="l01265"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8f0303bf73d1d8a9d4ffd94ff0dc719b">01265</a> <span class="preprocessor">#define  ADC_SMPR3_SMP3_2                    ((uint32_t)0x00000800)        </span>
<a name="l01267"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6f18d43671470a8b5a21d91794e053e0">01267</a> <span class="preprocessor">#define  ADC_SMPR3_SMP4                      ((uint32_t)0x00007000)        </span>
<a name="l01268"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga91f94a7ce359e57a86f0001b38289943">01268</a> <span class="preprocessor">#define  ADC_SMPR3_SMP4_0                    ((uint32_t)0x00001000)        </span>
<a name="l01269"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad87c4bf5e7302fee4b23e93c85b5dc22">01269</a> <span class="preprocessor">#define  ADC_SMPR3_SMP4_1                    ((uint32_t)0x00002000)        </span>
<a name="l01270"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga14ca1940ade8125104ca66f6c417dd8d">01270</a> <span class="preprocessor">#define  ADC_SMPR3_SMP4_2                    ((uint32_t)0x00004000)        </span>
<a name="l01272"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga87961edb13b57cf64d96d667bb3d1420">01272</a> <span class="preprocessor">#define  ADC_SMPR3_SMP5                      ((uint32_t)0x00038000)        </span>
<a name="l01273"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf27fca222a840b497362eda26e72706d">01273</a> <span class="preprocessor">#define  ADC_SMPR3_SMP5_0                    ((uint32_t)0x00008000)        </span>
<a name="l01274"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1d3a11f46d1c3c7c2987a4b729da8eef">01274</a> <span class="preprocessor">#define  ADC_SMPR3_SMP5_1                    ((uint32_t)0x00010000)        </span>
<a name="l01275"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf3c280eb7f7b42258eb091626cd18fb7">01275</a> <span class="preprocessor">#define  ADC_SMPR3_SMP5_2                    ((uint32_t)0x00020000)        </span>
<a name="l01277"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7e77be26793acc81f968a5890467dca0">01277</a> <span class="preprocessor">#define  ADC_SMPR3_SMP6                      ((uint32_t)0x001C0000)        </span>
<a name="l01278"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae8bca378266b165ff1d753e90cf39771">01278</a> <span class="preprocessor">#define  ADC_SMPR3_SMP6_0                    ((uint32_t)0x00040000)        </span>
<a name="l01279"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga88c2892eb483aa6ec7faa99d13f87269">01279</a> <span class="preprocessor">#define  ADC_SMPR3_SMP6_1                    ((uint32_t)0x00080000)        </span>
<a name="l01280"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga00f5d9171cfe128af6a657a6c731ca57">01280</a> <span class="preprocessor">#define  ADC_SMPR3_SMP6_2                    ((uint32_t)0x00100000)        </span>
<a name="l01282"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabc33bb027ae17013cb1fe129e7a59acb">01282</a> <span class="preprocessor">#define  ADC_SMPR3_SMP7                      ((uint32_t)0x00E00000)        </span>
<a name="l01283"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9732feda1426545caa63186f66f7bde9">01283</a> <span class="preprocessor">#define  ADC_SMPR3_SMP7_0                    ((uint32_t)0x00200000)        </span>
<a name="l01284"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga996a0f2451c76cc8d73fcb1677bb2730">01284</a> <span class="preprocessor">#define  ADC_SMPR3_SMP7_1                    ((uint32_t)0x00400000)        </span>
<a name="l01285"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga22542385c69b7aae67e810c695d654e4">01285</a> <span class="preprocessor">#define  ADC_SMPR3_SMP7_2                    ((uint32_t)0x00800000)        </span>
<a name="l01287"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gade369aaadff4a6639358fe1736f376ff">01287</a> <span class="preprocessor">#define  ADC_SMPR3_SMP8                      ((uint32_t)0x07000000)        </span>
<a name="l01288"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaabdc5f7443522e39fe03460988891fe4">01288</a> <span class="preprocessor">#define  ADC_SMPR3_SMP8_0                    ((uint32_t)0x01000000)        </span>
<a name="l01289"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3fc7c638a3d0fec122b8be074121c74c">01289</a> <span class="preprocessor">#define  ADC_SMPR3_SMP8_1                    ((uint32_t)0x02000000)        </span>
<a name="l01290"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa17d63452413e77731491eb61f9f6d89">01290</a> <span class="preprocessor">#define  ADC_SMPR3_SMP8_2                    ((uint32_t)0x04000000)        </span>
<a name="l01292"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga494014c2bd8cdbdb8f84a796b4ad3a73">01292</a> <span class="preprocessor">#define  ADC_SMPR3_SMP9                      ((uint32_t)0x38000000)        </span>
<a name="l01293"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafd6cef44904bd2ad1856324760a74fcb">01293</a> <span class="preprocessor">#define  ADC_SMPR3_SMP9_0                    ((uint32_t)0x08000000)        </span>
<a name="l01294"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7351a636d572187e292c66e5bf630e1f">01294</a> <span class="preprocessor">#define  ADC_SMPR3_SMP9_1                    ((uint32_t)0x10000000)        </span>
<a name="l01295"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae9e76197a041258c5a9641b0058f8e9">01295</a> <span class="preprocessor">#define  ADC_SMPR3_SMP9_2                    ((uint32_t)0x20000000)        </span>
<a name="l01297"></a>01297 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR1 register  *******************/</span>
<a name="l01298"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c">01298</a> <span class="preprocessor">#define  ADC_JOFR1_JOFFSET1                  ((uint32_t)0x00000FFF)        </span>
<a name="l01300"></a>01300 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR2 register  *******************/</span>
<a name="l01301"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1b15a9e9ce10303e233059c1de6d956c">01301</a> <span class="preprocessor">#define  ADC_JOFR2_JOFFSET2                  ((uint32_t)0x00000FFF)        </span>
<a name="l01303"></a>01303 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR3 register  *******************/</span>
<a name="l01304"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga743e4c3a7cefc1a193146e77791c3985">01304</a> <span class="preprocessor">#define  ADC_JOFR3_JOFFSET3                  ((uint32_t)0x00000FFF)        </span>
<a name="l01306"></a>01306 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR4 register  *******************/</span>
<a name="l01307"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gada0937f2f6a64bd6b7531ad553471b8d">01307</a> <span class="preprocessor">#define  ADC_JOFR4_JOFFSET4                  ((uint32_t)0x00000FFF)        </span>
<a name="l01309"></a>01309 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_HTR register  ********************/</span>
<a name="l01310"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d">01310</a> <span class="preprocessor">#define  ADC_HTR_HT                          ((uint32_t)0x00000FFF)        </span>
<a name="l01312"></a>01312 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_LTR register  ********************/</span>
<a name="l01313"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24">01313</a> <span class="preprocessor">#define  ADC_LTR_LT                          ((uint32_t)0x00000FFF)         </span>
<a name="l01315"></a>01315 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR1 register  *******************/</span>
<a name="l01316"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">01316</a> <span class="preprocessor">#define  ADC_SQR1_L                          ((uint32_t)0x00F00000)        </span>
<a name="l01317"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">01317</a> <span class="preprocessor">#define  ADC_SQR1_L_0                        ((uint32_t)0x00100000)        </span>
<a name="l01318"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">01318</a> <span class="preprocessor">#define  ADC_SQR1_L_1                        ((uint32_t)0x00200000)        </span>
<a name="l01319"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">01319</a> <span class="preprocessor">#define  ADC_SQR1_L_2                        ((uint32_t)0x00400000)        </span>
<a name="l01320"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">01320</a> <span class="preprocessor">#define  ADC_SQR1_L_3                        ((uint32_t)0x00800000)        </span>
<a name="l01322"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafe81e9d9ec030760066cf0fd77dcf3cb">01322</a> <span class="preprocessor">#define  ADC_SQR1_SQ28                       ((uint32_t)0x000F8000)        </span>
<a name="l01323"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5d9f73e4ab26aa277dbe2dff2afb7bc6">01323</a> <span class="preprocessor">#define  ADC_SQR1_SQ28_0                     ((uint32_t)0x00008000)        </span>
<a name="l01324"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5fd8b11644b7cabc945e54a5c4920f9b">01324</a> <span class="preprocessor">#define  ADC_SQR1_SQ28_1                     ((uint32_t)0x00010000)        </span>
<a name="l01325"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf3908287d4cedcf60497a19ab689ef07">01325</a> <span class="preprocessor">#define  ADC_SQR1_SQ28_2                     ((uint32_t)0x00020000)        </span>
<a name="l01326"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga87347f324a5dac6a47aa016a2a995b8a">01326</a> <span class="preprocessor">#define  ADC_SQR1_SQ28_3                     ((uint32_t)0x00040000)        </span>
<a name="l01327"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga252211ff6dc797a6f033cb63e2cadcee">01327</a> <span class="preprocessor">#define  ADC_SQR1_SQ28_4                     ((uint32_t)0x00080000)        </span>
<a name="l01329"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf974f4fc66a9cdce8bba4572fe2541a1">01329</a> <span class="preprocessor">#define  ADC_SQR1_SQ27                       ((uint32_t)0x00007C00)        </span>
<a name="l01330"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2fd6a58eea77661e8687f9486b09afed">01330</a> <span class="preprocessor">#define  ADC_SQR1_SQ27_0                     ((uint32_t)0x00000400)        </span>
<a name="l01331"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaac13023ad22d75825e7a9ef1c3243341">01331</a> <span class="preprocessor">#define  ADC_SQR1_SQ27_1                     ((uint32_t)0x00000800)        </span>
<a name="l01332"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga574bafc904890c99c5e82ea7dbf994a0">01332</a> <span class="preprocessor">#define  ADC_SQR1_SQ27_2                     ((uint32_t)0x00001000)        </span>
<a name="l01333"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3809b42f532261dfd82761d1b48eb09a">01333</a> <span class="preprocessor">#define  ADC_SQR1_SQ27_3                     ((uint32_t)0x00002000)        </span>
<a name="l01334"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac3d1b8955f831393b4f271bec8aa3e10">01334</a> <span class="preprocessor">#define  ADC_SQR1_SQ27_4                     ((uint32_t)0x00004000)        </span>
<a name="l01336"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaee53f1b8c03f22d6b5fca762ea286932">01336</a> <span class="preprocessor">#define  ADC_SQR1_SQ26                       ((uint32_t)0x000003E0)        </span>
<a name="l01337"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga108c2ede63f28d74cab3e3bcdb524867">01337</a> <span class="preprocessor">#define  ADC_SQR1_SQ26_0                     ((uint32_t)0x00000020)        </span>
<a name="l01338"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga03ebd8e7e89be6b43a9ea25b36348129">01338</a> <span class="preprocessor">#define  ADC_SQR1_SQ26_1                     ((uint32_t)0x00000040)        </span>
<a name="l01339"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac91379e130681cc9d9c13e9ba55363bb">01339</a> <span class="preprocessor">#define  ADC_SQR1_SQ26_2                     ((uint32_t)0x00000080)        </span>
<a name="l01340"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaee1a6ec98cdb572fa4e0b2cc2d8861f7">01340</a> <span class="preprocessor">#define  ADC_SQR1_SQ26_3                     ((uint32_t)0x00000100)        </span>
<a name="l01341"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf7f71a24b1339e39a29d87908a7ea86f">01341</a> <span class="preprocessor">#define  ADC_SQR1_SQ26_4                     ((uint32_t)0x00000200)        </span>
<a name="l01343"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaadcbe44419351e6f9ce90e37f8395441">01343</a> <span class="preprocessor">#define  ADC_SQR1_SQ25                       ((uint32_t)0x0000001F)        </span>
<a name="l01344"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadd0ebccea7d4faf1c45e0180c01d0c4c">01344</a> <span class="preprocessor">#define  ADC_SQR1_SQ25_0                     ((uint32_t)0x00000001)        </span>
<a name="l01345"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga69aeff630484fe3baa32f3477daa4c63">01345</a> <span class="preprocessor">#define  ADC_SQR1_SQ25_1                     ((uint32_t)0x00000002)        </span>
<a name="l01346"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7fe551c472ace0acc5565f098ad1ce0c">01346</a> <span class="preprocessor">#define  ADC_SQR1_SQ25_2                     ((uint32_t)0x00000004)        </span>
<a name="l01347"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3e04e11ba1d7eca4f73ef9c695501e00">01347</a> <span class="preprocessor">#define  ADC_SQR1_SQ25_3                     ((uint32_t)0x00000008)        </span>
<a name="l01348"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab77c73bcfc9ee55a8b3730a16b1e0d08">01348</a> <span class="preprocessor">#define  ADC_SQR1_SQ25_4                     ((uint32_t)0x00000010)        </span>
<a name="l01350"></a>01350 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR2 register  *******************/</span>
<a name="l01351"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf35a5bc91c16aeb8cd0674fe06f1861d">01351</a> <span class="preprocessor">#define  ADC_SQR2_SQ19                       ((uint32_t)0x0000001F)        </span>
<a name="l01352"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga142c531535be2aa2d00aa0f04a88a0f4">01352</a> <span class="preprocessor">#define  ADC_SQR2_SQ19_0                     ((uint32_t)0x00000001)        </span>
<a name="l01353"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga67c28e73bb51137fb1fb4fb349ad22a9">01353</a> <span class="preprocessor">#define  ADC_SQR2_SQ19_1                     ((uint32_t)0x00000002)        </span>
<a name="l01354"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf4a0f27a849ed7d23115463865818c80">01354</a> <span class="preprocessor">#define  ADC_SQR2_SQ19_2                     ((uint32_t)0x00000004)        </span>
<a name="l01355"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf17e087f2a0c5d1b6079360325c121d5">01355</a> <span class="preprocessor">#define  ADC_SQR2_SQ19_3                     ((uint32_t)0x00000008)        </span>
<a name="l01356"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga76236cb8e0b3c4e169f2ba68c6491f3c">01356</a> <span class="preprocessor">#define  ADC_SQR2_SQ19_4                     ((uint32_t)0x00000010)        </span>
<a name="l01358"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaccf3987d71e8375ffa9ca2da32d3518c">01358</a> <span class="preprocessor">#define  ADC_SQR2_SQ20                       ((uint32_t)0x000003E0)        </span>
<a name="l01359"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga726c311015b8d045a0d727d254f7ef47">01359</a> <span class="preprocessor">#define  ADC_SQR2_SQ20_0                     ((uint32_t)0x00000020)        </span>
<a name="l01360"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac4d8500c8a06fa1de4f0a6bac74215cf">01360</a> <span class="preprocessor">#define  ADC_SQR2_SQ20_1                     ((uint32_t)0x00000040)        </span>
<a name="l01361"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga929030c8d6c136f78c844ff27ea4fff3">01361</a> <span class="preprocessor">#define  ADC_SQR2_SQ20_2                     ((uint32_t)0x00000080)        </span>
<a name="l01362"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3ecd2de2e5195b0549c714ff618294de">01362</a> <span class="preprocessor">#define  ADC_SQR2_SQ20_3                     ((uint32_t)0x00000100)        </span>
<a name="l01363"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga16a3e5ad4d761a2fed5932edcbf7c99d">01363</a> <span class="preprocessor">#define  ADC_SQR2_SQ20_4                     ((uint32_t)0x00000200)        </span>
<a name="l01365"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga78eb5731ed9d30de0d0bb77364136882">01365</a> <span class="preprocessor">#define  ADC_SQR2_SQ21                       ((uint32_t)0x00007C00)        </span>
<a name="l01366"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga097d5c73677278ffbe126792dfd8c3fb">01366</a> <span class="preprocessor">#define  ADC_SQR2_SQ21_0                     ((uint32_t)0x00000400)        </span>
<a name="l01367"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6a4e097ac234ee1b3b329a59d7f7c8a8">01367</a> <span class="preprocessor">#define  ADC_SQR2_SQ21_1                     ((uint32_t)0x00000800)        </span>
<a name="l01368"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga443460efc5cebc143bf069b3f0b84f1e">01368</a> <span class="preprocessor">#define  ADC_SQR2_SQ21_2                     ((uint32_t)0x00001000)        </span>
<a name="l01369"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf7badb951fc78586b0ffbfe895ceb415">01369</a> <span class="preprocessor">#define  ADC_SQR2_SQ21_3                     ((uint32_t)0x00002000)        </span>
<a name="l01370"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6af28b92c438cb4d3cf6ff95c1953848">01370</a> <span class="preprocessor">#define  ADC_SQR2_SQ21_4                     ((uint32_t)0x00004000)        </span>
<a name="l01372"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga833aae9ac011f24122018049659111d7">01372</a> <span class="preprocessor">#define  ADC_SQR2_SQ22                       ((uint32_t)0x000F8000)        </span>
<a name="l01373"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5bbaa615979cf9357444d72a40bed5db">01373</a> <span class="preprocessor">#define  ADC_SQR2_SQ22_0                     ((uint32_t)0x00008000)        </span>
<a name="l01374"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab9371a5da133d52f25edcc724019d938">01374</a> <span class="preprocessor">#define  ADC_SQR2_SQ22_1                     ((uint32_t)0x00010000)        </span>
<a name="l01375"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafc6d645d7521558cb8104ea55ed7233d">01375</a> <span class="preprocessor">#define  ADC_SQR2_SQ22_2                     ((uint32_t)0x00020000)        </span>
<a name="l01376"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga530068263272bce518e1519fd93e8f65">01376</a> <span class="preprocessor">#define  ADC_SQR2_SQ22_3                     ((uint32_t)0x00040000)        </span>
<a name="l01377"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3f445e2748ce7f401b725a12cc92e8b1">01377</a> <span class="preprocessor">#define  ADC_SQR2_SQ22_4                     ((uint32_t)0x00080000)        </span>
<a name="l01379"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga30ce95fe2b7b49288d88d1c5b18e3730">01379</a> <span class="preprocessor">#define  ADC_SQR2_SQ23                       ((uint32_t)0x01F00000)        </span>
<a name="l01380"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacf959d699fc7d4d5f3d7be6bdfcee11d">01380</a> <span class="preprocessor">#define  ADC_SQR2_SQ23_0                     ((uint32_t)0x00100000)        </span>
<a name="l01381"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7ed90925c5c8f68722d15773d255e3da">01381</a> <span class="preprocessor">#define  ADC_SQR2_SQ23_1                     ((uint32_t)0x00200000)        </span>
<a name="l01382"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga72058efd654cd3bed99cc48e7fa7f909">01382</a> <span class="preprocessor">#define  ADC_SQR2_SQ23_2                     ((uint32_t)0x00400000)        </span>
<a name="l01383"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5841f7358e28ea333fc0cd6d09a984c5">01383</a> <span class="preprocessor">#define  ADC_SQR2_SQ23_3                     ((uint32_t)0x00800000)        </span>
<a name="l01384"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab657e3587215b1bab4f7ca0cdf71f2a5">01384</a> <span class="preprocessor">#define  ADC_SQR2_SQ23_4                     ((uint32_t)0x01000000)        </span>
<a name="l01386"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf550845d76f9155066d9874604d7cf7b">01386</a> <span class="preprocessor">#define  ADC_SQR2_SQ24                       ((uint32_t)0x3E000000)        </span>
<a name="l01387"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacf05d36a671c1e22c8cf1dd88a3f7208">01387</a> <span class="preprocessor">#define  ADC_SQR2_SQ24_0                     ((uint32_t)0x02000000)        </span>
<a name="l01388"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae3256f8e408a300cbbd8fef49dcb31a0">01388</a> <span class="preprocessor">#define  ADC_SQR2_SQ24_1                     ((uint32_t)0x04000000)        </span>
<a name="l01389"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae32f3823f85556b62b79202579ac7a71">01389</a> <span class="preprocessor">#define  ADC_SQR2_SQ24_2                     ((uint32_t)0x08000000)        </span>
<a name="l01390"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga594212e2cc17dd977bb41c61b196d036">01390</a> <span class="preprocessor">#define  ADC_SQR2_SQ24_3                     ((uint32_t)0x10000000)        </span>
<a name="l01391"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae4b1fbcf485ed7fb7da94a0de071961">01391</a> <span class="preprocessor">#define  ADC_SQR2_SQ24_4                     ((uint32_t)0x20000000)        </span>
<a name="l01393"></a>01393 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR3 register  *******************/</span>
<a name="l01394"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2022339e35fd5ad394f97d7ed366744a">01394</a> <span class="preprocessor">#define  ADC_SQR3_SQ13                       ((uint32_t)0x0000001F)        </span>
<a name="l01395"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga16e5fdee0cfa529866eca8e180e2b161">01395</a> <span class="preprocessor">#define  ADC_SQR3_SQ13_0                     ((uint32_t)0x00000001)        </span>
<a name="l01396"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab70798c880e1700cac17e94fb40c4483">01396</a> <span class="preprocessor">#define  ADC_SQR3_SQ13_1                     ((uint32_t)0x00000002)        </span>
<a name="l01397"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0ea63a5a3a1c982315000e969bf8abec">01397</a> <span class="preprocessor">#define  ADC_SQR3_SQ13_2                     ((uint32_t)0x00000004)        </span>
<a name="l01398"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0720de5979c486b7960776eb283fc62d">01398</a> <span class="preprocessor">#define  ADC_SQR3_SQ13_3                     ((uint32_t)0x00000008)        </span>
<a name="l01399"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga615dd2c11f0feb9e5685a45665f2c2aa">01399</a> <span class="preprocessor">#define  ADC_SQR3_SQ13_4                     ((uint32_t)0x00000010)        </span>
<a name="l01401"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaad92b69d99317c86074d8ea5f609f771">01401</a> <span class="preprocessor">#define  ADC_SQR3_SQ14                       ((uint32_t)0x000003E0)        </span>
<a name="l01402"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7b5a60e0c94439eb67525d5c732a44c4">01402</a> <span class="preprocessor">#define  ADC_SQR3_SQ14_0                     ((uint32_t)0x00000020)        </span>
<a name="l01403"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaad7e61eea0ba54638c751726ee89e357">01403</a> <span class="preprocessor">#define  ADC_SQR3_SQ14_1                     ((uint32_t)0x00000040)        </span>
<a name="l01404"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae3dcdbc780621a3f3c0d038eb6c48344">01404</a> <span class="preprocessor">#define  ADC_SQR3_SQ14_2                     ((uint32_t)0x00000080)        </span>
<a name="l01405"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab43ad0f13dfcd3ee9685d5631e94d4e0">01405</a> <span class="preprocessor">#define  ADC_SQR3_SQ14_3                     ((uint32_t)0x00000100)        </span>
<a name="l01406"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9599ba53b387f33bf3156b5609d5c39e">01406</a> <span class="preprocessor">#define  ADC_SQR3_SQ14_4                     ((uint32_t)0x00000200)        </span>
<a name="l01408"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3a08949dba6f114e9f2c1c71162c4202">01408</a> <span class="preprocessor">#define  ADC_SQR3_SQ15                       ((uint32_t)0x00007C00)        </span>
<a name="l01409"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac415254176b5e9758deac62031c63c73">01409</a> <span class="preprocessor">#define  ADC_SQR3_SQ15_0                     ((uint32_t)0x00000400)        </span>
<a name="l01410"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabe3f099e3100a1ec6678eaa2239a7742">01410</a> <span class="preprocessor">#define  ADC_SQR3_SQ15_1                     ((uint32_t)0x00000800)        </span>
<a name="l01411"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad57c4a839e96df75bd1dc805d0ad1810">01411</a> <span class="preprocessor">#define  ADC_SQR3_SQ15_2                     ((uint32_t)0x00001000)        </span>
<a name="l01412"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga38f96f90777febc615fd6d7ce64b8bec">01412</a> <span class="preprocessor">#define  ADC_SQR3_SQ15_3                     ((uint32_t)0x00002000)        </span>
<a name="l01413"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6fd4fc2d63ae2b873be674e9a2547839">01413</a> <span class="preprocessor">#define  ADC_SQR3_SQ15_4                     ((uint32_t)0x00004000)        </span>
<a name="l01415"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3181fc7aff4b156519d56adc6310207a">01415</a> <span class="preprocessor">#define  ADC_SQR3_SQ16                       ((uint32_t)0x000F8000)        </span>
<a name="l01416"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaec7ea52120a5a9dc2f372bbea677b102">01416</a> <span class="preprocessor">#define  ADC_SQR3_SQ16_0                     ((uint32_t)0x00008000)        </span>
<a name="l01417"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga65b50f6a2b9bfb580639b9a670fa59e5">01417</a> <span class="preprocessor">#define  ADC_SQR3_SQ16_1                     ((uint32_t)0x00010000)        </span>
<a name="l01418"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf06cfd1969c7e66a10921a4ede9b783c">01418</a> <span class="preprocessor">#define  ADC_SQR3_SQ16_2                     ((uint32_t)0x00020000)        </span>
<a name="l01419"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3ae366123253ab05e29a60e8450815a5">01419</a> <span class="preprocessor">#define  ADC_SQR3_SQ16_3                     ((uint32_t)0x00040000)        </span>
<a name="l01420"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8c2f6b7ab5e38d0412dcc47d63c2bfed">01420</a> <span class="preprocessor">#define  ADC_SQR3_SQ16_4                     ((uint32_t)0x00080000)        </span>
<a name="l01422"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf9699c4ecd8e5d379fd5edd91196fe08">01422</a> <span class="preprocessor">#define  ADC_SQR3_SQ17                       ((uint32_t)0x01F00000)        </span>
<a name="l01423"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8a69c3ea3926eab93a93da7f369a2bf4">01423</a> <span class="preprocessor">#define  ADC_SQR3_SQ17_0                     ((uint32_t)0x00100000)        </span>
<a name="l01424"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga588e8d903a942a834837f3416189ee06">01424</a> <span class="preprocessor">#define  ADC_SQR3_SQ17_1                     ((uint32_t)0x00200000)        </span>
<a name="l01425"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadeede8c3f2f2488f2ed01f3e9b572f6a">01425</a> <span class="preprocessor">#define  ADC_SQR3_SQ17_2                     ((uint32_t)0x00400000)        </span>
<a name="l01426"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab646aeb85ce3f4e8a809965a68c2e713">01426</a> <span class="preprocessor">#define  ADC_SQR3_SQ17_3                     ((uint32_t)0x00800000)        </span>
<a name="l01427"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga321cf7b4b9e01c9c2d82448eefbd713e">01427</a> <span class="preprocessor">#define  ADC_SQR3_SQ17_4                     ((uint32_t)0x01000000)        </span>
<a name="l01429"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabe95b1e2d808b2dd6267600c146cf308">01429</a> <span class="preprocessor">#define  ADC_SQR3_SQ18                       ((uint32_t)0x3E000000)        </span>
<a name="l01430"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3ab05621cf822767e5f59f66f4b8982f">01430</a> <span class="preprocessor">#define  ADC_SQR3_SQ18_0                     ((uint32_t)0x02000000)        </span>
<a name="l01431"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab99c4146408643d3ae1286d691d0d43f">01431</a> <span class="preprocessor">#define  ADC_SQR3_SQ18_1                     ((uint32_t)0x04000000)        </span>
<a name="l01432"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7171c4b6e48648e077ff154d72a781c9">01432</a> <span class="preprocessor">#define  ADC_SQR3_SQ18_2                     ((uint32_t)0x08000000)        </span>
<a name="l01433"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5f2614b39aaea2272c0e2691f5da9adc">01433</a> <span class="preprocessor">#define  ADC_SQR3_SQ18_3                     ((uint32_t)0x10000000)        </span>
<a name="l01434"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga965e84387cabadaa202aa8b9a376d9f8">01434</a> <span class="preprocessor">#define  ADC_SQR3_SQ18_4                     ((uint32_t)0x20000000)        </span>
<a name="l01436"></a>01436 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR4 register  *******************/</span>
<a name="l01437"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6784b388e8ed44356b3101376f17f8ce">01437</a> <span class="preprocessor">#define  ADC_SQR4_SQ7                        ((uint32_t)0x0000001F)        </span>
<a name="l01438"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga833e90c9e123fede38bb03fb9ca8356c">01438</a> <span class="preprocessor">#define  ADC_SQR4_SQ7_0                      ((uint32_t)0x00000001)        </span>
<a name="l01439"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacf99a052f6b6848c9ddd80864d68a606">01439</a> <span class="preprocessor">#define  ADC_SQR4_SQ7_1                      ((uint32_t)0x00000002)        </span>
<a name="l01440"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5f9959b3d8c2fbca0e3712f55917672b">01440</a> <span class="preprocessor">#define  ADC_SQR4_SQ7_2                      ((uint32_t)0x00000004)        </span>
<a name="l01441"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0d22cda4978d61ef8b95044460f87fc3">01441</a> <span class="preprocessor">#define  ADC_SQR4_SQ7_3                      ((uint32_t)0x00000008)        </span>
<a name="l01442"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf060c3cabf657170b65597c18b1c18e9">01442</a> <span class="preprocessor">#define  ADC_SQR4_SQ7_4                      ((uint32_t)0x00000010)        </span>
<a name="l01444"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga727faa81b02e45f6088ec52cbdd17fc6">01444</a> <span class="preprocessor">#define  ADC_SQR4_SQ8                        ((uint32_t)0x000003E0)        </span>
<a name="l01445"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab54161c267d0e5c67b2d9560f38e1e72">01445</a> <span class="preprocessor">#define  ADC_SQR4_SQ8_0                      ((uint32_t)0x00000020)        </span>
<a name="l01446"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1705b76fdb5be09bd1aff13d3d60f3c2">01446</a> <span class="preprocessor">#define  ADC_SQR4_SQ8_1                      ((uint32_t)0x00000040)        </span>
<a name="l01447"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae672dea3dca7bca2b514256b85bf6102">01447</a> <span class="preprocessor">#define  ADC_SQR4_SQ8_2                      ((uint32_t)0x00000080)        </span>
<a name="l01448"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabae68af6ac7742def83fed22dfd9c539">01448</a> <span class="preprocessor">#define  ADC_SQR4_SQ8_3                      ((uint32_t)0x00000100)        </span>
<a name="l01449"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga308a424913533da05a25f3602b0302cd">01449</a> <span class="preprocessor">#define  ADC_SQR4_SQ8_4                      ((uint32_t)0x00000200)        </span>
<a name="l01451"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabcfc6ab4958524619cea0091ea090d98">01451</a> <span class="preprocessor">#define  ADC_SQR4_SQ9                        ((uint32_t)0x00007C00)        </span>
<a name="l01452"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga07ec0597d4514a456f9ffcde70219e01">01452</a> <span class="preprocessor">#define  ADC_SQR4_SQ9_0                      ((uint32_t)0x00000400)        </span>
<a name="l01453"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaba98a41834287d644287ea3b034748cc">01453</a> <span class="preprocessor">#define  ADC_SQR4_SQ9_1                      ((uint32_t)0x00000800)        </span>
<a name="l01454"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabf4c4383bc3237aa6ed18b287e9bfcd1">01454</a> <span class="preprocessor">#define  ADC_SQR4_SQ9_2                      ((uint32_t)0x00001000)        </span>
<a name="l01455"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga29a0d4a6f880660cf26b39cb59c41f38">01455</a> <span class="preprocessor">#define  ADC_SQR4_SQ9_3                      ((uint32_t)0x00002000)        </span>
<a name="l01456"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa2f8350167490b687bef042c01a2b55b">01456</a> <span class="preprocessor">#define  ADC_SQR4_SQ9_4                      ((uint32_t)0x00004000)        </span>
<a name="l01458"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab2291e9b36344e5a2b3c3bee01a57256">01458</a> <span class="preprocessor">#define  ADC_SQR4_SQ10                        ((uint32_t)0x000F8000)        </span>
<a name="l01459"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad569b757639c8e18d6627679dd2baa63">01459</a> <span class="preprocessor">#define  ADC_SQR4_SQ10_0                      ((uint32_t)0x00008000)        </span>
<a name="l01460"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5382539b635f729cf2bab4e9ef374af2">01460</a> <span class="preprocessor">#define  ADC_SQR4_SQ10_1                      ((uint32_t)0x00010000)        </span>
<a name="l01461"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabd5ec71cd990f059000438871e773e76">01461</a> <span class="preprocessor">#define  ADC_SQR4_SQ10_2                      ((uint32_t)0x00020000)        </span>
<a name="l01462"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae9fc736e02ad0990c34559b0de41787a">01462</a> <span class="preprocessor">#define  ADC_SQR4_SQ10_3                      ((uint32_t)0x00040000)        </span>
<a name="l01463"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga947181161899c9ad2993515bf0e09949">01463</a> <span class="preprocessor">#define  ADC_SQR4_SQ10_4                      ((uint32_t)0x00080000)        </span>
<a name="l01465"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga373bfa5e67dff6d54f489903fd70ffc2">01465</a> <span class="preprocessor">#define  ADC_SQR4_SQ11                        ((uint32_t)0x01F00000)        </span>
<a name="l01466"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga158f68e849077d0aceeafbab30a5c0b6">01466</a> <span class="preprocessor">#define  ADC_SQR4_SQ11_0                      ((uint32_t)0x00100000)        </span>
<a name="l01467"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga23022baf8b595cf41d82011a6e9c44c0">01467</a> <span class="preprocessor">#define  ADC_SQR4_SQ11_1                      ((uint32_t)0x00200000)        </span>
<a name="l01468"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga10db311c6d44f131faa2e7910bb9e693">01468</a> <span class="preprocessor">#define  ADC_SQR4_SQ11_2                      ((uint32_t)0x00400000)        </span>
<a name="l01469"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8665a7083517cbc00813334db54a7d02">01469</a> <span class="preprocessor">#define  ADC_SQR4_SQ11_3                      ((uint32_t)0x00800000)        </span>
<a name="l01470"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafdab18f0926060dff760759daa0c4956">01470</a> <span class="preprocessor">#define  ADC_SQR4_SQ11_4                      ((uint32_t)0x01000000)        </span>
<a name="l01472"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9dca3af614cc06addea7080a94180d7d">01472</a> <span class="preprocessor">#define  ADC_SQR4_SQ12                        ((uint32_t)0x3E000000)        </span>
<a name="l01473"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga991d67e9534f3ba27693d06eaaf0c9d6">01473</a> <span class="preprocessor">#define  ADC_SQR4_SQ12_0                      ((uint32_t)0x02000000)        </span>
<a name="l01474"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadbe90c7e1d5fea817a285045342f03d4">01474</a> <span class="preprocessor">#define  ADC_SQR4_SQ12_1                      ((uint32_t)0x04000000)        </span>
<a name="l01475"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4cae58134b4feb58a41cfa9cf203cc6b">01475</a> <span class="preprocessor">#define  ADC_SQR4_SQ12_2                      ((uint32_t)0x08000000)        </span>
<a name="l01476"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9adc8f72b246f58ec0eeed66a4b5f0aa">01476</a> <span class="preprocessor">#define  ADC_SQR4_SQ12_3                      ((uint32_t)0x10000000)        </span>
<a name="l01477"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c6ebd2540da770f652cbb1b2ef6a0df">01477</a> <span class="preprocessor">#define  ADC_SQR4_SQ12_4                      ((uint32_t)0x20000000)        </span>
<a name="l01479"></a>01479 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR5 register  *******************/</span>
<a name="l01480"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5aa0bed7683585af2d4079a81f626815">01480</a> <span class="preprocessor">#define  ADC_SQR5_SQ1                        ((uint32_t)0x0000001F)        </span>
<a name="l01481"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6d7b92bf8ba789b76256e205988cc8de">01481</a> <span class="preprocessor">#define  ADC_SQR5_SQ1_0                      ((uint32_t)0x00000001)        </span>
<a name="l01482"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga374490cc8d96ed0a40d3f212bc6fd6d1">01482</a> <span class="preprocessor">#define  ADC_SQR5_SQ1_1                      ((uint32_t)0x00000002)        </span>
<a name="l01483"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4e21c2a89e71e60406cacb23de6f6597">01483</a> <span class="preprocessor">#define  ADC_SQR5_SQ1_2                      ((uint32_t)0x00000004)        </span>
<a name="l01484"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7aeddef7b3153a014f66e11e72dd0bba">01484</a> <span class="preprocessor">#define  ADC_SQR5_SQ1_3                      ((uint32_t)0x00000008)        </span>
<a name="l01485"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga72e4578aaae278121803054afacaf141">01485</a> <span class="preprocessor">#define  ADC_SQR5_SQ1_4                      ((uint32_t)0x00000010)        </span>
<a name="l01487"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga56e34aabf8d53e73aa4bb6e3b75c599f">01487</a> <span class="preprocessor">#define  ADC_SQR5_SQ2                        ((uint32_t)0x000003E0)        </span>
<a name="l01488"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1b11d43c527a2cf645762fb7e7dec7fc">01488</a> <span class="preprocessor">#define  ADC_SQR5_SQ2_0                      ((uint32_t)0x00000020)        </span>
<a name="l01489"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga88d50dc6ca741b26755dd82a1856cf53">01489</a> <span class="preprocessor">#define  ADC_SQR5_SQ2_1                      ((uint32_t)0x00000040)        </span>
<a name="l01490"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0a66193f8748453b0503ffffe6685f6a">01490</a> <span class="preprocessor">#define  ADC_SQR5_SQ2_2                      ((uint32_t)0x00000080)        </span>
<a name="l01491"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5579b4580cdce4706fa615f64e9f96c9">01491</a> <span class="preprocessor">#define  ADC_SQR5_SQ2_3                      ((uint32_t)0x00000100)        </span>
<a name="l01492"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7d5ad8afd70f9f28b4a88e386cc09cec">01492</a> <span class="preprocessor">#define  ADC_SQR5_SQ2_4                      ((uint32_t)0x00000200)        </span>
<a name="l01494"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga739ea0dec33eb0ad445d905d000c47cf">01494</a> <span class="preprocessor">#define  ADC_SQR5_SQ3                        ((uint32_t)0x00007C00)        </span>
<a name="l01495"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga06cef57d15705909eb7f1bb37fecf25e">01495</a> <span class="preprocessor">#define  ADC_SQR5_SQ3_0                      ((uint32_t)0x00000400)        </span>
<a name="l01496"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga74c6612646d03d8fd53c8edfa4038290">01496</a> <span class="preprocessor">#define  ADC_SQR5_SQ3_1                      ((uint32_t)0x00000800)        </span>
<a name="l01497"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga786b9443aed5508350e9bda84a097fb1">01497</a> <span class="preprocessor">#define  ADC_SQR5_SQ3_2                      ((uint32_t)0x00001000)        </span>
<a name="l01498"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacc36d94c0446bd7a7e45f1b2a7523867">01498</a> <span class="preprocessor">#define  ADC_SQR5_SQ3_3                      ((uint32_t)0x00002000)        </span>
<a name="l01499"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga21cc47dd6e091cfe7e362d3ea92ee053">01499</a> <span class="preprocessor">#define  ADC_SQR5_SQ3_4                      ((uint32_t)0x00004000)        </span>
<a name="l01501"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga68fd5161463707720627d3ed148d460d">01501</a> <span class="preprocessor">#define  ADC_SQR5_SQ4                        ((uint32_t)0x000F8000)        </span>
<a name="l01502"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaf03153380c7947b1995af4ceffb7a9f">01502</a> <span class="preprocessor">#define  ADC_SQR5_SQ4_0                      ((uint32_t)0x00008000)        </span>
<a name="l01503"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadddb60adcb4997e46789dcd056d567a8">01503</a> <span class="preprocessor">#define  ADC_SQR5_SQ4_1                      ((uint32_t)0x00010000)        </span>
<a name="l01504"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeb275820e78ec4fa0b89eea2b900ba0d">01504</a> <span class="preprocessor">#define  ADC_SQR5_SQ4_2                      ((uint32_t)0x00020000)        </span>
<a name="l01505"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1ff202a53e417e424a86e9070cc05844">01505</a> <span class="preprocessor">#define  ADC_SQR5_SQ4_3                      ((uint32_t)0x00040000)        </span>
<a name="l01506"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8271f2c544dc69679b563e5bc0c63501">01506</a> <span class="preprocessor">#define  ADC_SQR5_SQ4_4                      ((uint32_t)0x00080000)        </span>
<a name="l01508"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa90d273f9a3794cea4ae1ce554401883">01508</a> <span class="preprocessor">#define  ADC_SQR5_SQ5                        ((uint32_t)0x01F00000)        </span>
<a name="l01509"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga55fbd2e559c61002e6cf806e5efa354d">01509</a> <span class="preprocessor">#define  ADC_SQR5_SQ5_0                      ((uint32_t)0x00100000)        </span>
<a name="l01510"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab1d54ba7312387b83825a952e3f200c3">01510</a> <span class="preprocessor">#define  ADC_SQR5_SQ5_1                      ((uint32_t)0x00200000)        </span>
<a name="l01511"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacc23fe907ee7f1e5f5c66ad2dab56327">01511</a> <span class="preprocessor">#define  ADC_SQR5_SQ5_2                      ((uint32_t)0x00400000)        </span>
<a name="l01512"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac924ad7abe86f80a79fe4466c25807c7">01512</a> <span class="preprocessor">#define  ADC_SQR5_SQ5_3                      ((uint32_t)0x00800000)        </span>
<a name="l01513"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga22b8c36ef4145f39753847907cdfe59a">01513</a> <span class="preprocessor">#define  ADC_SQR5_SQ5_4                      ((uint32_t)0x01000000)        </span>
<a name="l01515"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga72754a147002fa804b2f1943dc141b1a">01515</a> <span class="preprocessor">#define  ADC_SQR5_SQ6                        ((uint32_t)0x3E000000)        </span>
<a name="l01516"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf2c53129c3e7b97f443ea6a9a27179e1">01516</a> <span class="preprocessor">#define  ADC_SQR5_SQ6_0                      ((uint32_t)0x02000000)        </span>
<a name="l01517"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4e339f78ad8a541c3b3e7603669d3365">01517</a> <span class="preprocessor">#define  ADC_SQR5_SQ6_1                      ((uint32_t)0x04000000)        </span>
<a name="l01518"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac6f6db546bdbb8d6b530e45d098404a4">01518</a> <span class="preprocessor">#define  ADC_SQR5_SQ6_2                      ((uint32_t)0x08000000)        </span>
<a name="l01519"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab698c700c93c937e1e6d490dbd7f1d56">01519</a> <span class="preprocessor">#define  ADC_SQR5_SQ6_3                      ((uint32_t)0x10000000)        </span>
<a name="l01520"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5620318bf1c13a50e7aba31fdffbbc3f">01520</a> <span class="preprocessor">#define  ADC_SQR5_SQ6_4                      ((uint32_t)0x20000000)        </span>
<a name="l01523"></a>01523 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JSQR register  *******************/</span>
<a name="l01524"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2">01524</a> <span class="preprocessor">#define  ADC_JSQR_JSQ1                       ((uint32_t)0x0000001F)        </span>
<a name="l01525"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292">01525</a> <span class="preprocessor">#define  ADC_JSQR_JSQ1_0                     ((uint32_t)0x00000001)        </span>
<a name="l01526"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509">01526</a> <span class="preprocessor">#define  ADC_JSQR_JSQ1_1                     ((uint32_t)0x00000002)        </span>
<a name="l01527"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671">01527</a> <span class="preprocessor">#define  ADC_JSQR_JSQ1_2                     ((uint32_t)0x00000004)        </span>
<a name="l01528"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb">01528</a> <span class="preprocessor">#define  ADC_JSQR_JSQ1_3                     ((uint32_t)0x00000008)        </span>
<a name="l01529"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594">01529</a> <span class="preprocessor">#define  ADC_JSQR_JSQ1_4                     ((uint32_t)0x00000010)        </span>
<a name="l01531"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4">01531</a> <span class="preprocessor">#define  ADC_JSQR_JSQ2                       ((uint32_t)0x000003E0)        </span>
<a name="l01532"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d">01532</a> <span class="preprocessor">#define  ADC_JSQR_JSQ2_0                     ((uint32_t)0x00000020)        </span>
<a name="l01533"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378">01533</a> <span class="preprocessor">#define  ADC_JSQR_JSQ2_1                     ((uint32_t)0x00000040)        </span>
<a name="l01534"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581">01534</a> <span class="preprocessor">#define  ADC_JSQR_JSQ2_2                     ((uint32_t)0x00000080)        </span>
<a name="l01535"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a">01535</a> <span class="preprocessor">#define  ADC_JSQR_JSQ2_3                     ((uint32_t)0x00000100)        </span>
<a name="l01536"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59">01536</a> <span class="preprocessor">#define  ADC_JSQR_JSQ2_4                     ((uint32_t)0x00000200)        </span>
<a name="l01538"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9">01538</a> <span class="preprocessor">#define  ADC_JSQR_JSQ3                       ((uint32_t)0x00007C00)        </span>
<a name="l01539"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98">01539</a> <span class="preprocessor">#define  ADC_JSQR_JSQ3_0                     ((uint32_t)0x00000400)        </span>
<a name="l01540"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32">01540</a> <span class="preprocessor">#define  ADC_JSQR_JSQ3_1                     ((uint32_t)0x00000800)        </span>
<a name="l01541"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9">01541</a> <span class="preprocessor">#define  ADC_JSQR_JSQ3_2                     ((uint32_t)0x00001000)        </span>
<a name="l01542"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e">01542</a> <span class="preprocessor">#define  ADC_JSQR_JSQ3_3                     ((uint32_t)0x00002000)        </span>
<a name="l01543"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac">01543</a> <span class="preprocessor">#define  ADC_JSQR_JSQ3_4                     ((uint32_t)0x00004000)        </span>
<a name="l01545"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4">01545</a> <span class="preprocessor">#define  ADC_JSQR_JSQ4                       ((uint32_t)0x000F8000)        </span>
<a name="l01546"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649">01546</a> <span class="preprocessor">#define  ADC_JSQR_JSQ4_0                     ((uint32_t)0x00008000)        </span>
<a name="l01547"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7">01547</a> <span class="preprocessor">#define  ADC_JSQR_JSQ4_1                     ((uint32_t)0x00010000)        </span>
<a name="l01548"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a">01548</a> <span class="preprocessor">#define  ADC_JSQR_JSQ4_2                     ((uint32_t)0x00020000)        </span>
<a name="l01549"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917">01549</a> <span class="preprocessor">#define  ADC_JSQR_JSQ4_3                     ((uint32_t)0x00040000)        </span>
<a name="l01550"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca">01550</a> <span class="preprocessor">#define  ADC_JSQR_JSQ4_4                     ((uint32_t)0x00080000)        </span>
<a name="l01552"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">01552</a> <span class="preprocessor">#define  ADC_JSQR_JL                         ((uint32_t)0x00300000)        </span>
<a name="l01553"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58">01553</a> <span class="preprocessor">#define  ADC_JSQR_JL_0                       ((uint32_t)0x00100000)        </span>
<a name="l01554"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e">01554</a> <span class="preprocessor">#define  ADC_JSQR_JL_1                       ((uint32_t)0x00200000)        </span>
<a name="l01556"></a>01556 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR1 register  *******************/</span>
<a name="l01557"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">01557</a> <span class="preprocessor">#define  ADC_JDR1_JDATA                      ((uint32_t)0x0000FFFF)        </span>
<a name="l01559"></a>01559 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR2 register  *******************/</span>
<a name="l01560"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8">01560</a> <span class="preprocessor">#define  ADC_JDR2_JDATA                      ((uint32_t)0x0000FFFF)        </span>
<a name="l01562"></a>01562 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR3 register  *******************/</span>
<a name="l01563"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef">01563</a> <span class="preprocessor">#define  ADC_JDR3_JDATA                      ((uint32_t)0x0000FFFF)        </span>
<a name="l01565"></a>01565 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR4 register  *******************/</span>
<a name="l01566"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1">01566</a> <span class="preprocessor">#define  ADC_JDR4_JDATA                      ((uint32_t)0x0000FFFF)        </span>
<a name="l01568"></a>01568 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span>
<a name="l01569"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">01569</a> <span class="preprocessor">#define  ADC_DR_DATA                         ((uint32_t)0x0000FFFF)        </span>
<a name="l01571"></a>01571 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR0 register  *******************/</span>
<a name="l01572"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga42c066f5f48778246823d87f59493e25">01572</a> <span class="preprocessor">#define  ADC_SMPR3_SMP30                     ((uint32_t)0x00000007)        </span>
<a name="l01573"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga72df4df060b473f2429ebe00e7ad8cb8">01573</a> <span class="preprocessor">#define  ADC_SMPR3_SMP30_0                   ((uint32_t)0x00000001)        </span>
<a name="l01574"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga572b7fc4787169fd1e0c7fef4b18191f">01574</a> <span class="preprocessor">#define  ADC_SMPR3_SMP30_1                   ((uint32_t)0x00000002)        </span>
<a name="l01575"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa2568be2a152bb98295eaaaa340aabff">01575</a> <span class="preprocessor">#define  ADC_SMPR3_SMP30_2                   ((uint32_t)0x00000004)        </span>
<a name="l01577"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga329daaa958447b8b360ff3101c12bf89">01577</a> <span class="preprocessor">#define  ADC_SMPR3_SMP31                     ((uint32_t)0x00000038)        </span>
<a name="l01578"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga72e2f7e0c4128ab0989b2fb2e25d877c">01578</a> <span class="preprocessor">#define  ADC_SMPR3_SMP31_0                   ((uint32_t)0x00000008)        </span>
<a name="l01579"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad679afb6a16d000438f1b3eb5e0eb61a">01579</a> <span class="preprocessor">#define  ADC_SMPR3_SMP31_1                   ((uint32_t)0x00000010)        </span>
<a name="l01580"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3b5e426058610c1f4b1b9e5872d7eb6d">01580</a> <span class="preprocessor">#define  ADC_SMPR3_SMP31_2                   ((uint32_t)0x00000020)        </span>
<a name="l01582"></a>01582 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CSR register  ********************/</span>
<a name="l01583"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3e640f7443f14d01a37e29cff004223f">01583</a> <span class="preprocessor">#define  ADC_CSR_AWD1                        ((uint32_t)0x00000001)        </span>
<a name="l01584"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga715bcb019d713187aacd46f4482fa5f9">01584</a> <span class="preprocessor">#define  ADC_CSR_EOC1                        ((uint32_t)0x00000002)        </span>
<a name="l01585"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1a8a134d8b946f3549390294ef94b8d6">01585</a> <span class="preprocessor">#define  ADC_CSR_JEOC1                       ((uint32_t)0x00000004)        </span>
<a name="l01586"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3f1e6578b14d71c6d972c6d6f6d48eaa">01586</a> <span class="preprocessor">#define  ADC_CSR_JSTRT1                      ((uint32_t)0x00000008)        </span>
<a name="l01587"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga78ff468cfaa299ef62ab7b8b9910e142">01587</a> <span class="preprocessor">#define  ADC_CSR_STRT1                       ((uint32_t)0x00000010)        </span>
<a name="l01588"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga52c109fe013835222183c22b26d6edec">01588</a> <span class="preprocessor">#define  ADC_CSR_OVR1                        ((uint32_t)0x00000020)        </span>
<a name="l01589"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8f13adc8261a3f8a9daade26ba345a71">01589</a> <span class="preprocessor">#define  ADC_CSR_ADONS1                      ((uint32_t)0x00000040)        </span>
<a name="l01591"></a>01591 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CCR register  ********************/</span>
<a name="l01592"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3a2ee019aef4c64fffc72141f7aaab2c">01592</a> <span class="preprocessor">#define  ADC_CCR_ADCPRE                      ((uint32_t)0x00030000)        </span>
<a name="l01593"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf3108cc8fb81f6efd1e93fa5f82ac313">01593</a> <span class="preprocessor">#define  ADC_CCR_ADCPRE_0                    ((uint32_t)0x00010000)        </span>
<a name="l01594"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafa090830d2d359db04f365d46c6644d5">01594</a> <span class="preprocessor">#define  ADC_CCR_ADCPRE_1                    ((uint32_t)0x00020000)        </span>
<a name="l01595"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafc020d85a8740491ce3f218a0706f1dc">01595</a> <span class="preprocessor">#define  ADC_CCR_TSVREFE                     ((uint32_t)0x00800000)        </span>
<a name="l01597"></a>01597 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l01598"></a>01598 <span class="comment">/*                                                                            */</span>
<a name="l01599"></a>01599 <span class="comment">/*                       Advanced Encryption Standard (AES)                   */</span>
<a name="l01600"></a>01600 <span class="comment">/*                                                                            */</span>
<a name="l01601"></a>01601 <span class="comment">/******************************************************************************/</span>
<a name="l01602"></a>01602 <span class="comment">/*******************  Bit definition for AES_CR register  *********************/</span>
<a name="l01603"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga793f677a6e13b096fb17d916bed37cef">01603</a> <span class="preprocessor">#define  AES_CR_EN                           ((uint32_t)0x00000001)        </span>
<a name="l01604"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6c80e8d81c50c097af9cf7de557df110">01604</a> <span class="preprocessor">#define  AES_CR_DATATYPE                     ((uint32_t)0x00000006)        </span>
<a name="l01605"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2764073cf0c876f608f91f8c14663e61">01605</a> <span class="preprocessor">#define  AES_CR_DATATYPE_0                   ((uint32_t)0x00000002)        </span>
<a name="l01606"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga613f4a6783fc4eafef1ad142554ed74d">01606</a> <span class="preprocessor">#define  AES_CR_DATATYPE_1                   ((uint32_t)0x00000004)        </span>
<a name="l01608"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaa6d9390051e249621eb513c23d12cb8">01608</a> <span class="preprocessor">#define  AES_CR_MODE                         ((uint32_t)0x00000018)        </span>
<a name="l01609"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafa9dc6317e5abb4231933795c5a6462f">01609</a> <span class="preprocessor">#define  AES_CR_MODE_0                       ((uint32_t)0x00000008)        </span>
<a name="l01610"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2afbd18da49cf395ad0ed8d75dbc107d">01610</a> <span class="preprocessor">#define  AES_CR_MODE_1                       ((uint32_t)0x00000010)        </span>
<a name="l01612"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad0480c556742416e139d9323edabfb0f">01612</a> <span class="preprocessor">#define  AES_CR_CHMOD                        ((uint32_t)0x00000060)        </span>
<a name="l01613"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabc6e7f7797482bf5033109516c6896db">01613</a> <span class="preprocessor">#define  AES_CR_CHMOD_0                      ((uint32_t)0x00000020)        </span>
<a name="l01614"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac4b9147f8228e54a153df8d8c64bf028">01614</a> <span class="preprocessor">#define  AES_CR_CHMOD_1                      ((uint32_t)0x00000040)        </span>
<a name="l01616"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaba058729353aa9497c4373feb991c188">01616</a> <span class="preprocessor">#define  AES_CR_CCFC                         ((uint32_t)0x00000080)        </span>
<a name="l01617"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacdb4462b7998b9fb644294b1f7fa9cf5">01617</a> <span class="preprocessor">#define  AES_CR_ERRC                         ((uint32_t)0x00000100)        </span>
<a name="l01618"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4be926131e23fcbd2e8199246cb65437">01618</a> <span class="preprocessor">#define  AES_CR_CCIE                         ((uint32_t)0x00000200)        </span>
<a name="l01619"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5e2c884de8c44e1389d50a592c212ddb">01619</a> <span class="preprocessor">#define  AES_CR_ERRIE                        ((uint32_t)0x00000400)        </span>
<a name="l01620"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga831cd81165de195754932cab9d09c98f">01620</a> <span class="preprocessor">#define  AES_CR_DMAINEN                      ((uint32_t)0x00000800)        </span>
<a name="l01621"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac31e5c71bed1ead58994864562f62d1b">01621</a> <span class="preprocessor">#define  AES_CR_DMAOUTEN                     ((uint32_t)0x00001000)        </span>
<a name="l01623"></a>01623 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for AES_SR register  *********************/</span>
<a name="l01624"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2098ac19aa512efe6337d589236a92ff">01624</a> <span class="preprocessor">#define  AES_SR_CCF                          ((uint32_t)0x00000001)        </span>
<a name="l01625"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf00798a1b7171a2900332651f419cf45">01625</a> <span class="preprocessor">#define  AES_SR_RDERR                        ((uint32_t)0x00000002)        </span>
<a name="l01626"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga96bb31bb44f18978b4dd9e2aee509ee3">01626</a> <span class="preprocessor">#define  AES_SR_WRERR                        ((uint32_t)0x00000004)        </span>
<a name="l01628"></a>01628 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for AES_DINR register  *******************/</span>
<a name="l01629"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab505bcce9a627fb2e2306722c128f2a6">01629</a> <span class="preprocessor">#define  AES_DINR                            ((uint32_t)0x0000FFFF)        </span>
<a name="l01631"></a>01631 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for AES_DOUTR register  ******************/</span>
<a name="l01632"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga562572001c9530f0f9c6ff42ec5ae77c">01632</a> <span class="preprocessor">#define  AES_DOUTR                           ((uint32_t)0x0000FFFF)        </span>
<a name="l01634"></a>01634 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for AES_KEYR0 register  ******************/</span>
<a name="l01635"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2553ad2e32ce799b3aa87eef6c35edb1">01635</a> <span class="preprocessor">#define  AES_KEYR0                           ((uint32_t)0x0000FFFF)        </span>
<a name="l01637"></a>01637 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for AES_KEYR1 register  ******************/</span>
<a name="l01638"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafe9406c2ad70ead61411fae9b3e88884">01638</a> <span class="preprocessor">#define  AES_KEYR1                           ((uint32_t)0x0000FFFF)        </span>
<a name="l01640"></a>01640 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for AES_KEYR2 register  ******************/</span>
<a name="l01641"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga157c8025e6b04affd7f1a4158fb813c6">01641</a> <span class="preprocessor">#define  AES_KEYR2                           ((uint32_t)0x0000FFFF)        </span>
<a name="l01643"></a>01643 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for AES_KEYR3 register  ******************/</span>
<a name="l01644"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2e084a1c01cdc48b94c0ccbf05c49519">01644</a> <span class="preprocessor">#define  AES_KEYR3                           ((uint32_t)0x0000FFFF)        </span>
<a name="l01646"></a>01646 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for AES_IVR0 register  *******************/</span>
<a name="l01647"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6cb856812f6947714e6d59bccae0e3b1">01647</a> <span class="preprocessor">#define  AES_IVR0                            ((uint32_t)0x0000FFFF)        </span>
<a name="l01649"></a>01649 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for AES_IVR1 register  *******************/</span>
<a name="l01650"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga83f2314b5d62989b83ca083854e34aa7">01650</a> <span class="preprocessor">#define  AES_IVR1                            ((uint32_t)0x0000FFFF)        </span>
<a name="l01652"></a>01652 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for AES_IVR2 register  *******************/</span>
<a name="l01653"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1ab213c20b767f9d2e9aa7156288c697">01653</a> <span class="preprocessor">#define  AES_IVR2                            ((uint32_t)0x0000FFFF)        </span>
<a name="l01655"></a>01655 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for AES_IVR3 register  *******************/</span>
<a name="l01656"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf9a4b4c613ced92f8c5c057d93704674">01656</a> <span class="preprocessor">#define  AES_IVR3                            ((uint32_t)0x0000FFFF)        </span>
<a name="l01658"></a>01658 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l01659"></a>01659 <span class="comment">/*                                                                            */</span>
<a name="l01660"></a>01660 <span class="comment">/*                      Analog Comparators (COMP)                             */</span>
<a name="l01661"></a>01661 <span class="comment">/*                                                                            */</span>
<a name="l01662"></a>01662 <span class="comment">/******************************************************************************/</span>
<a name="l01663"></a>01663 
<a name="l01664"></a>01664 <span class="comment">/******************  Bit definition for COMP_CSR register  ********************/</span>
<a name="l01665"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0e47bef7243bf58487191cfa1a2b92ee">01665</a> <span class="preprocessor">#define  COMP_CSR_10KPU                      ((uint32_t)0x00000001)        </span>
<a name="l01666"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6d533e19d0355e57c31f05fa7376ae50">01666</a> <span class="preprocessor">#define  COMP_CSR_400KPU                     ((uint32_t)0x00000002)        </span>
<a name="l01667"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8652af41fff631fc3ccb6e29292b2792">01667</a> <span class="preprocessor">#define  COMP_CSR_10KPD                      ((uint32_t)0x00000004)        </span>
<a name="l01668"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad63d40fb031fcecf6bf626608c5b79c9">01668</a> <span class="preprocessor">#define  COMP_CSR_400KPD                     ((uint32_t)0x00000008)        </span>
<a name="l01670"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadbe77e34f0b50dd7d38b777c6495448f">01670</a> <span class="preprocessor">#define  COMP_CSR_CMP1EN                     ((uint32_t)0x00000010)        </span>
<a name="l01671"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3c3c12f885ef7b170df129f47f00acaa">01671</a> <span class="preprocessor">#define  COMP_CSR_SW1                        ((uint32_t)0x00000020)        </span>
<a name="l01672"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7f27dfdaa5e7261e84462f4a40a0eebd">01672</a> <span class="preprocessor">#define  COMP_CSR_CMP1OUT                    ((uint32_t)0x00000080)        </span>
<a name="l01674"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga53c3e4f4ab43d8aeeca7c58236e8a3bc">01674</a> <span class="preprocessor">#define  COMP_CSR_SPEED                      ((uint32_t)0x00001000)        </span>
<a name="l01675"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0bb2aa3d0055f1246613d11407195e1d">01675</a> <span class="preprocessor">#define  COMP_CSR_CMP2OUT                    ((uint32_t)0x00002000)        </span>
<a name="l01677"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf1acb48a929c69332b5067efa080aa7e">01677</a> <span class="preprocessor">#define  COMP_CSR_VREFOUTEN                  ((uint32_t)0x00010000)        </span>
<a name="l01678"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga67164ea60986b0d8323dab125be2d7e0">01678</a> <span class="preprocessor">#define  COMP_CSR_WNDWE                      ((uint32_t)0x00020000)        </span>
<a name="l01680"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad643b8237ac05f37e844c4623eee38e2">01680</a> <span class="preprocessor">#define  COMP_CSR_INSEL                      ((uint32_t)0x001C0000)        </span>
<a name="l01681"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga22c878cb32e006482652690adead3e74">01681</a> <span class="preprocessor">#define  COMP_CSR_INSEL_0                    ((uint32_t)0x00040000)        </span>
<a name="l01682"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6c924a874286b31ae1854c97ebe3ad6a">01682</a> <span class="preprocessor">#define  COMP_CSR_INSEL_1                    ((uint32_t)0x00080000)        </span>
<a name="l01683"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9163490c0de87d801562c28aee779281">01683</a> <span class="preprocessor">#define  COMP_CSR_INSEL_2                    ((uint32_t)0x00100000)        </span>
<a name="l01685"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga38311a7b049416e9eb89c4d5e1bee615">01685</a> <span class="preprocessor">#define  COMP_CSR_OUTSEL                     ((uint32_t)0x00E00000)        </span>
<a name="l01686"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6107493783e3f6576cbbb5abf8be4b8f">01686</a> <span class="preprocessor">#define  COMP_CSR_OUTSEL_0                   ((uint32_t)0x00200000)        </span>
<a name="l01687"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4fa5c5275916b906ea0bc1bbdb634ab6">01687</a> <span class="preprocessor">#define  COMP_CSR_OUTSEL_1                   ((uint32_t)0x00400000)        </span>
<a name="l01688"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae988c09e46307cf68c8da5708ef08bba">01688</a> <span class="preprocessor">#define  COMP_CSR_OUTSEL_2                   ((uint32_t)0x00800000)        </span>
<a name="l01690"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaebc554efe1fbb906964fc9bfa971b834">01690</a> <span class="preprocessor">#define  COMP_CSR_FCH3                       ((uint32_t)0x04000000)        </span>
<a name="l01691"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa55cfd36c5e8419dce09a73310d71acf">01691</a> <span class="preprocessor">#define  COMP_CSR_FCH8                       ((uint32_t)0x08000000)        </span>
<a name="l01692"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf34f3961e44566985baff979b3de49eb">01692</a> <span class="preprocessor">#define  COMP_CSR_RCH13                      ((uint32_t)0x10000000)        </span>
<a name="l01694"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaefb7a410881f0816c137867c22153987">01694</a> <span class="preprocessor">#define  COMP_CSR_CAIE                       ((uint32_t)0x20000000)        </span>
<a name="l01695"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac8693eb5905a8e66a8301965772b6163">01695</a> <span class="preprocessor">#define  COMP_CSR_CAIF                       ((uint32_t)0x40000000)        </span>
<a name="l01696"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab8464fe51ce24b7f198455dc2fb31c4f">01696</a> <span class="preprocessor">#define  COMP_CSR_TSUSP                      ((uint32_t)0x80000000)        </span>
<a name="l01698"></a>01698 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l01699"></a>01699 <span class="comment">/*                                                                            */</span>
<a name="l01700"></a>01700 <span class="comment">/*                         Operational Amplifier (OPAMP)                      */</span>
<a name="l01701"></a>01701 <span class="comment">/*                                                                            */</span>
<a name="l01702"></a>01702 <span class="comment">/******************************************************************************/</span>
<a name="l01703"></a>01703 <span class="comment">/*******************  Bit definition for OPAMP_CSR register  ******************/</span>
<a name="l01704"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae5b644934e804cbc8e42bd484dcebd6e">01704</a> <span class="preprocessor">#define OPAMP_CSR_OPA1PD                     ((uint32_t)0x00000001)        </span>
<a name="l01705"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga37b676e928da0202bddb2f12188c90ef">01705</a> <span class="preprocessor">#define OPAMP_CSR_S3SEL1                     ((uint32_t)0x00000002)        </span>
<a name="l01706"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0e328d9d724eb39d4400d36d502fea5a">01706</a> <span class="preprocessor">#define OPAMP_CSR_S4SEL1                     ((uint32_t)0x00000004)        </span>
<a name="l01707"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac4eea516e7d5c208b8289b0660cc75a9">01707</a> <span class="preprocessor">#define OPAMP_CSR_S5SEL1                     ((uint32_t)0x00000008)        </span>
<a name="l01708"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5d6208311a1867d128b86cd3c7cb510b">01708</a> <span class="preprocessor">#define OPAMP_CSR_S6SEL1                     ((uint32_t)0x00000010)        </span>
<a name="l01709"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga559315504bd28b2ae4bbd2eb5f68a5c3">01709</a> <span class="preprocessor">#define OPAMP_CSR_OPA1CAL_L                  ((uint32_t)0x00000020)        </span>
<a name="l01710"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7b23675b1a4989b66adb3b4bde3701a4">01710</a> <span class="preprocessor">#define OPAMP_CSR_OPA1CAL_H                  ((uint32_t)0x00000040)        </span>
<a name="l01711"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5150a4cdd237a13e2e90d270401dc01a">01711</a> <span class="preprocessor">#define OPAMP_CSR_OPA1LPM                    ((uint32_t)0x00000080)        </span>
<a name="l01712"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga48a11d9b9cabf471a9eb865749258cbd">01712</a> <span class="preprocessor">#define OPAMP_CSR_OPA2PD                     ((uint32_t)0x00000100)        </span>
<a name="l01713"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5a8a67e8d565fd87ed7d815b97b595ed">01713</a> <span class="preprocessor">#define OPAMP_CSR_S3SEL2                     ((uint32_t)0x00000200)        </span>
<a name="l01714"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab6c4ae766097f963e04ea1453edb2ae5">01714</a> <span class="preprocessor">#define OPAMP_CSR_S4SEL2                     ((uint32_t)0x00000400)        </span>
<a name="l01715"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7b0d17dca87b31e081ab21816742f798">01715</a> <span class="preprocessor">#define OPAMP_CSR_S5SEL2                     ((uint32_t)0x00000800)        </span>
<a name="l01716"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga67e91d1a9059b9c1a513488c461cc4ee">01716</a> <span class="preprocessor">#define OPAMP_CSR_S6SEL2                     ((uint32_t)0x00001000)        </span>
<a name="l01717"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaef0680339e9466294ed793971564d414">01717</a> <span class="preprocessor">#define OPAMP_CSR_OPA2CAL_L                  ((uint32_t)0x00002000)        </span>
<a name="l01718"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad10eefaaf4ba1fd000519ac7b9a23a99">01718</a> <span class="preprocessor">#define OPAMP_CSR_OPA2CAL_H                  ((uint32_t)0x00004000)        </span>
<a name="l01719"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab886ae6a479d527ded647fde68507e7f">01719</a> <span class="preprocessor">#define OPAMP_CSR_OPA2LPM                    ((uint32_t)0x00008000)        </span>
<a name="l01720"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9654013fe2fdc451fe058a2cb2acb676">01720</a> <span class="preprocessor">#define OPAMP_CSR_OPA3PD                     ((uint32_t)0x00010000)        </span>
<a name="l01721"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadff0805d6ac464d02c69eb17712d0cc8">01721</a> <span class="preprocessor">#define OPAMP_CSR_S3SEL3                     ((uint32_t)0x00020000)        </span>
<a name="l01722"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2f0031b457119e521efdea09a2331f5d">01722</a> <span class="preprocessor">#define OPAMP_CSR_S4SEL3                     ((uint32_t)0x00040000)        </span>
<a name="l01723"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7f40ae8a996a7a1a8b9a1abcaba4d6e2">01723</a> <span class="preprocessor">#define OPAMP_CSR_S5SEL3                     ((uint32_t)0x00080000)        </span>
<a name="l01724"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf3d352251aff35978e0f23da69a40a1d">01724</a> <span class="preprocessor">#define OPAMP_CSR_S6SEL3                     ((uint32_t)0x00100000)        </span>
<a name="l01725"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga81d1cac1c2fb6fc29cdea834aa6682fc">01725</a> <span class="preprocessor">#define OPAMP_CSR_OPA3CAL_L                  ((uint32_t)0x00200000)        </span>
<a name="l01726"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga651e244b6aeb3d84e6c0a7c92b66ec78">01726</a> <span class="preprocessor">#define OPAMP_CSR_OPA3CAL_H                  ((uint32_t)0x00400000)        </span>
<a name="l01727"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9a5671520e4b2a48a13fa05830107bbd">01727</a> <span class="preprocessor">#define OPAMP_CSR_OPA3LPM                    ((uint32_t)0x00800000)        </span>
<a name="l01728"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga19bdc28f97676f37d7f413e2bef9e439">01728</a> <span class="preprocessor">#define OPAMP_CSR_ANAWSEL1                   ((uint32_t)0x01000000)        </span>
<a name="l01729"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae11461c636f00cabc7c33c98118038f7">01729</a> <span class="preprocessor">#define OPAMP_CSR_ANAWSEL2                   ((uint32_t)0x02000000)        </span>
<a name="l01730"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7292fb0f4d01d24e7f0b74a0e380f691">01730</a> <span class="preprocessor">#define OPAMP_CSR_ANAWSEL3                   ((uint32_t)0x04000000)        </span>
<a name="l01731"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad733d970416f5da10bd97202fd3ac79a">01731</a> <span class="preprocessor">#define OPAMP_CSR_S7SEL2                     ((uint32_t)0x08000000)        </span>
<a name="l01732"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadd7cf07cd19782a07c3521f3f1393ac4">01732</a> <span class="preprocessor">#define OPAMP_CSR_AOP_RANGE                  ((uint32_t)0x10000000)        </span>
<a name="l01733"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2292621da808518e35353c6acb780939">01733</a> <span class="preprocessor">#define OPAMP_CSR_OPA1CALOUT                 ((uint32_t)0x20000000)        </span>
<a name="l01734"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3bf6b44e744f16a16f88e20c28b5cb6f">01734</a> <span class="preprocessor">#define OPAMP_CSR_OPA2CALOUT                 ((uint32_t)0x40000000)        </span>
<a name="l01735"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga31721a43b927aa5c21ac2593048f4b3c">01735</a> <span class="preprocessor">#define OPAMP_CSR_OPA3CALOUT                 ((uint32_t)0x80000000)        </span>
<a name="l01737"></a>01737 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for OPAMP_OTR register  ******************/</span>
<a name="l01738"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8305bb177fa09fa517ea4b19ea3608c8">01738</a> <span class="preprocessor">#define OPAMP_OTR_AO1_OPT_OFFSET_TRIM        ((uint32_t)0x000003FF)        </span>
<a name="l01739"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad26269f17246a77eef9128141817d6fb">01739</a> <span class="preprocessor">#define OPAMP_OTR_AO2_OPT_OFFSET_TRIM        ((uint32_t)0x000FFC00)        </span>
<a name="l01740"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabab4f16051586e59b29f84c3b3316eca">01740</a> <span class="preprocessor">#define OPAMP_OTR_AO3_OPT_OFFSET_TRIM        ((uint32_t)0x3FF00000)        </span>
<a name="l01741"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga11d7d7115cedfa7d321971f832d8a391">01741</a> <span class="preprocessor">#define OPAMP_OTR_OT_USER                    ((uint32_t)0x80000000)        </span>
<a name="l01743"></a>01743 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for OPAMP_LPOTR register  ****************/</span>
<a name="l01744"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6d67d0c010127eeb9579d64ef4f50b8e">01744</a> <span class="preprocessor">#define OPAMP_LP_OTR_AO1_OPT_OFFSET_TRIM_LP  ((uint32_t)0x000003FF)        </span>
<a name="l01745"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae84ec59f1995faa1f0018e7931cf42b6">01745</a> <span class="preprocessor">#define OPAMP_LP_OTR_AO2_OPT_OFFSET_TRIM_LP  ((uint32_t)0x000FFC00)        </span>
<a name="l01746"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6d9e1e43bbc700b5b4f570e65803ab94">01746</a> <span class="preprocessor">#define OPAMP_LP_OTR_AO3_OPT_OFFSET_TRIM_LP  ((uint32_t)0x3FF00000)        </span>
<a name="l01748"></a>01748 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l01749"></a>01749 <span class="comment">/*                                                                            */</span>
<a name="l01750"></a>01750 <span class="comment">/*                       CRC calculation unit (CRC)                           */</span>
<a name="l01751"></a>01751 <span class="comment">/*                                                                            */</span>
<a name="l01752"></a>01752 <span class="comment">/******************************************************************************/</span>
<a name="l01753"></a>01753 
<a name="l01754"></a>01754 <span class="comment">/*******************  Bit definition for CRC_DR register  *********************/</span>
<a name="l01755"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105">01755</a> <span class="preprocessor">#define  CRC_DR_DR                           ((uint32_t)0xFFFFFFFF)        </span>
<a name="l01757"></a>01757 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CRC_IDR register  ********************/</span>
<a name="l01758"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0">01758</a> <span class="preprocessor">#define  CRC_IDR_IDR                         ((uint8_t)0xFF)               </span>
<a name="l01760"></a>01760 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for CRC_CR register  ********************/</span>
<a name="l01761"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7">01761</a> <span class="preprocessor">#define  CRC_CR_RESET                        ((uint32_t)0x00000001)        </span>
<a name="l01763"></a>01763 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l01764"></a>01764 <span class="comment">/*                                                                            */</span>
<a name="l01765"></a>01765 <span class="comment">/*                    Digital to Analog Converter (DAC)                       */</span>
<a name="l01766"></a>01766 <span class="comment">/*                                                                            */</span>
<a name="l01767"></a>01767 <span class="comment">/******************************************************************************/</span>
<a name="l01768"></a>01768 
<a name="l01769"></a>01769 <span class="comment">/********************  Bit definition for DAC_CR register  ********************/</span>
<a name="l01770"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd">01770</a> <span class="preprocessor">#define  DAC_CR_EN1                          ((uint32_t)0x00000001)        </span>
<a name="l01771"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8">01771</a> <span class="preprocessor">#define  DAC_CR_BOFF1                        ((uint32_t)0x00000002)        </span>
<a name="l01772"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109">01772</a> <span class="preprocessor">#define  DAC_CR_TEN1                         ((uint32_t)0x00000004)        </span>
<a name="l01774"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c">01774</a> <span class="preprocessor">#define  DAC_CR_TSEL1                        ((uint32_t)0x00000038)        </span>
<a name="l01775"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b">01775</a> <span class="preprocessor">#define  DAC_CR_TSEL1_0                      ((uint32_t)0x00000008)        </span>
<a name="l01776"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766">01776</a> <span class="preprocessor">#define  DAC_CR_TSEL1_1                      ((uint32_t)0x00000010)        </span>
<a name="l01777"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408">01777</a> <span class="preprocessor">#define  DAC_CR_TSEL1_2                      ((uint32_t)0x00000020)        </span>
<a name="l01779"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e">01779</a> <span class="preprocessor">#define  DAC_CR_WAVE1                        ((uint32_t)0x000000C0)        </span>
<a name="l01780"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a">01780</a> <span class="preprocessor">#define  DAC_CR_WAVE1_0                      ((uint32_t)0x00000040)        </span>
<a name="l01781"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37">01781</a> <span class="preprocessor">#define  DAC_CR_WAVE1_1                      ((uint32_t)0x00000080)        </span>
<a name="l01783"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085">01783</a> <span class="preprocessor">#define  DAC_CR_MAMP1                        ((uint32_t)0x00000F00)        </span>
<a name="l01784"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec">01784</a> <span class="preprocessor">#define  DAC_CR_MAMP1_0                      ((uint32_t)0x00000100)        </span>
<a name="l01785"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d">01785</a> <span class="preprocessor">#define  DAC_CR_MAMP1_1                      ((uint32_t)0x00000200)        </span>
<a name="l01786"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b">01786</a> <span class="preprocessor">#define  DAC_CR_MAMP1_2                      ((uint32_t)0x00000400)        </span>
<a name="l01787"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b">01787</a> <span class="preprocessor">#define  DAC_CR_MAMP1_3                      ((uint32_t)0x00000800)        </span>
<a name="l01789"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17">01789</a> <span class="preprocessor">#define  DAC_CR_DMAEN1                       ((uint32_t)0x00001000)        </span>
<a name="l01790"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacbb0585e1053abf18cd129ad76a66bea">01790</a> <span class="preprocessor">#define  DAC_CR_DMAUDRIE1                    ((uint32_t)0x00002000)        </span>
<a name="l01791"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f">01791</a> <span class="preprocessor">#define  DAC_CR_EN2                          ((uint32_t)0x00010000)        </span>
<a name="l01792"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadd6f660a5f15262beca06b9098a559e9">01792</a> <span class="preprocessor">#define  DAC_CR_BOFF2                        ((uint32_t)0x00020000)        </span>
<a name="l01793"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f">01793</a> <span class="preprocessor">#define  DAC_CR_TEN2                         ((uint32_t)0x00040000)        </span>
<a name="l01795"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302">01795</a> <span class="preprocessor">#define  DAC_CR_TSEL2                        ((uint32_t)0x00380000)        </span>
<a name="l01796"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237">01796</a> <span class="preprocessor">#define  DAC_CR_TSEL2_0                      ((uint32_t)0x00080000)        </span>
<a name="l01797"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a">01797</a> <span class="preprocessor">#define  DAC_CR_TSEL2_1                      ((uint32_t)0x00100000)        </span>
<a name="l01798"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff">01798</a> <span class="preprocessor">#define  DAC_CR_TSEL2_2                      ((uint32_t)0x00200000)        </span>
<a name="l01800"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b">01800</a> <span class="preprocessor">#define  DAC_CR_WAVE2                        ((uint32_t)0x00C00000)        </span>
<a name="l01801"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d">01801</a> <span class="preprocessor">#define  DAC_CR_WAVE2_0                      ((uint32_t)0x00400000)        </span>
<a name="l01802"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f">01802</a> <span class="preprocessor">#define  DAC_CR_WAVE2_1                      ((uint32_t)0x00800000)        </span>
<a name="l01804"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd">01804</a> <span class="preprocessor">#define  DAC_CR_MAMP2                        ((uint32_t)0x0F000000)        </span>
<a name="l01805"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454">01805</a> <span class="preprocessor">#define  DAC_CR_MAMP2_0                      ((uint32_t)0x01000000)        </span>
<a name="l01806"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6">01806</a> <span class="preprocessor">#define  DAC_CR_MAMP2_1                      ((uint32_t)0x02000000)        </span>
<a name="l01807"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e">01807</a> <span class="preprocessor">#define  DAC_CR_MAMP2_2                      ((uint32_t)0x04000000)        </span>
<a name="l01808"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57">01808</a> <span class="preprocessor">#define  DAC_CR_MAMP2_3                      ((uint32_t)0x08000000)        </span>
<a name="l01810"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53">01810</a> <span class="preprocessor">#define  DAC_CR_DMAEN2                       ((uint32_t)0x10000000)        </span>
<a name="l01811"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga803e3bae78ced744b93aa76615303e15">01811</a> <span class="preprocessor">#define  DAC_CR_DMAUDRIE2                    ((uint32_t)0x20000000)        </span>
<a name="l01812"></a>01812 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_SWTRIGR register  ******************/</span>
<a name="l01813"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd">01813</a> <span class="preprocessor">#define  DAC_SWTRIGR_SWTRIG1                 ((uint8_t)0x01)               </span>
<a name="l01814"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8">01814</a> <span class="preprocessor">#define  DAC_SWTRIGR_SWTRIG2                 ((uint8_t)0x02)               </span>
<a name="l01816"></a>01816 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12R1 register  ******************/</span>
<a name="l01817"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d">01817</a> <span class="preprocessor">#define  DAC_DHR12R1_DACC1DHR                ((uint16_t)0x0FFF)            </span>
<a name="l01819"></a>01819 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12L1 register  ******************/</span>
<a name="l01820"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5">01820</a> <span class="preprocessor">#define  DAC_DHR12L1_DACC1DHR                ((uint16_t)0xFFF0)            </span>
<a name="l01822"></a>01822 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8R1 register  ******************/</span>
<a name="l01823"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb">01823</a> <span class="preprocessor">#define  DAC_DHR8R1_DACC1DHR                 ((uint8_t)0xFF)               </span>
<a name="l01825"></a>01825 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12R2 register  ******************/</span>
<a name="l01826"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7">01826</a> <span class="preprocessor">#define  DAC_DHR12R2_DACC2DHR                ((uint16_t)0x0FFF)            </span>
<a name="l01828"></a>01828 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12L2 register  ******************/</span>
<a name="l01829"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab">01829</a> <span class="preprocessor">#define  DAC_DHR12L2_DACC2DHR                ((uint16_t)0xFFF0)            </span>
<a name="l01831"></a>01831 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8R2 register  ******************/</span>
<a name="l01832"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c">01832</a> <span class="preprocessor">#define  DAC_DHR8R2_DACC2DHR                 ((uint8_t)0xFF)               </span>
<a name="l01834"></a>01834 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12RD register  ******************/</span>
<a name="l01835"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8">01835</a> <span class="preprocessor">#define  DAC_DHR12RD_DACC1DHR                ((uint32_t)0x00000FFF)        </span>
<a name="l01836"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540">01836</a> <span class="preprocessor">#define  DAC_DHR12RD_DACC2DHR                ((uint32_t)0x0FFF0000)        </span>
<a name="l01838"></a>01838 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12LD register  ******************/</span>
<a name="l01839"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd">01839</a> <span class="preprocessor">#define  DAC_DHR12LD_DACC1DHR                ((uint32_t)0x0000FFF0)        </span>
<a name="l01840"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17">01840</a> <span class="preprocessor">#define  DAC_DHR12LD_DACC2DHR                ((uint32_t)0xFFF00000)        </span>
<a name="l01842"></a>01842 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8RD register  ******************/</span>
<a name="l01843"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d">01843</a> <span class="preprocessor">#define  DAC_DHR8RD_DACC1DHR                 ((uint16_t)0x00FF)            </span>
<a name="l01844"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9">01844</a> <span class="preprocessor">#define  DAC_DHR8RD_DACC2DHR                 ((uint16_t)0xFF00)            </span>
<a name="l01846"></a>01846 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_DOR1 register  *******************/</span>
<a name="l01847"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a">01847</a> <span class="preprocessor">#define  DAC_DOR1_DACC1DOR                   ((uint16_t)0x0FFF)            </span>
<a name="l01849"></a>01849 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_DOR2 register  *******************/</span>
<a name="l01850"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04">01850</a> <span class="preprocessor">#define  DAC_DOR2_DACC2DOR                   ((uint16_t)0x0FFF)            </span>
<a name="l01852"></a>01852 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for DAC_SR register  ********************/</span>
<a name="l01853"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0">01853</a> <span class="preprocessor">#define  DAC_SR_DMAUDR1                      ((uint32_t)0x00002000)        </span>
<a name="l01854"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf16e48ab85d9261c5b599c56b14aea5d">01854</a> <span class="preprocessor">#define  DAC_SR_DMAUDR2                      ((uint32_t)0x20000000)        </span>
<a name="l01856"></a>01856 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l01857"></a>01857 <span class="comment">/*                                                                            */</span>
<a name="l01858"></a>01858 <span class="comment">/*                           Debug MCU (DBGMCU)                               */</span>
<a name="l01859"></a>01859 <span class="comment">/*                                                                            */</span>
<a name="l01860"></a>01860 <span class="comment">/******************************************************************************/</span>
<a name="l01861"></a>01861 
<a name="l01862"></a>01862 <span class="comment">/****************  Bit definition for DBGMCU_IDCODE register  *****************/</span>
<a name="l01863"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac">01863</a> <span class="preprocessor">#define  DBGMCU_IDCODE_DEV_ID                ((uint32_t)0x00000FFF)        </span>
<a name="l01865"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165">01865</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID                ((uint32_t)0xFFFF0000)        </span>
<a name="l01866"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga223ec71b13697d1d94ac910d74dda1a4">01866</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_0              ((uint32_t)0x00010000)        </span>
<a name="l01867"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c43be5f3bf427d9e5c5cb53c71c56c5">01867</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_1              ((uint32_t)0x00020000)        </span>
<a name="l01868"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafd0c09bab9658d492fadbb6d8e926ead">01868</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_2              ((uint32_t)0x00040000)        </span>
<a name="l01869"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1591e5e3e0ac1cf9a677e4ee7de14736">01869</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_3              ((uint32_t)0x00080000)        </span>
<a name="l01870"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae6c2934497d6e9611d0f0de63705a45d">01870</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_4              ((uint32_t)0x00100000)        </span>
<a name="l01871"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c2b20d6c7ba5ec12ed0aa8aacade921">01871</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_5              ((uint32_t)0x00200000)        </span>
<a name="l01872"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga777e36bfca8dbb754b1407be5d0f712b">01872</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_6              ((uint32_t)0x00400000)        </span>
<a name="l01873"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7ebea4db4ccddeeacfecb181ec8763e3">01873</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_7              ((uint32_t)0x00800000)        </span>
<a name="l01874"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1fb637a05555ad0cf9f1308184822c0a">01874</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_8              ((uint32_t)0x01000000)        </span>
<a name="l01875"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf24a517f96a59284e5b7c27c521050f7">01875</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_9              ((uint32_t)0x02000000)        </span>
<a name="l01876"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0770975f537cee88759c533cce1985c7">01876</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_10             ((uint32_t)0x04000000)        </span>
<a name="l01877"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga217da836fc3089b44a9d9c3daff40c75">01877</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_11             ((uint32_t)0x08000000)        </span>
<a name="l01878"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae27909354dd0b18756072ab3a3939e91">01878</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_12             ((uint32_t)0x10000000)        </span>
<a name="l01879"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga300efe7db3358b63a83133901ab507ac">01879</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_13             ((uint32_t)0x20000000)        </span>
<a name="l01880"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf7664e599c06b8f00398d9c84deec607">01880</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_14             ((uint32_t)0x40000000)        </span>
<a name="l01881"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga027015a672a0e61e0b8494b2f3d04c74">01881</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_15             ((uint32_t)0x80000000)        </span>
<a name="l01883"></a>01883 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DBGMCU_CR register  *******************/</span>
<a name="l01884"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga037c80fe1d7308cee68245715ef6cd9a">01884</a> <span class="preprocessor">#define  DBGMCU_CR_DBG_SLEEP                 ((uint32_t)0x00000001)        </span>
<a name="l01885"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75">01885</a> <span class="preprocessor">#define  DBGMCU_CR_DBG_STOP                  ((uint32_t)0x00000002)        </span>
<a name="l01886"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132">01886</a> <span class="preprocessor">#define  DBGMCU_CR_DBG_STANDBY               ((uint32_t)0x00000004)        </span>
<a name="l01887"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9034b6eb9d4dceadffc6a1d1959056c9">01887</a> <span class="preprocessor">#define  DBGMCU_CR_TRACE_IOEN                ((uint32_t)0x00000020)        </span>
<a name="l01889"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa1395189e10bdbc37bce9ea480e22d10">01889</a> <span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE                ((uint32_t)0x000000C0)        </span>
<a name="l01890"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85">01890</a> <span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE_0              ((uint32_t)0x00000040)        </span>
<a name="l01891"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e">01891</a> <span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE_1              ((uint32_t)0x00000080)        </span>
<a name="l01893"></a>01893 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DBGMCU_APB1_FZ register  **************/</span>
<a name="l01894"></a>01894 
<a name="l01895"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae3c5b87084934a18748f5ec168f5aef">01895</a> <span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP             ((uint32_t)0x00000001)   </span>
<a name="l01896"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2fea6834f4ef9fc6b403cd079a001cec">01896</a> <span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM3_STOP             ((uint32_t)0x00000002)   </span>
<a name="l01897"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7ac65bf9342bb8acbcb25938e93abc45">01897</a> <span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM4_STOP             ((uint32_t)0x00000004)   </span>
<a name="l01898"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga42d29d40515d36ce6ed7e5d34ed17dcf">01898</a> <span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM5_STOP             ((uint32_t)0x00000008)   </span>
<a name="l01899"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadea6a1e90739bcf1d0723a0566c66de7">01899</a> <span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP             ((uint32_t)0x00000010)   </span>
<a name="l01900"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafdade78c3d28a668f9826d0b72e5844b">01900</a> <span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM7_STOP             ((uint32_t)0x00000020)   </span>
<a name="l01901"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1e20246d389229ff46006b405bb56b1d">01901</a> <span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_RTC_STOP              ((uint32_t)0x00000400)   </span>
<a name="l01902"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8a49d5e849185d09ee6c7594512ffe88">01902</a> <span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP             ((uint32_t)0x00000800)   </span>
<a name="l01903"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gada8989cb96dd5d6dbdaaf16e1f127c6a">01903</a> <span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP             ((uint32_t)0x00001000)   </span>
<a name="l01904"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae83fb5d62c6e6fa1c2fd06084528404e">01904</a> <span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT    ((uint32_t)0x00200000)   </span>
<a name="l01905"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8f6320aba695f6c3f97608e478533e96">01905</a> <span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT    ((uint32_t)0x00400000)   </span>
<a name="l01907"></a>01907 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DBGMCU_APB2_FZ register  **************/</span>
<a name="l01908"></a>01908 
<a name="l01909"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf12c17533a1e3262ee11f760e44f5127">01909</a> <span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM9_STOP             ((uint32_t)0x00000004)   </span>
<a name="l01910"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga24d4bbf803a65e8202b0019ed0ce0ebb">01910</a> <span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM10_STOP            ((uint32_t)0x00000008)   </span>
<a name="l01911"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga354671c942db40e69820fd783ef955b4">01911</a> <span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM11_STOP            ((uint32_t)0x00000010)   </span>
<a name="l01913"></a>01913 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l01914"></a>01914 <span class="comment">/*                                                                            */</span>
<a name="l01915"></a>01915 <span class="comment">/*                           DMA Controller (DMA)                             */</span>
<a name="l01916"></a>01916 <span class="comment">/*                                                                            */</span>
<a name="l01917"></a>01917 <span class="comment">/******************************************************************************/</span>
<a name="l01918"></a>01918 
<a name="l01919"></a>01919 <span class="comment">/*******************  Bit definition for DMA_ISR register  ********************/</span>
<a name="l01920"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">01920</a> <span class="preprocessor">#define  DMA_ISR_GIF1                        ((uint32_t)0x00000001)        </span>
<a name="l01921"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">01921</a> <span class="preprocessor">#define  DMA_ISR_TCIF1                       ((uint32_t)0x00000002)        </span>
<a name="l01922"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">01922</a> <span class="preprocessor">#define  DMA_ISR_HTIF1                       ((uint32_t)0x00000004)        </span>
<a name="l01923"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">01923</a> <span class="preprocessor">#define  DMA_ISR_TEIF1                       ((uint32_t)0x00000008)        </span>
<a name="l01924"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">01924</a> <span class="preprocessor">#define  DMA_ISR_GIF2                        ((uint32_t)0x00000010)        </span>
<a name="l01925"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">01925</a> <span class="preprocessor">#define  DMA_ISR_TCIF2                       ((uint32_t)0x00000020)        </span>
<a name="l01926"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">01926</a> <span class="preprocessor">#define  DMA_ISR_HTIF2                       ((uint32_t)0x00000040)        </span>
<a name="l01927"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">01927</a> <span class="preprocessor">#define  DMA_ISR_TEIF2                       ((uint32_t)0x00000080)        </span>
<a name="l01928"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">01928</a> <span class="preprocessor">#define  DMA_ISR_GIF3                        ((uint32_t)0x00000100)        </span>
<a name="l01929"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">01929</a> <span class="preprocessor">#define  DMA_ISR_TCIF3                       ((uint32_t)0x00000200)        </span>
<a name="l01930"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">01930</a> <span class="preprocessor">#define  DMA_ISR_HTIF3                       ((uint32_t)0x00000400)        </span>
<a name="l01931"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">01931</a> <span class="preprocessor">#define  DMA_ISR_TEIF3                       ((uint32_t)0x00000800)        </span>
<a name="l01932"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">01932</a> <span class="preprocessor">#define  DMA_ISR_GIF4                        ((uint32_t)0x00001000)        </span>
<a name="l01933"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">01933</a> <span class="preprocessor">#define  DMA_ISR_TCIF4                       ((uint32_t)0x00002000)        </span>
<a name="l01934"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">01934</a> <span class="preprocessor">#define  DMA_ISR_HTIF4                       ((uint32_t)0x00004000)        </span>
<a name="l01935"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">01935</a> <span class="preprocessor">#define  DMA_ISR_TEIF4                       ((uint32_t)0x00008000)        </span>
<a name="l01936"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">01936</a> <span class="preprocessor">#define  DMA_ISR_GIF5                        ((uint32_t)0x00010000)        </span>
<a name="l01937"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">01937</a> <span class="preprocessor">#define  DMA_ISR_TCIF5                       ((uint32_t)0x00020000)        </span>
<a name="l01938"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">01938</a> <span class="preprocessor">#define  DMA_ISR_HTIF5                       ((uint32_t)0x00040000)        </span>
<a name="l01939"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">01939</a> <span class="preprocessor">#define  DMA_ISR_TEIF5                       ((uint32_t)0x00080000)        </span>
<a name="l01940"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">01940</a> <span class="preprocessor">#define  DMA_ISR_GIF6                        ((uint32_t)0x00100000)        </span>
<a name="l01941"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">01941</a> <span class="preprocessor">#define  DMA_ISR_TCIF6                       ((uint32_t)0x00200000)        </span>
<a name="l01942"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f">01942</a> <span class="preprocessor">#define  DMA_ISR_HTIF6                       ((uint32_t)0x00400000)        </span>
<a name="l01943"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a">01943</a> <span class="preprocessor">#define  DMA_ISR_TEIF6                       ((uint32_t)0x00800000)        </span>
<a name="l01944"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd">01944</a> <span class="preprocessor">#define  DMA_ISR_GIF7                        ((uint32_t)0x01000000)        </span>
<a name="l01945"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732">01945</a> <span class="preprocessor">#define  DMA_ISR_TCIF7                       ((uint32_t)0x02000000)        </span>
<a name="l01946"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">01946</a> <span class="preprocessor">#define  DMA_ISR_HTIF7                       ((uint32_t)0x04000000)        </span>
<a name="l01947"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">01947</a> <span class="preprocessor">#define  DMA_ISR_TEIF7                       ((uint32_t)0x08000000)        </span>
<a name="l01949"></a>01949 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_IFCR register  *******************/</span>
<a name="l01950"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122">01950</a> <span class="preprocessor">#define  DMA_IFCR_CGIF1                      ((uint32_t)0x00000001)        </span>
<a name="l01951"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1">01951</a> <span class="preprocessor">#define  DMA_IFCR_CTCIF1                     ((uint32_t)0x00000002)        </span>
<a name="l01952"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb">01952</a> <span class="preprocessor">#define  DMA_IFCR_CHTIF1                     ((uint32_t)0x00000004)        </span>
<a name="l01953"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29">01953</a> <span class="preprocessor">#define  DMA_IFCR_CTEIF1                     ((uint32_t)0x00000008)        </span>
<a name="l01954"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f">01954</a> <span class="preprocessor">#define  DMA_IFCR_CGIF2                      ((uint32_t)0x00000010)        </span>
<a name="l01955"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09">01955</a> <span class="preprocessor">#define  DMA_IFCR_CTCIF2                     ((uint32_t)0x00000020)        </span>
<a name="l01956"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760">01956</a> <span class="preprocessor">#define  DMA_IFCR_CHTIF2                     ((uint32_t)0x00000040)        </span>
<a name="l01957"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67">01957</a> <span class="preprocessor">#define  DMA_IFCR_CTEIF2                     ((uint32_t)0x00000080)        </span>
<a name="l01958"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d">01958</a> <span class="preprocessor">#define  DMA_IFCR_CGIF3                      ((uint32_t)0x00000100)        </span>
<a name="l01959"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d">01959</a> <span class="preprocessor">#define  DMA_IFCR_CTCIF3                     ((uint32_t)0x00000200)        </span>
<a name="l01960"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6">01960</a> <span class="preprocessor">#define  DMA_IFCR_CHTIF3                     ((uint32_t)0x00000400)        </span>
<a name="l01961"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067">01961</a> <span class="preprocessor">#define  DMA_IFCR_CTEIF3                     ((uint32_t)0x00000800)        </span>
<a name="l01962"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c">01962</a> <span class="preprocessor">#define  DMA_IFCR_CGIF4                      ((uint32_t)0x00001000)        </span>
<a name="l01963"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb">01963</a> <span class="preprocessor">#define  DMA_IFCR_CTCIF4                     ((uint32_t)0x00002000)        </span>
<a name="l01964"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b">01964</a> <span class="preprocessor">#define  DMA_IFCR_CHTIF4                     ((uint32_t)0x00004000)        </span>
<a name="l01965"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c">01965</a> <span class="preprocessor">#define  DMA_IFCR_CTEIF4                     ((uint32_t)0x00008000)        </span>
<a name="l01966"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc">01966</a> <span class="preprocessor">#define  DMA_IFCR_CGIF5                      ((uint32_t)0x00010000)        </span>
<a name="l01967"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327">01967</a> <span class="preprocessor">#define  DMA_IFCR_CTCIF5                     ((uint32_t)0x00020000)        </span>
<a name="l01968"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d">01968</a> <span class="preprocessor">#define  DMA_IFCR_CHTIF5                     ((uint32_t)0x00040000)        </span>
<a name="l01969"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9">01969</a> <span class="preprocessor">#define  DMA_IFCR_CTEIF5                     ((uint32_t)0x00080000)        </span>
<a name="l01970"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984">01970</a> <span class="preprocessor">#define  DMA_IFCR_CGIF6                      ((uint32_t)0x00100000)        </span>
<a name="l01971"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75">01971</a> <span class="preprocessor">#define  DMA_IFCR_CTCIF6                     ((uint32_t)0x00200000)        </span>
<a name="l01972"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4">01972</a> <span class="preprocessor">#define  DMA_IFCR_CHTIF6                     ((uint32_t)0x00400000)        </span>
<a name="l01973"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933">01973</a> <span class="preprocessor">#define  DMA_IFCR_CTEIF6                     ((uint32_t)0x00800000)        </span>
<a name="l01974"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099">01974</a> <span class="preprocessor">#define  DMA_IFCR_CGIF7                      ((uint32_t)0x01000000)        </span>
<a name="l01975"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b">01975</a> <span class="preprocessor">#define  DMA_IFCR_CTCIF7                     ((uint32_t)0x02000000)        </span>
<a name="l01976"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272">01976</a> <span class="preprocessor">#define  DMA_IFCR_CHTIF7                     ((uint32_t)0x04000000)        </span>
<a name="l01977"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d">01977</a> <span class="preprocessor">#define  DMA_IFCR_CTEIF7                     ((uint32_t)0x08000000)        </span>
<a name="l01979"></a>01979 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_CCR1 register  *******************/</span>
<a name="l01980"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga387640bb30564cbc9479b9e4207d75a9">01980</a> <span class="preprocessor">#define  DMA_CCR1_EN                         ((uint16_t)0x0001)            </span>
<a name="l01981"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gace00470cb24c0cf4e8c92541a3cc695c">01981</a> <span class="preprocessor">#define  DMA_CCR1_TCIE                       ((uint16_t)0x0002)            </span>
<a name="l01982"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3f14fe0da3c0d3252002b194097108a9">01982</a> <span class="preprocessor">#define  DMA_CCR1_HTIE                       ((uint16_t)0x0004)            </span>
<a name="l01983"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2cf72c1527c7610bcecb03816338b262">01983</a> <span class="preprocessor">#define  DMA_CCR1_TEIE                       ((uint16_t)0x0008)            </span>
<a name="l01984"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9512b76e871908af4777604e42676be4">01984</a> <span class="preprocessor">#define  DMA_CCR1_DIR                        ((uint16_t)0x0010)            </span>
<a name="l01985"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c008055878f08bc33b006847890ac53">01985</a> <span class="preprocessor">#define  DMA_CCR1_CIRC                       ((uint16_t)0x0020)            </span>
<a name="l01986"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga03421fb76491fccc4b1e6b469570b995">01986</a> <span class="preprocessor">#define  DMA_CCR1_PINC                       ((uint16_t)0x0040)            </span>
<a name="l01987"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac0af4a5f4c3e3dab2b6d06f3c11b2882">01987</a> <span class="preprocessor">#define  DMA_CCR1_MINC                       ((uint16_t)0x0080)            </span>
<a name="l01989"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5e7e53a0b94fa38dc14f2f9d4f99c768">01989</a> <span class="preprocessor">#define  DMA_CCR1_PSIZE                      ((uint16_t)0x0300)            </span>
<a name="l01990"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4c5e8b15368d6baca1f74fabde8dab06">01990</a> <span class="preprocessor">#define  DMA_CCR1_PSIZE_0                    ((uint16_t)0x0100)            </span>
<a name="l01991"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga87f1e7b62988eea6758b482ab3deb707">01991</a> <span class="preprocessor">#define  DMA_CCR1_PSIZE_1                    ((uint16_t)0x0200)            </span>
<a name="l01993"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf5f99b77927f2266f275dbbb21b1470f">01993</a> <span class="preprocessor">#define  DMA_CCR1_MSIZE                      ((uint16_t)0x0C00)            </span>
<a name="l01994"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad55531c87343e2c7a0a7b463903525bc">01994</a> <span class="preprocessor">#define  DMA_CCR1_MSIZE_0                    ((uint16_t)0x0400)            </span>
<a name="l01995"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1be46e87afa09b40f2efd0b00ea552cb">01995</a> <span class="preprocessor">#define  DMA_CCR1_MSIZE_1                    ((uint16_t)0x0800)            </span>
<a name="l01997"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga60b17026db327aaaf6368f13e6f2d358">01997</a> <span class="preprocessor">#define  DMA_CCR1_PL                         ((uint16_t)0x3000)            </span>
<a name="l01998"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabcfa498b39ded500e6d2c895b26cda70">01998</a> <span class="preprocessor">#define  DMA_CCR1_PL_0                       ((uint16_t)0x1000)            </span>
<a name="l01999"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf158a0849c5c1cb8ff35f29770c71375">01999</a> <span class="preprocessor">#define  DMA_CCR1_PL_1                       ((uint16_t)0x2000)            </span>
<a name="l02001"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga274c65bc7120061ed73fb4aca02bc1a8">02001</a> <span class="preprocessor">#define  DMA_CCR1_MEM2MEM                    ((uint16_t)0x4000)            </span>
<a name="l02003"></a>02003 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_CCR2 register  *******************/</span>
<a name="l02004"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacfb96436a038c7077828511d100d4a47">02004</a> <span class="preprocessor">#define  DMA_CCR2_EN                         ((uint16_t)0x0001)            </span>
<a name="l02005"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga72231403a4703c8f9b30c31519905f17">02005</a> <span class="preprocessor">#define  DMA_CCR2_TCIE                       ((uint16_t)0x0002)            </span>
<a name="l02006"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab10c029da9cab8f0166fc0a4d386a6e1">02006</a> <span class="preprocessor">#define  DMA_CCR2_HTIE                       ((uint16_t)0x0004)            </span>
<a name="l02007"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga39ce03a92cd76c66d01555d2a7565005">02007</a> <span class="preprocessor">#define  DMA_CCR2_TEIE                       ((uint16_t)0x0008)            </span>
<a name="l02008"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5bbde7db83e7bc9df673acffb5d1c6d3">02008</a> <span class="preprocessor">#define  DMA_CCR2_DIR                        ((uint16_t)0x0010)            </span>
<a name="l02009"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8419395c2413c1c5a39293fe3c51b043">02009</a> <span class="preprocessor">#define  DMA_CCR2_CIRC                       ((uint16_t)0x0020)            </span>
<a name="l02010"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga662ac6a62bd2759b8e254d979b94fd34">02010</a> <span class="preprocessor">#define  DMA_CCR2_PINC                       ((uint16_t)0x0040)            </span>
<a name="l02011"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae69693512a969cb7d71ffb697cc89fb">02011</a> <span class="preprocessor">#define  DMA_CCR2_MINC                       ((uint16_t)0x0080)            </span>
<a name="l02013"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0f7159145fe396545b94eab4449c6487">02013</a> <span class="preprocessor">#define  DMA_CCR2_PSIZE                      ((uint16_t)0x0300)            </span>
<a name="l02014"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9493e150e5c1946483530b346744a6f5">02014</a> <span class="preprocessor">#define  DMA_CCR2_PSIZE_0                    ((uint16_t)0x0100)            </span>
<a name="l02015"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga60acc9d4a361d491459dba62f820d9a4">02015</a> <span class="preprocessor">#define  DMA_CCR2_PSIZE_1                    ((uint16_t)0x0200)            </span>
<a name="l02017"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga62b4a55399708faa6abad771fd3cff5a">02017</a> <span class="preprocessor">#define  DMA_CCR2_MSIZE                      ((uint16_t)0x0C00)            </span>
<a name="l02018"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga590d9af747a3b70102c0899abbbd2930">02018</a> <span class="preprocessor">#define  DMA_CCR2_MSIZE_0                    ((uint16_t)0x0400)            </span>
<a name="l02019"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3a602816e76397bf90f4394193065984">02019</a> <span class="preprocessor">#define  DMA_CCR2_MSIZE_1                    ((uint16_t)0x0800)            </span>
<a name="l02021"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga03e599da7a5da32129aaeb7b123e5c87">02021</a> <span class="preprocessor">#define  DMA_CCR2_PL                         ((uint16_t)0x3000)            </span>
<a name="l02022"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaead3fb380db524c848a31d49d7dbedcd">02022</a> <span class="preprocessor">#define  DMA_CCR2_PL_0                       ((uint16_t)0x1000)            </span>
<a name="l02023"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga80cbce6e70c5ffdf03c885791b35c116">02023</a> <span class="preprocessor">#define  DMA_CCR2_PL_1                       ((uint16_t)0x2000)            </span>
<a name="l02025"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga24c6020357c18552920f3a581459f9e8">02025</a> <span class="preprocessor">#define  DMA_CCR2_MEM2MEM                    ((uint16_t)0x4000)            </span>
<a name="l02027"></a>02027 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_CCR3 register  *******************/</span>
<a name="l02028"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0fa49b0ad3de90cc1c426b10cf1c191f">02028</a> <span class="preprocessor">#define  DMA_CCR3_EN                         ((uint16_t)0x0001)            </span>
<a name="l02029"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadc09c8f9356f8a0d6443d7403a4d405c">02029</a> <span class="preprocessor">#define  DMA_CCR3_TCIE                       ((uint16_t)0x0002)            </span>
<a name="l02030"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8119a569028b6a6ff49db72f88be1c3b">02030</a> <span class="preprocessor">#define  DMA_CCR3_HTIE                       ((uint16_t)0x0004)            </span>
<a name="l02031"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8dd2fcd28d0aa8df1ca1bdd3211d455d">02031</a> <span class="preprocessor">#define  DMA_CCR3_TEIE                       ((uint16_t)0x0008)            </span>
<a name="l02032"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga678a5d91e74ce581cba96143eff3e6f7">02032</a> <span class="preprocessor">#define  DMA_CCR3_DIR                        ((uint16_t)0x0010)            </span>
<a name="l02033"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga95188ea292b73cead43bc83578818499">02033</a> <span class="preprocessor">#define  DMA_CCR3_CIRC                       ((uint16_t)0x0020)            </span>
<a name="l02034"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga68902d94629100d88a45d0367f802f64">02034</a> <span class="preprocessor">#define  DMA_CCR3_PINC                       ((uint16_t)0x0040)            </span>
<a name="l02035"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3e2abdd06dc67e7ce3eb58e2c1173708">02035</a> <span class="preprocessor">#define  DMA_CCR3_MINC                       ((uint16_t)0x0080)            </span>
<a name="l02037"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaae55191f69fc976c45423422fe05855">02037</a> <span class="preprocessor">#define  DMA_CCR3_PSIZE                      ((uint16_t)0x0300)            </span>
<a name="l02038"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga61d6c70b2dc2a536356135e5de21bbee">02038</a> <span class="preprocessor">#define  DMA_CCR3_PSIZE_0                    ((uint16_t)0x0100)            </span>
<a name="l02039"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1deb51665fb2061411534cedd06dbbb9">02039</a> <span class="preprocessor">#define  DMA_CCR3_PSIZE_1                    ((uint16_t)0x0200)            </span>
<a name="l02041"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadcb2577046f5e8dbae1752bd399c1635">02041</a> <span class="preprocessor">#define  DMA_CCR3_MSIZE                      ((uint16_t)0x0C00)            </span>
<a name="l02042"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaee6efcb54d1fec2de2dd5dfc06d56203">02042</a> <span class="preprocessor">#define  DMA_CCR3_MSIZE_0                    ((uint16_t)0x0400)            </span>
<a name="l02043"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga13f2bbe729a55547ae88af0d898615ca">02043</a> <span class="preprocessor">#define  DMA_CCR3_MSIZE_1                    ((uint16_t)0x0800)            </span>
<a name="l02045"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3882481a886166b84696ec3747a5185f">02045</a> <span class="preprocessor">#define  DMA_CCR3_PL                         ((uint16_t)0x3000)            </span>
<a name="l02046"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga946f5281d2b10185b79ad216a3a0c6bd">02046</a> <span class="preprocessor">#define  DMA_CCR3_PL_0                       ((uint16_t)0x1000)            </span>
<a name="l02047"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga31df7655887ca23e40918b6c73f0e79a">02047</a> <span class="preprocessor">#define  DMA_CCR3_PL_1                       ((uint16_t)0x2000)            </span>
<a name="l02049"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga70d1178c083a156368dc20af8f45c2e8">02049</a> <span class="preprocessor">#define  DMA_CCR3_MEM2MEM                    ((uint16_t)0x4000)            </span>
<a name="l02052"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga03ba637aa09839dd4866d9b79da64271">02052</a> <span class="preprocessor">#define  DMA_CCR4_EN                         ((uint16_t)0x0001)            </span>
<a name="l02053"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0ecd535728f0a5e20acd4ca40a6e385a">02053</a> <span class="preprocessor">#define  DMA_CCR4_TCIE                       ((uint16_t)0x0002)            </span>
<a name="l02054"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga07b1143740ddbb57e6a88a0c1efe6f67">02054</a> <span class="preprocessor">#define  DMA_CCR4_HTIE                       ((uint16_t)0x0004)            </span>
<a name="l02055"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga352bfbd9d24983387b21755f6680e63b">02055</a> <span class="preprocessor">#define  DMA_CCR4_TEIE                       ((uint16_t)0x0008)            </span>
<a name="l02056"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8205d7602eb7d732726b9e52011e6c72">02056</a> <span class="preprocessor">#define  DMA_CCR4_DIR                        ((uint16_t)0x0010)            </span>
<a name="l02057"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga275ab42b13b8a78755581808efea0fdb">02057</a> <span class="preprocessor">#define  DMA_CCR4_CIRC                       ((uint16_t)0x0020)            </span>
<a name="l02058"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9a3f35660940e5f9b21bfbcde24a963b">02058</a> <span class="preprocessor">#define  DMA_CCR4_PINC                       ((uint16_t)0x0040)            </span>
<a name="l02059"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga390c755f21506c08ff22795ba294eb1b">02059</a> <span class="preprocessor">#define  DMA_CCR4_MINC                       ((uint16_t)0x0080)            </span>
<a name="l02061"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf0234f5972817bd3f211a4418b960992">02061</a> <span class="preprocessor">#define  DMA_CCR4_PSIZE                      ((uint16_t)0x0300)            </span>
<a name="l02062"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga291a24527a4fd15fbb4bde1b86a9d1a1">02062</a> <span class="preprocessor">#define  DMA_CCR4_PSIZE_0                    ((uint16_t)0x0100)            </span>
<a name="l02063"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab59a122427b47da8917ec847c2a11a6d">02063</a> <span class="preprocessor">#define  DMA_CCR4_PSIZE_1                    ((uint16_t)0x0200)            </span>
<a name="l02065"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaca0c3bc34f23d75850aa05254d4a43d9">02065</a> <span class="preprocessor">#define  DMA_CCR4_MSIZE                      ((uint16_t)0x0C00)            </span>
<a name="l02066"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6bb8ec64346554aa20529e059816ec51">02066</a> <span class="preprocessor">#define  DMA_CCR4_MSIZE_0                    ((uint16_t)0x0400)            </span>
<a name="l02067"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeb05890600e52d6a7bcac29858ae53b7">02067</a> <span class="preprocessor">#define  DMA_CCR4_MSIZE_1                    ((uint16_t)0x0800)            </span>
<a name="l02069"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga438f94eb5444944e340bb5be9b4abdb0">02069</a> <span class="preprocessor">#define  DMA_CCR4_PL                         ((uint16_t)0x3000)            </span>
<a name="l02070"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga14772bf86f8d00386f824a974d0930e7">02070</a> <span class="preprocessor">#define  DMA_CCR4_PL_0                       ((uint16_t)0x1000)            </span>
<a name="l02071"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae28029a2215d23ef03ef29e0b096594b">02071</a> <span class="preprocessor">#define  DMA_CCR4_PL_1                       ((uint16_t)0x2000)            </span>
<a name="l02073"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabd5dfffd772e5efa02bf7206f9d01011">02073</a> <span class="preprocessor">#define  DMA_CCR4_MEM2MEM                    ((uint16_t)0x4000)            </span>
<a name="l02075"></a>02075 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CCR5 register  *******************/</span>
<a name="l02076"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4b326a9a20d8f2ede71a1230cfc6e037">02076</a> <span class="preprocessor">#define  DMA_CCR5_EN                         ((uint16_t)0x0001)            </span>
<a name="l02077"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7bc3e08b6c055364158cfdbf53a18344">02077</a> <span class="preprocessor">#define  DMA_CCR5_TCIE                       ((uint16_t)0x0002)            </span>
<a name="l02078"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga707914f7d14246d7c993d24ba5d29f7f">02078</a> <span class="preprocessor">#define  DMA_CCR5_HTIE                       ((uint16_t)0x0004)            </span>
<a name="l02079"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8976e26126b10cb911e81890b94e09cb">02079</a> <span class="preprocessor">#define  DMA_CCR5_TEIE                       ((uint16_t)0x0008)            </span>
<a name="l02080"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf68005a27ead66cb968d430edaa766ee">02080</a> <span class="preprocessor">#define  DMA_CCR5_DIR                        ((uint16_t)0x0010)            </span>
<a name="l02081"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2cdbfb907f2b03485e5555d986245595">02081</a> <span class="preprocessor">#define  DMA_CCR5_CIRC                       ((uint16_t)0x0020)            </span>
<a name="l02082"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga762ef78adaa655d9f18da462d7f80e16">02082</a> <span class="preprocessor">#define  DMA_CCR5_PINC                       ((uint16_t)0x0040)            </span>
<a name="l02083"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga96c1a50b68634e208e1635bb58abf11d">02083</a> <span class="preprocessor">#define  DMA_CCR5_MINC                       ((uint16_t)0x0080)            </span>
<a name="l02085"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1ee4f4f04c32985ad1797f9cb3164519">02085</a> <span class="preprocessor">#define  DMA_CCR5_PSIZE                      ((uint16_t)0x0300)            </span>
<a name="l02086"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c7ca44fb42b772ff1f75b6481a75c9c">02086</a> <span class="preprocessor">#define  DMA_CCR5_PSIZE_0                    ((uint16_t)0x0100)            </span>
<a name="l02087"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1295ed99d6e5ff626a3929ac4f79ff9d">02087</a> <span class="preprocessor">#define  DMA_CCR5_PSIZE_1                    ((uint16_t)0x0200)            </span>
<a name="l02089"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafbd29cd4f313c5bdd5977263443fa669">02089</a> <span class="preprocessor">#define  DMA_CCR5_MSIZE                      ((uint16_t)0x0C00)            </span>
<a name="l02090"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga078b357481a99e295deccf8fcdf47cf7">02090</a> <span class="preprocessor">#define  DMA_CCR5_MSIZE_0                    ((uint16_t)0x0400)            </span>
<a name="l02091"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4cf8c01c46bfbaa062fc98cf15ea25f7">02091</a> <span class="preprocessor">#define  DMA_CCR5_MSIZE_1                    ((uint16_t)0x0800)            </span>
<a name="l02093"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0ff8c18d3a085e78a44f45edc0b1db14">02093</a> <span class="preprocessor">#define  DMA_CCR5_PL                         ((uint16_t)0x3000)            </span>
<a name="l02094"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacb8a9b336b448ef4cb5cc0d1bbb5ae6e">02094</a> <span class="preprocessor">#define  DMA_CCR5_PL_0                       ((uint16_t)0x1000)            </span>
<a name="l02095"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga518692360d821bb30cf836e8c9558c5c">02095</a> <span class="preprocessor">#define  DMA_CCR5_PL_1                       ((uint16_t)0x2000)            </span>
<a name="l02097"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga07bea0e12e0ac706a6f7c448124ef9a4">02097</a> <span class="preprocessor">#define  DMA_CCR5_MEM2MEM                    ((uint16_t)0x4000)            </span>
<a name="l02099"></a>02099 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_CCR6 register  *******************/</span>
<a name="l02100"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa390cdfed63dd4e80b9b36ff509a5e62">02100</a> <span class="preprocessor">#define  DMA_CCR6_EN                         ((uint16_t)0x0001)            </span>
<a name="l02101"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac7c284e6d04517cb47fd401bb02fc152">02101</a> <span class="preprocessor">#define  DMA_CCR6_TCIE                       ((uint16_t)0x0002)            </span>
<a name="l02102"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga23bae5accea3b2a305debbc7469c7863">02102</a> <span class="preprocessor">#define  DMA_CCR6_HTIE                       ((uint16_t)0x0004)            </span>
<a name="l02103"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5e00d1fd85f3d70fb44f8ea3e7a6f2d5">02103</a> <span class="preprocessor">#define  DMA_CCR6_TEIE                       ((uint16_t)0x0008)            </span>
<a name="l02104"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga99cafc3705aa4f224d1a4f804756c9f5">02104</a> <span class="preprocessor">#define  DMA_CCR6_DIR                        ((uint16_t)0x0010)            </span>
<a name="l02105"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab3f17ba2bc4e54fd8f7aab802ab700c8">02105</a> <span class="preprocessor">#define  DMA_CCR6_CIRC                       ((uint16_t)0x0020)            </span>
<a name="l02106"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga772b475bf4486556456f0c915433a078">02106</a> <span class="preprocessor">#define  DMA_CCR6_PINC                       ((uint16_t)0x0040)            </span>
<a name="l02107"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2da9ce010cf743a549c20cd545beb1d8">02107</a> <span class="preprocessor">#define  DMA_CCR6_MINC                       ((uint16_t)0x0080)            </span>
<a name="l02109"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga709ecd29ac92652352442978d19c0d18">02109</a> <span class="preprocessor">#define  DMA_CCR6_PSIZE                      ((uint16_t)0x0300)            </span>
<a name="l02110"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga01f57663551eb1644c8dbd114f6614a0">02110</a> <span class="preprocessor">#define  DMA_CCR6_PSIZE_0                    ((uint16_t)0x0100)            </span>
<a name="l02111"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac737faa55be44e20c09343be2152538b">02111</a> <span class="preprocessor">#define  DMA_CCR6_PSIZE_1                    ((uint16_t)0x0200)            </span>
<a name="l02113"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga05ae53e204d28c22aab4e4065cf836c8">02113</a> <span class="preprocessor">#define  DMA_CCR6_MSIZE                      ((uint16_t)0x0C00)            </span>
<a name="l02114"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3aabd7ba4fb157fd7ee98986330a5d4c">02114</a> <span class="preprocessor">#define  DMA_CCR6_MSIZE_0                    ((uint16_t)0x0400)            </span>
<a name="l02115"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1338ae6c9e4c7b8795796136c98670a9">02115</a> <span class="preprocessor">#define  DMA_CCR6_MSIZE_1                    ((uint16_t)0x0800)            </span>
<a name="l02117"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9450899a6841c10c33c6de7b6ef517f9">02117</a> <span class="preprocessor">#define  DMA_CCR6_PL                         ((uint16_t)0x3000)            </span>
<a name="l02118"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga32b6403dbb0eb6c75a0eb947ef8140c7">02118</a> <span class="preprocessor">#define  DMA_CCR6_PL_0                       ((uint16_t)0x1000)            </span>
<a name="l02119"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0b07ce0ad36a27a76d5c2738cfdac7ab">02119</a> <span class="preprocessor">#define  DMA_CCR6_PL_1                       ((uint16_t)0x2000)            </span>
<a name="l02121"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf83d9d61b227309201fc9c6662c294d7">02121</a> <span class="preprocessor">#define  DMA_CCR6_MEM2MEM                    ((uint16_t)0x4000)            </span>
<a name="l02123"></a>02123 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_CCR7 register  *******************/</span>
<a name="l02124"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadd71615f84eb85443ca3c5a346ad941a">02124</a> <span class="preprocessor">#define  DMA_CCR7_EN                         ((uint16_t)0x0001)            </span>
<a name="l02125"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9ee626e57a25d83365bb9977473fac64">02125</a> <span class="preprocessor">#define  DMA_CCR7_TCIE                       ((uint16_t)0x0002)            </span>
<a name="l02126"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga00add0c51b7f2be5216b4d9c9bfb482d">02126</a> <span class="preprocessor">#define  DMA_CCR7_HTIE                       ((uint16_t)0x0004)            </span>
<a name="l02127"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeb8b8909af2a6f397cfa9a0db25578e9">02127</a> <span class="preprocessor">#define  DMA_CCR7_TEIE                       ((uint16_t)0x0008)            </span>
<a name="l02128"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga171e60ec8ec8d40bd7ede02394fe462a">02128</a> <span class="preprocessor">#define  DMA_CCR7_DIR                        ((uint16_t)0x0010)            </span>
<a name="l02129"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga666b8d997ea29a9a6a1543fa66881a87">02129</a> <span class="preprocessor">#define  DMA_CCR7_CIRC                       ((uint16_t)0x0020)            </span>
<a name="l02130"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1db13905f5813f7e63009c463d9784cf">02130</a> <span class="preprocessor">#define  DMA_CCR7_PINC                       ((uint16_t)0x0040)            </span>
<a name="l02131"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga72f4c74798d6e3389ababb9b1c70375d">02131</a> <span class="preprocessor">#define  DMA_CCR7_MINC                       ((uint16_t)0x0080)            </span>
<a name="l02133"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga543e1c261e0338c6353ce200db71ca16">02133</a> <span class="preprocessor">#define  DMA_CCR7_PSIZE            ,         ((uint16_t)0x0300)            </span>
<a name="l02134"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac22fc178469ac49b63892b777d01bf18">02134</a> <span class="preprocessor">#define  DMA_CCR7_PSIZE_0                    ((uint16_t)0x0100)            </span>
<a name="l02135"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga17b93563b085e30086a6959311ef8556">02135</a> <span class="preprocessor">#define  DMA_CCR7_PSIZE_1                    ((uint16_t)0x0200)            </span>
<a name="l02137"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga980efc51623b9dc2bc7377a6fa340a6b">02137</a> <span class="preprocessor">#define  DMA_CCR7_MSIZE                      ((uint16_t)0x0C00)            </span>
<a name="l02138"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga78a8c4240d456e518aaf7524e06c9c54">02138</a> <span class="preprocessor">#define  DMA_CCR7_MSIZE_0                    ((uint16_t)0x0400)            </span>
<a name="l02139"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4bdd0a51f96b2bfd2bf9c9259e93a506">02139</a> <span class="preprocessor">#define  DMA_CCR7_MSIZE_1                    ((uint16_t)0x0800)            </span>
<a name="l02141"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacfb0ffacc49baf0a87ec97964c29a801">02141</a> <span class="preprocessor">#define  DMA_CCR7_PL                         ((uint16_t)0x3000)            </span>
<a name="l02142"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1ea041c610341674d5f3c0dec6474769">02142</a> <span class="preprocessor">#define  DMA_CCR7_PL_0                       ((uint16_t)0x1000)            </span>
<a name="l02143"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad83de368de49aee0b03a5b180671974c">02143</a> <span class="preprocessor">#define  DMA_CCR7_PL_1                       ((uint16_t)0x2000)            </span>
<a name="l02145"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad7aec8d57e5f2c62be5cae2f8d134948">02145</a> <span class="preprocessor">#define  DMA_CCR7_MEM2MEM                    ((uint16_t)0x4000)            </span>
<a name="l02147"></a>02147 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR1 register  ******************/</span>
<a name="l02148"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4a8da69a5631e89e54b5d138b8c0a139">02148</a> <span class="preprocessor">#define  DMA_CNDTR1_NDT                      ((uint16_t)0xFFFF)            </span>
<a name="l02150"></a>02150 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR2 register  ******************/</span>
<a name="l02151"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c9b2052eb35128233d719f6b4ec995d">02151</a> <span class="preprocessor">#define  DMA_CNDTR2_NDT                      ((uint16_t)0xFFFF)            </span>
<a name="l02153"></a>02153 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR3 register  ******************/</span>
<a name="l02154"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga10d1cb5b77051c2e845033d77970fe61">02154</a> <span class="preprocessor">#define  DMA_CNDTR3_NDT                      ((uint16_t)0xFFFF)            </span>
<a name="l02156"></a>02156 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR4 register  ******************/</span>
<a name="l02157"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab5c5291e36f5610b6fbc06a9a28baa2b">02157</a> <span class="preprocessor">#define  DMA_CNDTR4_NDT                      ((uint16_t)0xFFFF)            </span>
<a name="l02159"></a>02159 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR5 register  ******************/</span>
<a name="l02160"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaffaace354e7c939d6b199d639a24bbb6">02160</a> <span class="preprocessor">#define  DMA_CNDTR5_NDT                      ((uint16_t)0xFFFF)            </span>
<a name="l02162"></a>02162 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR6 register  ******************/</span>
<a name="l02163"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga35dcc846e8e088220e6555d7388b8199">02163</a> <span class="preprocessor">#define  DMA_CNDTR6_NDT                      ((uint16_t)0xFFFF)            </span>
<a name="l02165"></a>02165 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR7 register  ******************/</span>
<a name="l02166"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7063058cc300e14d1b90c0469eb4688a">02166</a> <span class="preprocessor">#define  DMA_CNDTR7_NDT                      ((uint16_t)0xFFFF)            </span>
<a name="l02168"></a>02168 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR1 register  *******************/</span>
<a name="l02169"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga110deb1459d00898cbf29d06405cc09e">02169</a> <span class="preprocessor">#define  DMA_CPAR1_PA                        ((uint32_t)0xFFFFFFFF)        </span>
<a name="l02171"></a>02171 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR2 register  *******************/</span>
<a name="l02172"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadf0272feeaba4aaf2dc745d21c6dab22">02172</a> <span class="preprocessor">#define  DMA_CPAR2_PA                        ((uint32_t)0xFFFFFFFF)        </span>
<a name="l02174"></a>02174 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR3 register  *******************/</span>
<a name="l02175"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafb41094cbcf1cac82c20e55433bba245">02175</a> <span class="preprocessor">#define  DMA_CPAR3_PA                        ((uint32_t)0xFFFFFFFF)        </span>
<a name="l02178"></a>02178 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR4 register  *******************/</span>
<a name="l02179"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5d96976601824fef159e69bf0c96f6ff">02179</a> <span class="preprocessor">#define  DMA_CPAR4_PA                        ((uint32_t)0xFFFFFFFF)        </span>
<a name="l02181"></a>02181 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR5 register  *******************/</span>
<a name="l02182"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga26c22b129c9ca957e053d69c7b01dc94">02182</a> <span class="preprocessor">#define  DMA_CPAR5_PA                        ((uint32_t)0xFFFFFFFF)        </span>
<a name="l02184"></a>02184 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR6 register  *******************/</span>
<a name="l02185"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga545c0999ca0bdb03c3e7e1cbc48959ee">02185</a> <span class="preprocessor">#define  DMA_CPAR6_PA                        ((uint32_t)0xFFFFFFFF)        </span>
<a name="l02188"></a>02188 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR7 register  *******************/</span>
<a name="l02189"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0d017e6632afe7a578d1206009cccc26">02189</a> <span class="preprocessor">#define  DMA_CPAR7_PA                        ((uint32_t)0xFFFFFFFF)        </span>
<a name="l02191"></a>02191 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR1 register  *******************/</span>
<a name="l02192"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4dc4e0220aa1355af31da320adc46e19">02192</a> <span class="preprocessor">#define  DMA_CMAR1_MA                        ((uint32_t)0xFFFFFFFF)        </span>
<a name="l02194"></a>02194 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR2 register  *******************/</span>
<a name="l02195"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga87bdf41371b8840c67eef7d9709e251e">02195</a> <span class="preprocessor">#define  DMA_CMAR2_MA                        ((uint32_t)0xFFFFFFFF)        </span>
<a name="l02197"></a>02197 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR3 register  *******************/</span>
<a name="l02198"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga28ac1f8f47528eab9454472a30998285">02198</a> <span class="preprocessor">#define  DMA_CMAR3_MA                        ((uint32_t)0xFFFFFFFF)        </span>
<a name="l02201"></a>02201 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR4 register  *******************/</span>
<a name="l02202"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga579544b63b9c56bd70218902594313f6">02202</a> <span class="preprocessor">#define  DMA_CMAR4_MA                        ((uint32_t)0xFFFFFFFF)        </span>
<a name="l02204"></a>02204 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR5 register  *******************/</span>
<a name="l02205"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga76beec8af3bd0ceb2905c24fa00a957c">02205</a> <span class="preprocessor">#define  DMA_CMAR5_MA                        ((uint32_t)0xFFFFFFFF)        </span>
<a name="l02207"></a>02207 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR6 register  *******************/</span>
<a name="l02208"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga88187cb1bd9385601fce4fe69a420cad">02208</a> <span class="preprocessor">#define  DMA_CMAR6_MA                        ((uint32_t)0xFFFFFFFF)        </span>
<a name="l02210"></a>02210 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR7 register  *******************/</span>
<a name="l02211"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga511636b3a71aaa2ae4ced1b30b3e805a">02211</a> <span class="preprocessor">#define  DMA_CMAR7_MA                        ((uint32_t)0xFFFFFFFF)        </span>
<a name="l02213"></a>02213 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l02214"></a>02214 <span class="comment">/*                                                                            */</span>
<a name="l02215"></a>02215 <span class="comment">/*                  External Interrupt/Event Controller (EXTI)                */</span>
<a name="l02216"></a>02216 <span class="comment">/*                                                                            */</span>
<a name="l02217"></a>02217 <span class="comment">/******************************************************************************/</span>
<a name="l02218"></a>02218 
<a name="l02219"></a>02219 <span class="comment">/*******************  Bit definition for EXTI_IMR register  *******************/</span>
<a name="l02220"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097">02220</a> <span class="preprocessor">#define  EXTI_IMR_MR0                        ((uint32_t)0x00000001)        </span>
<a name="l02221"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58">02221</a> <span class="preprocessor">#define  EXTI_IMR_MR1                        ((uint32_t)0x00000002)        </span>
<a name="l02222"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67">02222</a> <span class="preprocessor">#define  EXTI_IMR_MR2                        ((uint32_t)0x00000004)        </span>
<a name="l02223"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134">02223</a> <span class="preprocessor">#define  EXTI_IMR_MR3                        ((uint32_t)0x00000008)        </span>
<a name="l02224"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3">02224</a> <span class="preprocessor">#define  EXTI_IMR_MR4                        ((uint32_t)0x00000010)        </span>
<a name="l02225"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">02225</a> <span class="preprocessor">#define  EXTI_IMR_MR5                        ((uint32_t)0x00000020)        </span>
<a name="l02226"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06">02226</a> <span class="preprocessor">#define  EXTI_IMR_MR6                        ((uint32_t)0x00000040)        </span>
<a name="l02227"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e">02227</a> <span class="preprocessor">#define  EXTI_IMR_MR7                        ((uint32_t)0x00000080)        </span>
<a name="l02228"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b">02228</a> <span class="preprocessor">#define  EXTI_IMR_MR8                        ((uint32_t)0x00000100)        </span>
<a name="l02229"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8">02229</a> <span class="preprocessor">#define  EXTI_IMR_MR9                        ((uint32_t)0x00000200)        </span>
<a name="l02230"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366">02230</a> <span class="preprocessor">#define  EXTI_IMR_MR10                       ((uint32_t)0x00000400)        </span>
<a name="l02231"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7">02231</a> <span class="preprocessor">#define  EXTI_IMR_MR11                       ((uint32_t)0x00000800)        </span>
<a name="l02232"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e">02232</a> <span class="preprocessor">#define  EXTI_IMR_MR12                       ((uint32_t)0x00001000)        </span>
<a name="l02233"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e">02233</a> <span class="preprocessor">#define  EXTI_IMR_MR13                       ((uint32_t)0x00002000)        </span>
<a name="l02234"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab">02234</a> <span class="preprocessor">#define  EXTI_IMR_MR14                       ((uint32_t)0x00004000)        </span>
<a name="l02235"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44">02235</a> <span class="preprocessor">#define  EXTI_IMR_MR15                       ((uint32_t)0x00008000)        </span>
<a name="l02236"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f">02236</a> <span class="preprocessor">#define  EXTI_IMR_MR16                       ((uint32_t)0x00010000)        </span>
<a name="l02237"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35">02237</a> <span class="preprocessor">#define  EXTI_IMR_MR17                       ((uint32_t)0x00020000)        </span>
<a name="l02238"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f">02238</a> <span class="preprocessor">#define  EXTI_IMR_MR18                       ((uint32_t)0x00040000)        </span>
<a name="l02239"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c">02239</a> <span class="preprocessor">#define  EXTI_IMR_MR19                       ((uint32_t)0x00080000)        </span>
<a name="l02240"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4aee679baf5820e1666b60e48a64cafa">02240</a> <span class="preprocessor">#define  EXTI_IMR_MR20                       ((uint32_t)0x00100000)        </span>
<a name="l02241"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3cc7e64c45d273ca7396ac1e0ce38c36">02241</a> <span class="preprocessor">#define  EXTI_IMR_MR21                       ((uint32_t)0x00200000)        </span>
<a name="l02242"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2aec84941d816be18a1607b6ee25acb1">02242</a> <span class="preprocessor">#define  EXTI_IMR_MR22                       ((uint32_t)0x00400000)        </span>
<a name="l02243"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaad03e0ffe4e9aba719518244adfd7a96">02243</a> <span class="preprocessor">#define  EXTI_IMR_MR23                       ((uint32_t)0x00800000)        </span>
<a name="l02245"></a>02245 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for EXTI_EMR register  *******************/</span>
<a name="l02246"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3">02246</a> <span class="preprocessor">#define  EXTI_EMR_MR0                        ((uint32_t)0x00000001)        </span>
<a name="l02247"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5">02247</a> <span class="preprocessor">#define  EXTI_EMR_MR1                        ((uint32_t)0x00000002)        </span>
<a name="l02248"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21">02248</a> <span class="preprocessor">#define  EXTI_EMR_MR2                        ((uint32_t)0x00000004)        </span>
<a name="l02249"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c">02249</a> <span class="preprocessor">#define  EXTI_EMR_MR3                        ((uint32_t)0x00000008)        </span>
<a name="l02250"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03">02250</a> <span class="preprocessor">#define  EXTI_EMR_MR4                        ((uint32_t)0x00000010)        </span>
<a name="l02251"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59">02251</a> <span class="preprocessor">#define  EXTI_EMR_MR5                        ((uint32_t)0x00000020)        </span>
<a name="l02252"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12">02252</a> <span class="preprocessor">#define  EXTI_EMR_MR6                        ((uint32_t)0x00000040)        </span>
<a name="l02253"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be">02253</a> <span class="preprocessor">#define  EXTI_EMR_MR7                        ((uint32_t)0x00000080)        </span>
<a name="l02254"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f">02254</a> <span class="preprocessor">#define  EXTI_EMR_MR8                        ((uint32_t)0x00000100)        </span>
<a name="l02255"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a">02255</a> <span class="preprocessor">#define  EXTI_EMR_MR9                        ((uint32_t)0x00000200)        </span>
<a name="l02256"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234">02256</a> <span class="preprocessor">#define  EXTI_EMR_MR10                       ((uint32_t)0x00000400)        </span>
<a name="l02257"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172">02257</a> <span class="preprocessor">#define  EXTI_EMR_MR11                       ((uint32_t)0x00000800)        </span>
<a name="l02258"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad">02258</a> <span class="preprocessor">#define  EXTI_EMR_MR12                       ((uint32_t)0x00001000)        </span>
<a name="l02259"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f">02259</a> <span class="preprocessor">#define  EXTI_EMR_MR13                       ((uint32_t)0x00002000)        </span>
<a name="l02260"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89">02260</a> <span class="preprocessor">#define  EXTI_EMR_MR14                       ((uint32_t)0x00004000)        </span>
<a name="l02261"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3">02261</a> <span class="preprocessor">#define  EXTI_EMR_MR15                       ((uint32_t)0x00008000)        </span>
<a name="l02262"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374">02262</a> <span class="preprocessor">#define  EXTI_EMR_MR16                       ((uint32_t)0x00010000)        </span>
<a name="l02263"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4">02263</a> <span class="preprocessor">#define  EXTI_EMR_MR17                       ((uint32_t)0x00020000)        </span>
<a name="l02264"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5">02264</a> <span class="preprocessor">#define  EXTI_EMR_MR18                       ((uint32_t)0x00040000)        </span>
<a name="l02265"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994">02265</a> <span class="preprocessor">#define  EXTI_EMR_MR19                       ((uint32_t)0x00080000)        </span>
<a name="l02266"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga047743f042d00f058dd8cf199c92fbfa">02266</a> <span class="preprocessor">#define  EXTI_EMR_MR20                       ((uint32_t)0x00100000)        </span>
<a name="l02267"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga935956e41524c1f96d208f63a699377a">02267</a> <span class="preprocessor">#define  EXTI_EMR_MR21                       ((uint32_t)0x00200000)        </span>
<a name="l02268"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8fbc202d80be3899d867a0b74abad813">02268</a> <span class="preprocessor">#define  EXTI_EMR_MR22                       ((uint32_t)0x00400000)        </span>
<a name="l02269"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab08ac6b29d8a15fc593950600753b8ee">02269</a> <span class="preprocessor">#define  EXTI_EMR_MR23                       ((uint32_t)0x00800000)        </span>
<a name="l02271"></a>02271 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_RTSR register  *******************/</span>
<a name="l02272"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6">02272</a> <span class="preprocessor">#define  EXTI_RTSR_TR0                       ((uint32_t)0x00000001)        </span>
<a name="l02273"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566">02273</a> <span class="preprocessor">#define  EXTI_RTSR_TR1                       ((uint32_t)0x00000002)        </span>
<a name="l02274"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c">02274</a> <span class="preprocessor">#define  EXTI_RTSR_TR2                       ((uint32_t)0x00000004)        </span>
<a name="l02275"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11">02275</a> <span class="preprocessor">#define  EXTI_RTSR_TR3                       ((uint32_t)0x00000008)        </span>
<a name="l02276"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc">02276</a> <span class="preprocessor">#define  EXTI_RTSR_TR4                       ((uint32_t)0x00000010)        </span>
<a name="l02277"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de">02277</a> <span class="preprocessor">#define  EXTI_RTSR_TR5                       ((uint32_t)0x00000020)        </span>
<a name="l02278"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6">02278</a> <span class="preprocessor">#define  EXTI_RTSR_TR6                       ((uint32_t)0x00000040)        </span>
<a name="l02279"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1">02279</a> <span class="preprocessor">#define  EXTI_RTSR_TR7                       ((uint32_t)0x00000080)        </span>
<a name="l02280"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39">02280</a> <span class="preprocessor">#define  EXTI_RTSR_TR8                       ((uint32_t)0x00000100)        </span>
<a name="l02281"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17">02281</a> <span class="preprocessor">#define  EXTI_RTSR_TR9                       ((uint32_t)0x00000200)        </span>
<a name="l02282"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4">02282</a> <span class="preprocessor">#define  EXTI_RTSR_TR10                      ((uint32_t)0x00000400)        </span>
<a name="l02283"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7">02283</a> <span class="preprocessor">#define  EXTI_RTSR_TR11                      ((uint32_t)0x00000800)        </span>
<a name="l02284"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04">02284</a> <span class="preprocessor">#define  EXTI_RTSR_TR12                      ((uint32_t)0x00001000)        </span>
<a name="l02285"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12">02285</a> <span class="preprocessor">#define  EXTI_RTSR_TR13                      ((uint32_t)0x00002000)        </span>
<a name="l02286"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda">02286</a> <span class="preprocessor">#define  EXTI_RTSR_TR14                      ((uint32_t)0x00004000)        </span>
<a name="l02287"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2">02287</a> <span class="preprocessor">#define  EXTI_RTSR_TR15                      ((uint32_t)0x00008000)        </span>
<a name="l02288"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589">02288</a> <span class="preprocessor">#define  EXTI_RTSR_TR16                      ((uint32_t)0x00010000)        </span>
<a name="l02289"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806">02289</a> <span class="preprocessor">#define  EXTI_RTSR_TR17                      ((uint32_t)0x00020000)        </span>
<a name="l02290"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62">02290</a> <span class="preprocessor">#define  EXTI_RTSR_TR18                      ((uint32_t)0x00040000)        </span>
<a name="l02291"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e">02291</a> <span class="preprocessor">#define  EXTI_RTSR_TR19                      ((uint32_t)0x00080000)        </span>
<a name="l02292"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga076319b89121213ea97b4767182b17bd">02292</a> <span class="preprocessor">#define  EXTI_RTSR_TR20                      ((uint32_t)0x00100000)        </span>
<a name="l02293"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5b1fd6472c3739cb5d21ba25bb6f745d">02293</a> <span class="preprocessor">#define  EXTI_RTSR_TR21                      ((uint32_t)0x00200000)        </span>
<a name="l02294"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaca577c5c1742e043ed5e0a2ffcc88f82">02294</a> <span class="preprocessor">#define  EXTI_RTSR_TR22                      ((uint32_t)0x00400000)        </span>
<a name="l02295"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga11744e9be9f49d12b8c315ef54efda91">02295</a> <span class="preprocessor">#define  EXTI_RTSR_TR23                      ((uint32_t)0x00800000)        </span>
<a name="l02297"></a>02297 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_FTSR register  *******************/</span>
<a name="l02298"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">02298</a> <span class="preprocessor">#define  EXTI_FTSR_TR0                       ((uint32_t)0x00000001)        </span>
<a name="l02299"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed">02299</a> <span class="preprocessor">#define  EXTI_FTSR_TR1                       ((uint32_t)0x00000002)        </span>
<a name="l02300"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041">02300</a> <span class="preprocessor">#define  EXTI_FTSR_TR2                       ((uint32_t)0x00000004)        </span>
<a name="l02301"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f">02301</a> <span class="preprocessor">#define  EXTI_FTSR_TR3                       ((uint32_t)0x00000008)        </span>
<a name="l02302"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2">02302</a> <span class="preprocessor">#define  EXTI_FTSR_TR4                       ((uint32_t)0x00000010)        </span>
<a name="l02303"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2">02303</a> <span class="preprocessor">#define  EXTI_FTSR_TR5                       ((uint32_t)0x00000020)        </span>
<a name="l02304"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca">02304</a> <span class="preprocessor">#define  EXTI_FTSR_TR6                       ((uint32_t)0x00000040)        </span>
<a name="l02305"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567">02305</a> <span class="preprocessor">#define  EXTI_FTSR_TR7                       ((uint32_t)0x00000080)        </span>
<a name="l02306"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc">02306</a> <span class="preprocessor">#define  EXTI_FTSR_TR8                       ((uint32_t)0x00000100)        </span>
<a name="l02307"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef">02307</a> <span class="preprocessor">#define  EXTI_FTSR_TR9                       ((uint32_t)0x00000200)        </span>
<a name="l02308"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643">02308</a> <span class="preprocessor">#define  EXTI_FTSR_TR10                      ((uint32_t)0x00000400)        </span>
<a name="l02309"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef">02309</a> <span class="preprocessor">#define  EXTI_FTSR_TR11                      ((uint32_t)0x00000800)        </span>
<a name="l02310"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245">02310</a> <span class="preprocessor">#define  EXTI_FTSR_TR12                      ((uint32_t)0x00001000)        </span>
<a name="l02311"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825">02311</a> <span class="preprocessor">#define  EXTI_FTSR_TR13                      ((uint32_t)0x00002000)        </span>
<a name="l02312"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff">02312</a> <span class="preprocessor">#define  EXTI_FTSR_TR14                      ((uint32_t)0x00004000)        </span>
<a name="l02313"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7">02313</a> <span class="preprocessor">#define  EXTI_FTSR_TR15                      ((uint32_t)0x00008000)        </span>
<a name="l02314"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2">02314</a> <span class="preprocessor">#define  EXTI_FTSR_TR16                      ((uint32_t)0x00010000)        </span>
<a name="l02315"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7">02315</a> <span class="preprocessor">#define  EXTI_FTSR_TR17                      ((uint32_t)0x00020000)        </span>
<a name="l02316"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e">02316</a> <span class="preprocessor">#define  EXTI_FTSR_TR18                      ((uint32_t)0x00040000)        </span>
<a name="l02317"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af">02317</a> <span class="preprocessor">#define  EXTI_FTSR_TR19                      ((uint32_t)0x00080000)        </span>
<a name="l02318"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae185289c161b407cdcd5ca185aca5477">02318</a> <span class="preprocessor">#define  EXTI_FTSR_TR20                      ((uint32_t)0x00100000)        </span>
<a name="l02319"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga04957f9a7aa38bc50d6ac9340697a826">02319</a> <span class="preprocessor">#define  EXTI_FTSR_TR21                      ((uint32_t)0x00200000)        </span>
<a name="l02320"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa7931f3a5864584bc80de7ab3455517e">02320</a> <span class="preprocessor">#define  EXTI_FTSR_TR22                      ((uint32_t)0x00400000)        </span>
<a name="l02321"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8b61d843ead0dd9d2d7f5fdce934726c">02321</a> <span class="preprocessor">#define  EXTI_FTSR_TR23                      ((uint32_t)0x00800000)        </span>
<a name="l02323"></a>02323 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_SWIER register  ******************/</span>
<a name="l02324"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3">02324</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER0                   ((uint32_t)0x00000001)        </span>
<a name="l02325"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae">02325</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER1                   ((uint32_t)0x00000002)        </span>
<a name="l02326"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c">02326</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER2                   ((uint32_t)0x00000004)        </span>
<a name="l02327"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a">02327</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER3                   ((uint32_t)0x00000008)        </span>
<a name="l02328"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575">02328</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER4                   ((uint32_t)0x00000010)        </span>
<a name="l02329"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977">02329</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER5                   ((uint32_t)0x00000020)        </span>
<a name="l02330"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed">02330</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER6                   ((uint32_t)0x00000040)        </span>
<a name="l02331"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f">02331</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER7                   ((uint32_t)0x00000080)        </span>
<a name="l02332"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce">02332</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER8                   ((uint32_t)0x00000100)        </span>
<a name="l02333"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61">02333</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER9                   ((uint32_t)0x00000200)        </span>
<a name="l02334"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7">02334</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER10                  ((uint32_t)0x00000400)        </span>
<a name="l02335"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7">02335</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER11                  ((uint32_t)0x00000800)        </span>
<a name="l02336"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539">02336</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER12                  ((uint32_t)0x00001000)        </span>
<a name="l02337"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826">02337</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER13                  ((uint32_t)0x00002000)        </span>
<a name="l02338"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b">02338</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER14                  ((uint32_t)0x00004000)        </span>
<a name="l02339"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08">02339</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER15                  ((uint32_t)0x00008000)        </span>
<a name="l02340"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b">02340</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER16                  ((uint32_t)0x00010000)        </span>
<a name="l02341"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455">02341</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER17                  ((uint32_t)0x00020000)        </span>
<a name="l02342"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068">02342</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER18                  ((uint32_t)0x00040000)        </span>
<a name="l02343"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b">02343</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER19                  ((uint32_t)0x00080000)        </span>
<a name="l02344"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaac71bf967ecd31eaa57ba4064877a75b">02344</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER20                  ((uint32_t)0x00100000)        </span>
<a name="l02345"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga23b409de4bca55f1f16cd309e58e88e6">02345</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER21                  ((uint32_t)0x00200000)        </span>
<a name="l02346"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad6bd7759b8d48c722f05ea3d2e64fc02">02346</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER22                  ((uint32_t)0x00400000)        </span>
<a name="l02347"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9f0d9fe21d5923032c4c8f49b15e5456">02347</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER23                  ((uint32_t)0x00800000)        </span>
<a name="l02349"></a>02349 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for EXTI_PR register  ********************/</span>
<a name="l02350"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a">02350</a> <span class="preprocessor">#define  EXTI_PR_PR0                         ((uint32_t)0x00000001)        </span>
<a name="l02351"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25">02351</a> <span class="preprocessor">#define  EXTI_PR_PR1                         ((uint32_t)0x00000002)        </span>
<a name="l02352"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665">02352</a> <span class="preprocessor">#define  EXTI_PR_PR2                         ((uint32_t)0x00000004)        </span>
<a name="l02353"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0">02353</a> <span class="preprocessor">#define  EXTI_PR_PR3                         ((uint32_t)0x00000008)        </span>
<a name="l02354"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc">02354</a> <span class="preprocessor">#define  EXTI_PR_PR4                         ((uint32_t)0x00000010)        </span>
<a name="l02355"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8">02355</a> <span class="preprocessor">#define  EXTI_PR_PR5                         ((uint32_t)0x00000020)        </span>
<a name="l02356"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76">02356</a> <span class="preprocessor">#define  EXTI_PR_PR6                         ((uint32_t)0x00000040)        </span>
<a name="l02357"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e">02357</a> <span class="preprocessor">#define  EXTI_PR_PR7                         ((uint32_t)0x00000080)        </span>
<a name="l02358"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d">02358</a> <span class="preprocessor">#define  EXTI_PR_PR8                         ((uint32_t)0x00000100)        </span>
<a name="l02359"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb">02359</a> <span class="preprocessor">#define  EXTI_PR_PR9                         ((uint32_t)0x00000200)        </span>
<a name="l02360"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108">02360</a> <span class="preprocessor">#define  EXTI_PR_PR10                        ((uint32_t)0x00000400)        </span>
<a name="l02361"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b">02361</a> <span class="preprocessor">#define  EXTI_PR_PR11                        ((uint32_t)0x00000800)        </span>
<a name="l02362"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c">02362</a> <span class="preprocessor">#define  EXTI_PR_PR12                        ((uint32_t)0x00001000)        </span>
<a name="l02363"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4">02363</a> <span class="preprocessor">#define  EXTI_PR_PR13                        ((uint32_t)0x00002000)        </span>
<a name="l02364"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598">02364</a> <span class="preprocessor">#define  EXTI_PR_PR14                        ((uint32_t)0x00004000)        </span>
<a name="l02365"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41">02365</a> <span class="preprocessor">#define  EXTI_PR_PR15                        ((uint32_t)0x00008000)        </span>
<a name="l02366"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba">02366</a> <span class="preprocessor">#define  EXTI_PR_PR16                        ((uint32_t)0x00010000)        </span>
<a name="l02367"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f">02367</a> <span class="preprocessor">#define  EXTI_PR_PR17                        ((uint32_t)0x00020000)        </span>
<a name="l02368"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d">02368</a> <span class="preprocessor">#define  EXTI_PR_PR18                        ((uint32_t)0x00040000)        </span>
<a name="l02369"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5">02369</a> <span class="preprocessor">#define  EXTI_PR_PR19                        ((uint32_t)0x00080000)        </span>
<a name="l02370"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga39358e6261a245eba447dfc1a1842e32">02370</a> <span class="preprocessor">#define  EXTI_PR_PR20                        ((uint32_t)0x00100000)        </span>
<a name="l02371"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac14b609a68b5c4cb4a20fb24e34954df">02371</a> <span class="preprocessor">#define  EXTI_PR_PR21                        ((uint32_t)0x00200000)        </span>
<a name="l02372"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8199f21c468deeb2685865c26770ac07">02372</a> <span class="preprocessor">#define  EXTI_PR_PR22                        ((uint32_t)0x00400000)        </span>
<a name="l02373"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3b2845a72f30844d1b0e32e1ba843cc7">02373</a> <span class="preprocessor">#define  EXTI_PR_PR23                        ((uint32_t)0x00800000)        </span>
<a name="l02375"></a>02375 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l02376"></a>02376 <span class="comment">/*                                                                            */</span>
<a name="l02377"></a>02377 <span class="comment">/*                FLASH, DATA EEPROM and Option Bytes Registers               */</span>
<a name="l02378"></a>02378 <span class="comment">/*                        (FLASH, DATA_EEPROM, OB)                            */</span>
<a name="l02379"></a>02379 <span class="comment">/*                                                                            */</span>
<a name="l02380"></a>02380 <span class="comment">/******************************************************************************/</span>
<a name="l02381"></a>02381 
<a name="l02382"></a>02382 <span class="comment">/*******************  Bit definition for FLASH_ACR register  ******************/</span>
<a name="l02383"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">02383</a> <span class="preprocessor">#define  FLASH_ACR_LATENCY                   ((uint32_t)0x00000001)        </span>
<a name="l02384"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga082e7e91fffee86db39676396d01a8e0">02384</a> <span class="preprocessor">#define  FLASH_ACR_PRFTEN                    ((uint32_t)0x00000002)        </span>
<a name="l02385"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac469106633ce3df56306668ff4da0451">02385</a> <span class="preprocessor">#define  FLASH_ACR_ACC64                     ((uint32_t)0x00000004)        </span>
<a name="l02386"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaabe351b40c2a8d34733c07234d3bcba4">02386</a> <span class="preprocessor">#define  FLASH_ACR_SLEEP_PD                  ((uint32_t)0x00000008)        </span>
<a name="l02387"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga28e344e1a7d1c78c8c9b22e83cb96cda">02387</a> <span class="preprocessor">#define  FLASH_ACR_RUN_PD                    ((uint32_t)0x00000010)        </span>
<a name="l02389"></a>02389 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FLASH_PECR register  ******************/</span>
<a name="l02390"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga57b9734b1bb6d826db68d77faa16e128">02390</a> <span class="preprocessor">#define FLASH_PECR_PELOCK                    ((uint32_t)0x00000001)        </span>
<a name="l02391"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae01a7e37d1e2933eb0afbd6cf7e60c0a">02391</a> <span class="preprocessor">#define FLASH_PECR_PRGLOCK                   ((uint32_t)0x00000002)        </span>
<a name="l02392"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3783636399a047352ef5a6d2512fef0b">02392</a> <span class="preprocessor">#define FLASH_PECR_OPTLOCK                   ((uint32_t)0x00000004)        </span>
<a name="l02393"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7851ae5665e63fb1bdf453a6b537037b">02393</a> <span class="preprocessor">#define FLASH_PECR_PROG                      ((uint32_t)0x00000008)        </span>
<a name="l02394"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4f5a8350de3e2f0406e7a579eb3c2130">02394</a> <span class="preprocessor">#define FLASH_PECR_DATA                      ((uint32_t)0x00000010)        </span>
<a name="l02395"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga96fabb6c304216a854d59ffda3b09051">02395</a> <span class="preprocessor">#define FLASH_PECR_FTDW                      ((uint32_t)0x00000100)        </span>
<a name="l02396"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga128efc0f20664bb224c7615c38df0b1e">02396</a> <span class="preprocessor">#define FLASH_PECR_ERASE                     ((uint32_t)0x00000200)        </span>
<a name="l02397"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab9370b44d7ee96fe73762748a969c383">02397</a> <span class="preprocessor">#define FLASH_PECR_FPRG                      ((uint32_t)0x00000400)        </span>
<a name="l02398"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5102bfaac2fb827781436acee8638257">02398</a> <span class="preprocessor">#define FLASH_PECR_PARALLBANK                ((uint32_t)0x00008000)        </span>
<a name="l02399"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3c2cb29eb967e20a8a7fc479f79f79b2">02399</a> <span class="preprocessor">#define FLASH_PECR_EOPIE                     ((uint32_t)0x00010000)        </span>
<a name="l02400"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3b0d22c92f0036684b38aa94bdcf62a1">02400</a> <span class="preprocessor">#define FLASH_PECR_ERRIE                     ((uint32_t)0x00020000)        </span>
<a name="l02401"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabf8c586fac8b614a4d175ff5a8b9c99b">02401</a> <span class="preprocessor">#define FLASH_PECR_OBL_LAUNCH                ((uint32_t)0x00040000)        </span>
<a name="l02403"></a>02403 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_PDKEYR register  ******************/</span>
<a name="l02404"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab21bd32bce722ad27d2a62672a0b87ff">02404</a> <span class="preprocessor">#define  FLASH_PDKEYR_PDKEYR                 ((uint32_t)0xFFFFFFFF)       </span>
<a name="l02406"></a>02406 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_PEKEYR register  ******************/</span>
<a name="l02407"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga486dbdfa8f561a533aad1fb0abaa06cd">02407</a> <span class="preprocessor">#define  FLASH_PEKEYR_PEKEYR                 ((uint32_t)0xFFFFFFFF)       </span>
<a name="l02409"></a>02409 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_PRGKEYR register  ******************/</span>
<a name="l02410"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad941ae0a8c092d4ca8e359acf85ea24e">02410</a> <span class="preprocessor">#define  FLASH_PRGKEYR_PRGKEYR               ((uint32_t)0xFFFFFFFF)        </span>
<a name="l02412"></a>02412 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_OPTKEYR register  ******************/</span>
<a name="l02413"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8b8c555ae65817c33733f3bbbacf111d">02413</a> <span class="preprocessor">#define  FLASH_OPTKEYR_OPTKEYR               ((uint32_t)0xFFFFFFFF)        </span>
<a name="l02415"></a>02415 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_SR register  *******************/</span>
<a name="l02416"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368">02416</a> <span class="preprocessor">#define  FLASH_SR_BSY                        ((uint32_t)0x00000001)        </span>
<a name="l02417"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b">02417</a> <span class="preprocessor">#define  FLASH_SR_EOP                        ((uint32_t)0x00000002)        </span>
<a name="l02418"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacd0141a93ef59ccddaf5b7af9bd9003a">02418</a> <span class="preprocessor">#define  FLASH_SR_ENHV                       ((uint32_t)0x00000004)        </span>
<a name="l02419"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3a9a57932b1be3b873c7629d3c2fef4f">02419</a> <span class="preprocessor">#define  FLASH_SR_READY                      ((uint32_t)0x00000008)        </span>
<a name="l02421"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabf6f52f59b01530928d747cf32bd4d01">02421</a> <span class="preprocessor">#define  FLASH_SR_WRPERR                     ((uint32_t)0x00000100)        </span>
<a name="l02422"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac98c2458e114e7f419f3222673878ce0">02422</a> <span class="preprocessor">#define  FLASH_SR_PGAERR                     ((uint32_t)0x00000200)        </span>
<a name="l02423"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga16d3e511fc0a438812ae9bb44e93e387">02423</a> <span class="preprocessor">#define  FLASH_SR_SIZERR                     ((uint32_t)0x00000400)        </span>
<a name="l02424"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9c4f055b363ae642d291d73a68eb787d">02424</a> <span class="preprocessor">#define  FLASH_SR_OPTVERR                    ((uint32_t)0x00000800)        </span>
<a name="l02425"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1ea5a1af21c2ba9b6758fa86b17df0a7">02425</a> <span class="preprocessor">#define  FLASH_SR_OPTVERRUSR                 ((uint32_t)0x00001000)        </span>
<a name="l02427"></a>02427 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_OBR register  *******************/</span>
<a name="l02428"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga052763d6c2daf0a422577a6c8a0be977">02428</a> <span class="preprocessor">#define  FLASH_OBR_RDPRT                     ((uint16_t)0x000000AA)        </span>
<a name="l02429"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7be924b0f54da2b7d2806d994e246057">02429</a> <span class="preprocessor">#define  FLASH_OBR_BOR_LEV                   ((uint16_t)0x000F0000)        </span>
<a name="l02430"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1585552c59923cb1e1979cdfdc77b991">02430</a> <span class="preprocessor">#define  FLASH_OBR_USER                      ((uint32_t)0x00700000)        </span>
<a name="l02431"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaecbb0d905783c45eedfcc51230f9226b">02431</a> <span class="preprocessor">#define  FLASH_OBR_IWDG_SW                   ((uint32_t)0x00100000)        </span>
<a name="l02432"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8e84d6c706420de2335619043a06760d">02432</a> <span class="preprocessor">#define  FLASH_OBR_nRST_STOP                 ((uint32_t)0x00200000)        </span>
<a name="l02433"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3d863a776a1d5a136e267bac209f6a85">02433</a> <span class="preprocessor">#define  FLASH_OBR_nRST_STDBY                ((uint32_t)0x00400000)        </span>
<a name="l02434"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4f75e0af64c5616887a9455e965c24e8">02434</a> <span class="preprocessor">#define  FLASH_OBR_nRST_BFB2                 ((uint32_t)0x00800000)        </span>
<a name="l02436"></a>02436 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_WRPR register  ******************/</span>
<a name="l02437"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1d3842e780ec47c1127de0ed4a93821d">02437</a> <span class="preprocessor">#define  FLASH_WRPR_WRP                      ((uint32_t)0xFFFFFFFF)        </span>
<a name="l02439"></a>02439 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_WRPR1 register  *****************/</span>
<a name="l02440"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae679750359efe8ad28dabb98d5f2b849">02440</a> <span class="preprocessor">#define  FLASH_WRPR1_WRP                     ((uint32_t)0xFFFFFFFF)        </span>
<a name="l02442"></a>02442 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_WRPR2 register  *****************/</span>
<a name="l02443"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaab61ca49d4a96a6a9c46fb656eac8187">02443</a> <span class="preprocessor">#define  FLASH_WRPR2_WRP                     ((uint32_t)0xFFFFFFFF)        </span>
<a name="l02444"></a>02444 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l02445"></a>02445 <span class="comment">/*                                                                            */</span>
<a name="l02446"></a>02446 <span class="comment">/*                       Flexible Static Memory Controller                    */</span>
<a name="l02447"></a>02447 <span class="comment">/*                                                                            */</span>
<a name="l02448"></a>02448 <span class="comment">/******************************************************************************/</span>
<a name="l02449"></a>02449 <span class="comment">/******************  Bit definition for FSMC_BCR1 register  *******************/</span>
<a name="l02450"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad154cab86ce34cebfe1f76e5c2f78e61">02450</a> <span class="preprocessor">#define  FSMC_BCR1_MBKEN                     ((uint32_t)0x00000001)        </span>
<a name="l02451"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga28dd9f93d8687cdc08745df9fcc38e89">02451</a> <span class="preprocessor">#define  FSMC_BCR1_MUXEN                     ((uint32_t)0x00000002)        </span>
<a name="l02453"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9bab7a47703902d187502ac765ebb05d">02453</a> <span class="preprocessor">#define  FSMC_BCR1_MTYP                      ((uint32_t)0x0000000C)        </span>
<a name="l02454"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga29b921567bd5a422c51f9a0f426ac3f6">02454</a> <span class="preprocessor">#define  FSMC_BCR1_MTYP_0                    ((uint32_t)0x00000004)        </span>
<a name="l02455"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3fe2fd14b3c0d88aecfb9cf5b44995a0">02455</a> <span class="preprocessor">#define  FSMC_BCR1_MTYP_1                    ((uint32_t)0x00000008)        </span>
<a name="l02457"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa12297787a0580fedbd5244f0caa0a76">02457</a> <span class="preprocessor">#define  FSMC_BCR1_MWID                      ((uint32_t)0x00000030)        </span>
<a name="l02458"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1a6fe3b4b28a31c4bbf26a838695fd0c">02458</a> <span class="preprocessor">#define  FSMC_BCR1_MWID_0                    ((uint32_t)0x00000010)        </span>
<a name="l02459"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga65592a6a20efa6aed5b59fe1eba508d8">02459</a> <span class="preprocessor">#define  FSMC_BCR1_MWID_1                    ((uint32_t)0x00000020)        </span>
<a name="l02461"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga14aaca2a8bccab73c7726cf73ee9be16">02461</a> <span class="preprocessor">#define  FSMC_BCR1_FACCEN                    ((uint32_t)0x00000040)        </span>
<a name="l02462"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga94857a0177ae12f1172da65d8708ae97">02462</a> <span class="preprocessor">#define  FSMC_BCR1_BURSTEN                   ((uint32_t)0x00000100)        </span>
<a name="l02463"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga57dbc565fbc7d8ec20fda7ef0da30df4">02463</a> <span class="preprocessor">#define  FSMC_BCR1_WAITPOL                   ((uint32_t)0x00000200)        </span>
<a name="l02464"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad215e95feee8339393bd93a2bcea11f1">02464</a> <span class="preprocessor">#define  FSMC_BCR1_WRAPMOD                   ((uint32_t)0x00000400)        </span>
<a name="l02465"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga141a337e3f1479e79d62b567ba685bcf">02465</a> <span class="preprocessor">#define  FSMC_BCR1_WAITCFG                   ((uint32_t)0x00000800)        </span>
<a name="l02466"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa7349a91da7ba38277a068f4e8eea314">02466</a> <span class="preprocessor">#define  FSMC_BCR1_WREN                      ((uint32_t)0x00001000)        </span>
<a name="l02467"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabe4611a02a4fa635b66d5b5e52328fc5">02467</a> <span class="preprocessor">#define  FSMC_BCR1_WAITEN                    ((uint32_t)0x00002000)        </span>
<a name="l02468"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7936ff74a1cfba880a9b5bc943dc8661">02468</a> <span class="preprocessor">#define  FSMC_BCR1_EXTMOD                    ((uint32_t)0x00004000)        </span>
<a name="l02469"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf5673d96c0fb27c7faed335e05ad41c1">02469</a> <span class="preprocessor">#define  FSMC_BCR1_ASYNCWAIT                 ((uint32_t)0x00008000)       </span>
<a name="l02470"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga015672f5aa2132a55e316f5b7a577174">02470</a> <span class="preprocessor">#define  FSMC_BCR1_CBURSTRW                  ((uint32_t)0x00080000)        </span>
<a name="l02472"></a>02472 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BCR2 register  *******************/</span>
<a name="l02473"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad9c99df3c6cebc68f6695ad7bc13f717">02473</a> <span class="preprocessor">#define  FSMC_BCR2_MBKEN                     ((uint32_t)0x00000001)        </span>
<a name="l02474"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9f65c4348ab55c12695730bde8be8986">02474</a> <span class="preprocessor">#define  FSMC_BCR2_MUXEN                     ((uint32_t)0x00000002)        </span>
<a name="l02476"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabdf82247710aaeff72fb37113bff3daf">02476</a> <span class="preprocessor">#define  FSMC_BCR2_MTYP                      ((uint32_t)0x0000000C)        </span>
<a name="l02477"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac595e1e3045aad0b379367f47bf10a84">02477</a> <span class="preprocessor">#define  FSMC_BCR2_MTYP_0                    ((uint32_t)0x00000004)        </span>
<a name="l02478"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8b9e5b00171ea739ba67a627a2484f47">02478</a> <span class="preprocessor">#define  FSMC_BCR2_MTYP_1                    ((uint32_t)0x00000008)        </span>
<a name="l02480"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4099746e30f71a98ea71d1048a5d028a">02480</a> <span class="preprocessor">#define  FSMC_BCR2_MWID                      ((uint32_t)0x00000030)        </span>
<a name="l02481"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8501d3ce728f6a074061294a9e5a54cf">02481</a> <span class="preprocessor">#define  FSMC_BCR2_MWID_0                    ((uint32_t)0x00000010)        </span>
<a name="l02482"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga74276c5828d545cf4b2db2d568c60627">02482</a> <span class="preprocessor">#define  FSMC_BCR2_MWID_1                    ((uint32_t)0x00000020)        </span>
<a name="l02484"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7a4e1ad30533ab54b45987cab30d51a0">02484</a> <span class="preprocessor">#define  FSMC_BCR2_FACCEN                    ((uint32_t)0x00000040)        </span>
<a name="l02485"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0d8202b9b40d3912a6294fe2a0e28ebf">02485</a> <span class="preprocessor">#define  FSMC_BCR2_BURSTEN                   ((uint32_t)0x00000100)        </span>
<a name="l02486"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa0f59e7aa2664f9c767ce22bec369698">02486</a> <span class="preprocessor">#define  FSMC_BCR2_WAITPOL                   ((uint32_t)0x00000200)        </span>
<a name="l02487"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9e93e4e902a636d4d75a1fd7e884afea">02487</a> <span class="preprocessor">#define  FSMC_BCR2_WRAPMOD                   ((uint32_t)0x00000400)        </span>
<a name="l02488"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5141640b4dcb78a524740b681819f9f1">02488</a> <span class="preprocessor">#define  FSMC_BCR2_WAITCFG                   ((uint32_t)0x00000800)        </span>
<a name="l02489"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad446f2fcb7909b80a8c1731141be5186">02489</a> <span class="preprocessor">#define  FSMC_BCR2_WREN                      ((uint32_t)0x00001000)        </span>
<a name="l02490"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad015d2aa1c58b48681f35a4f92eaf7f7">02490</a> <span class="preprocessor">#define  FSMC_BCR2_WAITEN                    ((uint32_t)0x00002000)        </span>
<a name="l02491"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga76d3e5d899ba2399d3318da577d58ac6">02491</a> <span class="preprocessor">#define  FSMC_BCR2_EXTMOD                    ((uint32_t)0x00004000)        </span>
<a name="l02492"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad45d1b552ba61ccbb1dc4ebfc556285a">02492</a> <span class="preprocessor">#define  FSMC_BCR2_ASYNCWAIT                 ((uint32_t)0x00008000)       </span>
<a name="l02493"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae64b1874f1ab83a1d0224cb66e504dff">02493</a> <span class="preprocessor">#define  FSMC_BCR2_CBURSTRW                  ((uint32_t)0x00080000)        </span>
<a name="l02495"></a>02495 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BCR3 register  *******************/</span>
<a name="l02496"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0d7810ad338086a1ec9b15f339ed6f4d">02496</a> <span class="preprocessor">#define  FSMC_BCR3_MBKEN                     ((uint32_t)0x00000001)        </span>
<a name="l02497"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadaae648c8591e7650cba828910638d3d">02497</a> <span class="preprocessor">#define  FSMC_BCR3_MUXEN                     ((uint32_t)0x00000002)        </span>
<a name="l02499"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga319fb6069b651eb947b4d0ba3c9f6196">02499</a> <span class="preprocessor">#define  FSMC_BCR3_MTYP                      ((uint32_t)0x0000000C)        </span>
<a name="l02500"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf33b80510e653dd32de2ae1ec1a1dfb5">02500</a> <span class="preprocessor">#define  FSMC_BCR3_MTYP_0                    ((uint32_t)0x00000004)        </span>
<a name="l02501"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2a038553e3a30df4b6e331cad504069b">02501</a> <span class="preprocessor">#define  FSMC_BCR3_MTYP_1                    ((uint32_t)0x00000008)        </span>
<a name="l02503"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga51097cfe8d4263a30d292e7e9dc73cd2">02503</a> <span class="preprocessor">#define  FSMC_BCR3_MWID                      ((uint32_t)0x00000030)        </span>
<a name="l02504"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga373b764c1a4104300eb587aa4510c1f1">02504</a> <span class="preprocessor">#define  FSMC_BCR3_MWID_0                    ((uint32_t)0x00000010)        </span>
<a name="l02505"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga43c7292c185269cc11d986f3ae0ceb24">02505</a> <span class="preprocessor">#define  FSMC_BCR3_MWID_1                    ((uint32_t)0x00000020)        </span>
<a name="l02507"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga380c39b95426ac9a18c70e3f56016c81">02507</a> <span class="preprocessor">#define  FSMC_BCR3_FACCEN                    ((uint32_t)0x00000040)        </span>
<a name="l02508"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad9badf60f5caa010e041d66d40af596a">02508</a> <span class="preprocessor">#define  FSMC_BCR3_BURSTEN                   ((uint32_t)0x00000100)        </span>
<a name="l02509"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabbca3d0aa315f3e9bc6bacf244bdb747">02509</a> <span class="preprocessor">#define  FSMC_BCR3_WAITPOL                   ((uint32_t)0x00000200)        </span>
<a name="l02510"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga44fc6e205695d39b63c0f5b18c3cd214">02510</a> <span class="preprocessor">#define  FSMC_BCR3_WRAPMOD                   ((uint32_t)0x00000400)        </span>
<a name="l02511"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab845515c37adae28d0e1452596cca7ea">02511</a> <span class="preprocessor">#define  FSMC_BCR3_WAITCFG                   ((uint32_t)0x00000800)        </span>
<a name="l02512"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga22c9b0145aa62cafd915a4c7da1931b5">02512</a> <span class="preprocessor">#define  FSMC_BCR3_WREN                      ((uint32_t)0x00001000)        </span>
<a name="l02513"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9665b36b791862c464f07ad49dea315c">02513</a> <span class="preprocessor">#define  FSMC_BCR3_WAITEN                    ((uint32_t)0x00002000)        </span>
<a name="l02514"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6ab23550b17dca7ede57f8b5ef05f2e7">02514</a> <span class="preprocessor">#define  FSMC_BCR3_EXTMOD                    ((uint32_t)0x00004000)        </span>
<a name="l02515"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9e16fb6b68a8adb7722871ccdd2d9a44">02515</a> <span class="preprocessor">#define  FSMC_BCR3_ASYNCWAIT                 ((uint32_t)0x00008000)       </span>
<a name="l02516"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga70c6da37696af84767f82efd0df3a7da">02516</a> <span class="preprocessor">#define  FSMC_BCR3_CBURSTRW                  ((uint32_t)0x00080000)        </span>
<a name="l02518"></a>02518 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BCR4 register  *******************/</span>
<a name="l02519"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9a1ea2c2967cda7ef1597c4fb1a9dd9a">02519</a> <span class="preprocessor">#define  FSMC_BCR4_MBKEN                     ((uint32_t)0x00000001)        </span>
<a name="l02520"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga92d644d34b59762d0b48f7784d3aed4b">02520</a> <span class="preprocessor">#define  FSMC_BCR4_MUXEN                     ((uint32_t)0x00000002)        </span>
<a name="l02522"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1f9bf2c236b772e76174aff4388a1b6f">02522</a> <span class="preprocessor">#define  FSMC_BCR4_MTYP                      ((uint32_t)0x0000000C)        </span>
<a name="l02523"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga66d358ec27a34fe13131d852b950643e">02523</a> <span class="preprocessor">#define  FSMC_BCR4_MTYP_0                    ((uint32_t)0x00000004)        </span>
<a name="l02524"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaac5abffefdc124215182346aba701183">02524</a> <span class="preprocessor">#define  FSMC_BCR4_MTYP_1                    ((uint32_t)0x00000008)        </span>
<a name="l02526"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c4ce32ca454c42344cfe73f71abd274">02526</a> <span class="preprocessor">#define  FSMC_BCR4_MWID                      ((uint32_t)0x00000030)        </span>
<a name="l02527"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1c8f397cfb1f07421abeaf3060f7a329">02527</a> <span class="preprocessor">#define  FSMC_BCR4_MWID_0                    ((uint32_t)0x00000010)        </span>
<a name="l02528"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf5cd3a31190eb0cea8a72b55d8369970">02528</a> <span class="preprocessor">#define  FSMC_BCR4_MWID_1                    ((uint32_t)0x00000020)        </span>
<a name="l02530"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabf769d7958a8c610ccca912600e61f30">02530</a> <span class="preprocessor">#define  FSMC_BCR4_FACCEN                    ((uint32_t)0x00000040)        </span>
<a name="l02531"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c6ffdcee5dc3de1402bd8b644d6ecf4">02531</a> <span class="preprocessor">#define  FSMC_BCR4_BURSTEN                   ((uint32_t)0x00000100)        </span>
<a name="l02532"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga485976f8857949064d060374031cad3d">02532</a> <span class="preprocessor">#define  FSMC_BCR4_WAITPOL                   ((uint32_t)0x00000200)        </span>
<a name="l02533"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa35333cfffc35c7948ee0aa0e5672c3c">02533</a> <span class="preprocessor">#define  FSMC_BCR4_WRAPMOD                   ((uint32_t)0x00000400)        </span>
<a name="l02534"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga11c35ab0ee9ee23a5352218b4b84a258">02534</a> <span class="preprocessor">#define  FSMC_BCR4_WAITCFG                   ((uint32_t)0x00000800)        </span>
<a name="l02535"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadf2eef4eb8e6bb99cace5145b6ad09ee">02535</a> <span class="preprocessor">#define  FSMC_BCR4_WREN                      ((uint32_t)0x00001000)        </span>
<a name="l02536"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga458727d27c2bc7cede05f6537bfc1bd8">02536</a> <span class="preprocessor">#define  FSMC_BCR4_WAITEN                    ((uint32_t)0x00002000)        </span>
<a name="l02537"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6794966a05855913923294f5c2ab69ed">02537</a> <span class="preprocessor">#define  FSMC_BCR4_EXTMOD                    ((uint32_t)0x00004000)        </span>
<a name="l02538"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga158eeaca2258bc25beae918d01e01dd8">02538</a> <span class="preprocessor">#define  FSMC_BCR4_ASYNCWAIT                 ((uint32_t)0x00008000)       </span>
<a name="l02539"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga19293300b8230e38afa1c16c526b3f29">02539</a> <span class="preprocessor">#define  FSMC_BCR4_CBURSTRW                  ((uint32_t)0x00080000)        </span>
<a name="l02541"></a>02541 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BTR1 register  ******************/</span>
<a name="l02542"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab457e5d3a33d80db3ad070b1cf57669a">02542</a> <span class="preprocessor">#define  FSMC_BTR1_ADDSET                    ((uint32_t)0x0000000F)        </span>
<a name="l02543"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae29ca17c63df62cc12c06e6cfa3429e3">02543</a> <span class="preprocessor">#define  FSMC_BTR1_ADDSET_0                  ((uint32_t)0x00000001)        </span>
<a name="l02544"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaefb98ce348ba665f122e44ddc0390b45">02544</a> <span class="preprocessor">#define  FSMC_BTR1_ADDSET_1                  ((uint32_t)0x00000002)        </span>
<a name="l02545"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa5e5c5b00c91aca1cc266622d3f30bf0">02545</a> <span class="preprocessor">#define  FSMC_BTR1_ADDSET_2                  ((uint32_t)0x00000004)        </span>
<a name="l02546"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2f0105afe671cd62730cf879072c80f3">02546</a> <span class="preprocessor">#define  FSMC_BTR1_ADDSET_3                  ((uint32_t)0x00000008)        </span>
<a name="l02548"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadc4a3860c48a62ff0290622e1937072d">02548</a> <span class="preprocessor">#define  FSMC_BTR1_ADDHLD                    ((uint32_t)0x000000F0)        </span>
<a name="l02549"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga222a16d5a1a8deebaf39a96d94d3c3f0">02549</a> <span class="preprocessor">#define  FSMC_BTR1_ADDHLD_0                  ((uint32_t)0x00000010)        </span>
<a name="l02550"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5ad1f9164644c4ff4c6ae5a655478abc">02550</a> <span class="preprocessor">#define  FSMC_BTR1_ADDHLD_1                  ((uint32_t)0x00000020)        </span>
<a name="l02551"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3f9d68df0fd84b77342a565e9faad929">02551</a> <span class="preprocessor">#define  FSMC_BTR1_ADDHLD_2                  ((uint32_t)0x00000040)        </span>
<a name="l02552"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6e88e45163e76f529b5a94937526f45c">02552</a> <span class="preprocessor">#define  FSMC_BTR1_ADDHLD_3                  ((uint32_t)0x00000080)        </span>
<a name="l02554"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae39175370a991b500962fd084230e389">02554</a> <span class="preprocessor">#define  FSMC_BTR1_DATAST                    ((uint32_t)0x0000FF00)        </span>
<a name="l02555"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4488a428f33d96263a00a30af42b849b">02555</a> <span class="preprocessor">#define  FSMC_BTR1_DATAST_0                  ((uint32_t)0x00000100)        </span>
<a name="l02556"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad53bd6a1decfafdb420a37453b3b5545">02556</a> <span class="preprocessor">#define  FSMC_BTR1_DATAST_1                  ((uint32_t)0x00000200)        </span>
<a name="l02557"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacce8f6cf5a9ba24943b3e762bde00aee">02557</a> <span class="preprocessor">#define  FSMC_BTR1_DATAST_2                  ((uint32_t)0x00000400)        </span>
<a name="l02558"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga99638cc2cbe0dead029c201e5f30c3a8">02558</a> <span class="preprocessor">#define  FSMC_BTR1_DATAST_3                  ((uint32_t)0x00000800)        </span>
<a name="l02560"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7ec9346bbaf845f1dffe33c4a625c0ac">02560</a> <span class="preprocessor">#define  FSMC_BTR1_BUSTURN                   ((uint32_t)0x000F0000)        </span>
<a name="l02561"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6c1578a85c4f2cef9e034c7b5da6d454">02561</a> <span class="preprocessor">#define  FSMC_BTR1_BUSTURN_0                 ((uint32_t)0x00010000)        </span>
<a name="l02562"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf873cbfe4827496215eb08bb33ae4784">02562</a> <span class="preprocessor">#define  FSMC_BTR1_BUSTURN_1                 ((uint32_t)0x00020000)        </span>
<a name="l02563"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad768d3ff0a5159e552663c9489b977f6">02563</a> <span class="preprocessor">#define  FSMC_BTR1_BUSTURN_2                 ((uint32_t)0x00040000)        </span>
<a name="l02564"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf3ecfd25fb64efb3745ee96b2877a017">02564</a> <span class="preprocessor">#define  FSMC_BTR1_BUSTURN_3                 ((uint32_t)0x00080000)        </span>
<a name="l02566"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac7c4dbd43df84559e30a9c332b265ad5">02566</a> <span class="preprocessor">#define  FSMC_BTR1_CLKDIV                    ((uint32_t)0x00F00000)        </span>
<a name="l02567"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabe9c9e09de00afad666ace28c608032f">02567</a> <span class="preprocessor">#define  FSMC_BTR1_CLKDIV_0                  ((uint32_t)0x00100000)        </span>
<a name="l02568"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafffebd7a0cf6e6d80b65804c2c50ce62">02568</a> <span class="preprocessor">#define  FSMC_BTR1_CLKDIV_1                  ((uint32_t)0x00200000)        </span>
<a name="l02569"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga43afa754305cc1a7ff3075cdd4309990">02569</a> <span class="preprocessor">#define  FSMC_BTR1_CLKDIV_2                  ((uint32_t)0x00400000)        </span>
<a name="l02570"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga68a146aec5d723a84945ae6da6c0692f">02570</a> <span class="preprocessor">#define  FSMC_BTR1_CLKDIV_3                  ((uint32_t)0x00800000)        </span>
<a name="l02572"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4ef6dcccdb11a1b094966be0c019124b">02572</a> <span class="preprocessor">#define  FSMC_BTR1_DATLAT                    ((uint32_t)0x0F000000)        </span>
<a name="l02573"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae2d832593697ba108d99a97e4fdfd159">02573</a> <span class="preprocessor">#define  FSMC_BTR1_DATLAT_0                  ((uint32_t)0x01000000)        </span>
<a name="l02574"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2a7e4efc546c1c9d16c750a4542e1c55">02574</a> <span class="preprocessor">#define  FSMC_BTR1_DATLAT_1                  ((uint32_t)0x02000000)        </span>
<a name="l02575"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga22e7d41e0f94ab896c6eea199eb0aef1">02575</a> <span class="preprocessor">#define  FSMC_BTR1_DATLAT_2                  ((uint32_t)0x04000000)        </span>
<a name="l02576"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8b42f22fc488e0ed0d06832118773123">02576</a> <span class="preprocessor">#define  FSMC_BTR1_DATLAT_3                  ((uint32_t)0x08000000)        </span>
<a name="l02578"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga027548b6b5971a2c56558932c956fa4c">02578</a> <span class="preprocessor">#define  FSMC_BTR1_ACCMOD                    ((uint32_t)0x30000000)        </span>
<a name="l02579"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf77aa4936dc4f35d1b426d147c643c80">02579</a> <span class="preprocessor">#define  FSMC_BTR1_ACCMOD_0                  ((uint32_t)0x10000000)        </span>
<a name="l02580"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7b336cf3ae23cfda19895927b63af558">02580</a> <span class="preprocessor">#define  FSMC_BTR1_ACCMOD_1                  ((uint32_t)0x20000000)        </span>
<a name="l02582"></a>02582 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BTR2 register  *******************/</span>
<a name="l02583"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga23697810b99730ddf52834a5066c1ba5">02583</a> <span class="preprocessor">#define  FSMC_BTR2_ADDSET                    ((uint32_t)0x0000000F)        </span>
<a name="l02584"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga827398dc098f2d08bb77a04b2e7d6ba3">02584</a> <span class="preprocessor">#define  FSMC_BTR2_ADDSET_0                  ((uint32_t)0x00000001)        </span>
<a name="l02585"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1b40f47f2db0db78de6fe2df58b5d591">02585</a> <span class="preprocessor">#define  FSMC_BTR2_ADDSET_1                  ((uint32_t)0x00000002)        </span>
<a name="l02586"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga558185a28aeedbb098890348a041a74d">02586</a> <span class="preprocessor">#define  FSMC_BTR2_ADDSET_2                  ((uint32_t)0x00000004)        </span>
<a name="l02587"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadbd4d42459a990825b61962d9118cd7b">02587</a> <span class="preprocessor">#define  FSMC_BTR2_ADDSET_3                  ((uint32_t)0x00000008)        </span>
<a name="l02589"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac37c974d0260ba1dbd1acaf6fceb425c">02589</a> <span class="preprocessor">#define  FSMC_BTR2_ADDHLD                    ((uint32_t)0x000000F0)        </span>
<a name="l02590"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabbf56fc3a549d1e68d56e1587123bd27">02590</a> <span class="preprocessor">#define  FSMC_BTR2_ADDHLD_0                  ((uint32_t)0x00000010)        </span>
<a name="l02591"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0b7d19f02444ce8b3286d44258c6caef">02591</a> <span class="preprocessor">#define  FSMC_BTR2_ADDHLD_1                  ((uint32_t)0x00000020)        </span>
<a name="l02592"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7e9433e15e301d5d3f0dd6b73c9db2f7">02592</a> <span class="preprocessor">#define  FSMC_BTR2_ADDHLD_2                  ((uint32_t)0x00000040)        </span>
<a name="l02593"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacc538e46145ed4947194f3ad63e211b7">02593</a> <span class="preprocessor">#define  FSMC_BTR2_ADDHLD_3                  ((uint32_t)0x00000080)        </span>
<a name="l02595"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabe1d3fe096ea53ea073b78bd6ddbff58">02595</a> <span class="preprocessor">#define  FSMC_BTR2_DATAST                    ((uint32_t)0x0000FF00)        </span>
<a name="l02596"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa066dab45a22ebd3a7102b92dcd251bd">02596</a> <span class="preprocessor">#define  FSMC_BTR2_DATAST_0                  ((uint32_t)0x00000100)        </span>
<a name="l02597"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga68c15ca5fdd13efb5499f0e86bd5bc88">02597</a> <span class="preprocessor">#define  FSMC_BTR2_DATAST_1                  ((uint32_t)0x00000200)        </span>
<a name="l02598"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga36cfe553d431ca6976f0d36c73045836">02598</a> <span class="preprocessor">#define  FSMC_BTR2_DATAST_2                  ((uint32_t)0x00000400)        </span>
<a name="l02599"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga874499b29d2b72a75265f16a2d8ed834">02599</a> <span class="preprocessor">#define  FSMC_BTR2_DATAST_3                  ((uint32_t)0x00000800)        </span>
<a name="l02601"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5ae7c94522af51d2f96a0fa715dfa9b0">02601</a> <span class="preprocessor">#define  FSMC_BTR2_BUSTURN                   ((uint32_t)0x000F0000)        </span>
<a name="l02602"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2617a99e5eab8b31ff168557f93852a3">02602</a> <span class="preprocessor">#define  FSMC_BTR2_BUSTURN_0                 ((uint32_t)0x00010000)        </span>
<a name="l02603"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga83871fa5cde9d72ec840d29d43aa2e57">02603</a> <span class="preprocessor">#define  FSMC_BTR2_BUSTURN_1                 ((uint32_t)0x00020000)        </span>
<a name="l02604"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacada2902f8612df1e5ac6e224bcf8d3c">02604</a> <span class="preprocessor">#define  FSMC_BTR2_BUSTURN_2                 ((uint32_t)0x00040000)        </span>
<a name="l02605"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga66ad543195f36fdb3efdf7550381f982">02605</a> <span class="preprocessor">#define  FSMC_BTR2_BUSTURN_3                 ((uint32_t)0x00080000)        </span>
<a name="l02607"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga37fdb25c494cf314cb680f84c5e0a503">02607</a> <span class="preprocessor">#define  FSMC_BTR2_CLKDIV                    ((uint32_t)0x00F00000)        </span>
<a name="l02608"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1ac8729c8ac330f6ade93a6a15a4ba70">02608</a> <span class="preprocessor">#define  FSMC_BTR2_CLKDIV_0                  ((uint32_t)0x00100000)        </span>
<a name="l02609"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga31920e8bf2d83ad3c2849f8e942bb6e4">02609</a> <span class="preprocessor">#define  FSMC_BTR2_CLKDIV_1                  ((uint32_t)0x00200000)        </span>
<a name="l02610"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf5ba3172687049c687e3a38ec08d6c5a">02610</a> <span class="preprocessor">#define  FSMC_BTR2_CLKDIV_2                  ((uint32_t)0x00400000)        </span>
<a name="l02611"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga453c2a90dc3340596c9d34672cede6a0">02611</a> <span class="preprocessor">#define  FSMC_BTR2_CLKDIV_3                  ((uint32_t)0x00800000)        </span>
<a name="l02613"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae3247db1653b31df0c34ab7898400bb5">02613</a> <span class="preprocessor">#define  FSMC_BTR2_DATLAT                    ((uint32_t)0x0F000000)        </span>
<a name="l02614"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0510047c932d2833f6cbe0a4a5d7b9b5">02614</a> <span class="preprocessor">#define  FSMC_BTR2_DATLAT_0                  ((uint32_t)0x01000000)        </span>
<a name="l02615"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4e1852b706b3c719c0eab8ef863b39e0">02615</a> <span class="preprocessor">#define  FSMC_BTR2_DATLAT_1                  ((uint32_t)0x02000000)        </span>
<a name="l02616"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7ace24f50d1c51c978af55d47c13c0e9">02616</a> <span class="preprocessor">#define  FSMC_BTR2_DATLAT_2                  ((uint32_t)0x04000000)        </span>
<a name="l02617"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga99389b63c4dee3c54aa1de36a4119add">02617</a> <span class="preprocessor">#define  FSMC_BTR2_DATLAT_3                  ((uint32_t)0x08000000)        </span>
<a name="l02619"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga07b93600977cde6e31a9464f87606043">02619</a> <span class="preprocessor">#define  FSMC_BTR2_ACCMOD                    ((uint32_t)0x30000000)        </span>
<a name="l02620"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9383d89d5e557a166f6b8290892b89b3">02620</a> <span class="preprocessor">#define  FSMC_BTR2_ACCMOD_0                  ((uint32_t)0x10000000)        </span>
<a name="l02621"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad200e1dc2d1835e3dc0fa8f0483eb2c0">02621</a> <span class="preprocessor">#define  FSMC_BTR2_ACCMOD_1                  ((uint32_t)0x20000000)        </span>
<a name="l02623"></a>02623 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FSMC_BTR3 register  *******************/</span>
<a name="l02624"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf3e55daf436a25fadae7384611aa0f89">02624</a> <span class="preprocessor">#define  FSMC_BTR3_ADDSET                    ((uint32_t)0x0000000F)        </span>
<a name="l02625"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab6a21211dd7a3445e944af0fe1a4b600">02625</a> <span class="preprocessor">#define  FSMC_BTR3_ADDSET_0                  ((uint32_t)0x00000001)        </span>
<a name="l02626"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga51c23d36fa8e7e38048d94830bf0f74f">02626</a> <span class="preprocessor">#define  FSMC_BTR3_ADDSET_1                  ((uint32_t)0x00000002)        </span>
<a name="l02627"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga93be4171cb7d0b66d8d4d12e61b07b88">02627</a> <span class="preprocessor">#define  FSMC_BTR3_ADDSET_2                  ((uint32_t)0x00000004)        </span>
<a name="l02628"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab01cf0b1c88857669d10fee8d7ba4d85">02628</a> <span class="preprocessor">#define  FSMC_BTR3_ADDSET_3                  ((uint32_t)0x00000008)        </span>
<a name="l02630"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7833ee760b2400e6fb483b1d83cbdff3">02630</a> <span class="preprocessor">#define  FSMC_BTR3_ADDHLD                    ((uint32_t)0x000000F0)        </span>
<a name="l02631"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad417ccae1c4018d0ff5c76c942aeb2ca">02631</a> <span class="preprocessor">#define  FSMC_BTR3_ADDHLD_0                  ((uint32_t)0x00000010)        </span>
<a name="l02632"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga60d0ae6af13ef088367cef06c7f207d3">02632</a> <span class="preprocessor">#define  FSMC_BTR3_ADDHLD_1                  ((uint32_t)0x00000020)        </span>
<a name="l02633"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac029aaed48e2a3e2eedf767fe0ce0b92">02633</a> <span class="preprocessor">#define  FSMC_BTR3_ADDHLD_2                  ((uint32_t)0x00000040)        </span>
<a name="l02634"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5b6aab5907bc42e140ca5a4d60fcd64c">02634</a> <span class="preprocessor">#define  FSMC_BTR3_ADDHLD_3                  ((uint32_t)0x00000080)        </span>
<a name="l02636"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1e9ac671a510ee06e86c41d7876ffe10">02636</a> <span class="preprocessor">#define  FSMC_BTR3_DATAST                    ((uint32_t)0x0000FF00)        </span>
<a name="l02637"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga65fe87d29c1a4ee0b08014ed8e0423e1">02637</a> <span class="preprocessor">#define  FSMC_BTR3_DATAST_0                  ((uint32_t)0x00000100)        </span>
<a name="l02638"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad33e3df5c80255cb5e11ba427e9c224f">02638</a> <span class="preprocessor">#define  FSMC_BTR3_DATAST_1                  ((uint32_t)0x00000200)        </span>
<a name="l02639"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4a31f070e41c6785ebc606d4f25d103a">02639</a> <span class="preprocessor">#define  FSMC_BTR3_DATAST_2                  ((uint32_t)0x00000400)        </span>
<a name="l02640"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad220fbd264261a37eac09d4f6c0b79a2">02640</a> <span class="preprocessor">#define  FSMC_BTR3_DATAST_3                  ((uint32_t)0x00000800)        </span>
<a name="l02642"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae8a3ad9f940c6942682d8d97b1eb0ca4">02642</a> <span class="preprocessor">#define  FSMC_BTR3_BUSTURN                   ((uint32_t)0x000F0000)        </span>
<a name="l02643"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga739f2db66e52626aa9a5ee02c11d7a34">02643</a> <span class="preprocessor">#define  FSMC_BTR3_BUSTURN_0                 ((uint32_t)0x00010000)        </span>
<a name="l02644"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7e4c4102ea6e6cf2082e78168edfc18e">02644</a> <span class="preprocessor">#define  FSMC_BTR3_BUSTURN_1                 ((uint32_t)0x00020000)        </span>
<a name="l02645"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad5eab2601ae3cd040bf44feb3e70c459">02645</a> <span class="preprocessor">#define  FSMC_BTR3_BUSTURN_2                 ((uint32_t)0x00040000)        </span>
<a name="l02646"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacf61e23804e0fa3ca45f851ca98de371">02646</a> <span class="preprocessor">#define  FSMC_BTR3_BUSTURN_3                 ((uint32_t)0x00080000)        </span>
<a name="l02648"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga47a8d8e279c50995143ecf4124580703">02648</a> <span class="preprocessor">#define  FSMC_BTR3_CLKDIV                    ((uint32_t)0x00F00000)        </span>
<a name="l02649"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadd9c93b0ee64856981394a63d6a3a964">02649</a> <span class="preprocessor">#define  FSMC_BTR3_CLKDIV_0                  ((uint32_t)0x00100000)        </span>
<a name="l02650"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga98fa7611b4ae197ab25cdf1cae9f8ee1">02650</a> <span class="preprocessor">#define  FSMC_BTR3_CLKDIV_1                  ((uint32_t)0x00200000)        </span>
<a name="l02651"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf806c044b2a3d1417acc79907dcaef4b">02651</a> <span class="preprocessor">#define  FSMC_BTR3_CLKDIV_2                  ((uint32_t)0x00400000)        </span>
<a name="l02652"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa9bf0683d046f9bcfb0d55a065ae69ab">02652</a> <span class="preprocessor">#define  FSMC_BTR3_CLKDIV_3                  ((uint32_t)0x00800000)        </span>
<a name="l02654"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa88a80458ddd56b0dfa7cf3599b986dd">02654</a> <span class="preprocessor">#define  FSMC_BTR3_DATLAT                    ((uint32_t)0x0F000000)        </span>
<a name="l02655"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga655083fdb0e563b9a4d6ea589194ba02">02655</a> <span class="preprocessor">#define  FSMC_BTR3_DATLAT_0                  ((uint32_t)0x01000000)        </span>
<a name="l02656"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga486280713c8f07d7033bce4e74825130">02656</a> <span class="preprocessor">#define  FSMC_BTR3_DATLAT_1                  ((uint32_t)0x02000000)        </span>
<a name="l02657"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8314e30c84dccd983de04fdeeb57c360">02657</a> <span class="preprocessor">#define  FSMC_BTR3_DATLAT_2                  ((uint32_t)0x04000000)        </span>
<a name="l02658"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac7e7da5269a2dac164c9d1d01da2bc28">02658</a> <span class="preprocessor">#define  FSMC_BTR3_DATLAT_3                  ((uint32_t)0x08000000)        </span>
<a name="l02660"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga56c8f213e437ceed2140f2c16a0416cd">02660</a> <span class="preprocessor">#define  FSMC_BTR3_ACCMOD                    ((uint32_t)0x30000000)        </span>
<a name="l02661"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4d50e71940995d42c5f9fadcb7cd61f2">02661</a> <span class="preprocessor">#define  FSMC_BTR3_ACCMOD_0                  ((uint32_t)0x10000000)        </span>
<a name="l02662"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac8bbfd5e08b73d1c5de53ee0ff0ddb9a">02662</a> <span class="preprocessor">#define  FSMC_BTR3_ACCMOD_1                  ((uint32_t)0x20000000)        </span>
<a name="l02664"></a>02664 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BTR4 register  *******************/</span>
<a name="l02665"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab44cc2146b4cf6bc8f43292512fd8cf8">02665</a> <span class="preprocessor">#define  FSMC_BTR4_ADDSET                    ((uint32_t)0x0000000F)        </span>
<a name="l02666"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa0ee1ab3716b0ab1a4e7b51234af7c63">02666</a> <span class="preprocessor">#define  FSMC_BTR4_ADDSET_0                  ((uint32_t)0x00000001)        </span>
<a name="l02667"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacd427c001c5b17a3e083c81f6b228a50">02667</a> <span class="preprocessor">#define  FSMC_BTR4_ADDSET_1                  ((uint32_t)0x00000002)        </span>
<a name="l02668"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae722fdaa69bfb7622aa80c82e3772949">02668</a> <span class="preprocessor">#define  FSMC_BTR4_ADDSET_2                  ((uint32_t)0x00000004)        </span>
<a name="l02669"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0f8ab4a1c7fe6e7dc2b093add88c274e">02669</a> <span class="preprocessor">#define  FSMC_BTR4_ADDSET_3                  ((uint32_t)0x00000008)        </span>
<a name="l02671"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1e52ae9a5d59507bdf9f4f9da19444ed">02671</a> <span class="preprocessor">#define  FSMC_BTR4_ADDHLD                    ((uint32_t)0x000000F0)        </span>
<a name="l02672"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadf6200f13c3eed1e9646750897a987a2">02672</a> <span class="preprocessor">#define  FSMC_BTR4_ADDHLD_0                  ((uint32_t)0x00000010)        </span>
<a name="l02673"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0803bc2ad60138e0eef53a53ca5bf537">02673</a> <span class="preprocessor">#define  FSMC_BTR4_ADDHLD_1                  ((uint32_t)0x00000020)        </span>
<a name="l02674"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga893711250b9d3ea2e5e48ca53d1e0147">02674</a> <span class="preprocessor">#define  FSMC_BTR4_ADDHLD_2                  ((uint32_t)0x00000040)        </span>
<a name="l02675"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga75c73d4bb0ddcac383ca610a604d95b3">02675</a> <span class="preprocessor">#define  FSMC_BTR4_ADDHLD_3                  ((uint32_t)0x00000080)        </span>
<a name="l02677"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c28625ee031527a29f7cb7db1bb97cf">02677</a> <span class="preprocessor">#define  FSMC_BTR4_DATAST                    ((uint32_t)0x0000FF00)        </span>
<a name="l02678"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabdb0212604c6c58c9524adc7931e2897">02678</a> <span class="preprocessor">#define  FSMC_BTR4_DATAST_0                  ((uint32_t)0x00000100)        </span>
<a name="l02679"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2353d753ca5532703b4f822b7d2a7382">02679</a> <span class="preprocessor">#define  FSMC_BTR4_DATAST_1                  ((uint32_t)0x00000200)        </span>
<a name="l02680"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8d82a6f3fcf69d6b96968118db7b8216">02680</a> <span class="preprocessor">#define  FSMC_BTR4_DATAST_2                  ((uint32_t)0x00000400)        </span>
<a name="l02681"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3e0860f92bb204c4b5902d3e34b8b30a">02681</a> <span class="preprocessor">#define  FSMC_BTR4_DATAST_3                  ((uint32_t)0x00000800)        </span>
<a name="l02683"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga207a9eedfc1b244c393be3c34ea60a15">02683</a> <span class="preprocessor">#define  FSMC_BTR4_BUSTURN                   ((uint32_t)0x000F0000)        </span>
<a name="l02684"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4dec1fa50fca6639be7179d445aacfe4">02684</a> <span class="preprocessor">#define  FSMC_BTR4_BUSTURN_0                 ((uint32_t)0x00010000)        </span>
<a name="l02685"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab1db211382068251dc5cfe44a175e639">02685</a> <span class="preprocessor">#define  FSMC_BTR4_BUSTURN_1                 ((uint32_t)0x00020000)        </span>
<a name="l02686"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa5391a8c2a1e8cd6abb81fa5b2836464">02686</a> <span class="preprocessor">#define  FSMC_BTR4_BUSTURN_2                 ((uint32_t)0x00040000)        </span>
<a name="l02687"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadbfd74790a1e25339151de440e3a93e5">02687</a> <span class="preprocessor">#define  FSMC_BTR4_BUSTURN_3                 ((uint32_t)0x00080000)        </span>
<a name="l02689"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7ac39964e3792653e454538407b11504">02689</a> <span class="preprocessor">#define  FSMC_BTR4_CLKDIV                    ((uint32_t)0x00F00000)        </span>
<a name="l02690"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaacee394c98ac568fe1d6df61c887ed53">02690</a> <span class="preprocessor">#define  FSMC_BTR4_CLKDIV_0                  ((uint32_t)0x00100000)        </span>
<a name="l02691"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9c7cd1d1a4954d494bd107400925f86f">02691</a> <span class="preprocessor">#define  FSMC_BTR4_CLKDIV_1                  ((uint32_t)0x00200000)        </span>
<a name="l02692"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga93b0ab3235ffacca24e6b285460c5dd3">02692</a> <span class="preprocessor">#define  FSMC_BTR4_CLKDIV_2                  ((uint32_t)0x00400000)        </span>
<a name="l02693"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga931463443390c5a706303e87a538d1ce">02693</a> <span class="preprocessor">#define  FSMC_BTR4_CLKDIV_3                  ((uint32_t)0x00800000)        </span>
<a name="l02695"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa53cb7c299e794915d3aba803374adca">02695</a> <span class="preprocessor">#define  FSMC_BTR4_DATLAT                    ((uint32_t)0x0F000000)        </span>
<a name="l02696"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad2315f17d1cd7dd9da1b0ee2f7e4ea29">02696</a> <span class="preprocessor">#define  FSMC_BTR4_DATLAT_0                  ((uint32_t)0x01000000)        </span>
<a name="l02697"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga808a7d758e6ca75c573d08ee92228745">02697</a> <span class="preprocessor">#define  FSMC_BTR4_DATLAT_1                  ((uint32_t)0x02000000)        </span>
<a name="l02698"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac376a62779292d64bfac24d572b743e9">02698</a> <span class="preprocessor">#define  FSMC_BTR4_DATLAT_2                  ((uint32_t)0x04000000)        </span>
<a name="l02699"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadfc558894dcb263451dbac13f48fffe1">02699</a> <span class="preprocessor">#define  FSMC_BTR4_DATLAT_3                  ((uint32_t)0x08000000)        </span>
<a name="l02701"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabbf731d99007936586f9e15f17c3c771">02701</a> <span class="preprocessor">#define  FSMC_BTR4_ACCMOD                    ((uint32_t)0x30000000)        </span>
<a name="l02702"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8e69759ab89b16573bafd2f6ded95bfb">02702</a> <span class="preprocessor">#define  FSMC_BTR4_ACCMOD_0                  ((uint32_t)0x10000000)        </span>
<a name="l02703"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3e486b11f6af0f566f8843a5c95c6a6c">02703</a> <span class="preprocessor">#define  FSMC_BTR4_ACCMOD_1                  ((uint32_t)0x20000000)        </span>
<a name="l02705"></a>02705 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BWTR1 register  ******************/</span>
<a name="l02706"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4aa5ee153cb4bf79f0d4ae2c47f365c4">02706</a> <span class="preprocessor">#define  FSMC_BWTR1_ADDSET                   ((uint32_t)0x0000000F)        </span>
<a name="l02707"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaacb80aeedb6d0d9cb09e7b4d3ff8b541">02707</a> <span class="preprocessor">#define  FSMC_BWTR1_ADDSET_0                 ((uint32_t)0x00000001)        </span>
<a name="l02708"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga20dbbdff1e2f1d57727dabbc4b03c840">02708</a> <span class="preprocessor">#define  FSMC_BWTR1_ADDSET_1                 ((uint32_t)0x00000002)        </span>
<a name="l02709"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga411f0d164c26dda8132ff22856757470">02709</a> <span class="preprocessor">#define  FSMC_BWTR1_ADDSET_2                 ((uint32_t)0x00000004)        </span>
<a name="l02710"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3e2bc67999e8d2b63771fa223ffa8e4d">02710</a> <span class="preprocessor">#define  FSMC_BWTR1_ADDSET_3                 ((uint32_t)0x00000008)        </span>
<a name="l02712"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafa3d8ff62f87ab6aeb5170dd67de15cf">02712</a> <span class="preprocessor">#define  FSMC_BWTR1_ADDHLD                   ((uint32_t)0x000000F0)        </span>
<a name="l02713"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1e24880c23375636d7504d42077a400a">02713</a> <span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_0                 ((uint32_t)0x00000010)        </span>
<a name="l02714"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafb90dec93198b1d3077feb5fe508f004">02714</a> <span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_1                 ((uint32_t)0x00000020)        </span>
<a name="l02715"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga26ef7d6cd5ec547a349462e4f31963b6">02715</a> <span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_2                 ((uint32_t)0x00000040)        </span>
<a name="l02716"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac4a961ecd844e14a90d1b2f6c5d59196">02716</a> <span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_3                 ((uint32_t)0x00000080)        </span>
<a name="l02718"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaee2641a6f415d03df324667662bd3dcf">02718</a> <span class="preprocessor">#define  FSMC_BWTR1_DATAST                   ((uint32_t)0x0000FF00)        </span>
<a name="l02719"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga162800452847dd98d27a4078370518b2">02719</a> <span class="preprocessor">#define  FSMC_BWTR1_DATAST_0                 ((uint32_t)0x00000100)        </span>
<a name="l02720"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga16476bfbbcb9726c1fbc593d3568a514">02720</a> <span class="preprocessor">#define  FSMC_BWTR1_DATAST_1                 ((uint32_t)0x00000200)        </span>
<a name="l02721"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga623de376d9f5189d73068d0865a5049e">02721</a> <span class="preprocessor">#define  FSMC_BWTR1_DATAST_2                 ((uint32_t)0x00000400)        </span>
<a name="l02722"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gade0627f53e3df25fdaa973db6159bd70">02722</a> <span class="preprocessor">#define  FSMC_BWTR1_DATAST_3                 ((uint32_t)0x00000800)        </span>
<a name="l02724"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacab3c524b3e47327b24fa560feb93487">02724</a> <span class="preprocessor">#define  FSMC_BWTR1_CLKDIV                   ((uint32_t)0x00F00000)        </span>
<a name="l02725"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa16b4376e693343cf65ab05808398b7f">02725</a> <span class="preprocessor">#define  FSMC_BWTR1_CLKDIV_0                 ((uint32_t)0x00100000)        </span>
<a name="l02726"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga632860254f0019e87c2e73c872d8d0c3">02726</a> <span class="preprocessor">#define  FSMC_BWTR1_CLKDIV_1                 ((uint32_t)0x00200000)        </span>
<a name="l02727"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9debedb9d28dc78574eafc829cde91fe">02727</a> <span class="preprocessor">#define  FSMC_BWTR1_CLKDIV_2                 ((uint32_t)0x00400000)        </span>
<a name="l02728"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga67c483e37ed994b71337a0e0777c1290">02728</a> <span class="preprocessor">#define  FSMC_BWTR1_CLKDIV_3                 ((uint32_t)0x00800000)        </span>
<a name="l02730"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5f05e337758cdb98cfc833e43bd6d674">02730</a> <span class="preprocessor">#define  FSMC_BWTR1_DATLAT                   ((uint32_t)0x0F000000)        </span>
<a name="l02731"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadd6a7a7678ef3afbbed587cf318d1540">02731</a> <span class="preprocessor">#define  FSMC_BWTR1_DATLAT_0                 ((uint32_t)0x01000000)        </span>
<a name="l02732"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga515ba99da829728fa7128161786c933d">02732</a> <span class="preprocessor">#define  FSMC_BWTR1_DATLAT_1                 ((uint32_t)0x02000000)        </span>
<a name="l02733"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga13d22659082e66df3f0497057cf7dda5">02733</a> <span class="preprocessor">#define  FSMC_BWTR1_DATLAT_2                 ((uint32_t)0x04000000)        </span>
<a name="l02734"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3af303f1131ff3de0894ec908de252c4">02734</a> <span class="preprocessor">#define  FSMC_BWTR1_DATLAT_3                 ((uint32_t)0x08000000)        </span>
<a name="l02736"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa676b8e4f48602c27ea8edab61ce5db0">02736</a> <span class="preprocessor">#define  FSMC_BWTR1_ACCMOD                   ((uint32_t)0x30000000)        </span>
<a name="l02737"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae87cae14e6bb4403b420fc9e4084d6e2">02737</a> <span class="preprocessor">#define  FSMC_BWTR1_ACCMOD_0                 ((uint32_t)0x10000000)        </span>
<a name="l02738"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac0cddde5db2e0bb09f1c8938afd6ac98">02738</a> <span class="preprocessor">#define  FSMC_BWTR1_ACCMOD_1                 ((uint32_t)0x20000000)        </span>
<a name="l02740"></a>02740 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BWTR2 register  ******************/</span>
<a name="l02741"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7b6553bd9ad305aa42341e08b1736260">02741</a> <span class="preprocessor">#define  FSMC_BWTR2_ADDSET                   ((uint32_t)0x0000000F)        </span>
<a name="l02742"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga593fe1987e8c6052cdb992e629f1d059">02742</a> <span class="preprocessor">#define  FSMC_BWTR2_ADDSET_0                 ((uint32_t)0x00000001)        </span>
<a name="l02743"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6dc23a2314a44b6ad9f293716f0c8a11">02743</a> <span class="preprocessor">#define  FSMC_BWTR2_ADDSET_1                 ((uint32_t)0x00000002)        </span>
<a name="l02744"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1e9c799b36f45cad86a3f98d262baa6d">02744</a> <span class="preprocessor">#define  FSMC_BWTR2_ADDSET_2                 ((uint32_t)0x00000004)        </span>
<a name="l02745"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga95abc246eb528275d894346c0665e930">02745</a> <span class="preprocessor">#define  FSMC_BWTR2_ADDSET_3                 ((uint32_t)0x00000008)        </span>
<a name="l02747"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae879db1879650f99b1c75635884bda17">02747</a> <span class="preprocessor">#define  FSMC_BWTR2_ADDHLD                   ((uint32_t)0x000000F0)        </span>
<a name="l02748"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf5826c5d5c544cd59210c071358fb8e9">02748</a> <span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_0                 ((uint32_t)0x00000010)        </span>
<a name="l02749"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga258acf47f7706a1cd0b0a914e63cbe17">02749</a> <span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_1                 ((uint32_t)0x00000020)        </span>
<a name="l02750"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga39f1a9ccc80d1218935936539a000b84">02750</a> <span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_2                 ((uint32_t)0x00000040)        </span>
<a name="l02751"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga81de376a21fc25a7e1c31db341dfcd3f">02751</a> <span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_3                 ((uint32_t)0x00000080)        </span>
<a name="l02753"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab280652524006fbb3820597112136f14">02753</a> <span class="preprocessor">#define  FSMC_BWTR2_DATAST                   ((uint32_t)0x0000FF00)        </span>
<a name="l02754"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga78a0f0466162848135313296ebf44890">02754</a> <span class="preprocessor">#define  FSMC_BWTR2_DATAST_0                 ((uint32_t)0x00000100)        </span>
<a name="l02755"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga51e43e17e99141c9009c779cc359323a">02755</a> <span class="preprocessor">#define  FSMC_BWTR2_DATAST_1                 ((uint32_t)0x00000200)        </span>
<a name="l02756"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1f8791c2a33f740f905d45e3754e3353">02756</a> <span class="preprocessor">#define  FSMC_BWTR2_DATAST_2                 ((uint32_t)0x00000400)        </span>
<a name="l02757"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8a2a5797dd14b5b89581c5fb08872fae">02757</a> <span class="preprocessor">#define  FSMC_BWTR2_DATAST_3                 ((uint32_t)0x00000800)        </span>
<a name="l02759"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf62bb3c772353b551de22915814115b6">02759</a> <span class="preprocessor">#define  FSMC_BWTR2_CLKDIV                   ((uint32_t)0x00F00000)        </span>
<a name="l02760"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7d5aaffe4b4c549b247c31dead5585c6">02760</a> <span class="preprocessor">#define  FSMC_BWTR2_CLKDIV_0                 ((uint32_t)0x00100000)        </span>
<a name="l02761"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6caca8a04c9768a84bcd958656ea8209">02761</a> <span class="preprocessor">#define  FSMC_BWTR2_CLKDIV_1                 ((uint32_t)0x00200000)        </span>
<a name="l02762"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae608705cf36abaf22e96e9c4c63d4363">02762</a> <span class="preprocessor">#define  FSMC_BWTR2_CLKDIV_2                 ((uint32_t)0x00400000)        </span>
<a name="l02763"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf3cb607738f2c3aa4dae4990d0754f73">02763</a> <span class="preprocessor">#define  FSMC_BWTR2_CLKDIV_3                 ((uint32_t)0x00800000)        </span>
<a name="l02765"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7f04b7ebcecadd4b515cac94159ea8d3">02765</a> <span class="preprocessor">#define  FSMC_BWTR2_DATLAT                   ((uint32_t)0x0F000000)        </span>
<a name="l02766"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaac5b453a7316f378f6bf222d5de5b515">02766</a> <span class="preprocessor">#define  FSMC_BWTR2_DATLAT_0                 ((uint32_t)0x01000000)        </span>
<a name="l02767"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6f5e6363ecbd1c23b1f49a9cfb3301d2">02767</a> <span class="preprocessor">#define  FSMC_BWTR2_DATLAT_1                 ((uint32_t)0x02000000)        </span>
<a name="l02768"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf028fc0c3148bf9075c09ad311afee65">02768</a> <span class="preprocessor">#define  FSMC_BWTR2_DATLAT_2                 ((uint32_t)0x04000000)        </span>
<a name="l02769"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9984c8161469dd0922de2d8c4cd9dbe5">02769</a> <span class="preprocessor">#define  FSMC_BWTR2_DATLAT_3                 ((uint32_t)0x08000000)        </span>
<a name="l02771"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga320be3e2e266dc25bd02e10787b2ba0d">02771</a> <span class="preprocessor">#define  FSMC_BWTR2_ACCMOD                   ((uint32_t)0x30000000)        </span>
<a name="l02772"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaabe5419d99a7ad4d4eb761c82077d958">02772</a> <span class="preprocessor">#define  FSMC_BWTR2_ACCMOD_0                 ((uint32_t)0x10000000)        </span>
<a name="l02773"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab6cdd284ad94abfef0f24fcb813b4558">02773</a> <span class="preprocessor">#define  FSMC_BWTR2_ACCMOD_1                 ((uint32_t)0x20000000)        </span>
<a name="l02775"></a>02775 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BWTR3 register  ******************/</span>
<a name="l02776"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga455ba53d0f18173b0694d71757a084ff">02776</a> <span class="preprocessor">#define  FSMC_BWTR3_ADDSET                   ((uint32_t)0x0000000F)        </span>
<a name="l02777"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9dddd5ba924b56867c9cb39484ef498d">02777</a> <span class="preprocessor">#define  FSMC_BWTR3_ADDSET_0                 ((uint32_t)0x00000001)        </span>
<a name="l02778"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacd242d768da1f9ab4304e91e5dabb5a9">02778</a> <span class="preprocessor">#define  FSMC_BWTR3_ADDSET_1                 ((uint32_t)0x00000002)        </span>
<a name="l02779"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaef99967dc66814cf5d732365c40daebb">02779</a> <span class="preprocessor">#define  FSMC_BWTR3_ADDSET_2                 ((uint32_t)0x00000004)        </span>
<a name="l02780"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga471ebb2d47fb951340df6ba22b40a788">02780</a> <span class="preprocessor">#define  FSMC_BWTR3_ADDSET_3                 ((uint32_t)0x00000008)        </span>
<a name="l02782"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae3d031a0d71677932a68639ba88bd13e">02782</a> <span class="preprocessor">#define  FSMC_BWTR3_ADDHLD                   ((uint32_t)0x000000F0)        </span>
<a name="l02783"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5b3948c407a5a4be6a21cccad0a8d12d">02783</a> <span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_0                 ((uint32_t)0x00000010)        </span>
<a name="l02784"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaea21d05228f7771c6306726af5da5a4a">02784</a> <span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_1                 ((uint32_t)0x00000020)        </span>
<a name="l02785"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa574b3a1efe581d195789dcc8bba01f8">02785</a> <span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_2                 ((uint32_t)0x00000040)        </span>
<a name="l02786"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae8216cf865785468af58dbce0002a7c">02786</a> <span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_3                 ((uint32_t)0x00000080)        </span>
<a name="l02788"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae93d9fee8a67491918526019b439a00f">02788</a> <span class="preprocessor">#define  FSMC_BWTR3_DATAST                   ((uint32_t)0x0000FF00)        </span>
<a name="l02789"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf1ec40c6360faeb133cb224a6789bb51">02789</a> <span class="preprocessor">#define  FSMC_BWTR3_DATAST_0                 ((uint32_t)0x00000100)        </span>
<a name="l02790"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacaf23316e44d731620f0cbde29ae9a93">02790</a> <span class="preprocessor">#define  FSMC_BWTR3_DATAST_1                 ((uint32_t)0x00000200)        </span>
<a name="l02791"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga31686e755ef0f98078d96c08891cf8f4">02791</a> <span class="preprocessor">#define  FSMC_BWTR3_DATAST_2                 ((uint32_t)0x00000400)        </span>
<a name="l02792"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5a291f74abf021a7fe66ce8afd714c39">02792</a> <span class="preprocessor">#define  FSMC_BWTR3_DATAST_3                 ((uint32_t)0x00000800)        </span>
<a name="l02794"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5a270daf60bba0a4a9de6607635b0264">02794</a> <span class="preprocessor">#define  FSMC_BWTR3_CLKDIV                   ((uint32_t)0x00F00000)        </span>
<a name="l02795"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab0e2f5c1eb92f5dba7c2d76b6267805a">02795</a> <span class="preprocessor">#define  FSMC_BWTR3_CLKDIV_0                 ((uint32_t)0x00100000)        </span>
<a name="l02796"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad909c7569c4740c823bf4b31f93d4edb">02796</a> <span class="preprocessor">#define  FSMC_BWTR3_CLKDIV_1                 ((uint32_t)0x00200000)        </span>
<a name="l02797"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab17fdae6a3e63acc21280497e0761d15">02797</a> <span class="preprocessor">#define  FSMC_BWTR3_CLKDIV_2                 ((uint32_t)0x00400000)        </span>
<a name="l02798"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga56fbdeda5582325eb5eea0061209adc9">02798</a> <span class="preprocessor">#define  FSMC_BWTR3_CLKDIV_3                 ((uint32_t)0x00800000)        </span>
<a name="l02800"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga05b769f726e31038cfa6bf4897453088">02800</a> <span class="preprocessor">#define  FSMC_BWTR3_DATLAT                   ((uint32_t)0x0F000000)        </span>
<a name="l02801"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga900f347cf4b9debe88252ff1d453098e">02801</a> <span class="preprocessor">#define  FSMC_BWTR3_DATLAT_0                 ((uint32_t)0x01000000)        </span>
<a name="l02802"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafb44640d0ccf25b8c8ec4b24b3600d26">02802</a> <span class="preprocessor">#define  FSMC_BWTR3_DATLAT_1                 ((uint32_t)0x02000000)        </span>
<a name="l02803"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4a6405794f28617802ba7bd3586a5f50">02803</a> <span class="preprocessor">#define  FSMC_BWTR3_DATLAT_2                 ((uint32_t)0x04000000)        </span>
<a name="l02804"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga974cf9ed84e54c78ee995b02cc605706">02804</a> <span class="preprocessor">#define  FSMC_BWTR3_DATLAT_3                 ((uint32_t)0x08000000)        </span>
<a name="l02806"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa32a792c0c93d854a90bfbc36fa1329b">02806</a> <span class="preprocessor">#define  FSMC_BWTR3_ACCMOD                   ((uint32_t)0x30000000)        </span>
<a name="l02807"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga64d4e414ea73b47e07364e1a121af6a4">02807</a> <span class="preprocessor">#define  FSMC_BWTR3_ACCMOD_0                 ((uint32_t)0x10000000)        </span>
<a name="l02808"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gada733b2bda718299345fd0191b25b49f">02808</a> <span class="preprocessor">#define  FSMC_BWTR3_ACCMOD_1                 ((uint32_t)0x20000000)        </span>
<a name="l02810"></a>02810 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BWTR4 register  ******************/</span>
<a name="l02811"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa8c3c14faf87768beced4e297edc7bfd">02811</a> <span class="preprocessor">#define  FSMC_BWTR4_ADDSET                   ((uint32_t)0x0000000F)        </span>
<a name="l02812"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga65ba73495f6192e409cc00f3e26e27e0">02812</a> <span class="preprocessor">#define  FSMC_BWTR4_ADDSET_0                 ((uint32_t)0x00000001)        </span>
<a name="l02813"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3cc9fa3c1ceae0724f5005bb1e101775">02813</a> <span class="preprocessor">#define  FSMC_BWTR4_ADDSET_1                 ((uint32_t)0x00000002)        </span>
<a name="l02814"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad2007941f4869504bfef23edbcc18bfa">02814</a> <span class="preprocessor">#define  FSMC_BWTR4_ADDSET_2                 ((uint32_t)0x00000004)        </span>
<a name="l02815"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabcde23639f64241d95b02f5b950ef3cc">02815</a> <span class="preprocessor">#define  FSMC_BWTR4_ADDSET_3                 ((uint32_t)0x00000008)        </span>
<a name="l02817"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaafe1198e70d843c883260d354b7ce7b5">02817</a> <span class="preprocessor">#define  FSMC_BWTR4_ADDHLD                   ((uint32_t)0x000000F0)        </span>
<a name="l02818"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac62786f538820baa3f0f8edb17ef1b74">02818</a> <span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_0                 ((uint32_t)0x00000010)        </span>
<a name="l02819"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa69aa2d9cafe8f952721c88083c8a94e">02819</a> <span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_1                 ((uint32_t)0x00000020)        </span>
<a name="l02820"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4c6d991498c385991b461832fb093399">02820</a> <span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_2                 ((uint32_t)0x00000040)        </span>
<a name="l02821"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac744bdeb5b9ae048b1fa1a07ce9ce9d1">02821</a> <span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_3                 ((uint32_t)0x00000080)        </span>
<a name="l02823"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6656c89aac87fc226c0e80f8f753abeb">02823</a> <span class="preprocessor">#define  FSMC_BWTR4_DATAST                   ((uint32_t)0x0000FF00)        </span>
<a name="l02824"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5636aaec144530e1c46e819b62c95f09">02824</a> <span class="preprocessor">#define  FSMC_BWTR4_DATAST_0                 ((uint32_t)0x00000100)        </span>
<a name="l02825"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga19eb9fccff444a00caf75b9d20a143ed">02825</a> <span class="preprocessor">#define  FSMC_BWTR4_DATAST_1                 ((uint32_t)0x00000200)        </span>
<a name="l02826"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa40f9fa60ddb69fdcdcdface743f2c26">02826</a> <span class="preprocessor">#define  FSMC_BWTR4_DATAST_2                 ((uint32_t)0x00000400)        </span>
<a name="l02827"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafa173c5ff9a7d316cd67897f8e36dbf5">02827</a> <span class="preprocessor">#define  FSMC_BWTR4_DATAST_3                 ((uint32_t)0x00000800)        </span>
<a name="l02829"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gace3c57c780586c96ef5756d642c3bd01">02829</a> <span class="preprocessor">#define  FSMC_BWTR4_CLKDIV                   ((uint32_t)0x00F00000)        </span>
<a name="l02830"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8eae837a65cdce995c6fc43afd196e76">02830</a> <span class="preprocessor">#define  FSMC_BWTR4_CLKDIV_0                 ((uint32_t)0x00100000)        </span>
<a name="l02831"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga265d50716e1b6ae2395f0da696b4d12a">02831</a> <span class="preprocessor">#define  FSMC_BWTR4_CLKDIV_1                 ((uint32_t)0x00200000)        </span>
<a name="l02832"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga095f121a1739bcc61e40f2fbb5e8b6a0">02832</a> <span class="preprocessor">#define  FSMC_BWTR4_CLKDIV_2                 ((uint32_t)0x00400000)        </span>
<a name="l02833"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga11d5deb7f2aed21baeb4df3015440bc2">02833</a> <span class="preprocessor">#define  FSMC_BWTR4_CLKDIV_3                 ((uint32_t)0x00800000)        </span>
<a name="l02835"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa6f7e16866ecede5f4258c05d95f571b">02835</a> <span class="preprocessor">#define  FSMC_BWTR4_DATLAT                   ((uint32_t)0x0F000000)        </span>
<a name="l02836"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9841723700d2b9611be2e7a7b0f19c33">02836</a> <span class="preprocessor">#define  FSMC_BWTR4_DATLAT_0                 ((uint32_t)0x01000000)        </span>
<a name="l02837"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad628c523ceee80e41c02dd4502baee2c">02837</a> <span class="preprocessor">#define  FSMC_BWTR4_DATLAT_1                 ((uint32_t)0x02000000)        </span>
<a name="l02838"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafee2951c0bea4329727767db1bb96a4f">02838</a> <span class="preprocessor">#define  FSMC_BWTR4_DATLAT_2                 ((uint32_t)0x04000000)        </span>
<a name="l02839"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1020e605f8a52d9fd857d3b91d23bf7a">02839</a> <span class="preprocessor">#define  FSMC_BWTR4_DATLAT_3                 ((uint32_t)0x08000000)        </span>
<a name="l02841"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1d13f46a945d5daf6ec339781d3926a9">02841</a> <span class="preprocessor">#define  FSMC_BWTR4_ACCMOD                   ((uint32_t)0x30000000)        </span>
<a name="l02842"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5e30f51c68b4ac4f9efee2cd5a45943c">02842</a> <span class="preprocessor">#define  FSMC_BWTR4_ACCMOD_0                 ((uint32_t)0x10000000)        </span>
<a name="l02843"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf7ba26fb09f035addbe1e4c3b0d093c9">02843</a> <span class="preprocessor">#define  FSMC_BWTR4_ACCMOD_1                 ((uint32_t)0x20000000)        </span>
<a name="l02845"></a>02845 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l02846"></a>02846 <span class="comment">/*                                                                            */</span>
<a name="l02847"></a>02847 <span class="comment">/*                      General Purpose IOs (GPIO)                            */</span>
<a name="l02848"></a>02848 <span class="comment">/*                                                                            */</span>
<a name="l02849"></a>02849 <span class="comment">/******************************************************************************/</span>
<a name="l02850"></a>02850 <span class="comment">/*******************  Bit definition for GPIO_MODER register  *****************/</span>  
<a name="l02851"></a>02851 <span class="preprocessor">#define GPIO_MODER_MODER0          ((uint32_t)0x00000003)</span>
<a name="l02852"></a>02852 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER0_0        ((uint32_t)0x00000001)</span>
<a name="l02853"></a>02853 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER0_1        ((uint32_t)0x00000002)</span>
<a name="l02854"></a>02854 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER1          ((uint32_t)0x0000000C)</span>
<a name="l02855"></a>02855 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER1_0        ((uint32_t)0x00000004)</span>
<a name="l02856"></a>02856 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER1_1        ((uint32_t)0x00000008)</span>
<a name="l02857"></a>02857 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER2          ((uint32_t)0x00000030)</span>
<a name="l02858"></a>02858 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER2_0        ((uint32_t)0x00000010)</span>
<a name="l02859"></a>02859 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER2_1        ((uint32_t)0x00000020)</span>
<a name="l02860"></a>02860 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER3          ((uint32_t)0x000000C0)</span>
<a name="l02861"></a>02861 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER3_0        ((uint32_t)0x00000040)</span>
<a name="l02862"></a>02862 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER3_1        ((uint32_t)0x00000080)</span>
<a name="l02863"></a>02863 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER4          ((uint32_t)0x00000300)</span>
<a name="l02864"></a>02864 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER4_0        ((uint32_t)0x00000100)</span>
<a name="l02865"></a>02865 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER4_1        ((uint32_t)0x00000200)</span>
<a name="l02866"></a>02866 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER5          ((uint32_t)0x00000C00)</span>
<a name="l02867"></a>02867 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER5_0        ((uint32_t)0x00000400)</span>
<a name="l02868"></a>02868 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER5_1        ((uint32_t)0x00000800)</span>
<a name="l02869"></a>02869 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER6          ((uint32_t)0x00003000)</span>
<a name="l02870"></a>02870 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER6_0        ((uint32_t)0x00001000)</span>
<a name="l02871"></a>02871 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER6_1        ((uint32_t)0x00002000)</span>
<a name="l02872"></a>02872 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER7          ((uint32_t)0x0000C000)</span>
<a name="l02873"></a>02873 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER7_0        ((uint32_t)0x00004000)</span>
<a name="l02874"></a>02874 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER7_1        ((uint32_t)0x00008000)</span>
<a name="l02875"></a>02875 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER8          ((uint32_t)0x00030000)</span>
<a name="l02876"></a>02876 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER8_0        ((uint32_t)0x00010000)</span>
<a name="l02877"></a>02877 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER8_1        ((uint32_t)0x00020000)</span>
<a name="l02878"></a>02878 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER9          ((uint32_t)0x000C0000)</span>
<a name="l02879"></a>02879 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER9_0        ((uint32_t)0x00040000)</span>
<a name="l02880"></a>02880 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER9_1        ((uint32_t)0x00080000)</span>
<a name="l02881"></a>02881 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER10         ((uint32_t)0x00300000)</span>
<a name="l02882"></a>02882 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER10_0       ((uint32_t)0x00100000)</span>
<a name="l02883"></a>02883 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER10_1       ((uint32_t)0x00200000)</span>
<a name="l02884"></a>02884 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER11         ((uint32_t)0x00C00000)</span>
<a name="l02885"></a>02885 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER11_0       ((uint32_t)0x00400000)</span>
<a name="l02886"></a>02886 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER11_1       ((uint32_t)0x00800000)</span>
<a name="l02887"></a>02887 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER12         ((uint32_t)0x03000000)</span>
<a name="l02888"></a>02888 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER12_0       ((uint32_t)0x01000000)</span>
<a name="l02889"></a>02889 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER12_1       ((uint32_t)0x02000000)</span>
<a name="l02890"></a>02890 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER13         ((uint32_t)0x0C000000)</span>
<a name="l02891"></a>02891 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER13_0       ((uint32_t)0x04000000)</span>
<a name="l02892"></a>02892 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER13_1       ((uint32_t)0x08000000)</span>
<a name="l02893"></a>02893 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER14         ((uint32_t)0x30000000)</span>
<a name="l02894"></a>02894 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER14_0       ((uint32_t)0x10000000)</span>
<a name="l02895"></a>02895 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER14_1       ((uint32_t)0x20000000)</span>
<a name="l02896"></a>02896 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER15         ((uint32_t)0xC0000000)</span>
<a name="l02897"></a>02897 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER15_0       ((uint32_t)0x40000000)</span>
<a name="l02898"></a>02898 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MODER_MODER15_1       ((uint32_t)0x80000000)</span>
<a name="l02899"></a>02899 <span class="preprocessor"></span>
<a name="l02900"></a>02900 <span class="comment">/*******************  Bit definition for GPIO_OTYPER register  ****************/</span>   
<a name="l02901"></a>02901 <span class="preprocessor">#define GPIO_OTYPER_OT_0           ((uint32_t)0x00000001)</span>
<a name="l02902"></a>02902 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_OT_1           ((uint32_t)0x00000002)</span>
<a name="l02903"></a>02903 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_OT_2           ((uint32_t)0x00000004)</span>
<a name="l02904"></a>02904 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_OT_3           ((uint32_t)0x00000008)</span>
<a name="l02905"></a>02905 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_OT_4           ((uint32_t)0x00000010)</span>
<a name="l02906"></a>02906 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_OT_5           ((uint32_t)0x00000020)</span>
<a name="l02907"></a>02907 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_OT_6           ((uint32_t)0x00000040)</span>
<a name="l02908"></a>02908 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_OT_7           ((uint32_t)0x00000080)</span>
<a name="l02909"></a>02909 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_OT_8           ((uint32_t)0x00000100)</span>
<a name="l02910"></a>02910 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_OT_9           ((uint32_t)0x00000200)</span>
<a name="l02911"></a>02911 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_OT_10          ((uint32_t)0x00000400)</span>
<a name="l02912"></a>02912 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_OT_11          ((uint32_t)0x00000800)</span>
<a name="l02913"></a>02913 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_OT_12          ((uint32_t)0x00001000)</span>
<a name="l02914"></a>02914 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_OT_13          ((uint32_t)0x00002000)</span>
<a name="l02915"></a>02915 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_OT_14          ((uint32_t)0x00004000)</span>
<a name="l02916"></a>02916 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_OT_15          ((uint32_t)0x00008000)</span>
<a name="l02917"></a>02917 <span class="preprocessor"></span>
<a name="l02918"></a>02918 <span class="comment">/*******************  Bit definition for GPIO_OSPEEDR register  ***************/</span>  
<a name="l02919"></a>02919 <span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0     ((uint32_t)0x00000003)</span>
<a name="l02920"></a>02920 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_0   ((uint32_t)0x00000001)</span>
<a name="l02921"></a>02921 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_1   ((uint32_t)0x00000002)</span>
<a name="l02922"></a>02922 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1     ((uint32_t)0x0000000C)</span>
<a name="l02923"></a>02923 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_0   ((uint32_t)0x00000004)</span>
<a name="l02924"></a>02924 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_1   ((uint32_t)0x00000008)</span>
<a name="l02925"></a>02925 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2     ((uint32_t)0x00000030)</span>
<a name="l02926"></a>02926 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_0   ((uint32_t)0x00000010)</span>
<a name="l02927"></a>02927 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_1   ((uint32_t)0x00000020)</span>
<a name="l02928"></a>02928 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3     ((uint32_t)0x000000C0)</span>
<a name="l02929"></a>02929 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_0   ((uint32_t)0x00000040)</span>
<a name="l02930"></a>02930 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_1   ((uint32_t)0x00000080)</span>
<a name="l02931"></a>02931 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4     ((uint32_t)0x00000300)</span>
<a name="l02932"></a>02932 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_0   ((uint32_t)0x00000100)</span>
<a name="l02933"></a>02933 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_1   ((uint32_t)0x00000200)</span>
<a name="l02934"></a>02934 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5     ((uint32_t)0x00000C00)</span>
<a name="l02935"></a>02935 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_0   ((uint32_t)0x00000400)</span>
<a name="l02936"></a>02936 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_1   ((uint32_t)0x00000800)</span>
<a name="l02937"></a>02937 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6     ((uint32_t)0x00003000)</span>
<a name="l02938"></a>02938 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_0   ((uint32_t)0x00001000)</span>
<a name="l02939"></a>02939 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_1   ((uint32_t)0x00002000)</span>
<a name="l02940"></a>02940 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7     ((uint32_t)0x0000C000)</span>
<a name="l02941"></a>02941 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_0   ((uint32_t)0x00004000)</span>
<a name="l02942"></a>02942 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_1   ((uint32_t)0x00008000)</span>
<a name="l02943"></a>02943 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8     ((uint32_t)0x00030000)</span>
<a name="l02944"></a>02944 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_0   ((uint32_t)0x00010000)</span>
<a name="l02945"></a>02945 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_1   ((uint32_t)0x00020000)</span>
<a name="l02946"></a>02946 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9     ((uint32_t)0x000C0000)</span>
<a name="l02947"></a>02947 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_0   ((uint32_t)0x00040000)</span>
<a name="l02948"></a>02948 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_1   ((uint32_t)0x00080000)</span>
<a name="l02949"></a>02949 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10    ((uint32_t)0x00300000)</span>
<a name="l02950"></a>02950 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_0  ((uint32_t)0x00100000)</span>
<a name="l02951"></a>02951 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_1  ((uint32_t)0x00200000)</span>
<a name="l02952"></a>02952 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11    ((uint32_t)0x00C00000)</span>
<a name="l02953"></a>02953 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_0  ((uint32_t)0x00400000)</span>
<a name="l02954"></a>02954 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_1  ((uint32_t)0x00800000)</span>
<a name="l02955"></a>02955 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12    ((uint32_t)0x03000000)</span>
<a name="l02956"></a>02956 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_0  ((uint32_t)0x01000000)</span>
<a name="l02957"></a>02957 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_1  ((uint32_t)0x02000000)</span>
<a name="l02958"></a>02958 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13    ((uint32_t)0x0C000000)</span>
<a name="l02959"></a>02959 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_0  ((uint32_t)0x04000000)</span>
<a name="l02960"></a>02960 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_1  ((uint32_t)0x08000000)</span>
<a name="l02961"></a>02961 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14    ((uint32_t)0x30000000)</span>
<a name="l02962"></a>02962 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_0  ((uint32_t)0x10000000)</span>
<a name="l02963"></a>02963 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_1  ((uint32_t)0x20000000)</span>
<a name="l02964"></a>02964 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15    ((uint32_t)0xC0000000)</span>
<a name="l02965"></a>02965 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_0  ((uint32_t)0x40000000)</span>
<a name="l02966"></a>02966 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_1  ((uint32_t)0x80000000)</span>
<a name="l02967"></a>02967 <span class="preprocessor"></span>
<a name="l02968"></a>02968 <span class="comment">/*******************  Bit definition for GPIO_PUPDR register  *****************/</span>  
<a name="l02969"></a>02969 <span class="preprocessor">#define GPIO_PUPDR_PUPDR0          ((uint32_t)0x00000003)</span>
<a name="l02970"></a>02970 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR0_0        ((uint32_t)0x00000001)</span>
<a name="l02971"></a>02971 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR0_1        ((uint32_t)0x00000002)</span>
<a name="l02972"></a>02972 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR1          ((uint32_t)0x0000000C)</span>
<a name="l02973"></a>02973 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR1_0        ((uint32_t)0x00000004)</span>
<a name="l02974"></a>02974 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR1_1        ((uint32_t)0x00000008)</span>
<a name="l02975"></a>02975 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR2          ((uint32_t)0x00000030)</span>
<a name="l02976"></a>02976 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR2_0        ((uint32_t)0x00000010)</span>
<a name="l02977"></a>02977 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR2_1        ((uint32_t)0x00000020)</span>
<a name="l02978"></a>02978 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR3          ((uint32_t)0x000000C0)</span>
<a name="l02979"></a>02979 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR3_0        ((uint32_t)0x00000040)</span>
<a name="l02980"></a>02980 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR3_1        ((uint32_t)0x00000080)</span>
<a name="l02981"></a>02981 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR4          ((uint32_t)0x00000300)</span>
<a name="l02982"></a>02982 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR4_0        ((uint32_t)0x00000100)</span>
<a name="l02983"></a>02983 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR4_1        ((uint32_t)0x00000200)</span>
<a name="l02984"></a>02984 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR5          ((uint32_t)0x00000C00)</span>
<a name="l02985"></a>02985 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR5_0        ((uint32_t)0x00000400)</span>
<a name="l02986"></a>02986 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR5_1        ((uint32_t)0x00000800)</span>
<a name="l02987"></a>02987 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR6          ((uint32_t)0x00003000)</span>
<a name="l02988"></a>02988 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR6_0        ((uint32_t)0x00001000)</span>
<a name="l02989"></a>02989 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR6_1        ((uint32_t)0x00002000)</span>
<a name="l02990"></a>02990 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR7          ((uint32_t)0x0000C000)</span>
<a name="l02991"></a>02991 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR7_0        ((uint32_t)0x00004000)</span>
<a name="l02992"></a>02992 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR7_1        ((uint32_t)0x00008000)</span>
<a name="l02993"></a>02993 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR8          ((uint32_t)0x00030000)</span>
<a name="l02994"></a>02994 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR8_0        ((uint32_t)0x00010000)</span>
<a name="l02995"></a>02995 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR8_1        ((uint32_t)0x00020000)</span>
<a name="l02996"></a>02996 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR9          ((uint32_t)0x000C0000)</span>
<a name="l02997"></a>02997 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR9_0        ((uint32_t)0x00040000)</span>
<a name="l02998"></a>02998 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR9_1        ((uint32_t)0x00080000)</span>
<a name="l02999"></a>02999 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR10         ((uint32_t)0x00300000)</span>
<a name="l03000"></a>03000 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR10_0       ((uint32_t)0x00100000)</span>
<a name="l03001"></a>03001 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR10_1       ((uint32_t)0x00200000)</span>
<a name="l03002"></a>03002 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR11         ((uint32_t)0x00C00000)</span>
<a name="l03003"></a>03003 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR11_0       ((uint32_t)0x00400000)</span>
<a name="l03004"></a>03004 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR11_1       ((uint32_t)0x00800000)</span>
<a name="l03005"></a>03005 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR12         ((uint32_t)0x03000000)</span>
<a name="l03006"></a>03006 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR12_0       ((uint32_t)0x01000000)</span>
<a name="l03007"></a>03007 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR12_1       ((uint32_t)0x02000000)</span>
<a name="l03008"></a>03008 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR13         ((uint32_t)0x0C000000)</span>
<a name="l03009"></a>03009 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR13_0       ((uint32_t)0x04000000)</span>
<a name="l03010"></a>03010 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR13_1       ((uint32_t)0x08000000)</span>
<a name="l03011"></a>03011 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR14         ((uint32_t)0x30000000)</span>
<a name="l03012"></a>03012 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR14_0       ((uint32_t)0x10000000)</span>
<a name="l03013"></a>03013 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR14_1       ((uint32_t)0x20000000)</span>
<a name="l03014"></a>03014 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR15         ((uint32_t)0xC0000000)</span>
<a name="l03015"></a>03015 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR15_0       ((uint32_t)0x40000000)</span>
<a name="l03016"></a>03016 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PUPDR_PUPDR15_1       ((uint32_t)0x80000000)</span>
<a name="l03017"></a>03017 <span class="preprocessor"></span>
<a name="l03018"></a>03018 <span class="comment">/******************  Bits definition for GPIO_IDR register  *******************/</span>
<a name="l03019"></a>03019 <span class="preprocessor">#define GPIO_IDR_IDR_0                       ((uint32_t)0x00000001)</span>
<a name="l03020"></a>03020 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDR_IDR_1                       ((uint32_t)0x00000002)</span>
<a name="l03021"></a>03021 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDR_IDR_2                       ((uint32_t)0x00000004)</span>
<a name="l03022"></a>03022 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDR_IDR_3                       ((uint32_t)0x00000008)</span>
<a name="l03023"></a>03023 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDR_IDR_4                       ((uint32_t)0x00000010)</span>
<a name="l03024"></a>03024 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDR_IDR_5                       ((uint32_t)0x00000020)</span>
<a name="l03025"></a>03025 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDR_IDR_6                       ((uint32_t)0x00000040)</span>
<a name="l03026"></a>03026 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDR_IDR_7                       ((uint32_t)0x00000080)</span>
<a name="l03027"></a>03027 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDR_IDR_8                       ((uint32_t)0x00000100)</span>
<a name="l03028"></a>03028 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDR_IDR_9                       ((uint32_t)0x00000200)</span>
<a name="l03029"></a>03029 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDR_IDR_10                      ((uint32_t)0x00000400)</span>
<a name="l03030"></a>03030 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDR_IDR_11                      ((uint32_t)0x00000800)</span>
<a name="l03031"></a>03031 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDR_IDR_12                      ((uint32_t)0x00001000)</span>
<a name="l03032"></a>03032 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDR_IDR_13                      ((uint32_t)0x00002000)</span>
<a name="l03033"></a>03033 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDR_IDR_14                      ((uint32_t)0x00004000)</span>
<a name="l03034"></a>03034 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDR_IDR_15                      ((uint32_t)0x00008000)</span>
<a name="l03035"></a>03035 <span class="preprocessor"></span><span class="comment">/* Old GPIO_IDR register bits definition, maintained for legacy purpose */</span>
<a name="l03036"></a>03036 <span class="preprocessor">#define GPIO_OTYPER_IDR_0                    GPIO_IDR_IDR_0</span>
<a name="l03037"></a>03037 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_IDR_1                    GPIO_IDR_IDR_1</span>
<a name="l03038"></a>03038 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_IDR_2                    GPIO_IDR_IDR_2</span>
<a name="l03039"></a>03039 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_IDR_3                    GPIO_IDR_IDR_3</span>
<a name="l03040"></a>03040 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_IDR_4                    GPIO_IDR_IDR_4</span>
<a name="l03041"></a>03041 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_IDR_5                    GPIO_IDR_IDR_5</span>
<a name="l03042"></a>03042 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_IDR_6                    GPIO_IDR_IDR_6</span>
<a name="l03043"></a>03043 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_IDR_7                    GPIO_IDR_IDR_7</span>
<a name="l03044"></a>03044 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_IDR_8                    GPIO_IDR_IDR_8</span>
<a name="l03045"></a>03045 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_IDR_9                    GPIO_IDR_IDR_9</span>
<a name="l03046"></a>03046 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_IDR_10                   GPIO_IDR_IDR_10</span>
<a name="l03047"></a>03047 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_IDR_11                   GPIO_IDR_IDR_11</span>
<a name="l03048"></a>03048 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_IDR_12                   GPIO_IDR_IDR_12</span>
<a name="l03049"></a>03049 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_IDR_13                   GPIO_IDR_IDR_13</span>
<a name="l03050"></a>03050 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_IDR_14                   GPIO_IDR_IDR_14</span>
<a name="l03051"></a>03051 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_IDR_15                   GPIO_IDR_IDR_15</span>
<a name="l03052"></a>03052 <span class="preprocessor"></span>
<a name="l03053"></a>03053 <span class="comment">/******************  Bits definition for GPIO_ODR register  *******************/</span>
<a name="l03054"></a>03054 <span class="preprocessor">#define GPIO_ODR_ODR_0                       ((uint32_t)0x00000001)</span>
<a name="l03055"></a>03055 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_ODR_ODR_1                       ((uint32_t)0x00000002)</span>
<a name="l03056"></a>03056 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_ODR_ODR_2                       ((uint32_t)0x00000004)</span>
<a name="l03057"></a>03057 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_ODR_ODR_3                       ((uint32_t)0x00000008)</span>
<a name="l03058"></a>03058 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_ODR_ODR_4                       ((uint32_t)0x00000010)</span>
<a name="l03059"></a>03059 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_ODR_ODR_5                       ((uint32_t)0x00000020)</span>
<a name="l03060"></a>03060 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_ODR_ODR_6                       ((uint32_t)0x00000040)</span>
<a name="l03061"></a>03061 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_ODR_ODR_7                       ((uint32_t)0x00000080)</span>
<a name="l03062"></a>03062 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_ODR_ODR_8                       ((uint32_t)0x00000100)</span>
<a name="l03063"></a>03063 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_ODR_ODR_9                       ((uint32_t)0x00000200)</span>
<a name="l03064"></a>03064 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_ODR_ODR_10                      ((uint32_t)0x00000400)</span>
<a name="l03065"></a>03065 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_ODR_ODR_11                      ((uint32_t)0x00000800)</span>
<a name="l03066"></a>03066 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_ODR_ODR_12                      ((uint32_t)0x00001000)</span>
<a name="l03067"></a>03067 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_ODR_ODR_13                      ((uint32_t)0x00002000)</span>
<a name="l03068"></a>03068 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_ODR_ODR_14                      ((uint32_t)0x00004000)</span>
<a name="l03069"></a>03069 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_ODR_ODR_15                      ((uint32_t)0x00008000)</span>
<a name="l03070"></a>03070 <span class="preprocessor"></span><span class="comment">/* Old GPIO_ODR register bits definition, maintained for legacy purpose */</span>
<a name="l03071"></a>03071 <span class="preprocessor">#define GPIO_OTYPER_ODR_0                    GPIO_ODR_ODR_0</span>
<a name="l03072"></a>03072 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_ODR_1                    GPIO_ODR_ODR_1</span>
<a name="l03073"></a>03073 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_ODR_2                    GPIO_ODR_ODR_2</span>
<a name="l03074"></a>03074 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_ODR_3                    GPIO_ODR_ODR_3</span>
<a name="l03075"></a>03075 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_ODR_4                    GPIO_ODR_ODR_4</span>
<a name="l03076"></a>03076 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_ODR_5                    GPIO_ODR_ODR_5</span>
<a name="l03077"></a>03077 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_ODR_6                    GPIO_ODR_ODR_6</span>
<a name="l03078"></a>03078 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_ODR_7                    GPIO_ODR_ODR_7</span>
<a name="l03079"></a>03079 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_ODR_8                    GPIO_ODR_ODR_8</span>
<a name="l03080"></a>03080 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_ODR_9                    GPIO_ODR_ODR_9</span>
<a name="l03081"></a>03081 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_ODR_10                   GPIO_ODR_ODR_10</span>
<a name="l03082"></a>03082 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_ODR_11                   GPIO_ODR_ODR_11</span>
<a name="l03083"></a>03083 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_ODR_12                   GPIO_ODR_ODR_12</span>
<a name="l03084"></a>03084 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_ODR_13                   GPIO_ODR_ODR_13</span>
<a name="l03085"></a>03085 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_ODR_14                   GPIO_ODR_ODR_14</span>
<a name="l03086"></a>03086 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_OTYPER_ODR_15                   GPIO_ODR_ODR_15</span>
<a name="l03087"></a>03087 <span class="preprocessor"></span>
<a name="l03088"></a>03088 <span class="comment">/*******************  Bit definition for GPIO_BSRR register  ******************/</span>  
<a name="l03089"></a>03089 <span class="preprocessor">#define GPIO_BSRR_BS_0             ((uint32_t)0x00000001)</span>
<a name="l03090"></a>03090 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BS_1             ((uint32_t)0x00000002)</span>
<a name="l03091"></a>03091 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BS_2             ((uint32_t)0x00000004)</span>
<a name="l03092"></a>03092 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BS_3             ((uint32_t)0x00000008)</span>
<a name="l03093"></a>03093 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BS_4             ((uint32_t)0x00000010)</span>
<a name="l03094"></a>03094 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BS_5             ((uint32_t)0x00000020)</span>
<a name="l03095"></a>03095 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BS_6             ((uint32_t)0x00000040)</span>
<a name="l03096"></a>03096 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BS_7             ((uint32_t)0x00000080)</span>
<a name="l03097"></a>03097 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BS_8             ((uint32_t)0x00000100)</span>
<a name="l03098"></a>03098 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BS_9             ((uint32_t)0x00000200)</span>
<a name="l03099"></a>03099 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BS_10            ((uint32_t)0x00000400)</span>
<a name="l03100"></a>03100 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BS_11            ((uint32_t)0x00000800)</span>
<a name="l03101"></a>03101 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BS_12            ((uint32_t)0x00001000)</span>
<a name="l03102"></a>03102 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BS_13            ((uint32_t)0x00002000)</span>
<a name="l03103"></a>03103 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BS_14            ((uint32_t)0x00004000)</span>
<a name="l03104"></a>03104 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BS_15            ((uint32_t)0x00008000)</span>
<a name="l03105"></a>03105 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BR_0             ((uint32_t)0x00010000)</span>
<a name="l03106"></a>03106 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BR_1             ((uint32_t)0x00020000)</span>
<a name="l03107"></a>03107 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BR_2             ((uint32_t)0x00040000)</span>
<a name="l03108"></a>03108 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BR_3             ((uint32_t)0x00080000)</span>
<a name="l03109"></a>03109 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BR_4             ((uint32_t)0x00100000)</span>
<a name="l03110"></a>03110 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BR_5             ((uint32_t)0x00200000)</span>
<a name="l03111"></a>03111 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BR_6             ((uint32_t)0x00400000)</span>
<a name="l03112"></a>03112 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BR_7             ((uint32_t)0x00800000)</span>
<a name="l03113"></a>03113 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BR_8             ((uint32_t)0x01000000)</span>
<a name="l03114"></a>03114 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BR_9             ((uint32_t)0x02000000)</span>
<a name="l03115"></a>03115 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BR_10            ((uint32_t)0x04000000)</span>
<a name="l03116"></a>03116 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BR_11            ((uint32_t)0x08000000)</span>
<a name="l03117"></a>03117 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BR_12            ((uint32_t)0x10000000)</span>
<a name="l03118"></a>03118 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BR_13            ((uint32_t)0x20000000)</span>
<a name="l03119"></a>03119 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BR_14            ((uint32_t)0x40000000)</span>
<a name="l03120"></a>03120 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BR_15            ((uint32_t)0x80000000)</span>
<a name="l03121"></a>03121 <span class="preprocessor"></span>
<a name="l03122"></a>03122 <span class="comment">/*******************  Bit definition for GPIO_LCKR register  ******************/</span>
<a name="l03123"></a>03123 <span class="preprocessor">#define GPIO_LCKR_LCK0             ((uint32_t)0x00000001)</span>
<a name="l03124"></a>03124 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCK1             ((uint32_t)0x00000002)</span>
<a name="l03125"></a>03125 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCK2             ((uint32_t)0x00000004)</span>
<a name="l03126"></a>03126 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCK3             ((uint32_t)0x00000008)</span>
<a name="l03127"></a>03127 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCK4             ((uint32_t)0x00000010)</span>
<a name="l03128"></a>03128 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCK5             ((uint32_t)0x00000020)</span>
<a name="l03129"></a>03129 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCK6             ((uint32_t)0x00000040)</span>
<a name="l03130"></a>03130 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCK7             ((uint32_t)0x00000080)</span>
<a name="l03131"></a>03131 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCK8             ((uint32_t)0x00000100)</span>
<a name="l03132"></a>03132 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCK9             ((uint32_t)0x00000200)</span>
<a name="l03133"></a>03133 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCK10            ((uint32_t)0x00000400)</span>
<a name="l03134"></a>03134 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCK11            ((uint32_t)0x00000800)</span>
<a name="l03135"></a>03135 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCK12            ((uint32_t)0x00001000)</span>
<a name="l03136"></a>03136 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCK13            ((uint32_t)0x00002000)</span>
<a name="l03137"></a>03137 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCK14            ((uint32_t)0x00004000)</span>
<a name="l03138"></a>03138 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCK15            ((uint32_t)0x00008000)</span>
<a name="l03139"></a>03139 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCKK             ((uint32_t)0x00010000)</span>
<a name="l03140"></a>03140 <span class="preprocessor"></span>
<a name="l03141"></a>03141 <span class="comment">/*******************  Bit definition for GPIO_AFRL register  ******************/</span>
<a name="l03142"></a>03142 <span class="preprocessor">#define GPIO_AFRL_AFRL0            ((uint32_t)0x0000000F)</span>
<a name="l03143"></a>03143 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_AFRL_AFRL1            ((uint32_t)0x000000F0)</span>
<a name="l03144"></a>03144 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_AFRL_AFRL2            ((uint32_t)0x00000F00)</span>
<a name="l03145"></a>03145 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_AFRL_AFRL3            ((uint32_t)0x0000F000)</span>
<a name="l03146"></a>03146 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_AFRL_AFRL4            ((uint32_t)0x000F0000)</span>
<a name="l03147"></a>03147 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_AFRL_AFRL5            ((uint32_t)0x00F00000)</span>
<a name="l03148"></a>03148 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_AFRL_AFRL6            ((uint32_t)0x0F000000)</span>
<a name="l03149"></a>03149 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_AFRL_AFRL7            ((uint32_t)0xF0000000)</span>
<a name="l03150"></a>03150 <span class="preprocessor"></span>
<a name="l03151"></a>03151 <span class="comment">/*******************  Bit definition for GPIO_AFRH register  ******************/</span>
<a name="l03152"></a>03152 <span class="preprocessor">#define GPIO_AFRH_AFRH8            ((uint32_t)0x0000000F)</span>
<a name="l03153"></a>03153 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_AFRH_AFRH9            ((uint32_t)0x000000F0)</span>
<a name="l03154"></a>03154 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_AFRH_AFRH10           ((uint32_t)0x00000F00)</span>
<a name="l03155"></a>03155 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_AFRH_AFRH11           ((uint32_t)0x0000F000)</span>
<a name="l03156"></a>03156 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_AFRH_AFRH12           ((uint32_t)0x000F0000)</span>
<a name="l03157"></a>03157 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_AFRH_AFRH13           ((uint32_t)0x00F00000)</span>
<a name="l03158"></a>03158 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_AFRH_AFRH14           ((uint32_t)0x0F000000)</span>
<a name="l03159"></a>03159 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_AFRH_AFRH15           ((uint32_t)0xF0000000)</span>
<a name="l03160"></a>03160 <span class="preprocessor"></span>
<a name="l03161"></a>03161 <span class="comment">/******************************************************************************/</span>
<a name="l03162"></a>03162 <span class="comment">/*                                                                            */</span>
<a name="l03163"></a>03163 <span class="comment">/*                   Inter-integrated Circuit Interface (I2C)                 */</span>
<a name="l03164"></a>03164 <span class="comment">/*                                                                            */</span>
<a name="l03165"></a>03165 <span class="comment">/******************************************************************************/</span>
<a name="l03166"></a>03166 
<a name="l03167"></a>03167 <span class="comment">/*******************  Bit definition for I2C_CR1 register  ********************/</span>
<a name="l03168"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262">03168</a> <span class="preprocessor">#define  I2C_CR1_PE                          ((uint16_t)0x0001)            </span>
<a name="l03169"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4cfee7b020a49bd037fa7cf27c796abc">03169</a> <span class="preprocessor">#define  I2C_CR1_SMBUS                       ((uint16_t)0x0002)            </span>
<a name="l03170"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga001198ff898802888edf58f56d5371c9">03170</a> <span class="preprocessor">#define  I2C_CR1_SMBTYPE                     ((uint16_t)0x0008)            </span>
<a name="l03171"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4598185d9092edfbf943464bcbb342ac">03171</a> <span class="preprocessor">#define  I2C_CR1_ENARP                       ((uint16_t)0x0010)            </span>
<a name="l03172"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga40d2eb849f9d55e6298035b61e84ca42">03172</a> <span class="preprocessor">#define  I2C_CR1_ENPEC                       ((uint16_t)0x0020)            </span>
<a name="l03173"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1d8c219193b11f8507d7b85831d14912">03173</a> <span class="preprocessor">#define  I2C_CR1_ENGC                        ((uint16_t)0x0040)            </span>
<a name="l03174"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c">03174</a> <span class="preprocessor">#define  I2C_CR1_NOSTRETCH                   ((uint16_t)0x0080)            </span>
<a name="l03175"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2ca7f18dd5bc1130dbefae4ff8736143">03175</a> <span class="preprocessor">#define  I2C_CR1_START                       ((uint16_t)0x0100)            </span>
<a name="l03176"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gace70293f3dfa24d448b600fc58e45223">03176</a> <span class="preprocessor">#define  I2C_CR1_STOP                        ((uint16_t)0x0200)            </span>
<a name="l03177"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf933b105259a4bc46a957576adb8d96d">03177</a> <span class="preprocessor">#define  I2C_CR1_ACK                         ((uint16_t)0x0400)            </span>
<a name="l03178"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga34721958229a5983f2e95dfeaa8e55c3">03178</a> <span class="preprocessor">#define  I2C_CR1_POS                         ((uint16_t)0x0800)            </span>
<a name="l03179"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab4d0119253d93a106b5ca704e5020c12">03179</a> <span class="preprocessor">#define  I2C_CR1_PEC                         ((uint16_t)0x1000)            </span>
<a name="l03180"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga56729ccf93c5d9f5b5b05002e3a2323c">03180</a> <span class="preprocessor">#define  I2C_CR1_ALERT                       ((uint16_t)0x2000)            </span>
<a name="l03181"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d">03181</a> <span class="preprocessor">#define  I2C_CR1_SWRST                       ((uint16_t)0x8000)            </span>
<a name="l03183"></a>03183 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_CR2 register  ********************/</span>
<a name="l03184"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga293fbe15ed5fd1fc95915bd6437859e7">03184</a> <span class="preprocessor">#define  I2C_CR2_FREQ                        ((uint16_t)0x003F)            </span>
<a name="l03185"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga09d944f5260f40a0eb714d41859e0d23">03185</a> <span class="preprocessor">#define  I2C_CR2_FREQ_0                      ((uint16_t)0x0001)            </span>
<a name="l03186"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga25ab0ef2a7795e3326900b277479d89c">03186</a> <span class="preprocessor">#define  I2C_CR2_FREQ_1                      ((uint16_t)0x0002)            </span>
<a name="l03187"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga657af5a02534cc900cbddc260319d845">03187</a> <span class="preprocessor">#define  I2C_CR2_FREQ_2                      ((uint16_t)0x0004)            </span>
<a name="l03188"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga655214f8327fd1322998c9d8bffe308d">03188</a> <span class="preprocessor">#define  I2C_CR2_FREQ_3                      ((uint16_t)0x0008)            </span>
<a name="l03189"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3382a7262743bc824985af7339449386">03189</a> <span class="preprocessor">#define  I2C_CR2_FREQ_4                      ((uint16_t)0x0010)            </span>
<a name="l03190"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad3b1a2b777fcf158c9e4264485682a20">03190</a> <span class="preprocessor">#define  I2C_CR2_FREQ_5                      ((uint16_t)0x0020)            </span>
<a name="l03192"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6f14ae48e4609c2b3645211234cba974">03192</a> <span class="preprocessor">#define  I2C_CR2_ITERREN                     ((uint16_t)0x0100)            </span>
<a name="l03193"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3b1ebaf8173090ec469b055b98e585d2">03193</a> <span class="preprocessor">#define  I2C_CR2_ITEVTEN                     ((uint16_t)0x0200)            </span>
<a name="l03194"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2efbe5d96ed0ce447a45a62e8317a68a">03194</a> <span class="preprocessor">#define  I2C_CR2_ITBUFEN                     ((uint16_t)0x0400)            </span>
<a name="l03195"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadb81d5c91486b873bd0bf279a4ffcf69">03195</a> <span class="preprocessor">#define  I2C_CR2_DMAEN                       ((uint16_t)0x0800)            </span>
<a name="l03196"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6a0955008cbabbb6b726ba0b4f8da609">03196</a> <span class="preprocessor">#define  I2C_CR2_LAST                        ((uint16_t)0x1000)            </span>
<a name="l03198"></a>03198 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR1 register  *******************/</span>
<a name="l03199"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8250616a993a5f2bb04cd0f116005864">03199</a> <span class="preprocessor">#define  I2C_OAR1_ADD1_7                     ((uint16_t)0x00FE)            </span>
<a name="l03200"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab8141dcd63a8429a64d488cc78ef3ec1">03200</a> <span class="preprocessor">#define  I2C_OAR1_ADD8_9                     ((uint16_t)0x0300)            </span>
<a name="l03202"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8b7c20c81f79d17921718412b8fca6d7">03202</a> <span class="preprocessor">#define  I2C_OAR1_ADD0                       ((uint16_t)0x0001)            </span>
<a name="l03203"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga499a61f0013c5c6fe38b848901f58769">03203</a> <span class="preprocessor">#define  I2C_OAR1_ADD1                       ((uint16_t)0x0002)            </span>
<a name="l03204"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab44a263e36a7f34d922ff124aebd99c3">03204</a> <span class="preprocessor">#define  I2C_OAR1_ADD2                       ((uint16_t)0x0004)            </span>
<a name="l03205"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9584dca3b1b414a63cf7ba75e557155b">03205</a> <span class="preprocessor">#define  I2C_OAR1_ADD3                       ((uint16_t)0x0008)            </span>
<a name="l03206"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga110b915b907f4bf29ff03da1f077bd97">03206</a> <span class="preprocessor">#define  I2C_OAR1_ADD4                       ((uint16_t)0x0010)            </span>
<a name="l03207"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0856dee2657cf0a04d79084da86988ca">03207</a> <span class="preprocessor">#define  I2C_OAR1_ADD5                       ((uint16_t)0x0020)            </span>
<a name="l03208"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5507af6154f60125dadc4654f57776ca">03208</a> <span class="preprocessor">#define  I2C_OAR1_ADD6                       ((uint16_t)0x0040)            </span>
<a name="l03209"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaca710515f0aac5abdac02a630e09097c">03209</a> <span class="preprocessor">#define  I2C_OAR1_ADD7                       ((uint16_t)0x0080)            </span>
<a name="l03210"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab945eba8b842a253cc64cce722537264">03210</a> <span class="preprocessor">#define  I2C_OAR1_ADD8                       ((uint16_t)0x0100)            </span>
<a name="l03211"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga10cf2dfc6b1ed55413be06acca413430">03211</a> <span class="preprocessor">#define  I2C_OAR1_ADD9                       ((uint16_t)0x0200)            </span>
<a name="l03213"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7d8df80cd27313c896e887aae81fa639">03213</a> <span class="preprocessor">#define  I2C_OAR1_ADDMODE                    ((uint16_t)0x8000)            </span>
<a name="l03215"></a>03215 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR2 register  *******************/</span>
<a name="l03216"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab83ed1ee64439cb2734a708445f37e94">03216</a> <span class="preprocessor">#define  I2C_OAR2_ENDUAL                     ((uint8_t)0x01)               </span>
<a name="l03217"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadd3d8fd1de1f16d051efb52dd3d657c4">03217</a> <span class="preprocessor">#define  I2C_OAR2_ADD2                       ((uint8_t)0xFE)               </span>
<a name="l03219"></a>03219 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for I2C_DR register  ********************/</span>
<a name="l03220"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac43021a4a7f79672d27c36a469b301d5">03220</a> <span class="preprocessor">#define  I2C_DR_DR                           ((uint8_t)0xFF)               </span>
<a name="l03222"></a>03222 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_SR1 register  ********************/</span>
<a name="l03223"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6935c920da59d755d0cf834548a70ec4">03223</a> <span class="preprocessor">#define  I2C_SR1_SB                          ((uint16_t)0x0001)            </span>
<a name="l03224"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3db361a4d9dd84b187085a11d933b45d">03224</a> <span class="preprocessor">#define  I2C_SR1_ADDR                        ((uint16_t)0x0002)            </span>
<a name="l03225"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafb279f85d78cfe5abd3eeb0b40a65ab1">03225</a> <span class="preprocessor">#define  I2C_SR1_BTF                         ((uint16_t)0x0004)            </span>
<a name="l03226"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6faaa55a1e48aa7c1f2b69669901445d">03226</a> <span class="preprocessor">#define  I2C_SR1_ADD10                       ((uint16_t)0x0008)            </span>
<a name="l03227"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaafcea4cdbe2f6da31566c897fa893a7c">03227</a> <span class="preprocessor">#define  I2C_SR1_STOPF                       ((uint16_t)0x0010)            </span>
<a name="l03228"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf6ebe33c992611bc2e25bbb01c1441a5">03228</a> <span class="preprocessor">#define  I2C_SR1_RXNE                        ((uint16_t)0x0040)            </span>
<a name="l03229"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafdc4da49c163910203255e384591b6f7">03229</a> <span class="preprocessor">#define  I2C_SR1_TXE                         ((uint16_t)0x0080)            </span>
<a name="l03230"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1d12990c90ab0757dcfea150ea50b227">03230</a> <span class="preprocessor">#define  I2C_SR1_BERR                        ((uint16_t)0x0100)            </span>
<a name="l03231"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacbc52f6ec6172c71d8b026a22c2f69d2">03231</a> <span class="preprocessor">#define  I2C_SR1_ARLO                        ((uint16_t)0x0200)            </span>
<a name="l03232"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga62aa2496d4b3955214a16a7bd998fd88">03232</a> <span class="preprocessor">#define  I2C_SR1_AF                          ((uint16_t)0x0400)            </span>
<a name="l03233"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad42d2435d2e64bf710c701c9b17adfb4">03233</a> <span class="preprocessor">#define  I2C_SR1_OVR                         ((uint16_t)0x0800)            </span>
<a name="l03234"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4b2976279024e832e53ad12796a7bb71">03234</a> <span class="preprocessor">#define  I2C_SR1_PECERR                      ((uint16_t)0x1000)            </span>
<a name="l03235"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaef3a1e4921d7c509d1b639c67882c4c9">03235</a> <span class="preprocessor">#define  I2C_SR1_TIMEOUT                     ((uint16_t)0x4000)            </span>
<a name="l03236"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8df36c38deb8791d0ac3cb5881298c1c">03236</a> <span class="preprocessor">#define  I2C_SR1_SMBALERT                    ((uint16_t)0x8000)            </span>
<a name="l03238"></a>03238 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_SR2 register  ********************/</span>
<a name="l03239"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga75cc361adf0e72e33d6771ebfa17b52d">03239</a> <span class="preprocessor">#define  I2C_SR2_MSL                         ((uint16_t)0x0001)            </span>
<a name="l03240"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3b1e75a82da73ae2873cff1cd27c3179">03240</a> <span class="preprocessor">#define  I2C_SR2_BUSY                        ((uint16_t)0x0002)            </span>
<a name="l03241"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga288b20416b42a79e591aa80d9a690fca">03241</a> <span class="preprocessor">#define  I2C_SR2_TRA                         ((uint16_t)0x0004)            </span>
<a name="l03242"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab">03242</a> <span class="preprocessor">#define  I2C_SR2_GENCALL                     ((uint16_t)0x0010)            </span>
<a name="l03243"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafcf50334903013177a8c6f4e36b8d6fe">03243</a> <span class="preprocessor">#define  I2C_SR2_SMBDEFAULT                  ((uint16_t)0x0020)            </span>
<a name="l03244"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa07cf3e404f9f57e98d1ba3793079c80">03244</a> <span class="preprocessor">#define  I2C_SR2_SMBHOST                     ((uint16_t)0x0040)            </span>
<a name="l03245"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga79a6a21835e06d9bc48009f4269b7798">03245</a> <span class="preprocessor">#define  I2C_SR2_DUALF                       ((uint16_t)0x0080)            </span>
<a name="l03246"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4a4fd5d9c9e2593be920d19a5f6ae732">03246</a> <span class="preprocessor">#define  I2C_SR2_PEC                         ((uint16_t)0xFF00)            </span>
<a name="l03248"></a>03248 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_CCR register  ********************/</span>
<a name="l03249"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de">03249</a> <span class="preprocessor">#define  I2C_CCR_CCR                         ((uint16_t)0x0FFF)            </span>
<a name="l03250"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga851c8a6b598d54c1a805b1632a4078e5">03250</a> <span class="preprocessor">#define  I2C_CCR_DUTY                        ((uint16_t)0x4000)            </span>
<a name="l03251"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaea64e5d7eba609ac9a84964bc0bc2def">03251</a> <span class="preprocessor">#define  I2C_CCR_FS                          ((uint16_t)0x8000)            </span>
<a name="l03253"></a>03253 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_TRISE register  *******************/</span>
<a name="l03254"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaff77a39aba630647af62dc7f1a5dc218">03254</a> <span class="preprocessor">#define  I2C_TRISE_TRISE                     ((uint8_t)0x3F)               </span>
<a name="l03256"></a>03256 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l03257"></a>03257 <span class="comment">/*                                                                            */</span>
<a name="l03258"></a>03258 <span class="comment">/*                        Independent WATCHDOG (IWDG)                         */</span>
<a name="l03259"></a>03259 <span class="comment">/*                                                                            */</span>
<a name="l03260"></a>03260 <span class="comment">/******************************************************************************/</span>
<a name="l03261"></a>03261 
<a name="l03262"></a>03262 <span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span>
<a name="l03263"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2">03263</a> <span class="preprocessor">#define  IWDG_KR_KEY                         ((uint16_t)0xFFFF)            </span>
<a name="l03265"></a>03265 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_PR register  ********************/</span>
<a name="l03266"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090">03266</a> <span class="preprocessor">#define  IWDG_PR_PR                          ((uint8_t)0x07)               </span>
<a name="l03267"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76">03267</a> <span class="preprocessor">#define  IWDG_PR_PR_0                        ((uint8_t)0x01)               </span>
<a name="l03268"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e">03268</a> <span class="preprocessor">#define  IWDG_PR_PR_1                        ((uint8_t)0x02)               </span>
<a name="l03269"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9">03269</a> <span class="preprocessor">#define  IWDG_PR_PR_2                        ((uint8_t)0x04)               </span>
<a name="l03271"></a>03271 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_RLR register  *******************/</span>
<a name="l03272"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033">03272</a> <span class="preprocessor">#define  IWDG_RLR_RL                         ((uint16_t)0x0FFF)            </span>
<a name="l03274"></a>03274 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_SR register  ********************/</span>
<a name="l03275"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554">03275</a> <span class="preprocessor">#define  IWDG_SR_PVU                         ((uint8_t)0x01)               </span>
<a name="l03276"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232">03276</a> <span class="preprocessor">#define  IWDG_SR_RVU                         ((uint8_t)0x02)               </span>
<a name="l03278"></a>03278 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l03279"></a>03279 <span class="comment">/*                                                                            */</span>
<a name="l03280"></a>03280 <span class="comment">/*                          LCD Controller (LCD)                              */</span>
<a name="l03281"></a>03281 <span class="comment">/*                                                                            */</span>
<a name="l03282"></a>03282 <span class="comment">/******************************************************************************/</span>
<a name="l03283"></a>03283 
<a name="l03284"></a>03284 <span class="comment">/*******************  Bit definition for LCD_CR register  *********************/</span>
<a name="l03285"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga61abf5d141101dd94334064b4f2d78ed">03285</a> <span class="preprocessor">#define LCD_CR_LCDEN               ((uint32_t)0x00000001)     </span>
<a name="l03286"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac92ad348089092948b8730a2cc08eee1">03286</a> <span class="preprocessor">#define LCD_CR_VSEL                ((uint32_t)0x00000002)     </span>
<a name="l03288"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacc5175fd82ae61247dbd79db4397a794">03288</a> <span class="preprocessor">#define LCD_CR_DUTY                ((uint32_t)0x0000001C)     </span>
<a name="l03289"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga11d4d20862251ad5031f83abeff1822d">03289</a> <span class="preprocessor">#define LCD_CR_DUTY_0              ((uint32_t)0x00000004)     </span>
<a name="l03290"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga464f4f54856bd3d4127e75c1074a91ba">03290</a> <span class="preprocessor">#define LCD_CR_DUTY_1              ((uint32_t)0x00000008)     </span>
<a name="l03291"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf838a811aba1e1d7c85beef3ca1075da">03291</a> <span class="preprocessor">#define LCD_CR_DUTY_2              ((uint32_t)0x00000010)     </span>
<a name="l03293"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4397609bc1c4864c0700e598c75896c5">03293</a> <span class="preprocessor">#define LCD_CR_BIAS                ((uint32_t)0x00000060)     </span>
<a name="l03294"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga321ef6b637dc7d77bd7a50eadf5f7f4c">03294</a> <span class="preprocessor">#define LCD_CR_BIAS_0              ((uint32_t)0x00000020)     </span>
<a name="l03295"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaef2acc23783afb145f10a09c0c805d75">03295</a> <span class="preprocessor">#define LCD_CR_BIAS_1              ((uint32_t)0x00000040)     </span>
<a name="l03297"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa000a53825d3b8de33bf5c1175df17d0">03297</a> <span class="preprocessor">#define LCD_CR_MUX_SEG             ((uint32_t)0x00000080)     </span>
<a name="l03299"></a>03299 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for LCD_FCR register  ********************/</span>
<a name="l03300"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabb56fb376147906eb7721ce5485fd9bd">03300</a> <span class="preprocessor">#define LCD_FCR_HD                 ((uint32_t)0x00000001)     </span>
<a name="l03301"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga93b0c2155e8a5433ac5a8f939ddc5daf">03301</a> <span class="preprocessor">#define LCD_FCR_SOFIE              ((uint32_t)0x00000002)     </span>
<a name="l03302"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad248b9bb8b5c851269efa899c871213d">03302</a> <span class="preprocessor">#define LCD_FCR_UDDIE              ((uint32_t)0x00000008)     </span>
<a name="l03304"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga88601874331aec2df88db92c766cef7e">03304</a> <span class="preprocessor">#define LCD_FCR_PON                ((uint32_t)0x00000070)     </span>
<a name="l03305"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6000d35c986e02ad994377ddff7f0116">03305</a> <span class="preprocessor">#define LCD_FCR_PON_0              ((uint32_t)0x00000010)     </span>
<a name="l03306"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6e4b9748e9b5d5fbed815703263cea68">03306</a> <span class="preprocessor">#define LCD_FCR_PON_1              ((uint32_t)0x00000020)     </span>
<a name="l03307"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga77924f460c41623e94426355bcf8c1c5">03307</a> <span class="preprocessor">#define LCD_FCR_PON_2              ((uint32_t)0x00000040)     </span>
<a name="l03309"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3ffc36386c01f57b590e112a9d033a61">03309</a> <span class="preprocessor">#define LCD_FCR_DEAD               ((uint32_t)0x00000380)     </span>
<a name="l03310"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6eb94c7ac631988791d732096abe0e38">03310</a> <span class="preprocessor">#define LCD_FCR_DEAD_0             ((uint32_t)0x00000080)     </span>
<a name="l03311"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4843bf446f93b7b61f57d21dfa0f9ed6">03311</a> <span class="preprocessor">#define LCD_FCR_DEAD_1             ((uint32_t)0x00000100)     </span>
<a name="l03312"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga89db21c68833f67d7ac005f0dcaabea8">03312</a> <span class="preprocessor">#define LCD_FCR_DEAD_2             ((uint32_t)0x00000200)     </span>
<a name="l03314"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga983bbe7a0d28e2ec90613ae091c49109">03314</a> <span class="preprocessor">#define LCD_FCR_CC                 ((uint32_t)0x00001C00)     </span>
<a name="l03315"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5f6e4f982be62b336908e5de428f410e">03315</a> <span class="preprocessor">#define LCD_FCR_CC_0               ((uint32_t)0x00000400)     </span>
<a name="l03316"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga287da2fa10a3d67624d6ded92093bf01">03316</a> <span class="preprocessor">#define LCD_FCR_CC_1               ((uint32_t)0x00000800)     </span>
<a name="l03317"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4746b780884c6e8f466e5a1dde2f2837">03317</a> <span class="preprocessor">#define LCD_FCR_CC_2               ((uint32_t)0x00001000)     </span>
<a name="l03319"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0c4bce5d67305640a8d581483ff68502">03319</a> <span class="preprocessor">#define LCD_FCR_BLINKF             ((uint32_t)0x0000E000)     </span>
<a name="l03320"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafd10a6e9b9a0124317a03f4da8d42f0e">03320</a> <span class="preprocessor">#define LCD_FCR_BLINKF_0           ((uint32_t)0x00002000)     </span>
<a name="l03321"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3a9930d11bb778d0c1cb4c2c97e1d77e">03321</a> <span class="preprocessor">#define LCD_FCR_BLINKF_1           ((uint32_t)0x00004000)     </span>
<a name="l03322"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaff7dc633b07c2df975ae030cf074391">03322</a> <span class="preprocessor">#define LCD_FCR_BLINKF_2           ((uint32_t)0x00008000)     </span>
<a name="l03324"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga64173ee59436883ede2d4b7b9d5b7fe9">03324</a> <span class="preprocessor">#define LCD_FCR_BLINK              ((uint32_t)0x00030000)     </span>
<a name="l03325"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1ab05cab944d6911f3ea12c683c4da9f">03325</a> <span class="preprocessor">#define LCD_FCR_BLINK_0            ((uint32_t)0x00010000)     </span>
<a name="l03326"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga989d4e0b019f1ad923e903152d9391de">03326</a> <span class="preprocessor">#define LCD_FCR_BLINK_1            ((uint32_t)0x00020000)     </span>
<a name="l03328"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2530d4faede144d475c7ffecac76a064">03328</a> <span class="preprocessor">#define LCD_FCR_DIV                ((uint32_t)0x003C0000)     </span>
<a name="l03329"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaea016a68295da006c27124544d10413f">03329</a> <span class="preprocessor">#define LCD_FCR_PS                 ((uint32_t)0x03C00000)     </span>
<a name="l03331"></a>03331 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for LCD_SR register  *********************/</span>
<a name="l03332"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3c4ee676b44117516e00a1b26dd236c7">03332</a> <span class="preprocessor">#define LCD_SR_ENS                 ((uint32_t)0x00000001)     </span>
<a name="l03333"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga394cb9312119b288d21c60701706488e">03333</a> <span class="preprocessor">#define LCD_SR_SOF                 ((uint32_t)0x00000002)     </span>
<a name="l03334"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4bf114a777bdeb33d47941c1497df317">03334</a> <span class="preprocessor">#define LCD_SR_UDR                 ((uint32_t)0x00000004)     </span>
<a name="l03335"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabee96fbee4ff2e98bf625b80b6ab010c">03335</a> <span class="preprocessor">#define LCD_SR_UDD                 ((uint32_t)0x00000008)     </span>
<a name="l03336"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae3d84dae053fd48fa2e262836732d3d9">03336</a> <span class="preprocessor">#define LCD_SR_RDY                 ((uint32_t)0x00000010)     </span>
<a name="l03337"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1318e3c0ca61e23fabd6768d3f118b90">03337</a> <span class="preprocessor">#define LCD_SR_FCRSR               ((uint32_t)0x00000020)     </span>
<a name="l03339"></a>03339 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for LCD_CLR register  ********************/</span>
<a name="l03340"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga867e710879aff8343966538f96fa9c90">03340</a> <span class="preprocessor">#define LCD_CLR_SOFC               ((uint32_t)0x00000002)     </span>
<a name="l03341"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4f8ca2fa7b8e712cad529fe1e1ea1f7f">03341</a> <span class="preprocessor">#define LCD_CLR_UDDC               ((uint32_t)0x00000008)     </span>
<a name="l03343"></a>03343 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for LCD_RAM register  ********************/</span>
<a name="l03344"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa9b1f11891e4cb10b1a0898731b1f1ca">03344</a> <span class="preprocessor">#define LCD_RAM_SEGMENT_DATA       ((uint32_t)0xFFFFFFFF)     </span>
<a name="l03346"></a>03346 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l03347"></a>03347 <span class="comment">/*                                                                            */</span>
<a name="l03348"></a>03348 <span class="comment">/*                          Power Control (PWR)                               */</span>
<a name="l03349"></a>03349 <span class="comment">/*                                                                            */</span>
<a name="l03350"></a>03350 <span class="comment">/******************************************************************************/</span>
<a name="l03351"></a>03351 
<a name="l03352"></a>03352 <span class="comment">/********************  Bit definition for PWR_CR register  ********************/</span>
<a name="l03353"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79">03353</a> <span class="preprocessor">#define  PWR_CR_LPSDSR                       ((uint16_t)0x0001)     </span>
<a name="l03354"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">03354</a> <span class="preprocessor">#define  PWR_CR_PDDS                         ((uint16_t)0x0002)     </span>
<a name="l03355"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7">03355</a> <span class="preprocessor">#define  PWR_CR_CWUF                         ((uint16_t)0x0004)     </span>
<a name="l03356"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a">03356</a> <span class="preprocessor">#define  PWR_CR_CSBF                         ((uint16_t)0x0008)     </span>
<a name="l03357"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5">03357</a> <span class="preprocessor">#define  PWR_CR_PVDE                         ((uint16_t)0x0010)     </span>
<a name="l03359"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435">03359</a> <span class="preprocessor">#define  PWR_CR_PLS                          ((uint16_t)0x00E0)     </span>
<a name="l03360"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e">03360</a> <span class="preprocessor">#define  PWR_CR_PLS_0                        ((uint16_t)0x0020)     </span>
<a name="l03361"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623">03361</a> <span class="preprocessor">#define  PWR_CR_PLS_1                        ((uint16_t)0x0040)     </span>
<a name="l03362"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52">03362</a> <span class="preprocessor">#define  PWR_CR_PLS_2                        ((uint16_t)0x0080)     </span>
<a name="l03365"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216">03365</a> <span class="preprocessor">#define  PWR_CR_PLS_LEV0                     ((uint16_t)0x0000)     </span>
<a name="l03366"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818">03366</a> <span class="preprocessor">#define  PWR_CR_PLS_LEV1                     ((uint16_t)0x0020)     </span>
<a name="l03367"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e">03367</a> <span class="preprocessor">#define  PWR_CR_PLS_LEV2                     ((uint16_t)0x0040)     </span>
<a name="l03368"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174">03368</a> <span class="preprocessor">#define  PWR_CR_PLS_LEV3                     ((uint16_t)0x0060)     </span>
<a name="l03369"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85">03369</a> <span class="preprocessor">#define  PWR_CR_PLS_LEV4                     ((uint16_t)0x0080)     </span>
<a name="l03370"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2">03370</a> <span class="preprocessor">#define  PWR_CR_PLS_LEV5                     ((uint16_t)0x00A0)     </span>
<a name="l03371"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf">03371</a> <span class="preprocessor">#define  PWR_CR_PLS_LEV6                     ((uint16_t)0x00C0)     </span>
<a name="l03372"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b">03372</a> <span class="preprocessor">#define  PWR_CR_PLS_LEV7                     ((uint16_t)0x00E0)     </span>
<a name="l03374"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718">03374</a> <span class="preprocessor">#define  PWR_CR_DBP                          ((uint16_t)0x0100)     </span>
<a name="l03375"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03">03375</a> <span class="preprocessor">#define  PWR_CR_ULP                          ((uint16_t)0x0200)     </span>
<a name="l03376"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8">03376</a> <span class="preprocessor">#define  PWR_CR_FWU                          ((uint16_t)0x0400)     </span>
<a name="l03378"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030">03378</a> <span class="preprocessor">#define  PWR_CR_VOS                          ((uint16_t)0x1800)     </span>
<a name="l03379"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59">03379</a> <span class="preprocessor">#define  PWR_CR_VOS_0                        ((uint16_t)0x0800)     </span>
<a name="l03380"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4">03380</a> <span class="preprocessor">#define  PWR_CR_VOS_1                        ((uint16_t)0x1000)     </span>
<a name="l03381"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad">03381</a> <span class="preprocessor">#define  PWR_CR_LPRUN                        ((uint16_t)0x4000)     </span>
<a name="l03383"></a>03383 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for PWR_CSR register  ********************/</span>
<a name="l03384"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6">03384</a> <span class="preprocessor">#define  PWR_CSR_WUF                         ((uint16_t)0x0001)     </span>
<a name="l03385"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb">03385</a> <span class="preprocessor">#define  PWR_CSR_SBF                         ((uint16_t)0x0002)     </span>
<a name="l03386"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c">03386</a> <span class="preprocessor">#define  PWR_CSR_PVDO                        ((uint16_t)0x0004)     </span>
<a name="l03387"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba">03387</a> <span class="preprocessor">#define  PWR_CSR_VREFINTRDYF                 ((uint16_t)0x0008)     </span>
<a name="l03388"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1">03388</a> <span class="preprocessor">#define  PWR_CSR_VOSF                        ((uint16_t)0x0010)     </span>
<a name="l03389"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7">03389</a> <span class="preprocessor">#define  PWR_CSR_REGLPF                      ((uint16_t)0x0020)     </span>
<a name="l03391"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19">03391</a> <span class="preprocessor">#define  PWR_CSR_EWUP1                       ((uint16_t)0x0100)     </span>
<a name="l03392"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc">03392</a> <span class="preprocessor">#define  PWR_CSR_EWUP2                       ((uint16_t)0x0200)     </span>
<a name="l03393"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3">03393</a> <span class="preprocessor">#define  PWR_CSR_EWUP3                       ((uint16_t)0x0400)     </span>
<a name="l03395"></a>03395 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l03396"></a>03396 <span class="comment">/*                                                                            */</span>
<a name="l03397"></a>03397 <span class="comment">/*                      Reset and Clock Control (RCC)                         */</span>
<a name="l03398"></a>03398 <span class="comment">/*                                                                            */</span>
<a name="l03399"></a>03399 <span class="comment">/******************************************************************************/</span>
<a name="l03400"></a>03400 <span class="comment">/********************  Bit definition for RCC_CR register  ********************/</span>
<a name="l03401"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">03401</a> <span class="preprocessor">#define  RCC_CR_HSION                        ((uint32_t)0x00000001)        </span>
<a name="l03402"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">03402</a> <span class="preprocessor">#define  RCC_CR_HSIRDY                       ((uint32_t)0x00000002)        </span>
<a name="l03404"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795">03404</a> <span class="preprocessor">#define  RCC_CR_MSION                        ((uint32_t)0x00000100)        </span>
<a name="l03405"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac38ef564d136d79b5e22b564db8d2b07">03405</a> <span class="preprocessor">#define  RCC_CR_MSIRDY                       ((uint32_t)0x00000200)        </span>
<a name="l03407"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">03407</a> <span class="preprocessor">#define  RCC_CR_HSEON                        ((uint32_t)0x00010000)        </span>
<a name="l03408"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">03408</a> <span class="preprocessor">#define  RCC_CR_HSERDY                       ((uint32_t)0x00020000)        </span>
<a name="l03409"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">03409</a> <span class="preprocessor">#define  RCC_CR_HSEBYP                       ((uint32_t)0x00040000)        </span>
<a name="l03411"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">03411</a> <span class="preprocessor">#define  RCC_CR_PLLON                        ((uint32_t)0x01000000)        </span>
<a name="l03412"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">03412</a> <span class="preprocessor">#define  RCC_CR_PLLRDY                       ((uint32_t)0x02000000)        </span>
<a name="l03413"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">03413</a> <span class="preprocessor">#define  RCC_CR_CSSON                        ((uint32_t)0x10000000)        </span>
<a name="l03415"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf5cb8ce29ab0c579e788999c96f34db3">03415</a> <span class="preprocessor">#define  RCC_CR_RTCPRE                       ((uint32_t)0x60000000)        </span>
<a name="l03416"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac9e8d8aa53f0db77f19f0ae4f0a659ff">03416</a> <span class="preprocessor">#define  RCC_CR_RTCPRE_0                     ((uint32_t)0x20000000)        </span>
<a name="l03417"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga97b08bda72e10784ae37f72f48da6829">03417</a> <span class="preprocessor">#define  RCC_CR_RTCPRE_1                     ((uint32_t)0x40000000)        </span>
<a name="l03419"></a>03419 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for RCC_ICSCR register  *****************/</span>
<a name="l03420"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac98dfeb8365fd0b721394fc6a503b40b">03420</a> <span class="preprocessor">#define  RCC_ICSCR_HSICAL                    ((uint32_t)0x000000FF)        </span>
<a name="l03421"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804">03421</a> <span class="preprocessor">#define  RCC_ICSCR_HSITRIM                   ((uint32_t)0x00001F00)        </span>
<a name="l03423"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga015acd05a0c052e05e5ad6c32c442232">03423</a> <span class="preprocessor">#define  RCC_ICSCR_MSIRANGE                  ((uint32_t)0x0000E000)        </span>
<a name="l03424"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9ec7422168fd486c1a0031116f9acd93">03424</a> <span class="preprocessor">#define  RCC_ICSCR_MSIRANGE_0                ((uint32_t)0x00000000)        </span>
<a name="l03425"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9c51e3867e3fe6f4c2429408fbbe78a8">03425</a> <span class="preprocessor">#define  RCC_ICSCR_MSIRANGE_1                ((uint32_t)0x00002000)        </span>
<a name="l03426"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga48527b1ba8d8f88073a34f5af4c7557d">03426</a> <span class="preprocessor">#define  RCC_ICSCR_MSIRANGE_2                ((uint32_t)0x00004000)        </span>
<a name="l03427"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4bc6acbe6b593a22910be5202ea8f920">03427</a> <span class="preprocessor">#define  RCC_ICSCR_MSIRANGE_3                ((uint32_t)0x00006000)        </span>
<a name="l03428"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga59e25d967d4cc17665fb9e49b6f75dd7">03428</a> <span class="preprocessor">#define  RCC_ICSCR_MSIRANGE_4                ((uint32_t)0x00008000)        </span>
<a name="l03429"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga30480b94b74b9f8264617059baa16786">03429</a> <span class="preprocessor">#define  RCC_ICSCR_MSIRANGE_5                ((uint32_t)0x0000A000)        </span>
<a name="l03430"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa2179594652f94a2b51e13559612e5ea">03430</a> <span class="preprocessor">#define  RCC_ICSCR_MSIRANGE_6                ((uint32_t)0x0000C000)        </span>
<a name="l03431"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae18406d77831ffad4799394913ca472c">03431</a> <span class="preprocessor">#define  RCC_ICSCR_MSICAL                    ((uint32_t)0x00FF0000)        </span>
<a name="l03432"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7f61335b01758a4336598e7fa97445e6">03432</a> <span class="preprocessor">#define  RCC_ICSCR_MSITRIM                   ((uint32_t)0xFF000000)        </span>
<a name="l03434"></a>03434 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for RCC_CFGR register  ******************/</span>
<a name="l03435"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">03435</a> <span class="preprocessor">#define  RCC_CFGR_SW                         ((uint32_t)0x00000003)        </span>
<a name="l03436"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd">03436</a> <span class="preprocessor">#define  RCC_CFGR_SW_0                       ((uint32_t)0x00000001)        </span>
<a name="l03437"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f">03437</a> <span class="preprocessor">#define  RCC_CFGR_SW_1                       ((uint32_t)0x00000002)        </span>
<a name="l03440"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf76678c7a8f1366e115dbdd95e3568eb">03440</a> <span class="preprocessor">#define  RCC_CFGR_SW_MSI                     ((uint32_t)0x00000000)        </span>
<a name="l03441"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">03441</a> <span class="preprocessor">#define  RCC_CFGR_SW_HSI                     ((uint32_t)0x00000001)        </span>
<a name="l03442"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">03442</a> <span class="preprocessor">#define  RCC_CFGR_SW_HSE                     ((uint32_t)0x00000002)        </span>
<a name="l03443"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">03443</a> <span class="preprocessor">#define  RCC_CFGR_SW_PLL                     ((uint32_t)0x00000003)        </span>
<a name="l03445"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">03445</a> <span class="preprocessor">#define  RCC_CFGR_SWS                        ((uint32_t)0x0000000C)        </span>
<a name="l03446"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f">03446</a> <span class="preprocessor">#define  RCC_CFGR_SWS_0                      ((uint32_t)0x00000004)        </span>
<a name="l03447"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379">03447</a> <span class="preprocessor">#define  RCC_CFGR_SWS_1                      ((uint32_t)0x00000008)        </span>
<a name="l03450"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab22f5fe5aca788772b1596d5155628c5">03450</a> <span class="preprocessor">#define  RCC_CFGR_SWS_MSI                    ((uint32_t)0x00000000)        </span>
<a name="l03451"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">03451</a> <span class="preprocessor">#define  RCC_CFGR_SWS_HSI                    ((uint32_t)0x00000004)        </span>
<a name="l03452"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">03452</a> <span class="preprocessor">#define  RCC_CFGR_SWS_HSE                    ((uint32_t)0x00000008)        </span>
<a name="l03453"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">03453</a> <span class="preprocessor">#define  RCC_CFGR_SWS_PLL                    ((uint32_t)0x0000000C)        </span>
<a name="l03455"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">03455</a> <span class="preprocessor">#define  RCC_CFGR_HPRE                       ((uint32_t)0x000000F0)        </span>
<a name="l03456"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172">03456</a> <span class="preprocessor">#define  RCC_CFGR_HPRE_0                     ((uint32_t)0x00000010)        </span>
<a name="l03457"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599">03457</a> <span class="preprocessor">#define  RCC_CFGR_HPRE_1                     ((uint32_t)0x00000020)        </span>
<a name="l03458"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3">03458</a> <span class="preprocessor">#define  RCC_CFGR_HPRE_2                     ((uint32_t)0x00000040)        </span>
<a name="l03459"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">03459</a> <span class="preprocessor">#define  RCC_CFGR_HPRE_3                     ((uint32_t)0x00000080)        </span>
<a name="l03462"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">03462</a> <span class="preprocessor">#define  RCC_CFGR_HPRE_DIV1                  ((uint32_t)0x00000000)        </span>
<a name="l03463"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">03463</a> <span class="preprocessor">#define  RCC_CFGR_HPRE_DIV2                  ((uint32_t)0x00000080)        </span>
<a name="l03464"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">03464</a> <span class="preprocessor">#define  RCC_CFGR_HPRE_DIV4                  ((uint32_t)0x00000090)        </span>
<a name="l03465"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">03465</a> <span class="preprocessor">#define  RCC_CFGR_HPRE_DIV8                  ((uint32_t)0x000000A0)        </span>
<a name="l03466"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">03466</a> <span class="preprocessor">#define  RCC_CFGR_HPRE_DIV16                 ((uint32_t)0x000000B0)        </span>
<a name="l03467"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">03467</a> <span class="preprocessor">#define  RCC_CFGR_HPRE_DIV64                 ((uint32_t)0x000000C0)        </span>
<a name="l03468"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">03468</a> <span class="preprocessor">#define  RCC_CFGR_HPRE_DIV128                ((uint32_t)0x000000D0)        </span>
<a name="l03469"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">03469</a> <span class="preprocessor">#define  RCC_CFGR_HPRE_DIV256                ((uint32_t)0x000000E0)        </span>
<a name="l03470"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">03470</a> <span class="preprocessor">#define  RCC_CFGR_HPRE_DIV512                ((uint32_t)0x000000F0)        </span>
<a name="l03472"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">03472</a> <span class="preprocessor">#define  RCC_CFGR_PPRE1                      ((uint32_t)0x00000700)        </span>
<a name="l03473"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7">03473</a> <span class="preprocessor">#define  RCC_CFGR_PPRE1_0                    ((uint32_t)0x00000100)        </span>
<a name="l03474"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2">03474</a> <span class="preprocessor">#define  RCC_CFGR_PPRE1_1                    ((uint32_t)0x00000200)        </span>
<a name="l03475"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f">03475</a> <span class="preprocessor">#define  RCC_CFGR_PPRE1_2                    ((uint32_t)0x00000400)        </span>
<a name="l03478"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">03478</a> <span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV1                 ((uint32_t)0x00000000)        </span>
<a name="l03479"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">03479</a> <span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV2                 ((uint32_t)0x00000400)        </span>
<a name="l03480"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">03480</a> <span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV4                 ((uint32_t)0x00000500)        </span>
<a name="l03481"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72">03481</a> <span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV8                 ((uint32_t)0x00000600)        </span>
<a name="l03482"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f">03482</a> <span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV16                ((uint32_t)0x00000700)        </span>
<a name="l03484"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">03484</a> <span class="preprocessor">#define  RCC_CFGR_PPRE2                      ((uint32_t)0x00003800)        </span>
<a name="l03485"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9">03485</a> <span class="preprocessor">#define  RCC_CFGR_PPRE2_0                    ((uint32_t)0x00000800)        </span>
<a name="l03486"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f">03486</a> <span class="preprocessor">#define  RCC_CFGR_PPRE2_1                    ((uint32_t)0x00001000)        </span>
<a name="l03487"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db">03487</a> <span class="preprocessor">#define  RCC_CFGR_PPRE2_2                    ((uint32_t)0x00002000)        </span>
<a name="l03490"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">03490</a> <span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV1                 ((uint32_t)0x00000000)        </span>
<a name="l03491"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b">03491</a> <span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV2                 ((uint32_t)0x00002000)        </span>
<a name="l03492"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715">03492</a> <span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV4                 ((uint32_t)0x00002800)        </span>
<a name="l03493"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552">03493</a> <span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV8                 ((uint32_t)0x00003000)        </span>
<a name="l03494"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9">03494</a> <span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV16                ((uint32_t)0x00003800)        </span>
<a name="l03497"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">03497</a> <span class="preprocessor">#define  RCC_CFGR_PLLSRC                     ((uint32_t)0x00010000)        </span>
<a name="l03499"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga915304a210fe2681353f5c201b66fb6b">03499</a> <span class="preprocessor">#define  RCC_CFGR_PLLSRC_HSI                 ((uint32_t)0x00000000)        </span>
<a name="l03500"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5fd58409765f79b08b2b5d86a2c322f4">03500</a> <span class="preprocessor">#define  RCC_CFGR_PLLSRC_HSE                 ((uint32_t)0x00010000)        </span>
<a name="l03503"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309">03503</a> <span class="preprocessor">#define  RCC_CFGR_PLLMUL                     ((uint32_t)0x003C0000)        </span>
<a name="l03504"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga00db50b9aedde139842945837323fef3">03504</a> <span class="preprocessor">#define  RCC_CFGR_PLLMUL_0                   ((uint32_t)0x00040000)        </span>
<a name="l03505"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5071ad49eba8116a452455050a45e393">03505</a> <span class="preprocessor">#define  RCC_CFGR_PLLMUL_1                   ((uint32_t)0x00080000)        </span>
<a name="l03506"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6c7ccedfebcece45df4b537b55cc2ecf">03506</a> <span class="preprocessor">#define  RCC_CFGR_PLLMUL_2                   ((uint32_t)0x00100000)        </span>
<a name="l03507"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa214686c587e1215b6a002fdc99c9f2a">03507</a> <span class="preprocessor">#define  RCC_CFGR_PLLMUL_3                   ((uint32_t)0x00200000)        </span>
<a name="l03510"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga599cf14f159345374d91a96e645b105b">03510</a> <span class="preprocessor">#define  RCC_CFGR_PLLMUL3                    ((uint32_t)0x00000000)        </span>
<a name="l03511"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf76c27dba3f4be2433fd5a384a1877ae">03511</a> <span class="preprocessor">#define  RCC_CFGR_PLLMUL4                    ((uint32_t)0x00040000)        </span>
<a name="l03512"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf7e89d2d6400ab0e8583b6016ace93b7">03512</a> <span class="preprocessor">#define  RCC_CFGR_PLLMUL6                    ((uint32_t)0x00080000)        </span>
<a name="l03513"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8a409fec792612f0583ed37fd5bffd16">03513</a> <span class="preprocessor">#define  RCC_CFGR_PLLMUL8                    ((uint32_t)0x000C0000)        </span>
<a name="l03514"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad4d4ff081f554fcb4278df9f259f2392">03514</a> <span class="preprocessor">#define  RCC_CFGR_PLLMUL12                   ((uint32_t)0x00100000)        </span>
<a name="l03515"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae1ef5de15a26513ab208a48a21f8aa58">03515</a> <span class="preprocessor">#define  RCC_CFGR_PLLMUL16                   ((uint32_t)0x00140000)        </span>
<a name="l03516"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga39af78af8145dd94a065426e8c9f9675">03516</a> <span class="preprocessor">#define  RCC_CFGR_PLLMUL24                   ((uint32_t)0x00180000)        </span>
<a name="l03517"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga06a3e34d9dc5a57b150fd724ee1b12d4">03517</a> <span class="preprocessor">#define  RCC_CFGR_PLLMUL32                   ((uint32_t)0x001C0000)        </span>
<a name="l03518"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga597063f54fb43db439f8548305154df5">03518</a> <span class="preprocessor">#define  RCC_CFGR_PLLMUL48                   ((uint32_t)0x00200000)        </span>
<a name="l03521"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad6d1731e7b6bfda6962dcef892cfdede">03521</a> <span class="preprocessor">#define  RCC_CFGR_PLLDIV                     ((uint32_t)0x00C00000)        </span>
<a name="l03522"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9bbdce8c7dec2ccb4dca8a5db0b4876a">03522</a> <span class="preprocessor">#define  RCC_CFGR_PLLDIV_0                   ((uint32_t)0x00400000)        </span>
<a name="l03523"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga64ee8e8910329d35452238804532448b">03523</a> <span class="preprocessor">#define  RCC_CFGR_PLLDIV_1                   ((uint32_t)0x00800000)        </span>
<a name="l03527"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5669c495ac2762698d349448b22a2be5">03527</a> <span class="preprocessor">#define  RCC_CFGR_PLLDIV1                    ((uint32_t)0x00000000)        </span>
<a name="l03528"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6d0b498f4f0ec257aa80334e622046f0">03528</a> <span class="preprocessor">#define  RCC_CFGR_PLLDIV2                    ((uint32_t)0x00400000)        </span>
<a name="l03529"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga51d7c69f6894bf138b9d4c5682ea1a32">03529</a> <span class="preprocessor">#define  RCC_CFGR_PLLDIV3                    ((uint32_t)0x00800000)        </span>
<a name="l03530"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga287acb80daf1c57a41971a9a25beff81">03530</a> <span class="preprocessor">#define  RCC_CFGR_PLLDIV4                    ((uint32_t)0x00C00000)        </span>
<a name="l03533"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd">03533</a> <span class="preprocessor">#define  RCC_CFGR_MCOSEL                     ((uint32_t)0x07000000)        </span>
<a name="l03534"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9">03534</a> <span class="preprocessor">#define  RCC_CFGR_MCOSEL_0                   ((uint32_t)0x01000000)        </span>
<a name="l03535"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64">03535</a> <span class="preprocessor">#define  RCC_CFGR_MCOSEL_1                   ((uint32_t)0x02000000)        </span>
<a name="l03536"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84">03536</a> <span class="preprocessor">#define  RCC_CFGR_MCOSEL_2                   ((uint32_t)0x04000000)        </span>
<a name="l03539"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d">03539</a> <span class="preprocessor">#define  RCC_CFGR_MCO_NOCLOCK                ((uint32_t)0x00000000)        </span>
<a name="l03540"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181">03540</a> <span class="preprocessor">#define  RCC_CFGR_MCO_SYSCLK                 ((uint32_t)0x01000000)        </span>
<a name="l03541"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1">03541</a> <span class="preprocessor">#define  RCC_CFGR_MCO_HSI                    ((uint32_t)0x02000000)        </span>
<a name="l03542"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga715ef0a9d3b0a0ad3bdd0b87d50cf0f1">03542</a> <span class="preprocessor">#define  RCC_CFGR_MCO_MSI                    ((uint32_t)0x03000000)        </span>
<a name="l03543"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70">03543</a> <span class="preprocessor">#define  RCC_CFGR_MCO_HSE                    ((uint32_t)0x04000000)        </span>
<a name="l03544"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6">03544</a> <span class="preprocessor">#define  RCC_CFGR_MCO_PLL                    ((uint32_t)0x05000000)        </span>
<a name="l03545"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga96c817553f5f226b1d661b1448ed820a">03545</a> <span class="preprocessor">#define  RCC_CFGR_MCO_LSI                    ((uint32_t)0x06000000)        </span>
<a name="l03546"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad10ee688b7cf27e652ffd003f177fdcd">03546</a> <span class="preprocessor">#define  RCC_CFGR_MCO_LSE                    ((uint32_t)0x07000000)        </span>
<a name="l03548"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">03548</a> <span class="preprocessor">#define  RCC_CFGR_MCOPRE                     ((uint32_t)0x70000000)        </span>
<a name="l03549"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac98f09d53898c8b449c4bb3c4e7d5fb9">03549</a> <span class="preprocessor">#define  RCC_CFGR_MCOPRE_0                   ((uint32_t)0x10000000)        </span>
<a name="l03550"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2226fb2d3a83378d6736065c3ca2e71b">03550</a> <span class="preprocessor">#define  RCC_CFGR_MCOPRE_1                   ((uint32_t)0x20000000)        </span>
<a name="l03551"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga53ae1dca228a7e8ff1e1af07b9adc246">03551</a> <span class="preprocessor">#define  RCC_CFGR_MCOPRE_2                   ((uint32_t)0x40000000)        </span>
<a name="l03554"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae8dc46f3c11cef325d28f49a62bc4ac6">03554</a> <span class="preprocessor">#define  RCC_CFGR_MCO_DIV1                   ((uint32_t)0x00000000)        </span>
<a name="l03555"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5de45047037537d2dc34f99caba9d69e">03555</a> <span class="preprocessor">#define  RCC_CFGR_MCO_DIV2                   ((uint32_t)0x10000000)        </span>
<a name="l03556"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac0ff81e3f81e83e9250d3bb2934012e8">03556</a> <span class="preprocessor">#define  RCC_CFGR_MCO_DIV4                   ((uint32_t)0x20000000)        </span>
<a name="l03557"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaac99eea3f711a169fb64bd0ddaf99e5a">03557</a> <span class="preprocessor">#define  RCC_CFGR_MCO_DIV8                   ((uint32_t)0x30000000)        </span>
<a name="l03558"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8da7d9083ad13d0a8b8e7d5e35d6346c">03558</a> <span class="preprocessor">#define  RCC_CFGR_MCO_DIV16                  ((uint32_t)0x40000000)        </span>
<a name="l03561"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">03561</a> <span class="preprocessor">#define  RCC_CIR_LSIRDYF                     ((uint32_t)0x00000001)        </span>
<a name="l03562"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">03562</a> <span class="preprocessor">#define  RCC_CIR_LSERDYF                     ((uint32_t)0x00000002)        </span>
<a name="l03563"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">03563</a> <span class="preprocessor">#define  RCC_CIR_HSIRDYF                     ((uint32_t)0x00000004)        </span>
<a name="l03564"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">03564</a> <span class="preprocessor">#define  RCC_CIR_HSERDYF                     ((uint32_t)0x00000008)        </span>
<a name="l03565"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">03565</a> <span class="preprocessor">#define  RCC_CIR_PLLRDYF                     ((uint32_t)0x00000010)        </span>
<a name="l03566"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3730ae0a55c59ca7581ae1e8e8319663">03566</a> <span class="preprocessor">#define  RCC_CIR_MSIRDYF                     ((uint32_t)0x00000020)        </span>
<a name="l03567"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf9045f799b03300b7178862ff3f599dd">03567</a> <span class="preprocessor">#define  RCC_CIR_LSECSS                      ((uint32_t)0x00000040)        </span>
<a name="l03568"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">03568</a> <span class="preprocessor">#define  RCC_CIR_CSSF                        ((uint32_t)0x00000080)        </span>
<a name="l03570"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">03570</a> <span class="preprocessor">#define  RCC_CIR_LSIRDYIE                    ((uint32_t)0x00000100)        </span>
<a name="l03571"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">03571</a> <span class="preprocessor">#define  RCC_CIR_LSERDYIE                    ((uint32_t)0x00000200)        </span>
<a name="l03572"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">03572</a> <span class="preprocessor">#define  RCC_CIR_HSIRDYIE                    ((uint32_t)0x00000400)        </span>
<a name="l03573"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">03573</a> <span class="preprocessor">#define  RCC_CIR_HSERDYIE                    ((uint32_t)0x00000800)        </span>
<a name="l03574"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">03574</a> <span class="preprocessor">#define  RCC_CIR_PLLRDYIE                    ((uint32_t)0x00001000)        </span>
<a name="l03575"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab8324959b84162dd8e6c3adb479986a3">03575</a> <span class="preprocessor">#define  RCC_CIR_MSIRDYIE                    ((uint32_t)0x00002000)        </span>
<a name="l03576"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab1eab92132d47cb315a38d66c5cb806d">03576</a> <span class="preprocessor">#define  RCC_CIR_LSECSSIE                    ((uint32_t)0x00004000)        </span>
<a name="l03578"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704">03578</a> <span class="preprocessor">#define  RCC_CIR_LSIRDYC                     ((uint32_t)0x00010000)        </span>
<a name="l03579"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa">03579</a> <span class="preprocessor">#define  RCC_CIR_LSERDYC                     ((uint32_t)0x00020000)        </span>
<a name="l03580"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2">03580</a> <span class="preprocessor">#define  RCC_CIR_HSIRDYC                     ((uint32_t)0x00040000)        </span>
<a name="l03581"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238">03581</a> <span class="preprocessor">#define  RCC_CIR_HSERDYC                     ((uint32_t)0x00080000)        </span>
<a name="l03582"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396">03582</a> <span class="preprocessor">#define  RCC_CIR_PLLRDYC                     ((uint32_t)0x00100000)        </span>
<a name="l03583"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafbd6bfe7da86191d3c531151727dcb58">03583</a> <span class="preprocessor">#define  RCC_CIR_MSIRDYC                     ((uint32_t)0x00200000)        </span>
<a name="l03584"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1955e781a884122a3f426cf50485e38e">03584</a> <span class="preprocessor">#define  RCC_CIR_LSECSSC                     ((uint32_t)0x00400000)        </span>
<a name="l03585"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f">03585</a> <span class="preprocessor">#define  RCC_CIR_CSSC                        ((uint32_t)0x00800000)        </span>
<a name="l03588"></a>03588 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_AHBRSTR register  ******************/</span>
<a name="l03589"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga327f966b6e8dc82dc0ac950539ce0407">03589</a> <span class="preprocessor">#define  RCC_AHBRSTR_GPIOARST                ((uint32_t)0x00000001)        </span>
<a name="l03590"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab07dc17b79c908bdbf9cf196947d0035">03590</a> <span class="preprocessor">#define  RCC_AHBRSTR_GPIOBRST                ((uint32_t)0x00000002)        </span>
<a name="l03591"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa">03591</a> <span class="preprocessor">#define  RCC_AHBRSTR_GPIOCRST                ((uint32_t)0x00000004)        </span>
<a name="l03592"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9054c3b77b70344f0edb27e3397fee77">03592</a> <span class="preprocessor">#define  RCC_AHBRSTR_GPIODRST                ((uint32_t)0x00000008)        </span>
<a name="l03593"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf573d4f175347ee5083f8b790695f611">03593</a> <span class="preprocessor">#define  RCC_AHBRSTR_GPIOERST                ((uint32_t)0x00000010)        </span>
<a name="l03594"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4641a35381254234afb284547689e43c">03594</a> <span class="preprocessor">#define  RCC_AHBRSTR_GPIOHRST                ((uint32_t)0x00000020)        </span>
<a name="l03595"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga74e619b0f46c362da4e814d044e9bf86">03595</a> <span class="preprocessor">#define  RCC_AHBRSTR_GPIOFRST                ((uint32_t)0x00000040)        </span>
<a name="l03596"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacfdb99f798146b522d736f74f32b9693">03596</a> <span class="preprocessor">#define  RCC_AHBRSTR_GPIOGRST                ((uint32_t)0x00000080)        </span>
<a name="l03597"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6e955ed3881dfd4a3a97b1bb13da0dde">03597</a> <span class="preprocessor">#define  RCC_AHBRSTR_CRCRST                  ((uint32_t)0x00001000)        </span>
<a name="l03598"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga14792d6944967d58822d13c720f83ee8">03598</a> <span class="preprocessor">#define  RCC_AHBRSTR_FLITFRST                ((uint32_t)0x00008000)        </span>
<a name="l03599"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga97c9487ca04b0a1a992d0f2e00df739c">03599</a> <span class="preprocessor">#define  RCC_AHBRSTR_DMA1RST                 ((uint32_t)0x01000000)        </span>
<a name="l03600"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1443b5b3b8808f0b619597431f4acfe7">03600</a> <span class="preprocessor">#define  RCC_AHBRSTR_DMA2RST                 ((uint32_t)0x02000000)        </span>
<a name="l03601"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga13c85410e6181343c5e0591d0e0a14fc">03601</a> <span class="preprocessor">#define  RCC_AHBRSTR_AESRST                  ((uint32_t)0x08000000)        </span>
<a name="l03602"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad6d5b3a4fe1beddcef4be6700702b06e">03602</a> <span class="preprocessor">#define  RCC_AHBRSTR_FSMCRST                 ((uint32_t)0x40000000)        </span>
<a name="l03604"></a>03604 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB2RSTR register  *****************/</span>
<a name="l03605"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d">03605</a> <span class="preprocessor">#define  RCC_APB2RSTR_SYSCFGRST              ((uint32_t)0x00000001)        </span>
<a name="l03606"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab3aa588d4814a289d939e111492724af">03606</a> <span class="preprocessor">#define  RCC_APB2RSTR_TIM9RST                ((uint32_t)0x00000004)        </span>
<a name="l03607"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac76155acdc99c8c6502ba3beba818f42">03607</a> <span class="preprocessor">#define  RCC_APB2RSTR_TIM10RST               ((uint32_t)0x00000008)        </span>
<a name="l03608"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9651c8201d42ba03bb1bf89d9d39e60c">03608</a> <span class="preprocessor">#define  RCC_APB2RSTR_TIM11RST               ((uint32_t)0x00000010)        </span>
<a name="l03609"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a">03609</a> <span class="preprocessor">#define  RCC_APB2RSTR_ADC1RST                ((uint32_t)0x00000200)        </span>
<a name="l03610"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga754451a96f4c4faf63a29ca1a132c64d">03610</a> <span class="preprocessor">#define  RCC_APB2RSTR_SDIORST                ((uint32_t)0x00000800)        </span>
<a name="l03611"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">03611</a> <span class="preprocessor">#define  RCC_APB2RSTR_SPI1RST                ((uint32_t)0x00001000)        </span>
<a name="l03612"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">03612</a> <span class="preprocessor">#define  RCC_APB2RSTR_USART1RST              ((uint32_t)0x00004000)        </span>
<a name="l03614"></a>03614 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB1RSTR register  *****************/</span>
<a name="l03615"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d">03615</a> <span class="preprocessor">#define  RCC_APB1RSTR_TIM2RST                ((uint32_t)0x00000001)        </span>
<a name="l03616"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">03616</a> <span class="preprocessor">#define  RCC_APB1RSTR_TIM3RST                ((uint32_t)0x00000002)        </span>
<a name="l03617"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6a720364de988965b6d2f91ed6519570">03617</a> <span class="preprocessor">#define  RCC_APB1RSTR_TIM4RST                ((uint32_t)0x00000004)        </span>
<a name="l03618"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1d1233dd5266ba55d9951e3b1a334552">03618</a> <span class="preprocessor">#define  RCC_APB1RSTR_TIM5RST                ((uint32_t)0x00000008)        </span>
<a name="l03619"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383">03619</a> <span class="preprocessor">#define  RCC_APB1RSTR_TIM6RST                ((uint32_t)0x00000010)        </span>
<a name="l03620"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga40b1d355ee76ad9a044ad37f1629e760">03620</a> <span class="preprocessor">#define  RCC_APB1RSTR_TIM7RST                ((uint32_t)0x00000020)        </span>
<a name="l03621"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac5fc9c8195476406d32332999cc89ede">03621</a> <span class="preprocessor">#define  RCC_APB1RSTR_LCDRST                 ((uint32_t)0x00000200)        </span>
<a name="l03622"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">03622</a> <span class="preprocessor">#define  RCC_APB1RSTR_WWDGRST                ((uint32_t)0x00000800)        </span>
<a name="l03623"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea">03623</a> <span class="preprocessor">#define  RCC_APB1RSTR_SPI2RST                ((uint32_t)0x00004000)        </span>
<a name="l03624"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga261e0f1b39cd1cab41ec6bf40c21867b">03624</a> <span class="preprocessor">#define  RCC_APB1RSTR_SPI3RST                ((uint32_t)0x00008000)        </span>
<a name="l03625"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">03625</a> <span class="preprocessor">#define  RCC_APB1RSTR_USART2RST              ((uint32_t)0x00020000)        </span>
<a name="l03626"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194">03626</a> <span class="preprocessor">#define  RCC_APB1RSTR_USART3RST              ((uint32_t)0x00040000)        </span>
<a name="l03627"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0802e99fa9eb9388393af3135ca2cb2b">03627</a> <span class="preprocessor">#define  RCC_APB1RSTR_UART4RST               ((uint32_t)0x00080000)        </span>
<a name="l03628"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5e4d54359192c58725e5ece2b539f8ee">03628</a> <span class="preprocessor">#define  RCC_APB1RSTR_UART5RST               ((uint32_t)0x00100000)        </span>
<a name="l03629"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">03629</a> <span class="preprocessor">#define  RCC_APB1RSTR_I2C1RST                ((uint32_t)0x00200000)        </span>
<a name="l03630"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">03630</a> <span class="preprocessor">#define  RCC_APB1RSTR_I2C2RST                ((uint32_t)0x00400000)        </span>
<a name="l03631"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga51baa4f973f66eb9781d690fa061f97f">03631</a> <span class="preprocessor">#define  RCC_APB1RSTR_USBRST                 ((uint32_t)0x00800000)        </span>
<a name="l03632"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">03632</a> <span class="preprocessor">#define  RCC_APB1RSTR_PWRRST                 ((uint32_t)0x10000000)        </span>
<a name="l03633"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7fb9c125237cfe5b6436ca795e7f3564">03633</a> <span class="preprocessor">#define  RCC_APB1RSTR_DACRST                 ((uint32_t)0x20000000)        </span>
<a name="l03634"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8895a90782d329bed4152b0bcf8266f7">03634</a> <span class="preprocessor">#define  RCC_APB1RSTR_COMPRST                ((uint32_t)0x80000000)        </span>
<a name="l03636"></a>03636 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for RCC_AHBENR register  ******************/</span>
<a name="l03637"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8909660b884f126ab1476daac7999619">03637</a> <span class="preprocessor">#define  RCC_AHBENR_GPIOAEN                  ((uint32_t)0x00000001)        </span>
<a name="l03638"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab7995351a5b0545e8cd86a228d97dcec">03638</a> <span class="preprocessor">#define  RCC_AHBENR_GPIOBEN                  ((uint32_t)0x00000002)        </span>
<a name="l03639"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7e5c4504b7adbb13372e7536123a756b">03639</a> <span class="preprocessor">#define  RCC_AHBENR_GPIOCEN                  ((uint32_t)0x00000004)        </span>
<a name="l03640"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga07b7f4fd011c26e100682157c4a59890">03640</a> <span class="preprocessor">#define  RCC_AHBENR_GPIODEN                  ((uint32_t)0x00000008)        </span>
<a name="l03641"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaadb75d66f86d0da923ef690fd3f35c7">03641</a> <span class="preprocessor">#define  RCC_AHBENR_GPIOEEN                  ((uint32_t)0x00000010)        </span>
<a name="l03642"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga65735e58928263f9171aa04ce1784843">03642</a> <span class="preprocessor">#define  RCC_AHBENR_GPIOHEN                  ((uint32_t)0x00000020)        </span>
<a name="l03643"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9c0de1cc7b72b07f81bce3597a63dc39">03643</a> <span class="preprocessor">#define  RCC_AHBENR_GPIOFEN                  ((uint32_t)0x00000040)        </span>
<a name="l03644"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga08e8871667788c394be6b1f1f6fc011c">03644</a> <span class="preprocessor">#define  RCC_AHBENR_GPIOGEN                  ((uint32_t)0x00000080)        </span>
<a name="l03645"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">03645</a> <span class="preprocessor">#define  RCC_AHBENR_CRCEN                    ((uint32_t)0x00001000)        </span>
<a name="l03646"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a">03646</a> <span class="preprocessor">#define  RCC_AHBENR_FLITFEN                  ((uint32_t)0x00008000)        </span>
<a name="l03648"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">03648</a> <span class="preprocessor">#define  RCC_AHBENR_DMA1EN                   ((uint32_t)0x01000000)        </span>
<a name="l03649"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c1919d23da5027f6d44fda6963fc984">03649</a> <span class="preprocessor">#define  RCC_AHBENR_DMA2EN                   ((uint32_t)0x02000000)        </span>
<a name="l03650"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga524cc652e296826620c38dcfd6c47e33">03650</a> <span class="preprocessor">#define  RCC_AHBENR_AESEN                    ((uint32_t)0x08000000)        </span>
<a name="l03651"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa9cb07b151b9ea4c8e34f2af743ee0ea">03651</a> <span class="preprocessor">#define  RCC_AHBENR_FSMCEN                   ((uint32_t)0x40000000)        </span>
<a name="l03654"></a>03654 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for RCC_APB2ENR register  *****************/</span>
<a name="l03655"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">03655</a> <span class="preprocessor">#define  RCC_APB2ENR_SYSCFGEN                ((uint32_t)0x00000001)         </span>
<a name="l03656"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga987ebd8255dc8f9c09127e1d608d1065">03656</a> <span class="preprocessor">#define  RCC_APB2ENR_TIM9EN                  ((uint32_t)0x00000004)         </span>
<a name="l03657"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa98e28e157787e24b93af95273ab3055">03657</a> <span class="preprocessor">#define  RCC_APB2ENR_TIM10EN                 ((uint32_t)0x00000008)         </span>
<a name="l03658"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188">03658</a> <span class="preprocessor">#define  RCC_APB2ENR_TIM11EN                 ((uint32_t)0x00000010)         </span>
<a name="l03659"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">03659</a> <span class="preprocessor">#define  RCC_APB2ENR_ADC1EN                  ((uint32_t)0x00000200)         </span>
<a name="l03660"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabf714bbe5b378910693dbfe824b70de8">03660</a> <span class="preprocessor">#define  RCC_APB2ENR_SDIOEN                  ((uint32_t)0x00000800)         </span>
<a name="l03661"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">03661</a> <span class="preprocessor">#define  RCC_APB2ENR_SPI1EN                  ((uint32_t)0x00001000)         </span>
<a name="l03662"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">03662</a> <span class="preprocessor">#define  RCC_APB2ENR_USART1EN                ((uint32_t)0x00004000)         </span>
<a name="l03665"></a>03665 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB1ENR register  ******************/</span>
<a name="l03666"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">03666</a> <span class="preprocessor">#define  RCC_APB1ENR_TIM2EN                  ((uint32_t)0x00000001)        </span>
<a name="l03667"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">03667</a> <span class="preprocessor">#define  RCC_APB1ENR_TIM3EN                  ((uint32_t)0x00000002)        </span>
<a name="l03668"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">03668</a> <span class="preprocessor">#define  RCC_APB1ENR_TIM4EN                  ((uint32_t)0x00000004)        </span>
<a name="l03669"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga49abbbc8fd297c544df2d337b28f80e4">03669</a> <span class="preprocessor">#define  RCC_APB1ENR_TIM5EN                  ((uint32_t)0x00000008)        </span>
<a name="l03670"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c">03670</a> <span class="preprocessor">#define  RCC_APB1ENR_TIM6EN                  ((uint32_t)0x00000010)        </span>
<a name="l03671"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab595fbaf4167297d8fe2825e41f41990">03671</a> <span class="preprocessor">#define  RCC_APB1ENR_TIM7EN                  ((uint32_t)0x00000020)        </span>
<a name="l03672"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga67644bbc78bc6be7ec4e024020477e12">03672</a> <span class="preprocessor">#define  RCC_APB1ENR_LCDEN                   ((uint32_t)0x00000200)        </span>
<a name="l03673"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">03673</a> <span class="preprocessor">#define  RCC_APB1ENR_WWDGEN                  ((uint32_t)0x00000800)        </span>
<a name="l03674"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">03674</a> <span class="preprocessor">#define  RCC_APB1ENR_SPI2EN                  ((uint32_t)0x00004000)        </span>
<a name="l03675"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8757f8d1e1ff1447e08e5abea4615083">03675</a> <span class="preprocessor">#define  RCC_APB1ENR_SPI3EN                  ((uint32_t)0x00008000)        </span>
<a name="l03676"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">03676</a> <span class="preprocessor">#define  RCC_APB1ENR_USART2EN                ((uint32_t)0x00020000)        </span>
<a name="l03677"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298">03677</a> <span class="preprocessor">#define  RCC_APB1ENR_USART3EN                ((uint32_t)0x00040000)        </span>
<a name="l03678"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae6b0fe571aa29ed30389f87bdbf37b46">03678</a> <span class="preprocessor">#define  RCC_APB1ENR_UART4EN                 ((uint32_t)0x00080000)        </span>
<a name="l03679"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga24a9eea153892405f53007f521efee2e">03679</a> <span class="preprocessor">#define  RCC_APB1ENR_UART5EN                 ((uint32_t)0x00100000)        </span>
<a name="l03680"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">03680</a> <span class="preprocessor">#define  RCC_APB1ENR_I2C1EN                  ((uint32_t)0x00200000)        </span>
<a name="l03681"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">03681</a> <span class="preprocessor">#define  RCC_APB1ENR_I2C2EN                  ((uint32_t)0x00400000)        </span>
<a name="l03682"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga563ec3f13e60adc91bc8741c5cc8184f">03682</a> <span class="preprocessor">#define  RCC_APB1ENR_USBEN                   ((uint32_t)0x00800000)        </span>
<a name="l03683"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">03683</a> <span class="preprocessor">#define  RCC_APB1ENR_PWREN                   ((uint32_t)0x10000000)        </span>
<a name="l03684"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132">03684</a> <span class="preprocessor">#define  RCC_APB1ENR_DACEN                   ((uint32_t)0x20000000)        </span>
<a name="l03685"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga25307398c31b0f372cad700d4c0d26ed">03685</a> <span class="preprocessor">#define  RCC_APB1ENR_COMPEN                  ((uint32_t)0x80000000)        </span>
<a name="l03687"></a>03687 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for RCC_AHBLPENR register  ****************/</span>
<a name="l03688"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8fdb2dae547fe9b89381c894ae21e08a">03688</a> <span class="preprocessor">#define  RCC_AHBLPENR_GPIOALPEN              ((uint32_t)0x00000001)        </span>
<a name="l03689"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1943c1a7faf87f869a4a381bb17fb0ea">03689</a> <span class="preprocessor">#define  RCC_AHBLPENR_GPIOBLPEN              ((uint32_t)0x00000002)        </span>
<a name="l03690"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga31961dd470a5be30373cd496ae6da055">03690</a> <span class="preprocessor">#define  RCC_AHBLPENR_GPIOCLPEN              ((uint32_t)0x00000004)        </span>
<a name="l03691"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga25cad84f367cbe2ecdbea5a5b3f0d605">03691</a> <span class="preprocessor">#define  RCC_AHBLPENR_GPIODLPEN              ((uint32_t)0x00000008)        </span>
<a name="l03692"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8ac3d2e5547dc444ed2f7c9341a2f169">03692</a> <span class="preprocessor">#define  RCC_AHBLPENR_GPIOELPEN              ((uint32_t)0x00000010)        </span>
<a name="l03693"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga13b804e2e8ae7920a8db3a1828ff3b42">03693</a> <span class="preprocessor">#define  RCC_AHBLPENR_GPIOHLPEN              ((uint32_t)0x00000020)        </span>
<a name="l03694"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2ccf09da13567020955294a1038b1a06">03694</a> <span class="preprocessor">#define  RCC_AHBLPENR_GPIOFLPEN              ((uint32_t)0x00000040)        </span>
<a name="l03695"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa3acb185874ae6fa030ad69bea267c63">03695</a> <span class="preprocessor">#define  RCC_AHBLPENR_GPIOGLPEN              ((uint32_t)0x00000080)        </span>
<a name="l03696"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga24b72821d1df0037ffad16d4e7aefc48">03696</a> <span class="preprocessor">#define  RCC_AHBLPENR_CRCLPEN                ((uint32_t)0x00001000)        </span>
<a name="l03697"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga216c6dc7dadf00b88d1b0585b68e23f0">03697</a> <span class="preprocessor">#define  RCC_AHBLPENR_FLITFLPEN              ((uint32_t)0x00008000)        </span>
<a name="l03700"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaed1d1c5701ec18542e7a22c429a1cee8">03700</a> <span class="preprocessor">#define  RCC_AHBLPENR_SRAMLPEN               ((uint32_t)0x00010000)        </span>
<a name="l03701"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8053aa13396d01a92ab6668dc18024b1">03701</a> <span class="preprocessor">#define  RCC_AHBLPENR_DMA1LPEN               ((uint32_t)0x01000000)        </span>
<a name="l03702"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae56b87b993eaa2db8ed40878f5eb09b1">03702</a> <span class="preprocessor">#define  RCC_AHBLPENR_DMA2LPEN               ((uint32_t)0x02000000)        </span>
<a name="l03703"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9fe15cd310356d563c7f8b2080426cc4">03703</a> <span class="preprocessor">#define  RCC_AHBLPENR_AESLPEN                ((uint32_t)0x08000000)        </span>
<a name="l03704"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac5cb3be5b5487c88828749216b1d90fa">03704</a> <span class="preprocessor">#define  RCC_AHBLPENR_FSMCLPEN               ((uint32_t)0x40000000)        </span>
<a name="l03706"></a>03706 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for RCC_APB2LPENR register  ***************/</span>
<a name="l03707"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e">03707</a> <span class="preprocessor">#define  RCC_APB2LPENR_SYSCFGLPEN            ((uint32_t)0x00000001)         </span>
<a name="l03708"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga91b882f3dc2b939a53ed3f4caa537de1">03708</a> <span class="preprocessor">#define  RCC_APB2LPENR_TIM9LPEN              ((uint32_t)0x00000004)         </span>
<a name="l03709"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae7999e2ebeb1300d0cf6a59ad92c41b6">03709</a> <span class="preprocessor">#define  RCC_APB2LPENR_TIM10LPEN             ((uint32_t)0x00000008)         </span>
<a name="l03710"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">03710</a> <span class="preprocessor">#define  RCC_APB2LPENR_TIM11LPEN             ((uint32_t)0x00000010)         </span>
<a name="l03711"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga126a8791f77cecc599e32d2c882a4dab">03711</a> <span class="preprocessor">#define  RCC_APB2LPENR_ADC1LPEN              ((uint32_t)0x00000200)         </span>
<a name="l03712"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7a740fdf8313fbdd00dd97eb73afc4dc">03712</a> <span class="preprocessor">#define  RCC_APB2LPENR_SDIOLPEN              ((uint32_t)0x00000800)         </span>
<a name="l03713"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">03713</a> <span class="preprocessor">#define  RCC_APB2LPENR_SPI1LPEN              ((uint32_t)0x00001000)         </span>
<a name="l03714"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98">03714</a> <span class="preprocessor">#define  RCC_APB2LPENR_USART1LPEN            ((uint32_t)0x00004000)         </span>
<a name="l03716"></a>03716 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB1LPENR register  ****************/</span>
<a name="l03717"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1f561f8bfc556b52335ec2a32ba81c44">03717</a> <span class="preprocessor">#define  RCC_APB1LPENR_TIM2LPEN              ((uint32_t)0x00000001)        </span>
<a name="l03718"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9391d99885a0a6fbaf3447117ac0f7aa">03718</a> <span class="preprocessor">#define  RCC_APB1LPENR_TIM3LPEN              ((uint32_t)0x00000002)        </span>
<a name="l03719"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6f04aff278b72fbf6acbe0ad947b06ae">03719</a> <span class="preprocessor">#define  RCC_APB1LPENR_TIM4LPEN              ((uint32_t)0x00000004)        </span>
<a name="l03720"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5741a6c45b9de1d0c927beb87f399dd9">03720</a> <span class="preprocessor">#define  RCC_APB1LPENR_TIM5LPEN              ((uint32_t)0x00000008)        </span>
<a name="l03721"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga439a5998fd60c3375411c7db2129ac89">03721</a> <span class="preprocessor">#define  RCC_APB1LPENR_TIM6LPEN              ((uint32_t)0x00000010)        </span>
<a name="l03722"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab7867dc2695855fa9084a13d06a4299f">03722</a> <span class="preprocessor">#define  RCC_APB1LPENR_TIM7LPEN              ((uint32_t)0x00000020)        </span>
<a name="l03723"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf15ead8015b411490cdf8fb7a2355716">03723</a> <span class="preprocessor">#define  RCC_APB1LPENR_LCDLPEN               ((uint32_t)0x00000200)        </span>
<a name="l03724"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b">03724</a> <span class="preprocessor">#define  RCC_APB1LPENR_WWDGLPEN              ((uint32_t)0x00000800)        </span>
<a name="l03725"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">03725</a> <span class="preprocessor">#define  RCC_APB1LPENR_SPI2LPEN              ((uint32_t)0x00004000)        </span>
<a name="l03726"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae8acbff235a15b58d1be0f065cdb5472">03726</a> <span class="preprocessor">#define  RCC_APB1LPENR_SPI3LPEN              ((uint32_t)0x00008000)        </span>
<a name="l03727"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6055c39af369463e14d6ff2017043671">03727</a> <span class="preprocessor">#define  RCC_APB1LPENR_USART2LPEN            ((uint32_t)0x00020000)        </span>
<a name="l03728"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae11baa29f4e6d122dabdd54c6b4be052">03728</a> <span class="preprocessor">#define  RCC_APB1LPENR_USART3LPEN            ((uint32_t)0x00040000)        </span>
<a name="l03729"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga88fe1e9cf93caa4e02de35e92e55834d">03729</a> <span class="preprocessor">#define  RCC_APB1LPENR_UART4LPEN             ((uint32_t)0x00080000)        </span>
<a name="l03730"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3de908135d9c9e74c598f7bf1e88fb34">03730</a> <span class="preprocessor">#define  RCC_APB1LPENR_UART5LPEN             ((uint32_t)0x00100000)        </span>
<a name="l03731"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">03731</a> <span class="preprocessor">#define  RCC_APB1LPENR_I2C1LPEN              ((uint32_t)0x00200000)        </span>
<a name="l03732"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf6a53d37df11a56412ae06f73626f637">03732</a> <span class="preprocessor">#define  RCC_APB1LPENR_I2C2LPEN              ((uint32_t)0x00400000)        </span>
<a name="l03733"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9c068ba6f9554c5b98ddc7c87b658e1e">03733</a> <span class="preprocessor">#define  RCC_APB1LPENR_USBLPEN               ((uint32_t)0x00800000)        </span>
<a name="l03734"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga274fa282ad1ff40b747644bf9360feb4">03734</a> <span class="preprocessor">#define  RCC_APB1LPENR_PWRLPEN               ((uint32_t)0x10000000)        </span>
<a name="l03735"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf36a11e89644548702385d548f3f9ec4">03735</a> <span class="preprocessor">#define  RCC_APB1LPENR_DACLPEN               ((uint32_t)0x20000000)        </span>
<a name="l03736"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae6751f8c4511c642d6086b356f325a63">03736</a> <span class="preprocessor">#define  RCC_APB1LPENR_COMPLPEN              ((uint32_t)0x80000000)        </span>
<a name="l03738"></a>03738 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_CSR register  ********************/</span>
<a name="l03739"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">03739</a> <span class="preprocessor">#define  RCC_CSR_LSION                      ((uint32_t)0x00000001)        </span>
<a name="l03740"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">03740</a> <span class="preprocessor">#define  RCC_CSR_LSIRDY                     ((uint32_t)0x00000002)        </span>
<a name="l03742"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac5e71f3e06f010bbf7592571e541869a">03742</a> <span class="preprocessor">#define  RCC_CSR_LSEON                      ((uint32_t)0x00000100)        </span>
<a name="l03743"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaef6f70de38e3cd825b7126ef317b955c">03743</a> <span class="preprocessor">#define  RCC_CSR_LSERDY                     ((uint32_t)0x00000200)        </span>
<a name="l03744"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2f5198ce9785eab7b8a483b092ff067b">03744</a> <span class="preprocessor">#define  RCC_CSR_LSEBYP                     ((uint32_t)0x00000400)        </span>
<a name="l03745"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae04acc4f20a344f54ef5611a066f6f7">03745</a> <span class="preprocessor">#define  RCC_CSR_LSECSSON                   ((uint32_t)0x00000800)        </span>
<a name="l03746"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabb783f6cf3e637a310edf19c63eef951">03746</a> <span class="preprocessor">#define  RCC_CSR_LSECSSD                    ((uint32_t)0x00001000)        </span>
<a name="l03748"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9c870e6b0cf4e8e3f9ed37acaaf86f42">03748</a> <span class="preprocessor">#define  RCC_CSR_RTCSEL                     ((uint32_t)0x00030000)        </span>
<a name="l03749"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9b13f18d53d5d61deda138fe1603e493">03749</a> <span class="preprocessor">#define  RCC_CSR_RTCSEL_0                   ((uint32_t)0x00010000)        </span>
<a name="l03750"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4e1d1b52267c2916df4ff546ad78f78d">03750</a> <span class="preprocessor">#define  RCC_CSR_RTCSEL_1                   ((uint32_t)0x00020000)        </span>
<a name="l03753"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga88bbe702356ab1d39a35b89c4be88446">03753</a> <span class="preprocessor">#define  RCC_CSR_RTCSEL_NOCLOCK             ((uint32_t)0x00000000)        </span>
<a name="l03754"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabaaeebc88a8a5ca1176e32f676a3cc2c">03754</a> <span class="preprocessor">#define  RCC_CSR_RTCSEL_LSE                 ((uint32_t)0x00010000)        </span>
<a name="l03755"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5a5da77ab05027820e8c16ad4d7c3f41">03755</a> <span class="preprocessor">#define  RCC_CSR_RTCSEL_LSI                 ((uint32_t)0x00020000)        </span>
<a name="l03756"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga63cfa8b19f84b2018e49afb4c69a76da">03756</a> <span class="preprocessor">#define  RCC_CSR_RTCSEL_HSE                 ((uint32_t)0x00030000)        </span>
<a name="l03758"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf06cc284da6687ccce83abb3696613f9">03758</a> <span class="preprocessor">#define  RCC_CSR_RTCEN                      ((uint32_t)0x00400000)        </span>
<a name="l03759"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga98f3b508ec0e52edc9c9fd22e292a3a5">03759</a> <span class="preprocessor">#define  RCC_CSR_RTCRST                     ((uint32_t)0x00800000)        </span>
<a name="l03761"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">03761</a> <span class="preprocessor">#define  RCC_CSR_RMVF                       ((uint32_t)0x01000000)        </span>
<a name="l03762"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">03762</a> <span class="preprocessor">#define  RCC_CSR_OBLRSTF                    ((uint32_t)0x02000000)        </span>
<a name="l03763"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">03763</a> <span class="preprocessor">#define  RCC_CSR_PINRSTF                    ((uint32_t)0x04000000)        </span>
<a name="l03764"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">03764</a> <span class="preprocessor">#define  RCC_CSR_PORRSTF                    ((uint32_t)0x08000000)        </span>
<a name="l03765"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">03765</a> <span class="preprocessor">#define  RCC_CSR_SFTRSTF                    ((uint32_t)0x10000000)        </span>
<a name="l03766"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">03766</a> <span class="preprocessor">#define  RCC_CSR_IWDGRSTF                   ((uint32_t)0x20000000)        </span>
<a name="l03767"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">03767</a> <span class="preprocessor">#define  RCC_CSR_WWDGRSTF                   ((uint32_t)0x40000000)        </span>
<a name="l03768"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">03768</a> <span class="preprocessor">#define  RCC_CSR_LPWRRSTF                   ((uint32_t)0x80000000)        </span>
<a name="l03771"></a>03771 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l03772"></a>03772 <span class="comment">/*                                                                            */</span>
<a name="l03773"></a>03773 <span class="comment">/*                           Real-Time Clock (RTC)                            */</span>
<a name="l03774"></a>03774 <span class="comment">/*                                                                            */</span>
<a name="l03775"></a>03775 <span class="comment">/******************************************************************************/</span>
<a name="l03776"></a>03776 <span class="comment">/********************  Bits definition for RTC_TR register  *******************/</span>
<a name="l03777"></a>03777 <span class="preprocessor">#define RTC_TR_PM                            ((uint32_t)0x00400000)</span>
<a name="l03778"></a>03778 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_HT                            ((uint32_t)0x00300000)</span>
<a name="l03779"></a>03779 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_HT_0                          ((uint32_t)0x00100000)</span>
<a name="l03780"></a>03780 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_HT_1                          ((uint32_t)0x00200000)</span>
<a name="l03781"></a>03781 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_HU                            ((uint32_t)0x000F0000)</span>
<a name="l03782"></a>03782 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_HU_0                          ((uint32_t)0x00010000)</span>
<a name="l03783"></a>03783 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_HU_1                          ((uint32_t)0x00020000)</span>
<a name="l03784"></a>03784 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_HU_2                          ((uint32_t)0x00040000)</span>
<a name="l03785"></a>03785 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_HU_3                          ((uint32_t)0x00080000)</span>
<a name="l03786"></a>03786 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_MNT                           ((uint32_t)0x00007000)</span>
<a name="l03787"></a>03787 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_MNT_0                         ((uint32_t)0x00001000)</span>
<a name="l03788"></a>03788 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_MNT_1                         ((uint32_t)0x00002000)</span>
<a name="l03789"></a>03789 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_MNT_2                         ((uint32_t)0x00004000)</span>
<a name="l03790"></a>03790 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_MNU                           ((uint32_t)0x00000F00)</span>
<a name="l03791"></a>03791 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_MNU_0                         ((uint32_t)0x00000100)</span>
<a name="l03792"></a>03792 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_MNU_1                         ((uint32_t)0x00000200)</span>
<a name="l03793"></a>03793 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_MNU_2                         ((uint32_t)0x00000400)</span>
<a name="l03794"></a>03794 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_MNU_3                         ((uint32_t)0x00000800)</span>
<a name="l03795"></a>03795 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_ST                            ((uint32_t)0x00000070)</span>
<a name="l03796"></a>03796 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_ST_0                          ((uint32_t)0x00000010)</span>
<a name="l03797"></a>03797 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_ST_1                          ((uint32_t)0x00000020)</span>
<a name="l03798"></a>03798 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_ST_2                          ((uint32_t)0x00000040)</span>
<a name="l03799"></a>03799 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_SU                            ((uint32_t)0x0000000F)</span>
<a name="l03800"></a>03800 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_SU_0                          ((uint32_t)0x00000001)</span>
<a name="l03801"></a>03801 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_SU_1                          ((uint32_t)0x00000002)</span>
<a name="l03802"></a>03802 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_SU_2                          ((uint32_t)0x00000004)</span>
<a name="l03803"></a>03803 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TR_SU_3                          ((uint32_t)0x00000008)</span>
<a name="l03804"></a>03804 <span class="preprocessor"></span>
<a name="l03805"></a>03805 <span class="comment">/********************  Bits definition for RTC_DR register  *******************/</span>
<a name="l03806"></a>03806 <span class="preprocessor">#define RTC_DR_YT                            ((uint32_t)0x00F00000)</span>
<a name="l03807"></a>03807 <span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_YT_0                          ((uint32_t)0x00100000)</span>
<a name="l03808"></a>03808 <span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_YT_1                          ((uint32_t)0x00200000)</span>
<a name="l03809"></a>03809 <span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_YT_2                          ((uint32_t)0x00400000)</span>
<a name="l03810"></a>03810 <span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_YT_3                          ((uint32_t)0x00800000)</span>
<a name="l03811"></a>03811 <span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_YU                            ((uint32_t)0x000F0000)</span>
<a name="l03812"></a>03812 <span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_YU_0                          ((uint32_t)0x00010000)</span>
<a name="l03813"></a>03813 <span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_YU_1                          ((uint32_t)0x00020000)</span>
<a name="l03814"></a>03814 <span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_YU_2                          ((uint32_t)0x00040000)</span>
<a name="l03815"></a>03815 <span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_YU_3                          ((uint32_t)0x00080000)</span>
<a name="l03816"></a>03816 <span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_WDU                           ((uint32_t)0x0000E000)</span>
<a name="l03817"></a>03817 <span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_WDU_0                         ((uint32_t)0x00002000)</span>
<a name="l03818"></a>03818 <span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_WDU_1                         ((uint32_t)0x00004000)</span>
<a name="l03819"></a>03819 <span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_WDU_2                         ((uint32_t)0x00008000)</span>
<a name="l03820"></a>03820 <span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_MT                            ((uint32_t)0x00001000)</span>
<a name="l03821"></a>03821 <span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_MU                            ((uint32_t)0x00000F00)</span>
<a name="l03822"></a>03822 <span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_MU_0                          ((uint32_t)0x00000100)</span>
<a name="l03823"></a>03823 <span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_MU_1                          ((uint32_t)0x00000200)</span>
<a name="l03824"></a>03824 <span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_MU_2                          ((uint32_t)0x00000400)</span>
<a name="l03825"></a>03825 <span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_MU_3                          ((uint32_t)0x00000800)</span>
<a name="l03826"></a>03826 <span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_DT                            ((uint32_t)0x00000030)</span>
<a name="l03827"></a>03827 <span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_DT_0                          ((uint32_t)0x00000010)</span>
<a name="l03828"></a>03828 <span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_DT_1                          ((uint32_t)0x00000020)</span>
<a name="l03829"></a>03829 <span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_DU                            ((uint32_t)0x0000000F)</span>
<a name="l03830"></a>03830 <span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_DU_0                          ((uint32_t)0x00000001)</span>
<a name="l03831"></a>03831 <span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_DU_1                          ((uint32_t)0x00000002)</span>
<a name="l03832"></a>03832 <span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_DU_2                          ((uint32_t)0x00000004)</span>
<a name="l03833"></a>03833 <span class="preprocessor"></span><span class="preprocessor">#define RTC_DR_DU_3                          ((uint32_t)0x00000008)</span>
<a name="l03834"></a>03834 <span class="preprocessor"></span>
<a name="l03835"></a>03835 <span class="comment">/********************  Bits definition for RTC_CR register  *******************/</span>
<a name="l03836"></a>03836 <span class="preprocessor">#define RTC_CR_COE                           ((uint32_t)0x00800000)</span>
<a name="l03837"></a>03837 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_OSEL                          ((uint32_t)0x00600000)</span>
<a name="l03838"></a>03838 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_OSEL_0                        ((uint32_t)0x00200000)</span>
<a name="l03839"></a>03839 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_OSEL_1                        ((uint32_t)0x00400000)</span>
<a name="l03840"></a>03840 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_POL                           ((uint32_t)0x00100000)</span>
<a name="l03841"></a>03841 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_COSEL                         ((uint32_t)0x00080000)</span>
<a name="l03842"></a>03842 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_BCK                           ((uint32_t)0x00040000)</span>
<a name="l03843"></a>03843 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_SUB1H                         ((uint32_t)0x00020000)</span>
<a name="l03844"></a>03844 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_ADD1H                         ((uint32_t)0x00010000)</span>
<a name="l03845"></a>03845 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_TSIE                          ((uint32_t)0x00008000)</span>
<a name="l03846"></a>03846 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_WUTIE                         ((uint32_t)0x00004000)</span>
<a name="l03847"></a>03847 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_ALRBIE                        ((uint32_t)0x00002000)</span>
<a name="l03848"></a>03848 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_ALRAIE                        ((uint32_t)0x00001000)</span>
<a name="l03849"></a>03849 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_TSE                           ((uint32_t)0x00000800)</span>
<a name="l03850"></a>03850 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_WUTE                          ((uint32_t)0x00000400)</span>
<a name="l03851"></a>03851 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_ALRBE                         ((uint32_t)0x00000200)</span>
<a name="l03852"></a>03852 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_ALRAE                         ((uint32_t)0x00000100)</span>
<a name="l03853"></a>03853 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_DCE                           ((uint32_t)0x00000080)</span>
<a name="l03854"></a>03854 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_FMT                           ((uint32_t)0x00000040)</span>
<a name="l03855"></a>03855 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_BYPSHAD                       ((uint32_t)0x00000020)</span>
<a name="l03856"></a>03856 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_REFCKON                       ((uint32_t)0x00000010)</span>
<a name="l03857"></a>03857 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_TSEDGE                        ((uint32_t)0x00000008)</span>
<a name="l03858"></a>03858 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_WUCKSEL                       ((uint32_t)0x00000007)</span>
<a name="l03859"></a>03859 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_WUCKSEL_0                     ((uint32_t)0x00000001)</span>
<a name="l03860"></a>03860 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_WUCKSEL_1                     ((uint32_t)0x00000002)</span>
<a name="l03861"></a>03861 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_WUCKSEL_2                     ((uint32_t)0x00000004)</span>
<a name="l03862"></a>03862 <span class="preprocessor"></span>
<a name="l03863"></a>03863 <span class="comment">/********************  Bits definition for RTC_ISR register  ******************/</span>
<a name="l03864"></a>03864 <span class="preprocessor">#define RTC_ISR_RECALPF                      ((uint32_t)0x00010000)</span>
<a name="l03865"></a>03865 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ISR_TAMP3F                       ((uint32_t)0x00008000)</span>
<a name="l03866"></a>03866 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ISR_TAMP2F                       ((uint32_t)0x00004000)</span>
<a name="l03867"></a>03867 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ISR_TAMP1F                       ((uint32_t)0x00002000)</span>
<a name="l03868"></a>03868 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ISR_TSOVF                        ((uint32_t)0x00001000)</span>
<a name="l03869"></a>03869 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ISR_TSF                          ((uint32_t)0x00000800)</span>
<a name="l03870"></a>03870 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ISR_WUTF                         ((uint32_t)0x00000400)</span>
<a name="l03871"></a>03871 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ISR_ALRBF                        ((uint32_t)0x00000200)</span>
<a name="l03872"></a>03872 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ISR_ALRAF                        ((uint32_t)0x00000100)</span>
<a name="l03873"></a>03873 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ISR_INIT                         ((uint32_t)0x00000080)</span>
<a name="l03874"></a>03874 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ISR_INITF                        ((uint32_t)0x00000040)</span>
<a name="l03875"></a>03875 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ISR_RSF                          ((uint32_t)0x00000020)</span>
<a name="l03876"></a>03876 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ISR_INITS                        ((uint32_t)0x00000010)</span>
<a name="l03877"></a>03877 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ISR_SHPF                         ((uint32_t)0x00000008)</span>
<a name="l03878"></a>03878 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ISR_WUTWF                        ((uint32_t)0x00000004)</span>
<a name="l03879"></a>03879 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ISR_ALRBWF                       ((uint32_t)0x00000002)</span>
<a name="l03880"></a>03880 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ISR_ALRAWF                       ((uint32_t)0x00000001)</span>
<a name="l03881"></a>03881 <span class="preprocessor"></span>
<a name="l03882"></a>03882 <span class="comment">/********************  Bits definition for RTC_PRER register  *****************/</span>
<a name="l03883"></a>03883 <span class="preprocessor">#define RTC_PRER_PREDIV_A                    ((uint32_t)0x007F0000)</span>
<a name="l03884"></a>03884 <span class="preprocessor"></span><span class="preprocessor">#define RTC_PRER_PREDIV_S                    ((uint32_t)0x00007FFF)</span>
<a name="l03885"></a>03885 <span class="preprocessor"></span>
<a name="l03886"></a>03886 <span class="comment">/********************  Bits definition for RTC_WUTR register  *****************/</span>
<a name="l03887"></a>03887 <span class="preprocessor">#define RTC_WUTR_WUT                         ((uint32_t)0x0000FFFF)</span>
<a name="l03888"></a>03888 <span class="preprocessor"></span>
<a name="l03889"></a>03889 <span class="comment">/********************  Bits definition for RTC_CALIBR register  ***************/</span>
<a name="l03890"></a>03890 <span class="preprocessor">#define RTC_CALIBR_DCS                       ((uint32_t)0x00000080)</span>
<a name="l03891"></a>03891 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALIBR_DC                        ((uint32_t)0x0000001F)</span>
<a name="l03892"></a>03892 <span class="preprocessor"></span>
<a name="l03893"></a>03893 <span class="comment">/********************  Bits definition for RTC_ALRMAR register  ***************/</span>
<a name="l03894"></a>03894 <span class="preprocessor">#define RTC_ALRMAR_MSK4                      ((uint32_t)0x80000000)</span>
<a name="l03895"></a>03895 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_WDSEL                     ((uint32_t)0x40000000)</span>
<a name="l03896"></a>03896 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_DT                        ((uint32_t)0x30000000)</span>
<a name="l03897"></a>03897 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_DT_0                      ((uint32_t)0x10000000)</span>
<a name="l03898"></a>03898 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_DT_1                      ((uint32_t)0x20000000)</span>
<a name="l03899"></a>03899 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_DU                        ((uint32_t)0x0F000000)</span>
<a name="l03900"></a>03900 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_DU_0                      ((uint32_t)0x01000000)</span>
<a name="l03901"></a>03901 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_DU_1                      ((uint32_t)0x02000000)</span>
<a name="l03902"></a>03902 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_DU_2                      ((uint32_t)0x04000000)</span>
<a name="l03903"></a>03903 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_DU_3                      ((uint32_t)0x08000000)</span>
<a name="l03904"></a>03904 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_MSK3                      ((uint32_t)0x00800000)</span>
<a name="l03905"></a>03905 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_PM                        ((uint32_t)0x00400000)</span>
<a name="l03906"></a>03906 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_HT                        ((uint32_t)0x00300000)</span>
<a name="l03907"></a>03907 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_HT_0                      ((uint32_t)0x00100000)</span>
<a name="l03908"></a>03908 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_HT_1                      ((uint32_t)0x00200000)</span>
<a name="l03909"></a>03909 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_HU                        ((uint32_t)0x000F0000)</span>
<a name="l03910"></a>03910 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_HU_0                      ((uint32_t)0x00010000)</span>
<a name="l03911"></a>03911 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_HU_1                      ((uint32_t)0x00020000)</span>
<a name="l03912"></a>03912 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_HU_2                      ((uint32_t)0x00040000)</span>
<a name="l03913"></a>03913 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_HU_3                      ((uint32_t)0x00080000)</span>
<a name="l03914"></a>03914 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_MSK2                      ((uint32_t)0x00008000)</span>
<a name="l03915"></a>03915 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_MNT                       ((uint32_t)0x00007000)</span>
<a name="l03916"></a>03916 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_MNT_0                     ((uint32_t)0x00001000)</span>
<a name="l03917"></a>03917 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_MNT_1                     ((uint32_t)0x00002000)</span>
<a name="l03918"></a>03918 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_MNT_2                     ((uint32_t)0x00004000)</span>
<a name="l03919"></a>03919 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_MNU                       ((uint32_t)0x00000F00)</span>
<a name="l03920"></a>03920 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_MNU_0                     ((uint32_t)0x00000100)</span>
<a name="l03921"></a>03921 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_MNU_1                     ((uint32_t)0x00000200)</span>
<a name="l03922"></a>03922 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_MNU_2                     ((uint32_t)0x00000400)</span>
<a name="l03923"></a>03923 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_MNU_3                     ((uint32_t)0x00000800)</span>
<a name="l03924"></a>03924 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_MSK1                      ((uint32_t)0x00000080)</span>
<a name="l03925"></a>03925 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_ST                        ((uint32_t)0x00000070)</span>
<a name="l03926"></a>03926 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_ST_0                      ((uint32_t)0x00000010)</span>
<a name="l03927"></a>03927 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_ST_1                      ((uint32_t)0x00000020)</span>
<a name="l03928"></a>03928 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_ST_2                      ((uint32_t)0x00000040)</span>
<a name="l03929"></a>03929 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_SU                        ((uint32_t)0x0000000F)</span>
<a name="l03930"></a>03930 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_SU_0                      ((uint32_t)0x00000001)</span>
<a name="l03931"></a>03931 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_SU_1                      ((uint32_t)0x00000002)</span>
<a name="l03932"></a>03932 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_SU_2                      ((uint32_t)0x00000004)</span>
<a name="l03933"></a>03933 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMAR_SU_3                      ((uint32_t)0x00000008)</span>
<a name="l03934"></a>03934 <span class="preprocessor"></span>
<a name="l03935"></a>03935 <span class="comment">/********************  Bits definition for RTC_ALRMBR register  ***************/</span>
<a name="l03936"></a>03936 <span class="preprocessor">#define RTC_ALRMBR_MSK4                      ((uint32_t)0x80000000)</span>
<a name="l03937"></a>03937 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_WDSEL                     ((uint32_t)0x40000000)</span>
<a name="l03938"></a>03938 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_DT                        ((uint32_t)0x30000000)</span>
<a name="l03939"></a>03939 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_DT_0                      ((uint32_t)0x10000000)</span>
<a name="l03940"></a>03940 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_DT_1                      ((uint32_t)0x20000000)</span>
<a name="l03941"></a>03941 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_DU                        ((uint32_t)0x0F000000)</span>
<a name="l03942"></a>03942 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_DU_0                      ((uint32_t)0x01000000)</span>
<a name="l03943"></a>03943 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_DU_1                      ((uint32_t)0x02000000)</span>
<a name="l03944"></a>03944 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_DU_2                      ((uint32_t)0x04000000)</span>
<a name="l03945"></a>03945 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_DU_3                      ((uint32_t)0x08000000)</span>
<a name="l03946"></a>03946 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_MSK3                      ((uint32_t)0x00800000)</span>
<a name="l03947"></a>03947 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_PM                        ((uint32_t)0x00400000)</span>
<a name="l03948"></a>03948 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_HT                        ((uint32_t)0x00300000)</span>
<a name="l03949"></a>03949 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_HT_0                      ((uint32_t)0x00100000)</span>
<a name="l03950"></a>03950 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_HT_1                      ((uint32_t)0x00200000)</span>
<a name="l03951"></a>03951 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_HU                        ((uint32_t)0x000F0000)</span>
<a name="l03952"></a>03952 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_HU_0                      ((uint32_t)0x00010000)</span>
<a name="l03953"></a>03953 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_HU_1                      ((uint32_t)0x00020000)</span>
<a name="l03954"></a>03954 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_HU_2                      ((uint32_t)0x00040000)</span>
<a name="l03955"></a>03955 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_HU_3                      ((uint32_t)0x00080000)</span>
<a name="l03956"></a>03956 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_MSK2                      ((uint32_t)0x00008000)</span>
<a name="l03957"></a>03957 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_MNT                       ((uint32_t)0x00007000)</span>
<a name="l03958"></a>03958 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_MNT_0                     ((uint32_t)0x00001000)</span>
<a name="l03959"></a>03959 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_MNT_1                     ((uint32_t)0x00002000)</span>
<a name="l03960"></a>03960 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_MNT_2                     ((uint32_t)0x00004000)</span>
<a name="l03961"></a>03961 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_MNU                       ((uint32_t)0x00000F00)</span>
<a name="l03962"></a>03962 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_MNU_0                     ((uint32_t)0x00000100)</span>
<a name="l03963"></a>03963 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_MNU_1                     ((uint32_t)0x00000200)</span>
<a name="l03964"></a>03964 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_MNU_2                     ((uint32_t)0x00000400)</span>
<a name="l03965"></a>03965 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_MNU_3                     ((uint32_t)0x00000800)</span>
<a name="l03966"></a>03966 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_MSK1                      ((uint32_t)0x00000080)</span>
<a name="l03967"></a>03967 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_ST                        ((uint32_t)0x00000070)</span>
<a name="l03968"></a>03968 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_ST_0                      ((uint32_t)0x00000010)</span>
<a name="l03969"></a>03969 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_ST_1                      ((uint32_t)0x00000020)</span>
<a name="l03970"></a>03970 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_ST_2                      ((uint32_t)0x00000040)</span>
<a name="l03971"></a>03971 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_SU                        ((uint32_t)0x0000000F)</span>
<a name="l03972"></a>03972 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_SU_0                      ((uint32_t)0x00000001)</span>
<a name="l03973"></a>03973 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_SU_1                      ((uint32_t)0x00000002)</span>
<a name="l03974"></a>03974 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_SU_2                      ((uint32_t)0x00000004)</span>
<a name="l03975"></a>03975 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBR_SU_3                      ((uint32_t)0x00000008)</span>
<a name="l03976"></a>03976 <span class="preprocessor"></span>
<a name="l03977"></a>03977 <span class="comment">/********************  Bits definition for RTC_WPR register  ******************/</span>
<a name="l03978"></a>03978 <span class="preprocessor">#define RTC_WPR_KEY                          ((uint32_t)0x000000FF)</span>
<a name="l03979"></a>03979 <span class="preprocessor"></span>
<a name="l03980"></a>03980 <span class="comment">/********************  Bits definition for RTC_SSR register  ******************/</span>
<a name="l03981"></a>03981 <span class="preprocessor">#define RTC_SSR_SS                           ((uint32_t)0x0000FFFF)</span>
<a name="l03982"></a>03982 <span class="preprocessor"></span>
<a name="l03983"></a>03983 <span class="comment">/********************  Bits definition for RTC_SHIFTR register  ***************/</span>
<a name="l03984"></a>03984 <span class="preprocessor">#define RTC_SHIFTR_SUBFS                     ((uint32_t)0x00007FFF)</span>
<a name="l03985"></a>03985 <span class="preprocessor"></span><span class="preprocessor">#define RTC_SHIFTR_ADD1S                     ((uint32_t)0x80000000)</span>
<a name="l03986"></a>03986 <span class="preprocessor"></span>
<a name="l03987"></a>03987 <span class="comment">/********************  Bits definition for RTC_TSTR register  *****************/</span>
<a name="l03988"></a>03988 <span class="preprocessor">#define RTC_TSTR_PM                          ((uint32_t)0x00400000)</span>
<a name="l03989"></a>03989 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_HT                          ((uint32_t)0x00300000)</span>
<a name="l03990"></a>03990 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_HT_0                        ((uint32_t)0x00100000)</span>
<a name="l03991"></a>03991 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_HT_1                        ((uint32_t)0x00200000)</span>
<a name="l03992"></a>03992 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_HU                          ((uint32_t)0x000F0000)</span>
<a name="l03993"></a>03993 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_HU_0                        ((uint32_t)0x00010000)</span>
<a name="l03994"></a>03994 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_HU_1                        ((uint32_t)0x00020000)</span>
<a name="l03995"></a>03995 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_HU_2                        ((uint32_t)0x00040000)</span>
<a name="l03996"></a>03996 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_HU_3                        ((uint32_t)0x00080000)</span>
<a name="l03997"></a>03997 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_MNT                         ((uint32_t)0x00007000)</span>
<a name="l03998"></a>03998 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_MNT_0                       ((uint32_t)0x00001000)</span>
<a name="l03999"></a>03999 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_MNT_1                       ((uint32_t)0x00002000)</span>
<a name="l04000"></a>04000 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_MNT_2                       ((uint32_t)0x00004000)</span>
<a name="l04001"></a>04001 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_MNU                         ((uint32_t)0x00000F00)</span>
<a name="l04002"></a>04002 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_MNU_0                       ((uint32_t)0x00000100)</span>
<a name="l04003"></a>04003 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_MNU_1                       ((uint32_t)0x00000200)</span>
<a name="l04004"></a>04004 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_MNU_2                       ((uint32_t)0x00000400)</span>
<a name="l04005"></a>04005 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_MNU_3                       ((uint32_t)0x00000800)</span>
<a name="l04006"></a>04006 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_ST                          ((uint32_t)0x00000070)</span>
<a name="l04007"></a>04007 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_ST_0                        ((uint32_t)0x00000010)</span>
<a name="l04008"></a>04008 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_ST_1                        ((uint32_t)0x00000020)</span>
<a name="l04009"></a>04009 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_ST_2                        ((uint32_t)0x00000040)</span>
<a name="l04010"></a>04010 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_SU                          ((uint32_t)0x0000000F)</span>
<a name="l04011"></a>04011 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_SU_0                        ((uint32_t)0x00000001)</span>
<a name="l04012"></a>04012 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_SU_1                        ((uint32_t)0x00000002)</span>
<a name="l04013"></a>04013 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_SU_2                        ((uint32_t)0x00000004)</span>
<a name="l04014"></a>04014 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSTR_SU_3                        ((uint32_t)0x00000008)</span>
<a name="l04015"></a>04015 <span class="preprocessor"></span>
<a name="l04016"></a>04016 <span class="comment">/********************  Bits definition for RTC_TSDR register  *****************/</span>
<a name="l04017"></a>04017 <span class="preprocessor">#define RTC_TSDR_WDU                         ((uint32_t)0x0000E000)</span>
<a name="l04018"></a>04018 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSDR_WDU_0                       ((uint32_t)0x00002000)</span>
<a name="l04019"></a>04019 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSDR_WDU_1                       ((uint32_t)0x00004000)</span>
<a name="l04020"></a>04020 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSDR_WDU_2                       ((uint32_t)0x00008000)</span>
<a name="l04021"></a>04021 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSDR_MT                          ((uint32_t)0x00001000)</span>
<a name="l04022"></a>04022 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSDR_MU                          ((uint32_t)0x00000F00)</span>
<a name="l04023"></a>04023 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSDR_MU_0                        ((uint32_t)0x00000100)</span>
<a name="l04024"></a>04024 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSDR_MU_1                        ((uint32_t)0x00000200)</span>
<a name="l04025"></a>04025 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSDR_MU_2                        ((uint32_t)0x00000400)</span>
<a name="l04026"></a>04026 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSDR_MU_3                        ((uint32_t)0x00000800)</span>
<a name="l04027"></a>04027 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSDR_DT                          ((uint32_t)0x00000030)</span>
<a name="l04028"></a>04028 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSDR_DT_0                        ((uint32_t)0x00000010)</span>
<a name="l04029"></a>04029 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSDR_DT_1                        ((uint32_t)0x00000020)</span>
<a name="l04030"></a>04030 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSDR_DU                          ((uint32_t)0x0000000F)</span>
<a name="l04031"></a>04031 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSDR_DU_0                        ((uint32_t)0x00000001)</span>
<a name="l04032"></a>04032 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSDR_DU_1                        ((uint32_t)0x00000002)</span>
<a name="l04033"></a>04033 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSDR_DU_2                        ((uint32_t)0x00000004)</span>
<a name="l04034"></a>04034 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TSDR_DU_3                        ((uint32_t)0x00000008)</span>
<a name="l04035"></a>04035 <span class="preprocessor"></span>
<a name="l04036"></a>04036 <span class="comment">/********************  Bits definition for RTC_TSSSR register  ****************/</span>
<a name="l04037"></a>04037 <span class="preprocessor">#define RTC_TSSSR_SS                         ((uint32_t)0x0000FFFF)</span>
<a name="l04038"></a>04038 <span class="preprocessor"></span>
<a name="l04039"></a>04039 <span class="comment">/********************  Bits definition for RTC_CAL register  *****************/</span>
<a name="l04040"></a>04040 <span class="preprocessor">#define RTC_CALR_CALP                        ((uint32_t)0x00008000)</span>
<a name="l04041"></a>04041 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_CALW8                       ((uint32_t)0x00004000)</span>
<a name="l04042"></a>04042 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_CALW16                      ((uint32_t)0x00002000)</span>
<a name="l04043"></a>04043 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_CALM                        ((uint32_t)0x000001FF)</span>
<a name="l04044"></a>04044 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_CALM_0                      ((uint32_t)0x00000001)</span>
<a name="l04045"></a>04045 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_CALM_1                      ((uint32_t)0x00000002)</span>
<a name="l04046"></a>04046 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_CALM_2                      ((uint32_t)0x00000004)</span>
<a name="l04047"></a>04047 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_CALM_3                      ((uint32_t)0x00000008)</span>
<a name="l04048"></a>04048 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_CALM_4                      ((uint32_t)0x00000010)</span>
<a name="l04049"></a>04049 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_CALM_5                      ((uint32_t)0x00000020)</span>
<a name="l04050"></a>04050 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_CALM_6                      ((uint32_t)0x00000040)</span>
<a name="l04051"></a>04051 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_CALM_7                      ((uint32_t)0x00000080)</span>
<a name="l04052"></a>04052 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_CALM_8                      ((uint32_t)0x00000100)</span>
<a name="l04053"></a>04053 <span class="preprocessor"></span>
<a name="l04054"></a>04054 <span class="comment">/********************  Bits definition for RTC_TAFCR register  ****************/</span>
<a name="l04055"></a>04055 <span class="preprocessor">#define RTC_TAFCR_ALARMOUTTYPE               ((uint32_t)0x00040000)</span>
<a name="l04056"></a>04056 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS                  ((uint32_t)0x00008000)</span>
<a name="l04057"></a>04057 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_TAMPPRCH                   ((uint32_t)0x00006000)</span>
<a name="l04058"></a>04058 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_0                 ((uint32_t)0x00002000)</span>
<a name="l04059"></a>04059 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_1                 ((uint32_t)0x00004000)</span>
<a name="l04060"></a>04060 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_TAMPFLT                    ((uint32_t)0x00001800)</span>
<a name="l04061"></a>04061 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_TAMPFLT_0                  ((uint32_t)0x00000800)</span>
<a name="l04062"></a>04062 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_TAMPFLT_1                  ((uint32_t)0x00001000)</span>
<a name="l04063"></a>04063 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_TAMPFREQ                   ((uint32_t)0x00000700)</span>
<a name="l04064"></a>04064 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_0                 ((uint32_t)0x00000100)</span>
<a name="l04065"></a>04065 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_1                 ((uint32_t)0x00000200)</span>
<a name="l04066"></a>04066 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_2                 ((uint32_t)0x00000400)</span>
<a name="l04067"></a>04067 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_TAMPTS                     ((uint32_t)0x00000080)</span>
<a name="l04068"></a>04068 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_TAMP3TRG                   ((uint32_t)0x00000040)</span>
<a name="l04069"></a>04069 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_TAMP3E                     ((uint32_t)0x00000020)</span>
<a name="l04070"></a>04070 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_TAMP2TRG                   ((uint32_t)0x00000010)</span>
<a name="l04071"></a>04071 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_TAMP2E                     ((uint32_t)0x00000008)</span>
<a name="l04072"></a>04072 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_TAMPIE                     ((uint32_t)0x00000004)</span>
<a name="l04073"></a>04073 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_TAMP1TRG                   ((uint32_t)0x00000002)</span>
<a name="l04074"></a>04074 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TAFCR_TAMP1E                     ((uint32_t)0x00000001)</span>
<a name="l04075"></a>04075 <span class="preprocessor"></span>
<a name="l04076"></a>04076 <span class="comment">/********************  Bits definition for RTC_ALRMASSR register  *************/</span>
<a name="l04077"></a>04077 <span class="preprocessor">#define RTC_ALRMASSR_MASKSS                  ((uint32_t)0x0F000000)</span>
<a name="l04078"></a>04078 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_0                ((uint32_t)0x01000000)</span>
<a name="l04079"></a>04079 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_1                ((uint32_t)0x02000000)</span>
<a name="l04080"></a>04080 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_2                ((uint32_t)0x04000000)</span>
<a name="l04081"></a>04081 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_3                ((uint32_t)0x08000000)</span>
<a name="l04082"></a>04082 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMASSR_SS                      ((uint32_t)0x00007FFF)</span>
<a name="l04083"></a>04083 <span class="preprocessor"></span>
<a name="l04084"></a>04084 <span class="comment">/********************  Bits definition for RTC_ALRMBSSR register  *************/</span>
<a name="l04085"></a>04085 <span class="preprocessor">#define RTC_ALRMBSSR_MASKSS                  ((uint32_t)0x0F000000)</span>
<a name="l04086"></a>04086 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_0                ((uint32_t)0x01000000)</span>
<a name="l04087"></a>04087 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_1                ((uint32_t)0x02000000)</span>
<a name="l04088"></a>04088 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_2                ((uint32_t)0x04000000)</span>
<a name="l04089"></a>04089 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_3                ((uint32_t)0x08000000)</span>
<a name="l04090"></a>04090 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRMBSSR_SS                      ((uint32_t)0x00007FFF)</span>
<a name="l04091"></a>04091 <span class="preprocessor"></span>
<a name="l04092"></a>04092 <span class="comment">/********************  Bits definition for RTC_BKP0R register  ****************/</span>
<a name="l04093"></a>04093 <span class="preprocessor">#define RTC_BKP0R                            ((uint32_t)0xFFFFFFFF)</span>
<a name="l04094"></a>04094 <span class="preprocessor"></span>
<a name="l04095"></a>04095 <span class="comment">/********************  Bits definition for RTC_BKP1R register  ****************/</span>
<a name="l04096"></a>04096 <span class="preprocessor">#define RTC_BKP1R                            ((uint32_t)0xFFFFFFFF)</span>
<a name="l04097"></a>04097 <span class="preprocessor"></span>
<a name="l04098"></a>04098 <span class="comment">/********************  Bits definition for RTC_BKP2R register  ****************/</span>
<a name="l04099"></a>04099 <span class="preprocessor">#define RTC_BKP2R                            ((uint32_t)0xFFFFFFFF)</span>
<a name="l04100"></a>04100 <span class="preprocessor"></span>
<a name="l04101"></a>04101 <span class="comment">/********************  Bits definition for RTC_BKP3R register  ****************/</span>
<a name="l04102"></a>04102 <span class="preprocessor">#define RTC_BKP3R                            ((uint32_t)0xFFFFFFFF)</span>
<a name="l04103"></a>04103 <span class="preprocessor"></span>
<a name="l04104"></a>04104 <span class="comment">/********************  Bits definition for RTC_BKP4R register  ****************/</span>
<a name="l04105"></a>04105 <span class="preprocessor">#define RTC_BKP4R                            ((uint32_t)0xFFFFFFFF)</span>
<a name="l04106"></a>04106 <span class="preprocessor"></span>
<a name="l04107"></a>04107 <span class="comment">/********************  Bits definition for RTC_BKP5R register  ****************/</span>
<a name="l04108"></a>04108 <span class="preprocessor">#define RTC_BKP5R                            ((uint32_t)0xFFFFFFFF)</span>
<a name="l04109"></a>04109 <span class="preprocessor"></span>
<a name="l04110"></a>04110 <span class="comment">/********************  Bits definition for RTC_BKP6R register  ****************/</span>
<a name="l04111"></a>04111 <span class="preprocessor">#define RTC_BKP6R                            ((uint32_t)0xFFFFFFFF)</span>
<a name="l04112"></a>04112 <span class="preprocessor"></span>
<a name="l04113"></a>04113 <span class="comment">/********************  Bits definition for RTC_BKP7R register  ****************/</span>
<a name="l04114"></a>04114 <span class="preprocessor">#define RTC_BKP7R                            ((uint32_t)0xFFFFFFFF)</span>
<a name="l04115"></a>04115 <span class="preprocessor"></span>
<a name="l04116"></a>04116 <span class="comment">/********************  Bits definition for RTC_BKP8R register  ****************/</span>
<a name="l04117"></a>04117 <span class="preprocessor">#define RTC_BKP8R                            ((uint32_t)0xFFFFFFFF)</span>
<a name="l04118"></a>04118 <span class="preprocessor"></span>
<a name="l04119"></a>04119 <span class="comment">/********************  Bits definition for RTC_BKP9R register  ****************/</span>
<a name="l04120"></a>04120 <span class="preprocessor">#define RTC_BKP9R                            ((uint32_t)0xFFFFFFFF)</span>
<a name="l04121"></a>04121 <span class="preprocessor"></span>
<a name="l04122"></a>04122 <span class="comment">/********************  Bits definition for RTC_BKP10R register  ***************/</span>
<a name="l04123"></a>04123 <span class="preprocessor">#define RTC_BKP10R                           ((uint32_t)0xFFFFFFFF)</span>
<a name="l04124"></a>04124 <span class="preprocessor"></span>
<a name="l04125"></a>04125 <span class="comment">/********************  Bits definition for RTC_BKP11R register  ***************/</span>
<a name="l04126"></a>04126 <span class="preprocessor">#define RTC_BKP11R                           ((uint32_t)0xFFFFFFFF)</span>
<a name="l04127"></a>04127 <span class="preprocessor"></span>
<a name="l04128"></a>04128 <span class="comment">/********************  Bits definition for RTC_BKP12R register  ***************/</span>
<a name="l04129"></a>04129 <span class="preprocessor">#define RTC_BKP12R                           ((uint32_t)0xFFFFFFFF)</span>
<a name="l04130"></a>04130 <span class="preprocessor"></span>
<a name="l04131"></a>04131 <span class="comment">/********************  Bits definition for RTC_BKP13R register  ***************/</span>
<a name="l04132"></a>04132 <span class="preprocessor">#define RTC_BKP13R                           ((uint32_t)0xFFFFFFFF)</span>
<a name="l04133"></a>04133 <span class="preprocessor"></span>
<a name="l04134"></a>04134 <span class="comment">/********************  Bits definition for RTC_BKP14R register  ***************/</span>
<a name="l04135"></a>04135 <span class="preprocessor">#define RTC_BKP14R                           ((uint32_t)0xFFFFFFFF)</span>
<a name="l04136"></a>04136 <span class="preprocessor"></span>
<a name="l04137"></a>04137 <span class="comment">/********************  Bits definition for RTC_BKP15R register  ***************/</span>
<a name="l04138"></a>04138 <span class="preprocessor">#define RTC_BKP15R                           ((uint32_t)0xFFFFFFFF)</span>
<a name="l04139"></a>04139 <span class="preprocessor"></span>
<a name="l04140"></a>04140 <span class="comment">/********************  Bits definition for RTC_BKP16R register  ***************/</span>
<a name="l04141"></a>04141 <span class="preprocessor">#define RTC_BKP16R                           ((uint32_t)0xFFFFFFFF)</span>
<a name="l04142"></a>04142 <span class="preprocessor"></span>
<a name="l04143"></a>04143 <span class="comment">/********************  Bits definition for RTC_BKP17R register  ***************/</span>
<a name="l04144"></a>04144 <span class="preprocessor">#define RTC_BKP17R                           ((uint32_t)0xFFFFFFFF)</span>
<a name="l04145"></a>04145 <span class="preprocessor"></span>
<a name="l04146"></a>04146 <span class="comment">/********************  Bits definition for RTC_BKP18R register  ***************/</span>
<a name="l04147"></a>04147 <span class="preprocessor">#define RTC_BKP18R                           ((uint32_t)0xFFFFFFFF)</span>
<a name="l04148"></a>04148 <span class="preprocessor"></span>
<a name="l04149"></a>04149 <span class="comment">/********************  Bits definition for RTC_BKP19R register  ***************/</span>
<a name="l04150"></a>04150 <span class="preprocessor">#define RTC_BKP19R                           ((uint32_t)0xFFFFFFFF)</span>
<a name="l04151"></a>04151 <span class="preprocessor"></span>
<a name="l04152"></a>04152 <span class="comment">/********************  Bits definition for RTC_BKP20R register  ***************/</span>
<a name="l04153"></a>04153 <span class="preprocessor">#define RTC_BKP20R                           ((uint32_t)0xFFFFFFFF)</span>
<a name="l04154"></a>04154 <span class="preprocessor"></span>
<a name="l04155"></a>04155 <span class="comment">/********************  Bits definition for RTC_BKP21R register  ***************/</span>
<a name="l04156"></a>04156 <span class="preprocessor">#define RTC_BKP21R                           ((uint32_t)0xFFFFFFFF)</span>
<a name="l04157"></a>04157 <span class="preprocessor"></span>
<a name="l04158"></a>04158 <span class="comment">/********************  Bits definition for RTC_BKP22R register  ***************/</span>
<a name="l04159"></a>04159 <span class="preprocessor">#define RTC_BKP22R                           ((uint32_t)0xFFFFFFFF)</span>
<a name="l04160"></a>04160 <span class="preprocessor"></span>
<a name="l04161"></a>04161 <span class="comment">/********************  Bits definition for RTC_BKP23R register  ***************/</span>
<a name="l04162"></a>04162 <span class="preprocessor">#define RTC_BKP23R                           ((uint32_t)0xFFFFFFFF)</span>
<a name="l04163"></a>04163 <span class="preprocessor"></span>
<a name="l04164"></a>04164 <span class="comment">/********************  Bits definition for RTC_BKP24R register  ***************/</span>
<a name="l04165"></a>04165 <span class="preprocessor">#define RTC_BKP24R                           ((uint32_t)0xFFFFFFFF)</span>
<a name="l04166"></a>04166 <span class="preprocessor"></span>
<a name="l04167"></a>04167 <span class="comment">/********************  Bits definition for RTC_BKP25R register  ***************/</span>
<a name="l04168"></a>04168 <span class="preprocessor">#define RTC_BKP25R                           ((uint32_t)0xFFFFFFFF)</span>
<a name="l04169"></a>04169 <span class="preprocessor"></span>
<a name="l04170"></a>04170 <span class="comment">/********************  Bits definition for RTC_BKP26R register  ***************/</span>
<a name="l04171"></a>04171 <span class="preprocessor">#define RTC_BKP26R                           ((uint32_t)0xFFFFFFFF)</span>
<a name="l04172"></a>04172 <span class="preprocessor"></span>
<a name="l04173"></a>04173 <span class="comment">/********************  Bits definition for RTC_BKP27R register  ***************/</span>
<a name="l04174"></a>04174 <span class="preprocessor">#define RTC_BKP27R                           ((uint32_t)0xFFFFFFFF)</span>
<a name="l04175"></a>04175 <span class="preprocessor"></span>
<a name="l04176"></a>04176 <span class="comment">/********************  Bits definition for RTC_BKP28R register  ***************/</span>
<a name="l04177"></a>04177 <span class="preprocessor">#define RTC_BKP28R                           ((uint32_t)0xFFFFFFFF)</span>
<a name="l04178"></a>04178 <span class="preprocessor"></span>
<a name="l04179"></a>04179 <span class="comment">/********************  Bits definition for RTC_BKP29R register  ***************/</span>
<a name="l04180"></a>04180 <span class="preprocessor">#define RTC_BKP29R                           ((uint32_t)0xFFFFFFFF)</span>
<a name="l04181"></a>04181 <span class="preprocessor"></span>
<a name="l04182"></a>04182 <span class="comment">/********************  Bits definition for RTC_BKP30R register  ***************/</span>
<a name="l04183"></a>04183 <span class="preprocessor">#define RTC_BKP30R                           ((uint32_t)0xFFFFFFFF)</span>
<a name="l04184"></a>04184 <span class="preprocessor"></span>
<a name="l04185"></a>04185 <span class="comment">/********************  Bits definition for RTC_BKP31R register  ***************/</span>
<a name="l04186"></a>04186 <span class="preprocessor">#define RTC_BKP31R                           ((uint32_t)0xFFFFFFFF)</span>
<a name="l04187"></a>04187 <span class="preprocessor"></span>
<a name="l04188"></a>04188 <span class="comment">/******************************************************************************/</span>
<a name="l04189"></a>04189 <span class="comment">/*                                                                            */</span>
<a name="l04190"></a>04190 <span class="comment">/*                          SD host Interface                                 */</span>
<a name="l04191"></a>04191 <span class="comment">/*                                                                            */</span>
<a name="l04192"></a>04192 <span class="comment">/******************************************************************************/</span>
<a name="l04193"></a>04193 
<a name="l04194"></a>04194 <span class="comment">/******************  Bit definition for SDIO_POWER register  ******************/</span>
<a name="l04195"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf125c56eeb40163b617c9fb6329da67f">04195</a> <span class="preprocessor">#define  SDIO_POWER_PWRCTRL                  ((uint8_t)0x03)               </span>
<a name="l04196"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa82b7689b02f54318d3f629d70b85098">04196</a> <span class="preprocessor">#define  SDIO_POWER_PWRCTRL_0                ((uint8_t)0x01)               </span>
<a name="l04197"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadd149efb1d6062f37165ac01268a875e">04197</a> <span class="preprocessor">#define  SDIO_POWER_PWRCTRL_1                ((uint8_t)0x02)               </span>
<a name="l04199"></a>04199 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_CLKCR register  ******************/</span>
<a name="l04200"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga316271d0147b22c6267fc563d4c24424">04200</a> <span class="preprocessor">#define  SDIO_CLKCR_CLKDIV                   ((uint16_t)0x00FF)            </span>
<a name="l04201"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf27847573683f91dbfe387a2571b514f">04201</a> <span class="preprocessor">#define  SDIO_CLKCR_CLKEN                    ((uint16_t)0x0100)            </span>
<a name="l04202"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafbb618f32aef2970fd8b8b285f7b4118">04202</a> <span class="preprocessor">#define  SDIO_CLKCR_PWRSAV                   ((uint16_t)0x0200)            </span>
<a name="l04203"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1f362c1d228156c50639d79b9be99c9b">04203</a> <span class="preprocessor">#define  SDIO_CLKCR_BYPASS                   ((uint16_t)0x0400)            </span>
<a name="l04205"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae9d57d7917c39bdc5309506e8c28b7d7">04205</a> <span class="preprocessor">#define  SDIO_CLKCR_WIDBUS                   ((uint16_t)0x1800)            </span>
<a name="l04206"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab532dbf366c3fb731488017b0a794151">04206</a> <span class="preprocessor">#define  SDIO_CLKCR_WIDBUS_0                 ((uint16_t)0x0800)            </span>
<a name="l04207"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga49f3e7998bca487f5354ef6f8dffbb21">04207</a> <span class="preprocessor">#define  SDIO_CLKCR_WIDBUS_1                 ((uint16_t)0x1000)            </span>
<a name="l04209"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad124bd76f6543497c90372e182ec48a2">04209</a> <span class="preprocessor">#define  SDIO_CLKCR_NEGEDGE                  ((uint16_t)0x2000)            </span>
<a name="l04210"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga693d7b533dd5a5a668bc13b4365b18dc">04210</a> <span class="preprocessor">#define  SDIO_CLKCR_HWFC_EN                  ((uint16_t)0x4000)            </span>
<a name="l04212"></a>04212 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SDIO_ARG register  *******************/</span>
<a name="l04213"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2d917a4fdc7442e270c2c727df78b819">04213</a> <span class="preprocessor">#define  SDIO_ARG_CMDARG                     ((uint32_t)0xFFFFFFFF)            </span>
<a name="l04215"></a>04215 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SDIO_CMD register  *******************/</span>
<a name="l04216"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf91b593b5681a68db5ff9fd11600c9c8">04216</a> <span class="preprocessor">#define  SDIO_CMD_CMDINDEX                   ((uint16_t)0x003F)            </span>
<a name="l04218"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5d617f0e08d697c3b263e6a79f417d0f">04218</a> <span class="preprocessor">#define  SDIO_CMD_WAITRESP                   ((uint16_t)0x00C0)            </span>
<a name="l04219"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae5797a389fecf611dccd483658b822fa">04219</a> <span class="preprocessor">#define  SDIO_CMD_WAITRESP_0                 ((uint16_t)0x0040)            </span>
<a name="l04220"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8f5457b48feda0056466e5c380c44373">04220</a> <span class="preprocessor">#define  SDIO_CMD_WAITRESP_1                 ((uint16_t)0x0080)            </span>
<a name="l04222"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4b037f34e297f38d56b14d46d008ef58">04222</a> <span class="preprocessor">#define  SDIO_CMD_WAITINT                    ((uint16_t)0x0100)            </span>
<a name="l04223"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf4118c9200bae6732764f6c87a0962a9">04223</a> <span class="preprocessor">#define  SDIO_CMD_WAITPEND                   ((uint16_t)0x0200)            </span>
<a name="l04224"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga982f3fd09ce7e31709e0628b1fae86b8">04224</a> <span class="preprocessor">#define  SDIO_CMD_CPSMEN                     ((uint16_t)0x0400)            </span>
<a name="l04225"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad560080c3e7ab5aeafe151dafcc64368">04225</a> <span class="preprocessor">#define  SDIO_CMD_SDIOSUSPEND                ((uint16_t)0x0800)            </span>
<a name="l04226"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga905b78ecf464857e6501ef5fd5e6ef1b">04226</a> <span class="preprocessor">#define  SDIO_CMD_ENCMDCOMPL                 ((uint16_t)0x1000)            </span>
<a name="l04227"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3a9d5b2366ec7ca38db9d6d9f0f63f81">04227</a> <span class="preprocessor">#define  SDIO_CMD_NIEN                       ((uint16_t)0x2000)            </span>
<a name="l04228"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga87422225274de986e7abe6b2a91a79c5">04228</a> <span class="preprocessor">#define  SDIO_CMD_CEATACMD                   ((uint16_t)0x4000)            </span>
<a name="l04230"></a>04230 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SDIO_RESPCMD register  *****************/</span>
<a name="l04231"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga27f9a6cbfd364bbb050b526ebc01d2d7">04231</a> <span class="preprocessor">#define  SDIO_RESPCMD_RESPCMD                ((uint8_t)0x3F)               </span>
<a name="l04233"></a>04233 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP0 register  ******************/</span>
<a name="l04234"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga56a55231f7a91cfd2cefaca0f6135cbc">04234</a> <span class="preprocessor">#define  SDIO_RESP0_CARDSTATUS0              ((uint32_t)0xFFFFFFFF)        </span>
<a name="l04236"></a>04236 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP1 register  ******************/</span>
<a name="l04237"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1d20abddfc99835a2954eda5899f6db1">04237</a> <span class="preprocessor">#define  SDIO_RESP1_CARDSTATUS1              ((uint32_t)0xFFFFFFFF)        </span>
<a name="l04239"></a>04239 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP2 register  ******************/</span>
<a name="l04240"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga31a482ff36bde1df56ab603c864c4066">04240</a> <span class="preprocessor">#define  SDIO_RESP2_CARDSTATUS2              ((uint32_t)0xFFFFFFFF)        </span>
<a name="l04242"></a>04242 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP3 register  ******************/</span>
<a name="l04243"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1075c96b5818b0500d5cce231ace89cf">04243</a> <span class="preprocessor">#define  SDIO_RESP3_CARDSTATUS3              ((uint32_t)0xFFFFFFFF)        </span>
<a name="l04245"></a>04245 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP4 register  ******************/</span>
<a name="l04246"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga407ab1e46a80426602ab36e86457da26">04246</a> <span class="preprocessor">#define  SDIO_RESP4_CARDSTATUS4              ((uint32_t)0xFFFFFFFF)        </span>
<a name="l04248"></a>04248 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DTIMER register  *****************/</span>
<a name="l04249"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga27e45eea9ce17b7251f10ea763180690">04249</a> <span class="preprocessor">#define  SDIO_DTIMER_DATATIME                ((uint32_t)0xFFFFFFFF)        </span>
<a name="l04251"></a>04251 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DLEN register  *******************/</span>
<a name="l04252"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4d3b07bca9aec8ef5456ba9b73f13adb">04252</a> <span class="preprocessor">#define  SDIO_DLEN_DATALENGTH                ((uint32_t)0x01FFFFFF)        </span>
<a name="l04254"></a>04254 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DCTRL register  ******************/</span>
<a name="l04255"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a">04255</a> <span class="preprocessor">#define  SDIO_DCTRL_DTEN                     ((uint16_t)0x0001)            </span>
<a name="l04256"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga801fe27f7175a308d56776db19776c93">04256</a> <span class="preprocessor">#define  SDIO_DCTRL_DTDIR                    ((uint16_t)0x0002)            </span>
<a name="l04257"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa90cd50ae364b992ca8ccab319eb5513">04257</a> <span class="preprocessor">#define  SDIO_DCTRL_DTMODE                   ((uint16_t)0x0004)            </span>
<a name="l04258"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga03a2148910ae02dde7e4cd63e0f5e008">04258</a> <span class="preprocessor">#define  SDIO_DCTRL_DMAEN                    ((uint16_t)0x0008)            </span>
<a name="l04260"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga948072d8a6db53d0c377944523a4b15a">04260</a> <span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE               ((uint16_t)0x00F0)            </span>
<a name="l04261"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga51e2cb99cf325bb32c8910204b1507db">04261</a> <span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_0             ((uint16_t)0x0010)            </span>
<a name="l04262"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0add3ad2b72a21e7f8d48da3ea0b3d0f">04262</a> <span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_1             ((uint16_t)0x0020)            </span>
<a name="l04263"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga93825036eceb86872e2ca179c63163ec">04263</a> <span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_2             ((uint16_t)0x0040)            </span>
<a name="l04264"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac2025aa63b595bfccc747b99caec8799">04264</a> <span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_3             ((uint16_t)0x0080)            </span>
<a name="l04266"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafe9600da3e751118d49ea14ce44e91b9">04266</a> <span class="preprocessor">#define  SDIO_DCTRL_RWSTART                  ((uint16_t)0x0100)            </span>
<a name="l04267"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3f1b5b6a32ce712fbb3767090b1b045e">04267</a> <span class="preprocessor">#define  SDIO_DCTRL_RWSTOP                   ((uint16_t)0x0200)            </span>
<a name="l04268"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4bf721a25f656b3de6fa0b0fe32edb6a">04268</a> <span class="preprocessor">#define  SDIO_DCTRL_RWMOD                    ((uint16_t)0x0400)            </span>
<a name="l04269"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa16b4c4037cf974162a591aea753fc21">04269</a> <span class="preprocessor">#define  SDIO_DCTRL_SDIOEN                   ((uint16_t)0x0800)            </span>
<a name="l04271"></a>04271 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DCOUNT register  *****************/</span>
<a name="l04272"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2f8ab9dfe9d4f809b61fa2b7826adbde">04272</a> <span class="preprocessor">#define  SDIO_DCOUNT_DATACOUNT               ((uint32_t)0x01FFFFFF)        </span>
<a name="l04274"></a>04274 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_STA register  ********************/</span>
<a name="l04275"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad6dbe59c4bdd8b9a12b092cf84a9daef">04275</a> <span class="preprocessor">#define  SDIO_STA_CCRCFAIL                   ((uint32_t)0x00000001)        </span>
<a name="l04276"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga554d1f9986bf5c715dd6f27a6493ce31">04276</a> <span class="preprocessor">#define  SDIO_STA_DCRCFAIL                   ((uint32_t)0x00000002)        </span>
<a name="l04277"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae72c4f34bb3ccffeef1d7cdcb7415bdc">04277</a> <span class="preprocessor">#define  SDIO_STA_CTIMEOUT                   ((uint32_t)0x00000004)        </span>
<a name="l04278"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8a2cad7ef3406a46ddba51f7ab5df94b">04278</a> <span class="preprocessor">#define  SDIO_STA_DTIMEOUT                   ((uint32_t)0x00000008)        </span>
<a name="l04279"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4b9dcdb8b90d8266eb0c5a2be81238aa">04279</a> <span class="preprocessor">#define  SDIO_STA_TXUNDERR                   ((uint32_t)0x00000010)        </span>
<a name="l04280"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad4b91289c9f6b773f928706ae8a5ddfc">04280</a> <span class="preprocessor">#define  SDIO_STA_RXOVERR                    ((uint32_t)0x00000020)        </span>
<a name="l04281"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga096f11117736a2252f1cd5c4cccdc6e6">04281</a> <span class="preprocessor">#define  SDIO_STA_CMDREND                    ((uint32_t)0x00000040)        </span>
<a name="l04282"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa550641dc6aa942e1b524ad0e557a284">04282</a> <span class="preprocessor">#define  SDIO_STA_CMDSENT                    ((uint32_t)0x00000080)        </span>
<a name="l04283"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafe7e354a903b957943cf5b6bed4cdf6b">04283</a> <span class="preprocessor">#define  SDIO_STA_DATAEND                    ((uint32_t)0x00000100)        </span>
<a name="l04284"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7a9ef8e72604e9997da23601a2dd84a4">04284</a> <span class="preprocessor">#define  SDIO_STA_STBITERR                   ((uint32_t)0x00000200)        </span>
<a name="l04285"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2fabf2c02cba6d4de1e90d8d1dc9793c">04285</a> <span class="preprocessor">#define  SDIO_STA_DBCKEND                    ((uint32_t)0x00000400)        </span>
<a name="l04286"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga99ccdac7a223635ee5b38a4bae8f30cc">04286</a> <span class="preprocessor">#define  SDIO_STA_CMDACT                     ((uint32_t)0x00000800)        </span>
<a name="l04287"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga908feb4957f48390bc2fc0bde47ac784">04287</a> <span class="preprocessor">#define  SDIO_STA_TXACT                      ((uint32_t)0x00001000)        </span>
<a name="l04288"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaad2f52b50765fa449dcfabc39b099796">04288</a> <span class="preprocessor">#define  SDIO_STA_RXACT                      ((uint32_t)0x00002000)        </span>
<a name="l04289"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga62b9e38be5956dde69049154facc62fd">04289</a> <span class="preprocessor">#define  SDIO_STA_TXFIFOHE                   ((uint32_t)0x00004000)        </span>
<a name="l04290"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7916c47ee972376a0eaee584133ca36d">04290</a> <span class="preprocessor">#define  SDIO_STA_RXFIFOHF                   ((uint32_t)0x00008000)        </span>
<a name="l04291"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae1497b46f9a906001dabb7d7604f6c05">04291</a> <span class="preprocessor">#define  SDIO_STA_TXFIFOF                    ((uint32_t)0x00010000)        </span>
<a name="l04292"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga85f46f873ca5fe91a1e8206d157b9446">04292</a> <span class="preprocessor">#define  SDIO_STA_RXFIFOF                    ((uint32_t)0x00020000)        </span>
<a name="l04293"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4624f95c5224c631f99571b5454acd86">04293</a> <span class="preprocessor">#define  SDIO_STA_TXFIFOE                    ((uint32_t)0x00040000)        </span>
<a name="l04294"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga44bf9f7321d65a3effd2df469a58a464">04294</a> <span class="preprocessor">#define  SDIO_STA_RXFIFOE                    ((uint32_t)0x00080000)        </span>
<a name="l04295"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga19b374518e813f7a1ac4aec3b24b7517">04295</a> <span class="preprocessor">#define  SDIO_STA_TXDAVL                     ((uint32_t)0x00100000)        </span>
<a name="l04296"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadcad9b8c0e3ccba1aa389d7713db6803">04296</a> <span class="preprocessor">#define  SDIO_STA_RXDAVL                     ((uint32_t)0x00200000)        </span>
<a name="l04297"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5df3c10c37285faedb2d853aea4e63dc">04297</a> <span class="preprocessor">#define  SDIO_STA_SDIOIT                     ((uint32_t)0x00400000)        </span>
<a name="l04298"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5d8ef3b4157374fd2b5fc8ed12b77a0c">04298</a> <span class="preprocessor">#define  SDIO_STA_CEATAEND                   ((uint32_t)0x00800000)        </span>
<a name="l04300"></a>04300 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SDIO_ICR register  *******************/</span>
<a name="l04301"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga44708c45f675cf065f1c7fc9311d6e43">04301</a> <span class="preprocessor">#define  SDIO_ICR_CCRCFAILC                  ((uint32_t)0x00000001)        </span>
<a name="l04302"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2cb6cde5f88a5d2b635a830dd401c4e0">04302</a> <span class="preprocessor">#define  SDIO_ICR_DCRCFAILC                  ((uint32_t)0x00000002)        </span>
<a name="l04303"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac4d128bee8a97ae9971d42f844d2e297">04303</a> <span class="preprocessor">#define  SDIO_ICR_CTIMEOUTC                  ((uint32_t)0x00000004)        </span>
<a name="l04304"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadcb64d3d07a5841ee9f18ff6bc75350b">04304</a> <span class="preprocessor">#define  SDIO_ICR_DTIMEOUTC                  ((uint32_t)0x00000008)        </span>
<a name="l04305"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9628d77973f35d628924172831b029f8">04305</a> <span class="preprocessor">#define  SDIO_ICR_TXUNDERRC                  ((uint32_t)0x00000010)        </span>
<a name="l04306"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2513d040c7695b152b0b423ad6f5c81e">04306</a> <span class="preprocessor">#define  SDIO_ICR_RXOVERRC                   ((uint32_t)0x00000020)        </span>
<a name="l04307"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8fb5c67aef48d5ee27b60107d938a58f">04307</a> <span class="preprocessor">#define  SDIO_ICR_CMDRENDC                   ((uint32_t)0x00000040)        </span>
<a name="l04308"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa27fe45ef7461caf704186630b26a196">04308</a> <span class="preprocessor">#define  SDIO_ICR_CMDSENTC                   ((uint32_t)0x00000080)        </span>
<a name="l04309"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga527e1f9cd295845d5be9975cf26bae7e">04309</a> <span class="preprocessor">#define  SDIO_ICR_DATAENDC                   ((uint32_t)0x00000100)        </span>
<a name="l04310"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae614b5ab8a8aecbc3c1ce74645cdc28c">04310</a> <span class="preprocessor">#define  SDIO_ICR_STBITERRC                  ((uint32_t)0x00000200)        </span>
<a name="l04311"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadc5518c07e39dc1f91603737d1a7180b">04311</a> <span class="preprocessor">#define  SDIO_ICR_DBCKENDC                   ((uint32_t)0x00000400)        </span>
<a name="l04312"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2990db729fb017dfd659dc6cf8823761">04312</a> <span class="preprocessor">#define  SDIO_ICR_SDIOITC                    ((uint32_t)0x00400000)        </span>
<a name="l04313"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6f1cebd40fd1eafb59635b284c5a3f34">04313</a> <span class="preprocessor">#define  SDIO_ICR_CEATAENDC                  ((uint32_t)0x00800000)        </span>
<a name="l04315"></a>04315 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_MASK register  *******************/</span>
<a name="l04316"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5e24d12a6c9af91337cb391d3ba698f3">04316</a> <span class="preprocessor">#define  SDIO_MASK_CCRCFAILIE                ((uint32_t)0x00000001)        </span>
<a name="l04317"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5e2e106a1f7792f054c6cc1f60906a09">04317</a> <span class="preprocessor">#define  SDIO_MASK_DCRCFAILIE                ((uint32_t)0x00000002)        </span>
<a name="l04318"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga23f5a8c06e289522af0a679b08bdb014">04318</a> <span class="preprocessor">#define  SDIO_MASK_CTIMEOUTIE                ((uint32_t)0x00000004)        </span>
<a name="l04319"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7b4cc63338fe72abd76e5b399c47379b">04319</a> <span class="preprocessor">#define  SDIO_MASK_DTIMEOUTIE                ((uint32_t)0x00000008)        </span>
<a name="l04320"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1e02e525dc6ca1bb294b174e7391753d">04320</a> <span class="preprocessor">#define  SDIO_MASK_TXUNDERRIE                ((uint32_t)0x00000010)        </span>
<a name="l04321"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga39f494cf2a6af6ced9eaeac751ea81e4">04321</a> <span class="preprocessor">#define  SDIO_MASK_RXOVERRIE                 ((uint32_t)0x00000020)        </span>
<a name="l04322"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5fdedfc60a2019ff5f64533fcdd0c3f1">04322</a> <span class="preprocessor">#define  SDIO_MASK_CMDRENDIE                 ((uint32_t)0x00000040)        </span>
<a name="l04323"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0d541aea02974c03bd8a8426125c35ff">04323</a> <span class="preprocessor">#define  SDIO_MASK_CMDSENTIE                 ((uint32_t)0x00000080)        </span>
<a name="l04324"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae6398bd3e8312eea3b986ab59b80b466">04324</a> <span class="preprocessor">#define  SDIO_MASK_DATAENDIE                 ((uint32_t)0x00000100)        </span>
<a name="l04325"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4194bed51eb4a951a58a5d4062ba978f">04325</a> <span class="preprocessor">#define  SDIO_MASK_STBITERRIE                ((uint32_t)0x00000200)        </span>
<a name="l04326"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga947e5da36c9eeca0b48f3356067dff00">04326</a> <span class="preprocessor">#define  SDIO_MASK_DBCKENDIE                 ((uint32_t)0x00000400)        </span>
<a name="l04327"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad63b504f02ea0b1e5ec48962799fde88">04327</a> <span class="preprocessor">#define  SDIO_MASK_CMDACTIE                  ((uint32_t)0x00000800)        </span>
<a name="l04328"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9bbfbc3f69ab77171eb1a0058783b1e0">04328</a> <span class="preprocessor">#define  SDIO_MASK_TXACTIE                   ((uint32_t)0x00001000)        </span>
<a name="l04329"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9768c39a5d9d3c5519eb522c62a75eae">04329</a> <span class="preprocessor">#define  SDIO_MASK_RXACTIE                   ((uint32_t)0x00002000)        </span>
<a name="l04330"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad9cf28de8489fee023ea353df0e13fa7">04330</a> <span class="preprocessor">#define  SDIO_MASK_TXFIFOHEIE                ((uint32_t)0x00004000)        </span>
<a name="l04331"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga04d50028fc671494508aecb04e727102">04331</a> <span class="preprocessor">#define  SDIO_MASK_RXFIFOHFIE                ((uint32_t)0x00008000)        </span>
<a name="l04332"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga03a602b975ce16ef03083947aded0172">04332</a> <span class="preprocessor">#define  SDIO_MASK_TXFIFOFIE                 ((uint32_t)0x00010000)        </span>
<a name="l04333"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf18c4bdf8fa4ee85596a89de00158fbb">04333</a> <span class="preprocessor">#define  SDIO_MASK_RXFIFOFIE                 ((uint32_t)0x00020000)        </span>
<a name="l04334"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga11e1d67150fad62dc1ca7783f3a19372">04334</a> <span class="preprocessor">#define  SDIO_MASK_TXFIFOEIE                 ((uint32_t)0x00040000)        </span>
<a name="l04335"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadbc23fa1c153a9e5216baeef7922e412">04335</a> <span class="preprocessor">#define  SDIO_MASK_RXFIFOEIE                 ((uint32_t)0x00080000)        </span>
<a name="l04336"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9a1988093a6df087ebb8ff41a51962da">04336</a> <span class="preprocessor">#define  SDIO_MASK_TXDAVLIE                  ((uint32_t)0x00100000)        </span>
<a name="l04337"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafa9da7d15902e6f94b79968a07250696">04337</a> <span class="preprocessor">#define  SDIO_MASK_RXDAVLIE                  ((uint32_t)0x00200000)        </span>
<a name="l04338"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad73b7c7d480d2d71613995cfecc59138">04338</a> <span class="preprocessor">#define  SDIO_MASK_SDIOITIE                  ((uint32_t)0x00400000)        </span>
<a name="l04339"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0a19dd3039888ebdc40b2406be400749">04339</a> <span class="preprocessor">#define  SDIO_MASK_CEATAENDIE                ((uint32_t)0x00800000)        </span>
<a name="l04341"></a>04341 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SDIO_FIFOCNT register  *****************/</span>
<a name="l04342"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa45f5e0a2be89267f79cad57f456f0a2">04342</a> <span class="preprocessor">#define  SDIO_FIFOCNT_FIFOCOUNT              ((uint32_t)0x00FFFFFF)        </span>
<a name="l04344"></a>04344 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_FIFO register  *******************/</span>
<a name="l04345"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5fc0d1e12c55398e2881fe917672da25">04345</a> <span class="preprocessor">#define  SDIO_FIFO_FIFODATA                  ((uint32_t)0xFFFFFFFF)        </span>
<a name="l04347"></a>04347 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l04348"></a>04348 <span class="comment">/*                                                                            */</span>
<a name="l04349"></a>04349 <span class="comment">/*                     Serial Peripheral Interface (SPI)                      */</span>
<a name="l04350"></a>04350 <span class="comment">/*                                                                            */</span>
<a name="l04351"></a>04351 <span class="comment">/******************************************************************************/</span>
<a name="l04352"></a>04352 
<a name="l04353"></a>04353 <span class="comment">/*******************  Bit definition for SPI_CR1 register  ********************/</span>
<a name="l04354"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3">04354</a> <span class="preprocessor">#define  SPI_CR1_CPHA                        ((uint16_t)0x0001)            </span>
<a name="l04355"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124">04355</a> <span class="preprocessor">#define  SPI_CR1_CPOL                        ((uint16_t)0x0002)            </span>
<a name="l04356"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">04356</a> <span class="preprocessor">#define  SPI_CR1_MSTR                        ((uint16_t)0x0004)            </span>
<a name="l04358"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936">04358</a> <span class="preprocessor">#define  SPI_CR1_BR                          ((uint16_t)0x0038)            </span>
<a name="l04359"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">04359</a> <span class="preprocessor">#define  SPI_CR1_BR_0                        ((uint16_t)0x0008)            </span>
<a name="l04360"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">04360</a> <span class="preprocessor">#define  SPI_CR1_BR_1                        ((uint16_t)0x0010)            </span>
<a name="l04361"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">04361</a> <span class="preprocessor">#define  SPI_CR1_BR_2                        ((uint16_t)0x0020)            </span>
<a name="l04363"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">04363</a> <span class="preprocessor">#define  SPI_CR1_SPE                         ((uint16_t)0x0040)            </span>
<a name="l04364"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">04364</a> <span class="preprocessor">#define  SPI_CR1_LSBFIRST                    ((uint16_t)0x0080)            </span>
<a name="l04365"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e">04365</a> <span class="preprocessor">#define  SPI_CR1_SSI                         ((uint16_t)0x0100)            </span>
<a name="l04366"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">04366</a> <span class="preprocessor">#define  SPI_CR1_SSM                         ((uint16_t)0x0200)            </span>
<a name="l04367"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883">04367</a> <span class="preprocessor">#define  SPI_CR1_RXONLY                      ((uint16_t)0x0400)            </span>
<a name="l04368"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd">04368</a> <span class="preprocessor">#define  SPI_CR1_DFF                         ((uint16_t)0x0800)            </span>
<a name="l04369"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250">04369</a> <span class="preprocessor">#define  SPI_CR1_CRCNEXT                     ((uint16_t)0x1000)            </span>
<a name="l04370"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">04370</a> <span class="preprocessor">#define  SPI_CR1_CRCEN                       ((uint16_t)0x2000)            </span>
<a name="l04371"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f">04371</a> <span class="preprocessor">#define  SPI_CR1_BIDIOE                      ((uint16_t)0x4000)            </span>
<a name="l04372"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">04372</a> <span class="preprocessor">#define  SPI_CR1_BIDIMODE                    ((uint16_t)0x8000)            </span>
<a name="l04374"></a>04374 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CR2 register  ********************/</span>
<a name="l04375"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">04375</a> <span class="preprocessor">#define  SPI_CR2_RXDMAEN                     ((uint8_t)0x01)               </span>
<a name="l04376"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">04376</a> <span class="preprocessor">#define  SPI_CR2_TXDMAEN                     ((uint8_t)0x02)               </span>
<a name="l04377"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">04377</a> <span class="preprocessor">#define  SPI_CR2_SSOE                        ((uint8_t)0x04)               </span>
<a name="l04378"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2">04378</a> <span class="preprocessor">#define  SPI_CR2_FRF                         ((uint8_t)0x08)               </span>
<a name="l04379"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">04379</a> <span class="preprocessor">#define  SPI_CR2_ERRIE                       ((uint8_t)0x20)               </span>
<a name="l04380"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">04380</a> <span class="preprocessor">#define  SPI_CR2_RXNEIE                      ((uint8_t)0x40)               </span>
<a name="l04381"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">04381</a> <span class="preprocessor">#define  SPI_CR2_TXEIE                       ((uint8_t)0x80)               </span>
<a name="l04383"></a>04383 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_SR register  ********************/</span>
<a name="l04384"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48">04384</a> <span class="preprocessor">#define  SPI_SR_RXNE                         ((uint8_t)0x01)               </span>
<a name="l04385"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">04385</a> <span class="preprocessor">#define  SPI_SR_TXE                          ((uint8_t)0x02)               </span>
<a name="l04386"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de">04386</a> <span class="preprocessor">#define  SPI_SR_CHSIDE                       ((uint8_t)0x04)               </span>
<a name="l04387"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6">04387</a> <span class="preprocessor">#define  SPI_SR_UDR                          ((uint8_t)0x08)               </span>
<a name="l04388"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b">04388</a> <span class="preprocessor">#define  SPI_SR_CRCERR                       ((uint8_t)0x10)               </span>
<a name="l04389"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf">04389</a> <span class="preprocessor">#define  SPI_SR_MODF                         ((uint8_t)0x20)               </span>
<a name="l04390"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232">04390</a> <span class="preprocessor">#define  SPI_SR_OVR                          ((uint8_t)0x40)               </span>
<a name="l04391"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf">04391</a> <span class="preprocessor">#define  SPI_SR_BSY                          ((uint8_t)0x80)               </span>
<a name="l04393"></a>04393 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_DR register  ********************/</span>
<a name="l04394"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad">04394</a> <span class="preprocessor">#define  SPI_DR_DR                           ((uint16_t)0xFFFF)            </span>
<a name="l04396"></a>04396 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CRCPR register  ******************/</span>
<a name="l04397"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247">04397</a> <span class="preprocessor">#define  SPI_CRCPR_CRCPOLY                   ((uint16_t)0xFFFF)            </span>
<a name="l04399"></a>04399 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_RXCRCR register  ******************/</span>
<a name="l04400"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181">04400</a> <span class="preprocessor">#define  SPI_RXCRCR_RXCRC                    ((uint16_t)0xFFFF)            </span>
<a name="l04402"></a>04402 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_TXCRCR register  ******************/</span>
<a name="l04403"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09">04403</a> <span class="preprocessor">#define  SPI_TXCRCR_TXCRC                    ((uint16_t)0xFFFF)            </span>
<a name="l04405"></a>04405 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_I2SCFGR register  *****************/</span>
<a name="l04406"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f">04406</a> <span class="preprocessor">#define  SPI_I2SCFGR_CHLEN                   ((uint16_t)0x0001)            </span>
<a name="l04408"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae">04408</a> <span class="preprocessor">#define  SPI_I2SCFGR_DATLEN                  ((uint16_t)0x0006)            </span>
<a name="l04409"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa">04409</a> <span class="preprocessor">#define  SPI_I2SCFGR_DATLEN_0                ((uint16_t)0x0002)            </span>
<a name="l04410"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412">04410</a> <span class="preprocessor">#define  SPI_I2SCFGR_DATLEN_1                ((uint16_t)0x0004)            </span>
<a name="l04412"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f">04412</a> <span class="preprocessor">#define  SPI_I2SCFGR_CKPOL                   ((uint16_t)0x0008)            </span>
<a name="l04414"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f">04414</a> <span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD                  ((uint16_t)0x0030)            </span>
<a name="l04415"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8">04415</a> <span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD_0                ((uint16_t)0x0010)            </span>
<a name="l04416"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a">04416</a> <span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD_1                ((uint16_t)0x0020)            </span>
<a name="l04418"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b">04418</a> <span class="preprocessor">#define  SPI_I2SCFGR_PCMSYNC                 ((uint16_t)0x0080)            </span>
<a name="l04420"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68">04420</a> <span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG                  ((uint16_t)0x0300)            </span>
<a name="l04421"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e">04421</a> <span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG_0                ((uint16_t)0x0100)            </span>
<a name="l04422"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352">04422</a> <span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG_1                ((uint16_t)0x0200)            </span>
<a name="l04424"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3">04424</a> <span class="preprocessor">#define  SPI_I2SCFGR_I2SE                    ((uint16_t)0x0400)            </span>
<a name="l04425"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701">04425</a> <span class="preprocessor">#define  SPI_I2SCFGR_I2SMOD                  ((uint16_t)0x0800)            </span>
<a name="l04427"></a>04427 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_I2SPR register  *******************/</span>
<a name="l04428"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543">04428</a> <span class="preprocessor">#define  SPI_I2SPR_I2SDIV                    ((uint16_t)0x00FF)            </span>
<a name="l04429"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a">04429</a> <span class="preprocessor">#define  SPI_I2SPR_ODD                       ((uint16_t)0x0100)            </span>
<a name="l04430"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0">04430</a> <span class="preprocessor">#define  SPI_I2SPR_MCKOE                     ((uint16_t)0x0200)            </span>
<a name="l04432"></a>04432 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l04433"></a>04433 <span class="comment">/*                                                                            */</span>
<a name="l04434"></a>04434 <span class="comment">/*                       System Configuration (SYSCFG)                        */</span>
<a name="l04435"></a>04435 <span class="comment">/*                                                                            */</span>
<a name="l04436"></a>04436 <span class="comment">/******************************************************************************/</span>
<a name="l04437"></a>04437 <span class="comment">/*****************  Bit definition for SYSCFG_MEMRMP register  ****************/</span>
<a name="l04438"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3c05039ec67573c00da29f58b914f258">04438</a> <span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE          ((uint32_t)0x00000003) </span>
<a name="l04439"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga30d5f406535f94faea2e7f924d50201b">04439</a> <span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_0        ((uint32_t)0x00000001) </span>
<a name="l04440"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab5d76e8b4d801b35c31ef352b33407be">04440</a> <span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_1        ((uint32_t)0x00000002) </span>
<a name="l04441"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga38d77b745bf303f4f353c7029591102b">04441</a> <span class="preprocessor">#define SYSCFG_MEMRMP_BOOT_MODE         ((uint32_t)0x00000300) </span>
<a name="l04442"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab3aac746e615c3eb9681d6561ca8b1d2">04442</a> <span class="preprocessor">#define SYSCFG_MEMRMP_BOOT_MODE_0       ((uint32_t)0x00000100) </span>
<a name="l04443"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafa10e1a3a5f7c6fd4a6f53c3c9b38945">04443</a> <span class="preprocessor">#define SYSCFG_MEMRMP_BOOT_MODE_1       ((uint32_t)0x00000200) </span>
<a name="l04445"></a>04445 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_PMC register  *******************/</span>
<a name="l04446"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeacd458ca5466228f2f21c66253a9f5e">04446</a> <span class="preprocessor">#define SYSCFG_PMC_USB_PU               ((uint32_t)0x00000001) </span>
<a name="l04448"></a>04448 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR1 register  ***************/</span>
<a name="l04449"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884">04449</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0            ((uint16_t)0x000F) </span>
<a name="l04450"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d">04450</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1            ((uint16_t)0x00F0) </span>
<a name="l04451"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6d0a0a6b8223777937d8c9012658d6cd">04451</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2            ((uint16_t)0x0F00) </span>
<a name="l04452"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac3bf2306f79ebb709da5ecf83e59ded4">04452</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3            ((uint16_t)0xF000) </span>
<a name="l04457"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1">04457</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PA         ((uint16_t)0x0000) </span>
<a name="l04458"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf43c9ef6b61e39655cbe969967c79a69">04458</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PB         ((uint16_t)0x0001) </span>
<a name="l04459"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga861a4d7b48ffd93997267baaad12fd51">04459</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PC         ((uint16_t)0x0002) </span>
<a name="l04460"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf6439042c8cd14f99fe3813cff47c0ee">04460</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PD         ((uint16_t)0x0003) </span>
<a name="l04461"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacb087e2ded8ac927ee9e1fc0234bfdef">04461</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PE         ((uint16_t)0x0004) </span>
<a name="l04462"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga766d0bf3501e207b0baa066cf756688f">04462</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PH         ((uint16_t)0x0005) </span>
<a name="l04463"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa897f1ac8311e57339eaf7813239eaf4">04463</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PF         ((uint16_t)0x0006) </span>
<a name="l04464"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga98b2d929e79e5cc2ee7961a75a0ab094">04464</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PG         ((uint16_t)0x0007) </span>
<a name="l04469"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d">04469</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PA         ((uint16_t)0x0000) </span>
<a name="l04470"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga19a11fce288d19546c76257483e0dcb6">04470</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PB         ((uint16_t)0x0010) </span>
<a name="l04471"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae45a8c814b13fa19f157364dc715c08a">04471</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PC         ((uint16_t)0x0020) </span>
<a name="l04472"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga93cb136eaf357affc4a28a8d423cabbb">04472</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PD         ((uint16_t)0x0030) </span>
<a name="l04473"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8f5c3d1e914af78112179a13e9c736d6">04473</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PE         ((uint16_t)0x0040) </span>
<a name="l04474"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0ac69d7f391e837d8e8adce27704d87d">04474</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PH         ((uint16_t)0x0050) </span>
<a name="l04475"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga43ea410456aa31dfe6ec4889de62428b">04475</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PF         ((uint16_t)0x0060) </span>
<a name="l04476"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf9118efcafa89eeada012ff5ab98387d">04476</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PG         ((uint16_t)0x0070) </span>
<a name="l04481"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1">04481</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PA         ((uint16_t)0x0000) </span>
<a name="l04482"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8cd240d61fd8a9666621f0dee07a08e5">04482</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PB         ((uint16_t)0x0100) </span>
<a name="l04483"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga03ce7faaf56aa9efcc74af65619e275e">04483</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PC         ((uint16_t)0x0200) </span>
<a name="l04484"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafc35fcdcc89b487fab2901e1f5a7f41b">04484</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PD         ((uint16_t)0x0300) </span>
<a name="l04485"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac3f2b7465d81745f7a772e7689a29618">04485</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PE         ((uint16_t)0x0400) </span>
<a name="l04486"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gada5ffab92c39cbfc695ce57a4e6177e5">04486</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PH         ((uint16_t)0x0500) </span>
<a name="l04487"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab538769f1da056b3f57fb984adeef252">04487</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PF         ((uint16_t)0x0600) </span>
<a name="l04488"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabe4f5fa56e98b42b64e894f7a9216e05">04488</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PG         ((uint16_t)0x0700) </span>
<a name="l04493"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0">04493</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PA         ((uint16_t)0x0000) </span>
<a name="l04494"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga652183838bb096717551bf8a1917c257">04494</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PB         ((uint16_t)0x1000) </span>
<a name="l04495"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929">04495</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PC         ((uint16_t)0x2000) </span>
<a name="l04496"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga205440ffa174509d57c2b6a1814f8202">04496</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PD         ((uint16_t)0x3000) </span>
<a name="l04497"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab2b33beb6294fd7a257f0f3a36e0dcda">04497</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PE         ((uint16_t)0x4000) </span>
<a name="l04498"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga40240ee616b6e06ecd8dabe9d8e56e71">04498</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PF         ((uint16_t)0x3000) </span>
<a name="l04499"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaa73420dbafb7f20f16c350a12b0a0f5">04499</a> <span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PG         ((uint16_t)0x4000) </span>
<a name="l04501"></a>04501 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR2 register  *****************/</span>
<a name="l04502"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad2a57b4872977812e60d521268190e1e">04502</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4            ((uint16_t)0x000F) </span>
<a name="l04503"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6682a1b97b04c5c33085ffd2827ccd17">04503</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5            ((uint16_t)0x00F0) </span>
<a name="l04504"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b">04504</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6            ((uint16_t)0x0F00) </span>
<a name="l04505"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga638ea3bb014752813d064d37b3388950">04505</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7            ((uint16_t)0xF000) </span>
<a name="l04510"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889">04510</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PA         ((uint16_t)0x0000) </span>
<a name="l04511"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga917aeb0df688d6b34785085fc85d9e47">04511</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PB         ((uint16_t)0x0001) </span>
<a name="l04512"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga14ac312beeb19d3bb34a552546477613">04512</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PC         ((uint16_t)0x0002) </span>
<a name="l04513"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaec62164e18d1b525e8272169b1efe642">04513</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PD         ((uint16_t)0x0003) </span>
<a name="l04514"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac1d2292b6a856a8a71d82f595b580b9b">04514</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PE         ((uint16_t)0x0004) </span>
<a name="l04515"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0adc3c72bddc65977e3ef56df74ed40e">04515</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PF         ((uint16_t)0x0006) </span>
<a name="l04516"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad5aad8ed8589e28677332ea0b200617b">04516</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PG         ((uint16_t)0x0007) </span>
<a name="l04521"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794">04521</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PA         ((uint16_t)0x0000) </span>
<a name="l04522"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga90a3f610234dfa13f56e72c76a12be74">04522</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PB         ((uint16_t)0x0010) </span>
<a name="l04523"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046">04523</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PC         ((uint16_t)0x0020) </span>
<a name="l04524"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0eea392f1530c7cb794a63d04e268a70">04524</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PD         ((uint16_t)0x0030) </span>
<a name="l04525"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8a4e6644d0144bfb0f913cf20eaf2f8e">04525</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PE         ((uint16_t)0x0040) </span>
<a name="l04526"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga740e27c5bead2c914a134ac4ed4d05b3">04526</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PF         ((uint16_t)0x0060) </span>
<a name="l04527"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7d78839e577ab90090abcdcff88e18c8">04527</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PG         ((uint16_t)0x0070) </span>
<a name="l04532"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9">04532</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PA         ((uint16_t)0x0000) </span>
<a name="l04533"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70">04533</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PB         ((uint16_t)0x0100) </span>
<a name="l04534"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga53d8745705d5eb84c70a8554f61d59ac">04534</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PC         ((uint16_t)0x0200) </span>
<a name="l04535"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga26c97cdece451441e49120e754020cdc">04535</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PD         ((uint16_t)0x0300) </span>
<a name="l04536"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga804218f2dd83c72e672143ec4f283ad3">04536</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PE         ((uint16_t)0x0400) </span>
<a name="l04537"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0d36de53e52c8a4c7991513fec326df6">04537</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PF         ((uint16_t)0x0600) </span>
<a name="l04538"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga278997204184bfe7c951c1da327e6fb5">04538</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PG         ((uint16_t)0x0700) </span>
<a name="l04543"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a">04543</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PA         ((uint16_t)0x0000) </span>
<a name="l04544"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab18d324986b18858f901febbcc2a57b7">04544</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PB         ((uint16_t)0x1000) </span>
<a name="l04545"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae9f53618d9cf13af2b2ecf191da8595a">04545</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PC         ((uint16_t)0x2000) </span>
<a name="l04546"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae38aa3b76227bb8e9d8cedc31c023f63">04546</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PD         ((uint16_t)0x3000) </span>
<a name="l04547"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga90d097c1b5cbb62dc86327604907dcd4">04547</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PE         ((uint16_t)0x4000) </span>
<a name="l04548"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaf2c3a661be3569fffe11515e37de1e4">04548</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PF         ((uint16_t)0x6000) </span>
<a name="l04549"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga987bc0488e57b14b0a98e4952df2b539">04549</a> <span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PG         ((uint16_t)0x7000) </span>
<a name="l04551"></a>04551 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR3 register  *****************/</span>
<a name="l04552"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf2a656b18cc728e38acb72cf8d7e7935">04552</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8            ((uint16_t)0x000F) </span>
<a name="l04553"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga002462e4c233adc6dd502de726994575">04553</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9            ((uint16_t)0x00F0) </span>
<a name="l04554"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8fc06b17c3b3d393b749bf9924a43a80">04554</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10           ((uint16_t)0x0F00) </span>
<a name="l04555"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa66cc9a579696c8f5c41f5f138ee1e67">04555</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11           ((uint16_t)0xF000) </span>
<a name="l04560"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10">04560</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PA         ((uint16_t)0x0000) </span>
<a name="l04561"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5">04561</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PB         ((uint16_t)0x0001) </span>
<a name="l04562"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaba0d34ff57632d7753981404cef548e2">04562</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PC         ((uint16_t)0x0002) </span>
<a name="l04563"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa15260ba354dee354f0a71e7913009c3">04563</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PD         ((uint16_t)0x0003) </span>
<a name="l04564"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga185287204b8cead31d3760f65c5ca19d">04564</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PE         ((uint16_t)0x0004) </span>
<a name="l04565"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga425e41001af4b205b8fbfba723572a81">04565</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PF         ((uint16_t)0x0006) </span>
<a name="l04566"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2ecc7a12103b805da045093eb626614d">04566</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PG         ((uint16_t)0x0007) </span>
<a name="l04571"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4">04571</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PA         ((uint16_t)0x0000) </span>
<a name="l04572"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa9271cbc1ed09774a5fef4b379cab260">04572</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PB         ((uint16_t)0x0010) </span>
<a name="l04573"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1cc355176941881870c620c0837cab48">04573</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PC         ((uint16_t)0x0020) </span>
<a name="l04574"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga75af3c7a94cfc78361c94b054f9fe064">04574</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PD         ((uint16_t)0x0030) </span>
<a name="l04575"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafce176ef4b389251dadb98d9f59f8fe6">04575</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PE         ((uint16_t)0x0040) </span>
<a name="l04576"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga76ef2422b4d021d0cc038cb6325ed311">04576</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PF         ((uint16_t)0x0060) </span>
<a name="l04577"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae1b37bf746ccfe0750aebd28cfa52a0c">04577</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PG         ((uint16_t)0x0070) </span>
<a name="l04582"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee">04582</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PA        ((uint16_t)0x0000) </span>
<a name="l04583"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab8d9aec4349bf38a4a9753b267b7de7e">04583</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PB        ((uint16_t)0x0100) </span>
<a name="l04584"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga62d2b81d49e30ab4fe96572be5da8484">04584</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PC        ((uint16_t)0x0200) </span>
<a name="l04585"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaab3553c540cd836d465824939c2e3b79">04585</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PD        ((uint16_t)0x0300) </span>
<a name="l04586"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabde568ef1c8f4bfaf18954e8ee0716a9">04586</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PE        ((uint16_t)0x0400) </span>
<a name="l04587"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga09ed841a11367cda67c7a416ed6d9b99">04587</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PF        ((uint16_t)0x0600) </span>
<a name="l04588"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6dff840a6986b440e7633a3671ce57cc">04588</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PG        ((uint16_t)0x0700) </span>
<a name="l04593"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366">04593</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PA        ((uint16_t)0x0000) </span>
<a name="l04594"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8">04594</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PB        ((uint16_t)0x1000) </span>
<a name="l04595"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5">04595</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PC        ((uint16_t)0x2000) </span>
<a name="l04596"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6a69d636cda0352da0982c54f582787d">04596</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PD        ((uint16_t)0x3000) </span>
<a name="l04597"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga44affe06868a0490f8d0cbbba51ff412">04597</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PE        ((uint16_t)0x4000) </span>
<a name="l04598"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga66fb050835077047b576b3a510700d64">04598</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PF        ((uint16_t)0x6000) </span>
<a name="l04599"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf7b66390eeb4a8d50ebb7e87e2f281b3">04599</a> <span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PG        ((uint16_t)0x7000) </span>
<a name="l04601"></a>04601 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR4 register  *****************/</span>
<a name="l04602"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1">04602</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12           ((uint16_t)0x000F) </span>
<a name="l04603"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7f04cda5bfe876431d5ad864302d7fa1">04603</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13           ((uint16_t)0x00F0) </span>
<a name="l04604"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabde06df3ec6e357374820a5a615991aa">04604</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14           ((uint16_t)0x0F00) </span>
<a name="l04605"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabd325c27cff1ae3de773d5e205a33f4e">04605</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15           ((uint16_t)0xF000) </span>
<a name="l04610"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0">04610</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PA        ((uint16_t)0x0000) </span>
<a name="l04611"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad8b00a462533a83c75c588340a2fa710">04611</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PB        ((uint16_t)0x0001) </span>
<a name="l04612"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4d27668b1fa6b1accde06aa144faa970">04612</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PC        ((uint16_t)0x0002) </span>
<a name="l04613"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa46ddd43a361d82abcb3cb7779ac74ff">04613</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PD        ((uint16_t)0x0003) </span>
<a name="l04614"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga102ee111e27fd67228c169836dd0849e">04614</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PE        ((uint16_t)0x0004) </span>
<a name="l04615"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad9785209e7e13fcf9c4f82d57bae0837">04615</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PF        ((uint16_t)0x0006) </span>
<a name="l04616"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c78af5f130089bec32d6f782288765c">04616</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PG        ((uint16_t)0x0007) </span>
<a name="l04621"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b">04621</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PA        ((uint16_t)0x0000) </span>
<a name="l04622"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff">04622</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PB        ((uint16_t)0x0010) </span>
<a name="l04623"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14">04623</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PC        ((uint16_t)0x0020) </span>
<a name="l04624"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabed530f628b3c37281f7a583af1cdb3c">04624</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PD        ((uint16_t)0x0030) </span>
<a name="l04625"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7dc5424bf39509a989464a81ec0714da">04625</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PE        ((uint16_t)0x0040) </span>
<a name="l04626"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaf4c995587d7bae6436e6793b8214627">04626</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PF        ((uint16_t)0x0060) </span>
<a name="l04627"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4dedb6adbf49c40e5a15ad2afc471155">04627</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PG        ((uint16_t)0x0070) </span>
<a name="l04632"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9">04632</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PA        ((uint16_t)0x0000) </span>
<a name="l04633"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617">04633</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PB        ((uint16_t)0x0100) </span>
<a name="l04634"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8ca668cdd447acb1740566f46de5eb19">04634</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PC        ((uint16_t)0x0200) </span>
<a name="l04635"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2f20b2bfa9dc8b57a987c127c6dfa6fe">04635</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PD        ((uint16_t)0x0300) </span>
<a name="l04636"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4c13c49f6d93865ba05361cd86fddabf">04636</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PE        ((uint16_t)0x0400) </span>
<a name="l04637"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9df1ee6f60db93301acaa9220a591da9">04637</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PF        ((uint16_t)0x0600) </span>
<a name="l04638"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae8ae4d091bb2c7148188ef430734020a">04638</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PG        ((uint16_t)0x0700) </span>
<a name="l04643"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2">04643</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PA        ((uint16_t)0x0000) </span>
<a name="l04644"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09">04644</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PB        ((uint16_t)0x1000) </span>
<a name="l04645"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga49778592caef3a176ee82c9b83e25148">04645</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PC        ((uint16_t)0x2000) </span>
<a name="l04646"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac23e07d92a68cf7f8c3e58b479638885">04646</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PD        ((uint16_t)0x3000) </span>
<a name="l04647"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaefd64bc0ea005d03068f2e9b8f425944">04647</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PE        ((uint16_t)0x4000) </span>
<a name="l04648"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5e88d51ebabe9f70e5b7c2ad60899d54">04648</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PF        ((uint16_t)0x6000) </span>
<a name="l04649"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga51d341c45e98ccbd82bf7003bfa56e6b">04649</a> <span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PG        ((uint16_t)0x7000) </span>
<a name="l04651"></a>04651 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l04652"></a>04652 <span class="comment">/*                                                                            */</span>
<a name="l04653"></a>04653 <span class="comment">/*                       Routing Interface (RI)                               */</span>
<a name="l04654"></a>04654 <span class="comment">/*                                                                            */</span>
<a name="l04655"></a>04655 <span class="comment">/******************************************************************************/</span>
<a name="l04656"></a>04656 
<a name="l04657"></a>04657 <span class="comment">/********************  Bit definition for RI_ICR register  ********************/</span>
<a name="l04658"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8c4ed51eda0dbe6e489ba45e15fcdac7">04658</a> <span class="preprocessor">#define  RI_ICR_IC1Z                    ((uint32_t)0x0000000F) </span>
<a name="l04659"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3fc7e84a9bb47672a7532a4dcf6a9c50">04659</a> <span class="preprocessor">#define  RI_ICR_IC1Z_0                  ((uint32_t)0x00000001) </span>
<a name="l04660"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga66d91cac4331afc91f298978e8a7dd2b">04660</a> <span class="preprocessor">#define  RI_ICR_IC1Z_1                  ((uint32_t)0x00000002) </span>
<a name="l04661"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad27b39fcad1770a4d33e8f99a7b23b1f">04661</a> <span class="preprocessor">#define  RI_ICR_IC1Z_2                  ((uint32_t)0x00000004) </span>
<a name="l04662"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9fd1f2b67fd6c3b2d72e1486de9d425b">04662</a> <span class="preprocessor">#define  RI_ICR_IC1Z_3                  ((uint32_t)0x00000008) </span>
<a name="l04664"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4c9a4b7c3f5085b3be28e23c9cbaa89f">04664</a> <span class="preprocessor">#define  RI_ICR_IC2Z                    ((uint32_t)0x000000F0) </span>
<a name="l04665"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaec81a7255893ee36f4487275a8c9140b">04665</a> <span class="preprocessor">#define  RI_ICR_IC2Z_0                  ((uint32_t)0x00000010) </span>
<a name="l04666"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6e9edba4778ad3bf04ad3ff8457b2af2">04666</a> <span class="preprocessor">#define  RI_ICR_IC2Z_1                  ((uint32_t)0x00000020) </span>
<a name="l04667"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4e479532bf0094e3f436be072494a2a8">04667</a> <span class="preprocessor">#define  RI_ICR_IC2Z_2                  ((uint32_t)0x00000040) </span>
<a name="l04668"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac1c48dea156d5696889b4ba9f82d9695">04668</a> <span class="preprocessor">#define  RI_ICR_IC2Z_3                  ((uint32_t)0x00000080) </span>
<a name="l04670"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad4f76ef9a9fb8b9cf79d42526f1f0be8">04670</a> <span class="preprocessor">#define  RI_ICR_IC3Z                    ((uint32_t)0x00000F00) </span>
<a name="l04671"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaed61348da4976d7e3cf9b70a698b9c4">04671</a> <span class="preprocessor">#define  RI_ICR_IC3Z_0                  ((uint32_t)0x00000100) </span>
<a name="l04672"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa5a5adb06fbf7a62ceebd9add536a832">04672</a> <span class="preprocessor">#define  RI_ICR_IC3Z_1                  ((uint32_t)0x00000200) </span>
<a name="l04673"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaa7133aa480ef791b6de6919c7eb5887">04673</a> <span class="preprocessor">#define  RI_ICR_IC3Z_2                  ((uint32_t)0x00000400) </span>
<a name="l04674"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac131ef535ebcd3e37a85da3c37bebfcc">04674</a> <span class="preprocessor">#define  RI_ICR_IC3Z_3                  ((uint32_t)0x00000800) </span>
<a name="l04676"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafb742e8b9ba11524fe099080d9fd7fdb">04676</a> <span class="preprocessor">#define  RI_ICR_IC4Z                    ((uint32_t)0x0000F000) </span>
<a name="l04677"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga142fb2425508dcc371893a33c14fa9d7">04677</a> <span class="preprocessor">#define  RI_ICR_IC4Z_0                  ((uint32_t)0x00001000) </span>
<a name="l04678"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8596997cebcd91b568951f6ee0ba6352">04678</a> <span class="preprocessor">#define  RI_ICR_IC4Z_1                  ((uint32_t)0x00002000) </span>
<a name="l04679"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga75687ea3d22ff8d7e5f7a27fe23d95c4">04679</a> <span class="preprocessor">#define  RI_ICR_IC4Z_2                  ((uint32_t)0x00004000) </span>
<a name="l04680"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga725d99c1c8a1a14160a7d705209eab59">04680</a> <span class="preprocessor">#define  RI_ICR_IC4Z_3                  ((uint32_t)0x00008000) </span>
<a name="l04682"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0b2db345cf0c0710bb1ef69148383eaa">04682</a> <span class="preprocessor">#define  RI_ICR_TIM                     ((uint32_t)0x00030000) </span>
<a name="l04683"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad850473c75d4ba29f970cc12688e7aca">04683</a> <span class="preprocessor">#define  RI_ICR_TIM_0                   ((uint32_t)0x00010000) </span>
<a name="l04684"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2bfcc48a0dc738636cfaab24db053e74">04684</a> <span class="preprocessor">#define  RI_ICR_TIM_1                   ((uint32_t)0x00020000) </span>
<a name="l04686"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga991a7aa3c0986605cb45831b5f16d02e">04686</a> <span class="preprocessor">#define  RI_ICR_IC1                     ((uint32_t)0x00040000) </span>
<a name="l04687"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5430845f1a57feef529bae0704c56968">04687</a> <span class="preprocessor">#define  RI_ICR_IC2                     ((uint32_t)0x00080000) </span>
<a name="l04688"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga02a8c41438b820e6909a8a44311d2d2e">04688</a> <span class="preprocessor">#define  RI_ICR_IC3                     ((uint32_t)0x00100000) </span>
<a name="l04689"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacaf8eea8686232d8e0e04d3c07526883">04689</a> <span class="preprocessor">#define  RI_ICR_IC4                     ((uint32_t)0x00200000) </span>
<a name="l04691"></a>04691 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_ASCR1 register  ********************/</span>
<a name="l04692"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga05b94fcb22e97f18851a932d73ec4fb6">04692</a> <span class="preprocessor">#define  RI_ASCR1_CH                    ((uint32_t)0x03FCFFFF) </span>
<a name="l04693"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga35c3581ed4de728efae4b8420d61b6cf">04693</a> <span class="preprocessor">#define  RI_ASCR1_CH_0                  ((uint32_t)0x00000001) </span>
<a name="l04694"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga476a30055082cb6239183609c321ed84">04694</a> <span class="preprocessor">#define  RI_ASCR1_CH_1                  ((uint32_t)0x00000002) </span>
<a name="l04695"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac3837d2221490cdbe32aa73ecccb81d6">04695</a> <span class="preprocessor">#define  RI_ASCR1_CH_2                  ((uint32_t)0x00000004) </span>
<a name="l04696"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga39a1b76b597db291f342168ca86c592a">04696</a> <span class="preprocessor">#define  RI_ASCR1_CH_3                  ((uint32_t)0x00000008) </span>
<a name="l04697"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3dec0b3bcfe7befb75a43f5573a56659">04697</a> <span class="preprocessor">#define  RI_ASCR1_CH_4                  ((uint32_t)0x00000010) </span>
<a name="l04698"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2aca78076d819d0c1d1a3cbdce680d16">04698</a> <span class="preprocessor">#define  RI_ASCR1_CH_5                  ((uint32_t)0x00000020) </span>
<a name="l04699"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5baabbaf4ba016fe7038e4e1779f56d0">04699</a> <span class="preprocessor">#define  RI_ASCR1_CH_6                  ((uint32_t)0x00000040) </span>
<a name="l04700"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafb20649c9e05d7a925346f863627bba2">04700</a> <span class="preprocessor">#define  RI_ASCR1_CH_7                  ((uint32_t)0x00000080) </span>
<a name="l04701"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga91d063f26cb508e8f8ecc6e4732410dc">04701</a> <span class="preprocessor">#define  RI_ASCR1_CH_8                  ((uint32_t)0x00000100) </span>
<a name="l04702"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0ed38883e815c56c2dfc1af1084fc04d">04702</a> <span class="preprocessor">#define  RI_ASCR1_CH_9                  ((uint32_t)0x00000200) </span>
<a name="l04703"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae3c516346dc0c53359bd91ebce3f5d4d">04703</a> <span class="preprocessor">#define  RI_ASCR1_CH_10                 ((uint32_t)0x00000400) </span>
<a name="l04704"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8db621c8a0d2fce4fbfb50ee99ae4842">04704</a> <span class="preprocessor">#define  RI_ASCR1_CH_11                 ((uint32_t)0x00000800) </span>
<a name="l04705"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3569a064eebb7148cfc450e89e637d11">04705</a> <span class="preprocessor">#define  RI_ASCR1_CH_12                 ((uint32_t)0x00001000) </span>
<a name="l04706"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaed83dec747e47af6e8731ba9a386dba1">04706</a> <span class="preprocessor">#define  RI_ASCR1_CH_13                 ((uint32_t)0x00002000) </span>
<a name="l04707"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3dd4bd779d14f04ca4f9d72dd772d0e9">04707</a> <span class="preprocessor">#define  RI_ASCR1_CH_14                 ((uint32_t)0x00004000) </span>
<a name="l04708"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7171966843026503e0319c89d95dc275">04708</a> <span class="preprocessor">#define  RI_ASCR1_CH_15                 ((uint32_t)0x00008000) </span>
<a name="l04709"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab37b233d88f4434ce1f30c8dce56c2d2">04709</a> <span class="preprocessor">#define  RI_ASCR1_CH_31                 ((uint32_t)0x00010000) </span>
<a name="l04710"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaceb195ff1c181b4cfc9586ac7c19a34d">04710</a> <span class="preprocessor">#define  RI_ASCR1_CH_18                 ((uint32_t)0x00040000) </span>
<a name="l04711"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab7ca7729b1644b9d9ace22e5815b596e">04711</a> <span class="preprocessor">#define  RI_ASCR1_CH_19                 ((uint32_t)0x00080000) </span>
<a name="l04712"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5a76688e594aebf9ead13d28a4618534">04712</a> <span class="preprocessor">#define  RI_ASCR1_CH_20                 ((uint32_t)0x00100000) </span>
<a name="l04713"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5afe98d489b31057e3013293fbb13c8d">04713</a> <span class="preprocessor">#define  RI_ASCR1_CH_21                 ((uint32_t)0x00200000) </span>
<a name="l04714"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf815cb08076563c90563eec1b746d11a">04714</a> <span class="preprocessor">#define  RI_ASCR1_CH_22                 ((uint32_t)0x00400000) </span>
<a name="l04715"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4ee58ed0f420ae3f55141b5e540d4c9d">04715</a> <span class="preprocessor">#define  RI_ASCR1_CH_23                 ((uint32_t)0x00800000) </span>
<a name="l04716"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae29aa20ea8efe6e1c21dc438cbd408d8">04716</a> <span class="preprocessor">#define  RI_ASCR1_CH_24                 ((uint32_t)0x01000000) </span>
<a name="l04717"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaabf632afea743545719609559260b308">04717</a> <span class="preprocessor">#define  RI_ASCR1_CH_25                 ((uint32_t)0x02000000) </span>
<a name="l04718"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae5638ca72d0a62251410161b71037aa7">04718</a> <span class="preprocessor">#define  RI_ASCR1_VCOMP                 ((uint32_t)0x04000000) </span>
<a name="l04719"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7dffddd190fb552db214a90c03132d03">04719</a> <span class="preprocessor">#define  RI_ASCR1_CH_27                 ((uint32_t)0x00400000) </span>
<a name="l04720"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad43c535a50ffe57ece70e3c97138fec7">04720</a> <span class="preprocessor">#define  RI_ASCR1_CH_28                 ((uint32_t)0x00800000) </span>
<a name="l04721"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaaefe723849bf88ffc4871aed375a711">04721</a> <span class="preprocessor">#define  RI_ASCR1_CH_29                 ((uint32_t)0x01000000) </span>
<a name="l04722"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf5680ce5a4a987095d840a7ac96b6599">04722</a> <span class="preprocessor">#define  RI_ASCR1_CH_30                 ((uint32_t)0x02000000) </span>
<a name="l04723"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa61a2caf9bf76335404532180c033236">04723</a> <span class="preprocessor">#define  RI_ASCR1_SCM                   ((uint32_t)0x80000000) </span>
<a name="l04725"></a>04725 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_ASCR2 register  ********************/</span>
<a name="l04726"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga107731f14487352ff843d3c1aedd4640">04726</a> <span class="preprocessor">#define  RI_ASCR2_GR10_1                ((uint32_t)0x00000001) </span>
<a name="l04727"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga66c71861e9ad11b44150b93505988b51">04727</a> <span class="preprocessor">#define  RI_ASCR2_GR10_2                ((uint32_t)0x00000002) </span>
<a name="l04728"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad915c71a6ca56cb9ed8107a4f3d55a22">04728</a> <span class="preprocessor">#define  RI_ASCR2_GR10_3                ((uint32_t)0x00000004) </span>
<a name="l04729"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga77d08e89c26c8fd3948f4b1ffc821fb3">04729</a> <span class="preprocessor">#define  RI_ASCR2_GR10_4                ((uint32_t)0x00000008) </span>
<a name="l04730"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga68a0445518cab86238c19ec70b1a7f82">04730</a> <span class="preprocessor">#define  RI_ASCR2_GR6_1                 ((uint32_t)0x00000010) </span>
<a name="l04731"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga180b56b3ecc2deff88f2428b402b5631">04731</a> <span class="preprocessor">#define  RI_ASCR2_GR6_2                 ((uint32_t)0x00000020) </span>
<a name="l04732"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga35b70043d76941e46c05ed954181de99">04732</a> <span class="preprocessor">#define  RI_ASCR2_GR5_1                 ((uint32_t)0x00000040) </span>
<a name="l04733"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga092c8873e1ccc149ac20820165afa3a6">04733</a> <span class="preprocessor">#define  RI_ASCR2_GR5_2                 ((uint32_t)0x00000080) </span>
<a name="l04734"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga662bfe4dc3f4442594e603739e2b31f3">04734</a> <span class="preprocessor">#define  RI_ASCR2_GR5_3                 ((uint32_t)0x00000100) </span>
<a name="l04735"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa987eaf3fb4b755150aba6c1c1869541">04735</a> <span class="preprocessor">#define  RI_ASCR2_GR4_1                 ((uint32_t)0x00000200) </span>
<a name="l04736"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga78a3bb7d3099a87e6fd417e748f50a47">04736</a> <span class="preprocessor">#define  RI_ASCR2_GR4_2                 ((uint32_t)0x00000400) </span>
<a name="l04737"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga75318d892c468098e8d4ca30ff59c21b">04737</a> <span class="preprocessor">#define  RI_ASCR2_GR4_3                 ((uint32_t)0x00000800) </span>
<a name="l04738"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga00c0a6a82ac65715c9850a41e55a81e6">04738</a> <span class="preprocessor">#define  RI_ASCR2_GR4_4                 ((uint32_t)0x00008000) </span>
<a name="l04739"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3bbca2c060a0bc77d7e782a406359b15">04739</a> <span class="preprocessor">#define  RI_ASCR2_CH0b                  ((uint32_t)0x00010000) </span>
<a name="l04740"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab9f85a52b8922645b25897826c37d4f9">04740</a> <span class="preprocessor">#define  RI_ASCR2_CH1b                  ((uint32_t)0x00020000) </span>
<a name="l04741"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga59889a973a900265d90d6b1a577790ce">04741</a> <span class="preprocessor">#define  RI_ASCR2_CH2b                  ((uint32_t)0x00040000) </span>
<a name="l04742"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5bc7700ba4ef7829dc69bcaffd71541d">04742</a> <span class="preprocessor">#define  RI_ASCR2_CH3b                  ((uint32_t)0x00080000) </span>
<a name="l04743"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1dbce23f848b4474aab1ca803fcf26da">04743</a> <span class="preprocessor">#define  RI_ASCR2_CH6b                  ((uint32_t)0x00100000) </span>
<a name="l04744"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga58d87fca98be04ab0903d7273780ed7f">04744</a> <span class="preprocessor">#define  RI_ASCR2_CH7b                  ((uint32_t)0x00200000) </span>
<a name="l04745"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafa40b4c38672fbbc691d279c4af216b0">04745</a> <span class="preprocessor">#define  RI_ASCR2_CH8b                  ((uint32_t)0x00400000) </span>
<a name="l04746"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1993e2371b816f5454213653d3e48842">04746</a> <span class="preprocessor">#define  RI_ASCR2_CH9b                  ((uint32_t)0x00800000) </span>
<a name="l04747"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga53e7f2013c0ccbbe7f6ad23134f4331a">04747</a> <span class="preprocessor">#define  RI_ASCR2_CH10b                 ((uint32_t)0x01000000) </span>
<a name="l04748"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2b585e25bf053bd342713566374c0bf0">04748</a> <span class="preprocessor">#define  RI_ASCR2_CH11b                 ((uint32_t)0x02000000) </span>
<a name="l04749"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0b26d554353a13de0060912aab90acc9">04749</a> <span class="preprocessor">#define  RI_ASCR2_CH12b                 ((uint32_t)0x04000000) </span>
<a name="l04750"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9f32ad9d722774eafb4bf6f1f808c33e">04750</a> <span class="preprocessor">#define  RI_ASCR2_GR6_3                 ((uint32_t)0x08000000) </span>
<a name="l04751"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf65214f3d0d79db1018117035a0acc5f">04751</a> <span class="preprocessor">#define  RI_ASCR2_GR6_4                 ((uint32_t)0x10000000) </span>
<a name="l04752"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab7fa10064241e2519be1ad8d6ca74c0f">04752</a> <span class="preprocessor">#define  RI_ASCR2_GR5_4                 ((uint32_t)0x20000000) </span>
<a name="l04754"></a>04754 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_HYSCR1 register  ********************/</span>
<a name="l04755"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5145ba33aafcf98f7f6e04ea85cfe79c">04755</a> <span class="preprocessor">#define  RI_HYSCR1_PA                   ((uint32_t)0x0000FFFF) </span>
<a name="l04756"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga65c7061b2387d9774d4a29dfb9da7bc6">04756</a> <span class="preprocessor">#define  RI_HYSCR1_PA_0                 ((uint32_t)0x00000001) </span>
<a name="l04757"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1e30e44855e8a02b007781e0b821b432">04757</a> <span class="preprocessor">#define  RI_HYSCR1_PA_1                 ((uint32_t)0x00000002) </span>
<a name="l04758"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2a18ea4423a8d86d64fe4096ce99da73">04758</a> <span class="preprocessor">#define  RI_HYSCR1_PA_2                 ((uint32_t)0x00000004) </span>
<a name="l04759"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga31f47312df1081b99cb7bb37108025d1">04759</a> <span class="preprocessor">#define  RI_HYSCR1_PA_3                 ((uint32_t)0x00000008) </span>
<a name="l04760"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8b753c36a11a65522b6085696e0fbce4">04760</a> <span class="preprocessor">#define  RI_HYSCR1_PA_4                 ((uint32_t)0x00000010) </span>
<a name="l04761"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga852c79796eb5e7b6072d28ac37d54826">04761</a> <span class="preprocessor">#define  RI_HYSCR1_PA_5                 ((uint32_t)0x00000020) </span>
<a name="l04762"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6e98d5931fd04092018c0d4b2218e993">04762</a> <span class="preprocessor">#define  RI_HYSCR1_PA_6                 ((uint32_t)0x00000040) </span>
<a name="l04763"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabb5bae81d4bad89eb9bea27f462136ed">04763</a> <span class="preprocessor">#define  RI_HYSCR1_PA_7                 ((uint32_t)0x00000080) </span>
<a name="l04764"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5cefe1a3a06f8448c4eb82a70e13e031">04764</a> <span class="preprocessor">#define  RI_HYSCR1_PA_8                 ((uint32_t)0x00000100) </span>
<a name="l04765"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9f9390916e40fc545763f727d8afdb9d">04765</a> <span class="preprocessor">#define  RI_HYSCR1_PA_9                 ((uint32_t)0x00000200) </span>
<a name="l04766"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga95b03d5607623e958e5230c4f62926bf">04766</a> <span class="preprocessor">#define  RI_HYSCR1_PA_10                ((uint32_t)0x00000400) </span>
<a name="l04767"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga01cb50708f61052800d6a79b314cf14c">04767</a> <span class="preprocessor">#define  RI_HYSCR1_PA_11                ((uint32_t)0x00000800) </span>
<a name="l04768"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafbb78dab941bba89432af056a1b46175">04768</a> <span class="preprocessor">#define  RI_HYSCR1_PA_12                ((uint32_t)0x00001000) </span>
<a name="l04769"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf321b0ca350e01de8cdfcb8ca98dcebf">04769</a> <span class="preprocessor">#define  RI_HYSCR1_PA_13                ((uint32_t)0x00002000) </span>
<a name="l04770"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa89b9f6aed39f7ce36538a0b4386dee5">04770</a> <span class="preprocessor">#define  RI_HYSCR1_PA_14                ((uint32_t)0x00004000) </span>
<a name="l04771"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadc8a0f64fb157ae732ae2aee67ba1e00">04771</a> <span class="preprocessor">#define  RI_HYSCR1_PA_15                ((uint32_t)0x00008000) </span>
<a name="l04773"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga14b6c6b02074440c8117040dab96ad00">04773</a> <span class="preprocessor">#define  RI_HYSCR1_PB                   ((uint32_t)0xFFFF0000) </span>
<a name="l04774"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8c8867699d64da05d6da35f70aa36410">04774</a> <span class="preprocessor">#define  RI_HYSCR1_PB_0                 ((uint32_t)0x00010000) </span>
<a name="l04775"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8dacaf57911add1790db2d6c7e19705e">04775</a> <span class="preprocessor">#define  RI_HYSCR1_PB_1                 ((uint32_t)0x00020000) </span>
<a name="l04776"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga48f5d561a7216b3eb37335823337f4c6">04776</a> <span class="preprocessor">#define  RI_HYSCR1_PB_2                 ((uint32_t)0x00040000) </span>
<a name="l04777"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae3eff836fb151eb75a68e69412cc40e">04777</a> <span class="preprocessor">#define  RI_HYSCR1_PB_3                 ((uint32_t)0x00080000) </span>
<a name="l04778"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab140dac35d8483090b7d9a1c0d98878e">04778</a> <span class="preprocessor">#define  RI_HYSCR1_PB_4                 ((uint32_t)0x00100000) </span>
<a name="l04779"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c3845ade7b349c5ab47f66262e25fd8">04779</a> <span class="preprocessor">#define  RI_HYSCR1_PB_5                 ((uint32_t)0x00200000) </span>
<a name="l04780"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga043770a538224eb1e668769514d746ec">04780</a> <span class="preprocessor">#define  RI_HYSCR1_PB_6                 ((uint32_t)0x00400000) </span>
<a name="l04781"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabd4ba620e0f539ffd571def4e349132d">04781</a> <span class="preprocessor">#define  RI_HYSCR1_PB_7                 ((uint32_t)0x00800000) </span>
<a name="l04782"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1913163432c3add1cba4d291a159daf6">04782</a> <span class="preprocessor">#define  RI_HYSCR1_PB_8                 ((uint32_t)0x01000000) </span>
<a name="l04783"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga93361a0c779c6e7daabd0dd58613337a">04783</a> <span class="preprocessor">#define  RI_HYSCR1_PB_9                 ((uint32_t)0x02000000) </span>
<a name="l04784"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabf9546ac3971f865f5701c62d0cca5a2">04784</a> <span class="preprocessor">#define  RI_HYSCR1_PB_10                ((uint32_t)0x04000000) </span>
<a name="l04785"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga79cc2722419b25b769d8487038f28628">04785</a> <span class="preprocessor">#define  RI_HYSCR1_PB_11                ((uint32_t)0x08000000) </span>
<a name="l04786"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab605e2258c53879ca5772ecb183004ca">04786</a> <span class="preprocessor">#define  RI_HYSCR1_PB_12                ((uint32_t)0x10000000) </span>
<a name="l04787"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga90a219c42ca050e7fa03eb3749002dbb">04787</a> <span class="preprocessor">#define  RI_HYSCR1_PB_13                ((uint32_t)0x20000000) </span>
<a name="l04788"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac8372d0faca5d921d6396789947e4768">04788</a> <span class="preprocessor">#define  RI_HYSCR1_PB_14                ((uint32_t)0x40000000) </span>
<a name="l04789"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab1d46a1d121ba077559e59d3f979c34a">04789</a> <span class="preprocessor">#define  RI_HYSCR1_PB_15                ((uint32_t)0x80000000) </span>
<a name="l04791"></a>04791 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_HYSCR2 register  ********************/</span>
<a name="l04792"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf09b5ddac48ee180dc7ddb1e734a66db">04792</a> <span class="preprocessor">#define  RI_HYSCR2_PC                   ((uint32_t)0x0000FFFF) </span>
<a name="l04793"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa9e78082b66f117d190267df32208f74">04793</a> <span class="preprocessor">#define  RI_HYSCR2_PC_0                 ((uint32_t)0x00000001) </span>
<a name="l04794"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3fd01d50074e253029d67b6c5e841c8a">04794</a> <span class="preprocessor">#define  RI_HYSCR2_PC_1                 ((uint32_t)0x00000002) </span>
<a name="l04795"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3c52c01282fdad197229b803c46b0461">04795</a> <span class="preprocessor">#define  RI_HYSCR2_PC_2                 ((uint32_t)0x00000004) </span>
<a name="l04796"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga86584cd3651a985c3d7de1362dd3a88c">04796</a> <span class="preprocessor">#define  RI_HYSCR2_PC_3                 ((uint32_t)0x00000008) </span>
<a name="l04797"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab15e23dd1870a5ccb225a000b5e4aec1">04797</a> <span class="preprocessor">#define  RI_HYSCR2_PC_4                 ((uint32_t)0x00000010) </span>
<a name="l04798"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga08ae56ff6827a6bee06fdd301a2bdc28">04798</a> <span class="preprocessor">#define  RI_HYSCR2_PC_5                 ((uint32_t)0x00000020) </span>
<a name="l04799"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa84aee46eaa71bb7ed9e0bece7c6562a">04799</a> <span class="preprocessor">#define  RI_HYSCR2_PC_6                 ((uint32_t)0x00000040) </span>
<a name="l04800"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7233eb70e2930bad6a761ea6f144266c">04800</a> <span class="preprocessor">#define  RI_HYSCR2_PC_7                 ((uint32_t)0x00000080) </span>
<a name="l04801"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae2c4528b8056bbba163a718436de96b1">04801</a> <span class="preprocessor">#define  RI_HYSCR2_PC_8                 ((uint32_t)0x00000100) </span>
<a name="l04802"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga610abf0d56c15a4449bceac4b003815a">04802</a> <span class="preprocessor">#define  RI_HYSCR2_PC_9                 ((uint32_t)0x00000200) </span>
<a name="l04803"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf9ec3d47c2b42b7af4f67f114b9e33c6">04803</a> <span class="preprocessor">#define  RI_HYSCR2_PC_10                ((uint32_t)0x00000400) </span>
<a name="l04804"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9bcc79e86da6f06ecbf44ec7d2dc09ed">04804</a> <span class="preprocessor">#define  RI_HYSCR2_PC_11                ((uint32_t)0x00000800) </span>
<a name="l04805"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad365b14b80d22074a5eacfc853201a00">04805</a> <span class="preprocessor">#define  RI_HYSCR2_PC_12                ((uint32_t)0x00001000) </span>
<a name="l04806"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafbe822bac8cb0a89132cc5ade5d60f6f">04806</a> <span class="preprocessor">#define  RI_HYSCR2_PC_13                ((uint32_t)0x00002000) </span>
<a name="l04807"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3c762dbe6431125074802f7c6b4ff92f">04807</a> <span class="preprocessor">#define  RI_HYSCR2_PC_14                ((uint32_t)0x00004000) </span>
<a name="l04808"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadaf32949a92f0bb4f85c141992018f20">04808</a> <span class="preprocessor">#define  RI_HYSCR2_PC_15                ((uint32_t)0x00008000) </span>
<a name="l04810"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga312f30d2666209812bf94f22986b0035">04810</a> <span class="preprocessor">#define  RI_HYSCR2_PD                   ((uint32_t)0xFFFF0000) </span>
<a name="l04811"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad3565abfc787c3198f41f6292b7f3e01">04811</a> <span class="preprocessor">#define  RI_HYSCR2_PD_0                 ((uint32_t)0x00010000) </span>
<a name="l04812"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga64aabec0b817ee30ac063f4f0406c75b">04812</a> <span class="preprocessor">#define  RI_HYSCR2_PD_1                 ((uint32_t)0x00020000) </span>
<a name="l04813"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa5efc8b87f26b5e628301292499cbcd5">04813</a> <span class="preprocessor">#define  RI_HYSCR2_PD_2                 ((uint32_t)0x00040000) </span>
<a name="l04814"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0b94eeb5e5dc65827737a0fb508c0562">04814</a> <span class="preprocessor">#define  RI_HYSCR2_PD_3                 ((uint32_t)0x00080000) </span>
<a name="l04815"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae2a5e8b8513a97e22df2e63be47c5a0b">04815</a> <span class="preprocessor">#define  RI_HYSCR2_PD_4                 ((uint32_t)0x00100000) </span>
<a name="l04816"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga913f2fee0cfe1cca981a00f63a854f80">04816</a> <span class="preprocessor">#define  RI_HYSCR2_PD_5                 ((uint32_t)0x00200000) </span>
<a name="l04817"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gada5c54871159135db05a19d83c6c4b05">04817</a> <span class="preprocessor">#define  RI_HYSCR2_PD_6                 ((uint32_t)0x00400000) </span>
<a name="l04818"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gace5c5492cdae87d9bac8e7e6fecf7aaa">04818</a> <span class="preprocessor">#define  RI_HYSCR2_PD_7                 ((uint32_t)0x00800000) </span>
<a name="l04819"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa3dad96e4b6db07c99508d333b9da85a">04819</a> <span class="preprocessor">#define  RI_HYSCR2_PD_8                 ((uint32_t)0x01000000) </span>
<a name="l04820"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab1d439f38d8e356869a07144d9d81b21">04820</a> <span class="preprocessor">#define  RI_HYSCR2_PD_9                 ((uint32_t)0x02000000) </span>
<a name="l04821"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacdb420ed8e7af3c7392f1c9546a1a2ce">04821</a> <span class="preprocessor">#define  RI_HYSCR2_PD_10                ((uint32_t)0x04000000) </span>
<a name="l04822"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab1702f6d00435aea63b648186c5b6005">04822</a> <span class="preprocessor">#define  RI_HYSCR2_PD_11                ((uint32_t)0x08000000) </span>
<a name="l04823"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaff99a77f97d3856313b5cc1b4167455c">04823</a> <span class="preprocessor">#define  RI_HYSCR2_PD_12                ((uint32_t)0x10000000) </span>
<a name="l04824"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2b13b9120ac43b601cf0a2c7ac49e359">04824</a> <span class="preprocessor">#define  RI_HYSCR2_PD_13                ((uint32_t)0x20000000) </span>
<a name="l04825"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf6a78aa687b92e98ff67cc79ce336f1a">04825</a> <span class="preprocessor">#define  RI_HYSCR2_PD_14                ((uint32_t)0x40000000) </span>
<a name="l04826"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4db744a01131eca82ee5a647f39fcea4">04826</a> <span class="preprocessor">#define  RI_HYSCR2_PD_15                ((uint32_t)0x80000000) </span>
<a name="l04828"></a>04828 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_HYSCR3 register  ********************/</span>
<a name="l04829"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga792b1c16c7bfb2bfb5f8d56e809ea718">04829</a> <span class="preprocessor">#define  RI_HYSCR2_PE                   ((uint32_t)0x0000FFFF) </span>
<a name="l04830"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga782521b1f6ff5b136ab45922e153ef99">04830</a> <span class="preprocessor">#define  RI_HYSCR2_PE_0                 ((uint32_t)0x00000001) </span>
<a name="l04831"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa30146760c544270745bfb202a35dee7">04831</a> <span class="preprocessor">#define  RI_HYSCR2_PE_1                 ((uint32_t)0x00000002) </span>
<a name="l04832"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5bced107c2e03044800c283724a74534">04832</a> <span class="preprocessor">#define  RI_HYSCR2_PE_2                 ((uint32_t)0x00000004) </span>
<a name="l04833"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga556b74a8e3ae7438b271d0bcd50b919d">04833</a> <span class="preprocessor">#define  RI_HYSCR2_PE_3                 ((uint32_t)0x00000008) </span>
<a name="l04834"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae62fd7e854bc430ac153f180142885ae">04834</a> <span class="preprocessor">#define  RI_HYSCR2_PE_4                 ((uint32_t)0x00000010) </span>
<a name="l04835"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3ddcdd8a95ab82fc65229dfd6a4d36df">04835</a> <span class="preprocessor">#define  RI_HYSCR2_PE_5                 ((uint32_t)0x00000020) </span>
<a name="l04836"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa58be3365ae479ad5d5dca245c944c62">04836</a> <span class="preprocessor">#define  RI_HYSCR2_PE_6                 ((uint32_t)0x00000040) </span>
<a name="l04837"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5e59c500201fba14716416639b8ac7e8">04837</a> <span class="preprocessor">#define  RI_HYSCR2_PE_7                 ((uint32_t)0x00000080) </span>
<a name="l04838"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga63fd2625bcc049069cf3cedaa368e0f7">04838</a> <span class="preprocessor">#define  RI_HYSCR2_PE_8                 ((uint32_t)0x00000100) </span>
<a name="l04839"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae4b2b5583d856563fd3eb1c6a81eb856">04839</a> <span class="preprocessor">#define  RI_HYSCR2_PE_9                 ((uint32_t)0x00000200) </span>
<a name="l04840"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga81cfa91a6032715459c05e87748cfcdc">04840</a> <span class="preprocessor">#define  RI_HYSCR2_PE_10                ((uint32_t)0x00000400) </span>
<a name="l04841"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1aaf2ecd34bce4d007df53d0a12ba3e4">04841</a> <span class="preprocessor">#define  RI_HYSCR2_PE_11                ((uint32_t)0x00000800) </span>
<a name="l04842"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3de5322d82ba33ed474659eeaa5b8189">04842</a> <span class="preprocessor">#define  RI_HYSCR2_PE_12                ((uint32_t)0x00001000) </span>
<a name="l04843"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gada47a00621a168573f1dc222f2458a56">04843</a> <span class="preprocessor">#define  RI_HYSCR2_PE_13                ((uint32_t)0x00002000) </span>
<a name="l04844"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7c97b2662f8f4270f25ef75884eb0cb6">04844</a> <span class="preprocessor">#define  RI_HYSCR2_PE_14                ((uint32_t)0x00004000) </span>
<a name="l04845"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaec51abda99307513c9f3902472e5241c">04845</a> <span class="preprocessor">#define  RI_HYSCR2_PE_15                ((uint32_t)0x00008000) </span>
<a name="l04847"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1c653c0a973eba715adbcbe16fbf1f2c">04847</a> <span class="preprocessor">#define  RI_HYSCR3_PF                   ((uint32_t)0xFFFF0000) </span>
<a name="l04848"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga399db9aab5e9563cc63ea113417da5a1">04848</a> <span class="preprocessor">#define  RI_HYSCR3_PF_0                 ((uint32_t)0x00010000) </span>
<a name="l04849"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8b0d114d395de05c2cb0f1cfe4fcd5df">04849</a> <span class="preprocessor">#define  RI_HYSCR3_PF_1                 ((uint32_t)0x00020000) </span>
<a name="l04850"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3cd9b5b1f358db80d682d55413b17fe1">04850</a> <span class="preprocessor">#define  RI_HYSCR3_PF_2                 ((uint32_t)0x00040000) </span>
<a name="l04851"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeb51a0832304c92e6b002b6a7de5175c">04851</a> <span class="preprocessor">#define  RI_HYSCR3_PF_3                 ((uint32_t)0x00080000) </span>
<a name="l04852"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab5f5eff42e415d7f15cc8e3f0a24797d">04852</a> <span class="preprocessor">#define  RI_HYSCR3_PF_4                 ((uint32_t)0x00100000) </span>
<a name="l04853"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0713b973dcd009708f653da8ba94c332">04853</a> <span class="preprocessor">#define  RI_HYSCR3_PF_5                 ((uint32_t)0x00200000) </span>
<a name="l04854"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeb8ab3d3057fe54fd821d93b5503b7a1">04854</a> <span class="preprocessor">#define  RI_HYSCR3_PF_6                 ((uint32_t)0x00400000) </span>
<a name="l04855"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafa0cdce4d4f9fc0415bb97950700c861">04855</a> <span class="preprocessor">#define  RI_HYSCR3_PF_7                 ((uint32_t)0x00800000) </span>
<a name="l04856"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga34added43063e839702bd256247b8ab3">04856</a> <span class="preprocessor">#define  RI_HYSCR3_PF_8                 ((uint32_t)0x01000000) </span>
<a name="l04857"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga70bd595efa4a91f34bde1f4c7558ed09">04857</a> <span class="preprocessor">#define  RI_HYSCR3_PF_9                 ((uint32_t)0x02000000) </span>
<a name="l04858"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3152d20bb4fcc24a7fd3dbf89d97a2fd">04858</a> <span class="preprocessor">#define  RI_HYSCR3_PF_10                ((uint32_t)0x04000000) </span>
<a name="l04859"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad339f6b9b4408f6b285eac72e8c2a10b">04859</a> <span class="preprocessor">#define  RI_HYSCR3_PF_11                ((uint32_t)0x08000000) </span>
<a name="l04860"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga18385d948755306dca6836c3b1a26e6c">04860</a> <span class="preprocessor">#define  RI_HYSCR3_PF_12                ((uint32_t)0x10000000) </span>
<a name="l04861"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad22e69f33e497edd10c70d8c6a84c9e9">04861</a> <span class="preprocessor">#define  RI_HYSCR3_PF_13                ((uint32_t)0x20000000) </span>
<a name="l04862"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacd1dabc88c3850ac790b3f7274ded5fb">04862</a> <span class="preprocessor">#define  RI_HYSCR3_PF_14                ((uint32_t)0x40000000) </span>
<a name="l04863"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadc0044525c75a349c03f060d10195c12">04863</a> <span class="preprocessor">#define  RI_HYSCR3_PF_15                ((uint32_t)0x80000000) </span>
<a name="l04865"></a>04865 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_HYSCR4 register  ********************/</span>
<a name="l04866"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa45ca49f69da225d66e99e033be85e02">04866</a> <span class="preprocessor">#define  RI_HYSCR4_PG                   ((uint32_t)0x0000FFFF) </span>
<a name="l04867"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3008d6daa946183f827dd5a70ef9fc7d">04867</a> <span class="preprocessor">#define  RI_HYSCR4_PG_0                 ((uint32_t)0x00000001) </span>
<a name="l04868"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9c2a38bbbdd9eb287404ecfd3573f3c1">04868</a> <span class="preprocessor">#define  RI_HYSCR4_PG_1                 ((uint32_t)0x00000002) </span>
<a name="l04869"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3f7e582f62a85ca1fb5da0e40d602e12">04869</a> <span class="preprocessor">#define  RI_HYSCR4_PG_2                 ((uint32_t)0x00000004) </span>
<a name="l04870"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6f15fce3d39f9bca6c3ec51783af844b">04870</a> <span class="preprocessor">#define  RI_HYSCR4_PG_3                 ((uint32_t)0x00000008) </span>
<a name="l04871"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0d9c5c6a551c9589fd7325d955d19330">04871</a> <span class="preprocessor">#define  RI_HYSCR4_PG_4                 ((uint32_t)0x00000010) </span>
<a name="l04872"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5451537366230d21b7ea68197b6ddb2e">04872</a> <span class="preprocessor">#define  RI_HYSCR4_PG_5                 ((uint32_t)0x00000020) </span>
<a name="l04873"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae6589df9d1bfb0200394d76ffa22f7d8">04873</a> <span class="preprocessor">#define  RI_HYSCR4_PG_6                 ((uint32_t)0x00000040) </span>
<a name="l04874"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga90fef21b5c43b576cfe26f189a1e5f94">04874</a> <span class="preprocessor">#define  RI_HYSCR4_PG_7                 ((uint32_t)0x00000080) </span>
<a name="l04875"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae20912f004b0787b789e197646ddd395">04875</a> <span class="preprocessor">#define  RI_HYSCR4_PG_8                 ((uint32_t)0x00000100) </span>
<a name="l04876"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6e7d25e49037ab39023785c82aafcc8a">04876</a> <span class="preprocessor">#define  RI_HYSCR4_PG_9                 ((uint32_t)0x00000200) </span>
<a name="l04877"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga56f5180b88ab5c117b63502e3683ca7b">04877</a> <span class="preprocessor">#define  RI_HYSCR4_PG_10                ((uint32_t)0x00000400) </span>
<a name="l04878"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga53e738bdf522ad90af3f1b78cb3bc3af">04878</a> <span class="preprocessor">#define  RI_HYSCR4_PG_11                ((uint32_t)0x00000800) </span>
<a name="l04879"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga12d3594dbc456fcf50fdcec0fc0c28f2">04879</a> <span class="preprocessor">#define  RI_HYSCR4_PG_12                ((uint32_t)0x00001000) </span>
<a name="l04880"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2629e5e701a4f355b1bf7769f50d1dd5">04880</a> <span class="preprocessor">#define  RI_HYSCR4_PG_13                ((uint32_t)0x00002000) </span>
<a name="l04881"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gada698fa4d7cf12deef037bc282bc8ac0">04881</a> <span class="preprocessor">#define  RI_HYSCR4_PG_14                ((uint32_t)0x00004000) </span>
<a name="l04882"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae76b5b44a75a91bd2a8ea32e80e49fd">04882</a> <span class="preprocessor">#define  RI_HYSCR4_PG_15                ((uint32_t)0x00008000) </span>
<a name="l04884"></a>04884 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l04885"></a>04885 <span class="comment">/*                                                                            */</span>
<a name="l04886"></a>04886 <span class="comment">/*                               Timers (TIM)                                 */</span>
<a name="l04887"></a>04887 <span class="comment">/*                                                                            */</span>
<a name="l04888"></a>04888 <span class="comment">/******************************************************************************/</span>
<a name="l04889"></a>04889 
<a name="l04890"></a>04890 <span class="comment">/*******************  Bit definition for TIM_CR1 register  ********************/</span>
<a name="l04891"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">04891</a> <span class="preprocessor">#define  TIM_CR1_CEN                         ((uint16_t)0x0001)            </span>
<a name="l04892"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">04892</a> <span class="preprocessor">#define  TIM_CR1_UDIS                        ((uint16_t)0x0002)            </span>
<a name="l04893"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">04893</a> <span class="preprocessor">#define  TIM_CR1_URS                         ((uint16_t)0x0004)            </span>
<a name="l04894"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">04894</a> <span class="preprocessor">#define  TIM_CR1_OPM                         ((uint16_t)0x0008)            </span>
<a name="l04895"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">04895</a> <span class="preprocessor">#define  TIM_CR1_DIR                         ((uint16_t)0x0010)            </span>
<a name="l04897"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">04897</a> <span class="preprocessor">#define  TIM_CR1_CMS                         ((uint16_t)0x0060)            </span>
<a name="l04898"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2">04898</a> <span class="preprocessor">#define  TIM_CR1_CMS_0                       ((uint16_t)0x0020)            </span>
<a name="l04899"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9">04899</a> <span class="preprocessor">#define  TIM_CR1_CMS_1                       ((uint16_t)0x0040)            </span>
<a name="l04901"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">04901</a> <span class="preprocessor">#define  TIM_CR1_ARPE                        ((uint16_t)0x0080)            </span>
<a name="l04903"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">04903</a> <span class="preprocessor">#define  TIM_CR1_CKD                         ((uint16_t)0x0300)            </span>
<a name="l04904"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f">04904</a> <span class="preprocessor">#define  TIM_CR1_CKD_0                       ((uint16_t)0x0100)            </span>
<a name="l04905"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">04905</a> <span class="preprocessor">#define  TIM_CR1_CKD_1                       ((uint16_t)0x0200)            </span>
<a name="l04907"></a>04907 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CR2 register  ********************/</span>
<a name="l04908"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">04908</a> <span class="preprocessor">#define  TIM_CR2_CCDS                        ((uint16_t)0x0008)            </span>
<a name="l04910"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">04910</a> <span class="preprocessor">#define  TIM_CR2_MMS                         ((uint16_t)0x0070)            </span>
<a name="l04911"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6">04911</a> <span class="preprocessor">#define  TIM_CR2_MMS_0                       ((uint16_t)0x0010)            </span>
<a name="l04912"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">04912</a> <span class="preprocessor">#define  TIM_CR2_MMS_1                       ((uint16_t)0x0020)            </span>
<a name="l04913"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a">04913</a> <span class="preprocessor">#define  TIM_CR2_MMS_2                       ((uint16_t)0x0040)            </span>
<a name="l04915"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">04915</a> <span class="preprocessor">#define  TIM_CR2_TI1S                        ((uint16_t)0x0080)            </span>
<a name="l04917"></a>04917 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_SMCR register  *******************/</span>
<a name="l04918"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">04918</a> <span class="preprocessor">#define  TIM_SMCR_SMS                        ((uint16_t)0x0007)            </span>
<a name="l04919"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">04919</a> <span class="preprocessor">#define  TIM_SMCR_SMS_0                      ((uint16_t)0x0001)            </span>
<a name="l04920"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e">04920</a> <span class="preprocessor">#define  TIM_SMCR_SMS_1                      ((uint16_t)0x0002)            </span>
<a name="l04921"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">04921</a> <span class="preprocessor">#define  TIM_SMCR_SMS_2                      ((uint16_t)0x0004)            </span>
<a name="l04923"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9">04923</a> <span class="preprocessor">#define  TIM_SMCR_OCCS                       ((uint16_t)0x0008)            </span>
<a name="l04925"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">04925</a> <span class="preprocessor">#define  TIM_SMCR_TS                         ((uint16_t)0x0070)            </span>
<a name="l04926"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96">04926</a> <span class="preprocessor">#define  TIM_SMCR_TS_0                       ((uint16_t)0x0010)            </span>
<a name="l04927"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d">04927</a> <span class="preprocessor">#define  TIM_SMCR_TS_1                       ((uint16_t)0x0020)            </span>
<a name="l04928"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8">04928</a> <span class="preprocessor">#define  TIM_SMCR_TS_2                       ((uint16_t)0x0040)            </span>
<a name="l04930"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">04930</a> <span class="preprocessor">#define  TIM_SMCR_MSM                        ((uint16_t)0x0080)            </span>
<a name="l04932"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">04932</a> <span class="preprocessor">#define  TIM_SMCR_ETF                        ((uint16_t)0x0F00)            </span>
<a name="l04933"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">04933</a> <span class="preprocessor">#define  TIM_SMCR_ETF_0                      ((uint16_t)0x0100)            </span>
<a name="l04934"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">04934</a> <span class="preprocessor">#define  TIM_SMCR_ETF_1                      ((uint16_t)0x0200)            </span>
<a name="l04935"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">04935</a> <span class="preprocessor">#define  TIM_SMCR_ETF_2                      ((uint16_t)0x0400)            </span>
<a name="l04936"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">04936</a> <span class="preprocessor">#define  TIM_SMCR_ETF_3                      ((uint16_t)0x0800)            </span>
<a name="l04938"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">04938</a> <span class="preprocessor">#define  TIM_SMCR_ETPS                       ((uint16_t)0x3000)            </span>
<a name="l04939"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8">04939</a> <span class="preprocessor">#define  TIM_SMCR_ETPS_0                     ((uint16_t)0x1000)            </span>
<a name="l04940"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b">04940</a> <span class="preprocessor">#define  TIM_SMCR_ETPS_1                     ((uint16_t)0x2000)            </span>
<a name="l04942"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">04942</a> <span class="preprocessor">#define  TIM_SMCR_ECE                        ((uint16_t)0x4000)            </span>
<a name="l04943"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">04943</a> <span class="preprocessor">#define  TIM_SMCR_ETP                        ((uint16_t)0x8000)            </span>
<a name="l04945"></a>04945 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DIER register  *******************/</span>
<a name="l04946"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">04946</a> <span class="preprocessor">#define  TIM_DIER_UIE                        ((uint16_t)0x0001)            </span>
<a name="l04947"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">04947</a> <span class="preprocessor">#define  TIM_DIER_CC1IE                      ((uint16_t)0x0002)            </span>
<a name="l04948"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">04948</a> <span class="preprocessor">#define  TIM_DIER_CC2IE                      ((uint16_t)0x0004)            </span>
<a name="l04949"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">04949</a> <span class="preprocessor">#define  TIM_DIER_CC3IE                      ((uint16_t)0x0008)            </span>
<a name="l04950"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">04950</a> <span class="preprocessor">#define  TIM_DIER_CC4IE                      ((uint16_t)0x0010)            </span>
<a name="l04951"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">04951</a> <span class="preprocessor">#define  TIM_DIER_TIE                        ((uint16_t)0x0040)            </span>
<a name="l04952"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">04952</a> <span class="preprocessor">#define  TIM_DIER_UDE                        ((uint16_t)0x0100)            </span>
<a name="l04953"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">04953</a> <span class="preprocessor">#define  TIM_DIER_CC1DE                      ((uint16_t)0x0200)            </span>
<a name="l04954"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">04954</a> <span class="preprocessor">#define  TIM_DIER_CC2DE                      ((uint16_t)0x0400)            </span>
<a name="l04955"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">04955</a> <span class="preprocessor">#define  TIM_DIER_CC3DE                      ((uint16_t)0x0800)            </span>
<a name="l04956"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">04956</a> <span class="preprocessor">#define  TIM_DIER_CC4DE                      ((uint16_t)0x1000)            </span>
<a name="l04957"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">04957</a> <span class="preprocessor">#define  TIM_DIER_TDE                        ((uint16_t)0x4000)            </span>
<a name="l04959"></a>04959 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for TIM_SR register  ********************/</span>
<a name="l04960"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">04960</a> <span class="preprocessor">#define  TIM_SR_UIF                          ((uint16_t)0x0001)            </span>
<a name="l04961"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">04961</a> <span class="preprocessor">#define  TIM_SR_CC1IF                        ((uint16_t)0x0002)            </span>
<a name="l04962"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">04962</a> <span class="preprocessor">#define  TIM_SR_CC2IF                        ((uint16_t)0x0004)            </span>
<a name="l04963"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">04963</a> <span class="preprocessor">#define  TIM_SR_CC3IF                        ((uint16_t)0x0008)            </span>
<a name="l04964"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">04964</a> <span class="preprocessor">#define  TIM_SR_CC4IF                        ((uint16_t)0x0010)            </span>
<a name="l04965"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">04965</a> <span class="preprocessor">#define  TIM_SR_TIF                          ((uint16_t)0x0040)            </span>
<a name="l04966"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">04966</a> <span class="preprocessor">#define  TIM_SR_CC1OF                        ((uint16_t)0x0200)            </span>
<a name="l04967"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">04967</a> <span class="preprocessor">#define  TIM_SR_CC2OF                        ((uint16_t)0x0400)            </span>
<a name="l04968"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">04968</a> <span class="preprocessor">#define  TIM_SR_CC3OF                        ((uint16_t)0x0800)            </span>
<a name="l04969"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">04969</a> <span class="preprocessor">#define  TIM_SR_CC4OF                        ((uint16_t)0x1000)            </span>
<a name="l04971"></a>04971 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_EGR register  ********************/</span>
<a name="l04972"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">04972</a> <span class="preprocessor">#define  TIM_EGR_UG                          ((uint8_t)0x01)               </span>
<a name="l04973"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">04973</a> <span class="preprocessor">#define  TIM_EGR_CC1G                        ((uint8_t)0x02)               </span>
<a name="l04974"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">04974</a> <span class="preprocessor">#define  TIM_EGR_CC2G                        ((uint8_t)0x04)               </span>
<a name="l04975"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">04975</a> <span class="preprocessor">#define  TIM_EGR_CC3G                        ((uint8_t)0x08)               </span>
<a name="l04976"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">04976</a> <span class="preprocessor">#define  TIM_EGR_CC4G                        ((uint8_t)0x10)               </span>
<a name="l04977"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">04977</a> <span class="preprocessor">#define  TIM_EGR_TG                          ((uint8_t)0x40)               </span>
<a name="l04979"></a>04979 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR1 register  *******************/</span>
<a name="l04980"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">04980</a> <span class="preprocessor">#define  TIM_CCMR1_CC1S                      ((uint16_t)0x0003)            </span>
<a name="l04981"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">04981</a> <span class="preprocessor">#define  TIM_CCMR1_CC1S_0                    ((uint16_t)0x0001)            </span>
<a name="l04982"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe">04982</a> <span class="preprocessor">#define  TIM_CCMR1_CC1S_1                    ((uint16_t)0x0002)            </span>
<a name="l04984"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">04984</a> <span class="preprocessor">#define  TIM_CCMR1_OC1FE                     ((uint16_t)0x0004)            </span>
<a name="l04985"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">04985</a> <span class="preprocessor">#define  TIM_CCMR1_OC1PE                     ((uint16_t)0x0008)            </span>
<a name="l04987"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">04987</a> <span class="preprocessor">#define  TIM_CCMR1_OC1M                      ((uint16_t)0x0070)            </span>
<a name="l04988"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">04988</a> <span class="preprocessor">#define  TIM_CCMR1_OC1M_0                    ((uint16_t)0x0010)            </span>
<a name="l04989"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">04989</a> <span class="preprocessor">#define  TIM_CCMR1_OC1M_1                    ((uint16_t)0x0020)            </span>
<a name="l04990"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">04990</a> <span class="preprocessor">#define  TIM_CCMR1_OC1M_2                    ((uint16_t)0x0040)            </span>
<a name="l04992"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">04992</a> <span class="preprocessor">#define  TIM_CCMR1_OC1CE                     ((uint16_t)0x0080)            </span>
<a name="l04994"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">04994</a> <span class="preprocessor">#define  TIM_CCMR1_CC2S                      ((uint16_t)0x0300)            </span>
<a name="l04995"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874">04995</a> <span class="preprocessor">#define  TIM_CCMR1_CC2S_0                    ((uint16_t)0x0100)            </span>
<a name="l04996"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45">04996</a> <span class="preprocessor">#define  TIM_CCMR1_CC2S_1                    ((uint16_t)0x0200)            </span>
<a name="l04998"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">04998</a> <span class="preprocessor">#define  TIM_CCMR1_OC2FE                     ((uint16_t)0x0400)            </span>
<a name="l04999"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">04999</a> <span class="preprocessor">#define  TIM_CCMR1_OC2PE                     ((uint16_t)0x0800)            </span>
<a name="l05001"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">05001</a> <span class="preprocessor">#define  TIM_CCMR1_OC2M                      ((uint16_t)0x7000)            </span>
<a name="l05002"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c">05002</a> <span class="preprocessor">#define  TIM_CCMR1_OC2M_0                    ((uint16_t)0x1000)            </span>
<a name="l05003"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4">05003</a> <span class="preprocessor">#define  TIM_CCMR1_OC2M_1                    ((uint16_t)0x2000)            </span>
<a name="l05004"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e">05004</a> <span class="preprocessor">#define  TIM_CCMR1_OC2M_2                    ((uint16_t)0x4000)            </span>
<a name="l05006"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">05006</a> <span class="preprocessor">#define  TIM_CCMR1_OC2CE                     ((uint16_t)0x8000)            </span>
<a name="l05008"></a>05008 <span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span>
<a name="l05009"></a>05009 
<a name="l05010"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">05010</a> <span class="preprocessor">#define  TIM_CCMR1_IC1PSC                    ((uint16_t)0x000C)            </span>
<a name="l05011"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d">05011</a> <span class="preprocessor">#define  TIM_CCMR1_IC1PSC_0                  ((uint16_t)0x0004)            </span>
<a name="l05012"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add">05012</a> <span class="preprocessor">#define  TIM_CCMR1_IC1PSC_1                  ((uint16_t)0x0008)            </span>
<a name="l05014"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">05014</a> <span class="preprocessor">#define  TIM_CCMR1_IC1F                      ((uint16_t)0x00F0)            </span>
<a name="l05015"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">05015</a> <span class="preprocessor">#define  TIM_CCMR1_IC1F_0                    ((uint16_t)0x0010)            </span>
<a name="l05016"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">05016</a> <span class="preprocessor">#define  TIM_CCMR1_IC1F_1                    ((uint16_t)0x0020)            </span>
<a name="l05017"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">05017</a> <span class="preprocessor">#define  TIM_CCMR1_IC1F_2                    ((uint16_t)0x0040)            </span>
<a name="l05018"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">05018</a> <span class="preprocessor">#define  TIM_CCMR1_IC1F_3                    ((uint16_t)0x0080)            </span>
<a name="l05020"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">05020</a> <span class="preprocessor">#define  TIM_CCMR1_IC2PSC                    ((uint16_t)0x0C00)            </span>
<a name="l05021"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223">05021</a> <span class="preprocessor">#define  TIM_CCMR1_IC2PSC_0                  ((uint16_t)0x0400)            </span>
<a name="l05022"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841">05022</a> <span class="preprocessor">#define  TIM_CCMR1_IC2PSC_1                  ((uint16_t)0x0800)            </span>
<a name="l05024"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">05024</a> <span class="preprocessor">#define  TIM_CCMR1_IC2F                      ((uint16_t)0xF000)            </span>
<a name="l05025"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f">05025</a> <span class="preprocessor">#define  TIM_CCMR1_IC2F_0                    ((uint16_t)0x1000)            </span>
<a name="l05026"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd">05026</a> <span class="preprocessor">#define  TIM_CCMR1_IC2F_1                    ((uint16_t)0x2000)            </span>
<a name="l05027"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107">05027</a> <span class="preprocessor">#define  TIM_CCMR1_IC2F_2                    ((uint16_t)0x4000)            </span>
<a name="l05028"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8">05028</a> <span class="preprocessor">#define  TIM_CCMR1_IC2F_3                    ((uint16_t)0x8000)            </span>
<a name="l05030"></a>05030 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR2 register  *******************/</span>
<a name="l05031"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">05031</a> <span class="preprocessor">#define  TIM_CCMR2_CC3S                      ((uint16_t)0x0003)            </span>
<a name="l05032"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0">05032</a> <span class="preprocessor">#define  TIM_CCMR2_CC3S_0                    ((uint16_t)0x0001)            </span>
<a name="l05033"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc">05033</a> <span class="preprocessor">#define  TIM_CCMR2_CC3S_1                    ((uint16_t)0x0002)            </span>
<a name="l05035"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">05035</a> <span class="preprocessor">#define  TIM_CCMR2_OC3FE                     ((uint16_t)0x0004)            </span>
<a name="l05036"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">05036</a> <span class="preprocessor">#define  TIM_CCMR2_OC3PE                     ((uint16_t)0x0008)            </span>
<a name="l05038"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">05038</a> <span class="preprocessor">#define  TIM_CCMR2_OC3M                      ((uint16_t)0x0070)            </span>
<a name="l05039"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f">05039</a> <span class="preprocessor">#define  TIM_CCMR2_OC3M_0                    ((uint16_t)0x0010)            </span>
<a name="l05040"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8">05040</a> <span class="preprocessor">#define  TIM_CCMR2_OC3M_1                    ((uint16_t)0x0020)            </span>
<a name="l05041"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5">05041</a> <span class="preprocessor">#define  TIM_CCMR2_OC3M_2                    ((uint16_t)0x0040)            </span>
<a name="l05043"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">05043</a> <span class="preprocessor">#define  TIM_CCMR2_OC3CE                     ((uint16_t)0x0080)            </span>
<a name="l05045"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">05045</a> <span class="preprocessor">#define  TIM_CCMR2_CC4S                      ((uint16_t)0x0300)            </span>
<a name="l05046"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499">05046</a> <span class="preprocessor">#define  TIM_CCMR2_CC4S_0                    ((uint16_t)0x0100)            </span>
<a name="l05047"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893">05047</a> <span class="preprocessor">#define  TIM_CCMR2_CC4S_1                    ((uint16_t)0x0200)            </span>
<a name="l05049"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">05049</a> <span class="preprocessor">#define  TIM_CCMR2_OC4FE                     ((uint16_t)0x0400)            </span>
<a name="l05050"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">05050</a> <span class="preprocessor">#define  TIM_CCMR2_OC4PE                     ((uint16_t)0x0800)            </span>
<a name="l05052"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">05052</a> <span class="preprocessor">#define  TIM_CCMR2_OC4M                      ((uint16_t)0x7000)            </span>
<a name="l05053"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5">05053</a> <span class="preprocessor">#define  TIM_CCMR2_OC4M_0                    ((uint16_t)0x1000)            </span>
<a name="l05054"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af">05054</a> <span class="preprocessor">#define  TIM_CCMR2_OC4M_1                    ((uint16_t)0x2000)            </span>
<a name="l05055"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab">05055</a> <span class="preprocessor">#define  TIM_CCMR2_OC4M_2                    ((uint16_t)0x4000)            </span>
<a name="l05057"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">05057</a> <span class="preprocessor">#define  TIM_CCMR2_OC4CE                     ((uint16_t)0x8000)            </span>
<a name="l05059"></a>05059 <span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span>
<a name="l05060"></a>05060 
<a name="l05061"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">05061</a> <span class="preprocessor">#define  TIM_CCMR2_IC3PSC                    ((uint16_t)0x000C)            </span>
<a name="l05062"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c">05062</a> <span class="preprocessor">#define  TIM_CCMR2_IC3PSC_0                  ((uint16_t)0x0004)            </span>
<a name="l05063"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d">05063</a> <span class="preprocessor">#define  TIM_CCMR2_IC3PSC_1                  ((uint16_t)0x0008)            </span>
<a name="l05065"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">05065</a> <span class="preprocessor">#define  TIM_CCMR2_IC3F                      ((uint16_t)0x00F0)            </span>
<a name="l05066"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061">05066</a> <span class="preprocessor">#define  TIM_CCMR2_IC3F_0                    ((uint16_t)0x0010)            </span>
<a name="l05067"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849">05067</a> <span class="preprocessor">#define  TIM_CCMR2_IC3F_1                    ((uint16_t)0x0020)            </span>
<a name="l05068"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9">05068</a> <span class="preprocessor">#define  TIM_CCMR2_IC3F_2                    ((uint16_t)0x0040)            </span>
<a name="l05069"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b">05069</a> <span class="preprocessor">#define  TIM_CCMR2_IC3F_3                    ((uint16_t)0x0080)            </span>
<a name="l05071"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">05071</a> <span class="preprocessor">#define  TIM_CCMR2_IC4PSC                    ((uint16_t)0x0C00)            </span>
<a name="l05072"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4">05072</a> <span class="preprocessor">#define  TIM_CCMR2_IC4PSC_0                  ((uint16_t)0x0400)            </span>
<a name="l05073"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66">05073</a> <span class="preprocessor">#define  TIM_CCMR2_IC4PSC_1                  ((uint16_t)0x0800)            </span>
<a name="l05075"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e">05075</a> <span class="preprocessor">#define  TIM_CCMR2_IC4F                      ((uint16_t)0xF000)            </span>
<a name="l05076"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c">05076</a> <span class="preprocessor">#define  TIM_CCMR2_IC4F_0                    ((uint16_t)0x1000)            </span>
<a name="l05077"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85">05077</a> <span class="preprocessor">#define  TIM_CCMR2_IC4F_1                    ((uint16_t)0x2000)            </span>
<a name="l05078"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c">05078</a> <span class="preprocessor">#define  TIM_CCMR2_IC4F_2                    ((uint16_t)0x4000)            </span>
<a name="l05079"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09">05079</a> <span class="preprocessor">#define  TIM_CCMR2_IC4F_3                    ((uint16_t)0x8000)            </span>
<a name="l05081"></a>05081 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCER register  *******************/</span>
<a name="l05082"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">05082</a> <span class="preprocessor">#define  TIM_CCER_CC1E                       ((uint16_t)0x0001)            </span>
<a name="l05083"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">05083</a> <span class="preprocessor">#define  TIM_CCER_CC1P                       ((uint16_t)0x0002)            </span>
<a name="l05084"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">05084</a> <span class="preprocessor">#define  TIM_CCER_CC1NP                      ((uint16_t)0x0008)            </span>
<a name="l05085"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">05085</a> <span class="preprocessor">#define  TIM_CCER_CC2E                       ((uint16_t)0x0010)            </span>
<a name="l05086"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">05086</a> <span class="preprocessor">#define  TIM_CCER_CC2P                       ((uint16_t)0x0020)            </span>
<a name="l05087"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">05087</a> <span class="preprocessor">#define  TIM_CCER_CC2NP                      ((uint16_t)0x0080)            </span>
<a name="l05088"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">05088</a> <span class="preprocessor">#define  TIM_CCER_CC3E                       ((uint16_t)0x0100)            </span>
<a name="l05089"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">05089</a> <span class="preprocessor">#define  TIM_CCER_CC3P                       ((uint16_t)0x0200)            </span>
<a name="l05090"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">05090</a> <span class="preprocessor">#define  TIM_CCER_CC3NP                      ((uint16_t)0x0800)            </span>
<a name="l05091"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">05091</a> <span class="preprocessor">#define  TIM_CCER_CC4E                       ((uint16_t)0x1000)            </span>
<a name="l05092"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">05092</a> <span class="preprocessor">#define  TIM_CCER_CC4P                       ((uint16_t)0x2000)            </span>
<a name="l05093"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">05093</a> <span class="preprocessor">#define  TIM_CCER_CC4NP                      ((uint16_t)0x8000)            </span>
<a name="l05095"></a>05095 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CNT register  ********************/</span>
<a name="l05096"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc">05096</a> <span class="preprocessor">#define  TIM_CNT_CNT                         ((uint16_t)0xFFFF)            </span>
<a name="l05098"></a>05098 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_PSC register  ********************/</span>
<a name="l05099"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35">05099</a> <span class="preprocessor">#define  TIM_PSC_PSC                         ((uint16_t)0xFFFF)            </span>
<a name="l05101"></a>05101 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_ARR register  ********************/</span>
<a name="l05102"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9">05102</a> <span class="preprocessor">#define  TIM_ARR_ARR                         ((uint16_t)0xFFFF)            </span>
<a name="l05104"></a>05104 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR1 register  *******************/</span>
<a name="l05105"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0">05105</a> <span class="preprocessor">#define  TIM_CCR1_CCR1                       ((uint16_t)0xFFFF)            </span>
<a name="l05107"></a>05107 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR2 register  *******************/</span>
<a name="l05108"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba">05108</a> <span class="preprocessor">#define  TIM_CCR2_CCR2                       ((uint16_t)0xFFFF)            </span>
<a name="l05110"></a>05110 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR3 register  *******************/</span>
<a name="l05111"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1">05111</a> <span class="preprocessor">#define  TIM_CCR3_CCR3                       ((uint16_t)0xFFFF)            </span>
<a name="l05113"></a>05113 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR4 register  *******************/</span>
<a name="l05114"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca">05114</a> <span class="preprocessor">#define  TIM_CCR4_CCR4                       ((uint16_t)0xFFFF)            </span>
<a name="l05116"></a>05116 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DCR register  ********************/</span>
<a name="l05117"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">05117</a> <span class="preprocessor">#define  TIM_DCR_DBA                         ((uint16_t)0x001F)            </span>
<a name="l05118"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">05118</a> <span class="preprocessor">#define  TIM_DCR_DBA_0                       ((uint16_t)0x0001)            </span>
<a name="l05119"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">05119</a> <span class="preprocessor">#define  TIM_DCR_DBA_1                       ((uint16_t)0x0002)            </span>
<a name="l05120"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">05120</a> <span class="preprocessor">#define  TIM_DCR_DBA_2                       ((uint16_t)0x0004)            </span>
<a name="l05121"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">05121</a> <span class="preprocessor">#define  TIM_DCR_DBA_3                       ((uint16_t)0x0008)            </span>
<a name="l05122"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">05122</a> <span class="preprocessor">#define  TIM_DCR_DBA_4                       ((uint16_t)0x0010)            </span>
<a name="l05124"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">05124</a> <span class="preprocessor">#define  TIM_DCR_DBL                         ((uint16_t)0x1F00)            </span>
<a name="l05125"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">05125</a> <span class="preprocessor">#define  TIM_DCR_DBL_0                       ((uint16_t)0x0100)            </span>
<a name="l05126"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">05126</a> <span class="preprocessor">#define  TIM_DCR_DBL_1                       ((uint16_t)0x0200)            </span>
<a name="l05127"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">05127</a> <span class="preprocessor">#define  TIM_DCR_DBL_2                       ((uint16_t)0x0400)            </span>
<a name="l05128"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">05128</a> <span class="preprocessor">#define  TIM_DCR_DBL_3                       ((uint16_t)0x0800)            </span>
<a name="l05129"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">05129</a> <span class="preprocessor">#define  TIM_DCR_DBL_4                       ((uint16_t)0x1000)            </span>
<a name="l05131"></a>05131 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DMAR register  *******************/</span>
<a name="l05132"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83">05132</a> <span class="preprocessor">#define  TIM_DMAR_DMAB                       ((uint16_t)0xFFFF)            </span>
<a name="l05134"></a>05134 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_OR register  *********************/</span>
<a name="l05135"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab06e0dfcaeb7a7be254b71b1d4c3fd44">05135</a> <span class="preprocessor">#define  TIM_OR_TI1RMP                       ((uint16_t)0x0003)            </span>
<a name="l05136"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2f9ba136b3dca26c39de5da6eca8fbc1">05136</a> <span class="preprocessor">#define  TIM_OR_TI1RMP_0                     ((uint16_t)0x0001)            </span>
<a name="l05137"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf91cb3077c1904d1e039c99725297bdb">05137</a> <span class="preprocessor">#define  TIM_OR_TI1RMP_1                     ((uint16_t)0x0002)            </span>
<a name="l05139"></a>05139 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l05140"></a>05140 <span class="comment">/*                                                                            */</span>
<a name="l05141"></a>05141 <span class="comment">/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */</span>
<a name="l05142"></a>05142 <span class="comment">/*                                                                            */</span>
<a name="l05143"></a>05143 <span class="comment">/******************************************************************************/</span>
<a name="l05144"></a>05144 
<a name="l05145"></a>05145 <span class="comment">/*******************  Bit definition for USART_SR register  *******************/</span>
<a name="l05146"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac88be3484245af8c1b271ae5c1b97a14">05146</a> <span class="preprocessor">#define  USART_SR_PE                         ((uint16_t)0x0001)            </span>
<a name="l05147"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9eb6fd3f820bd12e0b5a981de1894804">05147</a> <span class="preprocessor">#define  USART_SR_FE                         ((uint16_t)0x0002)            </span>
<a name="l05148"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8938468c5666a8305ade6d80d467c572">05148</a> <span class="preprocessor">#define  USART_SR_NE                         ((uint16_t)0x0004)            </span>
<a name="l05149"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4560fc7a60df4bdf402fc7219ae7b558">05149</a> <span class="preprocessor">#define  USART_SR_ORE                        ((uint16_t)0x0008)            </span>
<a name="l05150"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga336fa8c9965ce18c10972ac80ded611f">05150</a> <span class="preprocessor">#define  USART_SR_IDLE                       ((uint16_t)0x0010)            </span>
<a name="l05151"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa0c99e2bb265b3d58a91aca7a93f7836">05151</a> <span class="preprocessor">#define  USART_SR_RXNE                       ((uint16_t)0x0020)            </span>
<a name="l05152"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga76229b05ac37a5a688e6ba45851a29f1">05152</a> <span class="preprocessor">#define  USART_SR_TC                         ((uint16_t)0x0040)            </span>
<a name="l05153"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga65e9cddf0890113d405342f1d8b5b980">05153</a> <span class="preprocessor">#define  USART_SR_TXE                        ((uint16_t)0x0080)            </span>
<a name="l05154"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5b868b59576f42421226d35628c6b628">05154</a> <span class="preprocessor">#define  USART_SR_LBD                        ((uint16_t)0x0100)            </span>
<a name="l05155"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9250ae2793db0541e6c4bb8837424541">05155</a> <span class="preprocessor">#define  USART_SR_CTS                        ((uint16_t)0x0200)            </span>
<a name="l05157"></a>05157 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_DR register  *******************/</span>
<a name="l05158"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad84ad1e1d0202b41021e2d6e40486bff">05158</a> <span class="preprocessor">#define  USART_DR_DR                         ((uint16_t)0x01FF)            </span>
<a name="l05160"></a>05160 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_BRR register  *******************/</span>
<a name="l05161"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2d7dd57632bcc0f7f3b635da39b4be3e">05161</a> <span class="preprocessor">#define  USART_BRR_DIV_FRACTION              ((uint16_t)0x000F)            </span>
<a name="l05162"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2">05162</a> <span class="preprocessor">#define  USART_BRR_DIV_MANTISSA              ((uint16_t)0xFFF0)            </span>
<a name="l05164"></a>05164 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR1 register  *******************/</span>
<a name="l05165"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac457c519baa28359ab7959fbe0c5cda1">05165</a> <span class="preprocessor">#define  USART_CR1_SBK                       ((uint16_t)0x0001)            </span>
<a name="l05166"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b">05166</a> <span class="preprocessor">#define  USART_CR1_RWU                       ((uint16_t)0x0002)            </span>
<a name="l05167"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">05167</a> <span class="preprocessor">#define  USART_CR1_RE                        ((uint16_t)0x0004)            </span>
<a name="l05168"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">05168</a> <span class="preprocessor">#define  USART_CR1_TE                        ((uint16_t)0x0008)            </span>
<a name="l05169"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">05169</a> <span class="preprocessor">#define  USART_CR1_IDLEIE                    ((uint16_t)0x0010)            </span>
<a name="l05170"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">05170</a> <span class="preprocessor">#define  USART_CR1_RXNEIE                    ((uint16_t)0x0020)            </span>
<a name="l05171"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">05171</a> <span class="preprocessor">#define  USART_CR1_TCIE                      ((uint16_t)0x0040)            </span>
<a name="l05172"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">05172</a> <span class="preprocessor">#define  USART_CR1_TXEIE                     ((uint16_t)0x0080)            </span>
<a name="l05173"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">05173</a> <span class="preprocessor">#define  USART_CR1_PEIE                      ((uint16_t)0x0100)            </span>
<a name="l05174"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">05174</a> <span class="preprocessor">#define  USART_CR1_PS                        ((uint16_t)0x0200)            </span>
<a name="l05175"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">05175</a> <span class="preprocessor">#define  USART_CR1_PCE                       ((uint16_t)0x0400)            </span>
<a name="l05176"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">05176</a> <span class="preprocessor">#define  USART_CR1_WAKE                      ((uint16_t)0x0800)            </span>
<a name="l05177"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">05177</a> <span class="preprocessor">#define  USART_CR1_M                         ((uint16_t)0x1000)            </span>
<a name="l05178"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947">05178</a> <span class="preprocessor">#define  USART_CR1_UE                        ((uint16_t)0x2000)            </span>
<a name="l05179"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">05179</a> <span class="preprocessor">#define  USART_CR1_OVER8                     ((uint16_t)0x8000)            </span>
<a name="l05181"></a>05181 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR2 register  *******************/</span>
<a name="l05182"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">05182</a> <span class="preprocessor">#define  USART_CR2_ADD                       ((uint16_t)0x000F)            </span>
<a name="l05183"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">05183</a> <span class="preprocessor">#define  USART_CR2_LBDL                      ((uint16_t)0x0020)            </span>
<a name="l05184"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">05184</a> <span class="preprocessor">#define  USART_CR2_LBDIE                     ((uint16_t)0x0040)            </span>
<a name="l05185"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e">05185</a> <span class="preprocessor">#define  USART_CR2_LBCL                      ((uint16_t)0x0100)            </span>
<a name="l05186"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb">05186</a> <span class="preprocessor">#define  USART_CR2_CPHA                      ((uint16_t)0x0200)            </span>
<a name="l05187"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">05187</a> <span class="preprocessor">#define  USART_CR2_CPOL                      ((uint16_t)0x0400)            </span>
<a name="l05188"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">05188</a> <span class="preprocessor">#define  USART_CR2_CLKEN                     ((uint16_t)0x0800)            </span>
<a name="l05190"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">05190</a> <span class="preprocessor">#define  USART_CR2_STOP                      ((uint16_t)0x3000)            </span>
<a name="l05191"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61">05191</a> <span class="preprocessor">#define  USART_CR2_STOP_0                    ((uint16_t)0x1000)            </span>
<a name="l05192"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b">05192</a> <span class="preprocessor">#define  USART_CR2_STOP_1                    ((uint16_t)0x2000)            </span>
<a name="l05194"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">05194</a> <span class="preprocessor">#define  USART_CR2_LINEN                     ((uint16_t)0x4000)            </span>
<a name="l05196"></a>05196 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR3 register  *******************/</span>
<a name="l05197"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">05197</a> <span class="preprocessor">#define  USART_CR3_EIE                       ((uint16_t)0x0001)            </span>
<a name="l05198"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">05198</a> <span class="preprocessor">#define  USART_CR3_IREN                      ((uint16_t)0x0002)            </span>
<a name="l05199"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80">05199</a> <span class="preprocessor">#define  USART_CR3_IRLP                      ((uint16_t)0x0004)            </span>
<a name="l05200"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">05200</a> <span class="preprocessor">#define  USART_CR3_HDSEL                     ((uint16_t)0x0008)            </span>
<a name="l05201"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">05201</a> <span class="preprocessor">#define  USART_CR3_NACK                      ((uint16_t)0x0010)            </span>
<a name="l05202"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">05202</a> <span class="preprocessor">#define  USART_CR3_SCEN                      ((uint16_t)0x0020)            </span>
<a name="l05203"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">05203</a> <span class="preprocessor">#define  USART_CR3_DMAR                      ((uint16_t)0x0040)            </span>
<a name="l05204"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">05204</a> <span class="preprocessor">#define  USART_CR3_DMAT                      ((uint16_t)0x0080)            </span>
<a name="l05205"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">05205</a> <span class="preprocessor">#define  USART_CR3_RTSE                      ((uint16_t)0x0100)            </span>
<a name="l05206"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">05206</a> <span class="preprocessor">#define  USART_CR3_CTSE                      ((uint16_t)0x0200)            </span>
<a name="l05207"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">05207</a> <span class="preprocessor">#define  USART_CR3_CTSIE                     ((uint16_t)0x0400)            </span>
<a name="l05208"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826">05208</a> <span class="preprocessor">#define  USART_CR3_ONEBIT                    ((uint16_t)0x0800)            </span>
<a name="l05210"></a>05210 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_GTPR register  ******************/</span>
<a name="l05211"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">05211</a> <span class="preprocessor">#define  USART_GTPR_PSC                      ((uint16_t)0x00FF)            </span>
<a name="l05212"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c49c90d83a0e3746b56b2a0a3b0ddcb">05212</a> <span class="preprocessor">#define  USART_GTPR_PSC_0                    ((uint16_t)0x0001)            </span>
<a name="l05213"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8eab5000ab993991d0da8ffbd386c92b">05213</a> <span class="preprocessor">#define  USART_GTPR_PSC_1                    ((uint16_t)0x0002)            </span>
<a name="l05214"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9d74604b6e1ab08a45ea4fe6b3f6b5cd">05214</a> <span class="preprocessor">#define  USART_GTPR_PSC_2                    ((uint16_t)0x0004)            </span>
<a name="l05215"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1b6b237fcac675f8f047c4ff64248486">05215</a> <span class="preprocessor">#define  USART_GTPR_PSC_3                    ((uint16_t)0x0008)            </span>
<a name="l05216"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad1c0e92df8edb974008b3d37d12f655a">05216</a> <span class="preprocessor">#define  USART_GTPR_PSC_4                    ((uint16_t)0x0010)            </span>
<a name="l05217"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga12dda4877432bc181c9684b0830b1b7b">05217</a> <span class="preprocessor">#define  USART_GTPR_PSC_5                    ((uint16_t)0x0020)            </span>
<a name="l05218"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga045e834b03e7a06b2005a13923af424a">05218</a> <span class="preprocessor">#define  USART_GTPR_PSC_6                    ((uint16_t)0x0040)            </span>
<a name="l05219"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad3da67d3c9c3abf436098a86477d2dfc">05219</a> <span class="preprocessor">#define  USART_GTPR_PSC_7                    ((uint16_t)0x0080)            </span>
<a name="l05221"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b">05221</a> <span class="preprocessor">#define  USART_GTPR_GT                       ((uint16_t)0xFF00)            </span>
<a name="l05223"></a>05223 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l05224"></a>05224 <span class="comment">/*                                                                            */</span>
<a name="l05225"></a>05225 <span class="comment">/*                     Universal Serial Bus (USB)                             */</span>
<a name="l05226"></a>05226 <span class="comment">/*                                                                            */</span>
<a name="l05227"></a>05227 <span class="comment">/******************************************************************************/</span>
<a name="l05228"></a>05228 
<a name="l05230"></a>05230 <span class="comment">/*******************  Bit definition for USB_EP0R register  *******************/</span>
<a name="l05231"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae3b67942accae8b35e4f00d92945b223">05231</a> <span class="preprocessor">#define  USB_EP0R_EA                         ((uint16_t)0x000F)            </span>
<a name="l05233"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga862576f20495c01e326a65cc0c112a57">05233</a> <span class="preprocessor">#define  USB_EP0R_STAT_TX                    ((uint16_t)0x0030)            </span>
<a name="l05234"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga919b04e2492db0466720a7168694d3b4">05234</a> <span class="preprocessor">#define  USB_EP0R_STAT_TX_0                  ((uint16_t)0x0010)            </span>
<a name="l05235"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga36a0a17f3ca6007ab54c75287c3c1d12">05235</a> <span class="preprocessor">#define  USB_EP0R_STAT_TX_1                  ((uint16_t)0x0020)            </span>
<a name="l05237"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac929aa81564d7eafc42a47a521c21092">05237</a> <span class="preprocessor">#define  USB_EP0R_DTOG_TX                    ((uint16_t)0x0040)            </span>
<a name="l05238"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4a4e367bf70fe158bc233b2360cc6460">05238</a> <span class="preprocessor">#define  USB_EP0R_CTR_TX                     ((uint16_t)0x0080)            </span>
<a name="l05239"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf2589d948496337123baa2e93a63f440">05239</a> <span class="preprocessor">#define  USB_EP0R_EP_KIND                    ((uint16_t)0x0100)            </span>
<a name="l05241"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga25d066c87ce1f2dbf47eb69a858a1ca6">05241</a> <span class="preprocessor">#define  USB_EP0R_EP_TYPE                    ((uint16_t)0x0600)            </span>
<a name="l05242"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga186c25e6f0ae006d8de549a8b1b064b4">05242</a> <span class="preprocessor">#define  USB_EP0R_EP_TYPE_0                  ((uint16_t)0x0200)            </span>
<a name="l05243"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaba9cc9e33a37333cc8e66fe898c891a5">05243</a> <span class="preprocessor">#define  USB_EP0R_EP_TYPE_1                  ((uint16_t)0x0400)            </span>
<a name="l05245"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac48254a5caf1609d76013d3b1936293e">05245</a> <span class="preprocessor">#define  USB_EP0R_SETUP                      ((uint16_t)0x0800)            </span>
<a name="l05247"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac6734066538fd757f47f0efb9ad7ca14">05247</a> <span class="preprocessor">#define  USB_EP0R_STAT_RX                    ((uint16_t)0x3000)            </span>
<a name="l05248"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf02d4ffe4917e7e0d2700799427c4f08">05248</a> <span class="preprocessor">#define  USB_EP0R_STAT_RX_0                  ((uint16_t)0x1000)            </span>
<a name="l05249"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3639d1306965e7bae933109d0b2a2690">05249</a> <span class="preprocessor">#define  USB_EP0R_STAT_RX_1                  ((uint16_t)0x2000)            </span>
<a name="l05251"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6435c568d9d0360237121ac23815be7c">05251</a> <span class="preprocessor">#define  USB_EP0R_DTOG_RX                    ((uint16_t)0x4000)            </span>
<a name="l05252"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae90a903ea5f0b585499692fddd0696f">05252</a> <span class="preprocessor">#define  USB_EP0R_CTR_RX                     ((uint16_t)0x8000)            </span>
<a name="l05254"></a>05254 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP1R register  *******************/</span>
<a name="l05255"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga61bfd17ec724c408a2fb89499949892b">05255</a> <span class="preprocessor">#define  USB_EP1R_EA                         ((uint16_t)0x000F)            </span>
<a name="l05257"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4365d763bcc7ec722cea3daad40c5e72">05257</a> <span class="preprocessor">#define  USB_EP1R_STAT_TX                    ((uint16_t)0x0030)            </span>
<a name="l05258"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga07ebc48561a0c72e0912aead4bfbb524">05258</a> <span class="preprocessor">#define  USB_EP1R_STAT_TX_0                  ((uint16_t)0x0010)            </span>
<a name="l05259"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7b8c1dc47238a31ff9141be84af85b3c">05259</a> <span class="preprocessor">#define  USB_EP1R_STAT_TX_1                  ((uint16_t)0x0020)            </span>
<a name="l05261"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaef4e3d8503c38d4b4b13a4505dd19977">05261</a> <span class="preprocessor">#define  USB_EP1R_DTOG_TX                    ((uint16_t)0x0040)            </span>
<a name="l05262"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaf2ede79abfcf2fb75f22124fbab4f6c">05262</a> <span class="preprocessor">#define  USB_EP1R_CTR_TX                     ((uint16_t)0x0080)            </span>
<a name="l05263"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga936b9ec917ee6fb7bd187e319d2abdd3">05263</a> <span class="preprocessor">#define  USB_EP1R_EP_KIND                    ((uint16_t)0x0100)            </span>
<a name="l05265"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2a77c1bb653218eb77c8bc7b730a559b">05265</a> <span class="preprocessor">#define  USB_EP1R_EP_TYPE                    ((uint16_t)0x0600)            </span>
<a name="l05266"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga17f830c11fd819376d53c3d566809816">05266</a> <span class="preprocessor">#define  USB_EP1R_EP_TYPE_0                  ((uint16_t)0x0200)            </span>
<a name="l05267"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac907cd092feda721460e04fbeb04a234">05267</a> <span class="preprocessor">#define  USB_EP1R_EP_TYPE_1                  ((uint16_t)0x0400)            </span>
<a name="l05269"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga53eff2fff5357ba65cb4b0d412ee8716">05269</a> <span class="preprocessor">#define  USB_EP1R_SETUP                      ((uint16_t)0x0800)            </span>
<a name="l05271"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0cef1455ce114d301ac3abe67e286cc8">05271</a> <span class="preprocessor">#define  USB_EP1R_STAT_RX                    ((uint16_t)0x3000)            </span>
<a name="l05272"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga79e7aa9bc85d3bc00776a607ddae3b4b">05272</a> <span class="preprocessor">#define  USB_EP1R_STAT_RX_0                  ((uint16_t)0x1000)            </span>
<a name="l05273"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4e2b70ba0e02883b5625d716551707e2">05273</a> <span class="preprocessor">#define  USB_EP1R_STAT_RX_1                  ((uint16_t)0x2000)            </span>
<a name="l05275"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4afe4e239397c4d8b8907684918bdddf">05275</a> <span class="preprocessor">#define  USB_EP1R_DTOG_RX                    ((uint16_t)0x4000)            </span>
<a name="l05276"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac95bae64df91e841f74220a851bfb30f">05276</a> <span class="preprocessor">#define  USB_EP1R_CTR_RX                     ((uint16_t)0x8000)            </span>
<a name="l05278"></a>05278 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP2R register  *******************/</span>
<a name="l05279"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaffc4382ff093763783047c432fe09a12">05279</a> <span class="preprocessor">#define  USB_EP2R_EA                         ((uint16_t)0x000F)            </span>
<a name="l05281"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga72f1f93adc3349b90a2945a01cad0919">05281</a> <span class="preprocessor">#define  USB_EP2R_STAT_TX                    ((uint16_t)0x0030)            </span>
<a name="l05282"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabadb70a506a9cf0b55eb068b3ac0b00f">05282</a> <span class="preprocessor">#define  USB_EP2R_STAT_TX_0                  ((uint16_t)0x0010)            </span>
<a name="l05283"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae90b53c11f221d755ea4580d5f1c1272">05283</a> <span class="preprocessor">#define  USB_EP2R_STAT_TX_1                  ((uint16_t)0x0020)            </span>
<a name="l05285"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa05c1c21c954c62f693262b673150938">05285</a> <span class="preprocessor">#define  USB_EP2R_DTOG_TX                    ((uint16_t)0x0040)            </span>
<a name="l05286"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7edfd23fc4691ebdb71644f473d6d135">05286</a> <span class="preprocessor">#define  USB_EP2R_CTR_TX                     ((uint16_t)0x0080)            </span>
<a name="l05287"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac7584ca4756416b5bc6d033f4c1696ec">05287</a> <span class="preprocessor">#define  USB_EP2R_EP_KIND                    ((uint16_t)0x0100)            </span>
<a name="l05289"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0e42c6e450ff133d48721cfd674e2f6b">05289</a> <span class="preprocessor">#define  USB_EP2R_EP_TYPE                    ((uint16_t)0x0600)            </span>
<a name="l05290"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga543a5d09d3c3b2abcc16d793a0c71367">05290</a> <span class="preprocessor">#define  USB_EP2R_EP_TYPE_0                  ((uint16_t)0x0200)            </span>
<a name="l05291"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacd2fd604944ab1664f86e65652af1164">05291</a> <span class="preprocessor">#define  USB_EP2R_EP_TYPE_1                  ((uint16_t)0x0400)            </span>
<a name="l05293"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga437b0f44882cc16d5828198bd488056f">05293</a> <span class="preprocessor">#define  USB_EP2R_SETUP                      ((uint16_t)0x0800)            </span>
<a name="l05295"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga497ea16b0ed9e0992e4c896032304df8">05295</a> <span class="preprocessor">#define  USB_EP2R_STAT_RX                    ((uint16_t)0x3000)            </span>
<a name="l05296"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7a3f003cf99146d6e081937528b55414">05296</a> <span class="preprocessor">#define  USB_EP2R_STAT_RX_0                  ((uint16_t)0x1000)            </span>
<a name="l05297"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga79fbc5adeb91de8cebc00420a8dbf973">05297</a> <span class="preprocessor">#define  USB_EP2R_STAT_RX_1                  ((uint16_t)0x2000)            </span>
<a name="l05299"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga326b63c254cb1c8ebc398344cb02d1d8">05299</a> <span class="preprocessor">#define  USB_EP2R_DTOG_RX                    ((uint16_t)0x4000)            </span>
<a name="l05300"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa01818d183df56ba169b41f9cb92693e">05300</a> <span class="preprocessor">#define  USB_EP2R_CTR_RX                     ((uint16_t)0x8000)            </span>
<a name="l05302"></a>05302 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP3R register  *******************/</span>
<a name="l05303"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8103ec24894479d4215ea1f73a1def2d">05303</a> <span class="preprocessor">#define  USB_EP3R_EA                         ((uint16_t)0x000F)            </span>
<a name="l05305"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga43442a705ddb3716213aeed77cb2c202">05305</a> <span class="preprocessor">#define  USB_EP3R_STAT_TX                    ((uint16_t)0x0030)            </span>
<a name="l05306"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7c150a6637cf9cf296644d0444295902">05306</a> <span class="preprocessor">#define  USB_EP3R_STAT_TX_0                  ((uint16_t)0x0010)            </span>
<a name="l05307"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa3c0a133713e0f757e8747b2991351c9">05307</a> <span class="preprocessor">#define  USB_EP3R_STAT_TX_1                  ((uint16_t)0x0020)            </span>
<a name="l05309"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga83a06d117379ef703154fa597a16a153">05309</a> <span class="preprocessor">#define  USB_EP3R_DTOG_TX                    ((uint16_t)0x0040)            </span>
<a name="l05310"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga72e92978d1718ed42354990dda6aade6">05310</a> <span class="preprocessor">#define  USB_EP3R_CTR_TX                     ((uint16_t)0x0080)            </span>
<a name="l05311"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga77d4af5f3ff4983a17615aa6ba5d28a2">05311</a> <span class="preprocessor">#define  USB_EP3R_EP_KIND                    ((uint16_t)0x0100)            </span>
<a name="l05313"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac551f5a107469c923c8e8e89c707d280">05313</a> <span class="preprocessor">#define  USB_EP3R_EP_TYPE                    ((uint16_t)0x0600)            </span>
<a name="l05314"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadfd48b4b976c45806d032ce78a5f76d3">05314</a> <span class="preprocessor">#define  USB_EP3R_EP_TYPE_0                  ((uint16_t)0x0200)            </span>
<a name="l05315"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaa2bc881917c5d7809842c32f49d8a0f">05315</a> <span class="preprocessor">#define  USB_EP3R_EP_TYPE_1                  ((uint16_t)0x0400)            </span>
<a name="l05317"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabcc3dd0a7eb110e4bfaf6120a1ce4d68">05317</a> <span class="preprocessor">#define  USB_EP3R_SETUP                      ((uint16_t)0x0800)            </span>
<a name="l05319"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacea3f225ef6c9d9a4689f93a8de2cf19">05319</a> <span class="preprocessor">#define  USB_EP3R_STAT_RX                    ((uint16_t)0x3000)            </span>
<a name="l05320"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga910b585e43e597a50f2e526faa648ee2">05320</a> <span class="preprocessor">#define  USB_EP3R_STAT_RX_0                  ((uint16_t)0x1000)            </span>
<a name="l05321"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9766d9c6cfb0bdd7e408d06d26d6b801">05321</a> <span class="preprocessor">#define  USB_EP3R_STAT_RX_1                  ((uint16_t)0x2000)            </span>
<a name="l05323"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad3c2a17608b681cb8e787e18ce2dc1ac">05323</a> <span class="preprocessor">#define  USB_EP3R_DTOG_RX                    ((uint16_t)0x4000)            </span>
<a name="l05324"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga21d65ea974a9dd9cc481de80c11d3675">05324</a> <span class="preprocessor">#define  USB_EP3R_CTR_RX                     ((uint16_t)0x8000)            </span>
<a name="l05326"></a>05326 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP4R register  *******************/</span>
<a name="l05327"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab8d0f2c5284ca348cc99e3e5c4294668">05327</a> <span class="preprocessor">#define  USB_EP4R_EA                         ((uint16_t)0x000F)            </span>
<a name="l05329"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaacf811e41751fefda5d9077cad2ba60b">05329</a> <span class="preprocessor">#define  USB_EP4R_STAT_TX                    ((uint16_t)0x0030)            </span>
<a name="l05330"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5e6b3c1e98e1413500545da080595e46">05330</a> <span class="preprocessor">#define  USB_EP4R_STAT_TX_0                  ((uint16_t)0x0010)            </span>
<a name="l05331"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga67bbda2420d5fdb9f8892ed5c9e68549">05331</a> <span class="preprocessor">#define  USB_EP4R_STAT_TX_1                  ((uint16_t)0x0020)            </span>
<a name="l05333"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga29acf144e69977a5cf0ca9374f79cb27">05333</a> <span class="preprocessor">#define  USB_EP4R_DTOG_TX                    ((uint16_t)0x0040)            </span>
<a name="l05334"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad9454e43b3d9813ddc09475ab09855ca">05334</a> <span class="preprocessor">#define  USB_EP4R_CTR_TX                     ((uint16_t)0x0080)            </span>
<a name="l05335"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab2a9a454cb564b08e3bb62359d4092f9">05335</a> <span class="preprocessor">#define  USB_EP4R_EP_KIND                    ((uint16_t)0x0100)            </span>
<a name="l05337"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad1044c4ac3997a06e29a1681b922d702">05337</a> <span class="preprocessor">#define  USB_EP4R_EP_TYPE                    ((uint16_t)0x0600)            </span>
<a name="l05338"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacafaf594d7356d1a4d971d32a41722d2">05338</a> <span class="preprocessor">#define  USB_EP4R_EP_TYPE_0                  ((uint16_t)0x0200)            </span>
<a name="l05339"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaff26b871511d2ab485af97d52f1f0623">05339</a> <span class="preprocessor">#define  USB_EP4R_EP_TYPE_1                  ((uint16_t)0x0400)            </span>
<a name="l05341"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad7087793d622a63056920f112fca7615">05341</a> <span class="preprocessor">#define  USB_EP4R_SETUP                      ((uint16_t)0x0800)            </span>
<a name="l05343"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab0512a877b5b5705f0fcf9b9a30bc597">05343</a> <span class="preprocessor">#define  USB_EP4R_STAT_RX                    ((uint16_t)0x3000)            </span>
<a name="l05344"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga36a7fcb65f04cb50ad4c6a02de4d0731">05344</a> <span class="preprocessor">#define  USB_EP4R_STAT_RX_0                  ((uint16_t)0x1000)            </span>
<a name="l05345"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga52086da3ad4981cef263854bdde59846">05345</a> <span class="preprocessor">#define  USB_EP4R_STAT_RX_1                  ((uint16_t)0x2000)            </span>
<a name="l05347"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac166ef194c7f31377a4f17958f7639cf">05347</a> <span class="preprocessor">#define  USB_EP4R_DTOG_RX                    ((uint16_t)0x4000)            </span>
<a name="l05348"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga14f2784a645fc6e657035150b6a3d9d7">05348</a> <span class="preprocessor">#define  USB_EP4R_CTR_RX                     ((uint16_t)0x8000)            </span>
<a name="l05350"></a>05350 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP5R register  *******************/</span>
<a name="l05351"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad14f464f2f9fb4191c28cf62c1562b40">05351</a> <span class="preprocessor">#define  USB_EP5R_EA                         ((uint16_t)0x000F)            </span>
<a name="l05353"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1a66a56092148b1468f7739d966a88e6">05353</a> <span class="preprocessor">#define  USB_EP5R_STAT_TX                    ((uint16_t)0x0030)            </span>
<a name="l05354"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga40a56951790502a094b0ca005f059d04">05354</a> <span class="preprocessor">#define  USB_EP5R_STAT_TX_0                  ((uint16_t)0x0010)            </span>
<a name="l05355"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga562ee96f7835677e479a8b0e3e4fff3a">05355</a> <span class="preprocessor">#define  USB_EP5R_STAT_TX_1                  ((uint16_t)0x0020)            </span>
<a name="l05357"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga55a4774972a2264a41dc414fcc63fa49">05357</a> <span class="preprocessor">#define  USB_EP5R_DTOG_TX                    ((uint16_t)0x0040)            </span>
<a name="l05358"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3458aa82347b2509fe87e1b372c79d24">05358</a> <span class="preprocessor">#define  USB_EP5R_CTR_TX                     ((uint16_t)0x0080)            </span>
<a name="l05359"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga41083108d46af2976d56c78bb3d2ac2d">05359</a> <span class="preprocessor">#define  USB_EP5R_EP_KIND                    ((uint16_t)0x0100)            </span>
<a name="l05361"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga53060d1aa68286e5cd9896d54a47b297">05361</a> <span class="preprocessor">#define  USB_EP5R_EP_TYPE                    ((uint16_t)0x0600)            </span>
<a name="l05362"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga08ae60a01bef3a95d1ba57dbbc6ec2b6">05362</a> <span class="preprocessor">#define  USB_EP5R_EP_TYPE_0                  ((uint16_t)0x0200)            </span>
<a name="l05363"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga42091c492178dd4d3855df3d94c78ff9">05363</a> <span class="preprocessor">#define  USB_EP5R_EP_TYPE_1                  ((uint16_t)0x0400)            </span>
<a name="l05365"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf3f5e59be6b6ec7e7b4350df7bde1c3e">05365</a> <span class="preprocessor">#define  USB_EP5R_SETUP                      ((uint16_t)0x0800)            </span>
<a name="l05367"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae708de938ec30cdb7d69dcb67d7b88d">05367</a> <span class="preprocessor">#define  USB_EP5R_STAT_RX                    ((uint16_t)0x3000)            </span>
<a name="l05368"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3b412c07cfdd1de667d8d5a87b75edf0">05368</a> <span class="preprocessor">#define  USB_EP5R_STAT_RX_0                  ((uint16_t)0x1000)            </span>
<a name="l05369"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1bc6885776f3f10c9b60b425a7160e02">05369</a> <span class="preprocessor">#define  USB_EP5R_STAT_RX_1                  ((uint16_t)0x2000)            </span>
<a name="l05371"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7ef8b07bce336d51ce1e38c9eba6a4d4">05371</a> <span class="preprocessor">#define  USB_EP5R_DTOG_RX                    ((uint16_t)0x4000)            </span>
<a name="l05372"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga69b154f94e7c1c8f90a654181439fc25">05372</a> <span class="preprocessor">#define  USB_EP5R_CTR_RX                     ((uint16_t)0x8000)            </span>
<a name="l05374"></a>05374 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP6R register  *******************/</span>
<a name="l05375"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab580a153e80a29d9a9e3bf092e3f9b18">05375</a> <span class="preprocessor">#define  USB_EP6R_EA                         ((uint16_t)0x000F)            </span>
<a name="l05377"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga28dfec5b19802ed681ff9b61f31a3b6f">05377</a> <span class="preprocessor">#define  USB_EP6R_STAT_TX                    ((uint16_t)0x0030)            </span>
<a name="l05378"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1e4603d6adc29d8c5f424dae1624752e">05378</a> <span class="preprocessor">#define  USB_EP6R_STAT_TX_0                  ((uint16_t)0x0010)            </span>
<a name="l05379"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac6cc32a6857d84de8c378718adbf01d2">05379</a> <span class="preprocessor">#define  USB_EP6R_STAT_TX_1                  ((uint16_t)0x0020)            </span>
<a name="l05381"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga856ec5e4b02785b27b947bfd3ea2347c">05381</a> <span class="preprocessor">#define  USB_EP6R_DTOG_TX                    ((uint16_t)0x0040)            </span>
<a name="l05382"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1b40906a07a144c1e85befee6a52f8ae">05382</a> <span class="preprocessor">#define  USB_EP6R_CTR_TX                     ((uint16_t)0x0080)            </span>
<a name="l05383"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga38ccd0cc4d5fbfa074145bdc8b5f4364">05383</a> <span class="preprocessor">#define  USB_EP6R_EP_KIND                    ((uint16_t)0x0100)            </span>
<a name="l05385"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa2f3826ba70579298c3c65e04d906034">05385</a> <span class="preprocessor">#define  USB_EP6R_EP_TYPE                    ((uint16_t)0x0600)            </span>
<a name="l05386"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf594c2e471ad52d40258609f41391744">05386</a> <span class="preprocessor">#define  USB_EP6R_EP_TYPE_0                  ((uint16_t)0x0200)            </span>
<a name="l05387"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga44020d31623bb3926810aa2ac37d6b1f">05387</a> <span class="preprocessor">#define  USB_EP6R_EP_TYPE_1                  ((uint16_t)0x0400)            </span>
<a name="l05389"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa457c6b4828efcdd0776701d5674b18a">05389</a> <span class="preprocessor">#define  USB_EP6R_SETUP                      ((uint16_t)0x0800)            </span>
<a name="l05391"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga716323a13ae3dcf191477adaf541c543">05391</a> <span class="preprocessor">#define  USB_EP6R_STAT_RX                    ((uint16_t)0x3000)            </span>
<a name="l05392"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga892f49ced775693aaef2a4a1dc587356">05392</a> <span class="preprocessor">#define  USB_EP6R_STAT_RX_0                  ((uint16_t)0x1000)            </span>
<a name="l05393"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8c92886f22d28a575c5af29c8cfd0333">05393</a> <span class="preprocessor">#define  USB_EP6R_STAT_RX_1                  ((uint16_t)0x2000)            </span>
<a name="l05395"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4f5529ee2b7f146c5fe8f1211c6d654a">05395</a> <span class="preprocessor">#define  USB_EP6R_DTOG_RX                    ((uint16_t)0x4000)            </span>
<a name="l05396"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac33fef6492f76bfd9226e50690c2aeb9">05396</a> <span class="preprocessor">#define  USB_EP6R_CTR_RX                     ((uint16_t)0x8000)            </span>
<a name="l05398"></a>05398 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP7R register  *******************/</span>
<a name="l05399"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7d3552066cff58ccb5d14e6544376bf2">05399</a> <span class="preprocessor">#define  USB_EP7R_EA                         ((uint16_t)0x000F)            </span>
<a name="l05401"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa54931d69b103edd1645da14aa95cd2f">05401</a> <span class="preprocessor">#define  USB_EP7R_STAT_TX                    ((uint16_t)0x0030)            </span>
<a name="l05402"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga82501bdb4d24970c55d1665419f0fd08">05402</a> <span class="preprocessor">#define  USB_EP7R_STAT_TX_0                  ((uint16_t)0x0010)            </span>
<a name="l05403"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga52da5e2f3fe1ef908d1cab542453e439">05403</a> <span class="preprocessor">#define  USB_EP7R_STAT_TX_1                  ((uint16_t)0x0020)            </span>
<a name="l05405"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf6314cddfd8f778397052c4cfb7a564e">05405</a> <span class="preprocessor">#define  USB_EP7R_DTOG_TX                    ((uint16_t)0x0040)            </span>
<a name="l05406"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c66ffcbfaa2ef979d04c608f16d61b1">05406</a> <span class="preprocessor">#define  USB_EP7R_CTR_TX                     ((uint16_t)0x0080)            </span>
<a name="l05407"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4f45620f93bc35cdc97f49c2296c4c5a">05407</a> <span class="preprocessor">#define  USB_EP7R_EP_KIND                    ((uint16_t)0x0100)            </span>
<a name="l05409"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8008f19cb9807a33e251ede8634bba92">05409</a> <span class="preprocessor">#define  USB_EP7R_EP_TYPE                    ((uint16_t)0x0600)            </span>
<a name="l05410"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad35be686df9d41fe31b97dcbbb4121ac">05410</a> <span class="preprocessor">#define  USB_EP7R_EP_TYPE_0                  ((uint16_t)0x0200)            </span>
<a name="l05411"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa71ac160279048c68a8fa9dc9418b68f">05411</a> <span class="preprocessor">#define  USB_EP7R_EP_TYPE_1                  ((uint16_t)0x0400)            </span>
<a name="l05413"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab6542407d1b4fc193be57fef798f5b40">05413</a> <span class="preprocessor">#define  USB_EP7R_SETUP                      ((uint16_t)0x0800)            </span>
<a name="l05415"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1a6297f8f4d92d046da5f5ed0b7df8bf">05415</a> <span class="preprocessor">#define  USB_EP7R_STAT_RX                    ((uint16_t)0x3000)            </span>
<a name="l05416"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab1c69e0a08464ae204eeda0d32a0e5cf">05416</a> <span class="preprocessor">#define  USB_EP7R_STAT_RX_0                  ((uint16_t)0x1000)            </span>
<a name="l05417"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga28a0b7a215abd309bd235b94e7105d0e">05417</a> <span class="preprocessor">#define  USB_EP7R_STAT_RX_1                  ((uint16_t)0x2000)            </span>
<a name="l05419"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf3cf359b15d3ae41c1687b8adc92bd4b">05419</a> <span class="preprocessor">#define  USB_EP7R_DTOG_RX                    ((uint16_t)0x4000)            </span>
<a name="l05420"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga57462394edc3a3da2f06671ec5532500">05420</a> <span class="preprocessor">#define  USB_EP7R_CTR_RX                     ((uint16_t)0x8000)            </span>
<a name="l05423"></a>05423 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_CNTR register  *******************/</span>
<a name="l05424"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga36c68275445560edf0ccb7aa76bc769f">05424</a> <span class="preprocessor">#define  USB_CNTR_FRES                       ((uint16_t)0x0001)            </span>
<a name="l05425"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2829af32a785e947b469b2bb0702ac8d">05425</a> <span class="preprocessor">#define  USB_CNTR_PDWN                       ((uint16_t)0x0002)            </span>
<a name="l05426"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1f1470b7921ac311a949ec100cf0228a">05426</a> <span class="preprocessor">#define  USB_CNTR_LP_MODE                    ((uint16_t)0x0004)            </span>
<a name="l05427"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaec679add6d4151c3b39e43a33e05466a">05427</a> <span class="preprocessor">#define  USB_CNTR_FSUSP                      ((uint16_t)0x0008)            </span>
<a name="l05428"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4dfc6611f4a04fd70dbe993d81d421e3">05428</a> <span class="preprocessor">#define  USB_CNTR_RESUME                     ((uint16_t)0x0010)            </span>
<a name="l05429"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga71fe7bddc1d39bf24e1bca420210f31c">05429</a> <span class="preprocessor">#define  USB_CNTR_ESOFM                      ((uint16_t)0x0100)            </span>
<a name="l05430"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae21d26a7822bae0b6cc512782a75d44e">05430</a> <span class="preprocessor">#define  USB_CNTR_SOFM                       ((uint16_t)0x0200)            </span>
<a name="l05431"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4542414ab68ac0a722f9f3853b5c7a84">05431</a> <span class="preprocessor">#define  USB_CNTR_RESETM                     ((uint16_t)0x0400)            </span>
<a name="l05432"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0ae46eb0e83618bc7267543b7e6beaea">05432</a> <span class="preprocessor">#define  USB_CNTR_SUSPM                      ((uint16_t)0x0800)            </span>
<a name="l05433"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa88ca8d955846272e2541b8e13f29343">05433</a> <span class="preprocessor">#define  USB_CNTR_WKUPM                      ((uint16_t)0x1000)            </span>
<a name="l05434"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa5f7187f084256a9445a3cac84b11cb5">05434</a> <span class="preprocessor">#define  USB_CNTR_ERRM                       ((uint16_t)0x2000)            </span>
<a name="l05435"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaf2a125a2e5bc4362faa7be62f6dafc6">05435</a> <span class="preprocessor">#define  USB_CNTR_PMAOVRM                    ((uint16_t)0x4000)            </span>
<a name="l05436"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf00ba2990a5f24fb0e05802d82f24abc">05436</a> <span class="preprocessor">#define  USB_CNTR_CTRM                       ((uint16_t)0x8000)            </span>
<a name="l05438"></a>05438 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_ISTR register  *******************/</span>
<a name="l05439"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7aaa1c2bc97b02f8eac69a9a565ad73f">05439</a> <span class="preprocessor">#define  USB_ISTR_EP_ID                      ((uint16_t)0x000F)            </span>
<a name="l05440"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga81c3cbe7072f6821b808037365962a93">05440</a> <span class="preprocessor">#define  USB_ISTR_DIR                        ((uint16_t)0x0010)            </span>
<a name="l05441"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7b163b7bdc25b4f0671ec2c79cf10c88">05441</a> <span class="preprocessor">#define  USB_ISTR_ESOF                       ((uint16_t)0x0100)            </span>
<a name="l05442"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga91395f98d9e70d3addcfa2aaca531529">05442</a> <span class="preprocessor">#define  USB_ISTR_SOF                        ((uint16_t)0x0200)            </span>
<a name="l05443"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga937fa6afcc3a8fa3b3597ac81b39216b">05443</a> <span class="preprocessor">#define  USB_ISTR_RESET                      ((uint16_t)0x0400)            </span>
<a name="l05444"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa4853d529d9326e3d24ef5fd2861b7d1">05444</a> <span class="preprocessor">#define  USB_ISTR_SUSP                       ((uint16_t)0x0800)            </span>
<a name="l05445"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga84e13c7c106d028a20a8af0244f66532">05445</a> <span class="preprocessor">#define  USB_ISTR_WKUP                       ((uint16_t)0x1000)            </span>
<a name="l05446"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga50875e0075a050305a676eadcf6a5c3a">05446</a> <span class="preprocessor">#define  USB_ISTR_ERR                        ((uint16_t)0x2000)            </span>
<a name="l05447"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa4581fce2e7008ea4be136cdfc3936e0">05447</a> <span class="preprocessor">#define  USB_ISTR_PMAOVR                     ((uint16_t)0x4000)            </span>
<a name="l05448"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf7f60ffd5846c9e50d93ae095290c575">05448</a> <span class="preprocessor">#define  USB_ISTR_CTR                        ((uint16_t)0x8000)            </span>
<a name="l05450"></a>05450 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_FNR register  ********************/</span>
<a name="l05451"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5d3be7ef58e1f59a72987d64aa5659b7">05451</a> <span class="preprocessor">#define  USB_FNR_FN                          ((uint16_t)0x07FF)            </span>
<a name="l05452"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2ea5d4b642e7fb5143bbc4e87c1bcf77">05452</a> <span class="preprocessor">#define  USB_FNR_LSOF                        ((uint16_t)0x1800)            </span>
<a name="l05453"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa1a3b491dc96066d1123013fad4d2212">05453</a> <span class="preprocessor">#define  USB_FNR_LCK                         ((uint16_t)0x2000)            </span>
<a name="l05454"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga111fda8e4479562f1de1891f33e795e2">05454</a> <span class="preprocessor">#define  USB_FNR_RXDM                        ((uint16_t)0x4000)            </span>
<a name="l05455"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaac5d46bbb39223fc1b5fda13cfa8f933">05455</a> <span class="preprocessor">#define  USB_FNR_RXDP                        ((uint16_t)0x8000)            </span>
<a name="l05457"></a>05457 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for USB_DADDR register  *******************/</span>
<a name="l05458"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaabcd696a8caca19577208704a7e42052">05458</a> <span class="preprocessor">#define  USB_DADDR_ADD                       ((uint8_t)0x7F)               </span>
<a name="l05459"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1ce88073eb71108badb92a5c78f64ef7">05459</a> <span class="preprocessor">#define  USB_DADDR_ADD0                      ((uint8_t)0x01)               </span>
<a name="l05460"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga77cba15bd7622f022c8ecf9c23996cda">05460</a> <span class="preprocessor">#define  USB_DADDR_ADD1                      ((uint8_t)0x02)               </span>
<a name="l05461"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga13884e03fce0c07a3d69a55bf12134f9">05461</a> <span class="preprocessor">#define  USB_DADDR_ADD2                      ((uint8_t)0x04)               </span>
<a name="l05462"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac29a04a09ac0fab54a52b088baf23020">05462</a> <span class="preprocessor">#define  USB_DADDR_ADD3                      ((uint8_t)0x08)               </span>
<a name="l05463"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6215ffd761b5a28b9f43b872341d16b6">05463</a> <span class="preprocessor">#define  USB_DADDR_ADD4                      ((uint8_t)0x10)               </span>
<a name="l05464"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5cdad478022df6c623e3b30a730e299e">05464</a> <span class="preprocessor">#define  USB_DADDR_ADD5                      ((uint8_t)0x20)               </span>
<a name="l05465"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gade8dd96de36c30a85715f117b924d47c">05465</a> <span class="preprocessor">#define  USB_DADDR_ADD6                      ((uint8_t)0x40)               </span>
<a name="l05467"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadf6ef86b3dba82f6bd83c6ae7d02645a">05467</a> <span class="preprocessor">#define  USB_DADDR_EF                        ((uint8_t)0x80)               </span>
<a name="l05469"></a>05469 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for USB_BTABLE register  ******************/</span>    
<a name="l05470"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga36f0fc4eae4218739ae19da47d529829">05470</a> <span class="preprocessor">#define  USB_BTABLE_BTABLE                   ((uint16_t)0xFFF8)            </span>
<a name="l05473"></a>05473 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR0_TX register  *****************/</span>
<a name="l05474"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae45ee53c334b9a5b7a76c6a67a8cb5b9">05474</a> <span class="preprocessor">#define  USB_ADDR0_TX_ADDR0_TX               ((uint16_t)0xFFFE)            </span>
<a name="l05476"></a>05476 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR1_TX register  *****************/</span>
<a name="l05477"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3a69f827b92180ac727ef2b71053ffe9">05477</a> <span class="preprocessor">#define  USB_ADDR1_TX_ADDR1_TX               ((uint16_t)0xFFFE)            </span>
<a name="l05479"></a>05479 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR2_TX register  *****************/</span>
<a name="l05480"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3e5882d2f9c800f802d512460f64cc27">05480</a> <span class="preprocessor">#define  USB_ADDR2_TX_ADDR2_TX               ((uint16_t)0xFFFE)            </span>
<a name="l05482"></a>05482 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR3_TX register  *****************/</span>
<a name="l05483"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab1b688d42257abdcc81b89db80a2ff92">05483</a> <span class="preprocessor">#define  USB_ADDR3_TX_ADDR3_TX               ((uint16_t)0xFFFE)            </span>
<a name="l05485"></a>05485 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR4_TX register  *****************/</span>
<a name="l05486"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga83f5b7d19cee8505299d4878ccc5575e">05486</a> <span class="preprocessor">#define  USB_ADDR4_TX_ADDR4_TX               ((uint16_t)0xFFFE)            </span>
<a name="l05488"></a>05488 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR5_TX register  *****************/</span>
<a name="l05489"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga87638ae40365a8baf258baeccb812129">05489</a> <span class="preprocessor">#define  USB_ADDR5_TX_ADDR5_TX               ((uint16_t)0xFFFE)            </span>
<a name="l05491"></a>05491 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR6_TX register  *****************/</span>
<a name="l05492"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1083183ce6a94d63d89476d2578f17d7">05492</a> <span class="preprocessor">#define  USB_ADDR6_TX_ADDR6_TX               ((uint16_t)0xFFFE)            </span>
<a name="l05494"></a>05494 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR7_TX register  *****************/</span>
<a name="l05495"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga058df52c30718664b5d445d549305904">05495</a> <span class="preprocessor">#define  USB_ADDR7_TX_ADDR7_TX               ((uint16_t)0xFFFE)            </span>
<a name="l05497"></a>05497 <span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span>
<a name="l05498"></a>05498 
<a name="l05499"></a>05499 <span class="comment">/*****************  Bit definition for USB_COUNT0_TX register  ****************/</span>
<a name="l05500"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6466be66a32084aa426aeeca5ef74611">05500</a> <span class="preprocessor">#define  USB_COUNT0_TX_COUNT0_TX             ((uint16_t)0x03FF)            </span>
<a name="l05502"></a>05502 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT1_TX register  ****************/</span>
<a name="l05503"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabe051d0cb7517877860a5a38e5e31373">05503</a> <span class="preprocessor">#define  USB_COUNT1_TX_COUNT1_TX             ((uint16_t)0x03FF)            </span>
<a name="l05505"></a>05505 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT2_TX register  ****************/</span>
<a name="l05506"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga43a846405c7a0852212ddc1f517a6138">05506</a> <span class="preprocessor">#define  USB_COUNT2_TX_COUNT2_TX             ((uint16_t)0x03FF)            </span>
<a name="l05508"></a>05508 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT3_TX register  ****************/</span>
<a name="l05509"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0b61342117bb4f9b3d638dfb564c7d1f">05509</a> <span class="preprocessor">#define  USB_COUNT3_TX_COUNT3_TX             ((uint16_t)0x03FF)            </span>
<a name="l05511"></a>05511 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT4_TX register  ****************/</span>
<a name="l05512"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga799bcab3d651b3c536783fc28d45deb2">05512</a> <span class="preprocessor">#define  USB_COUNT4_TX_COUNT4_TX             ((uint16_t)0x03FF)            </span>
<a name="l05514"></a>05514 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT5_TX register  ****************/</span>
<a name="l05515"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaa522aa2e3452118989393fa7559516e">05515</a> <span class="preprocessor">#define  USB_COUNT5_TX_COUNT5_TX             ((uint16_t)0x03FF)            </span>
<a name="l05517"></a>05517 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT6_TX register  ****************/</span>
<a name="l05518"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab5336a8af382a4f44bd02ff947ae5208">05518</a> <span class="preprocessor">#define  USB_COUNT6_TX_COUNT6_TX             ((uint16_t)0x03FF)            </span>
<a name="l05520"></a>05520 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT7_TX register  ****************/</span>
<a name="l05521"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5902b57e1a62b4184f390b268aeb39a4">05521</a> <span class="preprocessor">#define  USB_COUNT7_TX_COUNT7_TX             ((uint16_t)0x03FF)            </span>
<a name="l05523"></a>05523 <span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span>
<a name="l05524"></a>05524 
<a name="l05525"></a>05525 <span class="comment">/****************  Bit definition for USB_COUNT0_TX_0 register  ***************/</span>
<a name="l05526"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8e05d74911c3f2f4b1cddcb38460614c">05526</a> <span class="preprocessor">#define  USB_COUNT0_TX_0_COUNT0_TX_0         ((uint32_t)0x000003FF)        </span>
<a name="l05528"></a>05528 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT0_TX_1 register  ***************/</span>
<a name="l05529"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga66b03301f59b970f09fff74d2a791cf9">05529</a> <span class="preprocessor">#define  USB_COUNT0_TX_1_COUNT0_TX_1         ((uint32_t)0x03FF0000)        </span>
<a name="l05531"></a>05531 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT1_TX_0 register  ***************/</span>
<a name="l05532"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3a8a1a09e0f6db50066db6392ad29ada">05532</a> <span class="preprocessor">#define  USB_COUNT1_TX_0_COUNT1_TX_0          ((uint32_t)0x000003FF)        </span>
<a name="l05534"></a>05534 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT1_TX_1 register  ***************/</span>
<a name="l05535"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4f97f69dd4118bdd98b6c61348a3897b">05535</a> <span class="preprocessor">#define  USB_COUNT1_TX_1_COUNT1_TX_1          ((uint32_t)0x03FF0000)        </span>
<a name="l05537"></a>05537 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT2_TX_0 register  ***************/</span>
<a name="l05538"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga01ceedf8b93ee2c7db35dd48f7d5829a">05538</a> <span class="preprocessor">#define  USB_COUNT2_TX_0_COUNT2_TX_0         ((uint32_t)0x000003FF)        </span>
<a name="l05540"></a>05540 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT2_TX_1 register  ***************/</span>
<a name="l05541"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5704e964fed758eb96b09997c19abad5">05541</a> <span class="preprocessor">#define  USB_COUNT2_TX_1_COUNT2_TX_1         ((uint32_t)0x03FF0000)        </span>
<a name="l05543"></a>05543 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT3_TX_0 register  ***************/</span>
<a name="l05544"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga23ab40e0542ae1c6ddd21d9610c7414e">05544</a> <span class="preprocessor">#define  USB_COUNT3_TX_0_COUNT3_TX_0         ((uint16_t)0x000003FF)        </span>
<a name="l05546"></a>05546 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT3_TX_1 register  ***************/</span>
<a name="l05547"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2a7d9d78950ebdf3ca4a6eaa7dd6b909">05547</a> <span class="preprocessor">#define  USB_COUNT3_TX_1_COUNT3_TX_1         ((uint16_t)0x03FF0000)        </span>
<a name="l05549"></a>05549 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT4_TX_0 register  ***************/</span>
<a name="l05550"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac6c7e3c3111a01a49b24a6023deb2a27">05550</a> <span class="preprocessor">#define  USB_COUNT4_TX_0_COUNT4_TX_0         ((uint32_t)0x000003FF)        </span>
<a name="l05552"></a>05552 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT4_TX_1 register  ***************/</span>
<a name="l05553"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga497d72946c17156a3c4e5fab4f04bbcb">05553</a> <span class="preprocessor">#define  USB_COUNT4_TX_1_COUNT4_TX_1         ((uint32_t)0x03FF0000)        </span>
<a name="l05555"></a>05555 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT5_TX_0 register  ***************/</span>
<a name="l05556"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabd2ce8e3c7946944039c8da300fa9f4f">05556</a> <span class="preprocessor">#define  USB_COUNT5_TX_0_COUNT5_TX_0         ((uint32_t)0x000003FF)        </span>
<a name="l05558"></a>05558 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT5_TX_1 register  ***************/</span>
<a name="l05559"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga903de2a6593e8623df0265a3aa7d2c3f">05559</a> <span class="preprocessor">#define  USB_COUNT5_TX_1_COUNT5_TX_1         ((uint32_t)0x03FF0000)        </span>
<a name="l05561"></a>05561 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT6_TX_0 register  ***************/</span>
<a name="l05562"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga557e5d43b7249340751c6d1739c8c329">05562</a> <span class="preprocessor">#define  USB_COUNT6_TX_0_COUNT6_TX_0         ((uint32_t)0x000003FF)        </span>
<a name="l05564"></a>05564 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT6_TX_1 register  ***************/</span>
<a name="l05565"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad3d9b88dad4428712bf8f65d8ae989ba">05565</a> <span class="preprocessor">#define  USB_COUNT6_TX_1_COUNT6_TX_1         ((uint32_t)0x03FF0000)        </span>
<a name="l05567"></a>05567 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT7_TX_0 register  ***************/</span>
<a name="l05568"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga626d9c1b9d1d457cc24b0f41657e60de">05568</a> <span class="preprocessor">#define  USB_COUNT7_TX_0_COUNT7_TX_0         ((uint32_t)0x000003FF)        </span>
<a name="l05570"></a>05570 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT7_TX_1 register  ***************/</span>
<a name="l05571"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0114e69ac70c1cf101121af0db3fe128">05571</a> <span class="preprocessor">#define  USB_COUNT7_TX_1_COUNT7_TX_1         ((uint32_t)0x03FF0000)        </span>
<a name="l05573"></a>05573 <span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span>
<a name="l05574"></a>05574 
<a name="l05575"></a>05575 <span class="comment">/*****************  Bit definition for USB_ADDR0_RX register  *****************/</span>
<a name="l05576"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaee2b98ee0d9a41d8836f8580e863ca11">05576</a> <span class="preprocessor">#define  USB_ADDR0_RX_ADDR0_RX               ((uint16_t)0xFFFE)            </span>
<a name="l05578"></a>05578 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR1_RX register  *****************/</span>
<a name="l05579"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8f6f7121f0fcf86c1f6cb40320c9fce3">05579</a> <span class="preprocessor">#define  USB_ADDR1_RX_ADDR1_RX               ((uint16_t)0xFFFE)            </span>
<a name="l05581"></a>05581 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR2_RX register  *****************/</span>
<a name="l05582"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4ce92de63cc930b0686aa703451670e7">05582</a> <span class="preprocessor">#define  USB_ADDR2_RX_ADDR2_RX               ((uint16_t)0xFFFE)            </span>
<a name="l05584"></a>05584 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR3_RX register  *****************/</span>
<a name="l05585"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c912baa8640f44ffdad020a9cf3eda7">05585</a> <span class="preprocessor">#define  USB_ADDR3_RX_ADDR3_RX               ((uint16_t)0xFFFE)            </span>
<a name="l05587"></a>05587 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR4_RX register  *****************/</span>
<a name="l05588"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1a18d4c41c96e4d6030040017e5749c5">05588</a> <span class="preprocessor">#define  USB_ADDR4_RX_ADDR4_RX               ((uint16_t)0xFFFE)            </span>
<a name="l05590"></a>05590 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR5_RX register  *****************/</span>
<a name="l05591"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacd684a969affde01213327484282ad85">05591</a> <span class="preprocessor">#define  USB_ADDR5_RX_ADDR5_RX               ((uint16_t)0xFFFE)            </span>
<a name="l05593"></a>05593 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR6_RX register  *****************/</span>
<a name="l05594"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8fc7d1677761257a68f9fbdd9f0cfea6">05594</a> <span class="preprocessor">#define  USB_ADDR6_RX_ADDR6_RX               ((uint16_t)0xFFFE)            </span>
<a name="l05596"></a>05596 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR7_RX register  *****************/</span>
<a name="l05597"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga54a15bf0bc533eb9b0f9277287b40006">05597</a> <span class="preprocessor">#define  USB_ADDR7_RX_ADDR7_RX               ((uint16_t)0xFFFE)            </span>
<a name="l05599"></a>05599 <span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span>
<a name="l05600"></a>05600 
<a name="l05601"></a>05601 <span class="comment">/*****************  Bit definition for USB_COUNT0_RX register  ****************/</span>
<a name="l05602"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga88b8f138bd79d878fd6bc75781b31e3d">05602</a> <span class="preprocessor">#define  USB_COUNT0_RX_COUNT0_RX             ((uint16_t)0x03FF)            </span>
<a name="l05604"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf16db460f896a78fecb0a08268b722cb">05604</a> <span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span>
<a name="l05605"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4e9f21700e6a42c1da83c03b3a171c6a">05605</a> <span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span>
<a name="l05606"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7ae8fd5c6023a7ca3055b4e1b6dface0">05606</a> <span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span>
<a name="l05607"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gace62d96a61d74274875079d890a9d505">05607</a> <span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span>
<a name="l05608"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf8df50dc4c9e28592e9571abab3be48c">05608</a> <span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span>
<a name="l05609"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8598416841142daa1bd67e7d111a5443">05609</a> <span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span>
<a name="l05611"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga58c255da617493dfc6a1ad5368683e90">05611</a> <span class="preprocessor">#define  USB_COUNT0_RX_BLSIZE                ((uint16_t)0x8000)            </span>
<a name="l05613"></a>05613 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT1_RX register  ****************/</span>
<a name="l05614"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad111b8464ce99b4eafce3627f3f6290a">05614</a> <span class="preprocessor">#define  USB_COUNT1_RX_COUNT1_RX             ((uint16_t)0x03FF)            </span>
<a name="l05616"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4ab1be6d4747c02c471043d8e54bb217">05616</a> <span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span>
<a name="l05617"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacb6ed54fd59e77e756bad640d49c69cc">05617</a> <span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span>
<a name="l05618"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga790c6f6b1abb553b10c72f3004d9446d">05618</a> <span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span>
<a name="l05619"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaa42d8c47d90f4262eb6f156b2cfaf7c">05619</a> <span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span>
<a name="l05620"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga681a6d2ddd4de93d7cf1a573d1901351">05620</a> <span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span>
<a name="l05621"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae0650bffd6e1c4fa53614884f036cd85">05621</a> <span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span>
<a name="l05623"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf24d9a6da5f07f6e2d315877c5fb0925">05623</a> <span class="preprocessor">#define  USB_COUNT1_RX_BLSIZE                ((uint16_t)0x8000)            </span>
<a name="l05625"></a>05625 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT2_RX register  ****************/</span>
<a name="l05626"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga91afa91a2ee7defcdf8d1ba838b73807">05626</a> <span class="preprocessor">#define  USB_COUNT2_RX_COUNT2_RX             ((uint16_t)0x03FF)            </span>
<a name="l05628"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1902896254353e9344b99390c9443000">05628</a> <span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span>
<a name="l05629"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaab5bad5394270a8023743caef811f8d0">05629</a> <span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span>
<a name="l05630"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga30874750b9a8b3a1234dd9e75d80a141">05630</a> <span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span>
<a name="l05631"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5b60b2edd03d164ca17f45d2c45bd866">05631</a> <span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span>
<a name="l05632"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa9dffc0dd597466cff67431ff448acbc">05632</a> <span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span>
<a name="l05633"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2cd2741b81e7c3962b75be28af6a35f6">05633</a> <span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span>
<a name="l05635"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8133ed1eea2001d225d3d67ae3c6d295">05635</a> <span class="preprocessor">#define  USB_COUNT2_RX_BLSIZE                ((uint16_t)0x8000)            </span>
<a name="l05637"></a>05637 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT3_RX register  ****************/</span>
<a name="l05638"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae601b49c9405e0bb464eb3e277159df7">05638</a> <span class="preprocessor">#define  USB_COUNT3_RX_COUNT3_RX             ((uint16_t)0x03FF)            </span>
<a name="l05640"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga695b15f680c6f8555949762243c9b0a7">05640</a> <span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span>
<a name="l05641"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa6d0f75680d4cfd19385b9c6bdceaa66">05641</a> <span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span>
<a name="l05642"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0013e71026d28f4a9b8ebb2a3e517227">05642</a> <span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span>
<a name="l05643"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gada52f2f25530d758c807ee6ba0e57231">05643</a> <span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span>
<a name="l05644"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacdf31fea84640d7fbe1adb6e655e669d">05644</a> <span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span>
<a name="l05645"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga97e3089882278553b8f339e87bfb6241">05645</a> <span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span>
<a name="l05647"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2ea88c4bc2909e5acc57d07df0d695c2">05647</a> <span class="preprocessor">#define  USB_COUNT3_RX_BLSIZE                ((uint16_t)0x8000)            </span>
<a name="l05649"></a>05649 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT4_RX register  ****************/</span>
<a name="l05650"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga009652e83a062c259d733ae599a4eaae">05650</a> <span class="preprocessor">#define  USB_COUNT4_RX_COUNT4_RX             ((uint16_t)0x03FF)            </span>
<a name="l05652"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga13a044c52a7d4be49f4d2d7ae4608384">05652</a> <span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span>
<a name="l05653"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7410cb901e0b33303b76443b23c5512c">05653</a> <span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span>
<a name="l05654"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga44c381cb684c140dfab2cb611eb8480d">05654</a> <span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span>
<a name="l05655"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1fd9e641148320c33274dc03a36bbbb6">05655</a> <span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span>
<a name="l05656"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeaaf2ec212c84d7210afbbeff64e2dba">05656</a> <span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span>
<a name="l05657"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga166cf86b8b0997653df6a3c6469dbf5d">05657</a> <span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span>
<a name="l05659"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabb387270d441cbcacf45ccbbed7d2a61">05659</a> <span class="preprocessor">#define  USB_COUNT4_RX_BLSIZE                ((uint16_t)0x8000)            </span>
<a name="l05661"></a>05661 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT5_RX register  ****************/</span>
<a name="l05662"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac6d5932d0ea6fd0cd6f6a4a2f728abba">05662</a> <span class="preprocessor">#define  USB_COUNT5_RX_COUNT5_RX             ((uint16_t)0x03FF)            </span>
<a name="l05664"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1f344dca8655341d8926797f3537c689">05664</a> <span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span>
<a name="l05665"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab8dddaf43acc52251aad974a51b65fe2">05665</a> <span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span>
<a name="l05666"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad3c671b0d9ade6209c05911faf87bae8">05666</a> <span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span>
<a name="l05667"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6e799bdd938d11cab9a3e102ed78fd99">05667</a> <span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span>
<a name="l05668"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c34e5ad0c5f961f4cec16fdf9db4340">05668</a> <span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span>
<a name="l05669"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga54cbef96667d9c2f7e82439bd07610c2">05669</a> <span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span>
<a name="l05671"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2b21a5926cbbc55f725e2716ea9b7285">05671</a> <span class="preprocessor">#define  USB_COUNT5_RX_BLSIZE                ((uint16_t)0x8000)            </span>
<a name="l05673"></a>05673 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT6_RX register  ****************/</span>
<a name="l05674"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0d9459e0a3d09d92824e687b25dfb3d6">05674</a> <span class="preprocessor">#define  USB_COUNT6_RX_COUNT6_RX             ((uint16_t)0x03FF)            </span>
<a name="l05676"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3b10eabb1a809d4dbac50b911375f8ac">05676</a> <span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span>
<a name="l05677"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0bb0fc6c7402a8ad5857e7691be53cb9">05677</a> <span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span>
<a name="l05678"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9580b86793273d583a6cd07e54ea5ccb">05678</a> <span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span>
<a name="l05679"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga91eab0bf0cdbf7223c1ebc96d5f0e79a">05679</a> <span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span>
<a name="l05680"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7792b0da10d5e581b9e9231145bbd04f">05680</a> <span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span>
<a name="l05681"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafc3ccda8ec7f383d0c27f426c7f83ed6">05681</a> <span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span>
<a name="l05683"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf1e34be42a892ec8f0b988b44da37b94">05683</a> <span class="preprocessor">#define  USB_COUNT6_RX_BLSIZE                ((uint16_t)0x8000)            </span>
<a name="l05685"></a>05685 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT7_RX register  ****************/</span>
<a name="l05686"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga180febe3d2c719fb8ef109f9a3a8fe8d">05686</a> <span class="preprocessor">#define  USB_COUNT7_RX_COUNT7_RX             ((uint16_t)0x03FF)            </span>
<a name="l05688"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4">05688</a> <span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span>
<a name="l05689"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacc8f0fd2141ec00e10d01e04f24cee21">05689</a> <span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span>
<a name="l05690"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga908809b30f09108564c4518a2cc25be4">05690</a> <span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span>
<a name="l05691"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga236e1b6a97d604e4a2b2ec6f9228524e">05691</a> <span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span>
<a name="l05692"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga140528868074ec157520690a019eea52">05692</a> <span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span>
<a name="l05693"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga961582548acbf74eb4c2b19d8e172bdf">05693</a> <span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span>
<a name="l05695"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacf97183e1c68fbd42f79f5f85d6edb61">05695</a> <span class="preprocessor">#define  USB_COUNT7_RX_BLSIZE                ((uint16_t)0x8000)            </span>
<a name="l05697"></a>05697 <span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span>
<a name="l05698"></a>05698 
<a name="l05699"></a>05699 <span class="comment">/****************  Bit definition for USB_COUNT0_RX_0 register  ***************/</span>
<a name="l05700"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabd0a98aea86fdfacc1cfe9cadad7ee07">05700</a> <span class="preprocessor">#define  USB_COUNT0_RX_0_COUNT0_RX_0         ((uint32_t)0x000003FF)        </span>
<a name="l05702"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabb82ead106e311e0c84619fa34587bcd">05702</a> <span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span>
<a name="l05703"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga506b3fb239fbb87afa7d2efb1f2a2ce7">05703</a> <span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span>
<a name="l05704"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga29484bb25ef911e36e082cdc4f5a0fa4">05704</a> <span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span>
<a name="l05705"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadcc8d932a7d2487102ed799ac702e555">05705</a> <span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span>
<a name="l05706"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf76b3ced5cc0ccfea96d770f0149f219">05706</a> <span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span>
<a name="l05707"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga449760d8d9d094c5c19bf18c3e46a689">05707</a> <span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span>
<a name="l05709"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeefaa008964bdd59f0ed9ddf4cd2ed2e">05709</a> <span class="preprocessor">#define  USB_COUNT0_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span>
<a name="l05711"></a>05711 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT0_RX_1 register  ***************/</span>
<a name="l05712"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae8f135196c703a71f4e326d01bf1a0c7">05712</a> <span class="preprocessor">#define  USB_COUNT0_RX_1_COUNT0_RX_1         ((uint32_t)0x03FF0000)        </span>
<a name="l05714"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga05050fce6b3909c5895758a441d280ed">05714</a> <span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span>
<a name="l05715"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7daa0d84fff66a85cc3f92d77cbbc767">05715</a> <span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span>
<a name="l05716"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga77b11974ba84ca452333b84de23a683d">05716</a> <span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span>
<a name="l05717"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga784adbc265dd5ba53a298d1cc2ee50ab">05717</a> <span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span>
<a name="l05718"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga42e21d2a0bf4043ca49f13bd502386f2">05718</a> <span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span>
<a name="l05719"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3031e3c73a24634493bdadcb1ae024b9">05719</a> <span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span>
<a name="l05721"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa5c46a3ac9c5283e9a3ee59ba06d2e94">05721</a> <span class="preprocessor">#define  USB_COUNT0_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span>
<a name="l05723"></a>05723 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT1_RX_0 register  ***************/</span>
<a name="l05724"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad806854db64e804920a3005cad144e33">05724</a> <span class="preprocessor">#define  USB_COUNT1_RX_0_COUNT1_RX_0         ((uint32_t)0x000003FF)        </span>
<a name="l05726"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga142a1df236a2d80950df352a5cd8ab49">05726</a> <span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span>
<a name="l05727"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0518f94c4361d4124217e6a65a868b00">05727</a> <span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span>
<a name="l05728"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1a2eaf3f44c1fae9411f562e5824a7b9">05728</a> <span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span>
<a name="l05729"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf8496248f78af8e025722724b505c2d3">05729</a> <span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span>
<a name="l05730"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga91af9576d467858984f67791a248e6e7">05730</a> <span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span>
<a name="l05731"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacf75af61fa3d097673e3962d5328759d">05731</a> <span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span>
<a name="l05733"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadebc7a5b54043adb49da9b9e51e00d39">05733</a> <span class="preprocessor">#define  USB_COUNT1_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span>
<a name="l05735"></a>05735 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT1_RX_1 register  ***************/</span>
<a name="l05736"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad02d00bc945a618aeace5e452c4ba253">05736</a> <span class="preprocessor">#define  USB_COUNT1_RX_1_COUNT1_RX_1         ((uint32_t)0x03FF0000)        </span>
<a name="l05738"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga548b49b414b09518b7d53aa8d909dd3e">05738</a> <span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span>
<a name="l05739"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga40fd3bcecfad1f9e86d62e9821f5b975">05739</a> <span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span>
<a name="l05740"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf02e58910d5f8eb1b19747de91644f36">05740</a> <span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span>
<a name="l05741"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacd017cd17e28cfa3e91b20f1ef6fce80">05741</a> <span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span>
<a name="l05742"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6a344c7f66f4b101c7791d5fcc4b9387">05742</a> <span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span>
<a name="l05743"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf9e0aee385a54249b15731e1e2bc0ebb">05743</a> <span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span>
<a name="l05745"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4fb7ab13751b1bb20927f93407e78d65">05745</a> <span class="preprocessor">#define  USB_COUNT1_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span>
<a name="l05747"></a>05747 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT2_RX_0 register  ***************/</span>
<a name="l05748"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad29fa5a39578290c4559d812c68751a6">05748</a> <span class="preprocessor">#define  USB_COUNT2_RX_0_COUNT2_RX_0         ((uint32_t)0x000003FF)        </span>
<a name="l05750"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga51249f809be2ee225513613e6b8189dd">05750</a> <span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span>
<a name="l05751"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gace1831486761d9efda4d1bb44899cb62">05751</a> <span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span>
<a name="l05752"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6ae2d71c7457670bc3e73864f6652e34">05752</a> <span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span>
<a name="l05753"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9510ae0cc724af72c3b6abe96438613c">05753</a> <span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span>
<a name="l05754"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab703e72c99a86356fc94975661ee3dfa">05754</a> <span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span>
<a name="l05755"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0348126db3c9e40f3ed4eb77d256fd4f">05755</a> <span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span>
<a name="l05757"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga89ed7be1ce46ae7952d51d38618d7a82">05757</a> <span class="preprocessor">#define  USB_COUNT2_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span>
<a name="l05759"></a>05759 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT2_RX_1 register  ***************/</span>
<a name="l05760"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaa3a9d85f8530c4249512470bf14a09a">05760</a> <span class="preprocessor">#define  USB_COUNT2_RX_1_COUNT2_RX_1         ((uint32_t)0x03FF0000)        </span>
<a name="l05762"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9f6d2a2f6909cbf3543629548ba51fc2">05762</a> <span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span>
<a name="l05763"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6b0998980832f7ef957bec3547d041d8">05763</a> <span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span>
<a name="l05764"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga224166bbab0f16a95962d3c1e704e14e">05764</a> <span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span>
<a name="l05765"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7b53c6be129906d7d63d9b88384e7ed2">05765</a> <span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span>
<a name="l05766"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga50c773e3a2503f6c5e3e88b2d56f1d1d">05766</a> <span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span>
<a name="l05767"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabb0cf76c39101eab6b9bd733c1f33716">05767</a> <span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span>
<a name="l05769"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf8e9c03223bb6f8e2977672a33e67510">05769</a> <span class="preprocessor">#define  USB_COUNT2_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span>
<a name="l05771"></a>05771 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT3_RX_0 register  ***************/</span>
<a name="l05772"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga35f86e7dd0bdaa14454613ce773b36be">05772</a> <span class="preprocessor">#define  USB_COUNT3_RX_0_COUNT3_RX_0         ((uint32_t)0x000003FF)        </span>
<a name="l05774"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf80e5e92027d75c9c2e7bae05304759a">05774</a> <span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span>
<a name="l05775"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad7a399d2c4a6677ccf3f7388f0ec1af5">05775</a> <span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span>
<a name="l05776"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga364d64e94330be32c1d29f7b4da2d84f">05776</a> <span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span>
<a name="l05777"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga88c90043536e912ad1d906b736b12eb2">05777</a> <span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span>
<a name="l05778"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga02813cf6149e593a06e76366a574f5bb">05778</a> <span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span>
<a name="l05779"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8636cbba20c6dd1d0d47dab9ae9bad04">05779</a> <span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span>
<a name="l05781"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga95ab0273f7e420e1c718fb591d44142f">05781</a> <span class="preprocessor">#define  USB_COUNT3_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span>
<a name="l05783"></a>05783 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT3_RX_1 register  ***************/</span>
<a name="l05784"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac983eb2e53866d74ea8c7423294e27f0">05784</a> <span class="preprocessor">#define  USB_COUNT3_RX_1_COUNT3_RX_1         ((uint32_t)0x03FF0000)        </span>
<a name="l05786"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab3dc8cad5df5e048f6ce420926dfa3a7">05786</a> <span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span>
<a name="l05787"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga58b72ae69111227f1cae04168c721aaa">05787</a> <span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span>
<a name="l05788"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf2712471ea0c1eac0fa900568205daa9">05788</a> <span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span>
<a name="l05789"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0b56366bb66ae13c62492efa9cd087a0">05789</a> <span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span>
<a name="l05790"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga921481514c0bda9e887de808998ed359">05790</a> <span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span>
<a name="l05791"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadfc2bc433f3b457cac18bb781ab3c254">05791</a> <span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span>
<a name="l05793"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga292e02c41e73a31a9670c91271700031">05793</a> <span class="preprocessor">#define  USB_COUNT3_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span>
<a name="l05795"></a>05795 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT4_RX_0 register  ***************/</span>
<a name="l05796"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac3e118f03aff3fef293d7a1a29a77952">05796</a> <span class="preprocessor">#define  USB_COUNT4_RX_0_COUNT4_RX_0         ((uint32_t)0x000003FF)        </span>
<a name="l05798"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga66145d20783f563b08b083b220863ff7">05798</a> <span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span>
<a name="l05799"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa4c31be1adf15d7d9cc85befdaf68b89">05799</a> <span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_0      ((uint32_t)0x00000400)        </span>
<a name="l05800"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeb598992bac6e703dd91fde8e618771b">05800</a> <span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_1      ((uint32_t)0x00000800)        </span>
<a name="l05801"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacda75878ba97e8cb6f55f9eec73c16d1">05801</a> <span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_2      ((uint32_t)0x00001000)        </span>
<a name="l05802"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafa3ba819eb08c96e36961cf27dd5047b">05802</a> <span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_3      ((uint32_t)0x00002000)        </span>
<a name="l05803"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga33f27fc34dcbb6bcfbcdc57cc1145ee9">05803</a> <span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_4      ((uint32_t)0x00004000)        </span>
<a name="l05805"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab637abe54b3de44707513cde5bcb8424">05805</a> <span class="preprocessor">#define  USB_COUNT4_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span>
<a name="l05807"></a>05807 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT4_RX_1 register  ***************/</span>
<a name="l05808"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga341680c85474ae283122dbfda527f7eb">05808</a> <span class="preprocessor">#define  USB_COUNT4_RX_1_COUNT4_RX_1         ((uint32_t)0x03FF0000)        </span>
<a name="l05810"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga311a144c7f2f97a7a8a07e60fddc539e">05810</a> <span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span>
<a name="l05811"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab75df097c1a96dec6eda7aaee267d007">05811</a> <span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span>
<a name="l05812"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacf386033654fc3d717fee3125998874f">05812</a> <span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span>
<a name="l05813"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa192016d2af94ffbc4e2527911782e64">05813</a> <span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span>
<a name="l05814"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5fdfeb4ecc9bc9209d52050799053a4e">05814</a> <span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span>
<a name="l05815"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6fa689a90257ee009b2fcf8fdd892853">05815</a> <span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span>
<a name="l05817"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga552fd27d3768fe7bfa860b97e9d1321d">05817</a> <span class="preprocessor">#define  USB_COUNT4_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span>
<a name="l05819"></a>05819 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT5_RX_0 register  ***************/</span>
<a name="l05820"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0d891204b7a783b7a0f48758e9bc3801">05820</a> <span class="preprocessor">#define  USB_COUNT5_RX_0_COUNT5_RX_0         ((uint32_t)0x000003FF)        </span>
<a name="l05822"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8e3189bb99916c8f1de960f195c64204">05822</a> <span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span>
<a name="l05823"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3f8960839d232792e5f03018573ac166">05823</a> <span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span>
<a name="l05824"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7f4045ebc4e99ca0a87904934c609f94">05824</a> <span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span>
<a name="l05825"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae6b0476f026153dd0ce4b1b3958ec68f">05825</a> <span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span>
<a name="l05826"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf685080c4ad7960cdc491bab14646219">05826</a> <span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span>
<a name="l05827"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9074f5cc42e2ff6281f4122815edccd5">05827</a> <span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span>
<a name="l05829"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafedf3bc905d24c1a183464de1eb37d0e">05829</a> <span class="preprocessor">#define  USB_COUNT5_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span>
<a name="l05831"></a>05831 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT5_RX_1 register  ***************/</span>
<a name="l05832"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9c36cc476f3adadd448e0513b6bf39c6">05832</a> <span class="preprocessor">#define  USB_COUNT5_RX_1_COUNT5_RX_1         ((uint32_t)0x03FF0000)        </span>
<a name="l05834"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga55c2f8f6a6433e61264d950139824c03">05834</a> <span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span>
<a name="l05835"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac154eb9b4430398a9f6cec73735cf696">05835</a> <span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span>
<a name="l05836"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9c0407a2d6f64e51a9bf29a1f73eee55">05836</a> <span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span>
<a name="l05837"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga64f0457e141894a4285f2aff5e523861">05837</a> <span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span>
<a name="l05838"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6ce90baf290473b81235f97c4a418ab2">05838</a> <span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span>
<a name="l05839"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0af1794e0b7503d7f0122d9f5d11b1d7">05839</a> <span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span>
<a name="l05841"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1bc337769fdfdae8dbca3859e6c73dce">05841</a> <span class="preprocessor">#define  USB_COUNT5_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span>
<a name="l05843"></a>05843 <span class="preprocessor"></span><span class="comment">/***************  Bit definition for USB_COUNT6_RX_0  register  ***************/</span>
<a name="l05844"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1314f10984417f05b9e25252a21a9bd9">05844</a> <span class="preprocessor">#define  USB_COUNT6_RX_0_COUNT6_RX_0         ((uint32_t)0x000003FF)        </span>
<a name="l05846"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa72c65778170a0351203fedff5fbb6d4">05846</a> <span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span>
<a name="l05847"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae3c43ca573b0f3075486a96d3f83bff">05847</a> <span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span>
<a name="l05848"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9955b4c33f02416fed3ed6162311e5ad">05848</a> <span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span>
<a name="l05849"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga42a43edac299903129ec17cfe823f7a1">05849</a> <span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span>
<a name="l05850"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0d368e0d6c069f261402e886162da67e">05850</a> <span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span>
<a name="l05851"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeb5277d3cc2e53537cf7fb6c53c8fafa">05851</a> <span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span>
<a name="l05853"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafb1bd8accdbf73d1461531d23ca1bc5c">05853</a> <span class="preprocessor">#define  USB_COUNT6_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span>
<a name="l05855"></a>05855 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT6_RX_1 register  ***************/</span>
<a name="l05856"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac865707698b11877beb6186db91e45d6">05856</a> <span class="preprocessor">#define  USB_COUNT6_RX_1_COUNT6_RX_1         ((uint32_t)0x03FF0000)        </span>
<a name="l05858"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga45ce1f6227038549f4a52f979f82ee81">05858</a> <span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span>
<a name="l05859"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0554791da2f68333d97599361c7b5992">05859</a> <span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span>
<a name="l05860"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac946eecdd872c11b3ac1ef0f7ebaa225">05860</a> <span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span>
<a name="l05861"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf58afc8b1560c1ffae4e98f43eea1b14">05861</a> <span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span>
<a name="l05862"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7076eee4a7fb33d3bdbb328c8f19ecbc">05862</a> <span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span>
<a name="l05863"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga051bf5ecf7ebf29cebcda705be29aab6">05863</a> <span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span>
<a name="l05865"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga95e60cccbd4eb561d4b3415f483f9d82">05865</a> <span class="preprocessor">#define  USB_COUNT6_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span>
<a name="l05867"></a>05867 <span class="preprocessor"></span><span class="comment">/***************  Bit definition for USB_COUNT7_RX_0 register  ****************/</span>
<a name="l05868"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad1ea08477bbfbdebb3e018687800cbd9">05868</a> <span class="preprocessor">#define  USB_COUNT7_RX_0_COUNT7_RX_0         ((uint32_t)0x000003FF)        </span>
<a name="l05870"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga41fa51030416044612addae0b6553f99">05870</a> <span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span>
<a name="l05871"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac5a8f7f4b9208d685a5298d03fee6fa0">05871</a> <span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span>
<a name="l05872"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3aab70fc0d9fd8bd091e6757f672251f">05872</a> <span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span>
<a name="l05873"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2f5f362f5ee77b5ec03a025aeaba0e79">05873</a> <span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span>
<a name="l05874"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga256fb30d499aec4ac5b3466dda535dbd">05874</a> <span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span>
<a name="l05875"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8855ec0bd405f30270cecf5f8368cf3b">05875</a> <span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span>
<a name="l05877"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0931f0ac0d4e96fdfb5b49ecd7f513be">05877</a> <span class="preprocessor">#define  USB_COUNT7_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span>
<a name="l05879"></a>05879 <span class="preprocessor"></span><span class="comment">/***************  Bit definition for USB_COUNT7_RX_1 register  ****************/</span>
<a name="l05880"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae5cc32a38662dbefcd8d1ddd5e7c9f8d">05880</a> <span class="preprocessor">#define  USB_COUNT7_RX_1_COUNT7_RX_1         ((uint32_t)0x03FF0000)        </span>
<a name="l05882"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga987278b8b59704e6ff1458d6448b0ab9">05882</a> <span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span>
<a name="l05883"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad559fd55f00344b85c0adcf4457b0b07">05883</a> <span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span>
<a name="l05884"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacf85d83040fdce1d47c2bb4bd1a1af97">05884</a> <span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span>
<a name="l05885"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3b2119f2d24e00121f40a20de6114094">05885</a> <span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span>
<a name="l05886"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0c340bb4814868819551a054e43636a3">05886</a> <span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span>
<a name="l05887"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4424fb27d6dd5fc0af3e9e45893cbb4a">05887</a> <span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span>
<a name="l05889"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0c83c047d53c5609b057b673205b84ff">05889</a> <span class="preprocessor">#define  USB_COUNT7_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span>
<a name="l05891"></a>05891 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l05892"></a>05892 <span class="comment">/*                                                                            */</span>
<a name="l05893"></a>05893 <span class="comment">/*                         Window WATCHDOG (WWDG)                             */</span>
<a name="l05894"></a>05894 <span class="comment">/*                                                                            */</span>
<a name="l05895"></a>05895 <span class="comment">/******************************************************************************/</span>
<a name="l05896"></a>05896 
<a name="l05897"></a>05897 <span class="comment">/*******************  Bit definition for WWDG_CR register  ********************/</span>
<a name="l05898"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70">05898</a> <span class="preprocessor">#define  WWDG_CR_T                           ((uint8_t)0x7F)               </span>
<a name="l05899"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4d510237467b8e10ca1001574671ad8e">05899</a> <span class="preprocessor">#define  WWDG_CR_T0                          ((uint8_t)0x01)               </span>
<a name="l05900"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaed4b5d3f4d2e0540058fd2253a8feb95">05900</a> <span class="preprocessor">#define  WWDG_CR_T1                          ((uint8_t)0x02)               </span>
<a name="l05901"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa4e9559da387f10bac2dc8ab0d4f6e6c">05901</a> <span class="preprocessor">#define  WWDG_CR_T2                          ((uint8_t)0x04)               </span>
<a name="l05902"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab1e344f4a12c60e57cb643511379b261">05902</a> <span class="preprocessor">#define  WWDG_CR_T3                          ((uint8_t)0x08)               </span>
<a name="l05903"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf1f89d17eb4b3bb1b67c2b0185061e45">05903</a> <span class="preprocessor">#define  WWDG_CR_T4                          ((uint8_t)0x10)               </span>
<a name="l05904"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadc9870e0e3a5c171b9c1db817afcf0ee">05904</a> <span class="preprocessor">#define  WWDG_CR_T5                          ((uint8_t)0x20)               </span>
<a name="l05905"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab3a493575c9a7c6006a3af9d13399268">05905</a> <span class="preprocessor">#define  WWDG_CR_T6                          ((uint8_t)0x40)               </span>
<a name="l05907"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f">05907</a> <span class="preprocessor">#define  WWDG_CR_WDGA                        ((uint8_t)0x80)               </span>
<a name="l05909"></a>05909 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_CFR register  *******************/</span>
<a name="l05910"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9">05910</a> <span class="preprocessor">#define  WWDG_CFR_W                          ((uint16_t)0x007F)            </span>
<a name="l05911"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae37e08098d003f44eb8770a9d9bd40d0">05911</a> <span class="preprocessor">#define  WWDG_CFR_W0                         ((uint16_t)0x0001)            </span>
<a name="l05912"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga698b68239773862647ef5f9d963b80c4">05912</a> <span class="preprocessor">#define  WWDG_CFR_W1                         ((uint16_t)0x0002)            </span>
<a name="l05913"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga166845425e89d01552bac0baeec686d9">05913</a> <span class="preprocessor">#define  WWDG_CFR_W2                         ((uint16_t)0x0004)            </span>
<a name="l05914"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga344253edc9710aa6db6047b76cce723b">05914</a> <span class="preprocessor">#define  WWDG_CFR_W3                         ((uint16_t)0x0008)            </span>
<a name="l05915"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaec3a0817a2dcde78414d02c0cb5d201d">05915</a> <span class="preprocessor">#define  WWDG_CFR_W4                         ((uint16_t)0x0010)            </span>
<a name="l05916"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8032c21626b10fcf5cd8ad36bc051663">05916</a> <span class="preprocessor">#define  WWDG_CFR_W5                         ((uint16_t)0x0020)            </span>
<a name="l05917"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga106cdb96da03ce192628f54cefcbec2f">05917</a> <span class="preprocessor">#define  WWDG_CFR_W6                         ((uint16_t)0x0040)            </span>
<a name="l05919"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638">05919</a> <span class="preprocessor">#define  WWDG_CFR_WDGTB                      ((uint16_t)0x0180)            </span>
<a name="l05920"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4858525604534e493b8a09e0b04ace61">05920</a> <span class="preprocessor">#define  WWDG_CFR_WDGTB0                     ((uint16_t)0x0080)            </span>
<a name="l05921"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9d53e6fa74c43522ebacd6dd6f450d33">05921</a> <span class="preprocessor">#define  WWDG_CFR_WDGTB1                     ((uint16_t)0x0100)            </span>
<a name="l05923"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9">05923</a> <span class="preprocessor">#define  WWDG_CFR_EWI                        ((uint16_t)0x0200)            </span>
<a name="l05925"></a>05925 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_SR register  ********************/</span>
<a name="l05926"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69">05926</a> <span class="preprocessor">#define  WWDG_SR_EWIF                        ((uint8_t)0x01)               </span>
<a name="l05928"></a>05928 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l05929"></a>05929 <span class="comment">/*                                                                            */</span>
<a name="l05930"></a>05930 <span class="comment">/*                        SystemTick (SysTick)                                */</span>
<a name="l05931"></a>05931 <span class="comment">/*                                                                            */</span>
<a name="l05932"></a>05932 <span class="comment">/******************************************************************************/</span>
<a name="l05933"></a>05933 
<a name="l05934"></a>05934 <span class="comment">/*****************  Bit definition for SysTick_CTRL register  *****************/</span>
<a name="l05935"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae062a243b69b8a56226b0349ec51a9ef">05935</a> <span class="preprocessor">#define  SysTick_CTRL_ENABLE                 ((uint32_t)0x00000001)        </span>
<a name="l05936"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf2621dc0d596c0c744d80e31f040820a">05936</a> <span class="preprocessor">#define  SysTick_CTRL_TICKINT                ((uint32_t)0x00000002)        </span>
<a name="l05937"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa1f84beb52c644f8eaa67e4067708c7d">05937</a> <span class="preprocessor">#define  SysTick_CTRL_CLKSOURCE              ((uint32_t)0x00000004)        </span>
<a name="l05938"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga088dc188d27ba601d5098bb0f7ec5ed7">05938</a> <span class="preprocessor">#define  SysTick_CTRL_COUNTFLAG              ((uint32_t)0x00010000)        </span>
<a name="l05940"></a>05940 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SysTick_LOAD register  *****************/</span>
<a name="l05941"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga42fe61867f9c2975ef85d820856302f5">05941</a> <span class="preprocessor">#define  SysTick_LOAD_RELOAD                 ((uint32_t)0x00FFFFFF)        </span>
<a name="l05943"></a>05943 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SysTick_VAL register  ******************/</span>
<a name="l05944"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga20551e8942a2f7578740ef8d2797f5e2">05944</a> <span class="preprocessor">#define  SysTick_VAL_CURRENT                 ((uint32_t)0x00FFFFFF)        </span>
<a name="l05946"></a>05946 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SysTick_CALIB register  ****************/</span>
<a name="l05947"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3cd8d9bf0fcebcaf96e2f9a131b123d2">05947</a> <span class="preprocessor">#define  SysTick_CALIB_TENMS                 ((uint32_t)0x00FFFFFF)        </span>
<a name="l05948"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4e88399828475c370fc777a1ab2d3d58">05948</a> <span class="preprocessor">#define  SysTick_CALIB_SKEW                  ((uint32_t)0x40000000)        </span>
<a name="l05949"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga315aef6279fff87c0dd1fbb691e4d83d">05949</a> <span class="preprocessor">#define  SysTick_CALIB_NOREF                 ((uint32_t)0x80000000)        </span>
<a name="l05951"></a>05951 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l05952"></a>05952 <span class="comment">/*                                                                            */</span>
<a name="l05953"></a>05953 <span class="comment">/*               Nested Vectored Interrupt Controller (NVIC)                  */</span>
<a name="l05954"></a>05954 <span class="comment">/*                                                                            */</span>
<a name="l05955"></a>05955 <span class="comment">/******************************************************************************/</span>
<a name="l05956"></a>05956 
<a name="l05957"></a>05957 <span class="comment">/******************  Bit definition for NVIC_ISER register  *******************/</span>
<a name="l05958"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga524d6bb507267b757f54a89b89a8b7b2">05958</a> <span class="preprocessor">#define  NVIC_ISER_SETENA                    ((uint32_t)0xFFFFFFFF)        </span>
<a name="l05959"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4682204947d21842495025382e45a8fb">05959</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_0                  ((uint32_t)0x00000001)        </span>
<a name="l05960"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3f31ee863432615256b137741793a77a">05960</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_1                  ((uint32_t)0x00000002)        </span>
<a name="l05961"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga95058dbce83ff1339536029665d216e8">05961</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_2                  ((uint32_t)0x00000004)        </span>
<a name="l05962"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8bb1cf3d86f49f6785d125fa18352039">05962</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_3                  ((uint32_t)0x00000008)        </span>
<a name="l05963"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga131d008c6bc5bc26b989913d18d01204">05963</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_4                  ((uint32_t)0x00000010)        </span>
<a name="l05964"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6cc5a554385260be8ebda6433b691fb2">05964</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_5                  ((uint32_t)0x00000020)        </span>
<a name="l05965"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf7851457a3c800072677e5cae54cc6cc">05965</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_6                  ((uint32_t)0x00000040)        </span>
<a name="l05966"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga84068d07c3276a8c03b13aecf67a8ca1">05966</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_7                  ((uint32_t)0x00000080)        </span>
<a name="l05967"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga259f4752dc739afb8aaf1e4146019ec9">05967</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_8                  ((uint32_t)0x00000100)        </span>
<a name="l05968"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga371e8d82dd1bcc44c2ea8e90a66c5ae5">05968</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_9                  ((uint32_t)0x00000200)        </span>
<a name="l05969"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa9a05a01f82e832e6da3452d39a7a6e2">05969</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_10                 ((uint32_t)0x00000400)        </span>
<a name="l05970"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3b78aa3c425d86301dc148de43115b48">05970</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_11                 ((uint32_t)0x00000800)        </span>
<a name="l05971"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga447fc01ce241d2ae3cdb631498587efd">05971</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_12                 ((uint32_t)0x00001000)        </span>
<a name="l05972"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga320d26a7e0e94b3f459bec4c90a3559a">05972</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_13                 ((uint32_t)0x00002000)        </span>
<a name="l05973"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3dcc230344b6e3401962a260e9ad7d45">05973</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_14                 ((uint32_t)0x00004000)        </span>
<a name="l05974"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4c792f54013ef2bf46392c813a9f966e">05974</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_15                 ((uint32_t)0x00008000)        </span>
<a name="l05975"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga574e2c400afa40e90866dec2746b6e3a">05975</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_16                 ((uint32_t)0x00010000)        </span>
<a name="l05976"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5e6e7ac573075a189cafae29dee4af3e">05976</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_17                 ((uint32_t)0x00020000)        </span>
<a name="l05977"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga79519b08aa1fbf9449d754f03eaa49d6">05977</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_18                 ((uint32_t)0x00040000)        </span>
<a name="l05978"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf92a4a2157b8a53c07d0f13f6acc9d6b">05978</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_19                 ((uint32_t)0x00080000)        </span>
<a name="l05979"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga765aebd3b4d179659c11212754d495d4">05979</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_20                 ((uint32_t)0x00100000)        </span>
<a name="l05980"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8b78a46bbcf70086a2cd26973f7420cd">05980</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_21                 ((uint32_t)0x00200000)        </span>
<a name="l05981"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2166c96acab924d0cc6e84c019046a78">05981</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_22                 ((uint32_t)0x00400000)        </span>
<a name="l05982"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga37a1543e4b66f8662a130e44811d63e8">05982</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_23                 ((uint32_t)0x00800000)        </span>
<a name="l05983"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacbac420cda087473b34c86e110b5de0a">05983</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_24                 ((uint32_t)0x01000000)        </span>
<a name="l05984"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf75bfd414772f29ac8d7eb20000cbe94">05984</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_25                 ((uint32_t)0x02000000)        </span>
<a name="l05985"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9bda2dc8c0afc0b29f8b5ad13ec6fa43">05985</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_26                 ((uint32_t)0x04000000)        </span>
<a name="l05986"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5ed656de3e29c9870541b3c47041f0e2">05986</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_27                 ((uint32_t)0x08000000)        </span>
<a name="l05987"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga565ddf52fd22e6d5aa9d606da5bfbb96">05987</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_28                 ((uint32_t)0x10000000)        </span>
<a name="l05988"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafd010353bce4fed442e08ea918a6642a">05988</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_29                 ((uint32_t)0x20000000)        </span>
<a name="l05989"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad1134b329f5284ae7b3e429cb905fa4f">05989</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_30                 ((uint32_t)0x40000000)        </span>
<a name="l05990"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab197009ecc0031bc0a8b62bcdbaff37b">05990</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_31                 ((uint32_t)0x80000000)        </span>
<a name="l05992"></a>05992 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_ICER register  *******************/</span>
<a name="l05993"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabb8048ac27c64c34aef747eb3845f07d">05993</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA                   ((uint32_t)0xFFFFFFFF)        </span>
<a name="l05994"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad7c0e8d7ead740fbbc6efe1b44336c4d">05994</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_0                  ((uint32_t)0x00000001)        </span>
<a name="l05995"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga701dd2c4365790c5a9506ecc41f9fe3c">05995</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_1                  ((uint32_t)0x00000002)        </span>
<a name="l05996"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gace5cb2478698a64c214d63d79aeeed75">05996</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_2                  ((uint32_t)0x00000004)        </span>
<a name="l05997"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaff9f3ef9ac99c1b266ab1d8963b36560">05997</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_3                  ((uint32_t)0x00000008)        </span>
<a name="l05998"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga892fafa00274551ee17971c5f419138b">05998</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_4                  ((uint32_t)0x00000010)        </span>
<a name="l05999"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadfd48066d81ddc85be2cb4dd71ddcb60">05999</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_5                  ((uint32_t)0x00000020)        </span>
<a name="l06000"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6a92307738d1730bd21d55c6c065b526">06000</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_6                  ((uint32_t)0x00000040)        </span>
<a name="l06001"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad7132ff32947d90bf2f537591e77823c">06001</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_7                  ((uint32_t)0x00000080)        </span>
<a name="l06002"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga08b4758eebf43cc2bfc8183a3517c8c0">06002</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_8                  ((uint32_t)0x00000100)        </span>
<a name="l06003"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5f11ecc81c128ad3ef27899cd2a048dd">06003</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_9                  ((uint32_t)0x00000200)        </span>
<a name="l06004"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad9b17e9837b0b1ccf28f7309afba8aa7">06004</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_10                 ((uint32_t)0x00000400)        </span>
<a name="l06005"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae1e4b35a58a123c2e8fa4edb7e81aaeb">06005</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_11                 ((uint32_t)0x00000800)        </span>
<a name="l06006"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga521ef47669c32ba4b6fb34cdee181115">06006</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_12                 ((uint32_t)0x00001000)        </span>
<a name="l06007"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6f787e52461b5e3f777290ac4b8ff6fc">06007</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_13                 ((uint32_t)0x00002000)        </span>
<a name="l06008"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac937ce62879648e947d70a4db16727f0">06008</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_14                 ((uint32_t)0x00004000)        </span>
<a name="l06009"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa6a88004a2ac9b270d73ab1ff53300bb">06009</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_15                 ((uint32_t)0x00008000)        </span>
<a name="l06010"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga73de40429d453b0a63ea4ed788e949f0">06010</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_16                 ((uint32_t)0x00010000)        </span>
<a name="l06011"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga393cfbe5e1ce46220aa5ebd9a1891d97">06011</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_17                 ((uint32_t)0x00020000)        </span>
<a name="l06012"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7fa2d0859938af8374b0ee52c7acb04b">06012</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_18                 ((uint32_t)0x00040000)        </span>
<a name="l06013"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga02572a777aeac75a01c94f56e23ff07b">06013</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_19                 ((uint32_t)0x00080000)        </span>
<a name="l06014"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8df2313e7432cabddba0b974b8f4f020">06014</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_20                 ((uint32_t)0x00100000)        </span>
<a name="l06015"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga16c4599364e72b2d88ac386144a3fe7e">06015</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_21                 ((uint32_t)0x00200000)        </span>
<a name="l06016"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga16b9bade4bebc1c058325e1aafc3fd8f">06016</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_22                 ((uint32_t)0x00400000)        </span>
<a name="l06017"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa92531bd55ca6aa771993210d485c0f7">06017</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_23                 ((uint32_t)0x00800000)        </span>
<a name="l06018"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab41766a9f4345819d8eea33b8753b9f6">06018</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_24                 ((uint32_t)0x01000000)        </span>
<a name="l06019"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac1bb79682735090f6c1bbf2b298f6c5b">06019</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_25                 ((uint32_t)0x02000000)        </span>
<a name="l06020"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0e63dfa3c37961071f48a76fd34e92e9">06020</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_26                 ((uint32_t)0x04000000)        </span>
<a name="l06021"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gada1793fa80d1a517c94dc975dc1270bc">06021</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_27                 ((uint32_t)0x08000000)        </span>
<a name="l06022"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9b389b9803af7187df08ab3031be9509">06022</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_28                 ((uint32_t)0x10000000)        </span>
<a name="l06023"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacac7e634d9726387b9026c9504e52582">06023</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_29                 ((uint32_t)0x20000000)        </span>
<a name="l06024"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga11d39e1daa7b9c636fe16951745b011d">06024</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_30                 ((uint32_t)0x40000000)        </span>
<a name="l06025"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafb10af18569712590c4db5476292cf6f">06025</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_31                 ((uint32_t)0x80000000)        </span>
<a name="l06027"></a>06027 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_ISPR register  *******************/</span>
<a name="l06028"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga706ae5af63e84b9d9a901c030d39b2de">06028</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND                   ((uint32_t)0xFFFFFFFF)        </span>
<a name="l06029"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4ea480702ab09562864852893b9005c2">06029</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_0                 ((uint32_t)0x00000001)        </span>
<a name="l06030"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3b5d1b15a80c029c9aa985bb23a7ffb2">06030</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_1                 ((uint32_t)0x00000002)        </span>
<a name="l06031"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa2de13af9ff315637a1cd651847f022d">06031</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_2                 ((uint32_t)0x00000004)        </span>
<a name="l06032"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga76361988bf57c412fe73ffb799afd797">06032</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_3                 ((uint32_t)0x00000008)        </span>
<a name="l06033"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa8e69812ce2bb6458c0c6214b1307c5e">06033</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_4                 ((uint32_t)0x00000010)        </span>
<a name="l06034"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga95c03293d177e1bfe43be1d5eefbf5f8">06034</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_5                 ((uint32_t)0x00000020)        </span>
<a name="l06035"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeee79d95614db51d2e0ff530d09673e9">06035</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_6                 ((uint32_t)0x00000040)        </span>
<a name="l06036"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga809b3f1ab6def76d15fa0b457445d244">06036</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_7                 ((uint32_t)0x00000080)        </span>
<a name="l06037"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3fae06b9e22eaeb3ee19bd19105b1ae2">06037</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_8                 ((uint32_t)0x00000100)        </span>
<a name="l06038"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac5459e94b315765d3f4e9ab9c6e00aae">06038</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_9                 ((uint32_t)0x00000200)        </span>
<a name="l06039"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga05ef4ef84df65432e2e75448d851b789">06039</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_10                ((uint32_t)0x00000400)        </span>
<a name="l06040"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacbd66dd5953c24688917964115ae796f">06040</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_11                ((uint32_t)0x00000800)        </span>
<a name="l06041"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3cdcc8da708ddeee71a593050dfade50">06041</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_12                ((uint32_t)0x00001000)        </span>
<a name="l06042"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae51ee8367ba000f48692a84505b2b620">06042</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_13                ((uint32_t)0x00002000)        </span>
<a name="l06043"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6588454e29509bb1eae0c96a25bf7ed9">06043</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_14                ((uint32_t)0x00004000)        </span>
<a name="l06044"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4f6fee7fe7c8ee64ddb5cd2a419ac88e">06044</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_15                ((uint32_t)0x00008000)        </span>
<a name="l06045"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga33d421797a1718a74cf4ff4b58d4f4fd">06045</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_16                ((uint32_t)0x00010000)        </span>
<a name="l06046"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae2b82da99561dd033e74b0b3a3aad0b">06046</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_17                ((uint32_t)0x00020000)        </span>
<a name="l06047"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae5a078aafa6253af4b17ca28cdbc3699">06047</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_18                ((uint32_t)0x00040000)        </span>
<a name="l06048"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga07d2e9109ecccd36be4e6230d95cd648">06048</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_19                ((uint32_t)0x00080000)        </span>
<a name="l06049"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3cf4ff376f8afcc661184028c713c5c0">06049</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_20                ((uint32_t)0x00100000)        </span>
<a name="l06050"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga76ddcc81d3c5e498ab99f23183bf4a5b">06050</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_21                ((uint32_t)0x00200000)        </span>
<a name="l06051"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0db2d31426967beb45500dd82816e6e5">06051</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_22                ((uint32_t)0x00400000)        </span>
<a name="l06052"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaec0b7e1a693eb4a090622b18f79a2b6d">06052</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_23                ((uint32_t)0x00800000)        </span>
<a name="l06053"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac91b78240ce32417e0916fce399c5035">06053</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_24                ((uint32_t)0x01000000)        </span>
<a name="l06054"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacf6576e0ed8e79909372b9f29b36ea05">06054</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_25                ((uint32_t)0x02000000)        </span>
<a name="l06055"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1bc96581240b52ea223b8512e5fe404f">06055</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_26                ((uint32_t)0x04000000)        </span>
<a name="l06056"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacef6dcabdd3b151cf81f65f27f160c8b">06056</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_27                ((uint32_t)0x08000000)        </span>
<a name="l06057"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacaaae73e711685955c9bbd810a8750b2">06057</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_28                ((uint32_t)0x10000000)        </span>
<a name="l06058"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadc01bacfbd4e6533b8114ad67766f50a">06058</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_29                ((uint32_t)0x20000000)        </span>
<a name="l06059"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae7973887dda1478e3941782ec6cc33a6">06059</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_30                ((uint32_t)0x40000000)        </span>
<a name="l06060"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga569e37431b777e42c39bd6a708150081">06060</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_31                ((uint32_t)0x80000000)        </span>
<a name="l06062"></a>06062 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_ICPR register  *******************/</span>
<a name="l06063"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae3c6a7e54654b4873816afad7984fbb0">06063</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND                   ((uint32_t)0xFFFFFFFF)        </span>
<a name="l06064"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafecd77abe8ff78b4679c965b11e31ac3">06064</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_0                 ((uint32_t)0x00000001)        </span>
<a name="l06065"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad1a68ba7be8374cbedfe18c15a852100">06065</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_1                 ((uint32_t)0x00000002)        </span>
<a name="l06066"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3ad0271ce6eb2fd787881a526acc9ecf">06066</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_2                 ((uint32_t)0x00000004)        </span>
<a name="l06067"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga601ded5d1439ded3a734b80ae3d9ac42">06067</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_3                 ((uint32_t)0x00000008)        </span>
<a name="l06068"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8fa186cf67d658dae40dd70cd0b55456">06068</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_4                 ((uint32_t)0x00000010)        </span>
<a name="l06069"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0560ad9cc66e9a4d3b6d918745752350">06069</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_5                 ((uint32_t)0x00000020)        </span>
<a name="l06070"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga81743f1b0f020b023cd627dc6b46eed0">06070</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_6                 ((uint32_t)0x00000040)        </span>
<a name="l06071"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga167cc46ce9628e5cbc971f9248fadbc9">06071</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_7                 ((uint32_t)0x00000080)        </span>
<a name="l06072"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga19da2023fbcc3856feb1c5e8143d3126">06072</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_8                 ((uint32_t)0x00000100)        </span>
<a name="l06073"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8047a8411c6e505edab25c0c7db179df">06073</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_9                 ((uint32_t)0x00000200)        </span>
<a name="l06074"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae9631ca376fd2fb30ca9fba782dbcebc">06074</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_10                ((uint32_t)0x00000400)        </span>
<a name="l06075"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga65a8a83be00f68acd6d3a6d8dcd81c73">06075</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_11                ((uint32_t)0x00000800)        </span>
<a name="l06076"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac1535690e1151004707902cc49f280d2">06076</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_12                ((uint32_t)0x00001000)        </span>
<a name="l06077"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga704f098169cbfd48746e6fdb647cb139">06077</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_13                ((uint32_t)0x00002000)        </span>
<a name="l06078"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga764a5bb88ee730049cdaa9823238e4eb">06078</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_14                ((uint32_t)0x00004000)        </span>
<a name="l06079"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga641b9f2fc8a75d9a0f08ee9e764ae67e">06079</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_15                ((uint32_t)0x00008000)        </span>
<a name="l06080"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9563b3bc48251e3048bba95dcd8ce2ed">06080</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_16                ((uint32_t)0x00010000)        </span>
<a name="l06081"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacafd4aa7dbd587713c5f8460021ffbbf">06081</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_17                ((uint32_t)0x00020000)        </span>
<a name="l06082"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacb158cb09839a27399daaec82596bdae">06082</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_18                ((uint32_t)0x00040000)        </span>
<a name="l06083"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4fa77e3164f76f55c8b65716f7e78b3c">06083</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_19                ((uint32_t)0x00080000)        </span>
<a name="l06084"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga913321e79e4566f2589d0cf0cbc69951">06084</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_20                ((uint32_t)0x00100000)        </span>
<a name="l06085"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga82b95b5d83cfed1dc8e93252f350738f">06085</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_21                ((uint32_t)0x00200000)        </span>
<a name="l06086"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa48498de37ce0e3630539a40e9748ac8">06086</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_22                ((uint32_t)0x00400000)        </span>
<a name="l06087"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7976e3ca5e53e365b2d5fe622f738800">06087</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_23                ((uint32_t)0x00800000)        </span>
<a name="l06088"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2a5aa740ee8b8ddcc9e28cad9cc2e287">06088</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_24                ((uint32_t)0x01000000)        </span>
<a name="l06089"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae71fd6b864214fc20cda783f983a3b99">06089</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_25                ((uint32_t)0x02000000)        </span>
<a name="l06090"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae5d5368aef48a813695090fd367ec4a6">06090</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_26                ((uint32_t)0x04000000)        </span>
<a name="l06091"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8092ee7e81ecfa33294e8dc972e736a1">06091</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_27                ((uint32_t)0x08000000)        </span>
<a name="l06092"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0e05fe155495b02aa07f086600d362af">06092</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_28                ((uint32_t)0x10000000)        </span>
<a name="l06093"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacd72eea853122e43a77db5d11cf189b2">06093</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_29                ((uint32_t)0x20000000)        </span>
<a name="l06094"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3482d26f4a66f2e345f5877e5b7d4f59">06094</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_30                ((uint32_t)0x40000000)        </span>
<a name="l06095"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabfb29b21f8ac81d048b70b6ae17518ee">06095</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_31                ((uint32_t)0x80000000)        </span>
<a name="l06097"></a>06097 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_IABR register  *******************/</span>
<a name="l06098"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga00015005adbb6e281ac05f29b862772b">06098</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE                    ((uint32_t)0xFFFFFFFF)        </span>
<a name="l06099"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf96b2c2bf18a5845f65c23761f35c20c">06099</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_0                  ((uint32_t)0x00000001)        </span>
<a name="l06100"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga29b032782f6ee599b3e6c67a915f2a77">06100</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_1                  ((uint32_t)0x00000002)        </span>
<a name="l06101"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga87128e17a9e614347d5b27f2e53c92cc">06101</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_2                  ((uint32_t)0x00000004)        </span>
<a name="l06102"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0b70628725abd184e4f3258f25552ad4">06102</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_3                  ((uint32_t)0x00000008)        </span>
<a name="l06103"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad31486ae04d73eace12011a850855ffc">06103</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_4                  ((uint32_t)0x00000010)        </span>
<a name="l06104"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaabdfde449fc6a3c5c6bf5236ebbd14e5">06104</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_5                  ((uint32_t)0x00000020)        </span>
<a name="l06105"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9888c42aada7bd962b44a207954f7209">06105</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_6                  ((uint32_t)0x00000040)        </span>
<a name="l06106"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9028f6886fca410cb526352999f4911a">06106</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_7                  ((uint32_t)0x00000080)        </span>
<a name="l06107"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga101fc66c184d311ee995db2c8c82ef95">06107</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_8                  ((uint32_t)0x00000100)        </span>
<a name="l06108"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaed6521600ff1bccc832e252b1b5676dd">06108</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_9                  ((uint32_t)0x00000200)        </span>
<a name="l06109"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1c29cb59542e009f5908814bc73f699a">06109</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_10                 ((uint32_t)0x00000400)        </span>
<a name="l06110"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae3ac5a2c4b87dc781facd9f0ab2faa9">06110</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_11                 ((uint32_t)0x00000800)        </span>
<a name="l06111"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf67765093e4ee4b2911e5f29b011e1a1">06111</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_12                 ((uint32_t)0x00001000)        </span>
<a name="l06112"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga29b52deba459b2a9a6d2379c9b0b0c26">06112</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_13                 ((uint32_t)0x00002000)        </span>
<a name="l06113"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga393379d79019d81602dbc4311edc21fe">06113</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_14                 ((uint32_t)0x00004000)        </span>
<a name="l06114"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab9abe638115ec30e599c34c839515dd4">06114</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_15                 ((uint32_t)0x00008000)        </span>
<a name="l06115"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadac87de01e114b011a900bca17e7b729">06115</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_16                 ((uint32_t)0x00010000)        </span>
<a name="l06116"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac7a870327f07feef53199fe4befb2464">06116</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_17                 ((uint32_t)0x00020000)        </span>
<a name="l06117"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga16bd00a6c07b193fa07761bc4c68cf1a">06117</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_18                 ((uint32_t)0x00040000)        </span>
<a name="l06118"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5368786bfb44b9d31c62c180cf089b77">06118</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_19                 ((uint32_t)0x00080000)        </span>
<a name="l06119"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaad1a8c8e757e6d7a30c4dc2073693724">06119</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_20                 ((uint32_t)0x00100000)        </span>
<a name="l06120"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga89fc27cdcb3a0291dcb03b8d2537b566">06120</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_21                 ((uint32_t)0x00200000)        </span>
<a name="l06121"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1a1e16e90060fae9442e54a02aade2c3">06121</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_22                 ((uint32_t)0x00400000)        </span>
<a name="l06122"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga423a9b1f0e4d06137bceaea3d482d7f9">06122</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_23                 ((uint32_t)0x00800000)        </span>
<a name="l06123"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2a7cb5ecc8420bde213d4e25d698bad0">06123</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_24                 ((uint32_t)0x01000000)        </span>
<a name="l06124"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3be82eac5db87b085ced6424940e36d7">06124</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_25                 ((uint32_t)0x02000000)        </span>
<a name="l06125"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5b17346a5573c34ca0d8fc3e8ebee702">06125</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_26                 ((uint32_t)0x04000000)        </span>
<a name="l06126"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2a42e366c56ce09eb944c8f20c520004">06126</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_27                 ((uint32_t)0x08000000)        </span>
<a name="l06127"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad2736661ca2d3411bede3dfdbe51edbb">06127</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_28                 ((uint32_t)0x10000000)        </span>
<a name="l06128"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9e2b52a462248fe00401170951e51e10">06128</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_29                 ((uint32_t)0x20000000)        </span>
<a name="l06129"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga41ab2699910a3c837f177b81e5c40d33">06129</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_30                 ((uint32_t)0x40000000)        </span>
<a name="l06130"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7816041fba7d83cd8b3dd1ba10f80c4a">06130</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_31                 ((uint32_t)0x80000000)        </span>
<a name="l06132"></a>06132 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI0 register  *******************/</span>
<a name="l06133"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7a3b08d85a1acb7ceb1e099323dcccab">06133</a> <span class="preprocessor">#define  NVIC_IPR0_PRI_0                     ((uint32_t)0x000000FF)        </span>
<a name="l06134"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga23faf79e734bfdb5799fac5916ff10cb">06134</a> <span class="preprocessor">#define  NVIC_IPR0_PRI_1                     ((uint32_t)0x0000FF00)        </span>
<a name="l06135"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga80ea52e5abb18a63bd4c7578e47a1446">06135</a> <span class="preprocessor">#define  NVIC_IPR0_PRI_2                     ((uint32_t)0x00FF0000)        </span>
<a name="l06136"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9104db3d83a6c566e8bfd2a4b33a7145">06136</a> <span class="preprocessor">#define  NVIC_IPR0_PRI_3                     ((uint32_t)0xFF000000)        </span>
<a name="l06138"></a>06138 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI1 register  *******************/</span>
<a name="l06139"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1282075e5142524bb85e3d2df0102501">06139</a> <span class="preprocessor">#define  NVIC_IPR1_PRI_4                     ((uint32_t)0x000000FF)        </span>
<a name="l06140"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa63b4e9a76d033470c30e0858306ddb2">06140</a> <span class="preprocessor">#define  NVIC_IPR1_PRI_5                     ((uint32_t)0x0000FF00)        </span>
<a name="l06141"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8b2966818c404ea29e2db4667a3a6f41">06141</a> <span class="preprocessor">#define  NVIC_IPR1_PRI_6                     ((uint32_t)0x00FF0000)        </span>
<a name="l06142"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga96c1da5dac82bf4644b0a11c3a39cb2d">06142</a> <span class="preprocessor">#define  NVIC_IPR1_PRI_7                     ((uint32_t)0xFF000000)        </span>
<a name="l06144"></a>06144 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI2 register  *******************/</span>
<a name="l06145"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad02b1193affeeae87f9b1e8af4feded1">06145</a> <span class="preprocessor">#define  NVIC_IPR2_PRI_8                     ((uint32_t)0x000000FF)        </span>
<a name="l06146"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga98647b92f40858b03174d73fa9aa50e2">06146</a> <span class="preprocessor">#define  NVIC_IPR2_PRI_9                     ((uint32_t)0x0000FF00)        </span>
<a name="l06147"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad2498ad6390c001f5520f17600935041">06147</a> <span class="preprocessor">#define  NVIC_IPR2_PRI_10                    ((uint32_t)0x00FF0000)        </span>
<a name="l06148"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga33f3bb417d3518b39303b9523c1461c1">06148</a> <span class="preprocessor">#define  NVIC_IPR2_PRI_11                    ((uint32_t)0xFF000000)        </span>
<a name="l06150"></a>06150 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI3 register  *******************/</span>
<a name="l06151"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1a5871dc95a2ca809773a1dde818c63c">06151</a> <span class="preprocessor">#define  NVIC_IPR3_PRI_12                    ((uint32_t)0x000000FF)        </span>
<a name="l06152"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gada03b8dae40bf704e4bf523d1aa22496">06152</a> <span class="preprocessor">#define  NVIC_IPR3_PRI_13                    ((uint32_t)0x0000FF00)        </span>
<a name="l06153"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga966d733853ca1b07d12b7c66bfe7eb3c">06153</a> <span class="preprocessor">#define  NVIC_IPR3_PRI_14                    ((uint32_t)0x00FF0000)        </span>
<a name="l06154"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9bd3de39c1d0c6c9efbb9fab3b62d094">06154</a> <span class="preprocessor">#define  NVIC_IPR3_PRI_15                    ((uint32_t)0xFF000000)        </span>
<a name="l06156"></a>06156 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI4 register  *******************/</span>
<a name="l06157"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacbc57da3ac7ef9d6de3b0a1ad84a35c3">06157</a> <span class="preprocessor">#define  NVIC_IPR4_PRI_16                    ((uint32_t)0x000000FF)        </span>
<a name="l06158"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8fbcf647ec5f3b88447c40d82cbba784">06158</a> <span class="preprocessor">#define  NVIC_IPR4_PRI_17                    ((uint32_t)0x0000FF00)        </span>
<a name="l06159"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5980ea116aae6400b74fcbb7ab69db05">06159</a> <span class="preprocessor">#define  NVIC_IPR4_PRI_18                    ((uint32_t)0x00FF0000)        </span>
<a name="l06160"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5d53e0b085d3151bead07fae93f507b8">06160</a> <span class="preprocessor">#define  NVIC_IPR4_PRI_19                    ((uint32_t)0xFF000000)        </span>
<a name="l06162"></a>06162 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI5 register  *******************/</span>
<a name="l06163"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa03b60b41f202d008226bc4a9596a833">06163</a> <span class="preprocessor">#define  NVIC_IPR5_PRI_20                    ((uint32_t)0x000000FF)        </span>
<a name="l06164"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac98a9cb7398fba35957f0d9a39451506">06164</a> <span class="preprocessor">#define  NVIC_IPR5_PRI_21                    ((uint32_t)0x0000FF00)        </span>
<a name="l06165"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab8b37a77e86e910e5f16fec4c1bac200">06165</a> <span class="preprocessor">#define  NVIC_IPR5_PRI_22                    ((uint32_t)0x00FF0000)        </span>
<a name="l06166"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabc2bc84f21dc418ebca068a7a74fbf13">06166</a> <span class="preprocessor">#define  NVIC_IPR5_PRI_23                    ((uint32_t)0xFF000000)        </span>
<a name="l06168"></a>06168 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI6 register  *******************/</span>
<a name="l06169"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac35639332d0dd2169659dacb334be746">06169</a> <span class="preprocessor">#define  NVIC_IPR6_PRI_24                    ((uint32_t)0x000000FF)        </span>
<a name="l06170"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga31813e988f709143c47b376411b63be3">06170</a> <span class="preprocessor">#define  NVIC_IPR6_PRI_25                    ((uint32_t)0x0000FF00)        </span>
<a name="l06171"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae874a405758adfc16a21ab2492cc01aa">06171</a> <span class="preprocessor">#define  NVIC_IPR6_PRI_26                    ((uint32_t)0x00FF0000)        </span>
<a name="l06172"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6cc988dabd555381a1e8546e8b0d4152">06172</a> <span class="preprocessor">#define  NVIC_IPR6_PRI_27                    ((uint32_t)0xFF000000)        </span>
<a name="l06174"></a>06174 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI7 register  *******************/</span>
<a name="l06175"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8c01a412ea1d6b0659e53f23edaa42b9">06175</a> <span class="preprocessor">#define  NVIC_IPR7_PRI_28                    ((uint32_t)0x000000FF)        </span>
<a name="l06176"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab867187fcd218881e0309938fe902674">06176</a> <span class="preprocessor">#define  NVIC_IPR7_PRI_29                    ((uint32_t)0x0000FF00)        </span>
<a name="l06177"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabe7e7058f4cf233a7b220bfeb1048443">06177</a> <span class="preprocessor">#define  NVIC_IPR7_PRI_30                    ((uint32_t)0x00FF0000)        </span>
<a name="l06178"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8df57e06dd24110f7a228efa85131bbe">06178</a> <span class="preprocessor">#define  NVIC_IPR7_PRI_31                    ((uint32_t)0xFF000000)        </span>
<a name="l06180"></a>06180 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SCB_CPUID register  *******************/</span>
<a name="l06181"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8d41122756e2a2a01f07f5863312a0b3">06181</a> <span class="preprocessor">#define  SCB_CPUID_REVISION                  ((uint32_t)0x0000000F)        </span>
<a name="l06182"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga550badbbe87c076419c0cc1c914b6d3c">06182</a> <span class="preprocessor">#define  SCB_CPUID_PARTNO                    ((uint32_t)0x0000FFF0)        </span>
<a name="l06183"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga601f7f9ef2f371fc3316931cacddd914">06183</a> <span class="preprocessor">#define  SCB_CPUID_Constant                  ((uint32_t)0x000F0000)        </span>
<a name="l06184"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2918ac8b94d21ece6e60d8e57466b3ac">06184</a> <span class="preprocessor">#define  SCB_CPUID_VARIANT                   ((uint32_t)0x00F00000)        </span>
<a name="l06185"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga07d13461f7ac56baf2bc2005f49b08c9">06185</a> <span class="preprocessor">#define  SCB_CPUID_IMPLEMENTER               ((uint32_t)0xFF000000)        </span>
<a name="l06187"></a>06187 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_ICSR register  *******************/</span>
<a name="l06188"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa03823cedb24b4d4c95812f121a2f493">06188</a> <span class="preprocessor">#define  SCB_ICSR_VECTACTIVE                 ((uint32_t)0x000001FF)        </span>
<a name="l06189"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga842275c9ea59be843c92d28bda1e554c">06189</a> <span class="preprocessor">#define  SCB_ICSR_RETTOBASE                  ((uint32_t)0x00000800)        </span>
<a name="l06190"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga91ba96d4d975d2ad3cd43c091b1e65af">06190</a> <span class="preprocessor">#define  SCB_ICSR_VECTPENDING                ((uint32_t)0x003FF000)        </span>
<a name="l06191"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaddc9f4da4f73fd9aaeee3a8c97dac8c2">06191</a> <span class="preprocessor">#define  SCB_ICSR_ISRPENDING                 ((uint32_t)0x00400000)        </span>
<a name="l06192"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga699279156aae0333110fe24a5e4e3d21">06192</a> <span class="preprocessor">#define  SCB_ICSR_ISRPREEMPT                 ((uint32_t)0x00800000)        </span>
<a name="l06193"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga739c687961a5555b6a3903b617461892">06193</a> <span class="preprocessor">#define  SCB_ICSR_PENDSTCLR                  ((uint32_t)0x02000000)        </span>
<a name="l06194"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1208f2e1fba16f8ce1fd533f48228898">06194</a> <span class="preprocessor">#define  SCB_ICSR_PENDSTSET                  ((uint32_t)0x04000000)        </span>
<a name="l06195"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga84b3c1eebacbbc3d33ecf875e2e298a1">06195</a> <span class="preprocessor">#define  SCB_ICSR_PENDSVCLR                  ((uint32_t)0x08000000)        </span>
<a name="l06196"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4d08b3c1bd96c4c12dddd25aea063e35">06196</a> <span class="preprocessor">#define  SCB_ICSR_PENDSVSET                  ((uint32_t)0x10000000)        </span>
<a name="l06197"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0a7d69b63652f05f4ff9b72d110dec7a">06197</a> <span class="preprocessor">#define  SCB_ICSR_NMIPENDSET                 ((uint32_t)0x80000000)        </span>
<a name="l06199"></a>06199 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_VTOR register  *******************/</span>
<a name="l06200"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1a53fe56449df9763635b9ef14ec4eef">06200</a> <span class="preprocessor">#define  SCB_VTOR_TBLOFF                     ((uint32_t)0x1FFFFF80)        </span>
<a name="l06201"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadfbd687e656472904d65b6e76e60d32c">06201</a> <span class="preprocessor">#define  SCB_VTOR_TBLBASE                    ((uint32_t)0x20000000)        </span>
<a name="l06204"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaec31f9ed3b476e1ec623b0d89df51280">06204</a> <span class="preprocessor">#define  SCB_AIRCR_VECTRESET                 ((uint32_t)0x00000001)        </span>
<a name="l06205"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae3d9b3c94c860a0b0b038285ca817fd3">06205</a> <span class="preprocessor">#define  SCB_AIRCR_VECTCLRACTIVE             ((uint32_t)0x00000002)        </span>
<a name="l06206"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga86c65d10100e2fb5fdcf826b2573b5d8">06206</a> <span class="preprocessor">#define  SCB_AIRCR_SYSRESETREQ               ((uint32_t)0x00000004)        </span>
<a name="l06208"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga562fa27a50d34fb3e182eb90d1de7457">06208</a> <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP                  ((uint32_t)0x00000700)        </span>
<a name="l06209"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga73ed5772b7584aa9100568c39883e2e2">06209</a> <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP_0                ((uint32_t)0x00000100)        </span>
<a name="l06210"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae71495c63cf23ccc57ef1d00ce05bccd">06210</a> <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP_1                ((uint32_t)0x00000200)        </span>
<a name="l06211"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga355be0b34a767b11718c8e3640e8de7e">06211</a> <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP_2                ((uint32_t)0x00000400)        </span>
<a name="l06213"></a>06213 <span class="preprocessor"></span><span class="comment">/* prority group configuration */</span>
<a name="l06214"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga10749836707315bc2ede47d13478bf1d">06214</a> <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP0                 ((uint32_t)0x00000000)        </span>
<a name="l06215"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga372eac3d95632115359a016557cc9692">06215</a> <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP1                 ((uint32_t)0x00000100)        </span>
<a name="l06216"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa75877ae3cc09849e0c4ccf2711d4780">06216</a> <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP2                 ((uint32_t)0x00000200)        </span>
<a name="l06217"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadf8f6a9d617d3fed71ee7379243560d1">06217</a> <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP3                 ((uint32_t)0x00000300)        </span>
<a name="l06218"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9dfd544733beb12e6097d3c58cfccee5">06218</a> <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP4                 ((uint32_t)0x00000400)        </span>
<a name="l06219"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0fb910c0ebae3006b6f6892794627268">06219</a> <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP5                 ((uint32_t)0x00000500)        </span>
<a name="l06220"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabe7aa631763933a39471da41af3cfb54">06220</a> <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP6                 ((uint32_t)0x00000600)        </span>
<a name="l06221"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2decaa6e4210f1432b59b6939808c61c">06221</a> <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP7                 ((uint32_t)0x00000700)        </span>
<a name="l06223"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gade5876f1c12d6322a188b09efe77f69d">06223</a> <span class="preprocessor">#define  SCB_AIRCR_ENDIANESS                 ((uint32_t)0x00008000)        </span>
<a name="l06224"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae9c09346491834693c481c5d5a20886d">06224</a> <span class="preprocessor">#define  SCB_AIRCR_VECTKEY                   ((uint32_t)0xFFFF0000)        </span>
<a name="l06226"></a>06226 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_SCR register  ********************/</span>
<a name="l06227"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaef484612839a04567ebaeeb57ca0b015">06227</a> <span class="preprocessor">#define  SCB_SCR_SLEEPONEXIT                 ((uint8_t)0x02)               </span>
<a name="l06228"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac4f4f02bfc91aef800b88fa58329cb92">06228</a> <span class="preprocessor">#define  SCB_SCR_SLEEPDEEP                   ((uint8_t)0x04)               </span>
<a name="l06229"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafe02e0bb7621be2b7c53f4acd9e8f8c5">06229</a> <span class="preprocessor">#define  SCB_SCR_SEVONPEND                   ((uint8_t)0x10)               </span>
<a name="l06231"></a>06231 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for SCB_CCR register  *******************/</span>
<a name="l06232"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga737bd09d6c94b325cfe96733585ee307">06232</a> <span class="preprocessor">#define  SCB_CCR_NONBASETHRDENA              ((uint16_t)0x0001)            </span>
<a name="l06233"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7f3eb65ed64479d1c4223b69be60a786">06233</a> <span class="preprocessor">#define  SCB_CCR_USERSETMPEND                ((uint16_t)0x0002)            </span>
<a name="l06234"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6a075d1f9722f6972ed1a98305e24cf9">06234</a> <span class="preprocessor">#define  SCB_CCR_UNALIGN_TRP                 ((uint16_t)0x0008)            </span>
<a name="l06235"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9a1ca0625d0b4b5be3c4332258c28ec4">06235</a> <span class="preprocessor">#define  SCB_CCR_DIV_0_TRP                   ((uint16_t)0x0010)            </span>
<a name="l06236"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga985f7560606f6e257a8b2bc2671ed33d">06236</a> <span class="preprocessor">#define  SCB_CCR_BFHFNMIGN                   ((uint16_t)0x0100)            </span>
<a name="l06237"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8c71d4e534d7d822ce32c3dec82bebd9">06237</a> <span class="preprocessor">#define  SCB_CCR_STKALIGN                    ((uint16_t)0x0200)            </span>
<a name="l06239"></a>06239 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_SHPR register ********************/</span>
<a name="l06240"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga60573307b1130b04328515e7763d46ae">06240</a> <span class="preprocessor">#define  SCB_SHPR_PRI_N                      ((uint32_t)0x000000FF)        </span>
<a name="l06241"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga983c00520a6b78a9460ae3111dfa30e8">06241</a> <span class="preprocessor">#define  SCB_SHPR_PRI_N1                     ((uint32_t)0x0000FF00)        </span>
<a name="l06242"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab95e7b7b52dfa7c7a36f58aa0647b7fc">06242</a> <span class="preprocessor">#define  SCB_SHPR_PRI_N2                     ((uint32_t)0x00FF0000)        </span>
<a name="l06243"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1ddf910806ca32e520bffc56c4cbca4a">06243</a> <span class="preprocessor">#define  SCB_SHPR_PRI_N3                     ((uint32_t)0xFF000000)        </span>
<a name="l06245"></a>06245 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SCB_SHCSR register  *******************/</span>
<a name="l06246"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf7e9f142e8f310010b8314e41d21bef1">06246</a> <span class="preprocessor">#define  SCB_SHCSR_MEMFAULTACT               ((uint32_t)0x00000001)        </span>
<a name="l06247"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga22a35f7e2e94c192befb04bab6976598">06247</a> <span class="preprocessor">#define  SCB_SHCSR_BUSFAULTACT               ((uint32_t)0x00000002)        </span>
<a name="l06248"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab6121f12dfa519ab80357d2389830990">06248</a> <span class="preprocessor">#define  SCB_SHCSR_USGFAULTACT               ((uint32_t)0x00000008)        </span>
<a name="l06249"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga395ad78789946e84ddbb0a91a575331d">06249</a> <span class="preprocessor">#define  SCB_SHCSR_SVCALLACT                 ((uint32_t)0x00000080)        </span>
<a name="l06250"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9d926840743a22c4ff50db650b2a0d75">06250</a> <span class="preprocessor">#define  SCB_SHCSR_MONITORACT                ((uint32_t)0x00000100)        </span>
<a name="l06251"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae5ce384582328f1a9d38466239e03017">06251</a> <span class="preprocessor">#define  SCB_SHCSR_PENDSVACT                 ((uint32_t)0x00000400)        </span>
<a name="l06252"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2f474b85e95da35c9ee1f59d3e3ffbdb">06252</a> <span class="preprocessor">#define  SCB_SHCSR_SYSTICKACT                ((uint32_t)0x00000800)        </span>
<a name="l06253"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5d4a7079ca06fdca02ebe45cd6432cd0">06253</a> <span class="preprocessor">#define  SCB_SHCSR_USGFAULTPENDED            ((uint32_t)0x00001000)        </span>
<a name="l06254"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafac0c649448a364c53b212ba515e433d">06254</a> <span class="preprocessor">#define  SCB_SHCSR_MEMFAULTPENDED            ((uint32_t)0x00002000)        </span>
<a name="l06255"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c2813665d25281e4777600f0cbdc99c">06255</a> <span class="preprocessor">#define  SCB_SHCSR_BUSFAULTPENDED            ((uint32_t)0x00004000)        </span>
<a name="l06256"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1300357a6f3ff42e08be39ed6dbfea73">06256</a> <span class="preprocessor">#define  SCB_SHCSR_SVCALLPENDED              ((uint32_t)0x00008000)        </span>
<a name="l06257"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac2465518e8ed884599f6b882f27ee6f0">06257</a> <span class="preprocessor">#define  SCB_SHCSR_MEMFAULTENA               ((uint32_t)0x00010000)        </span>
<a name="l06258"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga213b425d7d1da3cbaf977d90dc29297d">06258</a> <span class="preprocessor">#define  SCB_SHCSR_BUSFAULTENA               ((uint32_t)0x00020000)        </span>
<a name="l06259"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5cc5ea368212d871d8fce47fee90527a">06259</a> <span class="preprocessor">#define  SCB_SHCSR_USGFAULTENA               ((uint32_t)0x00040000)        </span>
<a name="l06261"></a>06261 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_CFSR register  *******************/</span>
<a name="l06262"></a>06262 
<a name="l06263"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafc88b5969d2dbb51bf897110d3cc0242">06263</a> <span class="preprocessor">#define  SCB_CFSR_IACCVIOL                   ((uint32_t)0x00000001)        </span>
<a name="l06264"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9f410df03c7f484fabaa4119abd9746d">06264</a> <span class="preprocessor">#define  SCB_CFSR_DACCVIOL                   ((uint32_t)0x00000002)        </span>
<a name="l06265"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5332dd0529939aff8423098fa15ad0dc">06265</a> <span class="preprocessor">#define  SCB_CFSR_MUNSTKERR                  ((uint32_t)0x00000008)        </span>
<a name="l06266"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4b1e442beded4c10598ed3004e8189cb">06266</a> <span class="preprocessor">#define  SCB_CFSR_MSTKERR                    ((uint32_t)0x00000010)        </span>
<a name="l06267"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa36c9f483ec60455b3b1c26ea982e214">06267</a> <span class="preprocessor">#define  SCB_CFSR_MMARVALID                  ((uint32_t)0x00000080)        </span>
<a name="l06269"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga378bbf2518753b08a0c179c2e268dc50">06269</a> <span class="preprocessor">#define  SCB_CFSR_IBUSERR                    ((uint32_t)0x00000100)        </span>
<a name="l06270"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5eaebb9d9bc21b989cd725c6e6f15803">06270</a> <span class="preprocessor">#define  SCB_CFSR_PRECISERR                  ((uint32_t)0x00000200)        </span>
<a name="l06271"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad2464f89eaba18baa6249586cc5b79b3">06271</a> <span class="preprocessor">#define  SCB_CFSR_IMPRECISERR                ((uint32_t)0x00000400)        </span>
<a name="l06272"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac0d8bc67ad889cf6e7ae4f2f25add5fe">06272</a> <span class="preprocessor">#define  SCB_CFSR_UNSTKERR                   ((uint32_t)0x00000800)        </span>
<a name="l06273"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga923371d7146ba7049580ade8ade972b7">06273</a> <span class="preprocessor">#define  SCB_CFSR_STKERR                     ((uint32_t)0x00001000)        </span>
<a name="l06274"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab98e5207b4666912c14d8d025fd945e9">06274</a> <span class="preprocessor">#define  SCB_CFSR_BFARVALID                  ((uint32_t)0x00008000)        </span>
<a name="l06276"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafb585bfb9849d490ca5a9c5309e15d92">06276</a> <span class="preprocessor">#define  SCB_CFSR_UNDEFINSTR                 ((uint32_t)0x00010000)        </span>
<a name="l06277"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga93d1d5e9fda7e579adf017c6e1fd391c">06277</a> <span class="preprocessor">#define  SCB_CFSR_INVSTATE                   ((uint32_t)0x00020000)        </span>
<a name="l06278"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaced0c08c35b56d5b9b2c2c2bed7b869b">06278</a> <span class="preprocessor">#define  SCB_CFSR_INVPC                      ((uint32_t)0x00040000)        </span>
<a name="l06279"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafc890a270e6baf8bb6c76ca81d70236d">06279</a> <span class="preprocessor">#define  SCB_CFSR_NOCP                       ((uint32_t)0x00080000)        </span>
<a name="l06280"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf8f4e8e6fa2c0a706df0dd0d167cfe10">06280</a> <span class="preprocessor">#define  SCB_CFSR_UNALIGNED                  ((uint32_t)0x01000000)        </span>
<a name="l06281"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab9ae7e5d5a7432cfd436d2e09a3dab84">06281</a> <span class="preprocessor">#define  SCB_CFSR_DIVBYZERO                  ((uint32_t)0x02000000)        </span>
<a name="l06283"></a>06283 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_HFSR register  *******************/</span>
<a name="l06284"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3027c1edb7f5348120c336517b1c5981">06284</a> <span class="preprocessor">#define  SCB_HFSR_VECTTBL                    ((uint32_t)0x00000002)        </span>
<a name="l06285"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac83ebdcd8f8eb57b964e6f7d28836a93">06285</a> <span class="preprocessor">#define  SCB_HFSR_FORCED                     ((uint32_t)0x40000000)        </span>
<a name="l06286"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5bc4429b8cd51f602af4c81510d0d156">06286</a> <span class="preprocessor">#define  SCB_HFSR_DEBUGEVT                   ((uint32_t)0x80000000)        </span>
<a name="l06288"></a>06288 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_DFSR register  *******************/</span>
<a name="l06289"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad1a7fe275734a0e3c6fc8fc61f32153f">06289</a> <span class="preprocessor">#define  SCB_DFSR_HALTED                     ((uint8_t)0x01)               </span>
<a name="l06290"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8e74763573130dd268a2723c4ef8ff16">06290</a> <span class="preprocessor">#define  SCB_DFSR_BKPT                       ((uint8_t)0x02)               </span>
<a name="l06291"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga57b2711bf71bcd58516b0fe600e7efb1">06291</a> <span class="preprocessor">#define  SCB_DFSR_DWTTRAP                    ((uint8_t)0x04)               </span>
<a name="l06292"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaca3d7db2d008e5b0bb5e0ae8a4dc266a">06292</a> <span class="preprocessor">#define  SCB_DFSR_VCATCH                     ((uint8_t)0x08)               </span>
<a name="l06293"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga823718971909cfa0883c39bc86b97197">06293</a> <span class="preprocessor">#define  SCB_DFSR_EXTERNAL                   ((uint8_t)0x10)               </span>
<a name="l06295"></a>06295 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_MMFAR register  ******************/</span>
<a name="l06296"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4e67a3513cfb4a2989f2bcd3e680f3a6">06296</a> <span class="preprocessor">#define  SCB_MMFAR_ADDRESS                   ((uint32_t)0xFFFFFFFF)        </span>
<a name="l06298"></a>06298 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_BFAR register  *******************/</span>
<a name="l06299"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2fa557e7e79fafad57070e8a9fbafd1b">06299</a> <span class="preprocessor">#define  SCB_BFAR_ADDRESS                    ((uint32_t)0xFFFFFFFF)        </span>
<a name="l06301"></a>06301 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_afsr register  *******************/</span>
<a name="l06302"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga46cd60d29b6615de7c70a9d4bfc6297d">06302</a> <span class="preprocessor">#define  SCB_AFSR_IMPDEF                     ((uint32_t)0xFFFFFFFF)        </span>
<a name="l06311"></a>06311 <span class="preprocessor">#ifdef USE_STDPERIPH_DRIVER</span>
<a name="l06312"></a>06312 <span class="preprocessor"></span><span class="preprocessor">  #include &quot;stm32l1xx_conf.h&quot;</span>
<a name="l06313"></a>06313 <span class="preprocessor">#endif</span>
<a name="l06314"></a>06314 <span class="preprocessor"></span>
<a name="l06319"></a>06319 <span class="preprocessor">#define SET_BIT(REG, BIT)     ((REG) |= (BIT))</span>
<a name="l06320"></a>06320 <span class="preprocessor"></span>
<a name="l06321"></a>06321 <span class="preprocessor">#define CLEAR_BIT(REG, BIT)   ((REG) &amp;= ~(BIT))</span>
<a name="l06322"></a>06322 <span class="preprocessor"></span>
<a name="l06323"></a>06323 <span class="preprocessor">#define READ_BIT(REG, BIT)    ((REG) &amp; (BIT))</span>
<a name="l06324"></a>06324 <span class="preprocessor"></span>
<a name="l06325"></a>06325 <span class="preprocessor">#define CLEAR_REG(REG)        ((REG) = (0x0))</span>
<a name="l06326"></a>06326 <span class="preprocessor"></span>
<a name="l06327"></a>06327 <span class="preprocessor">#define WRITE_REG(REG, VAL)   ((REG) = (VAL))</span>
<a name="l06328"></a>06328 <span class="preprocessor"></span>
<a name="l06329"></a>06329 <span class="preprocessor">#define READ_REG(REG)         ((REG))</span>
<a name="l06330"></a>06330 <span class="preprocessor"></span>
<a name="l06331"></a>06331 <span class="preprocessor">#define MODIFY_REG(REG, CLEARMASK, SETMASK)  WRITE_REG((REG), (((READ_REG(REG)) &amp; (~(CLEARMASK))) | (SETMASK)))</span>
<a name="l06332"></a>06332 <span class="preprocessor"></span>
<a name="l06337"></a>06337 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l06338"></a>06338 <span class="preprocessor"></span>}
<a name="l06339"></a>06339 <span class="preprocessor">#endif</span>
<a name="l06340"></a>06340 <span class="preprocessor"></span>
<a name="l06341"></a>06341 <span class="preprocessor">#endif </span><span class="comment">/* __STM32L1XX_H */</span>
<a name="l06342"></a>06342 
<a name="l06351"></a>06351 <span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Sep 6 2012 21:45:07 for mg-stm32l_acquisition_supervisor by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
