Model {
SavedCharacterEncoding "ISO-8859-1"
EnableAccessToBaseWorkspace on
SLXCompressionType "Normal"
ScopeRefreshTime "0.035000"
OverrideScopeRefreshTime on
DisableAllScopes off
DataTypeOverride "UseLocalSettings"
DataTypeOverrideAppliesTo "AllNumericTypes"
MinMaxOverflowLogging "UseLocalSettings"
MinMaxOverflowArchiveMode "Overwrite"
FPTRunName "Run 1"
MaxMDLFileLineLength "120"
InitFcn "modelSettings"
LastSavedArchitecture "maci64"
HideAutomaticNames on
UpdateHistory "UpdateHistoryNever"
ModifiedByFormat "%<Auto>"
ModifiedDateFormat "%<Auto>"
RTWModifiedTimeStamp "435674155"
ModelVersionFormat "1.%<AutoIncrement:336>"

SampleTimeColors on
SampleTimeAnnotations on
LibraryLinkDisplay "disabled"
WideLines off
ShowLineDimensions on
ShowPortDataTypes on
ShowAllPropagatedSignalLabels off
PortDataTypeDisplayFormat "AliasTypeOnly"
ShowEditTimeErrors on
ShowEditTimeWarnings on
ShowEditTimeAdvisorChecks off
ShowPortUnits on
ShowDesignRanges off
ShowLoopsOnError on
IgnoreBidirectionalLines off
ShowStorageClass off
ShowTestPointIcons on
ShowSignalResolutionIcons on
ShowViewerIcons on
SortedOrder off
VariantCondition off
ShowSubsystemDomainSpec off
ExecutionContextIcon off
ShowLinearizationAnnotations on
ShowVisualizeInsertedRTB on
ShowMarkup on
BlockNameDataTip off
BlockParametersDataTip off
BlockDescriptionStringDataTip off
BlockVariantConditionDataTip off
ToolBar on
StatusBar on
BrowserShowLibraryLinks off
FunctionConnectors off
BrowserLookUnderMasks off
MultiThreadCoSim on

SimulationMode "normal"
SILPILModeSetting "automated"
SILPILSystemUnderTest "topmodel"
SILPILSimulationModeTopModel "normal"
SILPILSimulationModeModelRef "normal"
SimTabSimulationMode "normal"
CodeVerificationMode "software-in-the-loop (sil)"
PauseTimes "5"
NumberOfSteps "1"
SnapshotBufferSize "10"
SnapshotInterval "10"
NumberOfLastSnapshots "0"
EnablePacing off
PacingRate "1"
LinearizationMsg "none"
Profile off
ParamWorkspaceSource "MATLABWorkspace"
AccelSystemTargetFile "accel.tlc"
AccelTemplateMakefile "accel_default_tmf"
AccelMakeCommand "make_rtw"
TryForcingSFcnDF off
Object {
$PropName "DataLoggingOverride"
$ObjectID 2
$ClassName "Simulink.SimulationData.ModelLoggingInfo"
model_ "$bdroot"
overrideMode_ [0U]
Array {
PropName "logAsSpecifiedByModels_"
Type "Cell"
Dimension 1
Cell "$bdroot"
}

Array {
PropName "logAsSpecifiedByModelsSSIDs_"
Type "Cell"
Dimension 1
Cell []
}
}

Object {
$PropName "InstrumentedSignals"
$ObjectID 3
$ClassName "Simulink.HMI.InstrumentedSignals"
Array {
PropName "Persistence"
Type "Struct"
Dimension 2
MATStruct {
UUID "add754ab-1b92-43a4-9147-fea93cc92d5b"
BlockPath_ "Combined TX and RX/DMA Model Driver"
SID_ "4146"
SubPath_ ""
OutputPortIndex_ [1.0]
LogicalPortIndex_ [0.0]
SignalName_ ""
SubSysPath_ ""
Decimation_ [1.0]
MaxPoints_ [0.0]
TargetBufferedStreaming_ [0.0]
IsFrameBased_ [0.0]
DomainType_ ""
VisualType_ ""
Array {
PropName "DomainParams_"
Type "Struct"
Dimension 1
MATStruct {
}
}
}

MATStruct {
UUID "4c6aeab9-15e8-405c-acbd-fe8a66843ff7"
BlockPath_ "Combined TX and RX/DMA Model Driver"
SID_ "4146"
SubPath_ ""
OutputPortIndex_ [2.0]
LogicalPortIndex_ [0.0]
SignalName_ ""
SubSysPath_ ""
Decimation_ [1.0]
MaxPoints_ [0.0]
TargetBufferedStreaming_ [0.0]
IsFrameBased_ [0.0]
DomainType_ ""
VisualType_ ""
Array {
PropName "DomainParams_"
Type "Struct"
Dimension 1
MATStruct {
}
}
}
}
}

ExtModeBatchMode off
ExtModeEnableFloating on
ExtModeTrigType "manual"
ExtModeTrigMode "normal"
ExtModeTrigPort "1"
ExtModeTrigElement "any"
ExtModeTrigDuration "1000"
ExtModeTrigDurationFloating "auto"
ExtModeTrigHoldOff "0"
ExtModeTrigDelay "0"
ExtModeTrigDirection "rising"
ExtModeTrigLevel "0"
ExtModeArchiveMode off
ExtModeAutoIncOneShot off
ExtModeIncDirWhenArm off
ExtModeAddSuffixToVar off
ExtModeWriteAllDataToWs off
ExtModeArmWhenConnect on
ExtModeSkipDownloadWhenConnect off
ExtModeLogAll on
ExtModeAutoUpdateStatusClock on

ShowModelReferenceBlockVersion off
ShowModelReferenceBlockIO off
OrderedModelArguments on

ExplicitPartitioning off
Object {
$PropName "DataTransfer"
$ObjectID 4
$ClassName "Simulink.GlobalDataTransfer"
DefaultTransitionBetweenSyncTasks "Ensure deterministic transfer (maximum delay)"
DefaultTransitionBetweenAsyncTasks "Ensure data integrity only"
DefaultTransitionBetweenContTasks "Ensure deterministic transfer (minimum delay)"
DefaultExtrapolationMethodBetweenContTasks "None"
}

System {
Location [0, 0, 1920, 1044]
SetExecutionDomain off
ExecutionDomainType "Deduce"
ZoomFactor "157"
ReportName "simulink-default.rpt"
SIDHighWatermark "4225"
SimulinkSubDomain "Simulink"
Block {
BlockType "Reference"
Name "BBSource"
SID "173"
Ports [0, 1]
Position [-170, 461, -60, 519]
ZOrder "2369"
LibraryVersion "1.482"
SourceBlock "commsource2/Baseband File Reader"
SourceType "Baseband File Reader"
SourceProductName "Communications Toolbox"
SourceProductBaseCode "CM"
Filename "PlutoCaptureQPSK.bb"
InheritSampleTimeFromFile off
SampleTime "100000/(RadioSampleRate)"
SamplesPerFrame "100000"
CyclicRepetition off
FileEndOutputPort off
SimulateUsing "Interpreted execution"

Filename "PlutoCaptureQPSK.bb"
InheritSampleTimeFromFile off
SampleTime "100000/(RadioSampleRate)"
SamplesPerFrame "100000"
CyclicRepetition off
FileEndOutputPort off
SimulateUsing "Interpreted execution"

Filename "PlutoCaptureQPSK.bb"
InheritSampleTimeFromFile off
SampleTime "100000/(RadioSampleRate)"
SamplesPerFrame "100000"
CyclicRepetition off
FileEndOutputPort off
SimulateUsing "Interpreted execution"

Filename "PlutoCaptureQPSK.bb"
InheritSampleTimeFromFile off
SampleTime "100000/(RadioSampleRate)"
SamplesPerFrame "100000"
CyclicRepetition off
FileEndOutputPort off
SimulateUsing "Interpreted execution"

}

Block {
BlockType "Constant"
Name "Bytes To TX"
SID "2"
Position [135, 270, 165, 300]
ZOrder "76"
Value "int16(25*8)"
SampleTime "-1"
}

Block {
BlockType "SubSystem"
Name "Combined TX and RX"
SID "1085"
Ports [9, 6]
Position [440, 199, 600, 701]
ZOrder "2381"
TreatAsAtomicUnit on
RequestExecContextInheritance off
System {
Location [0, 0, 1920, 1044]
SetExecutionDomain off
ExecutionDomainType "Deduce"
ZoomFactor "114"
SimulinkSubDomain "Simulink"
Block {
BlockType "Inport"
Name "ValidInTx"
SID "1086"
Position [-220, -62, -190, -48]
ZOrder "2366"
ForegroundColor "red"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 6
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "Tx data Valid In"
Cell "IOInterfaceMapping"
Cell "[0]"
}
}
}

Block {
BlockType "Inport"
Name "rInTx"
SID "1087"
Position [-220, -7, -190, 7]
ZOrder "2367"
ForegroundColor "red"
Port "2"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 7
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "Tx data I1 In [0:15]"
Cell "IOInterfaceMapping"
Cell "[0:15]"
}
}
}

Block {
BlockType "Inport"
Name "iInTx"
SID "1088"
Position [-220, 68, -190, 82]
ZOrder "2368"
ForegroundColor "red"
Port "3"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 8
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "Tx data Q1 In [0:15]"
Cell "IOInterfaceMapping"
Cell "[0:15]"
}
}
}

Block {
BlockType "Inport"
Name "FromRadioR"
SID "1089"
Position [60, 278, 90, 292]
ZOrder "2369"
Port "4"
IconDisplay "Port number"
PortDimensions "1"
Object {
$PropName "HDLData"
$ObjectID 9
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "Rx data I1 In [0:15]"
Cell "IOInterfaceMapping"
Cell "[0:15]"
}
}
}

Block {
BlockType "Inport"
Name "FromRadioI"
SID "1090"
Position [60, 313, 90, 327]
ZOrder "2370"
Port "5"
IconDisplay "Port number"
PortDimensions "1"
Object {
$PropName "HDLData"
$ObjectID 10
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "Rx data Q1 In [0:15]"
Cell "IOInterfaceMapping"
Cell "[0:15]"
}
}
}

Block {
BlockType "Inport"
Name "FromRadioValidIn"
SID "1091"
Position [60, 348, 90, 362]
ZOrder "2371"
Port "6"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 11
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "Rx data Valid In"
Cell "IOInterfaceMapping"
Cell "[0]"
}
}
}

Block {
BlockType "Inport"
Name "LoopBW"
SID "3967"
Position [-95, 388, -65, 402]
ZOrder "3161"
Port "7"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 12
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 2
Cell "IOInterface"
Cell "No Interface Specified"
}
}
}

Block {
BlockType "Inport"
Name "EQmu"
SID "3968"
Position [-95, 423, -65, 437]
ZOrder "3162"
Port "8"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 13
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 2
Cell "IOInterface"
Cell "No Interface Specified"
}
}
}

Block {
BlockType "Inport"
Name "SelectScope"
SID "3969"
Position [-95, 458, -65, 472]
ZOrder "3163"
Port "9"
IconDisplay "Port number"
Object {
$PropName "HDLData"
$ObjectID 14
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 2
Cell "IOInterface"
Cell "No Interface Specified"
}
}
}

Block {
BlockType "SubSystem"
Name "Configuration\nVariables"
SID "3935"
Ports [0, 3]
Position [45, 375, 100, 475]
ZOrder "3160"
ForegroundColor "red"
RequestExecContextInheritance off
System {
Location [0, 0, 1920, 1044]
SetExecutionDomain off
ExecutionDomainType "Deduce"
ZoomFactor "466"
SimulinkSubDomain "Simulink"
Block {
BlockType "Constant"
Name "1/mu"
SID "3936"
Position [20, 60, 50, 90]
ZOrder "2372"
Value "100"
OutDataTypeStr "int16"
SampleTime "-1"
}

Block {
BlockType "Constant"
Name "Constant4"
SID "3940"
Position [20, 135, 50, 165]
ZOrder "3160"
Value "int8(1)"
SampleTime "1/RadioSampleRate"
}

Block {
BlockType "Constant"
Name "Index of LBW Lookup"
SID "3937"
Position [20, -15, 50, 15]
ZOrder "2371"
Value "int16(30)"
SampleTime "1/RadioSampleRate"
}

Block {
BlockType "Outport"
Name "Out1"
SID "3938"
Position [290, -7, 320, 7]
ZOrder "2373"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Block {
BlockType "Outport"
Name "Out2"
SID "3939"
Position [290, 68, 320, 82]
ZOrder "2374"
Port "2"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Block {
BlockType "Outport"
Name "Out3"
SID "4140"
Position [290, 143, 320, 157]
ZOrder "3161"
Port "3"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Line {
ZOrder "1"
Src "3936#out:1"
Dst "3939#in:1"
}

Line {
ZOrder "2"
Src "3937#out:1"
Dst "3938#in:1"
}

Line {
ZOrder "3"
Src "3940#out:1"
Dst "4140#in:1"
}
}
}

Block {
BlockType "SubSystem"
Name "DMA Model\nDriver"
SID "4146"
Ports [3, 2]
Position [115, -69, 195, 69]
ZOrder "3171"
ForegroundColor "green"
ErrorFcn "Stateflow.Translate.translate"
PermitHierarchicalResolution "ExplicitOnly"
TreatAsAtomicUnit on
RequestExecContextInheritance off
SFBlockType "MATLAB Function"
Port {
PortNumber "1"
PropagatedSignals "payload"
}

Port {
PortNumber "2"
PropagatedSignals "valid"
}

System {
Location [223, 338, 826, 833]
SetExecutionDomain off
ExecutionDomainType "Deduce"
SIDHighWatermark "88"
SimulinkSubDomain "Simulink"
Block {
BlockType "Inport"
Name "driver"
SID "4146::81"
Position [20, 101, 40, 119]
ZOrder "71"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "setting"
SID "4146::85"
Position [20, 136, 40, 154]
ZOrder "75"
Port "2"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "enable"
SID "4146::79"
Position [20, 171, 40, 189]
ZOrder "70"
Port "3"
IconDisplay "Port number"
}

Block {
BlockType "Demux"
Name " Demux "
SID "4146::87"
Ports [1, 1]
Position [270, 230, 320, 270]
ZOrder "77"
Outputs "1"
}

Block {
BlockType "S-Function"
Name " SFunction "
SID "4146::86"
Tag "Stateflow S-Function 5"
Ports [3, 3]
Position [180, 100, 230, 180]
ZOrder "76"
FunctionName "sf_sfun"
PortCounts [3 3]
SFunctionDeploymentMode off
EnableBusSupport off
SFcnIsStateOwnerBlock off
Port {
PortNumber "2"
Name "payload"
}

Port {
PortNumber "3"
Name "valid"
}
}

Block {
BlockType "Terminator"
Name " Terminator "
SID "4146::88"
Position [460, 241, 480, 259]
ZOrder "78"
}

Block {
BlockType "Outport"
Name "payload"
SID "4146::5"
Position [460, 101, 480, 119]
ZOrder "-5"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Block {
BlockType "Outport"
Name "valid"
SID "4146::77"
Position [460, 136, 480, 154]
ZOrder "68"
Port "2"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Line {
ZOrder "8"
Src "4146::81#out:1"
Dst "4146::86#in:1"
}

Line {
ZOrder "9"
Src "4146::85#out:1"
Dst "4146::86#in:2"
}

Line {
ZOrder "10"
Src "4146::79#out:1"
Dst "4146::86#in:3"
}

Line {
Name "payload"
ZOrder "11"
Labels [0, 0]
Src "4146::86#out:2"
Dst "4146::5#in:1"
}

Line {
Name "valid"
ZOrder "12"
Labels [0, 0]
Src "4146::86#out:3"
Dst "4146::77#in:1"
}

Line {
ZOrder "13"
Src "4146::87#out:1"
Dst "4146::88#in:1"
}

Line {
ZOrder "14"
Src "4146::86#out:1"
Dst "4146::87#in:1"
}
}
}

Block {
BlockType "DataTypeConversion"
Name "Data Type Conversion"
SID "4147"
Position [235, -42, 265, -28]
ZOrder "3172"
ForegroundColor "green"
OutDataTypeStr "fixdt(0,64,0)"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "Delay"
Name "Delay"
SID "4148"
Ports [1, 1]
Position [235, 113, 275, 147]
ZOrder "3170"
BlockMirror on
ForegroundColor "green"
NamePlacement "alternate"
InputPortMap "u0"
DelayLength "1"
}

Block {
BlockType "DownSample"
Name "Downsample1"
SID "4149"
Position [340, 112, 370, 148]
ZOrder "3174"
BlockMirror on
ForegroundColor "yellow"
N "4"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
}

Block {
BlockType "DownSample"
Name "Downsample2"
SID "4150"
Position [-60, -73, -30, -37]
ZOrder "3175"
ForegroundColor "yellow"
NamePlacement "alternate"
N "4"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
}

Block {
BlockType "DownSample"
Name "Downsample3"
SID "4151"
Position [-60, -18, -30, 18]
ZOrder "3178"
ForegroundColor "yellow"
NamePlacement "alternate"
N "4"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
}

Block {
BlockType "SubSystem"
Name "IQ Interface Mapper"
SID "4190"
Ports [10, 3]
Position [460, 257, 625, 483]
ZOrder "3190"
RequestExecContextInheritance off
System {
Location [0, 0, 1920, 1044]
SetExecutionDomain off
ExecutionDomainType "Deduce"
ZoomFactor "187"
SimulinkSubDomain "Simulink"
Block {
BlockType "Inport"
Name "In1"
SID "4191"
Position [-25, -12, 50, 2]
ZOrder "3188"
ShowName off
IconDisplay "Port number and signal name"
}

Block {
BlockType "Inport"
Name "In2"
SID "4192"
Position [-20, 23, 50, 37]
ZOrder "3189"
ShowName off
Port "2"
IconDisplay "Port number and signal name"
}

Block {
BlockType "Inport"
Name "In3"
SID "4193"
Position [-20, 63, 50, 77]
ZOrder "3190"
ShowName off
Port "3"
IconDisplay "Port number and signal name"
}

Block {
BlockType "Inport"
Name "In4"
SID "4194"
Position [-20, 103, 50, 117]
ZOrder "3191"
ShowName off
Port "4"
IconDisplay "Port number and signal name"
}

Block {
BlockType "Inport"
Name "In5"
SID "4195"
Position [-20, 143, 50, 157]
ZOrder "3192"
ShowName off
Port "5"
IconDisplay "Port number and signal name"
}

Block {
BlockType "Inport"
Name "In6"
SID "4196"
Position [-20, 188, 50, 202]
ZOrder "3193"
ShowName off
Port "6"
IconDisplay "Port number and signal name"
}

Block {
BlockType "Inport"
Name "In7"
SID "4197"
Position [-20, 233, 50, 247]
ZOrder "3194"
ShowName off
Port "7"
IconDisplay "Port number and signal name"
}

Block {
BlockType "Inport"
Name "In8"
SID "4198"
Position [-20, 283, 50, 297]
ZOrder "3195"
ShowName off
Port "8"
IconDisplay "Port number and signal name"
}

Block {
BlockType "Inport"
Name "In9"
SID "4199"
Position [-20, 338, 50, 352]
ZOrder "3196"
ShowName off
Port "9"
IconDisplay "Port number and signal name"
}

Block {
BlockType "Inport"
Name "In10"
SID "4212"
Position [-20, 398, 50, 412]
ZOrder "3207"
ShowName off
Port "10"
IconDisplay "Port number and signal name"
}

Block {
BlockType "SubSystem"
Name "DEBUG: DMA Capture"
SID "4144"
Ports [4]
Position [260, -15, 375, 105]
ZOrder "3218"
BackgroundColor "gray"
NamePlacement "alternate"
ErrorFcn "Stateflow.Translate.translate"
PermitHierarchicalResolution "ExplicitOnly"
TreatAsAtomicUnit on
RequestExecContextInheritance off
SFBlockType "MATLAB Function"
System {
Location [223, 338, 826, 833]
SetExecutionDomain off
ExecutionDomainType "Deduce"
SIDHighWatermark "30"
SimulinkSubDomain "Simulink"
Block {
BlockType "Inport"
Name "bytes"
SID "4144::1"
Position [20, 101, 40, 119]
ZOrder "-1"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "validOut"
SID "4144::22"
Position [20, 136, 40, 154]
ZOrder "13"
Port "2"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "sync"
SID "4144::23"
Position [20, 171, 40, 189]
ZOrder "14"
Port "3"
IconDisplay "Port number"
}

Block {
BlockType "Inport"
Name "payloadLen"
SID "4144::24"
Position [20, 206, 40, 224]
ZOrder "15"
Port "4"
IconDisplay "Port number"
}

Block {
BlockType "Demux"
Name " Demux "
SID "4144::29"
Ports [1, 1]
Position [270, 100, 320, 140]
ZOrder "20"
Outputs "1"
}

Block {
BlockType "S-Function"
Name " SFunction "
SID "4144::28"
Tag "Stateflow S-Function 1"
Ports [4, 1]
Position [180, 102, 230, 203]
ZOrder "19"
FunctionName "sf_sfun"
PortCounts [4 1]
SFunctionDeploymentMode off
EnableBusSupport off
SFcnIsStateOwnerBlock off
}

Block {
BlockType "Terminator"
Name " Terminator "
SID "4144::30"
Position [460, 111, 480, 129]
ZOrder "21"
}

Line {
ZOrder "7"
Src "4144::1#out:1"
Dst "4144::28#in:1"
}

Line {
ZOrder "8"
Src "4144::22#out:1"
Dst "4144::28#in:2"
}

Line {
ZOrder "9"
Src "4144::23#out:1"
Dst "4144::28#in:3"
}

Line {
ZOrder "10"
Src "4144::24#out:1"
Dst "4144::28#in:4"
}

Line {
ZOrder "11"
Src "4144::29#out:1"
Dst "4144::30#in:1"
}

Line {
ZOrder "12"
Src "4144::28#out:1"
Points [0, -35]
Dst "4144::29#in:1"
}
}
}

Block {
BlockType "DataTypeConversion"
Name "Data Type Conversion1"
SID "4163"
Position [315, 248, 345, 282]
ZOrder "3186"
OutDataTypeStr "int8"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "DataTypeConversion"
Name "Data Type Conversion2"
SID "4164"
Position [315, 273, 345, 307]
ZOrder "3187"
OutDataTypeStr "int8"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "LookupNDDirect"
Name "Direct Lookup\nTable (n-D)"
SID "4165"
Ports [2, 1]
Position [385, 253, 445, 302]
ZOrder "3185"
Table [1 2; 3 4]
DiagnosticForOutOfRangeInput "Error"
TableDataTypeStr "int16"
}

Block {
BlockType "Display"
Name "Display"
SID "4225"
Ports [1]
Position [295, 150, 385, 180]
ZOrder "3219"
Decimation "1"
}

Block {
BlockType "Terminator"
Name "Terminator"
SID "4213"
Position [135, -15, 155, 5]
ZOrder "3208"
}

Block {
BlockType "Terminator"
Name "Terminator1"
SID "4214"
Position [135, 20, 155, 40]
ZOrder "3209"
}

Block {
BlockType "Terminator"
Name "Terminator2"
SID "4215"
Position [135, 60, 155, 80]
ZOrder "3210"
}

Block {
BlockType "Terminator"
Name "Terminator3"
SID "4216"
Position [135, 100, 155, 120]
ZOrder "3211"
}

Block {
BlockType "Terminator"
Name "Terminator4"
SID "4217"
Position [135, 140, 155, 160]
ZOrder "3212"
}

Block {
BlockType "Terminator"
Name "Terminator5"
SID "4218"
Position [135, 185, 155, 205]
ZOrder "3213"
}

Block {
BlockType "Terminator"
Name "Terminator6"
SID "4219"
Position [135, 230, 155, 250]
ZOrder "3214"
}

Block {
BlockType "Terminator"
Name "Terminator7"
SID "4220"
Position [135, 280, 155, 300]
ZOrder "3215"
}

Block {
BlockType "Terminator"
Name "Terminator8"
SID "4221"
Position [135, 335, 155, 355]
ZOrder "3216"
}

Block {
BlockType "Terminator"
Name "Terminator9"
SID "4222"
Position [135, 395, 155, 415]
ZOrder "3217"
}

Block {
BlockType "Outport"
Name "real"
SID "4201"
Position [500, 273, 530, 287]
ZOrder "3198"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
Object {
$PropName "HDLData"
$ObjectID 15
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 2
Cell "IOInterface"
Cell "No Interface Specified"
}
}
}

Block {
BlockType "Outport"
Name "imag"
SID "4202"
Position [500, 123, 530, 137]
ZOrder "3199"
Port "2"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
Object {
$PropName "HDLData"
$ObjectID 16
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 2
Cell "IOInterface"
Cell "No Interface Specified"
}
}
}

Block {
BlockType "Outport"
Name "valid"
SID "4208"
Position [500, 333, 530, 347]
ZOrder "3205"
Port "3"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Line {
ZOrder "244"
Src "4163#out:1"
Dst "4165#in:1"
}

Line {
ZOrder "243"
Src "4164#out:1"
Dst "4165#in:2"
}

Line {
ZOrder "268"
Src "4165#out:1"
Dst "4201#in:1"
}

Line {
ZOrder "269"
Src "4191#out:1"
Points [55, 0]
Branch {
ZOrder "286"
Points [0, 18; 73, 0; 0, -13]
Dst "4144#in:1"
}

Branch {
ZOrder "285"
Dst "4213#in:1"
}
}

Line {
ZOrder "270"
Src "4192#out:1"
Points [54, 0]
Branch {
ZOrder "288"
Points [0, 20; 60, 0; 0, -20]
Dst "4144#in:2"
}

Branch {
ZOrder "287"
Dst "4214#in:1"
}
}

Line {
ZOrder "271"
Src "4193#out:1"
Points [54, 0]
Branch {
ZOrder "290"
Points [0, 20; 53, 0; 0, -30]
Dst "4144#in:3"
}

Branch {
ZOrder "289"
Dst "4215#in:1"
}
}

Line {
ZOrder "272"
Src "4194#out:1"
Points [55, 0]
Branch {
ZOrder "292"
Points [0, 20; 60, 0]
Branch {
ZOrder "295"
Points [0, -40]
Dst "4144#in:4"
}

Branch {
ZOrder "294"
Points [98, 0]
Branch {
ZOrder "312"
Points [0, 35]
Dst "4225#in:1"
}

Branch {
ZOrder "311"
Dst "4202#in:1"
}
}
}

Branch {
ZOrder "291"
Dst "4216#in:1"
}
}

Line {
ZOrder "273"
Src "4195#out:1"
Dst "4217#in:1"
}

Line {
ZOrder "274"
Src "4196#out:1"
Dst "4218#in:1"
}

Line {
ZOrder "275"
Src "4197#out:1"
Dst "4219#in:1"
}

Line {
ZOrder "276"
Src "4198#out:1"
Points [45, 0]
Branch {
ZOrder "280"
Points [0, -25]
Dst "4163#in:1"
}

Branch {
ZOrder "279"
Dst "4220#in:1"
}
}

Line {
ZOrder "277"
Src "4199#out:1"
Points [46, 0]
Branch {
ZOrder "284"
Points [0, 18; 110, 0; 0, -23]
Dst "4208#in:1"
}

Branch {
ZOrder "283"
Dst "4221#in:1"
}
}

Line {
ZOrder "278"
Src "4212#out:1"
Points [53, 0]
Branch {
ZOrder "282"
Points [0, -34; 159, 0; 0, -81]
Dst "4164#in:1"
}

Branch {
ZOrder "281"
Dst "4222#in:1"
}
}
}
}

Block {
BlockType "Logic"
Name "Logical\nOperator"
SID "4152"
Ports [2, 1]
Position [35, -63, 65, -32]
ZOrder "3176"
ForegroundColor "green"
Operator "OR"
AllPortsSameDT off
OutDataTypeStr "boolean"
}

Block {
BlockType "Logic"
Name "Logical\nOperator1"
SID "4153"
Ports [1, 1]
Position [-5, -49, 20, -31]
ZOrder "3177"
ForegroundColor "green"
Operator "NOT"
AllPortsSameDT off
OutDataTypeStr "boolean"
}

Block {
BlockType "Reference"
Name "Receiver HDL"
SID "4162"
Ports [6, 10]
Position [170, 267, 330, 473]
ZOrder "3184"
ForegroundColor "red"
BackgroundColor "darkGreen"
LibraryVersion "1.26"
SourceBlock "RxTxFixedPointLibrary/Receiver HDL"
SourceType ""
ShowPortLabels "FromPortIcon"
SystemSampleTime "-1"
FunctionWithSeparateData off
GeneratePreprocessorConditionals off
AllowZeroVariantControls off
PropagateVariantConditions off
ContentPreviewEnabled off

ShowPortLabels "FromPortIcon"
SystemSampleTime "-1"
FunctionWithSeparateData off
GeneratePreprocessorConditionals off
AllowZeroVariantControls off
PropagateVariantConditions off
ContentPreviewEnabled off

Object {
$PropName "HDLData"
$ObjectID 17
$ClassName "slprops.hdlblkprops"
archSelection "Module"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 2
Cell "ProcessorFPGASynchronization"
Cell "Free running"
}
}

ShowPortLabels "FromPortIcon"
SystemSampleTime "-1"
FunctionWithSeparateData off
GeneratePreprocessorConditionals off
AllowZeroVariantControls off
PropagateVariantConditions off
ContentPreviewEnabled off

ShowPortLabels "FromPortIcon"
SystemSampleTime "-1"
FunctionWithSeparateData off
GeneratePreprocessorConditionals off
AllowZeroVariantControls off
PropagateVariantConditions off
ContentPreviewEnabled off

}

Block {
BlockType "Terminator"
Name "Terminator"
SID "3970"
Position [-15, 385, 5, 405]
ZOrder "3164"
}

Block {
BlockType "Terminator"
Name "Terminator1"
SID "3971"
Position [-15, 420, 5, 440]
ZOrder "3165"
}

Block {
BlockType "Terminator"
Name "Terminator2"
SID "3972"
Position [-15, 455, 5, 475]
ZOrder "3166"
}

Block {
BlockType "Terminator"
Name "Terminator3"
SID "4154"
Position [-55, 65, -35, 85]
ZOrder "3173"
ForegroundColor "red"
}

Block {
BlockType "Reference"
Name "Transmitter HDL"
SID "4145"
Ports [2, 4]
Position [445, -88, 605, 118]
ZOrder "3169"
ForegroundColor "yellow"
BackgroundColor "darkGreen"
LibraryVersion "1.26"
SourceBlock "RxTxFixedPointLibrary/Transmitter HDL"
SourceType ""
ShowPortLabels "FromPortIcon"
SystemSampleTime "-1"
FunctionWithSeparateData off
GeneratePreprocessorConditionals off
AllowZeroVariantControls off
PropagateVariantConditions off
ContentPreviewEnabled off

ShowPortLabels "FromPortIcon"
SystemSampleTime "-1"
FunctionWithSeparateData off
GeneratePreprocessorConditionals off
AllowZeroVariantControls off
PropagateVariantConditions off
ContentPreviewEnabled off

Object {
$PropName "HDLData"
$ObjectID 18
$ClassName "slprops.hdlblkprops"
archSelection "Module"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 2
Cell "ProcessorFPGASynchronization"
Cell "Free running"
}
}

ShowPortLabels "FromPortIcon"
SystemSampleTime "-1"
FunctionWithSeparateData off
GeneratePreprocessorConditionals off
AllowZeroVariantControls off
PropagateVariantConditions off
ContentPreviewEnabled off

ShowPortLabels "FromPortIcon"
SystemSampleTime "-1"
FunctionWithSeparateData off
GeneratePreprocessorConditionals off
AllowZeroVariantControls off
PropagateVariantConditions off
ContentPreviewEnabled off

}

Block {
BlockType "Reference"
Name "Upsample"
SID "4155"
Ports [1, 1]
Position [340, -52, 375, -18]
ZOrder "3179"
ForegroundColor "yellow"
LibraryVersion "1.779"
UserDataPersistent on
UserData ""
SourceBlock "dspsigops/Upsample"
SourceType "Upsample"
SourceProductName "DSP System Toolbox"
SourceProductBaseCode "DS"
N "4"
phase "0"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
ic "0"
mode "Unused parameter value"

N "4"
phase "0"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
ic "0"
mode "Unused parameter value"

N "4"
phase "0"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
ic "0"
mode "Unused parameter value"

N "4"
phase "0"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
ic "0"
mode "Unused parameter value"

}

Block {
BlockType "Reference"
Name "Upsample1"
SID "4156"
Ports [1, 1]
Position [340, 18, 375, 52]
ZOrder "3180"
ForegroundColor "yellow"
LibraryVersion "1.779"
UserDataPersistent on
UserData ""
SourceBlock "dspsigops/Upsample"
SourceType "Upsample"
SourceProductName "DSP System Toolbox"
SourceProductBaseCode "DS"
N "4"
phase "0"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
ic "0"
mode "Unused parameter value"

N "4"
phase "0"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
ic "0"
mode "Unused parameter value"

N "4"
phase "0"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
ic "0"
mode "Unused parameter value"

N "4"
phase "0"
InputProcessing "Elements as channels (sample based)"
RateOptions "Allow multirate processing"
ic "0"
mode "Unused parameter value"

}

Block {
BlockType "Outport"
Name "ToRadioR"
SID "1092"
Position [725, -67, 755, -53]
ZOrder "2372"
ForegroundColor "red"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
Object {
$PropName "HDLData"
$ObjectID 19
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "Tx data I1 Out [0:15]"
Cell "IOInterfaceMapping"
Cell "[0:15]"
}
}
}

Block {
BlockType "Outport"
Name "ToRadioI"
SID "1093"
Position [725, -17, 755, -3]
ZOrder "2373"
ForegroundColor "red"
Port "2"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
Object {
$PropName "HDLData"
$ObjectID 20
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "Tx data Q1 Out [0:15]"
Cell "IOInterfaceMapping"
Cell "[0:15]"
}
}
}

Block {
BlockType "Outport"
Name "ToRadioValid"
SID "1094"
Position [725, 33, 755, 47]
ZOrder "2374"
ForegroundColor "red"
Port "3"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
Object {
$PropName "HDLData"
$ObjectID 21
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "Tx data Valid Out"
Cell "IOInterfaceMapping"
Cell "[0]"
}
}
}

Block {
BlockType "Outport"
Name "FromIPR"
SID "4131"
Position [725, 288, 755, 302]
ZOrder "3167"
Port "4"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
Object {
$PropName "HDLData"
$ObjectID 22
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "Rx data I1 Out [0:15]"
Cell "IOInterfaceMapping"
Cell "[0:15]"
}
}
}

Block {
BlockType "Outport"
Name "FromIPI"
SID "4210"
Position [725, 363, 755, 377]
ZOrder "3191"
Port "5"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
Object {
$PropName "HDLData"
$ObjectID 23
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "Rx data Q1 Out [0:15]"
Cell "IOInterfaceMapping"
Cell "[0:15]"
}
}
}

Block {
BlockType "Outport"
Name "FromIPvalid"
SID "4211"
Position [725, 438, 755, 452]
ZOrder "3192"
Port "6"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
Object {
$PropName "HDLData"
$ObjectID 24
$ClassName "slprops.hdlblkprops"
archSelection "default"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 4
Cell "IOInterface"
Cell "Rx data Valid Out"
Cell "IOInterfaceMapping"
Cell "[0]"
}
}
}

Line {
ZOrder "238"
Src "1091#out:1"
Dst "4162#in:3"
}

Line {
ZOrder "239"
Src "1089#out:1"
Dst "4162#in:1"
}

Line {
ZOrder "194"
Src "1087#out:1"
Dst "4151#in:1"
}

Line {
ZOrder "190"
Src "4145#out:2"
Dst "1093#in:1"
}

Line {
ZOrder "191"
Src "4145#out:3"
Dst "1094#in:1"
}

Line {
ZOrder "189"
Src "4145#out:1"
Dst "1092#in:1"
}

Line {
ZOrder "192"
Src "1088#out:1"
Dst "4154#in:1"
}

Line {
ZOrder "193"
Src "1086#out:1"
Dst "4150#in:1"
}

Line {
ZOrder "237"
Src "1090#out:1"
Dst "4162#in:2"
}

Line {
ZOrder "166"
Src "3967#out:1"
Dst "3970#in:1"
}

Line {
ZOrder "167"
Src "3968#out:1"
Dst "3971#in:1"
}

Line {
ZOrder "168"
Src "3969#out:1"
Dst "3972#in:1"
}

Line {
ZOrder "240"
Src "3935#out:1"
Dst "4162#in:4"
}

Line {
ZOrder "242"
Src "3935#out:2"
Dst "4162#in:5"
}

Line {
ZOrder "241"
Src "3935#out:3"
Dst "4162#in:6"
}

Line {
ZOrder "177"
Src "4151#out:1"
Dst "4146#in:2"
}

Line {
ZOrder "178"
Src "4147#out:1"
Dst "4155#in:1"
}

Line {
ZOrder "179"
Src "4148#out:1"
Points [-130, 0]
Dst "4146#in:3"
}

Line {
ZOrder "180"
Src "4146#out:1"
Dst "4147#in:1"
}

Line {
ZOrder "181"
Src "4149#out:1"
Dst "4148#in:1"
}

Line {
ZOrder "182"
Src "4146#out:2"
Dst "4156#in:1"
}

Line {
ZOrder "185"
Src "4150#out:1"
Points [5, 0]
Branch {
ZOrder "184"
Dst "4152#in:1"
}

Branch {
ZOrder "183"
Dst "4153#in:1"
}
}

Line {
ZOrder "186"
Src "4152#out:1"
Dst "4146#in:1"
}

Line {
ZOrder "187"
Src "4153#out:1"
Dst "4152#in:2"
}

Line {
ZOrder "195"
Src "4145#out:4"
Points [73, 0; 0, 40]
Dst "4149#in:1"
}

Line {
ZOrder "196"
Src "4156#out:1"
Points [30, 0; 0, 35]
Dst "4145#in:2"
}

Line {
ZOrder "197"
Src "4155#out:1"
Dst "4145#in:1"
}

Line {
ZOrder "288"
Src "4162#out:1"
Dst "4190#in:1"
}

Line {
ZOrder "289"
Src "4162#out:2"
Dst "4190#in:2"
}

Line {
ZOrder "290"
Src "4162#out:3"
Dst "4190#in:3"
}

Line {
ZOrder "291"
Src "4162#out:4"
Dst "4190#in:4"
}

Line {
ZOrder "292"
Src "4162#out:5"
Dst "4190#in:5"
}

Line {
ZOrder "293"
Src "4162#out:6"
Dst "4190#in:6"
}

Line {
ZOrder "294"
Src "4162#out:7"
Dst "4190#in:7"
}

Line {
ZOrder "295"
Src "4162#out:8"
Dst "4190#in:8"
}

Line {
ZOrder "296"
Src "4162#out:9"
Dst "4190#in:9"
}

Line {
ZOrder "308"
Src "4190#out:1"
Dst "4131#in:1"
}

Line {
ZOrder "309"
Src "4190#out:2"
Dst "4210#in:1"
}

Line {
ZOrder "310"
Src "4190#out:3"
Dst "4211#in:1"
}

Line {
ZOrder "311"
Src "4162#out:10"
Dst "4190#in:10"
}

Annotation {
SID "4160"
Name "Receiver"
Position [-250, 212, 855, 557]
InternalMargins [0, 0, 0, 0]
FixedHeight on
FixedWidth on
HorizontalAlignment "left"
VerticalAlignment "top"
ForegroundColor [0.901961, 0.901961, 1.000000]
BackgroundColor [0.901961, 0.901961, 1.000000]
DropShadow on
AnnotationType "area_annotation"
ZOrder "127"
FontSize "12"
}

Annotation {
SID "4158"
Name "Transmitter"
Position [-250, -176, 855, 194]
InternalMargins [0, 0, 0, 0]
FixedHeight on
FixedWidth on
HorizontalAlignment "left"
VerticalAlignment "top"
ForegroundColor [0.901961, 0.901961, 1.000000]
BackgroundColor [0.901961, 0.901961, 1.000000]
DropShadow on
AnnotationType "area_annotation"
ZOrder "126"
FontSize "12"
}

Annotation {
SID "4157"
Name "Keep On"
Position [-8, -111, 33, -99]
InternalMargins [0, 0, 0, 0]
HorizontalAlignment "left"
VerticalAlignment "top"
ZOrder "-1"
}
}

Object {
$PropName "HDLData"
$ObjectID 5
$ClassName "slprops.hdlblkprops"
archSelection "Module"
Array {
PropName "archImplInfo"
Type "Cell"
Dimension 2
Cell "ProcessorFPGASynchronization"
Cell "Free running"
}
}
}

Block {
BlockType "ComplexToRealImag"
Name "Complex to\nReal-Imag"
SID "174"
Ports [1, 2]
Position [290, 369, 330, 476]
ZOrder "2368"
}

Block {
BlockType "SubSystem"
Name "Configuration\nVariables"
SID "3973"
Ports [0, 3]
Position [350, 533, 405, 697]
ZOrder "3182"
RequestExecContextInheritance off
System {
Location [1920, 0, 3840, 1044]
SetExecutionDomain off
ExecutionDomainType "Deduce"
ZoomFactor "426"
SimulinkSubDomain "Simulink"
Block {
BlockType "Constant"
Name "1/mu"
SID "3974"
Position [20, 60, 50, 90]
ZOrder "2372"
Value "100"
OutDataTypeStr "int16"
SampleTime "-1"
}

Block {
BlockType "Constant"
Name "Constant4"
SID "3978"
Position [20, 130, 50, 160]
ZOrder "3182"
Value "int8(1)"
SampleTime "1/RadioSampleRate"
}

Block {
BlockType "Constant"
Name "Index of LBW Lookup"
SID "3975"
Position [20, -15, 50, 15]
ZOrder "2371"
Value "int16(40)"
SampleTime "1/RadioSampleRate"
}

Block {
BlockType "Outport"
Name "Out1"
SID "3976"
Position [290, -7, 320, 7]
ZOrder "2373"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Block {
BlockType "Outport"
Name "Out2"
SID "3977"
Position [290, 68, 320, 82]
ZOrder "2374"
Port "2"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Block {
BlockType "Outport"
Name "Out3"
SID "4139"
Position [290, 138, 320, 152]
ZOrder "2375"
Port "3"
IconDisplay "Port number"
VectorParamsAs1DForOutWhenUnconnected off
}

Line {
ZOrder "1"
Src "3974#out:1"
Dst "3977#in:1"
}

Line {
ZOrder "2"
Src "3975#out:1"
Dst "3976#in:1"
}

Line {
ZOrder "3"
Src "3978#out:1"
Dst "4139#in:1"
}
}
}

Block {
BlockType "Constant"
Name "Constant"
SID "1"
Position [135, 215, 165, 245]
ZOrder "73"
Value "true"
SampleTime "-1"
}

Block {
BlockType "Constant"
Name "Constant2"
SID "3"
Position [135, 325, 165, 355]
ZOrder "78"
Value "int16(1)"
SampleTime "-1"
}

Block {
BlockType "ConstellationDiagram"
Name "Constellation Diagram"
SID "3957"
Ports [1]
Position [85, 632, 145, 688]
ZOrder "3171"
BlockMirror on
NamePlacement "alternate"
ScopeSpecificationString "comm.scopes.ConstellationDiagramBlockCfg('CurrentConfiguration', extmgr.ConfigurationSet(extmgr.Configuration('Core','General UI',true),extmgr.Configuration('Core','Source UI',true),extmgr.Configuration('Sources','WiredSimulink',true),extmgr.Configuration('Sources','File',false),extmgr.Configuration('Sources','Workspace',false),extmgr.Configuration('Sources','Streaming',false),extmgr.Configuration('Sources','SimulinkEvent',false),extmgr.Configuration('Sources','SPTool',false),extmgr.Configuration('Sources','Simulink',false),extmgr.Configuration('Visuals','Constellation',true,'MinYLim','-0.88388','MaxYLim','0.88388','MinXLim','-0.88388','MaxXLim','0.88388','SymbolsToDisplay','100','SymbolsToDisplayFromInput',false,'LineProperties',struct('DisplayName','','Color',[1 1 0.0666666666666667],'LineStyle','none','LineWidth',0.5,'Marker','.','MarkerSize',6,'MarkerEdgeColor','auto','MarkerFaceColor','none','Visible','on'),'AuxLineProperties',struct('LineColor',[1 1 0.0666666666666667],'LineStyle','none','TrajLineWidth',0.5,'RefConStyle','+','RefConSize',6,'RefConColor',[1 0 0],'RefConLineWidth',0.5),'AxesProperties',struct('Color',[0 0 0],'XColor',[0.686274509803922 0.686274509803922 0.686274509803922],'YColor',[0.686274509803922 0.686274509803922 0.686274509803922],'ZColor',[0.686274509803922 0.686274509803922 0.686274509803922],'XGrid','on','YGrid','on','ZGrid','off','Box','on','XScale','linear','YScale','linear','ZScale','linear','XDir','normal','YDir','normal','ZDir','normal','XTickMode','auto','YTickMode','auto','ZTickMode','auto','XTickLabelMode','auto','YTickLabelMode','auto','ZTickLabelMode','auto','FontName','Helvetica','FontSize',10,'FontUnits','points','FontWeight','normal','Title','','XLabel','In-phase Amplitude','YLabel','Quadrature Amplitude','ZLabel','')),extmgr.Configuration('Visuals','Time Domain',false),extmgr.Configuration('Visuals','Matrix',false),extmgr.Configuration('Visuals','PhasedMatrix',false),extmgr.Configuration('Visuals','IntensityVisual',false),extmgr.Configuration('Visuals','ScenarioVisual',false),extmgr.Configuration('Visuals','Spectrum',false),extmgr.Configuration('Visuals','Eye Diagram',false),extmgr.Configuration('Visuals','TimeVisual',false),extmgr.Configuration('Visuals','Array Plot',false),extmgr.Configuration('Visuals','BodeVisual',false),extmgr.Configuration('Visuals','PZMapVisual',false),extmgr.Configuration('Visuals','NicholsVisual',false),extmgr.Configuration('Visuals','MarginsVisual',false),extmgr.Configuration('Visuals','SigmaVisual',false),extmgr.Configuration('Visuals','LinearStepVisual',false),extmgr.Configuration('Tools','Measurements',true,'Version','2017b'),extmgr.Configuration('Tools','Plot Navigation',true),extmgr.Configuration('Tools','Instrumentation Sets',false),extmgr.Configuration('Tools','Requirement viewer',false),extmgr.Configuration('Tools','Check block zoom',false)),'Version','2019b','Position',[1301 418 607 243],'VisibleAtModelOpen','on')"
}

Block {
BlockType "DataTypeConversion"
Name "Data Type Conversion"
SID "3947"
Position [770, 268, 845, 302]
ZOrder "3161"
OutDataTypeStr "int16"
ConvertRealWorld "Stored Integer (SI)"
RndMeth "Floor"
SaturateOnIntegerOverflow off
}

Block {
BlockType "Delay"
Name "Delay1"
SID "3944"
Ports [1, 1]
Position [700, 268, 735, 302]
ZOrder "3160"
ForegroundColor "red"
InputPortMap "u0"
DelayLength "1"
}

Block {
BlockType "Delay"
Name "Delay2"
SID "3954"
Ports [1, 1]
Position [700, 393, 735, 427]
ZOrder "3167"
InputPortMap "u0"
DelayLength "1"
}

Block {
BlockType "Delay"
Name "Delay3"
SID "3961"
Ports [1, 1]
Position [360, 268, 395, 302]
ZOrder "3175"
InputPortMap "u0"
DelayLength "2000"
}

Block {
BlockType "From"
Name "From1"
SID "3952"
Position [-100, 401, -60, 429]
ZOrder "3166"
GotoTag "IQ"
}

Block {
BlockType "From"
Name "From2"
SID "3956"
Position [360, 491, 400, 519]
ZOrder "3170"
GotoTag "enable"
}

Block {
BlockType "Gain"
Name "Gain1"
SID "3960"
Position [-5, 400, 25, 430]
ZOrder "3174"
Gain "0.06"
ParamDataTypeStr "Inherit: Inherit via internal rule"
OutDataTypeStr "int16"
SaturateOnIntegerOverflow off
}

Block {
BlockType "Goto"
Name "Goto1"
SID "3950"
Position [915, 270, 955, 300]
ZOrder "3164"
GotoTag "IQ"
}

Block {
BlockType "Goto"
Name "Goto2"
SID "3955"
Position [915, 395, 955, 425]
ZOrder "3169"
GotoTag "enable"
}

Block {
BlockType "ManualSwitch"
Name "Manual Switch"
SID "4119"
Position [170, 407, 200, 443]
ZOrder "3183"
}

Block {
BlockType "RealImagToComplex"
Name "Real-Imag to\nComplex2"
SID "3964"
Ports [2, 1]
Position [635, 198, 665, 367]
ZOrder "3179"
}

Block {
BlockType "SignalSpecification"
Name "Signal Specification1"
SID "4"
Position [225, 218, 305, 242]
ZOrder "75"
OutDataTypeStr "boolean"
SampleTime "1/RadioSampleRate"
}

Block {
BlockType "SignalSpecification"
Name "Signal Specification2"
SID "5"
Position [225, 273, 305, 297]
ZOrder "77"
OutDataTypeStr "int16"
SampleTime "1/RadioSampleRate"
}

Block {
BlockType "SignalSpecification"
Name "Signal Specification3"
SID "6"
Position [225, 328, 305, 352]
ZOrder "79"
OutDataTypeStr "int16"
SampleTime "1/RadioSampleRate"
}

Block {
BlockType "Terminator"
Name "Terminator1"
SID "4223"
Position [685, 570, 705, 590]
ZOrder "3187"
}

Block {
BlockType "Terminator"
Name "Terminator2"
SID "4224"
Position [685, 655, 705, 675]
ZOrder "3188"
}

Block {
BlockType "Terminator"
Name "Terminator3"
SID "4132"
Position [685, 485, 705, 505]
ZOrder "3184"
}

Block {
BlockType "Unbuffer"
Name "Unbuffer"
SID "1084"
Ports [1, 1]
Position [55, 465, 105, 515]
ZOrder "2366"
}

Line {
ZOrder "1"
Src "2#out:1"
Dst "5#in:1"
}

Line {
ZOrder "8"
Src "3#out:1"
Dst "6#in:1"
}

Line {
ZOrder "9"
Src "1#out:1"
Dst "4#in:1"
}

Line {
ZOrder "13"
Src "173#out:1"
Dst "1084#in:1"
}

Line {
ZOrder "28"
Src "4#out:1"
Dst "1085#in:1"
}

Line {
ZOrder "29"
Src "5#out:1"
Dst "3961#in:1"
}

Line {
ZOrder "30"
Src "6#out:1"
Dst "1085#in:3"
}

Line {
ZOrder "79"
Src "3956#out:1"
Dst "1085#in:6"
}

Line {
ZOrder "78"
Src "1085#out:3"
Dst "3954#in:1"
}

Line {
ZOrder "68"
Src "3944#out:1"
Dst "3947#in:1"
}

Line {
ZOrder "72"
Src "3947#out:1"
Dst "3950#in:1"
}

Line {
ZOrder "77"
Src "3954#out:1"
Dst "3955#in:1"
}

Line {
ZOrder "143"
Src "4119#out:1"
Points [22, 0]
Branch {
ZOrder "145"
Points [0, 235]
Dst "3957#in:1"
}

Branch {
ZOrder "144"
Dst "174#in:1"
}
}

Line {
ZOrder "93"
Src "3961#out:1"
Dst "1085#in:2"
}

Line {
ZOrder "110"
Src "3952#out:1"
Dst "3960#in:1"
}

Line {
ZOrder "147"
Src "3960#out:1"
Dst "4119#in:1"
}

Line {
ZOrder "101"
Src "174#out:1"
Dst "1085#in:4"
}

Line {
ZOrder "102"
Src "174#out:2"
Dst "1085#in:5"
}

Line {
ZOrder "146"
Src "1084#out:1"
Points [16, 0; 0, -55]
Dst "4119#in:2"
}

Line {
ZOrder "107"
Src "1085#out:1"
Dst "3964#in:1"
}

Line {
ZOrder "108"
Src "1085#out:2"
Dst "3964#in:2"
}

Line {
ZOrder "109"
Src "3964#out:1"
Dst "3944#in:1"
}

Line {
ZOrder "119"
Src "3973#out:1"
Dst "1085#in:7"
}

Line {
ZOrder "120"
Src "3973#out:2"
Dst "1085#in:8"
}

Line {
ZOrder "160"
Src "3973#out:3"
Dst "1085#in:9"
}

Line {
ZOrder "159"
Src "1085#out:4"
Dst "4132#in:1"
}

Line {
ZOrder "204"
Src "1085#out:5"
Dst "4223#in:1"
}

Line {
ZOrder "205"
Src "1085#out:6"
Dst "4224#in:1"
}
}

DiagnosticSuppressor on

LogicAnalyzerPlugin on

NotesPlugin on

SLCCPlugin on

WebScopes_FoundationPlugin on

GraphicalInterface {
NumRootInports "0"
NumRootOutports "0"
ParameterArgumentNames ""
NumModelReferences "0"
NumTestPointedSignals "2"
NumProvidedFunctions "0"
NumRequiredFunctions "0"
NumResetEvents "0"
HasInitializeEvent "0"
HasTerminateEvent "0"
PreCompExecutionDomainType "Unset"
IsExportFunctionModel "0"
IsArchitectureModel "0"
IsAUTOSARArchitectureModel "0"
NumParameterArguments "0"
NumExternalFileReferences "5"
OrderedModelArguments "1"
ExternalFileReference {
Reference "commsource2/Baseband File Reader"
Path "$bdroot/BBSource"
SID "173"
Type "LIBRARY_BLOCK"
}

ExternalFileReference {
Reference "RxTxFixedPointLibrary/Receiver HDL"
Path "$bdroot/Combined TX and RX/Receiver HDL"
SID "4162"
Type "LIBRARY_BLOCK"
}

ExternalFileReference {
Reference "RxTxFixedPointLibrary/Transmitter HDL"
Path "$bdroot/Combined TX and RX/Transmitter HDL"
SID "4145"
Type "LIBRARY_BLOCK"
}

ExternalFileReference {
Reference "dspsigops/Upsample"
Path "$bdroot/Combined TX and RX/Upsample"
SID "4155"
Type "LIBRARY_BLOCK"
}

ExternalFileReference {
Reference "dspsigops/Upsample"
Path "$bdroot/Combined TX and RX/Upsample1"
SID "4156"
Type "LIBRARY_BLOCK"
}

TestPointedSignal {
SignalName ""
FullBlockPath "$bdroot/Combined TX and RX/DMA Model Driver"
LogSignal "1"
MaxPoints "5000"
Decimation "2"
}

TestPointedSignal {
SignalName ""
FullBlockPath "$bdroot/Combined TX and RX/DMA Model Driver"
PortIndex "2"
LogSignal "1"
MaxPoints "5000"
Decimation "2"
}
}

Object {
$PropName "HDLParams"
$ObjectID 1
$ClassName "slprops.hdlmdlprops"
Array {
PropName "mdlProps"
Type "Cell"
Dimension 22
Cell "HDLSubsystem"
Cell "$bdroot/Combined TX and RX"
Cell "ReferenceDesign"
Cell "Receive and transmit path"
Cell "ReferenceDesignParameter"
Cell "SynthesisTool"
Cell "Xilinx Vivado"
Cell "SynthesisToolChipFamily"
Cell "Zynq"
Cell "SynthesisToolDeviceName"
Cell "xc7z045"
Cell "SynthesisToolPackageName"
Cell "ffg900"
Cell "SynthesisToolSpeedValue"
Cell "-2"
Cell "TargetDirectory"
Cell "hdl_prj/hdlsrc"
Cell "TargetPlatform"
Cell "ZC706 and FMCOMMS2/3/4"
Cell "Workflow"
Cell "IP Core Generation"
Array {
PropName "Cell"
Type "Cell"
Dimension 4
Cell "ChannelMapping"
Cell "1"
Cell "DUTSynthFreqMHz"
Cell "20"
}
}
}

Object {
$PropName "BdWindowsInfo"
$ObjectID 25
$ClassName "Simulink.BDWindowsInfo"
BDUuid "6c036e6e-04ab-4b52-bf0c-a7e62ad4e5df"
Object {
$PropName "WindowsInfo"
$ObjectID 26
$ClassName "Simulink.WindowInfo"
IsActive [1]
Location [0.0, 0.0, 1920.0, 1044.0]
WindowState "AAAA/wAAAAD9AAAAAgAAAAAAAAC9AAAB+PwCAAAAA/sAAAAWAEQAbwBjAGsAVwBpAGQAZwBlAHQAMwEAAAAxAAAB+AAAAAAAAAAA+wAAABYARABvAGMAawBXAGkAZABnAGUAdAA0AAAAAAD/////AAAAAAAAAAD7AAAAUgBHAEwAVQBFADIAIAB0AHIAZQBlACAAYwBvAG0AcABvAG4AZQBuAHQALwBHAEwAVQBFADIAIAB0AHIAZQBlACAAYwBvAG0AcABvAG4AZQBuAHQAAAAAAP////8AAABbAP///wAAAAEAAAAAAAAAAPwCAAAAAfsAAABUAEcATABVAEUAMgA6AFAAcgBvAHAAZQByAHQAeQBJAG4AcwBwAGUAYwB0AG8AcgAvAFAAcgBvAHAAZQByAHQAeQAgAEkAbgBzAHAAZQBjAHQAbwByAAAAAAD/////AAAAKwD///8AAAeAAAADpQAAAAEAAAACAAAAAQAAAAL8AAAAAQAAAAIAAAAP/////wAAAAAA/////wAAAAAAAAAA/////wEAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wEAAAB6/////wAAAAAAAAAA/////wEAAADe/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wEAAAFY/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wEAAANd/////wAAAAAAAAAA/////wEAAAOM/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA"
WindowUuid ""
Array {
PropName "EditorsInfo"
Type "Simulink.EditorInfo"
Dimension 3
Object {
$ObjectID 29
IsActive [0]
IsTabbed [1]
ViewObjType "SimulinkSubsys"
LoadSaveID "4145"
Extents [1920.0, 1044.0]
ZoomFactor [1.6105546054238944]
Offset [-80.637970266990351, -79.661938713592235]
SceneRectInView [0.0, 0.0, 0.0, 0.0]
}

Object {
$ObjectID 30
IsActive [1]
IsTabbed [1]
ViewObjType "SimulinkTopLevel"
LoadSaveID "0"
Extents [1882.0, 867.0]
ZoomFactor [1.574108818011257]
Offset [-205.29856972586413, 189.10607866507746]
SceneRectInView [0.0, 0.0, 0.0, 0.0]
}

Object {
$ObjectID 31
IsActive [0]
IsTabbed [1]
ViewObjType "SimulinkSubsys"
LoadSaveID "3935"
Extents [1882.0, 867.0]
ZoomFactor [4.6611111111111114]
Offset [-48.582413028903431, -18.003575685339683]
SceneRectInView [0.0, 0.0, 0.0, 0.0]
}
}

Array {
PropName "PersistedApps"
Type "Cell"
Dimension 0
}

Object {
$PropName "ModelBrowserInfo"
$ObjectID 27
$ClassName "Simulink.ModelBrowserInfo"
Visible [0]
DockPosition "Left"
Width [50]
Height [50]
Filter [9]
Minimized "Unset"
}

Object {
$PropName "ExplorerBarInfo"
$ObjectID 28
$ClassName "Simulink.ExplorerBarInfo"
Visible [1]
}

Object {
$PropName "DockComponentsInfo"
$ObjectID 32
$ClassName "Simulink.DockComponentInfo"
Type "GLUE2:PropertyInspector"
ID "Property Inspector"
Visible [0]
CreateCallback ""
UserData ""
Floating [0]
DockPosition "Right"
Width [640]
Height [480]
Minimized "Unset"
}
}
}

Array {
Type "Handle"
Dimension 1
Simulink.ConfigSet {
Version "19.1.1"
$ClassName "Simulink.ConfigSet"
DisabledProps []
Description ""
Name "Configuration"
CurrentDlgPage "HDL Code Generation/Target and Optimizations"
ConfigPrmDlgPosition [ 2434, 183, 3424, 853 ]
ExtraOptions "-aIgnoreTestpoints=0 "
Array {
PropName "Components"
Type "Handle"
Dimension 10
Simulink.SolverCC {
$ObjectID 34
Version "19.1.1"
$ClassName "Simulink.SolverCC"
DisabledProps []
Description ""
Components []
StartTime "0.0"
StopTime "10.0"
AbsTol "auto"
AutoScaleAbsTol on
FixedStep "auto"
InitialStep "auto"
MaxOrder "5"
ZcThreshold "auto"
ConsecutiveZCsStepRelTol "10*128*eps"
MaxConsecutiveZCs "1000"
ExtrapolationOrder "4"
NumberNewtonIterations "1"
MaxStep "auto"
MinStep "auto"
MaxConsecutiveMinStep "1"
RelTol "1e-3"
EnableMultiTasking off
ConcurrentTasks off
Solver "FixedStepDiscrete"
SolverName "FixedStepDiscrete"
SolverJacobianMethodControl "auto"
ShapePreserveControl "DisableAll"
ZeroCrossControl "UseLocalSettings"
ZeroCrossAlgorithm "Nonadaptive"
AlgebraicLoopSolver "TrustRegion"
SolverInfoToggleStatus off
IsAutoAppliedInSIP off
SolverResetMethod "Fast"
PositivePriorityOrder off
AutoInsertRateTranBlk off
SampleTimeConstraint "Unconstrained"
InsertRTBMode "Whenever possible"
SampleTimeProperty []
DecoupledContinuousIntegration off
MinimalZcImpactIntegration off
SolverOrder "3"
}

Simulink.DataIOCC {
$ObjectID 35
Version "19.1.1"
$ClassName "Simulink.DataIOCC"
DisabledProps []
Description ""
Components []
Decimation "1"
ExternalInput [t, u]
FinalStateName "xFinal"
InitialState "xInitial"
LimitDataPoints off
MaxDataPoints "1000"
LoadExternalInput off
LoadInitialState off
SaveFinalState off
SaveOperatingPoint off
SaveFormat "Dataset"
SignalLoggingSaveFormat "Dataset"
SaveOutput on
SaveState off
SignalLogging on
DSMLogging on
InspectSignalLogs off
VisualizeSimOutput on
StreamToWorkspace off
StreamVariableName "streamout"
SaveTime on
ReturnWorkspaceOutputs off
StateSaveName "xout"
TimeSaveName "tout"
OutputSaveName "yout"
SignalLoggingName "logsout"
DSMLoggingName "dsmout"
OutputOption "RefineOutputTimes"
OutputTimes []
ReturnWorkspaceOutputsName "out"
Refine "1"
LoggingToFile off
DatasetSignalFormat "timeseries"
LoggingFileName "out.mat"
LoggingIntervals [-inf, inf]
}

Simulink.OptimizationCC {
$ObjectID 36
Version "19.1.1"
$ClassName "Simulink.OptimizationCC"
Description ""
Components []
BlockReduction off
BooleanDataType on
ConditionallyExecuteInputs off
DefaultParameterBehavior "Inlined"
UseDivisionForNetSlopeComputation off
GainParamInheritBuiltInType off
UseFloatMulNetSlope off
DefaultUnderspecifiedDataType "double"
UseSpecifiedMinMax off
InlineInvariantSignals off
OptimizeBlockIOStorage on
BufferReuse on
EnhancedBackFolding off
CachingGlobalReferences off
GlobalBufferReuse on
StrengthReduction off
AdvancedOptControl ""
ExpressionFolding on
BooleansAsBitfields off
BitfieldContainerType "uint_T"
EnableMemcpy on
MemcpyThreshold "64"
PassReuseOutputArgsAs "Structure reference"
PassReuseOutputArgsThreshold "12"
ExpressionDepthLimit "128"
LocalBlockOutputs on
RollThreshold "5"
StateBitsets off
DataBitsets off
ActiveStateOutputEnumStorageType "Native Integer"
ZeroExternalMemoryAtStartup on
ZeroInternalMemoryAtStartup on
InitFltsAndDblsToZero off
NoFixptDivByZeroProtection off
EfficientFloat2IntCast off
EfficientMapNaN2IntZero on
LifeSpan "auto"
MaxStackSize "Inherit from target"
BufferReusableBoundary on
SimCompilerOptimization off
AccelVerboseBuild off
OptimizeBlockOrder off
OptimizeDataStoreBuffers on
BusAssignmentInplaceUpdate on
DifferentSizesBufferReuse off
UseRowMajorAlgorithm off
OptimizationLevel "level2"
OptimizationPriority "Balanced"
OptimizationCustomize on
LabelGuidedReuse off
MultiThreadedLoops off
DenormalBehavior "GradualUnderflow"
EfficientTunableParamExpr off
Array {
PropName "DisabledProps"
Type "Cell"
Dimension 9
Cell "BooleansAsBitfields"
Cell "PassReuseOutputArgsAs"
Cell "PassReuseOutputArgsThreshold"
Cell "ZeroExternalMemoryAtStartup"
Cell "ZeroInternalMemoryAtStartup"
Cell "OptimizeModelRefInitCode"
Cell "NoFixptDivByZeroProtection"
Cell "UseSpecifiedMinMax"
Cell "EfficientTunableParamExpr"
}
}

Simulink.DebuggingCC {
$ObjectID 37
Version "19.1.1"
$ClassName "Simulink.DebuggingCC"
Description ""
Components []
RTPrefix "error"
ConsistencyChecking "none"
ArrayBoundsChecking "none"
SignalInfNanChecking "none"
StringTruncationChecking "error"
SignalRangeChecking "none"
ReadBeforeWriteMsg "UseLocalSettings"
WriteAfterWriteMsg "UseLocalSettings"
WriteAfterReadMsg "UseLocalSettings"
AlgebraicLoopMsg "error"
ArtificialAlgebraicLoopMsg "warning"
SaveWithDisabledLinksMsg "warning"
SaveWithParameterizedLinksMsg "warning"
CheckSSInitialOutputMsg on
UnderspecifiedInitializationDetection "Simplified"
MergeDetectMultiDrivingBlocksExec "error"
CheckExecutionContextPreStartOutputMsg off
CheckExecutionContextRuntimeOutputMsg off
SignalResolutionControl "UseLocalSettings"
BlockPriorityViolationMsg "warning"
MinStepSizeMsg "warning"
TimeAdjustmentMsg "none"
MaxConsecutiveZCsMsg "error"
MaskedZcDiagnostic "warning"
IgnoredZcDiagnostic "warning"
SolverPrmCheckMsg "none"
InheritedTsInSrcMsg "warning"
MultiTaskDSMMsg "error"
MultiTaskCondExecSysMsg "error"
MultiTaskRateTransMsg "error"
SingleTaskRateTransMsg "error"
TasksWithSamePriorityMsg "warning"
ExportedTasksRateTransMsg "none"
SigSpecEnsureSampleTimeMsg "warning"
CheckMatrixSingularityMsg "none"
IntegerOverflowMsg "warning"
Int32ToFloatConvMsg "warning"
ParameterDowncastMsg "error"
ParameterOverflowMsg "error"
ParameterUnderflowMsg "none"
ParameterPrecisionLossMsg "none"
ParameterTunabilityLossMsg "warning"
FixptConstUnderflowMsg "none"
FixptConstOverflowMsg "none"
FixptConstPrecisionLossMsg "none"
UnderSpecifiedDataTypeMsg "none"
UnnecessaryDatatypeConvMsg "none"
VectorMatrixConversionMsg "none"
InvalidFcnCallConnMsg "error"
FcnCallInpInsideContextMsg "error"
SignalLabelMismatchMsg "none"
UnconnectedInputMsg "warning"
UnconnectedOutputMsg "warning"
UnconnectedLineMsg "warning"
UseOnlyExistingSharedCode "error"
SFcnCompatibilityMsg "none"
FrameProcessingCompatibilityMsg "error"
UniqueDataStoreMsg "none"
BusObjectLabelMismatch "warning"
RootOutportRequireBusObject "warning"
AssertControl "UseLocalSettings"
AllowSymbolicDim on
RowMajorDimensionSupport off
ModelReferenceIOMsg "none"
ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
ModelReferenceVersionMismatchMessage "none"
ModelReferenceIOMismatchMessage "none"
UnknownTsInhSupMsg "warning"
ModelReferenceDataLoggingMessage "warning"
ModelReferenceSymbolNameMessage "warning"
ModelReferenceExtraNoncontSigs "error"
StateNameClashWarn "none"
OperatingPointInterfaceChecksumMismatchMsg "warning"
NonCurrentReleaseOperatingPointMsg "error"
ChecksumConsistencyForSSReuse "none"
PregeneratedLibrarySubsystemCodeDiagnostic "warning"
MatchCodeGenerationContextForUpdateDiagram "none"
InitInArrayFormatMsg "warning"
StrictBusMsg "ErrorLevel1"
BusNameAdapt "WarnAndRepair"
NonBusSignalsTreatedAsBus "none"
SymbolicDimMinMaxWarning "warning"
LossOfSymbolicDimsSimulationWarning "warning"
LossOfSymbolicDimsCodeGenerationWarning "error"
SymbolicDimsDataTypeCodeGenerationDiagnostic "error"
BlockIODiagnostic "none"
SFUnusedDataAndEventsDiag "warning"
SFUnexpectedBacktrackingDiag "error"
SFInvalidInputDataAccessInChartInitDiag "warning"
SFNoUnconditionalDefaultTransitionDiag "error"
SFTransitionOutsideNaturalParentDiag "warning"
SFUnreachableExecutionPathDiag "warning"
SFUndirectedBroadcastEventsDiag "warning"
SFTransitionActionBeforeConditionDiag "warning"
SFOutputUsedAsStateInMooreChartDiag "error"
SFTemporalDelaySmallerThanSampleTimeDiag "warning"
SFSelfTransitionDiag "warning"
SFExecutionAtInitializationDiag "warning"
SFMachineParentedDataDiag "warning"
IntegerSaturationMsg "warning"
AllowedUnitSystems "all"
UnitsInconsistencyMsg "warning"
AllowAutomaticUnitConversions on
RCSCRenamedMsg "warning"
RCSCObservableMsg "warning"
ForceCombineOutputUpdateInSim off
UnitDatabase ""
UnderSpecifiedDimensionMsg "none"
DebugExecutionForFMUViaOutOfProcess off
ArithmeticOperatorsInVariantConditions "warning"
Array {
PropName "DisabledProps"
Type "Cell"
Dimension 1
Cell "UseOnlyExistingSharedCode"
}
}

Simulink.HardwareCC {
$ObjectID 38
Version "19.1.1"
$ClassName "Simulink.HardwareCC"
DisabledProps []
Description ""
Components []
ProdBitPerChar "8"
ProdBitPerShort "16"
ProdBitPerInt "32"
ProdBitPerLong "32"
ProdBitPerLongLong "64"
ProdBitPerFloat "32"
ProdBitPerDouble "64"
ProdBitPerPointer "32"
ProdBitPerSizeT "32"
ProdBitPerPtrDiffT "32"
ProdLargestAtomicInteger "Char"
ProdLargestAtomicFloat "None"
ProdIntDivRoundTo "Undefined"
ProdEndianess "Unspecified"
ProdWordSize "32"
ProdShiftRightIntArith on
ProdLongLongMode off
ProdHWDeviceType "ASIC/FPGA->ASIC/FPGA"
TargetBitPerChar "8"
TargetBitPerShort "16"
TargetBitPerInt "32"
TargetBitPerLong "32"
TargetBitPerLongLong "64"
TargetBitPerFloat "32"
TargetBitPerDouble "64"
TargetBitPerPointer "32"
TargetBitPerSizeT "32"
TargetBitPerPtrDiffT "32"
TargetLargestAtomicInteger "Char"
TargetLargestAtomicFloat "None"
TargetShiftRightIntArith on
TargetLongLongMode off
TargetIntDivRoundTo "Undefined"
TargetEndianess "Unspecified"
TargetWordSize "32"
TargetPreprocMaxBitsSint "32"
TargetPreprocMaxBitsUint "32"
TargetHWDeviceType "Specified"
TargetUnknown off
ProdEqTarget off
UseEmbeddedCoderFeatures on
UseSimulinkCoderFeatures on
HardwareBoardFeatureSet "EmbeddedCoderHSP"
}

Simulink.ModelReferenceCC {
$ObjectID 39
Version "19.1.1"
$ClassName "Simulink.ModelReferenceCC"
DisabledProps []
Description ""
Components []
UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
EnableRefExpFcnMdlSchedulingChecks on
CheckModelReferenceTargetMessage "error"
EnableParallelModelReferenceBuilds off
ParallelModelReferenceErrorOnInvalidPool on
ParallelModelReferenceMATLABWorkerInit "None"
ModelReferenceNumInstancesAllowed "Multi"
PropagateVarSize "Infer from blocks in model"
ModelDependencies ""
ModelReferencePassRootInputsByReference on
ModelReferenceMinAlgLoopOccurrences off
PropagateSignalLabelsOutOfModel on
SupportModelReferenceSimTargetCustomCode off
}

Simulink.SFSimCC {
$ObjectID 40
Version "19.1.1"
$ClassName "Simulink.SFSimCC"
DisabledProps []
Description ""
Components []
SimCustomSourceCode ""
SimCustomHeaderCode ""
SimCustomInitializer ""
SimCustomTerminator ""
SimReservedNameArray []
SimUserSources ""
SimUserIncludeDirs ""
SimUserLibraries ""
SimUserDefines ""
SimCustomCompilerFlags ""
SimCustomLinkerFlags ""
SFSimEcho on
SimCtrlC on
SimIntegrity on
SimUseLocalCustomCode off
SimParseCustomCode on
SimAnalyzeCustomCode off
SimBuildMode "sf_incremental_build"
SimGenImportedTypeDefs off
ModelFunctionsGlobalVisibility on
CompileTimeRecursionLimit "50"
EnableRuntimeRecursion on
MATLABDynamicMemAlloc on
MATLABDynamicMemAllocThreshold "65536"
CustomCodeFunctionArrayLayout []
DefaultCustomCodeFunctionArrayLayout "NotSpecified"
CustomCodeUndefinedFunction "UseInterfaceOnly"
}

Simulink.RTWCC {
BackupClass "Simulink.RTWCC"
$ObjectID 41
Version "19.1.1"
$ClassName "Simulink.RTWCC"
Description ""
SystemTargetFile "grt.tlc"
HardwareBoard "None"
ShowCustomHardwareApp off
ShowEmbeddedHardwareApp off
TLCOptions ""
GenCodeOnly off
MakeCommand "make_rtw"
GenerateMakefile on
PackageGeneratedCodeAndArtifacts off
PackageName ""
TemplateMakefile "grt_default_tmf"
PostCodeGenCommand ""
GenerateReport off
RTWVerbose on
RetainRTWFile off
RTWBuildHooks []
ProfileTLC off
TLCDebug off
TLCCoverage off
TLCAssert off
RTWUseLocalCustomCode off
RTWUseSimCustomCode off
CustomSourceCode ""
CustomHeaderCode ""
CustomInclude ""
CustomSource ""
CustomLibrary ""
CustomDefine ""
CustomBLASCallback ""
CustomLAPACKCallback ""
CustomFFTCallback ""
CustomInitializer ""
CustomTerminator ""
Toolchain "Automatically locate an installed toolchain"
BuildConfiguration "Faster Builds"
CustomToolchainOptions []
IncludeHyperlinkInReport off
LaunchReport off
PortableWordSizes off
CreateSILPILBlock "None"
CodeExecutionProfiling off
CodeExecutionProfileVariable "executionProfile"
CodeProfilingSaveOptions "SummaryOnly"
CodeProfilingInstrumentation off
SILDebugging off
TargetLang "C"
IncludeBusHierarchyInRTWFileBlockHierarchyMap off
GenerateTraceInfo off
GenerateTraceReport off
GenerateTraceReportSl off
GenerateTraceReportSf off
GenerateTraceReportEml off
GenerateWebview off
GenerateCodeMetricsReport off
GenerateCodeReplacementReport off
GenerateMissedCodeReplacementReport off
RTWCompilerOptimization off
ObjectivePriorities []
RTWCustomCompilerOptimizations ""
CheckMdlBeforeBuild "Off"
SharedConstantsCachingThreshold "1024"
Array {
PropName "DisabledProps"
Type "Cell"
Dimension 16
Cell "IncludeHyperlinkInReport"
Cell "GenerateTraceInfo"
Cell "GenerateTraceReport"
Cell "GenerateTraceReportSl"
Cell "GenerateTraceReportSf"
Cell "GenerateTraceReportEml"
Cell "PortableWordSizes"
Cell "GenerateWebview"
Cell "GenerateCodeMetricsReport"
Cell "GenerateCodeReplacementReport"
Cell "GenerateMissedCodeReplacementReport"
Cell "GenerateErtSFunction"
Cell "CreateSILPILBlock"
Cell "CodeExecutionProfiling"
Cell "CodeProfilingSaveOptions"
Cell "CodeProfilingInstrumentation"
}

Array {
PropName "Components"
Type "Handle"
Dimension 2
Object {
$ObjectID 42
Version "19.1.1"
$ClassName "Simulink.CodeAppCC"
Description ""
Components []
Comment ""
ForceParamTrailComments off
GenerateComments on
CommentStyle "Auto"
IgnoreCustomStorageClasses on
IgnoreTestpoints off
MaxIdLength "31"
PreserveName off
PreserveNameWithParent off
ShowEliminatedStatement off
OperatorAnnotations off
SimulinkDataObjDesc off
SFDataObjDesc off
MATLABFcnDesc off
MangleLength "1"
SharedChecksumLength "8"
CustomSymbolStrGlobalVar "$R$N$M"
CustomSymbolStrType "$N$R$M_T"
CustomSymbolStrField "$N$M"
CustomSymbolStrFcn "$R$N$M$F"
CustomSymbolStrModelFcn "$R$N"
CustomSymbolStrFcnArg "rt$I$N$M"
CustomSymbolStrBlkIO "rtb_$N$M"
CustomSymbolStrTmpVar "$N$M"
CustomSymbolStrMacro "$R$N$M"
CustomSymbolStrUtil "$N$C"
CustomSymbolStrEmxType "emxArray_$M$N"
CustomSymbolStrEmxFcn "emx$M$N"
CustomUserTokenString ""
CustomCommentsFcn ""
DefineNamingRule "None"
DefineNamingFcn ""
ParamNamingRule "None"
ParamNamingFcn ""
SignalNamingRule "None"
SignalNamingFcn ""
InsertBlockDesc off
InsertPolySpaceComments off
SimulinkBlockComments on
BlockCommentType "BlockPathComment"
StateflowObjectComments on
MATLABSourceComments off
EnableCustomComments off
InternalIdentifierFile ""
InternalIdentifier "Shortened"
InlinedPrmAccess "Literals"
ReqsInCode off
UseSimReservedNames off
ReservedNameArray []
EnumMemberNameClash "error"
Array {
PropName "DisabledProps"
Type "Cell"
Dimension 28
Cell "IgnoreCustomStorageClasses"
Cell "IgnoreTestpoints"
Cell "InsertBlockDesc"
Cell "InsertPolySpaceComments"
Cell "SFDataObjDesc"
Cell "MATLABFcnDesc"
Cell "SimulinkDataObjDesc"
Cell "DefineNamingRule"
Cell "SignalNamingRule"
Cell "ParamNamingRule"
Cell "InternalIdentifier"
Cell "InlinedPrmAccess"
Cell "CustomSymbolStr"
Cell "CustomSymbolStrGlobalVar"
Cell "CustomSymbolStrType"
Cell "CustomSymbolStrField"
Cell "CustomSymbolStrFcn"
Cell "CustomSymbolStrModelFcn"
Cell "CustomSymbolStrFcnArg"
Cell "CustomSymbolStrBlkIO"
Cell "CustomSymbolStrTmpVar"
Cell "CustomSymbolStrMacro"
Cell "CustomSymbolStrUtil"
Cell "CustomSymbolStrEmxType"
Cell "CustomSymbolStrEmxFcn"
Cell "CustomUserTokenString"
Cell "ReqsInCode"
Cell "BlockCommentType"
}
}

Object {
BackupClass "Simulink.TargetCC"
$ObjectID 43
Version "19.1.1"
$ClassName "Simulink.GRTTargetCC"
Description ""
Components []
TargetFcnLib "ansi_tfl_table_tmw.mat"
TargetLibSuffix ""
TargetPreCompLibLocation ""
GenFloatMathFcnCalls "NOT IN USE"
TargetLangStandard "C99 (ISO)"
CodeReplacementLibrary "None"
UtilityFuncGeneration "Auto"
MultiwordTypeDef "System defined"
MultiwordLength "2048"
DynamicStringBufferSize "256"
GenerateFullHeader on
InferredTypesCompatibility off
ExistingSharedCode ""
GenerateSampleERTMain off
GenerateTestInterfaces off
ModelReferenceCompliant on
ParMdlRefBuildCompliant on
CompOptLevelCompliant on
ConcurrentExecutionCompliant on
IncludeMdlTerminateFcn on
GeneratePreprocessorConditionals "Use local settings"
CombineOutputUpdateFcns on
CombineSignalStateStructs off
GroupInternalDataByFunction off
SuppressErrorStatus off
IncludeFileDelimiter "Auto"
ERTCustomFileBanners off
SupportAbsoluteTime on
LogVarNameModifier "rt_"
MatFileLogging on
MultiInstanceERTCode off
CodeInterfacePackaging "Nonreusable function"
PurelyIntegerCode off
SupportNonFinite on
SupportComplex on
SupportContinuousTime on
SupportNonInlinedSFcns on
RemoveDisableFunc off
RemoveResetFunc off
SupportVariableSizeSignals off
ParenthesesLevel "Nominal"
CastingMode "Nominal"
PreserveStateflowLocalDataDimensions off
MATLABClassNameForMDSCustomization "Simulink.SoftwareTarget.GRTCustomization"
ModelStepFunctionPrototypeControlCompliant off
CPPClassGenCompliant on
AutosarCompliant off
MDXCompliant off
GRTInterface off
GenerateAllocFcn off
UseToolchainInfoCompliant on
GenerateSharedConstants on
CoderGroups []
AccessMethods []
LookupTableObjectStructAxisOrder "1,2,3,4,..."
LUTObjectStructOrderExplicitValues "Size,Breakpoints,Table"
LUTObjectStructOrderEvenSpacing "Size,Breakpoints,Table"
ArrayLayout "Column-major"
UnsupportedSFcnMsg "error"
ERTHeaderFileRootName "$R$E"
ERTSourceFileRootName "$R$E"
ERTDataFileRootName "$R_data"
UseMalloc off
ExtMode off
ExtModeStaticAlloc off
ExtModeTesting off
ExtModeStaticAllocSize "1000000"
ExtModeTransport "0"
ExtModeMexFile "ext_comm"
ExtModeMexArgs ""
ExtModeIntrfLevel "Level1"
RTWCAPISignals off
RTWCAPIParams off
RTWCAPIStates off
RTWCAPIRootIO off
GenerateASAP2 off
MultiInstanceErrorCode "Error"
Array {
PropName "DisabledProps"
Type "Cell"
Dimension 16
Cell "IncludeMdlTerminateFcn"
Cell "SuppressErrorStatus"
Cell "ERTCustomFileBanners"
Cell "GenerateSampleERTMain"
Cell "ExistingSharedCode"
Cell "GenerateTestInterfaces"
Cell "ModelStepFunctionPrototypeControlCompliant"
Cell "GenerateAllocFcn"
Cell "PurelyIntegerCode"
Cell "SupportComplex"
Cell "SupportAbsoluteTime"
Cell "SupportContinuousTime"
Cell "SupportNonInlinedSFcns"
Cell "RemoveDisableFunc"
Cell "RemoveResetFunc"
Cell "PreserveStateflowLocalDataDimensions"
}
}
}
}

SlCovCC.ConfigComp {
$ObjectID 44
Version "19.1.1"
$ClassName "SlCovCC.ConfigComp"
DisabledProps []
Description "Simulink Coverage Configuration Component"
Components []
Name "Simulink Coverage"
CovEnable off
CovScope "EntireSystem"
CovIncludeTopModel on
RecordCoverage off
CovPath "/"
CovSaveName "covdata"
CovCompData ""
CovMetricSettings "dwe"
CovFilter ""
CovHTMLOptions ""
CovNameIncrementing off
CovHtmlReporting off
CovForceBlockReductionOff on
CovEnableCumulative on
CovSaveCumulativeToWorkspaceVar off
CovSaveSingleToWorkspaceVar off
CovCumulativeVarName "covCumulativeData"
CovCumulativeReport off
CovSaveOutputData on
CovOutputDir "slcov_output/$ModelName$"
CovDataFileName "$ModelName$_cvdata"
CovShowResultsExplorer on
CovReportOnPause on
CovModelRefEnable off
CovModelRefExcluded ""
CovExternalEMLEnable on
CovSFcnEnable on
CovBoundaryAbsTol "1e-05"
CovBoundaryRelTol "0.01"
CovUseTimeInterval off
CovStartTime "0"
CovStopTime "0"
CovMcdcMode "Masking"
}

hdlcoderui.hdlcc {
$ObjectID 45
Version "19.1.1"
$ClassName "hdlcoderui.hdlcc"
DisabledProps []
Description "HDL Coder custom configuration component"
Components []
Name "HDL Coder"
HDLCActiveTab "0"
Array {
PropName "HDLConfigFile"
Type "Cell"
Dimension 1
Cell " "
}
}
}
}
}

System {
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "usletter"
PaperUnits "inches"
TiledPaperMargins [0.500000, 0.500000, 0.500000, 0.500000]
TiledPageScale "1"
ShowPageBoundaries off
ModelBrowserVisibility off
ModelBrowserWidth "200"
ScreenColor "white"
ZoomFactor "100"
PortBlocksUseCompactNotation off
Open off
}

BlockDefaults {
ForegroundColor "black"
BackgroundColor "white"
DropShadow off
NamePlacement "normal"
FontName "Helvetica"
FontSize "10"
FontWeight "normal"
FontAngle "normal"
ShowName on
HideAutomaticName on
BlockRotation "0"
BlockMirror off
}

AnnotationDefaults {
HorizontalAlignment "center"
VerticalAlignment "middle"
ForegroundColor "black"
BackgroundColor "white"
DropShadow off
FontName "Helvetica"
FontSize "10"
FontWeight "normal"
FontAngle "normal"
MarkupType "model"
UseDisplayTextAsClickCallback off
AnnotationType "note_annotation"
FixedHeight off
FixedWidth off
Interpreter off
}

LineDefaults {
FontName "Helvetica"
FontSize "9"
FontWeight "normal"
FontAngle "normal"
}

MaskDefaults {
SelfModifiable "off"
IconFrame "on"
IconOpaque "opaque"
RunInitForIconRedraw "analyze"
IconRotate "none"
PortRotate "default"
IconUnits "autoscale"
Display ""

}

MaskParameterDefaults {
Evaluate "on"
Tunable "on"
NeverSave "off"
Internal "off"
ReadOnly "off"
Enabled "on"
Visible "on"
ToolTip "on"
Value ""
}

BlockParameterDefaults {
Block {
BlockType "ComplexToRealImag"
Output "Real and imag"
SampleTime "-1"
}

Block {
BlockType "Constant"
Value "1"
VectorParams1D on
SamplingMode "Sample based"
OutMin []
OutMax []
OutDataTypeStr "Inherit: Inherit from 'Constant value'"
LockScale off
SampleTime "inf"
FramePeriod "inf"
PreserveConstantTs off
}

Block {
BlockType "ConstellationDiagram"
DefaultConfigurationName "comm.scopes.ConstellationDiagramBlockCfg"
NumInputPorts "1"
}

Block {
BlockType "DataTypeConversion"
OutMin []
OutMax []
OutDataTypeStr "Inherit: Inherit via back propagation"
LockScale off
ConvertRealWorld "Real World Value (RWV)"
RndMeth "Zero"
SaturateOnIntegerOverflow on
SampleTime "-1"
}

Block {
BlockType "Delay"
DelayLengthSource "Dialog"
DelayLength "2"
DelayLengthUpperLimit "100"
InitialConditionSource "Dialog"
InitialCondition "0.0"
ExternalReset "None"
ShowEnablePort off
PreventDirectFeedthrough off
DiagnosticForDelayLength "None"
RemoveDelayLengthCheckInGeneratedCode off
InputProcessing "Elements as channels (sample based)"
UseCircularBuffer off
SampleTime "-1"
StateMustResolveToSignalObject off
CodeGenStateStorageClass "Auto"
}

Block {
BlockType "Demux"
Outputs "4"
DisplayOption "none"
BusSelectionMode off
}

Block {
BlockType "Display"
Format "short"
Decimation "10"
Floating off
Lockdown off
SampleTime "-1"
}

Block {
BlockType "DownSample"
N "2"
phase "0"
InputProcessing "Columns as channels (frame based)"
RateOptions "Enforce single-rate processing"
ic "0"
}

Block {
BlockType "From"
GotoTag "A"
IconDisplay "Tag"
TagVisibility "local"
}

Block {
BlockType "Gain"
Gain "1"
Multiplication "Element-wise(K.*u)"
ParamMin []
ParamMax []
ParamDataTypeStr "Inherit: Same as input"
OutMin []
OutMax []
OutDataTypeStr "Inherit: Same as input"
LockScale off
RndMeth "Floor"
SaturateOnIntegerOverflow on
SampleTime "-1"
}

Block {
BlockType "Goto"
GotoTag "A"
IconDisplay "Tag"
TagVisibility "local"
}

Block {
BlockType "Inport"
Port "1"
OutputFunctionCall off
OutMin []
OutMax []
OutDataTypeStr "Inherit: auto"
LockScale off
BusOutputAsStruct off
Unit "inherit"
PortDimensions "-1"
VarSizeSig "Inherit"
SampleTime "-1"
SignalType "auto"
SamplingMode "auto"
LatchByDelayingOutsideSignal off
LatchInputForFeedbackSignals off
Interpolate on
}

Block {
BlockType "Logic"
Operator "AND"
Inputs "2"
IconShape "rectangular"
AllPortsSameDT on
OutDataTypeStr "Inherit: Logical (see Configuration Parameters: Optimization)"
SampleTime "-1"
}

Block {
BlockType "LookupNDDirect"
NumberOfTableDimensions "2"
InputsSelectThisObjectFromTable "Element"
TableIsInput off
Table [4 5 6;16 19 20;10 18 23]
DiagnosticForOutOfRangeInput "Warning"
SampleTime "-1"
TableMin []
TableMax []
TableDataTypeStr "Inherit: Inherit from 'Table data'"
LockScale off
}

Block {
BlockType "ManualSwitch"
CurrentSetting "1"
varsize off
SampleTime "-1"
}

Block {
BlockType "Outport"
Port "1"
OutMin []
OutMax []
OutDataTypeStr "Inherit: auto"
LockScale off
BusOutputAsStruct off
Unit "inherit"
PortDimensions "-1"
VarSizeSig "Inherit"
SampleTime "-1"
SignalType "auto"
SamplingMode "auto"
EnsureOutportIsVirtual off
SourceOfInitialOutputValue "Dialog"
OutputWhenDisabled "held"
InitialOutput []
MustResolveToSignalObject off
OutputWhenUnConnected off
OutputWhenUnconnectedValue "0"
VectorParamsAs1DForOutWhenUnconnected on
}

Block {
BlockType "RealImagToComplex"
Input "Real and imag"
ConstantPart "0"
SampleTime "-1"
}

Block {
BlockType "S-Function"
FunctionName "system"
SFunctionModules "''"
PortCounts []
MultiThreadCoSim "auto"
}

Block {
BlockType "SignalSpecification"
OutMin []
OutMax []
OutDataTypeStr "Inherit: auto"
LockScale off
BusOutputAsStruct off
Unit "inherit"
Dimensions "-1"
VarSizeSig "Inherit"
SampleTime "-1"
SignalType "auto"
SamplingMode "auto"
}

Block {
BlockType "SubSystem"
ShowPortLabels "FromPortIcon"
Permissions "ReadWrite"
PermitHierarchicalResolution "All"
TreatAsAtomicUnit off
MinAlgLoopOccurrences off
PropExecContextOutsideSubsystem off
ScheduleAs "Sample time"
SystemSampleTime "-1"
RTWSystemCode "Auto"
RTWFcnNameOpts "Auto"
RTWFileNameOpts "Auto"
FunctionInterfaceSpec "void_void"
FunctionWithSeparateData off
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
SimViewingDevice off
DataTypeOverride "UseLocalSettings"
DataTypeOverrideAppliesTo "AllNumericTypes"
MinMaxOverflowLogging "UseLocalSettings"
Opaque off
MaskHideContents off
SFBlockType "NONE"
VariantControlMode "Expression"
Variant off
GeneratePreprocessorConditionals off
AllowZeroVariantControls off
PropagateVariantConditions off
TreatAsGroupedWhenPropagatingVariantConditions on
ContentPreviewEnabled off
IsWebBlock off
IsObserver off
Latency "0"
AutoFrameSizeCalculation off
IsWebBlockPanel off
}

Block {
BlockType "Terminator"
}

Block {
BlockType "Unbuffer"
ic "0"
}
}
}

Stateflow {

machine {
id 1
name "dummy_name"
firstTarget 2
sfVersion 80000019
}

chart {
id 4
treeNode [0 5 0 0]
machine 1
viewObj 4
firstData 6
firstJunction 11
firstTransition 10
name "Combined TX and RX/IQ Interface Mapper/DEBUG: DMA Capture"
windowPosition [422 539.941 189 413]
viewLimits [0 156.75 0 153.75]
screen [1 1 3600 1200 1.180555555555556]
ssIdHighWaterMark 8
decomposition CLUSTER_CHART
type EML_CHART
chartFileNumber 1
disableImplicitCasting 1
eml {
name "fcn"
}

}

state {
id 5
ssIdNumber 1
treeNode [4 0 0 0]
chart 4
subviewer 4
labelString "eML_blk_kernel()"
position [18 64.5 118 66]
fontSize 12
superState SUBCHART
type FUNC_STATE
decomposition CLUSTER_STATE
eml {
isEML 1
script "function fcn(bytes, validOut, sync, payloadLen)\n\npersistent frameBuffer byteCounter fullPayloadBits\n\nbitsInPack = 64;\n\nif isempty(frameBuffer)\n    maxFrameBits = (2^16)*8;\n    frameBuffer = false(maxFrameBits,1);\n    byteCounter = 0;\n    fullPayloadBits = uint16(0);\nend\n\nif validOut\n    if sync\n        byteCounter = bitsInPack;\n        frameBuffer(1:byteCounter) = bitget(bytes,1:bitsInPack);\n        fullPayloadBits = uint16(payloadLen*8);\n        \n    elseif byteCounter<fullPayloadBits\n        frameBuffer(byteCounter+1:byteCounter+bitsInPack) = bitget(bytes,1:bitsInPack);\n        byteCounter = byteCounter + bitsInPack;\n    else\n        if bytes>0\n            disp('CRC Error (Outside)');\n        else\n            disp('Frame passed CRC (Outside)');\n        end\n    end\nend\n\n"
editorLayout "Matrix(4,1)\n[10.0, 5.0, 700.0, 500.0]"
}

}

transition {
id 10
ssIdNumber 2
linkNode [4 0 0]
chart 4
subviewer 4
labelString "{eML_blk_kernel();}"
labelPosition [28.125 13.875 102.544 14.964]
fontSize 12
midPoint [23.5747 24.9468]
dataLimits [21.175 25.975 14.625 42.575]
drawStyle SMART
executionOrder 1

src {
intersection [0 0 1 0 23.5747 14.625 0 0]
}

dst {
id 11
intersection [1 0 -1 0 23.5747 42.5747 0 0]
}

slide {
sticky BOTH_STICK
}

}

junction {
id 11
ssIdNumber 3
linkNode [4 0 0]
chart 4
subviewer 4
position [23.5747 49.5747 7]
type CONNECTIVE_JUNCTION
}

data {
id 6
ssIdNumber 4
linkNode [4 0 7]
machine 1
name "bytes"
scope INPUT_DATA
dataType "Inherit: Same as Simulink"
props {
complexity SF_COMPLEX_INHERITED
array {
size "-1"
}

type {
method SF_INHERITED_TYPE
primitive SF_DOUBLE_TYPE
}

unit {
name "inherit"
}

}

}

data {
id 7
ssIdNumber 6
linkNode [4 6 8]
machine 1
name "validOut"
scope INPUT_DATA
dataType "Inherit: Same as Simulink"
props {
complexity SF_COMPLEX_INHERITED
frame SF_FRAME_INHERITED
array {
size "-1"
}

type {
method SF_INHERITED_TYPE
primitive SF_DOUBLE_TYPE
isSigned 1
wordLength 16
}

unit {
name "inherit"
}

}

}

data {
id 8
ssIdNumber 7
linkNode [4 7 9]
machine 1
name "sync"
scope INPUT_DATA
dataType "Inherit: Same as Simulink"
props {
complexity SF_COMPLEX_INHERITED
frame SF_FRAME_INHERITED
array {
size "-1"
}

type {
method SF_INHERITED_TYPE
primitive SF_DOUBLE_TYPE
isSigned 1
wordLength 16
}

unit {
name "inherit"
}

}

}

data {
id 9
ssIdNumber 8
linkNode [4 8 0]
machine 1
name "payloadLen"
scope INPUT_DATA
dataType "Inherit: Same as Simulink"
props {
complexity SF_COMPLEX_INHERITED
frame SF_FRAME_INHERITED
array {
size "-1"
}

type {
method SF_INHERITED_TYPE
primitive SF_DOUBLE_TYPE
isSigned 1
wordLength 16
}

unit {
name "inherit"
}

}

}

chart {
id 12
treeNode [0 13 0 0]
machine 1
viewObj 12
firstData 14
firstJunction 20
firstTransition 19
name "Combined TX and RX/DMA Model\nDriver"
windowPosition [357.12 483.496 167 391]
viewLimits [0 156.75 0 153.75]
screen [1 1 1280 1024 1.041666666666667]
ssIdHighWaterMark 11
decomposition CLUSTER_CHART
type EML_CHART
chartFileNumber 5
disableImplicitCasting 1
eml {
name "fcn"
}

}

state {
id 13
ssIdNumber 1
treeNode [12 0 0 0]
chart 12
subviewer 12
labelString "eML_blk_kernel()"
position [18 64.5 118 66]
fontSize 12
superState SUBCHART
type FUNC_STATE
decomposition CLUSTER_STATE
eml {
isEML 1
script "function [payload,valid] = fcn(driver, setting, enable)\n%#codegen\n\npersistent indx mode pSize\n\nif isempty(indx)\n    pSize = fi(200,0,64,0); % Size in bytes (Must be multiple of 32 bits) cannot exceed uint16 max\n    indx = pSize;\n    mode = int8(0);\nend\n\n\nif enable && driver\n    valid = true;\n    switch mode\n        case int8(0) % Fresh packet start\n            if setting>0\n                pSize = fi(setting,0,64,0);\n                payload = fi(setting,0,64,0);%Upper bits\n                mode = int8(1);\n                indx = fi(0,0,64,0);\n                %fprintf('(TX) Sending new packet with length: %u\\n',uint64(pSize));\n            else\n                valid = false;\n                payload = fi(0,0,64,0);\n            end\n        otherwise\n            indx = fi(indx + fi(8,0,64,0),0,64,0);\n            if indx == fi(8,0,64,0)\n               payload = fi(0,0,64,0);\n               payload = bitset(payload,1,1);\n%                 payload = fi(uint64(12297829382473034410),0,64,0);%sum(2.^[0:2:14])); % Alternating ones and zeros\n            elseif indx == pSize\n                payload = fi(uint64(18446744073709551615),0,64,0); % All ones\n%                  payload = fi(uint64(12297829382473034410),0,64,0);%sum(2.^[0:2:14])); % Alternating ones and zeros\n          else\n                %payload = fi(uint64(randi([0 12297829382473034410])),0,64,0);%sum(2.^[0:2:14])); % Alternating ones and zeros\n                payload = fi(uint64(12297829382473034410),0,64,0);%sum(2.^[0:2:14])); % Alternating ones and zeros\n            end\n            if indx == pSize % reached end of frame\n                mode = int8(0);\n            end\n    end\nelse\n    valid = false;\n    payload = fi(0,0,64,0);\nend\n\n\n"
editorLayout "Matrix(4,1)\n[10.0, 5.0, 700.0, 500.0]"
}

}

transition {
id 19
ssIdNumber 2
linkNode [12 0 0]
chart 12
subviewer 12
labelString "{eML_blk_kernel();}"
labelPosition [32.125 19.875 102.544 14.964]
fontSize 12
midPoint [23.5747 24.9468]
dataLimits [21.175 25.975 14.625 42.575]
drawStyle SMART
executionOrder 1

src {
intersection [0 0 1 0 23.5747 14.625 0 0]
}

dst {
id 20
intersection [1 0 -1 0 23.5747 42.5747 0 0]
}

slide {
sticky BOTH_STICK
}

}

junction {
id 20
ssIdNumber 3
linkNode [12 0 0]
chart 12
subviewer 12
position [23.5747 49.5747 7]
type CONNECTIVE_JUNCTION
}

data {
id 14
ssIdNumber 10
linkNode [12 0 15]
machine 1
name "driver"
scope INPUT_DATA
dataType "Inherit: Same as Simulink"
props {
complexity SF_COMPLEX_INHERITED
frame SF_FRAME_INHERITED
array {
size "-1"
}

type {
method SF_INHERITED_TYPE
primitive SF_DOUBLE_TYPE
isSigned 1
wordLength 16
}

unit {
name "inherit"
}

}

}

data {
id 15
ssIdNumber 11
linkNode [12 14 16]
machine 1
name "setting"
scope INPUT_DATA
dataType "Inherit: Same as Simulink"
props {
complexity SF_COMPLEX_INHERITED
frame SF_FRAME_INHERITED
array {
size "-1"
}

type {
method SF_INHERITED_TYPE
primitive SF_DOUBLE_TYPE
isSigned 1
wordLength 16
}

unit {
name "inherit"
}

}

}

data {
id 16
ssIdNumber 5
linkNode [12 15 17]
machine 1
name "payload"
scope OUTPUT_DATA
dataType "Inherit: Same as Simulink"
props {
complexity SF_COMPLEX_INHERITED
frame SF_FRAME_NO
array {
size "-1"
}

type {
method SF_INHERITED_TYPE
primitive SF_BOOLEAN_TYPE
}

unit {
name "inherit"
}

}

}

data {
id 17
ssIdNumber 6
linkNode [12 16 18]
machine 1
name "valid"
scope OUTPUT_DATA
dataType "boolean"
props {
complexity SF_COMPLEX_INHERITED
frame SF_FRAME_NO
array {
size "-1"
}

type {
primitive SF_BOOLEAN_TYPE
isSigned 1
wordLength 16
}

unit {
name "inherit"
}

}

}

data {
id 18
ssIdNumber 8
linkNode [12 17 0]
machine 1
name "enable"
scope INPUT_DATA
dataType "Inherit: Same as Simulink"
props {
complexity SF_COMPLEX_INHERITED
frame SF_FRAME_INHERITED
array {
size "-1"
}

type {
method SF_INHERITED_TYPE
primitive SF_DOUBLE_TYPE
isSigned 1
wordLength 16
}

unit {
name "inherit"
}

}

}

target {
id 2
linkNode [1 0 3]
machine 1
name "sfun"
description "Default Simulink S-Function Target."
}

target {
id 3
linkNode [1 2 0]
machine 1
name "slhdlc"
codeFlags " comments=1 emitdescriptions=1"
}

instance {
id 21
machine 1
chart 4
name "Combined TX and RX/IQ Interface Mapper/DEBUG: DMA Capture"
}

instance {
id 22
machine 1
chart 12
name "Combined TX and RX/DMA Model\nDriver"
}

}