Analysis & Synthesis report for Lab9
Tue Jan 10 16:05:45 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Protected by Synthesis
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Source assignments for R_O_n:ro00
 12. Source assignments for R_O_n:ro01
 13. Source assignments for R_O_n:ro02
 14. Source assignments for R_O_n:ro03
 15. Source assignments for R_O_n:ro04
 16. Source assignments for R_O_n:ro05
 17. Source assignments for R_O_n:ro06
 18. Source assignments for R_O_n:ro07
 19. Source assignments for R_O_n:ro10
 20. Source assignments for R_O_n:ro11
 21. Source assignments for R_O_n:ro12
 22. Source assignments for R_O_n:ro13
 23. Source assignments for R_O_n:ro14
 24. Source assignments for R_O_n:ro15
 25. Source assignments for R_O_n:ro16
 26. Source assignments for R_O_n:ro17
 27. Parameter Settings for User Entity Instance: divider_n:stage0
 28. Parameter Settings for User Entity Instance: R_O_n:ro00
 29. Parameter Settings for User Entity Instance: R_O_n:ro01
 30. Parameter Settings for User Entity Instance: R_O_n:ro02
 31. Parameter Settings for User Entity Instance: R_O_n:ro03
 32. Parameter Settings for User Entity Instance: R_O_n:ro04
 33. Parameter Settings for User Entity Instance: R_O_n:ro05
 34. Parameter Settings for User Entity Instance: R_O_n:ro06
 35. Parameter Settings for User Entity Instance: R_O_n:ro07
 36. Parameter Settings for User Entity Instance: R_O_n:ro10
 37. Parameter Settings for User Entity Instance: R_O_n:ro11
 38. Parameter Settings for User Entity Instance: R_O_n:ro12
 39. Parameter Settings for User Entity Instance: R_O_n:ro13
 40. Parameter Settings for User Entity Instance: R_O_n:ro14
 41. Parameter Settings for User Entity Instance: R_O_n:ro15
 42. Parameter Settings for User Entity Instance: R_O_n:ro16
 43. Parameter Settings for User Entity Instance: R_O_n:ro17
 44. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 45. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 46. Port Connectivity Checks: "compare:cp"
 47. Post-Synthesis Netlist Statistics for Top Partition
 48. Elapsed Time Per Partition
 49. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 10 16:05:45 2023       ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                      ; Lab9                                        ;
; Top-level Entity Name              ; Lab9                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,981                                       ;
;     Total combinational functions  ; 1,981                                       ;
;     Dedicated logic registers      ; 420                                         ;
; Total registers                    ; 420                                         ;
; Total pins                         ; 16                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Lab9               ; Lab9               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; Lab9.vhd                         ; yes             ; User VHDL File               ; D:/quartus/Lab9/Lab9.vhd                                                      ;         ;
; R_O_n.vhd                        ; yes             ; User VHDL File               ; D:/quartus/Lab9/R_O_n.vhd                                                     ;         ;
; mux8to1.vhd                      ; yes             ; User VHDL File               ; D:/quartus/Lab9/mux8to1.vhd                                                   ;         ;
; divider_n.vhd                    ; yes             ; User VHDL File               ; D:/quartus/Lab9/divider_n.vhd                                                 ;         ;
; cal_freq.vhd                     ; yes             ; User VHDL File               ; D:/quartus/Lab9/cal_freq.vhd                                                  ;         ;
; compare.vhd                      ; yes             ; User VHDL File               ; D:/quartus/Lab9/compare.vhd                                                   ;         ;
; lab9_package.vhd                 ; yes             ; User VHDL File               ; D:/quartus/Lab9/lab9_package.vhd                                              ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/quartus/intelfpga/21.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/quartus/intelfpga/21.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/quartus/intelfpga/21.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                 ; d:/quartus/intelfpga/21.1/quartus/libraries/megafunctions/aglobal211.inc      ;         ;
; db/lpm_divide_icm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/quartus/Lab9/db/lpm_divide_icm.tdf                                         ;         ;
; db/sign_div_unsign_7nh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/quartus/Lab9/db/sign_div_unsign_7nh.tdf                                    ;         ;
; db/alt_u_div_2af.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/quartus/Lab9/db/alt_u_div_2af.tdf                                          ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/quartus/Lab9/db/add_sub_7pc.tdf                                            ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/quartus/Lab9/db/add_sub_8pc.tdf                                            ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 1,981       ;
;                                             ;             ;
; Total combinational functions               ; 1981        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 423         ;
;     -- 3 input functions                    ; 498         ;
;     -- <=2 input functions                  ; 1060        ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 1224        ;
;     -- arithmetic mode                      ; 757         ;
;                                             ;             ;
; Total registers                             ; 420         ;
;     -- Dedicated logic registers            ; 420         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 16          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; reset~input ;
; Maximum fan-out                             ; 281         ;
; Total fan-out                               ; 6241        ;
; Average fan-out                             ; 2.57        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                            ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                   ; Entity Name         ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |Lab9                                  ; 1981 (214)          ; 420 (0)                   ; 0           ; 0            ; 0       ; 0         ; 16   ; 0            ; |Lab9                                                                                                 ; Lab9                ; work         ;
;    |R_O_n:ro00|                        ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab9|R_O_n:ro00                                                                                      ; R_O_n               ; work         ;
;    |R_O_n:ro01|                        ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab9|R_O_n:ro01                                                                                      ; R_O_n               ; work         ;
;    |R_O_n:ro02|                        ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab9|R_O_n:ro02                                                                                      ; R_O_n               ; work         ;
;    |R_O_n:ro03|                        ; 20 (20)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab9|R_O_n:ro03                                                                                      ; R_O_n               ; work         ;
;    |R_O_n:ro04|                        ; 18 (18)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab9|R_O_n:ro04                                                                                      ; R_O_n               ; work         ;
;    |R_O_n:ro05|                        ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab9|R_O_n:ro05                                                                                      ; R_O_n               ; work         ;
;    |R_O_n:ro06|                        ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab9|R_O_n:ro06                                                                                      ; R_O_n               ; work         ;
;    |R_O_n:ro07|                        ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab9|R_O_n:ro07                                                                                      ; R_O_n               ; work         ;
;    |R_O_n:ro10|                        ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab9|R_O_n:ro10                                                                                      ; R_O_n               ; work         ;
;    |R_O_n:ro11|                        ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab9|R_O_n:ro11                                                                                      ; R_O_n               ; work         ;
;    |R_O_n:ro12|                        ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab9|R_O_n:ro12                                                                                      ; R_O_n               ; work         ;
;    |R_O_n:ro13|                        ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab9|R_O_n:ro13                                                                                      ; R_O_n               ; work         ;
;    |R_O_n:ro14|                        ; 20 (20)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab9|R_O_n:ro14                                                                                      ; R_O_n               ; work         ;
;    |R_O_n:ro15|                        ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab9|R_O_n:ro15                                                                                      ; R_O_n               ; work         ;
;    |R_O_n:ro16|                        ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab9|R_O_n:ro16                                                                                      ; R_O_n               ; work         ;
;    |R_O_n:ro17|                        ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab9|R_O_n:ro17                                                                                      ; R_O_n               ; work         ;
;    |cal_freq:cal0|                     ; 128 (128)           ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab9|cal_freq:cal0                                                                                   ; cal_freq            ; work         ;
;    |cal_freq:cal1|                     ; 128 (128)           ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab9|cal_freq:cal1                                                                                   ; cal_freq            ; work         ;
;    |lpm_divide:Mod0|                   ; 666 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab9|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_icm:auto_generated|  ; 666 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab9|lpm_divide:Mod0|lpm_divide_icm:auto_generated                                                   ; lpm_divide_icm      ; work         ;
;          |sign_div_unsign_7nh:divider| ; 666 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab9|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                       ; sign_div_unsign_7nh ; work         ;
;             |alt_u_div_2af:divider|    ; 666 (666)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab9|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider ; alt_u_div_2af       ; work         ;
;    |lpm_divide:Mod1|                   ; 667 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab9|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_icm:auto_generated|  ; 667 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab9|lpm_divide:Mod1|lpm_divide_icm:auto_generated                                                   ; lpm_divide_icm      ; work         ;
;          |sign_div_unsign_7nh:divider| ; 667 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab9|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                       ; sign_div_unsign_7nh ; work         ;
;             |alt_u_div_2af:divider|    ; 667 (667)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab9|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider ; alt_u_div_2af       ; work         ;
;    |mux8to1:select0|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab9|mux8to1:select0                                                                                 ; mux8to1             ; work         ;
;    |mux8to1:select1|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab9|mux8to1:select1                                                                                 ; mux8to1             ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                           ;
+--------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; R_O_n:ro00|chain[6]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro01|chain[6]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro02|chain[6]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro03|chain[20]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro04|chain[18]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro05|chain[6]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro06|chain[8]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro07|chain[8]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro10|chain[8]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro11|chain[8]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro12|chain[8]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro13|chain[16]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro14|chain[20]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro15|chain[8]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro16|chain[6]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro17|chain[12]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro00|chain[5]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro01|chain[5]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro02|chain[5]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro03|chain[19]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro04|chain[17]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro05|chain[5]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro06|chain[7]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro07|chain[7]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro10|chain[7]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro11|chain[7]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro12|chain[7]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro13|chain[15]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro14|chain[19]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro15|chain[7]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro16|chain[5]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro17|chain[11]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro00|chain[4]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro01|chain[4]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro02|chain[4]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro03|chain[18]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro04|chain[16]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro05|chain[4]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro06|chain[6]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro07|chain[6]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro10|chain[6]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro11|chain[6]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro12|chain[6]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro13|chain[14]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro14|chain[18]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro15|chain[6]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro16|chain[4]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro17|chain[10]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro00|chain[3]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro01|chain[3]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro02|chain[3]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro03|chain[17]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro04|chain[15]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro05|chain[3]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro06|chain[5]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro07|chain[5]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro10|chain[5]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro11|chain[5]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro12|chain[5]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro13|chain[13]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro14|chain[17]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro15|chain[5]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro16|chain[3]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro17|chain[9]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro00|chain[2]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro01|chain[2]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro02|chain[2]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro03|chain[16]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro04|chain[14]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro05|chain[2]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro06|chain[4]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro07|chain[4]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro10|chain[4]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro11|chain[4]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro12|chain[4]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro13|chain[12]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro14|chain[16]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro15|chain[4]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro16|chain[2]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro17|chain[8]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro00|chain[1]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro01|chain[1]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro02|chain[1]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro03|chain[15]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro04|chain[13]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro05|chain[1]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro06|chain[3]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro07|chain[3]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro10|chain[3]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro11|chain[3]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro12|chain[3]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro13|chain[11]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro14|chain[15]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro15|chain[3]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro16|chain[1]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro17|chain[7]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro03|chain[14]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro04|chain[12]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro06|chain[2]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro07|chain[2]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro10|chain[2]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro11|chain[2]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro12|chain[2]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro13|chain[10]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro14|chain[14]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro15|chain[2]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro17|chain[6]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro03|chain[13]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro04|chain[11]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro06|chain[1]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro07|chain[1]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro10|chain[1]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro11|chain[1]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro12|chain[1]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro13|chain[9]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro14|chain[13]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro15|chain[1]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro17|chain[5]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro03|chain[12]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro04|chain[10]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro13|chain[8]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro14|chain[12]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro17|chain[4]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro03|chain[11]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro04|chain[9]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro13|chain[7]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro14|chain[11]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro17|chain[3]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro03|chain[10]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro04|chain[8]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro13|chain[6]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro14|chain[10]                       ; yes                                                              ; yes                                        ;
; R_O_n:ro17|chain[2]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro03|chain[9]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro04|chain[7]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro13|chain[5]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro14|chain[9]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro17|chain[1]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro03|chain[8]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro04|chain[6]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro13|chain[4]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro14|chain[8]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro03|chain[7]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro04|chain[5]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro13|chain[3]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro14|chain[7]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro03|chain[6]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro04|chain[4]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro13|chain[2]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro14|chain[6]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro03|chain[5]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro04|chain[3]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro13|chain[1]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro14|chain[5]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro03|chain[4]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro04|chain[2]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro14|chain[4]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro03|chain[3]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro04|chain[1]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro14|chain[3]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro03|chain[2]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro14|chain[2]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro03|chain[1]                        ; yes                                                              ; yes                                        ;
; R_O_n:ro14|chain[1]                        ; yes                                                              ; yes                                        ;
; Total number of protected registers is 164 ;                                                                  ;                                            ;
+--------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; LED[0]$latch                                       ; Decoder0            ; yes                    ;
; LED[1]$latch                                       ; Decoder0            ; yes                    ;
; LED[2]$latch                                       ; Decoder0            ; yes                    ;
; LED[3]$latch                                       ; Decoder0            ; yes                    ;
; LED[4]$latch                                       ; Decoder0            ; yes                    ;
; LED[5]$latch                                       ; Decoder0            ; yes                    ;
; LED[6]$latch                                       ; Decoder0            ; yes                    ;
; LED[7]$latch                                       ; Decoder0            ; yes                    ;
; Number of user-specified and inferred latches = 8  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 420   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 256   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Source assignments for R_O_n:ro00                      ;
+------------------------------+-------+------+----------+
; Assignment                   ; Value ; From ; To       ;
+------------------------------+-------+------+----------+
; PRESERVE_REGISTER            ; on    ; -    ; chain[6] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[5] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[4] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[3] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[2] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; chain[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; chain[0] ;
+------------------------------+-------+------+----------+


+--------------------------------------------------------+
; Source assignments for R_O_n:ro01                      ;
+------------------------------+-------+------+----------+
; Assignment                   ; Value ; From ; To       ;
+------------------------------+-------+------+----------+
; PRESERVE_REGISTER            ; on    ; -    ; chain[6] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[5] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[4] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[3] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[2] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; chain[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; chain[0] ;
+------------------------------+-------+------+----------+


+--------------------------------------------------------+
; Source assignments for R_O_n:ro02                      ;
+------------------------------+-------+------+----------+
; Assignment                   ; Value ; From ; To       ;
+------------------------------+-------+------+----------+
; PRESERVE_REGISTER            ; on    ; -    ; chain[6] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[5] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[4] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[3] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[2] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; chain[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; chain[0] ;
+------------------------------+-------+------+----------+


+---------------------------------------------------------+
; Source assignments for R_O_n:ro03                       ;
+------------------------------+-------+------+-----------+
; Assignment                   ; Value ; From ; To        ;
+------------------------------+-------+------+-----------+
; PRESERVE_REGISTER            ; on    ; -    ; chain[20] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[19] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[18] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[17] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[16] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[15] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[14] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[13] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[12] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[11] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[10] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; chain[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; chain[0]  ;
+------------------------------+-------+------+-----------+


+---------------------------------------------------------+
; Source assignments for R_O_n:ro04                       ;
+------------------------------+-------+------+-----------+
; Assignment                   ; Value ; From ; To        ;
+------------------------------+-------+------+-----------+
; PRESERVE_REGISTER            ; on    ; -    ; chain[18] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[17] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[16] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[15] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[14] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[13] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[12] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[11] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[10] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; chain[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; chain[0]  ;
+------------------------------+-------+------+-----------+


+--------------------------------------------------------+
; Source assignments for R_O_n:ro05                      ;
+------------------------------+-------+------+----------+
; Assignment                   ; Value ; From ; To       ;
+------------------------------+-------+------+----------+
; PRESERVE_REGISTER            ; on    ; -    ; chain[6] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[5] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[4] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[3] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[2] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; chain[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; chain[0] ;
+------------------------------+-------+------+----------+


+--------------------------------------------------------+
; Source assignments for R_O_n:ro06                      ;
+------------------------------+-------+------+----------+
; Assignment                   ; Value ; From ; To       ;
+------------------------------+-------+------+----------+
; PRESERVE_REGISTER            ; on    ; -    ; chain[8] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[7] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[6] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[5] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[4] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[3] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[2] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; chain[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; chain[0] ;
+------------------------------+-------+------+----------+


+--------------------------------------------------------+
; Source assignments for R_O_n:ro07                      ;
+------------------------------+-------+------+----------+
; Assignment                   ; Value ; From ; To       ;
+------------------------------+-------+------+----------+
; PRESERVE_REGISTER            ; on    ; -    ; chain[8] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[7] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[6] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[5] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[4] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[3] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[2] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; chain[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; chain[0] ;
+------------------------------+-------+------+----------+


+--------------------------------------------------------+
; Source assignments for R_O_n:ro10                      ;
+------------------------------+-------+------+----------+
; Assignment                   ; Value ; From ; To       ;
+------------------------------+-------+------+----------+
; PRESERVE_REGISTER            ; on    ; -    ; chain[8] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[7] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[6] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[5] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[4] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[3] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[2] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; chain[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; chain[0] ;
+------------------------------+-------+------+----------+


+--------------------------------------------------------+
; Source assignments for R_O_n:ro11                      ;
+------------------------------+-------+------+----------+
; Assignment                   ; Value ; From ; To       ;
+------------------------------+-------+------+----------+
; PRESERVE_REGISTER            ; on    ; -    ; chain[8] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[7] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[6] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[5] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[4] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[3] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[2] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; chain[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; chain[0] ;
+------------------------------+-------+------+----------+


+--------------------------------------------------------+
; Source assignments for R_O_n:ro12                      ;
+------------------------------+-------+------+----------+
; Assignment                   ; Value ; From ; To       ;
+------------------------------+-------+------+----------+
; PRESERVE_REGISTER            ; on    ; -    ; chain[8] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[7] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[6] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[5] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[4] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[3] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[2] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; chain[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; chain[0] ;
+------------------------------+-------+------+----------+


+---------------------------------------------------------+
; Source assignments for R_O_n:ro13                       ;
+------------------------------+-------+------+-----------+
; Assignment                   ; Value ; From ; To        ;
+------------------------------+-------+------+-----------+
; PRESERVE_REGISTER            ; on    ; -    ; chain[16] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[15] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[14] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[13] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[12] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[11] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[10] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; chain[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; chain[0]  ;
+------------------------------+-------+------+-----------+


+---------------------------------------------------------+
; Source assignments for R_O_n:ro14                       ;
+------------------------------+-------+------+-----------+
; Assignment                   ; Value ; From ; To        ;
+------------------------------+-------+------+-----------+
; PRESERVE_REGISTER            ; on    ; -    ; chain[20] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[19] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[18] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[17] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[16] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[15] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[14] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[13] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[12] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[11] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[10] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; chain[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; chain[0]  ;
+------------------------------+-------+------+-----------+


+--------------------------------------------------------+
; Source assignments for R_O_n:ro15                      ;
+------------------------------+-------+------+----------+
; Assignment                   ; Value ; From ; To       ;
+------------------------------+-------+------+----------+
; PRESERVE_REGISTER            ; on    ; -    ; chain[8] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[7] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[6] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[5] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[4] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[3] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[2] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; chain[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; chain[0] ;
+------------------------------+-------+------+----------+


+--------------------------------------------------------+
; Source assignments for R_O_n:ro16                      ;
+------------------------------+-------+------+----------+
; Assignment                   ; Value ; From ; To       ;
+------------------------------+-------+------+----------+
; PRESERVE_REGISTER            ; on    ; -    ; chain[6] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[5] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[4] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[3] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[2] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; chain[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; chain[0] ;
+------------------------------+-------+------+----------+


+---------------------------------------------------------+
; Source assignments for R_O_n:ro17                       ;
+------------------------------+-------+------+-----------+
; Assignment                   ; Value ; From ; To        ;
+------------------------------+-------+------+-----------+
; PRESERVE_REGISTER            ; on    ; -    ; chain[12] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[11] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[10] ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; chain[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; chain[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; chain[0]  ;
+------------------------------+-------+------+-----------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider_n:stage0 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; N              ; 50000000 ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: R_O_n:ro00 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 7     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: R_O_n:ro01 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 7     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: R_O_n:ro02 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 7     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: R_O_n:ro03 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 21    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: R_O_n:ro04 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 19    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: R_O_n:ro05 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 7     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: R_O_n:ro06 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 9     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: R_O_n:ro07 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 9     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: R_O_n:ro10 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 9     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: R_O_n:ro11 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 9     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: R_O_n:ro12 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 9     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: R_O_n:ro13 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 17    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: R_O_n:ro14 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 21    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: R_O_n:ro15 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 9     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: R_O_n:ro16 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 7     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: R_O_n:ro17 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 13    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                ;
; LPM_WIDTHD             ; 31             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                ;
; LPM_WIDTHD             ; 31             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "compare:cp"                                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; result ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 16                          ;
; cycloneiii_ff         ; 420                         ;
;     CLR               ; 256                         ;
;     plain             ; 164                         ;
; cycloneiii_lcell_comb ; 1981                        ;
;     arith             ; 757                         ;
;         2 data inputs ; 284                         ;
;         3 data inputs ; 473                         ;
;     normal            ; 1224                        ;
;         0 data inputs ; 18                          ;
;         1 data inputs ; 152                         ;
;         2 data inputs ; 606                         ;
;         3 data inputs ; 25                          ;
;         4 data inputs ; 423                         ;
;                       ;                             ;
; Max LUT depth         ; 41.90                       ;
; Average LUT depth     ; 27.22                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Tue Jan 10 16:05:36 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab9 -c Lab9
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file lab9.vhd
    Info (12022): Found design unit 1: Lab9-behavior File: D:/quartus/Lab9/Lab9.vhd Line: 28
    Info (12023): Found entity 1: Lab9 File: D:/quartus/Lab9/Lab9.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file r_o_n.vhd
    Info (12022): Found design unit 1: R_O_n-behavior File: D:/quartus/Lab9/R_O_n.vhd Line: 14
    Info (12023): Found entity 1: R_O_n File: D:/quartus/Lab9/R_O_n.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux8to1.vhd
    Info (12022): Found design unit 1: mux8to1-behavior File: D:/quartus/Lab9/mux8to1.vhd Line: 10
    Info (12023): Found entity 1: mux8to1 File: D:/quartus/Lab9/mux8to1.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file divider_n.vhd
    Info (12022): Found design unit 1: divider_n-behavior File: D:/quartus/Lab9/divider_n.vhd Line: 12
    Info (12023): Found entity 1: divider_n File: D:/quartus/Lab9/divider_n.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file cal_freq.vhd
    Info (12022): Found design unit 1: cal_freq-behavior File: D:/quartus/Lab9/cal_freq.vhd Line: 15
    Info (12023): Found entity 1: cal_freq File: D:/quartus/Lab9/cal_freq.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file compare.vhd
    Info (12022): Found design unit 1: compare-behavior File: D:/quartus/Lab9/compare.vhd Line: 13
    Info (12023): Found entity 1: compare File: D:/quartus/Lab9/compare.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file lab9_package.vhd
    Info (12022): Found design unit 1: lab9_package File: D:/quartus/Lab9/lab9_package.vhd Line: 3
Info (12127): Elaborating entity "Lab9" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Lab9.vhd(32): object "comp" assigned a value but never read File: D:/quartus/Lab9/Lab9.vhd Line: 32
Warning (10492): VHDL Process Statement warning at Lab9.vhd(87): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/quartus/Lab9/Lab9.vhd Line: 87
Warning (10492): VHDL Process Statement warning at Lab9.vhd(89): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/quartus/Lab9/Lab9.vhd Line: 89
Warning (10492): VHDL Process Statement warning at Lab9.vhd(90): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/quartus/Lab9/Lab9.vhd Line: 90
Warning (10492): VHDL Process Statement warning at Lab9.vhd(91): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/quartus/Lab9/Lab9.vhd Line: 91
Warning (10492): VHDL Process Statement warning at Lab9.vhd(92): signal "count1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/quartus/Lab9/Lab9.vhd Line: 92
Warning (10492): VHDL Process Statement warning at Lab9.vhd(92): signal "count2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/quartus/Lab9/Lab9.vhd Line: 92
Warning (10492): VHDL Process Statement warning at Lab9.vhd(93): signal "sw" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/quartus/Lab9/Lab9.vhd Line: 93
Warning (10027): Verilog HDL or VHDL warning at the Lab9.vhd(93): index expression is not wide enough to address all of the elements in the array File: D:/quartus/Lab9/Lab9.vhd Line: 93
Warning (10492): VHDL Process Statement warning at Lab9.vhd(94): signal "count1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/quartus/Lab9/Lab9.vhd Line: 94
Warning (10492): VHDL Process Statement warning at Lab9.vhd(94): signal "count2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/quartus/Lab9/Lab9.vhd Line: 94
Warning (10492): VHDL Process Statement warning at Lab9.vhd(95): signal "sw" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/quartus/Lab9/Lab9.vhd Line: 95
Warning (10027): Verilog HDL or VHDL warning at the Lab9.vhd(95): index expression is not wide enough to address all of the elements in the array File: D:/quartus/Lab9/Lab9.vhd Line: 95
Warning (10631): VHDL Process Statement warning at Lab9.vhd(85): inferring latch(es) for signal or variable "LED", which holds its previous value in one or more paths through the process File: D:/quartus/Lab9/Lab9.vhd Line: 85
Info (10041): Inferred latch for "LED[0]" at Lab9.vhd(85) File: D:/quartus/Lab9/Lab9.vhd Line: 85
Info (10041): Inferred latch for "LED[1]" at Lab9.vhd(85) File: D:/quartus/Lab9/Lab9.vhd Line: 85
Info (10041): Inferred latch for "LED[2]" at Lab9.vhd(85) File: D:/quartus/Lab9/Lab9.vhd Line: 85
Info (10041): Inferred latch for "LED[3]" at Lab9.vhd(85) File: D:/quartus/Lab9/Lab9.vhd Line: 85
Info (10041): Inferred latch for "LED[4]" at Lab9.vhd(85) File: D:/quartus/Lab9/Lab9.vhd Line: 85
Info (10041): Inferred latch for "LED[5]" at Lab9.vhd(85) File: D:/quartus/Lab9/Lab9.vhd Line: 85
Info (10041): Inferred latch for "LED[6]" at Lab9.vhd(85) File: D:/quartus/Lab9/Lab9.vhd Line: 85
Info (10041): Inferred latch for "LED[7]" at Lab9.vhd(85) File: D:/quartus/Lab9/Lab9.vhd Line: 85
Info (10041): Inferred latch for "LED[8]" at Lab9.vhd(85) File: D:/quartus/Lab9/Lab9.vhd Line: 85
Info (12128): Elaborating entity "divider_n" for hierarchy "divider_n:stage0" File: D:/quartus/Lab9/Lab9.vhd Line: 39
Warning (10492): VHDL Process Statement warning at divider_n.vhd(34): signal "count2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/quartus/Lab9/divider_n.vhd Line: 34
Info (12128): Elaborating entity "R_O_n" for hierarchy "R_O_n:ro00" File: D:/quartus/Lab9/Lab9.vhd Line: 41
Info (12128): Elaborating entity "R_O_n" for hierarchy "R_O_n:ro03" File: D:/quartus/Lab9/Lab9.vhd Line: 44
Info (12128): Elaborating entity "R_O_n" for hierarchy "R_O_n:ro04" File: D:/quartus/Lab9/Lab9.vhd Line: 45
Info (12128): Elaborating entity "R_O_n" for hierarchy "R_O_n:ro06" File: D:/quartus/Lab9/Lab9.vhd Line: 47
Info (12128): Elaborating entity "R_O_n" for hierarchy "R_O_n:ro13" File: D:/quartus/Lab9/Lab9.vhd Line: 53
Info (12128): Elaborating entity "R_O_n" for hierarchy "R_O_n:ro17" File: D:/quartus/Lab9/Lab9.vhd Line: 57
Info (12128): Elaborating entity "mux8to1" for hierarchy "mux8to1:select0" File: D:/quartus/Lab9/Lab9.vhd Line: 59
Info (12128): Elaborating entity "cal_freq" for hierarchy "cal_freq:cal0" File: D:/quartus/Lab9/Lab9.vhd Line: 80
Info (12128): Elaborating entity "compare" for hierarchy "compare:cp" File: D:/quartus/Lab9/Lab9.vhd Line: 83
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer mux8to1:select1|Mux0 File: D:/quartus/Lab9/mux8to1.vhd Line: 12
    Warning (19017): Found clock multiplexer mux8to1:select0|Mux0 File: D:/quartus/Lab9/mux8to1.vhd Line: 12
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: D:/quartus/Lab9/Lab9.vhd Line: 99
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: D:/quartus/Lab9/Lab9.vhd Line: 102
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: D:/quartus/Lab9/Lab9.vhd Line: 99
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: D:/quartus/Lab9/Lab9.vhd Line: 99
    Info (12134): Parameter "LPM_WIDTHN" = "31"
    Info (12134): Parameter "LPM_WIDTHD" = "31"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf
    Info (12023): Found entity 1: lpm_divide_icm File: D:/quartus/Lab9/db/lpm_divide_icm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: D:/quartus/Lab9/db/sign_div_unsign_7nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf
    Info (12023): Found entity 1: alt_u_div_2af File: D:/quartus/Lab9/db/alt_u_div_2af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/quartus/Lab9/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/quartus/Lab9/db/add_sub_8pc.tdf Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1997 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 1981 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 4840 megabytes
    Info: Processing ended: Tue Jan 10 16:05:45 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:10


