#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec  9 13:21:51 2018
# Process ID: 4916
# Current directory: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11272 C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.xpr
# Log file: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/vivado.log
# Journal file: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 881.652 ; gain = 182.039
update_compile_order -fileset sources_1
open_project C:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 926.016 ; gain = 27.250
update_compile_order -fileset sources_1
ipx::open_ipxact_file {C:\Users\ricky\Desktop\Xilinx-designtool\project\ip_repo\matrix_control\matrix_control.srcs\sources_1\imports\matrix_control\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 23 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
current_project Lab6
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_1
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_2
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_2
Adding cell -- xilinx.com:user:matrix_processor_ctrl:1.0 - matrix_processor_ctrl_0
Successfully read diagram <design_1> from BD file <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1062.289 ; gain = 84.516
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 873 -192} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1149.793 ; gain = 55.500
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 13:51:10 2018] Launched design_1_matrix_processor_ctrl_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_1_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_1_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 13:51:10 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 1362.711 ; gain = 271.066
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_run impl_1
INFO: [Netlist 29-17] Analyzing 154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.313 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.313 ; gain = 0.000
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 111 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 111 instances

open_run: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2394.410 ; gain = 944.156
open_report: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2425.965 ; gain = 29.738
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 24 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
current_project Lab6
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 869 -166} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2559.211 ; gain = 5.809
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 14:10:59 2018] Launched design_1_matrix_processor_ctrl_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_0_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_0_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 14:10:59 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2712.918 ; gain = 159.516
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 25 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
current_project Lab6
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
current_project matrix_control
current_project Lab6
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 905 -189} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.914 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 14:27:21 2018] Launched design_1_matrix_processor_ctrl_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_1_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_1_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 14:27:21 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 2866.633 ; gain = 148.719
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4300] HDL parameter 's_Read' has its value changed from '"010"' to '"001"'.
WARNING: [IP_Flow 19-4300] HDL parameter 's_Write' has its value changed from '"011"' to '"010"'.
set_property core_revision 26 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
current_project Lab6
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 804 -208} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2925.434 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 15:03:30 2018] Launched design_1_matrix_processor_ctrl_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_0_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_0_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 15:03:30 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 3061.742 ; gain = 136.309
set_property location {1 763 -4} [get_bd_cells processing_system7_0]
set_property location {1 861 -237} [get_bd_cells matrix_processor_ctrl_0]
set_property location {1 852 -219} [get_bd_cells matrix_processor_ctrl_0]
set_property location {2 1491 -156} [get_bd_cells axi_bram_ctrl_0]
set_property location {2 1606 -174} [get_bd_cells axi_bram_ctrl_0]
set_property location {2 1616 -179} [get_bd_cells axi_bram_ctrl_0]
set_property location {1 919 -231} [get_bd_cells matrix_processor_ctrl_0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 27 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
current_project Lab6
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 812 -255} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 790 -223} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3065.527 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 16:12:39 2018] Launched design_1_matrix_processor_ctrl_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_2_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_2_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 16:12:39 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 3213.414 ; gain = 147.887
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 28 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
current_project Lab6
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
current_project matrix_control
current_project Lab6
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 848 -238} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3263.422 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 16:35:13 2018] Launched design_1_matrix_processor_ctrl_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_0_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_0_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 16:35:13 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 3387.527 ; gain = 124.105
report_ip_status -name ip_status 
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 29 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
current_project Lab6
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
current_project matrix_control
current_project Lab6
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 785 -261} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3397.980 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 16:50:46 2018] Launched design_1_matrix_processor_ctrl_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_1_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_1_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 16:50:46 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 3535.453 ; gain = 137.473
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 30 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
current_project Lab6
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 906 -223} [get_bd_cells matrix_processor_ctrl_0]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
delete_bd_objs [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 890 -219} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3548.512 ; gain = 7.617
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 17:00:24 2018] Launched design_1_matrix_processor_ctrl_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_2_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_2_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 17:00:24 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 3696.691 ; gain = 155.797
report_ip_status -name ip_status 
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {3.5 2243 19} [get_bd_cells matrix_processor_ctrl_0]
undo
INFO: [Common 17-17] undo 'set_property location {3.5 2243 19} [get_bd_cells matrix_processor_ctrl_0]'
set_property location {3 1997 -180} [get_bd_cells blk_mem_gen_0]
set_property location {3 1988 -172} [get_bd_cells blk_mem_gen_0]
set_property location {2382 -59} [get_bd_intf_ports FIXED_IO]
set_property location {2378 -106} [get_bd_intf_ports DDR]
set_property location {2387 -97} [get_bd_intf_ports DDR]
set_property location {2380 -84} [get_bd_intf_ports FIXED_IO]
set_property location {1 893 -45} [get_bd_cells processing_system7_0]
set_property location {2382 -69} [get_bd_intf_ports FIXED_IO]
set_property location {2383 -35} [get_bd_intf_ports FIXED_IO]
set_property location {2 1607 3} [get_bd_cells axi_bram_ctrl_1]
set_property location {2 1606 2} [get_bd_cells axi_bram_ctrl_1]
set_property location {2382 -65} [get_bd_intf_ports FIXED_IO]
set_property location {2383 -76} [get_bd_intf_ports FIXED_IO]
set_property location {2 1603 13} [get_bd_cells axi_bram_ctrl_1]
set_property location {2 1594 26} [get_bd_cells axi_bram_ctrl_1]
set_property location {2731 -89} [get_bd_intf_ports FIXED_IO]
set_property location {0.5 206 -216} [get_bd_cells matrix_processor_ctrl_0]
set_property location {1 239 -57} [get_bd_cells processing_system7_0]
set_property location {1.5 764 -349} [get_bd_cells rst_ps7_0_100M]
set_property location {2 802 -165} [get_bd_cells axi_bram_ctrl_0]
set_property location {2 851 -4} [get_bd_cells axi_bram_ctrl_1]
set_property location {2 822 155} [get_bd_cells axi_bram_ctrl_2]
set_property location {2.5 1168 158} [get_bd_cells blk_mem_gen_2]
set_property location {3 1189 17} [get_bd_cells blk_mem_gen_1]
set_property location {3 1172 -180} [get_bd_cells blk_mem_gen_0]
set_property location {3 1179 -346} [get_bd_cells axi_smc]
set_property location {1338 -115} [get_bd_intf_ports DDR]
set_property location {2221 -107} [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_ports FIXED_IO]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3742.500 ; gain = 41.578
set_property location {-101 -408} [get_bd_intf_ports DDR]
set_property location {-163 -464} [get_bd_intf_ports FIXED_IO]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3746.270 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 17:06:54 2018] Launched synth_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 17:06:54 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 3875.438 ; gain = 129.168
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 31 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
current_project Lab6
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
current_project matrix_control
current_project Lab6
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 400 -480} [get_bd_cells matrix_processor_ctrl_0]
set_property location {1 398 -347} [get_bd_cells matrix_processor_ctrl_0]
set_property location {1 378 -516} [get_bd_cells matrix_processor_ctrl_0]
set_property location {1 403 -377} [get_bd_cells matrix_processor_ctrl_0]
set_property location {1 395 -284} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3875.492 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 17:19:43 2018] Launched design_1_matrix_processor_ctrl_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_0_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_0_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 17:19:43 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 3983.867 ; gain = 108.375
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 32 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
current_project Lab6
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 322 -276} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A]
set_property location {1 441 -283} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3989.195 ; gain = 1.438
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 17:39:16 2018] Launched design_1_matrix_processor_ctrl_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_1_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_1_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 17:39:16 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 4137.324 ; gain = 149.566
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
report_ip_status -name ip_status 
current_project matrix_control
import_files -norecurse C:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/transpose.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 33 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
current_project Lab6
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_cells matrix_processor_ctrl_0]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 395 -285} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4149.688 ; gain = 0.879
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 18:39:41 2018] Launched design_1_matrix_processor_ctrl_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_0_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_0_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 18:39:41 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 4296.477 ; gain = 147.785
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 34 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
current_project Lab6
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 408 -279} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4301.102 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 18:58:57 2018] Launched design_1_matrix_processor_ctrl_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_1_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_1_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 18:58:57 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 4436.266 ; gain = 135.164
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
report_ip_status -name ip_status 
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 35 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
current_project Lab6
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
current_project matrix_control
current_project Lab6
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 313 -257} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4481.711 ; gain = 0.031
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 19:38:38 2018] Launched design_1_matrix_processor_ctrl_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_0_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_0_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 19:38:38 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 4628.293 ; gain = 146.613
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 36 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
current_project Lab6
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
current_project matrix_control
current_project Lab6
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 345 -277} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4632.859 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 19:43:22 2018] Launched design_1_matrix_processor_ctrl_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_1_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_1_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 19:43:22 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 4761.367 ; gain = 128.508
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 37 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
current_project Lab6
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
current_project matrix_control
current_project Lab6
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 432 -288} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4764.992 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 19:56:30 2018] Launched design_1_matrix_processor_ctrl_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_0_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_0_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 19:56:31 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 4900.289 ; gain = 135.297
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 38 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
current_project Lab6
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
current_project matrix_control
current_project Lab6
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 413 -297} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4904.020 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 20:30:33 2018] Launched design_1_matrix_processor_ctrl_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_1_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_1_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 20:30:33 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 5042.367 ; gain = 138.348
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 39 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
current_project Lab6
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
current_project matrix_control
current_project Lab6
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 376 -270} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 5046.109 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec  9 20:58:48 2018] Launched design_1_matrix_processor_ctrl_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_0_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_0_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 20:58:48 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 5170.953 ; gain = 124.844
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0.dcp' for cell 'design_1_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_1/design_1_axi_bram_ctrl_1_1.dcp' for cell 'design_1_i/axi_bram_ctrl_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1.dcp' for cell 'design_1_i/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_1_0.dcp' for cell 'design_1_i/blk_mem_gen_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_matrix_processor_ctrl_0_0/design_1_matrix_processor_ctrl_0_0.dcp' for cell 'design_1_i/matrix_processor_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Netlist 29-17] Analyzing 438 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [F:/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 346 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 335 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 11 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 5441.375 ; gain = 266.434
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 40 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
current_project Lab6
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 306 -295} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 5452.730 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec  9 21:19:24 2018] Launched design_1_matrix_processor_ctrl_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_1_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_1_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 21:19:24 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 5582.871 ; gain = 130.141
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 41 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
current_project Lab6
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
current_project matrix_control
current_project Lab6
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 368 -279} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5587.270 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec  9 22:48:21 2018] Launched design_1_matrix_processor_ctrl_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_0_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_0_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 22:48:21 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 5714.355 ; gain = 127.086
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 42 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
current_project Lab6
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 43 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
current_project Lab6
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
current_project matrix_control
current_project Lab6
delete_bd_objs [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 355 -276} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5717.973 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec  9 23:05:28 2018] Launched design_1_matrix_processor_ctrl_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_2_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_2_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 23:05:28 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 5865.797 ; gain = 147.824
set_property location {3 1221 -153} [get_bd_cells blk_mem_gen_0]
undo
INFO: [Common 17-17] undo 'set_property location {3 1221 -153} [get_bd_cells blk_mem_gen_0]'
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 44 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
current_project Lab6
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
current_project matrix_control
current_project Lab6
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 356 -277} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 5873.969 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec  9 23:17:09 2018] Launched design_1_matrix_processor_ctrl_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_0_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_0_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 23:17:09 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 6026.656 ; gain = 152.688
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 45 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
current_project Lab6
reset_run impl_1
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 381 -262} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 6082.898 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec  9 23:20:34 2018] Launched design_1_matrix_processor_ctrl_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_1_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_1_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 23:20:34 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 6199.523 ; gain = 116.625
write_bd_layout -format pdf -orientation portrait -force C:/Users/ricky/Desktop/design_1.pdf
C:/Users/ricky/Desktop/design_1.pdf
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 46 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
current_project Lab6
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
current_project matrix_control
current_project Lab6
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 380 -253} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6203.594 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec  9 23:34:19 2018] Launched design_1_matrix_processor_ctrl_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_0_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_0_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 23:34:19 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 6339.535 ; gain = 135.941
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project matrix_control
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control/component.xml' ignored by IP packager.
set_property core_revision 47 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control/matrix_control.srcs/sources_1/imports/matrix_control'
current_project Lab6
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/bram_control_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ricky/Desktop/Xilinx-designtool/project/ip_repo/matrix_control'.
report_ip_status -name ip_status
current_project matrix_control
current_project Lab6
delete_bd_objs [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_C] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_A] [get_bd_intf_nets matrix_processor_ctrl_0_BRAM_B] [get_bd_cells matrix_processor_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_processor_ctrl:1.0 matrix_processor_ctrl_0
endgroup
set_property location {2 433 -256} [get_bd_cells matrix_processor_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_C] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB] [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_B]
connect_bd_intf_net [get_bd_intf_pins matrix_processor_ctrl_0/BRAM_A] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_pins matrix_processor_ctrl_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6343.379 ; gain = 0.000
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_A(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_B(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_2/BRAM_PORTB(BRAM_CTRL) and /matrix_processor_ctrl_0/BRAM_C(OTHER)
Wrote  : <C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrix_processor_ctrl_0 .
Exporting to file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec  9 23:46:47 2018] Launched design_1_matrix_processor_ctrl_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_matrix_processor_ctrl_0_1_synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_1_synth_1/runme.log
synth_1: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/synth_1/runme.log
[Sun Dec  9 23:46:47 2018] Launched impl_1...
Run output will be captured here: C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 6483.512 ; gain = 140.133
file copy -force C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/impl_1/design_1_wrapper.sysdef C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project matrix_control
close_project
