INFO: [VRFC 10-2263] Analyzing Verilog file "/home/brancs/MEOCloud/CR/Get-Shaded-256/teste/teste.sim/sim_1/synth/timing/xsim/sha_hw_simu_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha_hw
INFO: [VRFC 10-311] analyzing module glbl
