INFO: [VRFC 10-2263] Analyzing Verilog file "/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.sim/sim_1/synth/timing/xsim/mandelbrot_calculator_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_add_mult_add
INFO: [VRFC 10-311] analyzing module dsp_simple
INFO: [VRFC 10-311] analyzing module dsp_simple_HD14
INFO: [VRFC 10-311] analyzing module mandel_iter
INFO: [VRFC 10-311] analyzing module mandelbrot_calculator
INFO: [VRFC 10-311] analyzing module tb_mandelbrot
INFO: [VRFC 10-311] analyzing module dsp_add_mult_add_xbip_dsp48_macro_v3_0_17
INFO: [VRFC 10-311] analyzing module dsp_simple_xbip_dsp48_macro_v3_0_17
INFO: [VRFC 10-311] analyzing module dsp_simple_xbip_dsp48_macro_v3_0_17_HD15
INFO: [VRFC 10-311] analyzing module dsp_add_mult_add_xbip_dsp48_macro_synth
INFO: [VRFC 10-311] analyzing module dsp_add_mult_add_xbip_dsp48_macro_v3_0_17_viv
INFO: [VRFC 10-311] analyzing module dsp_add_mult_add_xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-311] analyzing module dsp_simple_xbip_dsp48_macro_synth
INFO: [VRFC 10-311] analyzing module dsp_simple_xbip_dsp48_macro_synth_HD17
INFO: [VRFC 10-311] analyzing module dsp_simple_xbip_dsp48_macro_v3_0_17_viv
INFO: [VRFC 10-311] analyzing module dsp_simple_xbip_dsp48_macro_v3_0_17_viv_HD16
INFO: [VRFC 10-311] analyzing module dsp_simple_xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-311] analyzing module dsp_simple_xbip_dsp48e1_wrapper_v3_0_HD18
INFO: [VRFC 10-311] analyzing module glbl
