// Seed: 224474546
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = 1;
  assign id_2 = 1 && id_1;
endmodule
module module_1 #(
    parameter id_6 = 32'd29,
    parameter id_7 = 32'd13
) (
    input wire id_0,
    input wire id_1,
    input tri0 id_2
    , id_4
);
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_4, id_4
  );
  assign id_5 = id_5;
  defparam id_6.id_7 = 1 & id_1;
endmodule
