{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 00:47:18 2019 " "Info: Processing started: Fri May 24 00:47:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_gen_2 -c Final_gen_2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Final_gen_2 -c Final_gen_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(406) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(406): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 406 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(407) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(407): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 407 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(408) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(408): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 408 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(409) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(409): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 409 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(415) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(415): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 415 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(416) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(416): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 416 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(417) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(417): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 417 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Final_gen_2.v(418) " "Warning (10229): Verilog HDL Expression warning at Final_gen_2.v(418): truncated literal to match 3 bits" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 418 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Final_gen_2.v(449) " "Warning (10268): Verilog HDL information at Final_gen_2.v(449): always construct contains both blocking and non-blocking assignments" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_gen_2.v 15 15 " "Info: Found 15 design units, including 15 entities, in source file final_gen_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Final_gen_2 " "Info: Found entity 1: Final_gen_2" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 timer " "Info: Found entity 2: timer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 72 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 time_counter " "Info: Found entity 3: time_counter" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 126 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 five_sec_trig " "Info: Found entity 4: five_sec_trig" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 169 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 fl_fl " "Info: Found entity 5: fl_fl" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 202 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 counter " "Info: Found entity 6: counter" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 220 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 up_down_counter " "Info: Found entity 7: up_down_counter" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 237 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 keys " "Info: Found entity 8: keys" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 258 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 delitel " "Info: Found entity 9: delitel" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 273 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 d_trig " "Info: Found entity 10: d_trig" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 292 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 LED " "Info: Found entity 11: LED" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 319 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 segm_out " "Info: Found entity 12: segm_out" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 384 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 counter_6 " "Info: Found entity 13: counter_6" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 427 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 bidec " "Info: Found entity 14: bidec" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 442 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 bidec_to_7 " "Info: Found entity 15: bidec_to_7" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 512 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_dff0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Info: Found entity 1: lpm_dff0" {  } { { "lpm_dff0.v" "" { Text "C:/Projects/laser_lap_timer/lpm_dff0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_milliseconds Final_gen_2.v(102) " "Warning (10236): Verilog HDL Implicit Net warning at Final_gen_2.v(102): created implicit net for \"w_milliseconds\"" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_clk Final_gen_2.v(356) " "Warning (10236): Verilog HDL Implicit Net warning at Final_gen_2.v(356): created implicit net for \"led_clk\"" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 356 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_gen_2 " "Info: Elaborating entity \"Final_gen_2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "one Final_gen_2.v(16) " "Warning (10036): Verilog HDL or VHDL warning at Final_gen_2.v(16): object \"one\" assigned a value but never read" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "two Final_gen_2.v(17) " "Warning (10036): Verilog HDL or VHDL warning at Final_gen_2.v(17): object \"two\" assigned a value but never read" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tre Final_gen_2.v(18) " "Warning (10036): Verilog HDL or VHDL warning at Final_gen_2.v(18): object \"tre\" assigned a value but never read" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_trig d_trig:start_trigger " "Info: Elaborating entity \"d_trig\" for hierarchy \"d_trig:start_trigger\"" {  } { { "Final_gen_2.v" "start_trigger" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:lap_timer " "Info: Elaborating entity \"timer\" for hierarchy \"timer:lap_timer\"" {  } { { "Final_gen_2.v" "lap_timer" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "five_seconds Final_gen_2.v(83) " "Warning (10034): Output port \"five_seconds\" at Final_gen_2.v(83) has no driver" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_counter timer:lap_timer\|time_counter:clk_counter " "Info: Elaborating entity \"time_counter\" for hierarchy \"timer:lap_timer\|time_counter:clk_counter\"" {  } { { "Final_gen_2.v" "clk_counter" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Final_gen_2.v(151) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(151): truncated value with size 32 to match size of target (26)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_counter timer:lap_timer\|time_counter:milliseconds_counter " "Info: Elaborating entity \"time_counter\" for hierarchy \"timer:lap_timer\|time_counter:milliseconds_counter\"" {  } { { "Final_gen_2.v" "milliseconds_counter" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 108 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Final_gen_2.v(151) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(151): truncated value with size 32 to match size of target (7)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_counter timer:lap_timer\|time_counter:seconds_counter " "Info: Elaborating entity \"time_counter\" for hierarchy \"timer:lap_timer\|time_counter:seconds_counter\"" {  } { { "Final_gen_2.v" "seconds_counter" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Final_gen_2.v(151) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(151): truncated value with size 32 to match size of target (7)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED LED:time_led " "Info: Elaborating entity \"LED\" for hierarchy \"LED:time_led\"" {  } { { "Final_gen_2.v" "time_led" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delitel LED:time_led\|delitel:delitel_led " "Info: Elaborating entity \"delitel\" for hierarchy \"LED:time_led\|delitel:delitel_led\"" {  } { { "Final_gen_2.v" "delitel_led" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 356 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Final_gen_2.v(284) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(284): truncated value with size 32 to match size of target (25)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bidec LED:time_led\|bidec:my_bidec_1 " "Info: Elaborating entity \"bidec\" for hierarchy \"LED:time_led\|bidec:my_bidec_1\"" {  } { { "Final_gen_2.v" "my_bidec_1" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 359 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(460) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(460): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(465) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(465): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(470) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(470): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(476) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(476): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(482) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(482): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(488) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(488): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(494) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(494): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(500) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(500): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_gen_2.v(506) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(506): truncated value with size 32 to match size of target (4)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bidec_to_7 LED:time_led\|bidec_to_7:bd7_1_1 " "Info: Elaborating entity \"bidec_to_7\" for hierarchy \"LED:time_led\|bidec_to_7:bd7_1_1\"" {  } { { "Final_gen_2.v" "bd7_1_1" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 363 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Final_gen_2.v(520) " "Warning (10270): Verilog HDL Case Statement warning at Final_gen_2.v(520): incomplete case statement has no default case item" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segments Final_gen_2.v(520) " "Warning (10240): Verilog HDL Always Construct warning at Final_gen_2.v(520): inferring latch(es) for variable \"segments\", which holds its previous value in one or more paths through the always construct" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[0\] Final_gen_2.v(520) " "Info (10041): Inferred latch for \"segments\[0\]\" at Final_gen_2.v(520)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[1\] Final_gen_2.v(520) " "Info (10041): Inferred latch for \"segments\[1\]\" at Final_gen_2.v(520)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[2\] Final_gen_2.v(520) " "Info (10041): Inferred latch for \"segments\[2\]\" at Final_gen_2.v(520)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[3\] Final_gen_2.v(520) " "Info (10041): Inferred latch for \"segments\[3\]\" at Final_gen_2.v(520)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[4\] Final_gen_2.v(520) " "Info (10041): Inferred latch for \"segments\[4\]\" at Final_gen_2.v(520)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[5\] Final_gen_2.v(520) " "Info (10041): Inferred latch for \"segments\[5\]\" at Final_gen_2.v(520)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[6\] Final_gen_2.v(520) " "Info (10041): Inferred latch for \"segments\[6\]\" at Final_gen_2.v(520)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_6 LED:time_led\|counter_6:counter " "Info: Elaborating entity \"counter_6\" for hierarchy \"LED:time_led\|counter_6:counter\"" {  } { { "Final_gen_2.v" "counter" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 370 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Final_gen_2.v(436) " "Warning (10230): Verilog HDL assignment warning at Final_gen_2.v(436): truncated value with size 32 to match size of target (3)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segm_out LED:time_led\|segm_out:segm_out_1 " "Info: Elaborating entity \"segm_out\" for hierarchy \"LED:time_led\|segm_out:segm_out_1\"" {  } { { "Final_gen_2.v" "segm_out_1" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 379 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Final_gen_2.v(402) " "Warning (10270): Verilog HDL Case Statement warning at Final_gen_2.v(402): incomplete case statement has no default case item" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Final_gen_2.v(412) " "Warning (10270): Verilog HDL Case Statement warning at Final_gen_2.v(412): incomplete case statement has no default case item" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 412 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segm_out Final_gen_2.v(402) " "Warning (10240): Verilog HDL Always Construct warning at Final_gen_2.v(402): inferring latch(es) for variable \"segm_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cathode Final_gen_2.v(402) " "Warning (10240): Verilog HDL Always Construct warning at Final_gen_2.v(402): inferring latch(es) for variable \"cathode\", which holds its previous value in one or more paths through the always construct" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cathode\[0\] Final_gen_2.v(402) " "Info (10041): Inferred latch for \"cathode\[0\]\" at Final_gen_2.v(402)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cathode\[1\] Final_gen_2.v(402) " "Info (10041): Inferred latch for \"cathode\[1\]\" at Final_gen_2.v(402)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cathode\[2\] Final_gen_2.v(402) " "Info (10041): Inferred latch for \"cathode\[2\]\" at Final_gen_2.v(402)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cathode\[3\] Final_gen_2.v(402) " "Info (10041): Inferred latch for \"cathode\[3\]\" at Final_gen_2.v(402)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cathode\[4\] Final_gen_2.v(402) " "Info (10041): Inferred latch for \"cathode\[4\]\" at Final_gen_2.v(402)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cathode\[5\] Final_gen_2.v(402) " "Info (10041): Inferred latch for \"cathode\[5\]\" at Final_gen_2.v(402)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[0\] Final_gen_2.v(402) " "Info (10041): Inferred latch for \"segm_out\[0\]\" at Final_gen_2.v(402)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[1\] Final_gen_2.v(402) " "Info (10041): Inferred latch for \"segm_out\[1\]\" at Final_gen_2.v(402)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[2\] Final_gen_2.v(402) " "Info (10041): Inferred latch for \"segm_out\[2\]\" at Final_gen_2.v(402)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[3\] Final_gen_2.v(402) " "Info (10041): Inferred latch for \"segm_out\[3\]\" at Final_gen_2.v(402)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[4\] Final_gen_2.v(402) " "Info (10041): Inferred latch for \"segm_out\[4\]\" at Final_gen_2.v(402)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[5\] Final_gen_2.v(402) " "Info (10041): Inferred latch for \"segm_out\[5\]\" at Final_gen_2.v(402)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segm_out\[6\] Final_gen_2.v(402) " "Info (10041): Inferred latch for \"segm_out\[6\]\" at Final_gen_2.v(402)" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "Warning: 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[0\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 434 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[1\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 434 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[2\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 434 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[3\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 434 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[4\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 434 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[5\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 434 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|segm_out\[6\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|segm_out\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 434 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|cathode\[0\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|cathode\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 434 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|cathode\[1\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|cathode\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 434 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|cathode\[2\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|cathode\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 434 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|cathode\[3\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|cathode\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 434 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|cathode\[4\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|cathode\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 434 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|segm_out:segm_out_1\|cathode\[5\] " "Warning: Latch LED:time_led\|segm_out:segm_out_1\|cathode\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|counter_6:counter\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|counter_6:counter\|count\[2\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 434 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[0\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[0\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[0\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_2\|segments\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[0\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[0\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_1\|segments\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[0\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[1\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[1\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[1\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_2\|segments\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[1\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[1\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_1\|segments\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[1\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[2\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[2\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[2\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[2\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_2\|segments\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[2\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[2\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_1\|segments\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[2\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[3\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[3\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[3\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_2\|segments\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[3\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[3\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_1\|segments\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[3\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[4\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[4\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[4\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_2\|segments\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[4\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[4\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_1\|segments\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[4\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[5\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[5\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[5\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_2\|segments\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[5\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[5\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_1\|segments\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[5\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[6\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_2\|segments\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[6\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_1\|segments\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[6\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_2\|segments\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[6\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_2_2\|segments\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[6\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_1_1\|segments\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[6\] " "Warning: Latch LED:time_led\|bidec_to_7:bd7_3_1\|segments\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 19 " "Info: 19 registers lost all their fanouts during netlist optimizations. The first 19 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[6\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[7\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[8\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[9\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[10\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[11\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[12\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[13\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[14\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[15\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[16\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[17\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[18\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[19\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[20\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[21\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[22\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[23\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[24\] " "Info: Register \"LED:time_led\|delitel:delitel_led\|d_c\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Projects/laser_lap_timer/Final_gen_2.map.smsg " "Info: Generated suppressed messages file C:/Projects/laser_lap_timer/Final_gen_2.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "341 " "Info: Implemented 341 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "326 " "Info: Implemented 326 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 145 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 145 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 00:47:21 2019 " "Info: Processing ended: Fri May 24 00:47:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 00:47:23 2019 " "Info: Processing started: Fri May 24 00:47:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Final_gen_2 EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"Final_gen_2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 597 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 598 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 599 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "master_clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node master_clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED:time_led\|delitel:delitel_led\|d_c\[5\] " "Info: Destination node LED:time_led\|delitel:delitel_led\|d_c\[5\]" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 282 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|delitel:delitel_led|d_c[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:lap_timer\|clk " "Info: Destination node timer:lap_timer\|clk" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 92 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 141 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { master_clk } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master_clk" } } } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 158 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timer:lap_timer\|clk  " "Info: Automatically promoted node timer:lap_timer\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:lap_timer\|time_counter:clk_counter\|out_clk " "Info: Destination node timer:lap_timer\|time_counter:clk_counter\|out_clk" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 134 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 138 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 92 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 141 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED:time_led\|segm_out:segm_out_1\|Mux14~0  " "Info: Automatically promoted node LED:time_led\|segm_out:segm_out_1\|Mux14~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|segm_out:segm_out_1|Mux14~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 279 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED:time_led\|bidec_to_7:bd7_1_1\|Mux7~0  " "Info: Automatically promoted node LED:time_led\|bidec_to_7:bd7_1_1\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|bidec_to_7:bd7_1_1|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 324 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED:time_led\|bidec_to_7:bd7_1_2\|Mux7~0  " "Info: Automatically promoted node LED:time_led\|bidec_to_7:bd7_1_2\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|bidec_to_7:bd7_1_2|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 318 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED:time_led\|bidec_to_7:bd7_2_1\|Mux7~0  " "Info: Automatically promoted node LED:time_led\|bidec_to_7:bd7_2_1\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|bidec_to_7:bd7_2_1|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 316 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED:time_led\|bidec_to_7:bd7_2_2\|Mux7~0  " "Info: Automatically promoted node LED:time_led\|bidec_to_7:bd7_2_2\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|bidec_to_7:bd7_2_2|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 320 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED:time_led\|bidec_to_7:bd7_3_1\|Mux7~0  " "Info: Automatically promoted node LED:time_led\|bidec_to_7:bd7_3_1\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|bidec_to_7:bd7_3_1|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/laser_lap_timer/" 0 { } { { 0 { 0 ""} 0 322 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ls " "Warning: Node \"ls\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ls" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.782 ns register register " "Info: Estimated most critical path is register to register delay of 4.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:lap_timer\|time_counter:minutes_counter\|value\[3\] 1 REG LAB_X21_Y13 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X21_Y13; Fanout = 18; REG Node = 'timer:lap_timer\|time_counter:minutes_counter\|value\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:minutes_counter|value[3] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.206 ns) 1.606 ns LED:time_led\|bidec:my_bidec_1\|vyhod_1~11 2 COMB LAB_X20_Y11 1 " "Info: 2: + IC(1.400 ns) + CELL(0.206 ns) = 1.606 ns; Loc. = LAB_X20_Y11; Fanout = 1; COMB Node = 'LED:time_led\|bidec:my_bidec_1\|vyhod_1~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { timer:lap_timer|time_counter:minutes_counter|value[3] LED:time_led|bidec:my_bidec_1|vyhod_1~11 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.624 ns) 3.142 ns LED:time_led\|bidec:my_bidec_1\|vyhod_1~13 3 COMB LAB_X20_Y13 1 " "Info: 3: + IC(0.912 ns) + CELL(0.624 ns) = 3.142 ns; Loc. = LAB_X20_Y13; Fanout = 1; COMB Node = 'LED:time_led\|bidec:my_bidec_1\|vyhod_1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { LED:time_led|bidec:my_bidec_1|vyhod_1~11 LED:time_led|bidec:my_bidec_1|vyhod_1~13 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.366 ns) 4.674 ns LED:time_led\|bidec:my_bidec_1\|vyhod_1~16 4 COMB LAB_X20_Y11 1 " "Info: 4: + IC(1.166 ns) + CELL(0.366 ns) = 4.674 ns; Loc. = LAB_X20_Y11; Fanout = 1; COMB Node = 'LED:time_led\|bidec:my_bidec_1\|vyhod_1~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { LED:time_led|bidec:my_bidec_1|vyhod_1~13 LED:time_led|bidec:my_bidec_1|vyhod_1~16 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.782 ns LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\] 5 REG LAB_X20_Y11 9 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 4.782 ns; Loc. = LAB_X20_Y11; Fanout = 9; REG Node = 'LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { LED:time_led|bidec:my_bidec_1|vyhod_1~16 LED:time_led|bidec:my_bidec_1|vyhod_1[0][2] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.304 ns ( 27.27 % ) " "Info: Total cell delay = 1.304 ns ( 27.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.478 ns ( 72.73 % ) " "Info: Total interconnect delay = 3.478 ns ( 72.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.782 ns" { timer:lap_timer|time_counter:minutes_counter|value[3] LED:time_led|bidec:my_bidec_1|vyhod_1~11 LED:time_led|bidec:my_bidec_1|vyhod_1~13 LED:time_led|bidec:my_bidec_1|vyhod_1~16 LED:time_led|bidec:my_bidec_1|vyhod_1[0][2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "13 " "Warning: Found 13 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments\[0\] 0 " "Info: Pin \"segments\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments\[1\] 0 " "Info: Pin \"segments\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments\[2\] 0 " "Info: Pin \"segments\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments\[3\] 0 " "Info: Pin \"segments\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments\[4\] 0 " "Info: Pin \"segments\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments\[5\] 0 " "Info: Pin \"segments\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments\[6\] 0 " "Info: Pin \"segments\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cathode\[0\] 0 " "Info: Pin \"cathode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cathode\[1\] 0 " "Info: Pin \"cathode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cathode\[2\] 0 " "Info: Pin \"cathode\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cathode\[3\] 0 " "Info: Pin \"cathode\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cathode\[4\] 0 " "Info: Pin \"cathode\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cathode\[5\] 0 " "Info: Pin \"cathode\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 00:47:29 2019 " "Info: Processing ended: Fri May 24 00:47:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 00:47:31 2019 " "Info: Processing started: Fri May 24 00:47:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 00:47:33 2019 " "Info: Processing ended: Fri May 24 00:47:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 00:47:34 2019 " "Info: Processing started: Fri May 24 00:47:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Final_gen_2 -c Final_gen_2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[0\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[0\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[0\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[0\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[0\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[0\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[1\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[1\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[1\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[1\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[1\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[1\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[2\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[2\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[2\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[2\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[2\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[2\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[3\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[3\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[3\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[3\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[3\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[3\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[4\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[4\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[4\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[4\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[4\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[4\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[5\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[5\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[5\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[5\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[5\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[5\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_1\|segments\[6\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_1\|segments\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_2\|segments\[6\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_2\|segments\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_2_2\|segments\[6\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_2_2\|segments\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_2\|segments\[6\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_2\|segments\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_1_1\|segments\[6\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_1_1\|segments\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|bidec_to_7:bd7_3_1\|segments\[6\] " "Warning: Node \"LED:time_led\|bidec_to_7:bd7_3_1\|segments\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[0\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[1\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[2\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[3\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[4\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[5\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|segm_out\[6\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|segm_out\[6\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|cathode\[0\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|cathode\[0\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|cathode\[1\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|cathode\[1\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|cathode\[2\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|cathode\[2\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|cathode\[3\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|cathode\[3\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|cathode\[4\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|cathode\[4\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LED:time_led\|segm_out:segm_out_1\|cathode\[5\] " "Warning: Node \"LED:time_led\|segm_out:segm_out_1\|cathode\[5\]\" is a latch" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "master_clk " "Info: Assuming node \"master_clk\" is an undefined clock" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "laser_detector " "Info: Assuming node \"laser_detector\" is an undefined clock" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "laser_detector" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "33 " "Warning: Found 33 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "LED:time_led\|segm_out:segm_out_1\|Mux14~0 " "Info: Detected gated clock \"LED:time_led\|segm_out:segm_out_1\|Mux14~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|segm_out:segm_out_1\|Mux14~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LED:time_led\|bidec_to_7:bd7_3_1\|Mux7~0 " "Info: Detected gated clock \"LED:time_led\|bidec_to_7:bd7_3_1\|Mux7~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec_to_7:bd7_3_1\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[2\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LED:time_led\|bidec_to_7:bd7_1_1\|Mux7~0 " "Info: Detected gated clock \"LED:time_led\|bidec_to_7:bd7_1_1\|Mux7~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec_to_7:bd7_1_1\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[2\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LED:time_led\|bidec_to_7:bd7_2_2\|Mux7~0 " "Info: Detected gated clock \"LED:time_led\|bidec_to_7:bd7_2_2\|Mux7~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec_to_7:bd7_2_2\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[3\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[2\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[0\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[3\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[2\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[0\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LED:time_led\|bidec_to_7:bd7_3_2\|Mux7~0 " "Info: Detected gated clock \"LED:time_led\|bidec_to_7:bd7_3_2\|Mux7~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec_to_7:bd7_3_2\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LED:time_led\|bidec_to_7:bd7_1_2\|Mux7~0 " "Info: Detected gated clock \"LED:time_led\|bidec_to_7:bd7_1_2\|Mux7~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec_to_7:bd7_1_2\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[3\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LED:time_led\|bidec_to_7:bd7_2_1\|Mux7~0 " "Info: Detected gated clock \"LED:time_led\|bidec_to_7:bd7_2_1\|Mux7~0\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 520 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec_to_7:bd7_2_1\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[2\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timer:lap_timer\|time_counter:seconds_counter\|out_clk " "Info: Detected ripple clock \"timer:lap_timer\|time_counter:seconds_counter\|out_clk\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 134 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:lap_timer\|time_counter:seconds_counter\|out_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[3\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_1\|vyhod_1\[1\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[3\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_3\|vyhod_1\[1\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "d_trig:start_trigger\|out " "Info: Detected ripple clock \"d_trig:start_trigger\|out\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 295 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "d_trig:start_trigger\|out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "timer:lap_timer\|clk " "Info: Detected gated clock \"timer:lap_timer\|clk\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 92 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:lap_timer\|clk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timer:lap_timer\|time_counter:clk_counter\|out_clk " "Info: Detected ripple clock \"timer:lap_timer\|time_counter:clk_counter\|out_clk\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 134 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:lap_timer\|time_counter:clk_counter\|out_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timer:lap_timer\|time_counter:milliseconds_counter\|out_clk " "Info: Detected ripple clock \"timer:lap_timer\|time_counter:milliseconds_counter\|out_clk\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 134 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:lap_timer\|time_counter:milliseconds_counter\|out_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[3\] " "Info: Detected ripple clock \"LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[3\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|bidec:my_bidec_2\|vyhod_1\[1\]\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|counter_6:counter\|count\[2\] " "Info: Detected ripple clock \"LED:time_led\|counter_6:counter\|count\[2\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 434 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|counter_6:counter\|count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|delitel:delitel_led\|d_c\[5\] " "Info: Detected ripple clock \"LED:time_led\|delitel:delitel_led\|d_c\[5\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 282 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|delitel:delitel_led\|d_c\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LED:time_led\|counter_6:counter\|count\[1\] " "Info: Detected ripple clock \"LED:time_led\|counter_6:counter\|count\[1\]\" as buffer" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 434 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED:time_led\|counter_6:counter\|count\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "master_clk register timer:lap_timer\|time_counter:minutes_counter\|value\[4\] register LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\] 78.46 MHz 12.745 ns Internal " "Info: Clock \"master_clk\" has Internal fmax of 78.46 MHz between source register \"timer:lap_timer\|time_counter:minutes_counter\|value\[4\]\" and destination register \"LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\]\" (period= 12.745 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.795 ns + Longest register register " "Info: + Longest register to register delay is 4.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:lap_timer\|time_counter:minutes_counter\|value\[4\] 1 REG LCFF_X21_Y13_N13 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y13_N13; Fanout = 20; REG Node = 'timer:lap_timer\|time_counter:minutes_counter\|value\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:minutes_counter|value[4] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(0.624 ns) 2.203 ns LED:time_led\|bidec:my_bidec_1\|vyhod_1~11 2 COMB LCCOMB_X20_Y11_N12 1 " "Info: 2: + IC(1.579 ns) + CELL(0.624 ns) = 2.203 ns; Loc. = LCCOMB_X20_Y11_N12; Fanout = 1; COMB Node = 'LED:time_led\|bidec:my_bidec_1\|vyhod_1~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.203 ns" { timer:lap_timer|time_counter:minutes_counter|value[4] LED:time_led|bidec:my_bidec_1|vyhod_1~11 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.206 ns) 3.472 ns LED:time_led\|bidec:my_bidec_1\|vyhod_1~13 3 COMB LCCOMB_X20_Y13_N26 1 " "Info: 3: + IC(1.063 ns) + CELL(0.206 ns) = 3.472 ns; Loc. = LCCOMB_X20_Y13_N26; Fanout = 1; COMB Node = 'LED:time_led\|bidec:my_bidec_1\|vyhod_1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { LED:time_led|bidec:my_bidec_1|vyhod_1~11 LED:time_led|bidec:my_bidec_1|vyhod_1~13 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.206 ns) 4.687 ns LED:time_led\|bidec:my_bidec_1\|vyhod_1~16 4 COMB LCCOMB_X20_Y11_N24 1 " "Info: 4: + IC(1.009 ns) + CELL(0.206 ns) = 4.687 ns; Loc. = LCCOMB_X20_Y11_N24; Fanout = 1; COMB Node = 'LED:time_led\|bidec:my_bidec_1\|vyhod_1~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { LED:time_led|bidec:my_bidec_1|vyhod_1~13 LED:time_led|bidec:my_bidec_1|vyhod_1~16 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.795 ns LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\] 5 REG LCFF_X20_Y11_N25 9 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 4.795 ns; Loc. = LCFF_X20_Y11_N25; Fanout = 9; REG Node = 'LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { LED:time_led|bidec:my_bidec_1|vyhod_1~16 LED:time_led|bidec:my_bidec_1|vyhod_1[0][2] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.144 ns ( 23.86 % ) " "Info: Total cell delay = 1.144 ns ( 23.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.651 ns ( 76.14 % ) " "Info: Total interconnect delay = 3.651 ns ( 76.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.795 ns" { timer:lap_timer|time_counter:minutes_counter|value[4] LED:time_led|bidec:my_bidec_1|vyhod_1~11 LED:time_led|bidec:my_bidec_1|vyhod_1~13 LED:time_led|bidec:my_bidec_1|vyhod_1~16 LED:time_led|bidec:my_bidec_1|vyhod_1[0][2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.795 ns" { timer:lap_timer|time_counter:minutes_counter|value[4] {} LED:time_led|bidec:my_bidec_1|vyhod_1~11 {} LED:time_led|bidec:my_bidec_1|vyhod_1~13 {} LED:time_led|bidec:my_bidec_1|vyhod_1~16 {} LED:time_led|bidec:my_bidec_1|vyhod_1[0][2] {} } { 0.000ns 1.579ns 1.063ns 1.009ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.686 ns - Smallest " "Info: - Smallest clock skew is -7.686 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk destination 5.454 ns + Shortest register " "Info: + Shortest clock path from clock \"master_clk\" to destination register is 5.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(0.970 ns) 3.649 ns LED:time_led\|delitel:delitel_led\|d_c\[5\] 2 REG LCFF_X20_Y9_N9 28 " "Info: 2: + IC(1.579 ns) + CELL(0.970 ns) = 3.649 ns; Loc. = LCFF_X20_Y9_N9; Fanout = 28; REG Node = 'LED:time_led\|delitel:delitel_led\|d_c\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.549 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.666 ns) 5.454 ns LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\] 3 REG LCFF_X20_Y11_N25 9 " "Info: 3: + IC(1.139 ns) + CELL(0.666 ns) = 5.454 ns; Loc. = LCFF_X20_Y11_N25; Fanout = 9; REG Node = 'LED:time_led\|bidec:my_bidec_1\|vyhod_1\[0\]\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|bidec:my_bidec_1|vyhod_1[0][2] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 50.17 % ) " "Info: Total cell delay = 2.736 ns ( 50.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.718 ns ( 49.83 % ) " "Info: Total interconnect delay = 2.718 ns ( 49.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.454 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|bidec:my_bidec_1|vyhod_1[0][2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.454 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|bidec:my_bidec_1|vyhod_1[0][2] {} } { 0.000ns 0.000ns 1.579ns 1.139ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk source 13.140 ns - Longest register " "Info: - Longest clock path from clock \"master_clk\" to source register is 13.140 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.624 ns) + CELL(0.206 ns) 2.930 ns timer:lap_timer\|clk 2 COMB LCCOMB_X20_Y9_N12 2 " "Info: 2: + IC(1.624 ns) + CELL(0.206 ns) = 2.930 ns; Loc. = LCCOMB_X20_Y9_N12; Fanout = 2; COMB Node = 'timer:lap_timer\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { master_clk timer:lap_timer|clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(0.970 ns) 5.969 ns timer:lap_timer\|time_counter:clk_counter\|out_clk 3 REG LCFF_X2_Y4_N3 8 " "Info: 3: + IC(2.069 ns) + CELL(0.970 ns) = 5.969 ns; Loc. = LCFF_X2_Y4_N3; Fanout = 8; REG Node = 'timer:lap_timer\|time_counter:clk_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.039 ns" { timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.114 ns) + CELL(0.970 ns) 9.053 ns timer:lap_timer\|time_counter:milliseconds_counter\|out_clk 4 REG LCFF_X17_Y7_N31 8 " "Info: 4: + IC(2.114 ns) + CELL(0.970 ns) = 9.053 ns; Loc. = LCFF_X17_Y7_N31; Fanout = 8; REG Node = 'timer:lap_timer\|time_counter:milliseconds_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.084 ns" { timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.970 ns) 10.621 ns timer:lap_timer\|time_counter:seconds_counter\|out_clk 5 REG LCFF_X18_Y7_N9 7 " "Info: 5: + IC(0.598 ns) + CELL(0.970 ns) = 10.621 ns; Loc. = LCFF_X18_Y7_N9; Fanout = 7; REG Node = 'timer:lap_timer\|time_counter:seconds_counter\|out_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|out_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.666 ns) 13.140 ns timer:lap_timer\|time_counter:minutes_counter\|value\[4\] 6 REG LCFF_X21_Y13_N13 20 " "Info: 6: + IC(1.853 ns) + CELL(0.666 ns) = 13.140 ns; Loc. = LCFF_X21_Y13_N13; Fanout = 20; REG Node = 'timer:lap_timer\|time_counter:minutes_counter\|value\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { timer:lap_timer|time_counter:seconds_counter|out_clk timer:lap_timer|time_counter:minutes_counter|value[4] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.882 ns ( 37.15 % ) " "Info: Total cell delay = 4.882 ns ( 37.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.258 ns ( 62.85 % ) " "Info: Total interconnect delay = 8.258 ns ( 62.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.140 ns" { master_clk timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|out_clk timer:lap_timer|time_counter:minutes_counter|value[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.140 ns" { master_clk {} master_clk~combout {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} timer:lap_timer|time_counter:milliseconds_counter|out_clk {} timer:lap_timer|time_counter:seconds_counter|out_clk {} timer:lap_timer|time_counter:minutes_counter|value[4] {} } { 0.000ns 0.000ns 1.624ns 2.069ns 2.114ns 0.598ns 1.853ns } { 0.000ns 1.100ns 0.206ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.454 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|bidec:my_bidec_1|vyhod_1[0][2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.454 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|bidec:my_bidec_1|vyhod_1[0][2] {} } { 0.000ns 0.000ns 1.579ns 1.139ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.140 ns" { master_clk timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|out_clk timer:lap_timer|time_counter:minutes_counter|value[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.140 ns" { master_clk {} master_clk~combout {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} timer:lap_timer|time_counter:milliseconds_counter|out_clk {} timer:lap_timer|time_counter:seconds_counter|out_clk {} timer:lap_timer|time_counter:minutes_counter|value[4] {} } { 0.000ns 0.000ns 1.624ns 2.069ns 2.114ns 0.598ns 1.853ns } { 0.000ns 1.100ns 0.206ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 143 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 449 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.795 ns" { timer:lap_timer|time_counter:minutes_counter|value[4] LED:time_led|bidec:my_bidec_1|vyhod_1~11 LED:time_led|bidec:my_bidec_1|vyhod_1~13 LED:time_led|bidec:my_bidec_1|vyhod_1~16 LED:time_led|bidec:my_bidec_1|vyhod_1[0][2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.795 ns" { timer:lap_timer|time_counter:minutes_counter|value[4] {} LED:time_led|bidec:my_bidec_1|vyhod_1~11 {} LED:time_led|bidec:my_bidec_1|vyhod_1~13 {} LED:time_led|bidec:my_bidec_1|vyhod_1~16 {} LED:time_led|bidec:my_bidec_1|vyhod_1[0][2] {} } { 0.000ns 1.579ns 1.063ns 1.009ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.454 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|bidec:my_bidec_1|vyhod_1[0][2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.454 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|bidec:my_bidec_1|vyhod_1[0][2] {} } { 0.000ns 0.000ns 1.579ns 1.139ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.140 ns" { master_clk timer:lap_timer|clk timer:lap_timer|time_counter:clk_counter|out_clk timer:lap_timer|time_counter:milliseconds_counter|out_clk timer:lap_timer|time_counter:seconds_counter|out_clk timer:lap_timer|time_counter:minutes_counter|value[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.140 ns" { master_clk {} master_clk~combout {} timer:lap_timer|clk {} timer:lap_timer|time_counter:clk_counter|out_clk {} timer:lap_timer|time_counter:milliseconds_counter|out_clk {} timer:lap_timer|time_counter:seconds_counter|out_clk {} timer:lap_timer|time_counter:minutes_counter|value[4] {} } { 0.000ns 0.000ns 1.624ns 2.069ns 2.114ns 0.598ns 1.853ns } { 0.000ns 1.100ns 0.206ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "laser_detector register timer:lap_timer\|time_counter:clk_counter\|value\[24\] register timer:lap_timer\|time_counter:clk_counter\|value\[16\] 196.97 MHz 5.077 ns Internal " "Info: Clock \"laser_detector\" has Internal fmax of 196.97 MHz between source register \"timer:lap_timer\|time_counter:clk_counter\|value\[24\]\" and destination register \"timer:lap_timer\|time_counter:clk_counter\|value\[16\]\" (period= 5.077 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.813 ns + Longest register register " "Info: + Longest register to register delay is 4.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:lap_timer\|time_counter:clk_counter\|value\[24\] 1 REG LCFF_X3_Y3_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y3_N23; Fanout = 3; REG Node = 'timer:lap_timer\|time_counter:clk_counter\|value\[24\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:lap_timer|time_counter:clk_counter|value[24] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.888 ns) + CELL(0.370 ns) 2.258 ns timer:lap_timer\|time_counter:clk_counter\|Equal0~0 2 COMB LCCOMB_X2_Y4_N4 1 " "Info: 2: + IC(1.888 ns) + CELL(0.370 ns) = 2.258 ns; Loc. = LCCOMB_X2_Y4_N4; Fanout = 1; COMB Node = 'timer:lap_timer\|time_counter:clk_counter\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.258 ns" { timer:lap_timer|time_counter:clk_counter|value[24] timer:lap_timer|time_counter:clk_counter|Equal0~0 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.370 ns) 3.000 ns timer:lap_timer\|time_counter:clk_counter\|Equal0~4 3 COMB LCCOMB_X2_Y4_N24 11 " "Info: 3: + IC(0.372 ns) + CELL(0.370 ns) = 3.000 ns; Loc. = LCCOMB_X2_Y4_N24; Fanout = 11; COMB Node = 'timer:lap_timer\|time_counter:clk_counter\|Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { timer:lap_timer|time_counter:clk_counter|Equal0~0 timer:lap_timer|time_counter:clk_counter|Equal0~4 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.580 ns) 4.705 ns timer:lap_timer\|time_counter:clk_counter\|value~2 4 COMB LCCOMB_X3_Y3_N30 1 " "Info: 4: + IC(1.125 ns) + CELL(0.580 ns) = 4.705 ns; Loc. = LCCOMB_X3_Y3_N30; Fanout = 1; COMB Node = 'timer:lap_timer\|time_counter:clk_counter\|value~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { timer:lap_timer|time_counter:clk_counter|Equal0~4 timer:lap_timer|time_counter:clk_counter|value~2 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.813 ns timer:lap_timer\|time_counter:clk_counter\|value\[16\] 5 REG LCFF_X3_Y3_N31 3 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 4.813 ns; Loc. = LCFF_X3_Y3_N31; Fanout = 3; REG Node = 'timer:lap_timer\|time_counter:clk_counter\|value\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { timer:lap_timer|time_counter:clk_counter|value~2 timer:lap_timer|time_counter:clk_counter|value[16] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 29.67 % ) " "Info: Total cell delay = 1.428 ns ( 29.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.385 ns ( 70.33 % ) " "Info: Total interconnect delay = 3.385 ns ( 70.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.813 ns" { timer:lap_timer|time_counter:clk_counter|value[24] timer:lap_timer|time_counter:clk_counter|Equal0~0 timer:lap_timer|time_counter:clk_counter|Equal0~4 timer:lap_timer|time_counter:clk_counter|value~2 timer:lap_timer|time_counter:clk_counter|value[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.813 ns" { timer:lap_timer|time_counter:clk_counter|value[24] {} timer:lap_timer|time_counter:clk_counter|Equal0~0 {} timer:lap_timer|time_counter:clk_counter|Equal0~4 {} timer:lap_timer|time_counter:clk_counter|value~2 {} timer:lap_timer|time_counter:clk_counter|value[16] {} } { 0.000ns 1.888ns 0.372ns 1.125ns 0.000ns } { 0.000ns 0.370ns 0.370ns 0.580ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "laser_detector destination 8.731 ns + Shortest register " "Info: + Shortest clock path from clock \"laser_detector\" to destination register is 8.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns laser_detector 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'laser_detector'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { laser_detector } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.431 ns) + CELL(0.970 ns) 4.346 ns d_trig:start_trigger\|out 2 REG LCFF_X21_Y9_N15 1 " "Info: 2: + IC(2.431 ns) + CELL(0.970 ns) = 4.346 ns; Loc. = LCFF_X21_Y9_N15; Fanout = 1; REG Node = 'd_trig:start_trigger\|out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.401 ns" { laser_detector d_trig:start_trigger|out } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 295 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.366 ns) 5.364 ns timer:lap_timer\|clk 3 COMB LCCOMB_X20_Y9_N12 2 " "Info: 3: + IC(0.652 ns) + CELL(0.366 ns) = 5.364 ns; Loc. = LCCOMB_X20_Y9_N12; Fanout = 2; COMB Node = 'timer:lap_timer\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { d_trig:start_trigger|out timer:lap_timer|clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(0.000 ns) 7.232 ns timer:lap_timer\|clk~clkctrl 4 COMB CLKCTRL_G6 26 " "Info: 4: + IC(1.868 ns) + CELL(0.000 ns) = 7.232 ns; Loc. = CLKCTRL_G6; Fanout = 26; COMB Node = 'timer:lap_timer\|clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { timer:lap_timer|clk timer:lap_timer|clk~clkctrl } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 8.731 ns timer:lap_timer\|time_counter:clk_counter\|value\[16\] 5 REG LCFF_X3_Y3_N31 3 " "Info: 5: + IC(0.833 ns) + CELL(0.666 ns) = 8.731 ns; Loc. = LCFF_X3_Y3_N31; Fanout = 3; REG Node = 'timer:lap_timer\|time_counter:clk_counter\|value\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { timer:lap_timer|clk~clkctrl timer:lap_timer|time_counter:clk_counter|value[16] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.947 ns ( 33.75 % ) " "Info: Total cell delay = 2.947 ns ( 33.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.784 ns ( 66.25 % ) " "Info: Total interconnect delay = 5.784 ns ( 66.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.731 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|clk~clkctrl timer:lap_timer|time_counter:clk_counter|value[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.731 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|clk~clkctrl {} timer:lap_timer|time_counter:clk_counter|value[16] {} } { 0.000ns 0.000ns 2.431ns 0.652ns 1.868ns 0.833ns } { 0.000ns 0.945ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "laser_detector source 8.731 ns - Longest register " "Info: - Longest clock path from clock \"laser_detector\" to source register is 8.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns laser_detector 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'laser_detector'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { laser_detector } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.431 ns) + CELL(0.970 ns) 4.346 ns d_trig:start_trigger\|out 2 REG LCFF_X21_Y9_N15 1 " "Info: 2: + IC(2.431 ns) + CELL(0.970 ns) = 4.346 ns; Loc. = LCFF_X21_Y9_N15; Fanout = 1; REG Node = 'd_trig:start_trigger\|out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.401 ns" { laser_detector d_trig:start_trigger|out } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 295 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.366 ns) 5.364 ns timer:lap_timer\|clk 3 COMB LCCOMB_X20_Y9_N12 2 " "Info: 3: + IC(0.652 ns) + CELL(0.366 ns) = 5.364 ns; Loc. = LCCOMB_X20_Y9_N12; Fanout = 2; COMB Node = 'timer:lap_timer\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { d_trig:start_trigger|out timer:lap_timer|clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(0.000 ns) 7.232 ns timer:lap_timer\|clk~clkctrl 4 COMB CLKCTRL_G6 26 " "Info: 4: + IC(1.868 ns) + CELL(0.000 ns) = 7.232 ns; Loc. = CLKCTRL_G6; Fanout = 26; COMB Node = 'timer:lap_timer\|clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { timer:lap_timer|clk timer:lap_timer|clk~clkctrl } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 8.731 ns timer:lap_timer\|time_counter:clk_counter\|value\[24\] 5 REG LCFF_X3_Y3_N23 3 " "Info: 5: + IC(0.833 ns) + CELL(0.666 ns) = 8.731 ns; Loc. = LCFF_X3_Y3_N23; Fanout = 3; REG Node = 'timer:lap_timer\|time_counter:clk_counter\|value\[24\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { timer:lap_timer|clk~clkctrl timer:lap_timer|time_counter:clk_counter|value[24] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.947 ns ( 33.75 % ) " "Info: Total cell delay = 2.947 ns ( 33.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.784 ns ( 66.25 % ) " "Info: Total interconnect delay = 5.784 ns ( 66.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.731 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|clk~clkctrl timer:lap_timer|time_counter:clk_counter|value[24] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.731 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|clk~clkctrl {} timer:lap_timer|time_counter:clk_counter|value[24] {} } { 0.000ns 0.000ns 2.431ns 0.652ns 1.868ns 0.833ns } { 0.000ns 0.945ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.731 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|clk~clkctrl timer:lap_timer|time_counter:clk_counter|value[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.731 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|clk~clkctrl {} timer:lap_timer|time_counter:clk_counter|value[16] {} } { 0.000ns 0.000ns 2.431ns 0.652ns 1.868ns 0.833ns } { 0.000ns 0.945ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.731 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|clk~clkctrl timer:lap_timer|time_counter:clk_counter|value[24] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.731 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|clk~clkctrl {} timer:lap_timer|time_counter:clk_counter|value[24] {} } { 0.000ns 0.000ns 2.431ns 0.652ns 1.868ns 0.833ns } { 0.000ns 0.945ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 143 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 143 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.813 ns" { timer:lap_timer|time_counter:clk_counter|value[24] timer:lap_timer|time_counter:clk_counter|Equal0~0 timer:lap_timer|time_counter:clk_counter|Equal0~4 timer:lap_timer|time_counter:clk_counter|value~2 timer:lap_timer|time_counter:clk_counter|value[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.813 ns" { timer:lap_timer|time_counter:clk_counter|value[24] {} timer:lap_timer|time_counter:clk_counter|Equal0~0 {} timer:lap_timer|time_counter:clk_counter|Equal0~4 {} timer:lap_timer|time_counter:clk_counter|value~2 {} timer:lap_timer|time_counter:clk_counter|value[16] {} } { 0.000ns 1.888ns 0.372ns 1.125ns 0.000ns } { 0.000ns 0.370ns 0.370ns 0.580ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.731 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|clk~clkctrl timer:lap_timer|time_counter:clk_counter|value[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.731 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|clk~clkctrl {} timer:lap_timer|time_counter:clk_counter|value[16] {} } { 0.000ns 0.000ns 2.431ns 0.652ns 1.868ns 0.833ns } { 0.000ns 0.945ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.731 ns" { laser_detector d_trig:start_trigger|out timer:lap_timer|clk timer:lap_timer|clk~clkctrl timer:lap_timer|time_counter:clk_counter|value[24] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.731 ns" { laser_detector {} laser_detector~combout {} d_trig:start_trigger|out {} timer:lap_timer|clk {} timer:lap_timer|clk~clkctrl {} timer:lap_timer|time_counter:clk_counter|value[24] {} } { 0.000ns 0.000ns 2.431ns 0.652ns 1.868ns 0.833ns } { 0.000ns 0.945ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "master_clk 186 " "Warning: Circuit may not operate. Detected 186 non-operational path(s) clocked by clock \"master_clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "LED:time_led\|counter_6:counter\|count\[1\] LED:time_led\|segm_out:segm_out_1\|segm_out\[6\] master_clk 5.622 ns " "Info: Found hold time violation between source  pin or register \"LED:time_led\|counter_6:counter\|count\[1\]\" and destination pin or register \"LED:time_led\|segm_out:segm_out_1\|segm_out\[6\]\" for clock \"master_clk\" (Hold time is 5.622 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.642 ns + Largest " "Info: + Largest clock skew is 7.642 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk destination 13.100 ns + Longest register " "Info: + Longest clock path from clock \"master_clk\" to destination register is 13.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(0.970 ns) 3.649 ns LED:time_led\|delitel:delitel_led\|d_c\[5\] 2 REG LCFF_X20_Y9_N9 28 " "Info: 2: + IC(1.579 ns) + CELL(0.970 ns) = 3.649 ns; Loc. = LCFF_X20_Y9_N9; Fanout = 28; REG Node = 'LED:time_led\|delitel:delitel_led\|d_c\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.549 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.970 ns) 5.779 ns LED:time_led\|counter_6:counter\|count\[2\] 3 REG LCFF_X19_Y10_N15 16 " "Info: 3: + IC(1.160 ns) + CELL(0.970 ns) = 5.779 ns; Loc. = LCFF_X19_Y10_N15; Fanout = 16; REG Node = 'LED:time_led\|counter_6:counter\|count\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.130 ns" { LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[2] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.910 ns) + CELL(0.624 ns) 8.313 ns LED:time_led\|segm_out:segm_out_1\|Mux14~0 4 COMB LCCOMB_X22_Y10_N14 1 " "Info: 4: + IC(1.910 ns) + CELL(0.624 ns) = 8.313 ns; Loc. = LCCOMB_X22_Y10_N14; Fanout = 1; COMB Node = 'LED:time_led\|segm_out:segm_out_1\|Mux14~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.534 ns" { LED:time_led|counter_6:counter|count[2] LED:time_led|segm_out:segm_out_1|Mux14~0 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.056 ns) + CELL(0.000 ns) 11.369 ns LED:time_led\|segm_out:segm_out_1\|Mux14~0clkctrl 5 COMB CLKCTRL_G5 13 " "Info: 5: + IC(3.056 ns) + CELL(0.000 ns) = 11.369 ns; Loc. = CLKCTRL_G5; Fanout = 13; COMB Node = 'LED:time_led\|segm_out:segm_out_1\|Mux14~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { LED:time_led|segm_out:segm_out_1|Mux14~0 LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.370 ns) 13.100 ns LED:time_led\|segm_out:segm_out_1\|segm_out\[6\] 6 REG LCCOMB_X20_Y10_N4 1 " "Info: 6: + IC(1.361 ns) + CELL(0.370 ns) = 13.100 ns; Loc. = LCCOMB_X20_Y10_N4; Fanout = 1; REG Node = 'LED:time_led\|segm_out:segm_out_1\|segm_out\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl LED:time_led|segm_out:segm_out_1|segm_out[6] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.034 ns ( 30.79 % ) " "Info: Total cell delay = 4.034 ns ( 30.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.066 ns ( 69.21 % ) " "Info: Total interconnect delay = 9.066 ns ( 69.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.100 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[2] LED:time_led|segm_out:segm_out_1|Mux14~0 LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl LED:time_led|segm_out:segm_out_1|segm_out[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.100 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[2] {} LED:time_led|segm_out:segm_out_1|Mux14~0 {} LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl {} LED:time_led|segm_out:segm_out_1|segm_out[6] {} } { 0.000ns 0.000ns 1.579ns 1.160ns 1.910ns 3.056ns 1.361ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.624ns 0.000ns 0.370ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk source 5.458 ns - Shortest register " "Info: - Shortest clock path from clock \"master_clk\" to source register is 5.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(0.970 ns) 3.649 ns LED:time_led\|delitel:delitel_led\|d_c\[5\] 2 REG LCFF_X20_Y9_N9 28 " "Info: 2: + IC(1.579 ns) + CELL(0.970 ns) = 3.649 ns; Loc. = LCFF_X20_Y9_N9; Fanout = 28; REG Node = 'LED:time_led\|delitel:delitel_led\|d_c\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.549 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.666 ns) 5.458 ns LED:time_led\|counter_6:counter\|count\[1\] 3 REG LCFF_X20_Y10_N7 17 " "Info: 3: + IC(1.143 ns) + CELL(0.666 ns) = 5.458 ns; Loc. = LCFF_X20_Y10_N7; Fanout = 17; REG Node = 'LED:time_led\|counter_6:counter\|count\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[1] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 50.13 % ) " "Info: Total cell delay = 2.736 ns ( 50.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.722 ns ( 49.87 % ) " "Info: Total interconnect delay = 2.722 ns ( 49.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.458 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.458 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[1] {} } { 0.000ns 0.000ns 1.579ns 1.143ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.100 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[2] LED:time_led|segm_out:segm_out_1|Mux14~0 LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl LED:time_led|segm_out:segm_out_1|segm_out[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.100 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[2] {} LED:time_led|segm_out:segm_out_1|Mux14~0 {} LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl {} LED:time_led|segm_out:segm_out_1|segm_out[6] {} } { 0.000ns 0.000ns 1.579ns 1.160ns 1.910ns 3.056ns 1.361ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.624ns 0.000ns 0.370ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.458 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.458 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[1] {} } { 0.000ns 0.000ns 1.579ns 1.143ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 434 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.716 ns - Shortest register register " "Info: - Shortest register to register delay is 1.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LED:time_led\|counter_6:counter\|count\[1\] 1 REG LCFF_X20_Y10_N7 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y10_N7; Fanout = 17; REG Node = 'LED:time_led\|counter_6:counter\|count\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|counter_6:counter|count[1] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.651 ns) 1.157 ns LED:time_led\|segm_out:segm_out_1\|Mux13~3 2 COMB LCCOMB_X20_Y10_N30 1 " "Info: 2: + IC(0.506 ns) + CELL(0.651 ns) = 1.157 ns; Loc. = LCCOMB_X20_Y10_N30; Fanout = 1; COMB Node = 'LED:time_led\|segm_out:segm_out_1\|Mux13~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { LED:time_led|counter_6:counter|count[1] LED:time_led|segm_out:segm_out_1|Mux13~3 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.206 ns) 1.716 ns LED:time_led\|segm_out:segm_out_1\|segm_out\[6\] 3 REG LCCOMB_X20_Y10_N4 1 " "Info: 3: + IC(0.353 ns) + CELL(0.206 ns) = 1.716 ns; Loc. = LCCOMB_X20_Y10_N4; Fanout = 1; REG Node = 'LED:time_led\|segm_out:segm_out_1\|segm_out\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.559 ns" { LED:time_led|segm_out:segm_out_1|Mux13~3 LED:time_led|segm_out:segm_out_1|segm_out[6] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.857 ns ( 49.94 % ) " "Info: Total cell delay = 0.857 ns ( 49.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.859 ns ( 50.06 % ) " "Info: Total interconnect delay = 0.859 ns ( 50.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { LED:time_led|counter_6:counter|count[1] LED:time_led|segm_out:segm_out_1|Mux13~3 LED:time_led|segm_out:segm_out_1|segm_out[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.716 ns" { LED:time_led|counter_6:counter|count[1] {} LED:time_led|segm_out:segm_out_1|Mux13~3 {} LED:time_led|segm_out:segm_out_1|segm_out[6] {} } { 0.000ns 0.506ns 0.353ns } { 0.000ns 0.651ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.100 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[2] LED:time_led|segm_out:segm_out_1|Mux14~0 LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl LED:time_led|segm_out:segm_out_1|segm_out[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.100 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[2] {} LED:time_led|segm_out:segm_out_1|Mux14~0 {} LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl {} LED:time_led|segm_out:segm_out_1|segm_out[6] {} } { 0.000ns 0.000ns 1.579ns 1.160ns 1.910ns 3.056ns 1.361ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.624ns 0.000ns 0.370ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.458 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.458 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[1] {} } { 0.000ns 0.000ns 1.579ns 1.143ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { LED:time_led|counter_6:counter|count[1] LED:time_led|segm_out:segm_out_1|Mux13~3 LED:time_led|segm_out:segm_out_1|segm_out[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.716 ns" { LED:time_led|counter_6:counter|count[1] {} LED:time_led|segm_out:segm_out_1|Mux13~3 {} LED:time_led|segm_out:segm_out_1|segm_out[6] {} } { 0.000ns 0.506ns 0.353ns } { 0.000ns 0.651ns 0.206ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "master_clk cathode\[2\] LED:time_led\|segm_out:segm_out_1\|cathode\[2\] 18.870 ns register " "Info: tco from clock \"master_clk\" to destination pin \"cathode\[2\]\" through register \"LED:time_led\|segm_out:segm_out_1\|cathode\[2\]\" is 18.870 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "master_clk source 12.947 ns + Longest register " "Info: + Longest clock path from clock \"master_clk\" to source register is 12.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns master_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'master_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clk } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(0.970 ns) 3.649 ns LED:time_led\|delitel:delitel_led\|d_c\[5\] 2 REG LCFF_X20_Y9_N9 28 " "Info: 2: + IC(1.579 ns) + CELL(0.970 ns) = 3.649 ns; Loc. = LCFF_X20_Y9_N9; Fanout = 28; REG Node = 'LED:time_led\|delitel:delitel_led\|d_c\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.549 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.970 ns) 5.779 ns LED:time_led\|counter_6:counter\|count\[2\] 3 REG LCFF_X19_Y10_N15 16 " "Info: 3: + IC(1.160 ns) + CELL(0.970 ns) = 5.779 ns; Loc. = LCFF_X19_Y10_N15; Fanout = 16; REG Node = 'LED:time_led\|counter_6:counter\|count\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.130 ns" { LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[2] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.910 ns) + CELL(0.624 ns) 8.313 ns LED:time_led\|segm_out:segm_out_1\|Mux14~0 4 COMB LCCOMB_X22_Y10_N14 1 " "Info: 4: + IC(1.910 ns) + CELL(0.624 ns) = 8.313 ns; Loc. = LCCOMB_X22_Y10_N14; Fanout = 1; COMB Node = 'LED:time_led\|segm_out:segm_out_1\|Mux14~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.534 ns" { LED:time_led|counter_6:counter|count[2] LED:time_led|segm_out:segm_out_1|Mux14~0 } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.056 ns) + CELL(0.000 ns) 11.369 ns LED:time_led\|segm_out:segm_out_1\|Mux14~0clkctrl 5 COMB CLKCTRL_G5 13 " "Info: 5: + IC(3.056 ns) + CELL(0.000 ns) = 11.369 ns; Loc. = CLKCTRL_G5; Fanout = 13; COMB Node = 'LED:time_led\|segm_out:segm_out_1\|Mux14~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { LED:time_led|segm_out:segm_out_1|Mux14~0 LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.206 ns) 12.947 ns LED:time_led\|segm_out:segm_out_1\|cathode\[2\] 6 REG LCCOMB_X22_Y10_N24 1 " "Info: 6: + IC(1.372 ns) + CELL(0.206 ns) = 12.947 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 1; REG Node = 'LED:time_led\|segm_out:segm_out_1\|cathode\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl LED:time_led|segm_out:segm_out_1|cathode[2] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.870 ns ( 29.89 % ) " "Info: Total cell delay = 3.870 ns ( 29.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.077 ns ( 70.11 % ) " "Info: Total interconnect delay = 9.077 ns ( 70.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.947 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[2] LED:time_led|segm_out:segm_out_1|Mux14~0 LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl LED:time_led|segm_out:segm_out_1|cathode[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.947 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[2] {} LED:time_led|segm_out:segm_out_1|Mux14~0 {} LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl {} LED:time_led|segm_out:segm_out_1|cathode[2] {} } { 0.000ns 0.000ns 1.579ns 1.160ns 1.910ns 3.056ns 1.372ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.624ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.923 ns + Longest register pin " "Info: + Longest register to pin delay is 5.923 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LED:time_led\|segm_out:segm_out_1\|cathode\[2\] 1 REG LCCOMB_X22_Y10_N24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 1; REG Node = 'LED:time_led\|segm_out:segm_out_1\|cathode\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED:time_led|segm_out:segm_out_1|cathode[2] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.117 ns) + CELL(2.806 ns) 5.923 ns cathode\[2\] 2 PIN PIN_144 0 " "Info: 2: + IC(3.117 ns) + CELL(2.806 ns) = 5.923 ns; Loc. = PIN_144; Fanout = 0; PIN Node = 'cathode\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.923 ns" { LED:time_led|segm_out:segm_out_1|cathode[2] cathode[2] } "NODE_NAME" } } { "Final_gen_2.v" "" { Text "C:/Projects/laser_lap_timer/Final_gen_2.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.806 ns ( 47.37 % ) " "Info: Total cell delay = 2.806 ns ( 47.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.117 ns ( 52.63 % ) " "Info: Total interconnect delay = 3.117 ns ( 52.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.923 ns" { LED:time_led|segm_out:segm_out_1|cathode[2] cathode[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.923 ns" { LED:time_led|segm_out:segm_out_1|cathode[2] {} cathode[2] {} } { 0.000ns 3.117ns } { 0.000ns 2.806ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.947 ns" { master_clk LED:time_led|delitel:delitel_led|d_c[5] LED:time_led|counter_6:counter|count[2] LED:time_led|segm_out:segm_out_1|Mux14~0 LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl LED:time_led|segm_out:segm_out_1|cathode[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.947 ns" { master_clk {} master_clk~combout {} LED:time_led|delitel:delitel_led|d_c[5] {} LED:time_led|counter_6:counter|count[2] {} LED:time_led|segm_out:segm_out_1|Mux14~0 {} LED:time_led|segm_out:segm_out_1|Mux14~0clkctrl {} LED:time_led|segm_out:segm_out_1|cathode[2] {} } { 0.000ns 0.000ns 1.579ns 1.160ns 1.910ns 3.056ns 1.372ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.624ns 0.000ns 0.206ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.923 ns" { LED:time_led|segm_out:segm_out_1|cathode[2] cathode[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.923 ns" { LED:time_led|segm_out:segm_out_1|cathode[2] {} cathode[2] {} } { 0.000ns 3.117ns } { 0.000ns 2.806ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 59 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 00:47:35 2019 " "Info: Processing ended: Fri May 24 00:47:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 210 s " "Info: Quartus II Full Compilation was successful. 0 errors, 210 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
