{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 19:46:32 2017 " "Info: Processing started: Mon Oct 30 19:46:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off labfor_top -c labfor_top --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off labfor_top -c labfor_top --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "labfor_top.v" "" { Text "F:/SPDS/LR_v1/board/labfor/labfor_top.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\] " "Info: Detected ripple clock \"sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\]\" as buffer" {  } { { "../../src/sm_register.v" "" { Text "F:/SPDS/LR_v1/src/sm_register.v" 30 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register:r_pc\|q\[2\] memory sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|altsyncram:rf_rtl_0\|altsyncram_mgc1:auto_generated\|ram_block1a0~porta_we_reg 175.01 MHz 5.714 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 175.01 MHz between source register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register:r_pc\|q\[2\]\" and destination memory \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|altsyncram:rf_rtl_0\|altsyncram_mgc1:auto_generated\|ram_block1a0~porta_we_reg\" (period= 5.714 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.370 ns + Longest register memory " "Info: + Longest register to memory delay is 5.370 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register:r_pc\|q\[2\] 1 REG LC_X22_Y10_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y10_N2; Fanout = 5; REG Node = 'sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register:r_pc\|q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2] } "NODE_NAME" } } { "../../src/sm_register.v" "" { Text "F:/SPDS/LR_v1/src/sm_register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.590 ns) 1.137 ns sm_top:sm_top\|sm_rom:reset_rom\|rom~0 2 COMB LC_X22_Y10_N9 1 " "Info: 2: + IC(0.547 ns) + CELL(0.590 ns) = 1.137 ns; Loc. = LC_X22_Y10_N9; Fanout = 1; COMB Node = 'sm_top:sm_top\|sm_rom:reset_rom\|rom~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2] sm_top:sm_top|sm_rom:reset_rom|rom~0 } "NODE_NAME" } } { "../../src/sm_rom.v" "" { Text "F:/SPDS/LR_v1/src/sm_rom.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.292 ns) 1.884 ns sm_top:sm_top\|sm_rom:reset_rom\|rom~1 3 COMB LC_X22_Y10_N8 16 " "Info: 3: + IC(0.455 ns) + CELL(0.292 ns) = 1.884 ns; Loc. = LC_X22_Y10_N8; Fanout = 16; COMB Node = 'sm_top:sm_top\|sm_rom:reset_rom\|rom~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { sm_top:sm_top|sm_rom:reset_rom|rom~0 sm_top:sm_top|sm_rom:reset_rom|rom~1 } "NODE_NAME" } } { "../../src/sm_rom.v" "" { Text "F:/SPDS/LR_v1/src/sm_rom.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.521 ns) + CELL(0.965 ns) 5.370 ns sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|altsyncram:rf_rtl_0\|altsyncram_mgc1:auto_generated\|ram_block1a0~porta_we_reg 4 MEM M4K_X13_Y3 0 " "Info: 4: + IC(2.521 ns) + CELL(0.965 ns) = 5.370 ns; Loc. = M4K_X13_Y3; Fanout = 0; MEM Node = 'sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|altsyncram:rf_rtl_0\|altsyncram_mgc1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.486 ns" { sm_top:sm_top|sm_rom:reset_rom|rom~1 sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_mgc1.tdf" "" { Text "F:/SPDS/LR_v1/board/labfor/db/altsyncram_mgc1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 34.39 % ) " "Info: Total cell delay = 1.847 ns ( 34.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.523 ns ( 65.61 % ) " "Info: Total interconnect delay = 3.523 ns ( 65.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.370 ns" { sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2] sm_top:sm_top|sm_rom:reset_rom|rom~0 sm_top:sm_top|sm_rom:reset_rom|rom~1 sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.370 ns" { sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2] {} sm_top:sm_top|sm_rom:reset_rom|rom~0 {} sm_top:sm_top|sm_rom:reset_rom|rom~1 {} sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.547ns 0.455ns 2.521ns } { 0.000ns 0.590ns 0.292ns 0.965ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.027 ns - Smallest " "Info: - Smallest clock skew is -0.027 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.656 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 7.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_16 44 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 44; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "labfor_top.v" "" { Text "F:/SPDS/LR_v1/board/labfor/labfor_top.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.935 ns) 2.954 ns sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\] 2 REG LC_X8_Y4_N7 32 " "Info: 2: + IC(0.550 ns) + CELL(0.935 ns) = 2.954 ns; Loc. = LC_X8_Y4_N7; Fanout = 32; REG Node = 'sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] } "NODE_NAME" } } { "../../src/sm_register.v" "" { Text "F:/SPDS/LR_v1/src/sm_register.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.980 ns) + CELL(0.722 ns) 7.656 ns sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|altsyncram:rf_rtl_0\|altsyncram_mgc1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X13_Y3 0 " "Info: 3: + IC(3.980 ns) + CELL(0.722 ns) = 7.656 ns; Loc. = M4K_X13_Y3; Fanout = 0; MEM Node = 'sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|altsyncram:rf_rtl_0\|altsyncram_mgc1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.702 ns" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_mgc1.tdf" "" { Text "F:/SPDS/LR_v1/board/labfor/db/altsyncram_mgc1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.126 ns ( 40.83 % ) " "Info: Total cell delay = 3.126 ns ( 40.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.530 ns ( 59.17 % ) " "Info: Total interconnect delay = 4.530 ns ( 59.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.656 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.656 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.550ns 3.980ns } { 0.000ns 1.469ns 0.935ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.683 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_16 44 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 44; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "labfor_top.v" "" { Text "F:/SPDS/LR_v1/board/labfor/labfor_top.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.935 ns) 2.954 ns sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\] 2 REG LC_X8_Y4_N7 32 " "Info: 2: + IC(0.550 ns) + CELL(0.935 ns) = 2.954 ns; Loc. = LC_X8_Y4_N7; Fanout = 32; REG Node = 'sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] } "NODE_NAME" } } { "../../src/sm_register.v" "" { Text "F:/SPDS/LR_v1/src/sm_register.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.018 ns) + CELL(0.711 ns) 7.683 ns sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register:r_pc\|q\[2\] 3 REG LC_X22_Y10_N2 5 " "Info: 3: + IC(4.018 ns) + CELL(0.711 ns) = 7.683 ns; Loc. = LC_X22_Y10_N2; Fanout = 5; REG Node = 'sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register:r_pc\|q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.729 ns" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2] } "NODE_NAME" } } { "../../src/sm_register.v" "" { Text "F:/SPDS/LR_v1/src/sm_register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 40.54 % ) " "Info: Total cell delay = 3.115 ns ( 40.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.568 ns ( 59.46 % ) " "Info: Total interconnect delay = 4.568 ns ( 59.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.683 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.683 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2] {} } { 0.000ns 0.000ns 0.550ns 4.018ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.656 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.656 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.550ns 3.980ns } { 0.000ns 1.469ns 0.935ns 0.722ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.683 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.683 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2] {} } { 0.000ns 0.000ns 0.550ns 4.018ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "../../src/sm_register.v" "" { Text "F:/SPDS/LR_v1/src/sm_register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_mgc1.tdf" "" { Text "F:/SPDS/LR_v1/board/labfor/db/altsyncram_mgc1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.370 ns" { sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2] sm_top:sm_top|sm_rom:reset_rom|rom~0 sm_top:sm_top|sm_rom:reset_rom|rom~1 sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.370 ns" { sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2] {} sm_top:sm_top|sm_rom:reset_rom|rom~0 {} sm_top:sm_top|sm_rom:reset_rom|rom~1 {} sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.547ns 0.455ns 2.521ns } { 0.000ns 0.590ns 0.292ns 0.965ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.656 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.656 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} sm_top:sm_top|sm_cpu:sm_cpu|sm_register_file:rf|altsyncram:rf_rtl_0|altsyncram_mgc1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.550ns 3.980ns } { 0.000ns 1.469ns 0.935ns 0.722ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.683 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.683 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[2] {} } { 0.000ns 0.000ns 0.550ns 4.018ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sm_top:sm_top\|sm_metafilter:f2\|data\[0\] C2 CLK 4.734 ns register " "Info: tsu for register \"sm_top:sm_top\|sm_metafilter:f2\|data\[0\]\" (data pin = \"C2\", clock pin = \"CLK\") is 4.734 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.440 ns + Longest pin register " "Info: + Longest pin to register delay is 7.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns C2 1 PIN PIN_54 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_54; Fanout = 1; PIN Node = 'C2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2 } "NODE_NAME" } } { "labfor_top.v" "" { Text "F:/SPDS/LR_v1/board/labfor/labfor_top.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.850 ns) + CELL(0.115 ns) 7.440 ns sm_top:sm_top\|sm_metafilter:f2\|data\[0\] 2 REG LC_X19_Y2_N2 2 " "Info: 2: + IC(5.850 ns) + CELL(0.115 ns) = 7.440 ns; Loc. = LC_X19_Y2_N2; Fanout = 2; REG Node = 'sm_top:sm_top\|sm_metafilter:f2\|data\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.965 ns" { C2 sm_top:sm_top|sm_metafilter:f2|data[0] } "NODE_NAME" } } { "../../src/sm_top.v" "" { Text "F:/SPDS/LR_v1/src/sm_top.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 21.37 % ) " "Info: Total cell delay = 1.590 ns ( 21.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.850 ns ( 78.63 % ) " "Info: Total interconnect delay = 5.850 ns ( 78.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.440 ns" { C2 sm_top:sm_top|sm_metafilter:f2|data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.440 ns" { C2 {} C2~out0 {} sm_top:sm_top|sm_metafilter:f2|data[0] {} } { 0.000ns 0.000ns 5.850ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "../../src/sm_top.v" "" { Text "F:/SPDS/LR_v1/src/sm_top.v" 62 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.743 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_16 44 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 44; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "labfor_top.v" "" { Text "F:/SPDS/LR_v1/board/labfor/labfor_top.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.711 ns) 2.743 ns sm_top:sm_top\|sm_metafilter:f2\|data\[0\] 2 REG LC_X19_Y2_N2 2 " "Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X19_Y2_N2; Fanout = 2; REG Node = 'sm_top:sm_top\|sm_metafilter:f2\|data\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { CLK sm_top:sm_top|sm_metafilter:f2|data[0] } "NODE_NAME" } } { "../../src/sm_top.v" "" { Text "F:/SPDS/LR_v1/src/sm_top.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.48 % ) " "Info: Total cell delay = 2.180 ns ( 79.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.52 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { CLK sm_top:sm_top|sm_metafilter:f2|data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_metafilter:f2|data[0] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.440 ns" { C2 sm_top:sm_top|sm_metafilter:f2|data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.440 ns" { C2 {} C2~out0 {} sm_top:sm_top|sm_metafilter:f2|data[0] {} } { 0.000ns 0.000ns 5.850ns } { 0.000ns 1.475ns 0.115ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { CLK sm_top:sm_top|sm_metafilter:f2|data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_metafilter:f2|data[0] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK IND_1C sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register:r_pc\|q\[4\] 16.934 ns register " "Info: tco from clock \"CLK\" to destination pin \"IND_1C\" through register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register:r_pc\|q\[4\]\" is 16.934 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.683 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 7.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_16 44 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 44; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "labfor_top.v" "" { Text "F:/SPDS/LR_v1/board/labfor/labfor_top.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.935 ns) 2.954 ns sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\] 2 REG LC_X8_Y4_N7 32 " "Info: 2: + IC(0.550 ns) + CELL(0.935 ns) = 2.954 ns; Loc. = LC_X8_Y4_N7; Fanout = 32; REG Node = 'sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] } "NODE_NAME" } } { "../../src/sm_register.v" "" { Text "F:/SPDS/LR_v1/src/sm_register.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.018 ns) + CELL(0.711 ns) 7.683 ns sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register:r_pc\|q\[4\] 3 REG LC_X22_Y10_N4 4 " "Info: 3: + IC(4.018 ns) + CELL(0.711 ns) = 7.683 ns; Loc. = LC_X22_Y10_N4; Fanout = 4; REG Node = 'sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register:r_pc\|q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.729 ns" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4] } "NODE_NAME" } } { "../../src/sm_register.v" "" { Text "F:/SPDS/LR_v1/src/sm_register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 40.54 % ) " "Info: Total cell delay = 3.115 ns ( 40.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.568 ns ( 59.46 % ) " "Info: Total interconnect delay = 4.568 ns ( 59.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.683 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.683 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4] {} } { 0.000ns 0.000ns 0.550ns 4.018ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "../../src/sm_register.v" "" { Text "F:/SPDS/LR_v1/src/sm_register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.027 ns + Longest register pin " "Info: + Longest register to pin delay is 9.027 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register:r_pc\|q\[4\] 1 REG LC_X22_Y10_N4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y10_N4; Fanout = 4; REG Node = 'sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register:r_pc\|q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4] } "NODE_NAME" } } { "../../src/sm_register.v" "" { Text "F:/SPDS/LR_v1/src/sm_register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.536 ns) + CELL(0.590 ns) 2.126 ns sm_top:sm_top\|sm_cpu:sm_cpu\|regData\[4\]~4 2 COMB LC_X16_Y10_N9 8 " "Info: 2: + IC(1.536 ns) + CELL(0.590 ns) = 2.126 ns; Loc. = LC_X16_Y10_N9; Fanout = 8; COMB Node = 'sm_top:sm_top\|sm_cpu:sm_cpu\|regData\[4\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.126 ns" { sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4] sm_top:sm_top|sm_cpu:sm_cpu|regData[4]~4 } "NODE_NAME" } } { "../../src/sm_cpu.v" "" { Text "F:/SPDS/LR_v1/src/sm_cpu.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.442 ns) 3.937 ns sm_hex_display:digit_1\|WideOr2~0 3 COMB LC_X12_Y10_N2 1 " "Info: 3: + IC(1.369 ns) + CELL(0.442 ns) = 3.937 ns; Loc. = LC_X12_Y10_N2; Fanout = 1; COMB Node = 'sm_hex_display:digit_1\|WideOr2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { sm_top:sm_top|sm_cpu:sm_cpu|regData[4]~4 sm_hex_display:digit_1|WideOr2~0 } "NODE_NAME" } } { "../../src/sm_hex_display.v" "" { Text "F:/SPDS/LR_v1/src/sm_hex_display.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.966 ns) + CELL(2.124 ns) 9.027 ns IND_1C 4 PIN PIN_108 0 " "Info: 4: + IC(2.966 ns) + CELL(2.124 ns) = 9.027 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'IND_1C'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.090 ns" { sm_hex_display:digit_1|WideOr2~0 IND_1C } "NODE_NAME" } } { "labfor_top.v" "" { Text "F:/SPDS/LR_v1/board/labfor/labfor_top.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.156 ns ( 34.96 % ) " "Info: Total cell delay = 3.156 ns ( 34.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.871 ns ( 65.04 % ) " "Info: Total interconnect delay = 5.871 ns ( 65.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.027 ns" { sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4] sm_top:sm_top|sm_cpu:sm_cpu|regData[4]~4 sm_hex_display:digit_1|WideOr2~0 IND_1C } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.027 ns" { sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4] {} sm_top:sm_top|sm_cpu:sm_cpu|regData[4]~4 {} sm_hex_display:digit_1|WideOr2~0 {} IND_1C {} } { 0.000ns 1.536ns 1.369ns 2.966ns } { 0.000ns 0.590ns 0.442ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.683 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.683 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4] {} } { 0.000ns 0.000ns 0.550ns 4.018ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.027 ns" { sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4] sm_top:sm_top|sm_cpu:sm_cpu|regData[4]~4 sm_hex_display:digit_1|WideOr2~0 IND_1C } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.027 ns" { sm_top:sm_top|sm_cpu:sm_cpu|sm_register:r_pc|q[4] {} sm_top:sm_top|sm_cpu:sm_cpu|regData[4]~4 {} sm_hex_display:digit_1|WideOr2~0 {} IND_1C {} } { 0.000ns 1.536ns 1.369ns 2.966ns } { 0.000ns 0.590ns 0.442ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sm_top:sm_top\|sm_metafilter:f1\|data\[0\] B2 CLK -3.858 ns register " "Info: th for register \"sm_top:sm_top\|sm_metafilter:f1\|data\[0\]\" (data pin = \"B2\", clock pin = \"CLK\") is -3.858 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.743 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_16 44 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 44; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "labfor_top.v" "" { Text "F:/SPDS/LR_v1/board/labfor/labfor_top.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.711 ns) 2.743 ns sm_top:sm_top\|sm_metafilter:f1\|data\[0\] 2 REG LC_X16_Y3_N2 1 " "Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X16_Y3_N2; Fanout = 1; REG Node = 'sm_top:sm_top\|sm_metafilter:f1\|data\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { CLK sm_top:sm_top|sm_metafilter:f1|data[0] } "NODE_NAME" } } { "../../src/sm_top.v" "" { Text "F:/SPDS/LR_v1/src/sm_top.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.48 % ) " "Info: Total cell delay = 2.180 ns ( 79.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.52 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { CLK sm_top:sm_top|sm_metafilter:f1|data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_metafilter:f1|data[0] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "../../src/sm_top.v" "" { Text "F:/SPDS/LR_v1/src/sm_top.v" 62 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.616 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns B2 1 PIN PIN_55 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_55; Fanout = 1; PIN Node = 'B2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2 } "NODE_NAME" } } { "labfor_top.v" "" { Text "F:/SPDS/LR_v1/board/labfor/labfor_top.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.026 ns) + CELL(0.115 ns) 6.616 ns sm_top:sm_top\|sm_metafilter:f1\|data\[0\] 2 REG LC_X16_Y3_N2 1 " "Info: 2: + IC(5.026 ns) + CELL(0.115 ns) = 6.616 ns; Loc. = LC_X16_Y3_N2; Fanout = 1; REG Node = 'sm_top:sm_top\|sm_metafilter:f1\|data\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.141 ns" { B2 sm_top:sm_top|sm_metafilter:f1|data[0] } "NODE_NAME" } } { "../../src/sm_top.v" "" { Text "F:/SPDS/LR_v1/src/sm_top.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 24.03 % ) " "Info: Total cell delay = 1.590 ns ( 24.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.026 ns ( 75.97 % ) " "Info: Total interconnect delay = 5.026 ns ( 75.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.616 ns" { B2 sm_top:sm_top|sm_metafilter:f1|data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.616 ns" { B2 {} B2~out0 {} sm_top:sm_top|sm_metafilter:f1|data[0] {} } { 0.000ns 0.000ns 5.026ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { CLK sm_top:sm_top|sm_metafilter:f1|data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_metafilter:f1|data[0] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.616 ns" { B2 sm_top:sm_top|sm_metafilter:f1|data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.616 ns" { B2 {} B2~out0 {} sm_top:sm_top|sm_metafilter:f1|data[0] {} } { 0.000ns 0.000ns 5.026ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 19:46:33 2017 " "Info: Processing ended: Mon Oct 30 19:46:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
