<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>
        Document
    </title>
    <link rel='stylesheet' href=../../../css/index.css />
    
    <link rel="icon" href="https://raw.githubusercontent.com/learner-lu/picbed/master/logo.png">
</head>

<body class="light">
    <a href="https://github.com/IcarusSong/cxl-papers.git" target="_blank" class="github-corner" aria-label="View source on GitHub"><svg width="80" height="80" viewBox="0 0 250 250" style="fill:#151513; color:#fff; position: absolute; top: 0; border: 0; right: 0;" aria-hidden="true"><path d="M0,0 L115,115 L130,115 L142,142 L250,250 L250,0 Z"></path><path d="M128.3,109.0 C113.8,99.7 119.0,89.6 119.0,89.6 C122.0,82.7 120.5,78.6 120.5,78.6 C119.2,72.0 123.4,76.3 123.4,76.3 C127.3,80.9 125.5,87.3 125.5,87.3 C122.9,97.6 130.6,101.9 134.4,103.2" fill="currentColor" style="transform-origin: 130px 106px;" class="octo-arm"></path><path d="M115.0,115.0 C114.9,115.1 118.7,116.5 119.8,115.4 L133.7,101.6 C136.9,99.2 139.9,98.4 142.2,98.6 C133.8,88.0 127.5,74.4 143.8,58.0 C148.5,53.4 154.0,51.2 159.7,51.0 C160.3,49.4 163.2,43.6 171.4,40.1 C171.4,40.1 176.1,42.5 178.8,56.2 C183.1,58.6 187.2,61.8 190.9,65.4 C194.5,69.0 197.7,73.2 200.1,77.6 C213.8,80.2 216.3,84.9 216.3,84.9 C212.7,93.1 206.9,96.0 205.4,96.6 C205.1,102.4 203.0,107.8 198.3,112.5 C181.9,128.9 168.3,122.5 157.7,114.1 C157.9,116.9 156.7,120.9 152.7,124.9 L141.0,136.5 C139.8,137.7 141.6,141.9 141.8,141.8 Z" fill="currentColor" class="octo-body"></path></svg></a><style>.github-corner:hover .octo-arm{animation:octocat-wave 560ms ease-in-out}@keyframes octocat-wave{0%,100%{transform:rotate(0)}20%,60%{transform:rotate(-25deg)}40%,80%{transform:rotate(10deg)}}@media (max-width:500px){.github-corner:hover .octo-arm{animation:none}.github-corner .octo-arm{animation:octocat-wave 560ms ease-in-out}}</style>
    <div class="header-navigator"><ul><li><a href="#h1-0">Memory Sharing with CXL: Hardware and Software Design Approaches</a><ul><li><a href="#h2-1">作者以及出版物</a><ul><li><a href="#h3-2">作者</a></li></ul><ul><li><a href="#h3-3">出版物</a></li></ul></li></ul><ul><li><a href="#h2-4">文章背景</a></li></ul><ul><li><a href="#h2-5">相关工作以及局限性</a></li></ul><ul><li><a href="#h2-6">论文发现以及论文贡献</a></li></ul></li></ul></div><div class='markdown-body'><h1 id="h1-0">Memory Sharing with CXL: Hardware and Software Design Approaches</h1><h2 id="h2-1">作者以及出版物</h2><h3 id="h3-2">作者</h3><p>Sunita Jain, Nagaradhesh Yeleswarapu, Hasan Al Maruf, Rita Gupta，均来自 AMD, Inc.</p><h3 id="h3-3">出版物</h3><p>arXiv:2404.03245v1</p><h2 id="h2-4">文章背景</h2><p>当前的服务器架构上，计算资源与内存资源是紧耦合的，并且内存工艺的发展也远落后于CPU。同时，这种紧耦合限制了服务器的灵活设计，导致计算、网络、I/O以及内存资源的搁置。从而造成数据中心TCO的增加。</p><p>CXL作为一种开放互联标准，有望对计算和内存资源进行解耦合。</p><ul><li>CXL 1.0/1.1 支持点对点连接 。</li></ul><ul><li>CXL 2.0 通过交换（switching，单级交换）技术支持内存池化（memory pooling）。</li></ul><ul><li>CXL 3.0 进一步支持多级交换和非树形拓扑（如Spine/Leaf、Mesh），极大地扩展了可组合机架级服务器的设计可能性 。更重要的是，CXL 3.0引入了跨多主机的内存共享（memory sharing）功能，并能通过反向无效化（Back Invalidation, BI）机制来维护硬件缓存一致性</li></ul><h2 id="h2-5">相关工作以及局限性</h2><p>Linux系统中的共享内存机制: Linux通过System V或POSIX API（如shmget, mmap）提供了成熟的进程间共享内存功能，这对于单机内的多进程通信非常高效。</p><ul><li>局限性: 这些机制被严格限制在单一主机内部，无法直接应用于如图2所示的多主机（multi-headed）CXL系统中的跨主机内存共享</li></ul><p><a data-lightbox="example-1" href="https://pic1.imgdb.cn/item/6874c57558cb8da5c8ac0798.png"><img loading="lazy" src="https://pic1.imgdb.cn/item/6874c57558cb8da5c8ac0798.png" alt=""></a></p><p>CXL本身的局限性：</p><ul><li>CXL2.0：议本身不提供对内存共享的硬件支持 。因此，要实现共享，必须完全通过软件层面来确保数据的一致性和并发控制，这对软件设计提出了很高的要求</li></ul><ul><li>CXL3.0：入了硬件一致性支持（通过BI），但同样面临挑战<ul><li>精确的窥探过滤器（Snoop Filter）: 如果对每一条缓存行（64B）进行精确跟踪，在共享内存容量巨大（如TB级别）时，其硬件开销将变得不切实际</li></ul><ul><li>不精确的窥探过滤器：使用更粗的粒度（4KB）进行跟踪，但这可能会造成不必要的BI窥探，从而降低性能。</li></ul></li></ul><h2 id="h2-6">论文发现以及论文贡献</h2><p><b>论文发现</b>: 核心发现是，无论是纯软件方案还是纯硬件方案，在实现大规模、高效的CXL内存共享时都存在显著的权衡和挑战 。CXL 2.0缺乏硬件支持，而CXL 3.0的硬件支持在面对大容量共享内存时，要么开销过大，要么性能不佳 。因此，有必要探索软件、硬件协同设计的混合模型。</p><p><b>论文共享</b>：</p><ul><li>提出了混合一致性模型: 针对CXL 3.0，文章提出了一种混合模型 。该模型建议仅对一小部分“关键”内存区域（如用于原子操作、信号量、元数据等）使用精确的、硬件管理的窥探过滤器来保证一致性，而对其余大部分共享区域则通过软件来管理一致性 。这种方法旨在性能开销和硬件实现的复杂度之间取得平衡</li></ul><p><a data-lightbox="example-1" href="https://pic1.imgdb.cn/item/6874c55058cb8da5c8ac05f4.png"><img loading="lazy" src="https://pic1.imgdb.cn/item/6874c55058cb8da5c8ac05f4.png" alt=""></a></p><ul><li>设计了两种软件共享框架: 针对缺乏硬件支持的场景（如CXL 2.0），文章提出了两种可行的软件实现方案 ：<ul><li>自定义框架: 一个包含CXL驱动、Verbs抽象层和上层协议的完整软件栈，用于实现跨主机通信、同步和内存管理</li></ul><p><a data-lightbox="example-1" href="https://pic1.imgdb.cn/item/6874c62d58cb8da5c8ac0c66.png"><img loading="lazy" src="https://pic1.imgdb.cn/item/6874c62d58cb8da5c8ac0c66.png" alt=""></a></p><ul><li>基于OpenSHMEM的实现: 提议扩展并利用成熟的PGAS（Partitioned Global Address Space）库——OpenSHMEM，来简化跨主机共享内存应用的开发</li></ul><p><a data-lightbox="example-1" href="https://pic1.imgdb.cn/item/6874c64758cb8da5c8ac0d13.png"><img loading="lazy" src="https://pic1.imgdb.cn/item/6874c64758cb8da5c8ac0d13.png" alt=""></a></p></li></ul><ul><li>设计了硬件辅助共享原型: 文章详细描述了一个基于双头CXL Type-3设备的硬件辅助共享内存原型设计 。该设计通过在CXL.io的MMIO空间中实现硬件原子操作来控制共享内存的写访问，从而简化了并发控制<ul><li>核心机制: 通过在CXL.io的MMIO（内存映射I/O）区域中实现硬件原子操作（如Test &amp; Set）来充当锁机制 。设计一个访问控制逻辑（Access Control Logic）层来管理锁的授予和释放，支持“单一写入者，多个读取者”的访问模式（读操作无需原子保护）</li></ul><ul><li>软硬协同流程: 应用程序通过驱动程序请求写权限 。驱动程序向硬件发送指令以获取锁 。硬件的访问控制逻辑处理请求并设置标志位，然后驱动通知应用程序可以写入 。写入完成后，应用程序通过驱动释放锁，硬件随之复位标志位</li></ul></li></ul><p><a data-lightbox="example-1" href="https://pic1.imgdb.cn/item/6874c6ae58cb8da5c8ac0fc3.png"><img loading="lazy" src="https://pic1.imgdb.cn/item/6874c6ae58cb8da5c8ac0fc3.png" alt=""></a></p></div>
    <div class="dir-tree"><ul><li><a href="../../md-docs/README" >README</a></li></ul><ul><li><a href="../../内存池化/Pond" >内存池化</a><ul><li><a href="../../内存池化/Pond" >Pond</a></li></ul><ul><li><a href="../../内存池化/Direct_CXL" >Direct_CXL</a></li></ul><ul><li><a href="../../内存池化/Against_CXL_Memory_Pooling" >Against_CXL_Memory_Pooling</a></li></ul><ul><li><a href="../../内存池化/Logical Memory Pools:  Flexible and Local Disaggregated Memory" >Logical Memory Pools:  Flexible and Local Disaggregated Memory</a></li></ul><ul><li><a href="../../内存池化/STARNUMA: Mitigating NUMA Challenges with Memory Pooling" >STARNUMA: Mitigating NUMA Challenges with Memory Pooling</a></li></ul><ul><li><a href="../../内存池化/Performance Evaluation on CXL-enabled Hybrid  Memory Pool" >Performance Evaluation on CXL-enabled Hybrid  Memory Pool</a></li></ul><ul><li><a href="../../内存池化/Memory Sharing with CXL: Hardware and Software Design Approaches" >Memory Sharing with CXL: Hardware and Software Design Approaches</a></li></ul></li></ul><ul><li><a href="../../内存分级/TPP" >内存分级</a><ul><li><a href="../../内存分级/TPP" >TPP</a></li></ul><ul><li><a href="../../内存分级/NeoMem" >NeoMem</a></li></ul></li></ul><ul><li><a href="../../带宽与延迟/Demystifying_CXL_Memory_with_Genuine_CXL-Ready_Systems_and_Devices" >带宽与延迟</a><ul><li><a href="../../带宽与延迟/Demystifying_CXL_Memory_with_Genuine_CXL-Ready_Systems_and_Devices" >Demystifying_CXL_Memory_with_Genuine_CXL-Ready_Systems_and_Devices</a></li></ul><ul><li><a href="../../带宽与延迟/Systematic CXL Memory Characterization and  Performance Analysis at Scale" >Systematic CXL Memory Characterization and  Performance Analysis at Scale</a></li></ul></li></ul><ul><li><a href="../../CXL-SSD/Hello_Bytes" >CXL-SSD</a><ul><li><a href="../../CXL-SSD/Hello_Bytes" >Hello_Bytes</a></li></ul><ul><li><a href="../../CXL-SSD/Cache_in_Hand" >Cache_in_Hand</a></li></ul></li></ul><ul><li><a href="../../simulation/CXL-DMsim" >simulation</a><ul><li><a href="../../simulation/CXL-DMsim" >CXL-DMsim</a></li></ul></li></ul><ul><li><a href="../../CXL探索/Enhanced_Memory_Functions" >CXL探索</a><ul><li><a href="../../CXL探索/Enhanced_Memory_Functions" >Enhanced_Memory_Functions</a></li></ul></li></ul><ul><li><a href="../../内存拓展/Breaking_Barriers:Expanding_GPU_Memory_with_Sub-Two_Digit_Nanosecond_Latency_CXL_Controller" >内存拓展</a><ul><li><a href="../../内存拓展/Breaking_Barriers:Expanding_GPU_Memory_with_Sub-Two_Digit_Nanosecond_Latency_CXL_Controller" >Breaking_Barriers:Expanding_GPU_Memory_with_Sub-Two_Digit_Nanosecond_Latency_CXL_Controller</a></li></ul><ul><li><a href="../../内存拓展/Accelerating_Performance_of_GPU-based_Workloads_Using_CXL" >Accelerating_Performance_of_GPU-based_Workloads_Using_CXL</a></li></ul></li></ul><ul><li><a href="../../Prefetch/Polaris: Enhancing CXL-based Memory Expanders with Memory-side Prefetching" >Prefetch</a><ul><li><a href="../../Prefetch/Polaris: Enhancing CXL-based Memory Expanders with Memory-side Prefetching" >Polaris: Enhancing CXL-based Memory Expanders with Memory-side Prefetching</a></li></ul></li></ul></div>
    <div class="zood"><a class="" href="https://github.com/luzhixing12345/zood" target="_blank">zood</a></div>
    <script type="text/javascript" src="../../../js/next_front.js"></script><script>addLink("../../内存池化/Performance Evaluation on CXL-enabled Hybrid  Memory Pool","../../内存分级/TPP","ab");</script><script type="text/javascript" src="../../../js/change_mode.js"></script><script>addChangeModeButton("../../../img/sun.png","../../../img/moon.png");</script><script type="text/javascript" src="../../../js/copy_code.js"></script><script>addCodeCopy("../../../img/clipboard.svg","../../../img/clipboard-check.svg");</script><script type="text/javascript" src="../../../js/navigator.js"></script><script type="text/javascript" src="../../../js/picture_preview.js"></script><script type="text/javascript" src="../../../js/global_js_configuration.js"></script>
</body>

</html>