Analysis & Synthesis report for system
Tue May 15 12:30:59 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |system_INTERFACE|system:interface|LCD_TEST:uLCD_TEST|mLCD_ST
 10. State Machine - |system_INTERFACE|system:interface|LCD_TEST:uLCD_TEST|LCD_Controller:u0|ST
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Added for RAM Pass-Through Logic
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for system:interface|REG:uREG|altsyncram:REG_mem_rtl_0|altsyncram_fbg1:auto_generated
 19. Parameter Settings for User Entity Instance: system:interface|control:ucontrol
 20. Parameter Settings for User Entity Instance: system:interface|LCD_TEST:uLCD_TEST
 21. Parameter Settings for User Entity Instance: system:interface|LCD_TEST:uLCD_TEST|LCD_Controller:u0
 22. Parameter Settings for Inferred Entity Instance: system:interface|REG:uREG|altsyncram:REG_mem_rtl_0
 23. altsyncram Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "system:interface|LCD_Selector:uLCD_selector"
 25. Port Connectivity Checks: "system:interface|LCD_TEST:uLCD_TEST"
 26. Port Connectivity Checks: "system:interface|ALU:uALU"
 27. Port Connectivity Checks: "system:interface|REG:uREG"
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 15 12:30:59 2018       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; system                                      ;
; Top-level Entity Name              ; system_INTERFACE                            ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 461                                         ;
;     Total combinational functions  ; 428                                         ;
;     Dedicated logic registers      ; 122                                         ;
; Total registers                    ; 122                                         ;
; Total pins                         ; 117                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 896                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; system_INTERFACE   ; system             ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                           ;
+----------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                              ; Library ;
+----------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; system.v                         ; yes             ; User Verilog HDL File                                 ; D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v                         ;         ;
; IMEM.v                           ; yes             ; User Verilog HDL File                                 ; D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/IMEM.v                           ;         ;
; REG.v                            ; yes             ; User Verilog HDL File                                 ; D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/REG.v                            ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File                                 ; D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v                            ;         ;
; DMEM.v                           ; yes             ; User Verilog HDL File                                 ; D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/DMEM.v                           ;         ;
; control.v                        ; yes             ; User Verilog HDL File                                 ; D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v                        ;         ;
; LED7SEG_decoder.v                ; yes             ; User Verilog HDL File                                 ; D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LED7SEG_decoder.v                ;         ;
; ALU_control.v                    ; yes             ; User Verilog HDL File                                 ; D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU_control.v                    ;         ;
; Exception_Handle.v               ; yes             ; User Verilog HDL File                                 ; D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/Exception_Handle.v               ;         ;
; Sign_Extend.v                    ; yes             ; User Verilog HDL File                                 ; D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/Sign_Extend.v                    ;         ;
; EPC.v                            ; yes             ; User Verilog HDL File                                 ; D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/EPC.v                            ;         ;
; LCD_Controller.v                 ; yes             ; User Verilog HDL File                                 ; D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Controller.v                 ;         ;
; LCD_TEST.v                       ; yes             ; User Verilog HDL File                                 ; D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_TEST.v                       ;         ;
; LCD_Selector.v                   ; yes             ; User Verilog HDL File                                 ; D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v                   ;         ;
; system_INTERFACE.v               ; yes             ; User Verilog HDL File                                 ; D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v               ;         ;
; dmem_mem.bin                     ; yes             ; Auto-Found Unspecified File                           ; D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/dmem_mem.bin                     ;         ;
; imem_mem.bin                     ; yes             ; Auto-Found Unspecified File                           ; D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/imem_mem.bin                     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                                          ; e:/games/soft/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                                          ; e:/games/soft/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                                          ; e:/games/soft/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                                          ; e:/games/soft/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                          ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                                          ; e:/games/soft/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                                          ; e:/games/soft/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;         ;
; altrom.inc                       ; yes             ; Megafunction                                          ; e:/games/soft/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                              ;         ;
; altram.inc                       ; yes             ; Megafunction                                          ; e:/games/soft/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                                          ; e:/games/soft/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                            ;         ;
; db/altsyncram_fbg1.tdf           ; yes             ; Auto-Generated Megafunction                           ; D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_fbg1.tdf           ;         ;
; db/system.ram0_reg_15692.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/system.ram0_reg_15692.hdl.mif ;         ;
+----------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 117              ;
; Total memory bits        ; 896              ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; KEY[0]~input     ;
; Maximum fan-out          ; 99               ;
; Total fan-out            ; 2079             ;
; Average fan-out          ; 2.56             ;
+--------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                 ; Entity Name      ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+------------------+--------------+
; |system_INTERFACE                            ; 428 (1)             ; 122 (0)                   ; 896         ; 0            ; 0       ; 0         ; 0         ; 117  ; 0            ; |system_INTERFACE                                                                                   ; system_INTERFACE ; work         ;
;    |system:interface|                        ; 427 (52)            ; 122 (8)                   ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |system_INTERFACE|system:interface                                                                  ; system           ; work         ;
;       |ALU:uALU|                             ; 28 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |system_INTERFACE|system:interface|ALU:uALU                                                         ; ALU              ; work         ;
;       |ALU_control:uALU_control|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |system_INTERFACE|system:interface|ALU_control:uALU_control                                         ; ALU_control      ; work         ;
;       |EPC:uEPC|                             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |system_INTERFACE|system:interface|EPC:uEPC                                                         ; EPC              ; work         ;
;       |IMEM:uIMEM|                           ; 4 (4)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |system_INTERFACE|system:interface|IMEM:uIMEM                                                       ; IMEM             ; work         ;
;       |LCD_Selector:uLCD_selector|           ; 80 (80)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |system_INTERFACE|system:interface|LCD_Selector:uLCD_selector                                       ; LCD_Selector     ; work         ;
;       |LCD_TEST:uLCD_TEST|                   ; 225 (204)           ; 51 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |system_INTERFACE|system:interface|LCD_TEST:uLCD_TEST                                               ; LCD_TEST         ; work         ;
;          |LCD_Controller:u0|                 ; 21 (21)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |system_INTERFACE|system:interface|LCD_TEST:uLCD_TEST|LCD_Controller:u0                             ; LCD_Controller   ; work         ;
;       |REG:uREG|                             ; 29 (29)             ; 60 (60)                   ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |system_INTERFACE|system:interface|REG:uREG                                                         ; REG              ; work         ;
;          |altsyncram:REG_mem_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |system_INTERFACE|system:interface|REG:uREG|altsyncram:REG_mem_rtl_0                                ; altsyncram       ; work         ;
;             |altsyncram_fbg1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |system_INTERFACE|system:interface|REG:uREG|altsyncram:REG_mem_rtl_0|altsyncram_fbg1:auto_generated ; altsyncram_fbg1  ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------+
; Name                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                              ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------+
; system:interface|REG:uREG|altsyncram:REG_mem_rtl_0|altsyncram_fbg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; db/system.ram0_REG_15692.hdl.mif ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |system_INTERFACE|system:interface|LCD_TEST:uLCD_TEST|mLCD_ST      ;
+----------------+----------------+----------------+----------------+----------------+
; Name           ; mLCD_ST.000011 ; mLCD_ST.000010 ; mLCD_ST.000001 ; mLCD_ST.000000 ;
+----------------+----------------+----------------+----------------+----------------+
; mLCD_ST.000000 ; 0              ; 0              ; 0              ; 0              ;
; mLCD_ST.000001 ; 0              ; 0              ; 1              ; 1              ;
; mLCD_ST.000010 ; 0              ; 1              ; 0              ; 1              ;
; mLCD_ST.000011 ; 1              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |system_INTERFACE|system:interface|LCD_TEST:uLCD_TEST|LCD_Controller:u0|ST ;
+-------+-------+-------+-------+------------------------------------------------------------+
; Name  ; ST.11 ; ST.10 ; ST.01 ; ST.00                                                      ;
+-------+-------+-------+-------+------------------------------------------------------------+
; ST.00 ; 0     ; 0     ; 0     ; 0                                                          ;
; ST.01 ; 0     ; 0     ; 1     ; 1                                                          ;
; ST.10 ; 0     ; 1     ; 0     ; 1                                                          ;
; ST.11 ; 1     ; 0     ; 0     ; 1                                                          ;
+-------+-------+-------+-------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                               ;
+-----------------------------------------------------------------------------------+--------------------------------------------------------------+
; Register name                                                                     ; Reason for Removal                                           ;
+-----------------------------------------------------------------------------------+--------------------------------------------------------------+
; system:interface|IMEM:uIMEM|IMEM_instruction[0,1,3,4,7..14,16,18,19,26..28,30,31] ; Stuck at GND due to stuck port data_in                       ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[1,2,5..8]                          ; Stuck at GND due to stuck port data_in                       ;
; system:interface|IMEM:uIMEM|IMEM_instruction[20]                                  ; Lost fanout                                                  ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[3]                                 ; Stuck at GND due to stuck port data_in                       ;
; system:interface|IMEM:uIMEM|IMEM_instruction[2,6,24]                              ; Merged with system:interface|IMEM:uIMEM|IMEM_instruction[29] ;
; system:interface|IMEM:uIMEM|IMEM_instruction[17,25]                               ; Merged with system:interface|IMEM:uIMEM|IMEM_instruction[15] ;
; system:interface|LCD_TEST:uLCD_TEST|mLCD_ST~8                                     ; Lost fanout                                                  ;
; system:interface|LCD_TEST:uLCD_TEST|mLCD_ST~9                                     ; Lost fanout                                                  ;
; system:interface|LCD_TEST:uLCD_TEST|mLCD_ST~10                                    ; Lost fanout                                                  ;
; system:interface|LCD_TEST:uLCD_TEST|mLCD_ST~11                                    ; Lost fanout                                                  ;
; system:interface|LCD_TEST:uLCD_TEST|mLCD_ST~12                                    ; Lost fanout                                                  ;
; system:interface|LCD_TEST:uLCD_TEST|mLCD_ST~13                                    ; Lost fanout                                                  ;
; system:interface|LCD_TEST:uLCD_TEST|LCD_Controller:u0|ST~8                        ; Lost fanout                                                  ;
; system:interface|LCD_TEST:uLCD_TEST|LCD_Controller:u0|ST~9                        ; Lost fanout                                                  ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[51..58]                            ; Lost fanout                                                  ;
; Total Number of Removed Registers = 49                                            ;                                                              ;
+-----------------------------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                        ;
+--------------------------------------------------+---------------------------+-----------------------------------------------------+
; Register name                                    ; Reason for Removal        ; Registers Removed due to This Register              ;
+--------------------------------------------------+---------------------------+-----------------------------------------------------+
; system:interface|IMEM:uIMEM|IMEM_instruction[31] ; Stuck at GND              ; system:interface|REG:uREG|REG_mem_rtl_0_bypass[1],  ;
;                                                  ; due to stuck port data_in ; system:interface|REG:uREG|REG_mem_rtl_0_bypass[5],  ;
;                                                  ;                           ; system:interface|REG:uREG|REG_mem_rtl_0_bypass[7],  ;
;                                                  ;                           ; system:interface|IMEM:uIMEM|IMEM_instruction[20],   ;
;                                                  ;                           ; system:interface|REG:uREG|REG_mem_rtl_0_bypass[3],  ;
;                                                  ;                           ; system:interface|REG:uREG|REG_mem_rtl_0_bypass[52], ;
;                                                  ;                           ; system:interface|REG:uREG|REG_mem_rtl_0_bypass[54], ;
;                                                  ;                           ; system:interface|REG:uREG|REG_mem_rtl_0_bypass[56], ;
;                                                  ;                           ; system:interface|REG:uREG|REG_mem_rtl_0_bypass[58]  ;
+--------------------------------------------------+---------------------------+-----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 122   ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 8     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 40    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------+
; Inverted Register Statistics                                 ;
+----------------------------------------------------+---------+
; Inverted Register                                  ; Fan out ;
+----------------------------------------------------+---------+
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[12] ; 1       ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[14] ; 1       ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[16] ; 1       ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[18] ; 1       ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[20] ; 1       ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[22] ; 1       ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[24] ; 1       ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[26] ; 1       ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[28] ; 1       ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[30] ; 1       ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[32] ; 1       ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[34] ; 1       ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[36] ; 1       ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[38] ; 1       ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[40] ; 1       ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[42] ; 1       ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[44] ; 1       ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[60] ; 1       ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[62] ; 1       ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[64] ; 1       ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[66] ; 1       ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[68] ; 1       ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[70] ; 1       ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[72] ; 1       ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[74] ; 1       ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[46] ; 1       ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[48] ; 1       ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[50] ; 1       ;
; Total number of inverted registers = 28            ;         ;
+----------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                   ;
+----------------------------------------------------+-----------------------------------------+
; Register Name                                      ; RAM Name                                ;
+----------------------------------------------------+-----------------------------------------+
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[0]  ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[1]  ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[2]  ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[3]  ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[4]  ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[5]  ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[6]  ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[7]  ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[8]  ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[9]  ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[10] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[11] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[12] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[13] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[14] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[15] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[16] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[17] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[18] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[19] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[20] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[21] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[22] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[23] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[24] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[25] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[26] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[27] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[28] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[29] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[30] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[31] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[32] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[33] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[34] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[35] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[36] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[37] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[38] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[39] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[40] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[41] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[42] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[43] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[44] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[45] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[46] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[47] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[48] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[49] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[50] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[51] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[52] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[53] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[54] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[55] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[56] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[57] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[58] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[59] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[60] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[61] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[62] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[63] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[64] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[65] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[66] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[67] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[68] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[69] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[70] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[71] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[72] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[73] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
; system:interface|REG:uREG|REG_mem_rtl_0_bypass[74] ; system:interface|REG:uREG|REG_mem_rtl_0 ;
+----------------------------------------------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                          ;
+------------------------------------------------------+-----------------------------------------+------+
; Register Name                                        ; Megafunction                            ; Type ;
+------------------------------------------------------+-----------------------------------------+------+
; system:interface|IMEM:uIMEM|IMEM_instruction[21..23] ; system:interface|REG:uREG|REG_mem_rtl_0 ; RAM  ;
+------------------------------------------------------+-----------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |system_INTERFACE|system:interface|LCD_TEST:uLCD_TEST|LUT_INDEX[3]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |system_INTERFACE|system:interface|LCD_TEST:uLCD_TEST|LCD_Controller:u0|oDone ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |system_INTERFACE|system:interface|ALU:uALU|Mux28                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |system_INTERFACE|system:interface|ALU:uALU|Mux3                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |system_INTERFACE|system:interface|ledr[11]                                   ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |system_INTERFACE|system:interface|ledr[1]                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |system_INTERFACE|system:interface|ledr[7]                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |system_INTERFACE|system:interface|LCD_TEST:uLCD_TEST|mLCD_ST                 ;
; 66:1               ; 8 bits    ; 352 LEs       ; 16 LEs               ; 336 LEs                ; No         ; |system_INTERFACE|system:interface|LCD_Selector:uLCD_selector|Selector19      ;
; 256:1              ; 7 bits    ; 1190 LEs      ; 21 LEs               ; 1169 LEs               ; No         ; |system_INTERFACE|system:interface|LCD_Selector:uLCD_selector|Selector28      ;
; 256:1              ; 3 bits    ; 510 LEs       ; 12 LEs               ; 498 LEs                ; No         ; |system_INTERFACE|system:interface|LCD_Selector:uLCD_selector|Selector18      ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |system_INTERFACE|system:interface|LCD_Selector:uLCD_selector|Selector7       ;
; 68:1               ; 2 bits    ; 90 LEs        ; 8 LEs                ; 82 LEs                 ; No         ; |system_INTERFACE|system:interface|LCD_Selector:uLCD_selector|Selector0       ;
; 18:1               ; 2 bits    ; 24 LEs        ; 10 LEs               ; 14 LEs                 ; No         ; |system_INTERFACE|system:interface|LCD_Selector:uLCD_selector|Selector6       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for system:interface|REG:uREG|altsyncram:REG_mem_rtl_0|altsyncram_fbg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:interface|control:ucontrol ;
+----------------+--------+------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                 ;
+----------------+--------+------------------------------------------------------+
; Jump           ; 1      ; Unsigned Binary                                      ;
; Branch         ; 1      ; Unsigned Binary                                      ;
; MemRead        ; 1      ; Unsigned Binary                                      ;
; MemWrite       ; 1      ; Unsigned Binary                                      ;
; Mem2Reg        ; 1      ; Unsigned Binary                                      ;
; ALUop_io       ; 00     ; Unsigned Binary                                      ;
; ALUop_branch   ; 01     ; Unsigned Binary                                      ;
; ALUop_R        ; 10     ; Unsigned Binary                                      ;
; ALUop_I        ; 11     ; Unsigned Binary                                      ;
; Exception      ; 1      ; Unsigned Binary                                      ;
; ALUsrc         ; 1      ; Unsigned Binary                                      ;
; RegWrite       ; 1      ; Unsigned Binary                                      ;
; RegDst         ; 1      ; Unsigned Binary                                      ;
; add            ; 000000 ; Unsigned Binary                                      ;
; _nor           ; 000000 ; Unsigned Binary                                      ;
; _or            ; 000000 ; Unsigned Binary                                      ;
; slt            ; 000000 ; Unsigned Binary                                      ;
; sll            ; 000000 ; Unsigned Binary                                      ;
; sltu           ; 000000 ; Unsigned Binary                                      ;
; srl            ; 000000 ; Unsigned Binary                                      ;
; sub            ; 000000 ; Unsigned Binary                                      ;
; jr             ; 000000 ; Unsigned Binary                                      ;
; _xor           ; 000000 ; Unsigned Binary                                      ;
; addi           ; 001000 ; Unsigned Binary                                      ;
; lw             ; 100011 ; Unsigned Binary                                      ;
; sw             ; 101011 ; Unsigned Binary                                      ;
; j              ; 000010 ; Unsigned Binary                                      ;
; jal            ; 000011 ; Unsigned Binary                                      ;
; beq            ; 000100 ; Unsigned Binary                                      ;
; bne            ; 000101 ; Unsigned Binary                                      ;
; slti           ; 001010 ; Unsigned Binary                                      ;
; sltiu          ; 001011 ; Unsigned Binary                                      ;
; andi           ; 001100 ; Unsigned Binary                                      ;
; ori            ; 001101 ; Unsigned Binary                                      ;
; lui            ; 001111 ; Unsigned Binary                                      ;
; lbu            ; 100100 ; Unsigned Binary                                      ;
; lhu            ; 100101 ; Unsigned Binary                                      ;
; sb             ; 101000 ; Unsigned Binary                                      ;
; sh             ; 101001 ; Unsigned Binary                                      ;
+----------------+--------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:interface|LCD_TEST:uLCD_TEST ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; LCD_INTIAL     ; 0     ; Signed Integer                                          ;
; LCD_LINE1      ; 5     ; Signed Integer                                          ;
; LCD_CH_LINE    ; 21    ; Signed Integer                                          ;
; LCD_LINE2      ; 22    ; Signed Integer                                          ;
; LUT_SIZE       ; 38    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:interface|LCD_TEST:uLCD_TEST|LCD_Controller:u0 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; CLK_Divide     ; 16    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:interface|REG:uREG|altsyncram:REG_mem_rtl_0 ;
+------------------------------------+----------------------------------+-----------------------------+
; Parameter Name                     ; Value                            ; Type                        ;
+------------------------------------+----------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT                        ; Untyped                     ;
; WIDTH_A                            ; 32                               ; Untyped                     ;
; WIDTHAD_A                          ; 5                                ; Untyped                     ;
; NUMWORDS_A                         ; 32                               ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                     ;
; WIDTH_B                            ; 32                               ; Untyped                     ;
; WIDTHAD_B                          ; 5                                ; Untyped                     ;
; NUMWORDS_B                         ; 32                               ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0                           ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                                ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                     ;
; BYTE_SIZE                          ; 8                                ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                     ;
; INIT_FILE                          ; db/system.ram0_REG_15692.hdl.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                           ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                           ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone IV GX                    ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_fbg1                  ; Untyped                     ;
+------------------------------------+----------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 1                                                  ;
; Entity Instance                           ; system:interface|REG:uREG|altsyncram:REG_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 32                                                 ;
;     -- NUMWORDS_A                         ; 32                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 32                                                 ;
;     -- NUMWORDS_B                         ; 32                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:interface|LCD_Selector:uLCD_selector"                                                           ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; PC[31..8]               ; Input  ; Info     ; Stuck at GND                                                                        ;
; ALU_status_data[31..8]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; control_data[31..11]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; ALU_control_data[31..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; EPC_data[31..8]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; ox2                     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oz6                     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:interface|LCD_TEST:uLCD_TEST"                                                                                                        ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                    ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; iRST_N ; Input ; Info     ; Stuck at VCC                                                                                                                               ;
; x2     ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "x2[3..1]" will be connected to GND. ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:interface|ALU:uALU"                                                                                                                                      ;
+---------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                 ;
+---------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALU_operand_1 ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "ALU_operand_1[31..1]" will be connected to GND. ;
+---------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:interface|REG:uREG"                                                                                                                                                                 ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                          ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; REG_address_wr ; Input  ; Warning  ; Input port expression (6 bits) is wider than the input port (5 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; REG_data_out1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 117                         ;
; cycloneiii_ff         ; 122                         ;
;     CLR               ; 8                           ;
;     ENA               ; 22                          ;
;     ENA SCLR          ; 18                          ;
;     plain             ; 74                          ;
; cycloneiii_lcell_comb ; 429                         ;
;     arith             ; 40                          ;
;         2 data inputs ; 40                          ;
;     normal            ; 389                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 43                          ;
;         3 data inputs ; 75                          ;
;         4 data inputs ; 262                         ;
; cycloneiii_ram_block  ; 28                          ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 5.99                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Tue May 15 12:30:32 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_Computer_simplified -c system
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file system.v
    Info (12023): Found entity 1: system File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: IMEM File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/IMEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg.v
    Info (12023): Found entity 1: REG File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/REG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: DMEM File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/DMEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file led7seg_decoder.v
    Info (12023): Found entity 1: LED7SEG_decoder File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LED7SEG_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_control.v
    Info (12023): Found entity 1: ALU_control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file exception_handle.v
    Info (12023): Found entity 1: Exception_Handle File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/Exception_Handle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sign_extend.v
    Info (12023): Found entity 1: Sign_Ext File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/Sign_Extend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file epc.v
    Info (12023): Found entity 1: EPC File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/EPC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lcd_controller.v
    Info (12023): Found entity 1: LCD_Controller File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lcd_test.v
    Info (12023): Found entity 1: LCD_TEST File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_TEST.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lcd_selector.v
    Info (12023): Found entity 1: LCD_Selector File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 1
Warning (10463): Verilog HDL Declaration warning at system_INTERFACE.v(49): "interface" is SystemVerilog-2005 keyword File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file system_interface.v
    Info (12023): Found entity 1: system_INTERFACE File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at system.v(65): created implicit net for "EH_Led" File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v Line: 65
Warning (10236): Verilog HDL Implicit Net warning at system.v(99): created implicit net for "Reg_Out_1" File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v Line: 99
Warning (10236): Verilog HDL Implicit Net warning at system.v(109): created implicit net for "Mem_Write_f" File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v Line: 109
Warning (10236): Verilog HDL Implicit Net warning at system.v(110): created implicit net for "Mem_Read_f" File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v Line: 110
Warning (10236): Verilog HDL Implicit Net warning at system.v(219): created implicit net for "x" File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v Line: 219
Info (12127): Elaborating entity "system_INTERFACE" for the top level hierarchy
Info (12128): Elaborating entity "system" for hierarchy "system:interface" File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 49
Warning (10036): Verilog HDL or VHDL warning at system.v(65): object "EH_Led" assigned a value but never read File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v Line: 65
Warning (10230): Verilog HDL assignment warning at system.v(150): truncated value with size 32 to match size of target (1) File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v Line: 150
Warning (10230): Verilog HDL assignment warning at system.v(151): truncated value with size 32 to match size of target (1) File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v Line: 151
Warning (10230): Verilog HDL assignment warning at system.v(152): truncated value with size 32 to match size of target (1) File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v Line: 152
Warning (10230): Verilog HDL assignment warning at system.v(181): truncated value with size 32 to match size of target (8) File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v Line: 181
Warning (10034): Output port "EH_led" at system.v(13) has no driver File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v Line: 13
Warning (10034): Output port "LCD_ON" at system.v(17) has no driver File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v Line: 17
Info (12128): Elaborating entity "IMEM" for hierarchy "system:interface|IMEM:uIMEM" File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v Line: 81
Warning (10850): Verilog HDL warning at IMEM.v(12): number of words (8) in memory file does not match the number of elements in the address range [0:255] File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/IMEM.v Line: 12
Warning (10030): Net "IMEM_mem.data_a" at IMEM.v(8) has no driver or initial value, using a default initial value '0' File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/IMEM.v Line: 8
Warning (10030): Net "IMEM_mem.waddr_a" at IMEM.v(8) has no driver or initial value, using a default initial value '0' File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/IMEM.v Line: 8
Warning (10030): Net "IMEM_mem.we_a" at IMEM.v(8) has no driver or initial value, using a default initial value '0' File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/IMEM.v Line: 8
Info (12128): Elaborating entity "REG" for hierarchy "system:interface|REG:uREG" File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v Line: 93
Info (12128): Elaborating entity "ALU" for hierarchy "system:interface|ALU:uALU" File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v Line: 103
Warning (10235): Verilog HDL Always Construct warning at ALU.v(16): variable "ALU_operand_1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v Line: 16
Warning (10235): Verilog HDL Always Construct warning at ALU.v(16): variable "ALU_operand_2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v Line: 16
Warning (10235): Verilog HDL Always Construct warning at ALU.v(17): variable "ALU_operand_1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v Line: 17
Warning (10235): Verilog HDL Always Construct warning at ALU.v(17): variable "ALU_operand_2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v Line: 17
Warning (10235): Verilog HDL Always Construct warning at ALU.v(19): variable "ALU_operand_1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v Line: 19
Warning (10235): Verilog HDL Always Construct warning at ALU.v(19): variable "ALU_operand_2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v Line: 19
Warning (10235): Verilog HDL Always Construct warning at ALU.v(20): variable "ALU_operand_1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v Line: 20
Warning (10235): Verilog HDL Always Construct warning at ALU.v(20): variable "ALU_operand_2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v Line: 20
Warning (10235): Verilog HDL Always Construct warning at ALU.v(21): variable "ALU_operand_1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v Line: 21
Warning (10235): Verilog HDL Always Construct warning at ALU.v(21): variable "ALU_operand_2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v Line: 21
Warning (10235): Verilog HDL Always Construct warning at ALU.v(22): variable "ALU_operand_1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v Line: 22
Warning (10235): Verilog HDL Always Construct warning at ALU.v(22): variable "ALU_operand_2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v Line: 22
Warning (10235): Verilog HDL Always Construct warning at ALU.v(23): variable "ALU_operand_1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v Line: 23
Warning (10235): Verilog HDL Always Construct warning at ALU.v(23): variable "ALU_operand_2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v Line: 23
Warning (10235): Verilog HDL Always Construct warning at ALU.v(24): variable "ALU_operand_1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v Line: 24
Warning (10235): Verilog HDL Always Construct warning at ALU.v(24): variable "ALU_operand_2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v Line: 24
Warning (10235): Verilog HDL Always Construct warning at ALU.v(25): variable "ALU_operand_1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v Line: 25
Warning (10235): Verilog HDL Always Construct warning at ALU.v(25): variable "ALU_operand_2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v Line: 25
Warning (10235): Verilog HDL Always Construct warning at ALU.v(26): variable "ALU_operand_1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v Line: 26
Warning (10235): Verilog HDL Always Construct warning at ALU.v(26): variable "ALU_operand_2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v Line: 26
Warning (10240): Verilog HDL Always Construct warning at ALU.v(13): inferring latch(es) for variable "result_temp", which holds its previous value in one or more paths through the always construct File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at ALU.v(32): inferring latch(es) for variable "ALU_status", which holds its previous value in one or more paths through the always construct File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v Line: 32
Info (10041): Inferred latch for "ALU_status[0]" at ALU.v(60) File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v Line: 60
Info (10041): Inferred latch for "ALU_status[1]" at ALU.v(60) File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v Line: 60
Info (10041): Inferred latch for "ALU_status[3]" at ALU.v(60) File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v Line: 60
Info (10041): Inferred latch for "ALU_status[4]" at ALU.v(60) File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v Line: 60
Info (10041): Inferred latch for "ALU_status[5]" at ALU.v(60) File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v Line: 60
Info (10041): Inferred latch for "ALU_status[6]" at ALU.v(60) File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v Line: 60
Info (10041): Inferred latch for "ALU_status[7]" at ALU.v(60) File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v Line: 60
Info (10041): Inferred latch for "result_temp[32]" at ALU.v(13) File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v Line: 13
Info (12128): Elaborating entity "DMEM" for hierarchy "system:interface|DMEM:uDMEM" File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v Line: 113
Warning (10850): Verilog HDL warning at DMEM.v(14): number of words (1024) in memory file does not match the number of elements in the address range [0:255] File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/DMEM.v Line: 14
Info (12128): Elaborating entity "control" for hierarchy "system:interface|control:ucontrol" File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v Line: 119
Info (12128): Elaborating entity "ALU_control" for hierarchy "system:interface|ALU_control:uALU_control" File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v Line: 138
Warning (10235): Verilog HDL Always Construct warning at ALU_control.v(9): variable "ALU_control_funct" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU_control.v Line: 9
Warning (10235): Verilog HDL Always Construct warning at ALU_control.v(12): variable "ALU_control_funct" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU_control.v Line: 12
Warning (10235): Verilog HDL Always Construct warning at ALU_control.v(15): variable "ALU_control_funct" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU_control.v Line: 15
Warning (10235): Verilog HDL Always Construct warning at ALU_control.v(18): variable "ALU_control_funct" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU_control.v Line: 18
Warning (10235): Verilog HDL Always Construct warning at ALU_control.v(21): variable "ALU_control_funct" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU_control.v Line: 21
Warning (10235): Verilog HDL Always Construct warning at ALU_control.v(24): variable "ALU_control_funct" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU_control.v Line: 24
Warning (10235): Verilog HDL Always Construct warning at ALU_control.v(27): variable "ALU_control_funct" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU_control.v Line: 27
Info (12128): Elaborating entity "Exception_Handle" for hierarchy "system:interface|Exception_Handle:uException_Handle" File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v Line: 147
Warning (10240): Verilog HDL Always Construct warning at Exception_Handle.v(10): inferring latch(es) for variable "EH_flag", which holds its previous value in one or more paths through the always construct File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/Exception_Handle.v Line: 10
Info (10041): Inferred latch for "EH_flag" at Exception_Handle.v(10) File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/Exception_Handle.v Line: 10
Info (12128): Elaborating entity "Sign_Ext" for hierarchy "system:interface|Sign_Ext:uSign_Ext" File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v Line: 165
Info (12128): Elaborating entity "EPC" for hierarchy "system:interface|EPC:uEPC" File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v Line: 211
Warning (10235): Verilog HDL Always Construct warning at EPC.v(10): variable "EPC_PC" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/EPC.v Line: 10
Info (12128): Elaborating entity "LCD_TEST" for hierarchy "system:interface|LCD_TEST:uLCD_TEST" File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v Line: 222
Warning (10230): Verilog HDL assignment warning at LCD_TEST.v(66): truncated value with size 32 to match size of target (18) File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_TEST.v Line: 66
Warning (10230): Verilog HDL assignment warning at LCD_TEST.v(74): truncated value with size 32 to match size of target (6) File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_TEST.v Line: 74
Warning (10230): Verilog HDL assignment warning at LCD_TEST.v(79): truncated value with size 32 to match size of target (6) File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_TEST.v Line: 79
Info (12128): Elaborating entity "LCD_Controller" for hierarchy "system:interface|LCD_TEST:uLCD_TEST|LCD_Controller:u0" File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_TEST.v Line: 144
Warning (10230): Verilog HDL assignment warning at LCD_Controller.v(68): truncated value with size 32 to match size of target (5) File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Controller.v Line: 68
Info (12128): Elaborating entity "LED7SEG_decoder" for hierarchy "system:interface|LED7SEG_decoder:u0" File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v Line: 243
Info (12128): Elaborating entity "LCD_Selector" for hierarchy "system:interface|LCD_Selector:uLCD_selector" File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v Line: 298
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(16): variable "IMEM_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 16
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(17): variable "IMEM_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 17
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(18): variable "IMEM_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 18
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(19): variable "IMEM_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 19
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(20): variable "IMEM_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 20
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(21): variable "IMEM_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 21
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(22): variable "IMEM_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 22
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(23): variable "IMEM_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 23
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(28): variable "REG_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 28
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(29): variable "REG_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 29
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(30): variable "REG_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 30
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(31): variable "REG_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 31
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(32): variable "REG_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 32
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(33): variable "REG_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 33
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(34): variable "REG_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 34
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(35): variable "REG_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 35
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(40): variable "ALU_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 40
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(41): variable "ALU_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 41
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(42): variable "ALU_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 42
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(43): variable "ALU_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 43
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(44): variable "ALU_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 44
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(45): variable "ALU_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 45
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(46): variable "ALU_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 46
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(47): variable "ALU_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 47
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(52): variable "ALU_status_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 52
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(53): variable "ALU_status_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 53
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(54): variable "ALU_status_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 54
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(55): variable "ALU_status_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 55
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(56): variable "ALU_status_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 56
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(57): variable "ALU_status_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 57
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(58): variable "ALU_status_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 58
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(59): variable "ALU_status_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 59
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(64): variable "DMEM_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 64
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(65): variable "DMEM_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 65
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(66): variable "DMEM_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 66
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(67): variable "DMEM_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 67
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(68): variable "DMEM_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 68
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(69): variable "DMEM_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 69
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(70): variable "DMEM_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 70
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(71): variable "DMEM_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 71
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(76): variable "control_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 76
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(77): variable "control_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 77
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(78): variable "control_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 78
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(79): variable "control_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 79
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(80): variable "control_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 80
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(81): variable "control_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 81
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(82): variable "control_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 82
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(83): variable "control_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 83
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(88): variable "ALU_control_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 88
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(89): variable "ALU_control_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 89
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(90): variable "ALU_control_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 90
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(91): variable "ALU_control_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 91
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(92): variable "ALU_control_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 92
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(93): variable "ALU_control_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 93
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(94): variable "ALU_control_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 94
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(95): variable "ALU_control_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 95
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(100): variable "EPC_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 100
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(101): variable "EPC_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 101
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(102): variable "EPC_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 102
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(103): variable "EPC_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 103
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(104): variable "EPC_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 104
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(105): variable "EPC_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 105
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(106): variable "EPC_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 106
Warning (10235): Verilog HDL Always Construct warning at LCD_Selector.v(107): variable "EPC_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 107
Info (10264): Verilog HDL Case Statement information at LCD_Selector.v(12): all case item expressions in this case statement are onehot File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v Line: 12
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/system.ram0_REG_15692.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "system:interface|REG:uREG|REG_mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "system:interface|IMEM:uIMEM|IMEM_mem" is uninferred due to asynchronous read logic File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/IMEM.v Line: 8
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/system.ram0_IMEM_257482.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:interface|REG:uREG|REG_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/system.ram0_REG_15692.hdl.mif
Info (12130): Elaborated megafunction instantiation "system:interface|REG:uREG|altsyncram:REG_mem_rtl_0"
Info (12133): Instantiated megafunction "system:interface|REG:uREG|altsyncram:REG_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/system.ram0_REG_15692.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fbg1.tdf
    Info (12023): Found entity 1: altsyncram_fbg1 File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_fbg1.tdf Line: 28
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "system:interface|REG:uREG|altsyncram:REG_mem_rtl_0|altsyncram_fbg1:auto_generated|ram_block1a20" File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_fbg1.tdf Line: 638
        Warning (14320): Synthesized away node "system:interface|REG:uREG|altsyncram:REG_mem_rtl_0|altsyncram_fbg1:auto_generated|ram_block1a21" File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_fbg1.tdf Line: 668
        Warning (14320): Synthesized away node "system:interface|REG:uREG|altsyncram:REG_mem_rtl_0|altsyncram_fbg1:auto_generated|ram_block1a22" File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_fbg1.tdf Line: 698
        Warning (14320): Synthesized away node "system:interface|REG:uREG|altsyncram:REG_mem_rtl_0|altsyncram_fbg1:auto_generated|ram_block1a23" File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_fbg1.tdf Line: 728
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_ON" is stuck at GND File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 12
    Warning (13410): Pin "LCD_RW" is stuck at GND File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 12
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 10
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 14
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 14
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 14
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 13
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 13
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 13
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 15
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 15
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 15
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 16
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 16
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 16
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 17
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 17
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 17
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 18
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 18
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 18
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 19
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 19
    Warning (13410): Pin "HEX6[6]" is stuck at VCC File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 19
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 20
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 20
    Warning (13410): Pin "HEX7[6]" is stuck at VCC File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 20
Info (286030): Timing-Driven Synthesis is running
Info (17049): 17 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/output_files/system.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 7
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 7
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 8
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v Line: 8
Info (21057): Implemented 636 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 94 output pins
    Info (21061): Implemented 491 logic cells
    Info (21064): Implemented 28 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 161 warnings
    Info: Peak virtual memory: 746 megabytes
    Info: Processing ended: Tue May 15 12:30:59 2018
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:53


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/output_files/system.map.smsg.


