Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Oct 23 12:34:43 2019
| Host         : EE10854 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.128        0.000                      0                13415        0.029        0.000                      0                13411        0.264        0.000                       0                  4943  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk100                            {0.000 5.000}        10.000          100.000         
  builder_mmcm_fb                 {0.000 5.000}        10.000          100.000         
  main_soclinux_soclinux_clkout0  {0.000 5.000}        10.000          100.000         
  main_soclinux_soclinux_clkout1  {0.000 2.500}        5.000           200.000         
  main_soclinux_soclinux_clkout2  {1.250 3.750}        5.000           200.000         
  main_soclinux_soclinux_clkout3  {0.000 2.500}        5.000           200.000         
  main_soclinux_soclinux_clkout4  {0.000 10.000}       20.000          50.000          
eth_rx_clk                        {0.000 40.000}       80.000          12.500          
eth_tx_clk                        {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                              3.000        0.000                       0                     1  
  builder_mmcm_fb                                                                                                                                                                   8.751        0.000                       0                     2  
  main_soclinux_soclinux_clkout0        0.128        0.000                      0                12734        0.029        0.000                      0                12734        3.750        0.000                       0                  4586  
  main_soclinux_soclinux_clkout1                                                                                                                                                    2.845        0.000                       0                    75  
  main_soclinux_soclinux_clkout2                                                                                                                                                    2.845        0.000                       0                     4  
  main_soclinux_soclinux_clkout3        2.911        0.000                      0                   13        0.221        0.000                      0                   13        0.264        0.000                       0                    10  
  main_soclinux_soclinux_clkout4                                                                                                                                                   17.845        0.000                       0                     2  
eth_rx_clk                             71.503        0.000                      0                  443        0.053        0.000                      0                  443       38.750        0.000                       0                   160  
eth_tx_clk                             68.819        0.000                      0                  221        0.183        0.000                      0                  221       39.500        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                                main_soclinux_soclinux_clkout0        3.632        0.000                      0                    1                                                                        
                                main_soclinux_soclinux_clkout3        3.638        0.000                      0                    1                                                                        
                                eth_rx_clk                            2.394        0.000                      0                    1                                                                        
                                eth_tx_clk                            2.823        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_ADV/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  builder_mmcm_fb
  To Clock:  builder_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         builder_mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_soclinux_clkout0
  To Clock:  main_soclinux_soclinux_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_reader_length_storage_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_soclinux_clkout0 rise@10.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        9.166ns  (logic 0.419ns (4.571%)  route 8.747ns (95.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.063ns = ( 16.063 - 10.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  BUFG/O
                         net (fo=4584, routed)        1.718     6.337    sys_clk
    SLICE_X82Y80         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDPE (Prop_fdpe_C_Q)         0.419     6.756 r  FDPE_1/Q
                         net (fo=1845, routed)        8.747    15.503    sys_rst
    SLICE_X71Y45         FDRE                                         r  main_soclinux_reader_length_storage_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.656 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.639    14.295    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.386 r  BUFG/O
                         net (fo=4584, routed)        1.677    16.063    sys_clk
    SLICE_X71Y45         FDRE                                         r  main_soclinux_reader_length_storage_reg[0]/C
                         clock pessimism              0.239    16.302    
                         clock uncertainty           -0.067    16.235    
    SLICE_X71Y45         FDRE (Setup_fdre_C_R)       -0.604    15.631    main_soclinux_reader_length_storage_reg[0]
  -------------------------------------------------------------------
                         required time                         15.631    
                         arrival time                         -15.503    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_reader_length_storage_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_soclinux_clkout0 rise@10.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        9.166ns  (logic 0.419ns (4.571%)  route 8.747ns (95.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.063ns = ( 16.063 - 10.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  BUFG/O
                         net (fo=4584, routed)        1.718     6.337    sys_clk
    SLICE_X82Y80         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDPE (Prop_fdpe_C_Q)         0.419     6.756 r  FDPE_1/Q
                         net (fo=1845, routed)        8.747    15.503    sys_rst
    SLICE_X71Y45         FDRE                                         r  main_soclinux_reader_length_storage_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.656 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.639    14.295    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.386 r  BUFG/O
                         net (fo=4584, routed)        1.677    16.063    sys_clk
    SLICE_X71Y45         FDRE                                         r  main_soclinux_reader_length_storage_reg[3]/C
                         clock pessimism              0.239    16.302    
                         clock uncertainty           -0.067    16.235    
    SLICE_X71Y45         FDRE (Setup_fdre_C_R)       -0.604    15.631    main_soclinux_reader_length_storage_reg[3]
  -------------------------------------------------------------------
                         required time                         15.631    
                         arrival time                         -15.503    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_reader_length_storage_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_soclinux_clkout0 rise@10.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        9.166ns  (logic 0.419ns (4.571%)  route 8.747ns (95.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.063ns = ( 16.063 - 10.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  BUFG/O
                         net (fo=4584, routed)        1.718     6.337    sys_clk
    SLICE_X82Y80         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDPE (Prop_fdpe_C_Q)         0.419     6.756 r  FDPE_1/Q
                         net (fo=1845, routed)        8.747    15.503    sys_rst
    SLICE_X71Y45         FDRE                                         r  main_soclinux_reader_length_storage_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.656 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.639    14.295    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.386 r  BUFG/O
                         net (fo=4584, routed)        1.677    16.063    sys_clk
    SLICE_X71Y45         FDRE                                         r  main_soclinux_reader_length_storage_reg[4]/C
                         clock pessimism              0.239    16.302    
                         clock uncertainty           -0.067    16.235    
    SLICE_X71Y45         FDRE (Setup_fdre_C_R)       -0.604    15.631    main_soclinux_reader_length_storage_reg[4]
  -------------------------------------------------------------------
                         required time                         15.631    
                         arrival time                         -15.503    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_reader_length_storage_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_soclinux_clkout0 rise@10.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        9.166ns  (logic 0.419ns (4.571%)  route 8.747ns (95.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.063ns = ( 16.063 - 10.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  BUFG/O
                         net (fo=4584, routed)        1.718     6.337    sys_clk
    SLICE_X82Y80         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDPE (Prop_fdpe_C_Q)         0.419     6.756 r  FDPE_1/Q
                         net (fo=1845, routed)        8.747    15.503    sys_rst
    SLICE_X71Y45         FDRE                                         r  main_soclinux_reader_length_storage_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.656 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.639    14.295    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.386 r  BUFG/O
                         net (fo=4584, routed)        1.677    16.063    sys_clk
    SLICE_X71Y45         FDRE                                         r  main_soclinux_reader_length_storage_reg[5]/C
                         clock pessimism              0.239    16.302    
                         clock uncertainty           -0.067    16.235    
    SLICE_X71Y45         FDRE (Setup_fdre_C_R)       -0.604    15.631    main_soclinux_reader_length_storage_reg[5]
  -------------------------------------------------------------------
                         required time                         15.631    
                         arrival time                         -15.503    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_reader_length_storage_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_soclinux_clkout0 rise@10.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        9.166ns  (logic 0.419ns (4.571%)  route 8.747ns (95.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.063ns = ( 16.063 - 10.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  BUFG/O
                         net (fo=4584, routed)        1.718     6.337    sys_clk
    SLICE_X82Y80         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDPE (Prop_fdpe_C_Q)         0.419     6.756 r  FDPE_1/Q
                         net (fo=1845, routed)        8.747    15.503    sys_rst
    SLICE_X71Y45         FDRE                                         r  main_soclinux_reader_length_storage_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.656 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.639    14.295    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.386 r  BUFG/O
                         net (fo=4584, routed)        1.677    16.063    sys_clk
    SLICE_X71Y45         FDRE                                         r  main_soclinux_reader_length_storage_reg[6]/C
                         clock pessimism              0.239    16.302    
                         clock uncertainty           -0.067    16.235    
    SLICE_X71Y45         FDRE (Setup_fdre_C_R)       -0.604    15.631    main_soclinux_reader_length_storage_reg[6]
  -------------------------------------------------------------------
                         required time                         15.631    
                         arrival time                         -15.503    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_soclinux_vexriscv_time_cmp_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_soclinux_clkout0 rise@10.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        9.054ns  (logic 0.419ns (4.628%)  route 8.635ns (95.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 15.984 - 10.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  BUFG/O
                         net (fo=4584, routed)        1.718     6.337    sys_clk
    SLICE_X82Y80         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDPE (Prop_fdpe_C_Q)         0.419     6.756 r  FDPE_1/Q
                         net (fo=1845, routed)        8.635    15.391    sys_rst
    SLICE_X74Y54         FDSE                                         r  main_soclinux_soclinux_vexriscv_time_cmp_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.656 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.639    14.295    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.386 r  BUFG/O
                         net (fo=4584, routed)        1.597    15.984    sys_clk
    SLICE_X74Y54         FDSE                                         r  main_soclinux_soclinux_vexriscv_time_cmp_reg[0]/C
                         clock pessimism              0.311    16.295    
                         clock uncertainty           -0.067    16.228    
    SLICE_X74Y54         FDSE (Setup_fdse_C_S)       -0.699    15.529    main_soclinux_soclinux_vexriscv_time_cmp_reg[0]
  -------------------------------------------------------------------
                         required time                         15.529    
                         arrival time                         -15.391    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_soclinux_vexriscv_time_cmp_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_soclinux_clkout0 rise@10.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        9.054ns  (logic 0.419ns (4.628%)  route 8.635ns (95.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 15.984 - 10.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  BUFG/O
                         net (fo=4584, routed)        1.718     6.337    sys_clk
    SLICE_X82Y80         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDPE (Prop_fdpe_C_Q)         0.419     6.756 r  FDPE_1/Q
                         net (fo=1845, routed)        8.635    15.391    sys_rst
    SLICE_X74Y54         FDSE                                         r  main_soclinux_soclinux_vexriscv_time_cmp_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.656 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.639    14.295    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.386 r  BUFG/O
                         net (fo=4584, routed)        1.597    15.984    sys_clk
    SLICE_X74Y54         FDSE                                         r  main_soclinux_soclinux_vexriscv_time_cmp_reg[1]/C
                         clock pessimism              0.311    16.295    
                         clock uncertainty           -0.067    16.228    
    SLICE_X74Y54         FDSE (Setup_fdse_C_S)       -0.699    15.529    main_soclinux_soclinux_vexriscv_time_cmp_reg[1]
  -------------------------------------------------------------------
                         required time                         15.529    
                         arrival time                         -15.391    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_soclinux_vexriscv_time_cmp_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_soclinux_clkout0 rise@10.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        9.054ns  (logic 0.419ns (4.628%)  route 8.635ns (95.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 15.984 - 10.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  BUFG/O
                         net (fo=4584, routed)        1.718     6.337    sys_clk
    SLICE_X82Y80         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDPE (Prop_fdpe_C_Q)         0.419     6.756 r  FDPE_1/Q
                         net (fo=1845, routed)        8.635    15.391    sys_rst
    SLICE_X74Y54         FDSE                                         r  main_soclinux_soclinux_vexriscv_time_cmp_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.656 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.639    14.295    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.386 r  BUFG/O
                         net (fo=4584, routed)        1.597    15.984    sys_clk
    SLICE_X74Y54         FDSE                                         r  main_soclinux_soclinux_vexriscv_time_cmp_reg[2]/C
                         clock pessimism              0.311    16.295    
                         clock uncertainty           -0.067    16.228    
    SLICE_X74Y54         FDSE (Setup_fdse_C_S)       -0.699    15.529    main_soclinux_soclinux_vexriscv_time_cmp_reg[2]
  -------------------------------------------------------------------
                         required time                         15.529    
                         arrival time                         -15.391    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_soclinux_vexriscv_time_cmp_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_soclinux_clkout0 rise@10.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        9.054ns  (logic 0.419ns (4.628%)  route 8.635ns (95.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 15.984 - 10.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  BUFG/O
                         net (fo=4584, routed)        1.718     6.337    sys_clk
    SLICE_X82Y80         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDPE (Prop_fdpe_C_Q)         0.419     6.756 r  FDPE_1/Q
                         net (fo=1845, routed)        8.635    15.391    sys_rst
    SLICE_X74Y54         FDSE                                         r  main_soclinux_soclinux_vexriscv_time_cmp_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.656 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.639    14.295    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.386 r  BUFG/O
                         net (fo=4584, routed)        1.597    15.984    sys_clk
    SLICE_X74Y54         FDSE                                         r  main_soclinux_soclinux_vexriscv_time_cmp_reg[3]/C
                         clock pessimism              0.311    16.295    
                         clock uncertainty           -0.067    16.228    
    SLICE_X74Y54         FDSE (Setup_fdse_C_S)       -0.699    15.529    main_soclinux_soclinux_vexriscv_time_cmp_reg[3]
  -------------------------------------------------------------------
                         required time                         15.529    
                         arrival time                         -15.391    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_soclinux_vexriscv_time_cmp_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_soclinux_clkout0 rise@10.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        9.054ns  (logic 0.419ns (4.628%)  route 8.635ns (95.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 15.984 - 10.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  BUFG/O
                         net (fo=4584, routed)        1.718     6.337    sys_clk
    SLICE_X82Y80         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDPE (Prop_fdpe_C_Q)         0.419     6.756 r  FDPE_1/Q
                         net (fo=1845, routed)        8.635    15.391    sys_rst
    SLICE_X74Y54         FDSE                                         r  main_soclinux_soclinux_vexriscv_time_cmp_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.656 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.639    14.295    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.386 r  BUFG/O
                         net (fo=4584, routed)        1.597    15.984    sys_clk
    SLICE_X74Y54         FDSE                                         r  main_soclinux_soclinux_vexriscv_time_cmp_reg[4]/C
                         clock pessimism              0.311    16.295    
                         clock uncertainty           -0.067    16.228    
    SLICE_X74Y54         FDSE (Setup_fdse_C_S)       -0.699    15.529    main_soclinux_soclinux_vexriscv_time_cmp_reg[4]
  -------------------------------------------------------------------
                         required time                         15.529    
                         arrival time                         -15.391    
  -------------------------------------------------------------------
                         slack                                  0.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout0 rise@0.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.224%)  route 0.199ns (54.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  BUFG/O
                         net (fo=4584, routed)        0.564     1.828    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    SLICE_X50Y58         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.164     1.992 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[22]/Q
                         net (fo=1, routed)           0.199     2.191    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg_n_0_[22]
    SLICE_X55Y58         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  BUFG/O
                         net (fo=4584, routed)        0.833     2.376    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    SLICE_X55Y58         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[22]/C
                         clock pessimism             -0.283     2.092    
    SLICE_X55Y58         FDRE (Hold_fdre_C_D)         0.070     2.162    VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 main_soclinux_soclinux_timer0_load_storage_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_soclinux_timer0_value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout0 rise@0.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.209ns (43.626%)  route 0.270ns (56.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  BUFG/O
                         net (fo=4584, routed)        0.603     1.867    sys_clk
    SLICE_X80Y52         FDRE                                         r  main_soclinux_soclinux_timer0_load_storage_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y52         FDRE (Prop_fdre_C_Q)         0.164     2.031 r  main_soclinux_soclinux_timer0_load_storage_reg[7]/Q
                         net (fo=2, routed)           0.270     2.301    main_soclinux_soclinux_timer0_load_storage[7]
    SLICE_X80Y48         LUT5 (Prop_lut5_I4_O)        0.045     2.346 r  main_soclinux_soclinux_timer0_value[7]_i_1/O
                         net (fo=1, routed)           0.000     2.346    main_soclinux_soclinux_timer0_value[7]_i_1_n_0
    SLICE_X80Y48         FDRE                                         r  main_soclinux_soclinux_timer0_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  BUFG/O
                         net (fo=4584, routed)        0.932     2.475    sys_clk
    SLICE_X80Y48         FDRE                                         r  main_soclinux_soclinux_timer0_value_reg[7]/C
                         clock pessimism             -0.283     2.191    
    SLICE_X80Y48         FDRE (Hold_fdre_C_D)         0.121     2.312    main_soclinux_soclinux_timer0_value_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout0 rise@0.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.387%)  route 0.236ns (62.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  BUFG/O
                         net (fo=4584, routed)        0.568     1.832    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    SLICE_X43Y56         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[23]/Q
                         net (fo=1, routed)           0.236     2.209    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg_n_0_[23]
    SLICE_X55Y56         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  BUFG/O
                         net (fo=4584, routed)        0.834     2.377    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    SLICE_X55Y56         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/C
                         clock pessimism             -0.283     2.093    
    SLICE_X55Y56         FDRE (Hold_fdre_C_D)         0.076     2.169    VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 VexRiscv/memory_MulDivIterativePlugin_div_result_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout0 rise@0.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.513%)  route 0.214ns (53.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  BUFG/O
                         net (fo=4584, routed)        0.630     1.895    VexRiscv/stageA_request_size_reg[1]
    SLICE_X52Y44         FDRE                                         r  VexRiscv/memory_MulDivIterativePlugin_div_result_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.141     2.036 r  VexRiscv/memory_MulDivIterativePlugin_div_result_reg[21]/Q
                         net (fo=1, routed)           0.214     2.250    VexRiscv/memory_MulDivIterativePlugin_div_result_reg_n_0_[21]
    SLICE_X49Y44         LUT6 (Prop_lut6_I0_O)        0.045     2.295 r  VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA[21]_i_1/O
                         net (fo=3, routed)           0.000     2.295    VexRiscv/_zz_37_[21]
    SLICE_X49Y44         FDRE                                         r  VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  BUFG/O
                         net (fo=4584, routed)        0.907     2.450    VexRiscv/stageA_request_size_reg[1]
    SLICE_X49Y44         FDRE                                         r  VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[21]/C
                         clock pessimism             -0.287     2.163    
    SLICE_X49Y44         FDRE (Hold_fdre_C_D)         0.091     2.254    VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout0 rise@0.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.177%)  route 0.228ns (61.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  BUFG/O
                         net (fo=4584, routed)        0.568     1.832    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    SLICE_X43Y56         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[14]/Q
                         net (fo=1, routed)           0.228     2.202    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg_n_0_[14]
    SLICE_X55Y56         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  BUFG/O
                         net (fo=4584, routed)        0.834     2.377    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    SLICE_X55Y56         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[14]/C
                         clock pessimism             -0.283     2.093    
    SLICE_X55Y56         FDRE (Hold_fdre_C_D)         0.047     2.140    VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/_zz_119__reg[21]/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout0 rise@0.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.446%)  route 0.257ns (64.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  BUFG/O
                         net (fo=4584, routed)        0.566     1.830    VexRiscv/dataCache_1_/stageA_request_size_reg[1]_0
    SLICE_X49Y54         FDRE                                         r  VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_reg[21]/Q
                         net (fo=3, routed)           0.257     2.228    VexRiscv/dataCache_1__io_mem_cmd_payload_address[21]
    SLICE_X55Y57         FDRE                                         r  VexRiscv/_zz_119__reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  BUFG/O
                         net (fo=4584, routed)        0.833     2.376    VexRiscv/stageA_request_size_reg[1]
    SLICE_X55Y57         FDRE                                         r  VexRiscv/_zz_119__reg[21]/C
                         clock pessimism             -0.283     2.092    
    SLICE_X55Y57         FDRE (Hold_fdre_C_D)         0.070     2.162    VexRiscv/_zz_119__reg[21]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 VexRiscv/_zz_115__reg[27]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/decode_to_execute_PC_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout0 rise@0.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.437%)  route 0.168ns (50.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  BUFG/O
                         net (fo=4584, routed)        0.635     1.900    VexRiscv/stageA_request_size_reg[1]
    SLICE_X42Y49         FDRE                                         r  VexRiscv/_zz_115__reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     2.064 r  VexRiscv/_zz_115__reg[27]/Q
                         net (fo=3, routed)           0.168     2.232    VexRiscv/IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
    SLICE_X42Y50         FDRE                                         r  VexRiscv/decode_to_execute_PC_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  BUFG/O
                         net (fo=4584, routed)        0.839     2.382    VexRiscv/stageA_request_size_reg[1]
    SLICE_X42Y50         FDRE                                         r  VexRiscv/decode_to_execute_PC_reg[27]/C
                         clock pessimism             -0.283     2.098    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.059     2.157    VexRiscv/decode_to_execute_PC_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 VexRiscv/_zz_127__reg[9]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_grain1_1_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout0 rise@0.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.186ns (24.990%)  route 0.558ns (75.010%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  BUFG/O
                         net (fo=4584, routed)        0.569     1.833    VexRiscv/stageA_request_size_reg[1]
    SLICE_X64Y50         FDRE                                         r  VexRiscv/_zz_127__reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  VexRiscv/_zz_127__reg[9]/Q
                         net (fo=3, routed)           0.206     2.180    VexRiscv/_zz_127__reg_n_0_[9]
    SLICE_X66Y43         LUT2 (Prop_lut2_I1_O)        0.045     2.225 r  VexRiscv/mem_grain1_1_reg_i_7/O
                         net (fo=4, routed)           0.352     2.578    builder_rhs_array_muxed45[9]
    RAMB18_X1Y12         RAMB18E1                                     r  mem_grain1_1_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  BUFG/O
                         net (fo=4584, routed)        0.944     2.487    sys_clk
    RAMB18_X1Y12         RAMB18E1                                     r  mem_grain1_1_reg/CLKARDCLK
                         clock pessimism             -0.283     2.204    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     2.500    mem_grain1_1_reg
  -------------------------------------------------------------------
                         required time                         -2.500    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout0 rise@0.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.994%)  route 0.274ns (66.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  BUFG/O
                         net (fo=4584, routed)        0.568     1.832    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    SLICE_X43Y56         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[20]/Q
                         net (fo=1, routed)           0.274     2.247    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg_n_0_[20]
    SLICE_X55Y56         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  BUFG/O
                         net (fo=4584, routed)        0.834     2.377    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    SLICE_X55Y56         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[20]/C
                         clock pessimism             -0.283     2.093    
    SLICE_X55Y56         FDRE (Hold_fdre_C_D)         0.075     2.168    VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1_/stageA_request_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1_/stageB_request_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout0 rise@0.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.204%)  route 0.201ns (58.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  BUFG/O
                         net (fo=4584, routed)        0.632     1.897    VexRiscv/dataCache_1_/stageA_request_size_reg[1]_0
    SLICE_X57Y47         FDRE                                         r  VexRiscv/dataCache_1_/stageA_request_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     2.038 r  VexRiscv/dataCache_1_/stageA_request_data_reg[25]/Q
                         net (fo=1, routed)           0.201     2.239    VexRiscv/dataCache_1_/stageA_request_data[25]
    SLICE_X60Y50         FDRE                                         r  VexRiscv/dataCache_1_/stageB_request_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  BUFG/O
                         net (fo=4584, routed)        0.838     2.381    VexRiscv/dataCache_1_/stageA_request_size_reg[1]_0
    SLICE_X60Y50         FDRE                                         r  VexRiscv/dataCache_1_/stageB_request_data_reg[25]/C
                         clock pessimism             -0.283     2.097    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.063     2.160    VexRiscv/dataCache_1_/stageB_request_data_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_soclinux_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y12     mem_2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y12     mem_2_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y13     mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y13     mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14     VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14     VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y15     VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y15     VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y18     VexRiscv/dataCache_1_/ways_0_data_symbol0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y20     VexRiscv/dataCache_1_/ways_0_data_symbol1_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y67     storage_4_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y67     storage_4_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y67     storage_4_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y67     storage_4_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y67     storage_4_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y67     storage_4_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y67     storage_4_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y67     storage_4_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y65     storage_4_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y65     storage_4_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y70     storage_2_reg_0_7_18_21/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y70     storage_2_reg_0_7_18_21/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y70     storage_2_reg_0_7_18_21/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y70     storage_2_reg_0_7_18_21/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y70     storage_2_reg_0_7_18_21/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y70     storage_2_reg_0_7_18_21/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y70     storage_2_reg_0_7_18_21/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y70     storage_2_reg_0_7_18_21/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y70     storage_2_reg_0_7_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y70     storage_2_reg_0_7_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_soclinux_clkout1
  To Clock:  main_soclinux_soclinux_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_soclinux_clkout1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         5.000       3.333      ILOGIC_X1Y54     ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         5.000       3.333      ILOGIC_X1Y54     ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         5.000       3.333      ILOGIC_X1Y59     ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         5.000       3.333      ILOGIC_X1Y59     ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         5.000       3.333      ILOGIC_X1Y80     ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         5.000       3.333      ILOGIC_X1Y80     ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         5.000       3.333      ILOGIC_X1Y84     ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         5.000       3.333      ILOGIC_X1Y84     ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         5.000       3.333      ILOGIC_X1Y79     ISERDESE2_12/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  MMCME2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_soclinux_clkout2
  To Clock:  main_soclinux_soclinux_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_soclinux_clkout2
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y19   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y58     OSERDESE2_24/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y82     OSERDESE2_26/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  MMCME2_ADV/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  MMCME2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_soclinux_clkout3
  To Clock:  main_soclinux_soclinux_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        2.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_soclinux_clkout3 rise@5.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.419ns (32.537%)  route 0.869ns (67.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 10.984 - 5.000 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.803 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.719     4.522    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  BUFG_3/O
                         net (fo=8, routed)           1.717     6.336    clk200_clk
    SLICE_X82Y79         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDPE (Prop_fdpe_C_Q)         0.419     6.755 r  FDPE_7/Q
                         net (fo=5, routed)           0.869     7.623    clk200_rst
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.573    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.656 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.639     9.295    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.386 r  BUFG_3/O
                         net (fo=8, routed)           1.597    10.984    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/C
                         clock pessimism              0.311    11.295    
                         clock uncertainty           -0.061    11.233    
    SLICE_X88Y76         FDSE (Setup_fdse_C_S)       -0.699    10.534    main_soclinux_soclinux_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_soclinux_clkout3 rise@5.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.419ns (32.537%)  route 0.869ns (67.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 10.984 - 5.000 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.803 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.719     4.522    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  BUFG_3/O
                         net (fo=8, routed)           1.717     6.336    clk200_clk
    SLICE_X82Y79         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDPE (Prop_fdpe_C_Q)         0.419     6.755 r  FDPE_7/Q
                         net (fo=5, routed)           0.869     7.623    clk200_rst
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.573    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.656 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.639     9.295    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.386 r  BUFG_3/O
                         net (fo=8, routed)           1.597    10.984    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[1]/C
                         clock pessimism              0.311    11.295    
                         clock uncertainty           -0.061    11.233    
    SLICE_X88Y76         FDSE (Setup_fdse_C_S)       -0.699    10.534    main_soclinux_soclinux_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_soclinux_clkout3 rise@5.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.419ns (32.537%)  route 0.869ns (67.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 10.984 - 5.000 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.803 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.719     4.522    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  BUFG_3/O
                         net (fo=8, routed)           1.717     6.336    clk200_clk
    SLICE_X82Y79         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDPE (Prop_fdpe_C_Q)         0.419     6.755 r  FDPE_7/Q
                         net (fo=5, routed)           0.869     7.623    clk200_rst
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.573    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.656 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.639     9.295    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.386 r  BUFG_3/O
                         net (fo=8, routed)           1.597    10.984    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/C
                         clock pessimism              0.311    11.295    
                         clock uncertainty           -0.061    11.233    
    SLICE_X88Y76         FDSE (Setup_fdse_C_S)       -0.699    10.534    main_soclinux_soclinux_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_soclinux_clkout3 rise@5.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.419ns (32.537%)  route 0.869ns (67.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 10.984 - 5.000 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.803 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.719     4.522    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  BUFG_3/O
                         net (fo=8, routed)           1.717     6.336    clk200_clk
    SLICE_X82Y79         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDPE (Prop_fdpe_C_Q)         0.419     6.755 r  FDPE_7/Q
                         net (fo=5, routed)           0.869     7.623    clk200_rst
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.573    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.656 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.639     9.295    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.386 r  BUFG_3/O
                         net (fo=8, routed)           1.597    10.984    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[3]/C
                         clock pessimism              0.311    11.295    
                         clock uncertainty           -0.061    11.233    
    SLICE_X88Y76         FDSE (Setup_fdse_C_S)       -0.699    10.534    main_soclinux_soclinux_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_soclinux_clkout3 rise@5.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 10.984 - 5.000 ) 
    Source Clock Delay      (SCD):    6.333ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.803 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.719     4.522    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  BUFG_3/O
                         net (fo=8, routed)           1.714     6.333    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.518     6.851 r  main_soclinux_soclinux_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.733    main_soclinux_soclinux_reset_counter[2]
    SLICE_X88Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.857 r  main_soclinux_soclinux_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.046    main_soclinux_soclinux_reset_counter[3]_i_1_n_0
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.573    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.656 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.639     9.295    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.386 r  BUFG_3/O
                         net (fo=8, routed)           1.597    10.984    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/C
                         clock pessimism              0.349    11.333    
                         clock uncertainty           -0.061    11.271    
    SLICE_X88Y76         FDSE (Setup_fdse_C_CE)      -0.169    11.102    main_soclinux_soclinux_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.102    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_soclinux_clkout3 rise@5.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 10.984 - 5.000 ) 
    Source Clock Delay      (SCD):    6.333ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.803 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.719     4.522    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  BUFG_3/O
                         net (fo=8, routed)           1.714     6.333    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.518     6.851 r  main_soclinux_soclinux_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.733    main_soclinux_soclinux_reset_counter[2]
    SLICE_X88Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.857 r  main_soclinux_soclinux_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.046    main_soclinux_soclinux_reset_counter[3]_i_1_n_0
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.573    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.656 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.639     9.295    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.386 r  BUFG_3/O
                         net (fo=8, routed)           1.597    10.984    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[1]/C
                         clock pessimism              0.349    11.333    
                         clock uncertainty           -0.061    11.271    
    SLICE_X88Y76         FDSE (Setup_fdse_C_CE)      -0.169    11.102    main_soclinux_soclinux_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.102    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_soclinux_clkout3 rise@5.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 10.984 - 5.000 ) 
    Source Clock Delay      (SCD):    6.333ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.803 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.719     4.522    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  BUFG_3/O
                         net (fo=8, routed)           1.714     6.333    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.518     6.851 r  main_soclinux_soclinux_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.733    main_soclinux_soclinux_reset_counter[2]
    SLICE_X88Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.857 r  main_soclinux_soclinux_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.046    main_soclinux_soclinux_reset_counter[3]_i_1_n_0
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.573    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.656 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.639     9.295    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.386 r  BUFG_3/O
                         net (fo=8, routed)           1.597    10.984    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/C
                         clock pessimism              0.349    11.333    
                         clock uncertainty           -0.061    11.271    
    SLICE_X88Y76         FDSE (Setup_fdse_C_CE)      -0.169    11.102    main_soclinux_soclinux_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.102    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_soclinux_clkout3 rise@5.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 10.984 - 5.000 ) 
    Source Clock Delay      (SCD):    6.333ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.803 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.719     4.522    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  BUFG_3/O
                         net (fo=8, routed)           1.714     6.333    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.518     6.851 r  main_soclinux_soclinux_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.733    main_soclinux_soclinux_reset_counter[2]
    SLICE_X88Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.857 r  main_soclinux_soclinux_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.046    main_soclinux_soclinux_reset_counter[3]_i_1_n_0
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.573    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.656 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.639     9.295    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.386 r  BUFG_3/O
                         net (fo=8, routed)           1.597    10.984    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[3]/C
                         clock pessimism              0.349    11.333    
                         clock uncertainty           -0.061    11.271    
    SLICE_X88Y76         FDSE (Setup_fdse_C_CE)      -0.169    11.102    main_soclinux_soclinux_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.102    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_soclinux_clkout3 rise@5.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 10.984 - 5.000 ) 
    Source Clock Delay      (SCD):    6.333ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.803 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.719     4.522    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  BUFG_3/O
                         net (fo=8, routed)           1.714     6.333    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.478     6.811 r  main_soclinux_soclinux_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     7.883    main_soclinux_soclinux_reset_counter[1]
    SLICE_X88Y76         LUT3 (Prop_lut3_I0_O)        0.295     8.178 r  main_soclinux_soclinux_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.178    main_soclinux_soclinux_reset_counter[2]_i_1_n_0
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.573    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.656 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.639     9.295    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.386 r  BUFG_3/O
                         net (fo=8, routed)           1.597    10.984    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/C
                         clock pessimism              0.349    11.333    
                         clock uncertainty           -0.061    11.271    
    SLICE_X88Y76         FDSE (Setup_fdse_C_D)        0.081    11.352    main_soclinux_soclinux_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.352    
                         arrival time                          -8.178    
  -------------------------------------------------------------------
                         slack                                  3.175    

Slack (MET) :             3.182ns  (required time - arrival time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_soclinux_clkout3 rise@5.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.795ns (42.401%)  route 1.080ns (57.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 10.984 - 5.000 ) 
    Source Clock Delay      (SCD):    6.333ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.803 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.719     4.522    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.618 r  BUFG_3/O
                         net (fo=8, routed)           1.714     6.333    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.478     6.811 r  main_soclinux_soclinux_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.080     7.891    main_soclinux_soclinux_reset_counter[1]
    SLICE_X88Y76         LUT2 (Prop_lut2_I1_O)        0.317     8.208 r  main_soclinux_soclinux_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.208    main_soclinux_soclinux_reset_counter[1]_i_1_n_0
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.573    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.656 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.639     9.295    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.386 r  BUFG_3/O
                         net (fo=8, routed)           1.597    10.984    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[1]/C
                         clock pessimism              0.349    11.333    
                         clock uncertainty           -0.061    11.271    
    SLICE_X88Y76         FDSE (Setup_fdse_C_D)        0.118    11.389    main_soclinux_soclinux_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.389    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                  3.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout3 rise@0.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.740 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.499     1.239    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  BUFG_3/O
                         net (fo=8, routed)           0.595     1.859    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.164     2.023 r  main_soclinux_soclinux_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     2.140    main_soclinux_soclinux_reset_counter[0]
    SLICE_X89Y76         LUT6 (Prop_lut6_I1_O)        0.045     2.185 r  main_soclinux_soclinux_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.185    main_soclinux_soclinux_ic_reset_i_1_n_0
    SLICE_X89Y76         FDRE                                         r  main_soclinux_soclinux_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.971 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.544     1.514    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  BUFG_3/O
                         net (fo=8, routed)           0.864     2.407    clk200_clk
    SLICE_X89Y76         FDRE                                         r  main_soclinux_soclinux_ic_reset_reg/C
                         clock pessimism             -0.534     1.872    
    SLICE_X89Y76         FDRE (Hold_fdre_C_D)         0.091     1.963    main_soclinux_soclinux_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout3 rise@0.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.740 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.499     1.239    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  BUFG_3/O
                         net (fo=8, routed)           0.595     1.859    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.164     2.023 r  main_soclinux_soclinux_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.197    main_soclinux_soclinux_reset_counter[2]
    SLICE_X88Y76         LUT4 (Prop_lut4_I0_O)        0.048     2.245 r  main_soclinux_soclinux_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.245    main_soclinux_soclinux_reset_counter[3]_i_2_n_0
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.971 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.544     1.514    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  BUFG_3/O
                         net (fo=8, routed)           0.864     2.407    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[3]/C
                         clock pessimism             -0.547     1.859    
    SLICE_X88Y76         FDSE (Hold_fdse_C_D)         0.131     1.990    main_soclinux_soclinux_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout3 rise@0.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.740 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.499     1.239    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  BUFG_3/O
                         net (fo=8, routed)           0.595     1.859    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.164     2.023 r  main_soclinux_soclinux_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.197    main_soclinux_soclinux_reset_counter[2]
    SLICE_X88Y76         LUT3 (Prop_lut3_I2_O)        0.045     2.242 r  main_soclinux_soclinux_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.242    main_soclinux_soclinux_reset_counter[2]_i_1_n_0
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.971 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.544     1.514    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  BUFG_3/O
                         net (fo=8, routed)           0.864     2.407    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/C
                         clock pessimism             -0.547     1.859    
    SLICE_X88Y76         FDSE (Hold_fdse_C_D)         0.121     1.980    main_soclinux_soclinux_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout3 rise@0.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.740 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.499     1.239    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  BUFG_3/O
                         net (fo=8, routed)           0.595     1.859    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.164     2.023 r  main_soclinux_soclinux_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.221    main_soclinux_soclinux_reset_counter[0]
    SLICE_X88Y76         LUT2 (Prop_lut2_I0_O)        0.043     2.264 r  main_soclinux_soclinux_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.264    main_soclinux_soclinux_reset_counter[1]_i_1_n_0
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.971 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.544     1.514    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  BUFG_3/O
                         net (fo=8, routed)           0.864     2.407    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[1]/C
                         clock pessimism             -0.547     1.859    
    SLICE_X88Y76         FDSE (Hold_fdse_C_D)         0.131     1.990    main_soclinux_soclinux_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout3 rise@0.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.740 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.499     1.239    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  BUFG_3/O
                         net (fo=8, routed)           0.595     1.859    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.164     2.023 f  main_soclinux_soclinux_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.221    main_soclinux_soclinux_reset_counter[0]
    SLICE_X88Y76         LUT1 (Prop_lut1_I0_O)        0.045     2.266 r  main_soclinux_soclinux_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.266    main_soclinux_soclinux_reset_counter0[0]
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.971 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.544     1.514    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  BUFG_3/O
                         net (fo=8, routed)           0.864     2.407    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/C
                         clock pessimism             -0.547     1.859    
    SLICE_X88Y76         FDSE (Hold_fdse_C_D)         0.120     1.979    main_soclinux_soclinux_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout3 rise@0.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.740 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.499     1.239    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  BUFG_3/O
                         net (fo=8, routed)           0.595     1.859    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.148     2.007 r  main_soclinux_soclinux_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.129    main_soclinux_soclinux_reset_counter[3]
    SLICE_X88Y76         LUT4 (Prop_lut4_I3_O)        0.099     2.228 r  main_soclinux_soclinux_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.284    main_soclinux_soclinux_reset_counter[3]_i_1_n_0
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.971 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.544     1.514    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  BUFG_3/O
                         net (fo=8, routed)           0.864     2.407    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/C
                         clock pessimism             -0.547     1.859    
    SLICE_X88Y76         FDSE (Hold_fdse_C_CE)       -0.016     1.843    main_soclinux_soclinux_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout3 rise@0.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.740 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.499     1.239    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  BUFG_3/O
                         net (fo=8, routed)           0.595     1.859    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.148     2.007 r  main_soclinux_soclinux_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.129    main_soclinux_soclinux_reset_counter[3]
    SLICE_X88Y76         LUT4 (Prop_lut4_I3_O)        0.099     2.228 r  main_soclinux_soclinux_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.284    main_soclinux_soclinux_reset_counter[3]_i_1_n_0
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.971 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.544     1.514    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  BUFG_3/O
                         net (fo=8, routed)           0.864     2.407    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[1]/C
                         clock pessimism             -0.547     1.859    
    SLICE_X88Y76         FDSE (Hold_fdse_C_CE)       -0.016     1.843    main_soclinux_soclinux_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout3 rise@0.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.740 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.499     1.239    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  BUFG_3/O
                         net (fo=8, routed)           0.595     1.859    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.148     2.007 r  main_soclinux_soclinux_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.129    main_soclinux_soclinux_reset_counter[3]
    SLICE_X88Y76         LUT4 (Prop_lut4_I3_O)        0.099     2.228 r  main_soclinux_soclinux_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.284    main_soclinux_soclinux_reset_counter[3]_i_1_n_0
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.971 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.544     1.514    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  BUFG_3/O
                         net (fo=8, routed)           0.864     2.407    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/C
                         clock pessimism             -0.547     1.859    
    SLICE_X88Y76         FDSE (Hold_fdse_C_CE)       -0.016     1.843    main_soclinux_soclinux_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout3 rise@0.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.740 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.499     1.239    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  BUFG_3/O
                         net (fo=8, routed)           0.595     1.859    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDSE (Prop_fdse_C_Q)         0.148     2.007 r  main_soclinux_soclinux_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.129    main_soclinux_soclinux_reset_counter[3]
    SLICE_X88Y76         LUT4 (Prop_lut4_I3_O)        0.099     2.228 r  main_soclinux_soclinux_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.284    main_soclinux_soclinux_reset_counter[3]_i_1_n_0
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.971 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.544     1.514    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  BUFG_3/O
                         net (fo=8, routed)           0.864     2.407    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[3]/C
                         clock pessimism             -0.547     1.859    
    SLICE_X88Y76         FDSE (Hold_fdse_C_CE)       -0.016     1.843    main_soclinux_soclinux_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout3 rise@0.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.128ns (28.023%)  route 0.329ns (71.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.740 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.499     1.239    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.265 r  BUFG_3/O
                         net (fo=8, routed)           0.597     1.861    clk200_clk
    SLICE_X82Y79         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDPE (Prop_fdpe_C_Q)         0.128     1.989 r  FDPE_7/Q
                         net (fo=5, routed)           0.329     2.318    clk200_rst
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.971 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.544     1.514    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.543 r  BUFG_3/O
                         net (fo=8, routed)           0.864     2.407    clk200_clk
    SLICE_X88Y76         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/C
                         clock pessimism             -0.512     1.894    
    SLICE_X88Y76         FDSE (Hold_fdse_C_S)        -0.045     1.849    main_soclinux_soclinux_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.469    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_soclinux_clkout3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  MMCME2_ADV/CLKOUT3
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X82Y79     FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X82Y79     FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X89Y76     main_soclinux_soclinux_ic_reset_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X88Y76     main_soclinux_soclinux_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X88Y76     main_soclinux_soclinux_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X88Y76     main_soclinux_soclinux_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X88Y76     main_soclinux_soclinux_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  MMCME2_ADV/CLKOUT3
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X82Y79     FDPE_6/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X82Y79     FDPE_7/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X82Y79     FDPE_6/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X82Y79     FDPE_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X89Y76     main_soclinux_soclinux_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X88Y76     main_soclinux_soclinux_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X88Y76     main_soclinux_soclinux_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X88Y76     main_soclinux_soclinux_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X88Y76     main_soclinux_soclinux_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X89Y76     main_soclinux_soclinux_ic_reset_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X89Y76     main_soclinux_soclinux_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X88Y76     main_soclinux_soclinux_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X88Y76     main_soclinux_soclinux_reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X88Y76     main_soclinux_soclinux_reset_counter_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X88Y76     main_soclinux_soclinux_reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X89Y76     main_soclinux_soclinux_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X88Y76     main_soclinux_soclinux_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X88Y76     main_soclinux_soclinux_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X88Y76     main_soclinux_soclinux_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X88Y76     main_soclinux_soclinux_reset_counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_soclinux_clkout4
  To Clock:  main_soclinux_soclinux_clkout4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_soclinux_clkout4
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y20   BUFG_4/I
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  MMCME2_ADV/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  MMCME2_ADV/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       71.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.503ns  (required time - arrival time)
  Source:                 main_soclinux_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_crc32_checker_crc_reg_reg[19]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_rx_clk rise@80.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.256ns  (logic 1.364ns (16.520%)  route 6.892ns (83.480%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 81.715 - 80.000 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.799     1.799    eth_rx_clk
    SLICE_X70Y34         FDRE                                         r  main_soclinux_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y34         FDRE (Prop_fdre_C_Q)         0.518     2.317 r  main_soclinux_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.307     3.625    main_soclinux_rx_cdc_graycounter0_q[0]
    SLICE_X66Y34         LUT6 (Prop_lut6_I5_O)        0.124     3.749 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.944     4.692    storage_12_reg_i_9_n_0
    SLICE_X68Y35         LUT3 (Prop_lut3_I1_O)        0.124     4.816 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.203     6.020    main_soclinux_rx_cdc_asyncfifo_writable
    SLICE_X74Y36         LUT2 (Prop_lut2_I0_O)        0.146     6.166 r  FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_3/O
                         net (fo=4, routed)           0.928     7.093    FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I0_O)        0.328     7.421 f  FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.756     8.177    FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X79Y36         LUT3 (Prop_lut3_I0_O)        0.124     8.301 r  main_soclinux_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.755    10.056    main_soclinux_crc32_checker_crc_ce
    SLICE_X76Y30         FDSE                                         r  main_soclinux_crc32_checker_crc_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    80.000 r  BUFG_4/O
                         net (fo=161, routed)         1.715    81.715    eth_rx_clk
    SLICE_X76Y30         FDSE                                         r  main_soclinux_crc32_checker_crc_reg_reg[19]/C
                         clock pessimism              0.087    81.802    
                         clock uncertainty           -0.074    81.728    
    SLICE_X76Y30         FDSE (Setup_fdse_C_CE)      -0.169    81.559    main_soclinux_crc32_checker_crc_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         81.559    
                         arrival time                         -10.056    
  -------------------------------------------------------------------
                         slack                                 71.503    

Slack (MET) :             71.503ns  (required time - arrival time)
  Source:                 main_soclinux_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_crc32_checker_crc_reg_reg[27]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_rx_clk rise@80.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.256ns  (logic 1.364ns (16.520%)  route 6.892ns (83.480%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 81.715 - 80.000 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.799     1.799    eth_rx_clk
    SLICE_X70Y34         FDRE                                         r  main_soclinux_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y34         FDRE (Prop_fdre_C_Q)         0.518     2.317 r  main_soclinux_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.307     3.625    main_soclinux_rx_cdc_graycounter0_q[0]
    SLICE_X66Y34         LUT6 (Prop_lut6_I5_O)        0.124     3.749 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.944     4.692    storage_12_reg_i_9_n_0
    SLICE_X68Y35         LUT3 (Prop_lut3_I1_O)        0.124     4.816 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.203     6.020    main_soclinux_rx_cdc_asyncfifo_writable
    SLICE_X74Y36         LUT2 (Prop_lut2_I0_O)        0.146     6.166 r  FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_3/O
                         net (fo=4, routed)           0.928     7.093    FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I0_O)        0.328     7.421 f  FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.756     8.177    FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X79Y36         LUT3 (Prop_lut3_I0_O)        0.124     8.301 r  main_soclinux_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.755    10.056    main_soclinux_crc32_checker_crc_ce
    SLICE_X76Y30         FDSE                                         r  main_soclinux_crc32_checker_crc_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    80.000 r  BUFG_4/O
                         net (fo=161, routed)         1.715    81.715    eth_rx_clk
    SLICE_X76Y30         FDSE                                         r  main_soclinux_crc32_checker_crc_reg_reg[27]/C
                         clock pessimism              0.087    81.802    
                         clock uncertainty           -0.074    81.728    
    SLICE_X76Y30         FDSE (Setup_fdse_C_CE)      -0.169    81.559    main_soclinux_crc32_checker_crc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         81.559    
                         arrival time                         -10.056    
  -------------------------------------------------------------------
                         slack                                 71.503    

Slack (MET) :             71.628ns  (required time - arrival time)
  Source:                 main_soclinux_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_crc32_checker_crc_reg_reg[26]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_rx_clk rise@80.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.097ns  (logic 1.364ns (16.847%)  route 6.733ns (83.153%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 81.716 - 80.000 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.799     1.799    eth_rx_clk
    SLICE_X70Y34         FDRE                                         r  main_soclinux_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y34         FDRE (Prop_fdre_C_Q)         0.518     2.317 r  main_soclinux_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.307     3.625    main_soclinux_rx_cdc_graycounter0_q[0]
    SLICE_X66Y34         LUT6 (Prop_lut6_I5_O)        0.124     3.749 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.944     4.692    storage_12_reg_i_9_n_0
    SLICE_X68Y35         LUT3 (Prop_lut3_I1_O)        0.124     4.816 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.203     6.020    main_soclinux_rx_cdc_asyncfifo_writable
    SLICE_X74Y36         LUT2 (Prop_lut2_I0_O)        0.146     6.166 r  FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_3/O
                         net (fo=4, routed)           0.928     7.093    FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I0_O)        0.328     7.421 f  FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.756     8.177    FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X79Y36         LUT3 (Prop_lut3_I0_O)        0.124     8.301 r  main_soclinux_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.595     9.896    main_soclinux_crc32_checker_crc_ce
    SLICE_X79Y30         FDSE                                         r  main_soclinux_crc32_checker_crc_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    80.000 r  BUFG_4/O
                         net (fo=161, routed)         1.716    81.716    eth_rx_clk
    SLICE_X79Y30         FDSE                                         r  main_soclinux_crc32_checker_crc_reg_reg[26]/C
                         clock pessimism              0.087    81.803    
                         clock uncertainty           -0.074    81.729    
    SLICE_X79Y30         FDSE (Setup_fdse_C_CE)      -0.205    81.524    main_soclinux_crc32_checker_crc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         81.524    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                 71.628    

Slack (MET) :             71.628ns  (required time - arrival time)
  Source:                 main_soclinux_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_crc32_checker_crc_reg_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_rx_clk rise@80.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.097ns  (logic 1.364ns (16.847%)  route 6.733ns (83.153%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 81.716 - 80.000 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.799     1.799    eth_rx_clk
    SLICE_X70Y34         FDRE                                         r  main_soclinux_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y34         FDRE (Prop_fdre_C_Q)         0.518     2.317 r  main_soclinux_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.307     3.625    main_soclinux_rx_cdc_graycounter0_q[0]
    SLICE_X66Y34         LUT6 (Prop_lut6_I5_O)        0.124     3.749 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.944     4.692    storage_12_reg_i_9_n_0
    SLICE_X68Y35         LUT3 (Prop_lut3_I1_O)        0.124     4.816 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.203     6.020    main_soclinux_rx_cdc_asyncfifo_writable
    SLICE_X74Y36         LUT2 (Prop_lut2_I0_O)        0.146     6.166 r  FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_3/O
                         net (fo=4, routed)           0.928     7.093    FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I0_O)        0.328     7.421 f  FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.756     8.177    FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X79Y36         LUT3 (Prop_lut3_I0_O)        0.124     8.301 r  main_soclinux_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.595     9.896    main_soclinux_crc32_checker_crc_ce
    SLICE_X79Y30         FDSE                                         r  main_soclinux_crc32_checker_crc_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    80.000 r  BUFG_4/O
                         net (fo=161, routed)         1.716    81.716    eth_rx_clk
    SLICE_X79Y30         FDSE                                         r  main_soclinux_crc32_checker_crc_reg_reg[4]/C
                         clock pessimism              0.087    81.803    
                         clock uncertainty           -0.074    81.729    
    SLICE_X79Y30         FDSE (Setup_fdse_C_CE)      -0.205    81.524    main_soclinux_crc32_checker_crc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         81.524    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                 71.628    

Slack (MET) :             71.664ns  (required time - arrival time)
  Source:                 main_soclinux_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_crc32_checker_crc_reg_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_rx_clk rise@80.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.097ns  (logic 1.364ns (16.847%)  route 6.733ns (83.153%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 81.716 - 80.000 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.799     1.799    eth_rx_clk
    SLICE_X70Y34         FDRE                                         r  main_soclinux_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y34         FDRE (Prop_fdre_C_Q)         0.518     2.317 r  main_soclinux_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.307     3.625    main_soclinux_rx_cdc_graycounter0_q[0]
    SLICE_X66Y34         LUT6 (Prop_lut6_I5_O)        0.124     3.749 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.944     4.692    storage_12_reg_i_9_n_0
    SLICE_X68Y35         LUT3 (Prop_lut3_I1_O)        0.124     4.816 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.203     6.020    main_soclinux_rx_cdc_asyncfifo_writable
    SLICE_X74Y36         LUT2 (Prop_lut2_I0_O)        0.146     6.166 r  FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_3/O
                         net (fo=4, routed)           0.928     7.093    FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I0_O)        0.328     7.421 f  FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.756     8.177    FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X79Y36         LUT3 (Prop_lut3_I0_O)        0.124     8.301 r  main_soclinux_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.595     9.896    main_soclinux_crc32_checker_crc_ce
    SLICE_X78Y30         FDSE                                         r  main_soclinux_crc32_checker_crc_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    80.000 r  BUFG_4/O
                         net (fo=161, routed)         1.716    81.716    eth_rx_clk
    SLICE_X78Y30         FDSE                                         r  main_soclinux_crc32_checker_crc_reg_reg[11]/C
                         clock pessimism              0.087    81.803    
                         clock uncertainty           -0.074    81.729    
    SLICE_X78Y30         FDSE (Setup_fdse_C_CE)      -0.169    81.560    main_soclinux_crc32_checker_crc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         81.560    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                 71.664    

Slack (MET) :             71.780ns  (required time - arrival time)
  Source:                 main_soclinux_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_crc32_checker_crc_reg_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_rx_clk rise@80.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.946ns  (logic 1.364ns (17.166%)  route 6.582ns (82.834%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 81.717 - 80.000 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.799     1.799    eth_rx_clk
    SLICE_X70Y34         FDRE                                         r  main_soclinux_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y34         FDRE (Prop_fdre_C_Q)         0.518     2.317 r  main_soclinux_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.307     3.625    main_soclinux_rx_cdc_graycounter0_q[0]
    SLICE_X66Y34         LUT6 (Prop_lut6_I5_O)        0.124     3.749 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.944     4.692    storage_12_reg_i_9_n_0
    SLICE_X68Y35         LUT3 (Prop_lut3_I1_O)        0.124     4.816 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.203     6.020    main_soclinux_rx_cdc_asyncfifo_writable
    SLICE_X74Y36         LUT2 (Prop_lut2_I0_O)        0.146     6.166 r  FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_3/O
                         net (fo=4, routed)           0.928     7.093    FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I0_O)        0.328     7.421 f  FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.756     8.177    FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X79Y36         LUT3 (Prop_lut3_I0_O)        0.124     8.301 r  main_soclinux_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.444     9.745    main_soclinux_crc32_checker_crc_ce
    SLICE_X79Y31         FDSE                                         r  main_soclinux_crc32_checker_crc_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    80.000 r  BUFG_4/O
                         net (fo=161, routed)         1.717    81.717    eth_rx_clk
    SLICE_X79Y31         FDSE                                         r  main_soclinux_crc32_checker_crc_reg_reg[12]/C
                         clock pessimism              0.087    81.804    
                         clock uncertainty           -0.074    81.730    
    SLICE_X79Y31         FDSE (Setup_fdse_C_CE)      -0.205    81.525    main_soclinux_crc32_checker_crc_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         81.525    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                 71.780    

Slack (MET) :             71.780ns  (required time - arrival time)
  Source:                 main_soclinux_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_crc32_checker_crc_reg_reg[22]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_rx_clk rise@80.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.946ns  (logic 1.364ns (17.166%)  route 6.582ns (82.834%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 81.717 - 80.000 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.799     1.799    eth_rx_clk
    SLICE_X70Y34         FDRE                                         r  main_soclinux_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y34         FDRE (Prop_fdre_C_Q)         0.518     2.317 r  main_soclinux_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.307     3.625    main_soclinux_rx_cdc_graycounter0_q[0]
    SLICE_X66Y34         LUT6 (Prop_lut6_I5_O)        0.124     3.749 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.944     4.692    storage_12_reg_i_9_n_0
    SLICE_X68Y35         LUT3 (Prop_lut3_I1_O)        0.124     4.816 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.203     6.020    main_soclinux_rx_cdc_asyncfifo_writable
    SLICE_X74Y36         LUT2 (Prop_lut2_I0_O)        0.146     6.166 r  FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_3/O
                         net (fo=4, routed)           0.928     7.093    FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I0_O)        0.328     7.421 f  FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.756     8.177    FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X79Y36         LUT3 (Prop_lut3_I0_O)        0.124     8.301 r  main_soclinux_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.444     9.745    main_soclinux_crc32_checker_crc_ce
    SLICE_X79Y31         FDSE                                         r  main_soclinux_crc32_checker_crc_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    80.000 r  BUFG_4/O
                         net (fo=161, routed)         1.717    81.717    eth_rx_clk
    SLICE_X79Y31         FDSE                                         r  main_soclinux_crc32_checker_crc_reg_reg[22]/C
                         clock pessimism              0.087    81.804    
                         clock uncertainty           -0.074    81.730    
    SLICE_X79Y31         FDSE (Setup_fdse_C_CE)      -0.205    81.525    main_soclinux_crc32_checker_crc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         81.525    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                 71.780    

Slack (MET) :             71.780ns  (required time - arrival time)
  Source:                 main_soclinux_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_crc32_checker_crc_reg_reg[30]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_rx_clk rise@80.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.946ns  (logic 1.364ns (17.166%)  route 6.582ns (82.834%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 81.717 - 80.000 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.799     1.799    eth_rx_clk
    SLICE_X70Y34         FDRE                                         r  main_soclinux_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y34         FDRE (Prop_fdre_C_Q)         0.518     2.317 r  main_soclinux_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.307     3.625    main_soclinux_rx_cdc_graycounter0_q[0]
    SLICE_X66Y34         LUT6 (Prop_lut6_I5_O)        0.124     3.749 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.944     4.692    storage_12_reg_i_9_n_0
    SLICE_X68Y35         LUT3 (Prop_lut3_I1_O)        0.124     4.816 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.203     6.020    main_soclinux_rx_cdc_asyncfifo_writable
    SLICE_X74Y36         LUT2 (Prop_lut2_I0_O)        0.146     6.166 r  FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_3/O
                         net (fo=4, routed)           0.928     7.093    FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I0_O)        0.328     7.421 f  FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.756     8.177    FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X79Y36         LUT3 (Prop_lut3_I0_O)        0.124     8.301 r  main_soclinux_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.444     9.745    main_soclinux_crc32_checker_crc_ce
    SLICE_X79Y31         FDSE                                         r  main_soclinux_crc32_checker_crc_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    80.000 r  BUFG_4/O
                         net (fo=161, routed)         1.717    81.717    eth_rx_clk
    SLICE_X79Y31         FDSE                                         r  main_soclinux_crc32_checker_crc_reg_reg[30]/C
                         clock pessimism              0.087    81.804    
                         clock uncertainty           -0.074    81.730    
    SLICE_X79Y31         FDSE (Setup_fdse_C_CE)      -0.205    81.525    main_soclinux_crc32_checker_crc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         81.525    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                 71.780    

Slack (MET) :             71.802ns  (required time - arrival time)
  Source:                 main_soclinux_ethphy_liteethphyrmiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_rx_clk rise@80.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.178ns  (logic 1.490ns (18.219%)  route 6.688ns (81.781%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 81.724 - 80.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.850     1.850    eth_rx_clk
    SLICE_X78Y35         FDRE                                         r  main_soclinux_ethphy_liteethphyrmiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y35         FDRE (Prop_fdre_C_Q)         0.518     2.368 r  main_soclinux_ethphy_liteethphyrmiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=11, routed)          0.633     3.001    main_soclinux_ethphy_liteethphyrmiirx_converter_source_payload_data_reg[2]
    SLICE_X77Y35         LUT2 (Prop_lut2_I1_O)        0.150     3.151 r  main_soclinux_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=11, routed)          1.532     4.684    main_soclinux_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X79Y31         LUT6 (Prop_lut6_I1_O)        0.326     5.010 r  main_soclinux_rx_converter_converter_source_payload_data[39]_i_24/O
                         net (fo=1, routed)           0.852     5.862    main_soclinux_rx_converter_converter_source_payload_data[39]_i_24_n_0
    SLICE_X78Y31         LUT6 (Prop_lut6_I3_O)        0.124     5.986 r  main_soclinux_rx_converter_converter_source_payload_data[39]_i_17/O
                         net (fo=1, routed)           0.980     6.966    main_soclinux_rx_converter_converter_source_payload_data[39]_i_17_n_0
    SLICE_X76Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.090 f  main_soclinux_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.971     8.061    main_soclinux_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X78Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.185 r  main_soclinux_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.720     9.905    main_soclinux_crc32_checker_source_source_payload_error
    SLICE_X78Y38         LUT3 (Prop_lut3_I2_O)        0.124    10.029 r  main_soclinux_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000    10.029    main_soclinux_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X78Y38         FDRE                                         r  main_soclinux_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    80.000 r  BUFG_4/O
                         net (fo=161, routed)         1.724    81.724    eth_rx_clk
    SLICE_X78Y38         FDRE                                         r  main_soclinux_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.103    81.827    
                         clock uncertainty           -0.074    81.753    
    SLICE_X78Y38         FDRE (Setup_fdre_C_D)        0.077    81.830    main_soclinux_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         81.830    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                 71.802    

Slack (MET) :             71.816ns  (required time - arrival time)
  Source:                 main_soclinux_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_crc32_checker_crc_reg_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_rx_clk rise@80.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.946ns  (logic 1.364ns (17.166%)  route 6.582ns (82.834%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 81.717 - 80.000 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.799     1.799    eth_rx_clk
    SLICE_X70Y34         FDRE                                         r  main_soclinux_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y34         FDRE (Prop_fdre_C_Q)         0.518     2.317 r  main_soclinux_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.307     3.625    main_soclinux_rx_cdc_graycounter0_q[0]
    SLICE_X66Y34         LUT6 (Prop_lut6_I5_O)        0.124     3.749 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.944     4.692    storage_12_reg_i_9_n_0
    SLICE_X68Y35         LUT3 (Prop_lut3_I1_O)        0.124     4.816 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.203     6.020    main_soclinux_rx_cdc_asyncfifo_writable
    SLICE_X74Y36         LUT2 (Prop_lut2_I0_O)        0.146     6.166 r  FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_3/O
                         net (fo=4, routed)           0.928     7.093    FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_3_n_0
    SLICE_X78Y36         LUT6 (Prop_lut6_I0_O)        0.328     7.421 f  FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.756     8.177    FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X79Y36         LUT3 (Prop_lut3_I0_O)        0.124     8.301 r  main_soclinux_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.444     9.745    main_soclinux_crc32_checker_crc_ce
    SLICE_X78Y31         FDSE                                         r  main_soclinux_crc32_checker_crc_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000    80.000 r  BUFG_4/O
                         net (fo=161, routed)         1.717    81.717    eth_rx_clk
    SLICE_X78Y31         FDSE                                         r  main_soclinux_crc32_checker_crc_reg_reg[7]/C
                         clock pessimism              0.087    81.804    
                         clock uncertainty           -0.074    81.730    
    SLICE_X78Y31         FDSE (Setup_fdse_C_CE)      -0.169    81.561    main_soclinux_crc32_checker_crc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         81.561    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                 71.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 main_soclinux_rx_converter_converter_source_payload_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_12_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.197%)  route 0.226ns (63.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.650     0.650    eth_rx_clk
    SLICE_X73Y36         FDRE                                         r  main_soclinux_rx_converter_converter_source_payload_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y36         FDRE (Prop_fdre_C_Q)         0.128     0.778 r  main_soclinux_rx_converter_converter_source_payload_data_reg[7]/Q
                         net (fo=1, routed)           0.226     1.004    main_soclinux_rx_converter_source_payload_data_reg[7]
    RAMB36_X2Y7          RAMB36E1                                     r  storage_12_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.967     0.967    eth_rx_clk
    RAMB36_X2Y7          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.259     0.708    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[7])
                                                      0.243     0.951    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.651     0.651    eth_rx_clk
    SLICE_X77Y34         FDRE                                         r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y34         FDRE (Prop_fdre_C_Q)         0.141     0.792 r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.078    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y34         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.924     0.924    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y34         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.259     0.664    
    SLICE_X76Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.974    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.651     0.651    eth_rx_clk
    SLICE_X77Y34         FDRE                                         r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y34         FDRE (Prop_fdre_C_Q)         0.141     0.792 r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.078    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y34         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.924     0.924    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y34         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.259     0.664    
    SLICE_X76Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.974    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.651     0.651    eth_rx_clk
    SLICE_X77Y34         FDRE                                         r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y34         FDRE (Prop_fdre_C_Q)         0.141     0.792 r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.078    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y34         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.924     0.924    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y34         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.259     0.664    
    SLICE_X76Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.974    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.651     0.651    eth_rx_clk
    SLICE_X77Y34         FDRE                                         r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y34         FDRE (Prop_fdre_C_Q)         0.141     0.792 r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.078    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y34         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.924     0.924    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y34         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.259     0.664    
    SLICE_X76Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.974    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.651     0.651    eth_rx_clk
    SLICE_X77Y34         FDRE                                         r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y34         FDRE (Prop_fdre_C_Q)         0.141     0.792 r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.078    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y34         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.924     0.924    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y34         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.259     0.664    
    SLICE_X76Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.974    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.651     0.651    eth_rx_clk
    SLICE_X77Y34         FDRE                                         r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y34         FDRE (Prop_fdre_C_Q)         0.141     0.792 r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.078    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y34         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.924     0.924    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y34         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.259     0.664    
    SLICE_X76Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.974    storage_10_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.651     0.651    eth_rx_clk
    SLICE_X77Y34         FDRE                                         r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y34         FDRE (Prop_fdre_C_Q)         0.141     0.792 r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.078    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y34         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.924     0.924    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y34         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.259     0.664    
    SLICE_X76Y34         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.974    storage_10_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.651     0.651    eth_rx_clk
    SLICE_X77Y34         FDRE                                         r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y34         FDRE (Prop_fdre_C_Q)         0.141     0.792 r  main_soclinux_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.078    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y34         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.924     0.924    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y34         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.259     0.664    
    SLICE_X76Y34         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.974    storage_10_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.630     0.630    eth_rx_clk
    SLICE_X65Y34         FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.141     0.771 r  builder_xilinxmultiregimpl9_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.827    builder_xilinxmultiregimpl9_regs0[6]
    SLICE_X65Y34         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y20       BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.904     0.904    eth_rx_clk
    SLICE_X65Y34         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[6]/C
                         clock pessimism             -0.273     0.630    
    SLICE_X65Y34         FDRE (Hold_fdre_C_D)         0.076     0.706    builder_xilinxmultiregimpl9_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { BUFG_4/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         80.000      77.424     RAMB36_X2Y7   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         80.000      79.000     SLICE_X74Y37  FDPE_12/C
Min Period        n/a     FDPE/C              n/a            1.000         80.000      79.000     SLICE_X74Y37  FDPE_13/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X79Y36  FSM_sequential_builder_liteethmaccrc32checker_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X79Y36  FSM_sequential_builder_liteethmaccrc32checker_state_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         80.000      79.000     SLICE_X77Y32  main_soclinux_crc32_checker_crc_reg_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         80.000      79.000     SLICE_X77Y32  main_soclinux_crc32_checker_crc_reg_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         80.000      79.000     SLICE_X78Y30  main_soclinux_crc32_checker_crc_reg_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         80.000      79.000     SLICE_X79Y31  main_soclinux_crc32_checker_crc_reg_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         80.000      79.000     SLICE_X78Y32  main_soclinux_crc32_checker_crc_reg_reg[13]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y35  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y35  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y35  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y35  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y35  storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y35  storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y35  storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y35  storage_10_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y34  storage_10_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y34  storage_10_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y35  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y35  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y35  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y35  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y35  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y35  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y35  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y35  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y35  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.000      38.750     SLICE_X76Y35  storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       68.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             68.819ns  (required time - arrival time)
  Source:                 builder_xilinxmultiregimpl6_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_tx_clk rise@80.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.264ns  (logic 2.045ns (19.924%)  route 8.219ns (80.076%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns = ( 82.460 - 80.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X86Y103        LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         2.945     2.945    eth_tx_clk
    SLICE_X64Y27         FDRE                                         r  builder_xilinxmultiregimpl6_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  builder_xilinxmultiregimpl6_regs1_reg[2]/Q
                         net (fo=1, routed)           0.939     4.303    builder_xilinxmultiregimpl6_regs1[2]
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.296     4.599 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8/O
                         net (fo=1, routed)           0.967     5.566    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8_n_0
    SLICE_X64Y28         LUT4 (Prop_lut4_I3_O)        0.124     5.690 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, routed)           0.799     6.489    main_soclinux_tx_cdc_asyncfifo_readable
    SLICE_X61Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.613 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           1.174     7.787    main_soclinux_padding_inserter_source_valid
    SLICE_X60Y33         LUT3 (Prop_lut3_I1_O)        0.150     7.937 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=5, routed)           0.746     8.683    main_soclinux_crc32_inserter_source_valid
    SLICE_X60Y33         LUT6 (Prop_lut6_I5_O)        0.328     9.011 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, routed)           0.616     9.627    main_soclinux_preamble_inserter_sink_ready
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.751 r  main_soclinux_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.108    10.859    main_soclinux_tx_converter_converter_mux0
    SLICE_X64Y27         LUT3 (Prop_lut3_I0_O)        0.153    11.012 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.884    11.896    main_soclinux_tx_converter_converter_mux
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.327    12.223 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.986    13.209    main_soclinux_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X1Y4          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     80.000    80.000 r  
    SLICE_X86Y103        LUT1                         0.000    80.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         2.460    82.460    eth_tx_clk
    RAMB36_X1Y4          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.209    82.669    
                         clock uncertainty           -0.074    82.595    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    82.029    storage_11_reg
  -------------------------------------------------------------------
                         required time                         82.029    
                         arrival time                         -13.209    
  -------------------------------------------------------------------
                         slack                                 68.819    

Slack (MET) :             68.869ns  (required time - arrival time)
  Source:                 builder_xilinxmultiregimpl6_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_tx_clk rise@80.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.214ns  (logic 2.045ns (20.021%)  route 8.169ns (79.979%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns = ( 82.460 - 80.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X86Y103        LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         2.945     2.945    eth_tx_clk
    SLICE_X64Y27         FDRE                                         r  builder_xilinxmultiregimpl6_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  builder_xilinxmultiregimpl6_regs1_reg[2]/Q
                         net (fo=1, routed)           0.939     4.303    builder_xilinxmultiregimpl6_regs1[2]
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.296     4.599 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8/O
                         net (fo=1, routed)           0.967     5.566    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8_n_0
    SLICE_X64Y28         LUT4 (Prop_lut4_I3_O)        0.124     5.690 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, routed)           0.799     6.489    main_soclinux_tx_cdc_asyncfifo_readable
    SLICE_X61Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.613 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           1.174     7.787    main_soclinux_padding_inserter_source_valid
    SLICE_X60Y33         LUT3 (Prop_lut3_I1_O)        0.150     7.937 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=5, routed)           0.746     8.683    main_soclinux_crc32_inserter_source_valid
    SLICE_X60Y33         LUT6 (Prop_lut6_I5_O)        0.328     9.011 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, routed)           0.616     9.627    main_soclinux_preamble_inserter_sink_ready
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.751 r  main_soclinux_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.108    10.859    main_soclinux_tx_converter_converter_mux0
    SLICE_X64Y27         LUT3 (Prop_lut3_I0_O)        0.153    11.012 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.889    11.901    main_soclinux_tx_converter_converter_mux
    SLICE_X64Y26         LUT3 (Prop_lut3_I1_O)        0.327    12.228 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.931    13.159    main_soclinux_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X1Y4          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     80.000    80.000 r  
    SLICE_X86Y103        LUT1                         0.000    80.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         2.460    82.460    eth_tx_clk
    RAMB36_X1Y4          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.209    82.669    
                         clock uncertainty           -0.074    82.595    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    82.029    storage_11_reg
  -------------------------------------------------------------------
                         required time                         82.029    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                 68.869    

Slack (MET) :             69.111ns  (required time - arrival time)
  Source:                 builder_xilinxmultiregimpl6_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_tx_clk rise@80.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.973ns  (logic 2.045ns (20.506%)  route 7.928ns (79.494%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns = ( 82.460 - 80.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X86Y103        LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         2.945     2.945    eth_tx_clk
    SLICE_X64Y27         FDRE                                         r  builder_xilinxmultiregimpl6_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  builder_xilinxmultiregimpl6_regs1_reg[2]/Q
                         net (fo=1, routed)           0.939     4.303    builder_xilinxmultiregimpl6_regs1[2]
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.296     4.599 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8/O
                         net (fo=1, routed)           0.967     5.566    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8_n_0
    SLICE_X64Y28         LUT4 (Prop_lut4_I3_O)        0.124     5.690 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, routed)           0.799     6.489    main_soclinux_tx_cdc_asyncfifo_readable
    SLICE_X61Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.613 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           1.174     7.787    main_soclinux_padding_inserter_source_valid
    SLICE_X60Y33         LUT3 (Prop_lut3_I1_O)        0.150     7.937 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=5, routed)           0.746     8.683    main_soclinux_crc32_inserter_source_valid
    SLICE_X60Y33         LUT6 (Prop_lut6_I5_O)        0.328     9.011 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, routed)           0.616     9.627    main_soclinux_preamble_inserter_sink_ready
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.751 r  main_soclinux_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.108    10.859    main_soclinux_tx_converter_converter_mux0
    SLICE_X64Y27         LUT3 (Prop_lut3_I0_O)        0.153    11.012 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.888    11.900    main_soclinux_tx_converter_converter_mux
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.327    12.227 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.691    12.918    main_soclinux_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X1Y4          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     80.000    80.000 r  
    SLICE_X86Y103        LUT1                         0.000    80.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         2.460    82.460    eth_tx_clk
    RAMB36_X1Y4          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.209    82.669    
                         clock uncertainty           -0.074    82.595    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    82.029    storage_11_reg
  -------------------------------------------------------------------
                         required time                         82.029    
                         arrival time                         -12.918    
  -------------------------------------------------------------------
                         slack                                 69.111    

Slack (MET) :             69.188ns  (required time - arrival time)
  Source:                 builder_xilinxmultiregimpl6_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_tx_clk rise@80.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.895ns  (logic 2.045ns (20.667%)  route 7.850ns (79.333%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns = ( 82.460 - 80.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X86Y103        LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         2.945     2.945    eth_tx_clk
    SLICE_X64Y27         FDRE                                         r  builder_xilinxmultiregimpl6_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  builder_xilinxmultiregimpl6_regs1_reg[2]/Q
                         net (fo=1, routed)           0.939     4.303    builder_xilinxmultiregimpl6_regs1[2]
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.296     4.599 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8/O
                         net (fo=1, routed)           0.967     5.566    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8_n_0
    SLICE_X64Y28         LUT4 (Prop_lut4_I3_O)        0.124     5.690 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, routed)           0.799     6.489    main_soclinux_tx_cdc_asyncfifo_readable
    SLICE_X61Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.613 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           1.174     7.787    main_soclinux_padding_inserter_source_valid
    SLICE_X60Y33         LUT3 (Prop_lut3_I1_O)        0.150     7.937 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=5, routed)           0.746     8.683    main_soclinux_crc32_inserter_source_valid
    SLICE_X60Y33         LUT6 (Prop_lut6_I5_O)        0.328     9.011 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, routed)           0.616     9.627    main_soclinux_preamble_inserter_sink_ready
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.751 r  main_soclinux_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.108    10.859    main_soclinux_tx_converter_converter_mux0
    SLICE_X64Y27         LUT3 (Prop_lut3_I0_O)        0.153    11.012 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.716    11.728    main_soclinux_tx_converter_converter_mux
    SLICE_X64Y26         LUT6 (Prop_lut6_I1_O)        0.327    12.055 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.785    12.840    main_soclinux_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X1Y4          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     80.000    80.000 r  
    SLICE_X86Y103        LUT1                         0.000    80.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         2.460    82.460    eth_tx_clk
    RAMB36_X1Y4          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.209    82.669    
                         clock uncertainty           -0.074    82.595    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    82.029    storage_11_reg
  -------------------------------------------------------------------
                         required time                         82.029    
                         arrival time                         -12.840    
  -------------------------------------------------------------------
                         slack                                 69.188    

Slack (MET) :             69.426ns  (required time - arrival time)
  Source:                 builder_xilinxmultiregimpl6_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_tx_clk rise@80.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.657ns  (logic 2.045ns (21.176%)  route 7.612ns (78.824%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns = ( 82.460 - 80.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X86Y103        LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         2.945     2.945    eth_tx_clk
    SLICE_X64Y27         FDRE                                         r  builder_xilinxmultiregimpl6_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  builder_xilinxmultiregimpl6_regs1_reg[2]/Q
                         net (fo=1, routed)           0.939     4.303    builder_xilinxmultiregimpl6_regs1[2]
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.296     4.599 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8/O
                         net (fo=1, routed)           0.967     5.566    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8_n_0
    SLICE_X64Y28         LUT4 (Prop_lut4_I3_O)        0.124     5.690 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, routed)           0.799     6.489    main_soclinux_tx_cdc_asyncfifo_readable
    SLICE_X61Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.613 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           1.174     7.787    main_soclinux_padding_inserter_source_valid
    SLICE_X60Y33         LUT3 (Prop_lut3_I1_O)        0.150     7.937 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=5, routed)           0.746     8.683    main_soclinux_crc32_inserter_source_valid
    SLICE_X60Y33         LUT6 (Prop_lut6_I5_O)        0.328     9.011 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, routed)           0.616     9.627    main_soclinux_preamble_inserter_sink_ready
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.751 r  main_soclinux_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.108    10.859    main_soclinux_tx_converter_converter_mux0
    SLICE_X64Y27         LUT3 (Prop_lut3_I0_O)        0.153    11.012 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.483    11.495    main_soclinux_tx_converter_converter_mux
    SLICE_X65Y26         LUT5 (Prop_lut5_I2_O)        0.327    11.822 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.780    12.603    main_soclinux_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X1Y4          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     80.000    80.000 r  
    SLICE_X86Y103        LUT1                         0.000    80.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         2.460    82.460    eth_tx_clk
    RAMB36_X1Y4          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.209    82.669    
                         clock uncertainty           -0.074    82.595    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    82.029    storage_11_reg
  -------------------------------------------------------------------
                         required time                         82.029    
                         arrival time                         -12.603    
  -------------------------------------------------------------------
                         slack                                 69.426    

Slack (MET) :             69.558ns  (required time - arrival time)
  Source:                 builder_xilinxmultiregimpl6_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_tx_clk rise@80.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.526ns  (logic 1.813ns (19.032%)  route 7.713ns (80.968%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns = ( 82.460 - 80.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X86Y103        LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         2.945     2.945    eth_tx_clk
    SLICE_X64Y27         FDRE                                         r  builder_xilinxmultiregimpl6_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  builder_xilinxmultiregimpl6_regs1_reg[2]/Q
                         net (fo=1, routed)           0.939     4.303    builder_xilinxmultiregimpl6_regs1[2]
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.296     4.599 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8/O
                         net (fo=1, routed)           0.967     5.566    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8_n_0
    SLICE_X64Y28         LUT4 (Prop_lut4_I3_O)        0.124     5.690 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, routed)           0.799     6.489    main_soclinux_tx_cdc_asyncfifo_readable
    SLICE_X61Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.613 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           1.174     7.787    main_soclinux_padding_inserter_source_valid
    SLICE_X60Y33         LUT3 (Prop_lut3_I1_O)        0.150     7.937 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=5, routed)           0.746     8.683    main_soclinux_crc32_inserter_source_valid
    SLICE_X60Y33         LUT6 (Prop_lut6_I5_O)        0.328     9.011 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, routed)           0.616     9.627    main_soclinux_preamble_inserter_sink_ready
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.751 r  main_soclinux_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.108    10.859    main_soclinux_tx_converter_converter_mux0
    SLICE_X64Y27         LUT5 (Prop_lut5_I2_O)        0.124    10.983 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.308    11.291    storage_11_reg_i_46_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I1_O)        0.124    11.415 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           1.056    12.471    main_soclinux_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X1Y4          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     80.000    80.000 r  
    SLICE_X86Y103        LUT1                         0.000    80.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         2.460    82.460    eth_tx_clk
    RAMB36_X1Y4          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.209    82.669    
                         clock uncertainty           -0.074    82.595    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    82.029    storage_11_reg
  -------------------------------------------------------------------
                         required time                         82.029    
                         arrival time                         -12.471    
  -------------------------------------------------------------------
                         slack                                 69.558    

Slack (MET) :             69.571ns  (required time - arrival time)
  Source:                 builder_xilinxmultiregimpl6_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_tx_cdc_graycounter1_q_binary_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_tx_clk rise@80.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.941ns  (logic 2.045ns (20.572%)  route 7.896ns (79.428%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 82.274 - 80.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X86Y103        LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         2.945     2.945    eth_tx_clk
    SLICE_X64Y27         FDRE                                         r  builder_xilinxmultiregimpl6_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  builder_xilinxmultiregimpl6_regs1_reg[2]/Q
                         net (fo=1, routed)           0.939     4.303    builder_xilinxmultiregimpl6_regs1[2]
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.296     4.599 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8/O
                         net (fo=1, routed)           0.967     5.566    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8_n_0
    SLICE_X64Y28         LUT4 (Prop_lut4_I3_O)        0.124     5.690 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, routed)           0.799     6.489    main_soclinux_tx_cdc_asyncfifo_readable
    SLICE_X61Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.613 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           1.174     7.787    main_soclinux_padding_inserter_source_valid
    SLICE_X60Y33         LUT3 (Prop_lut3_I1_O)        0.150     7.937 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=5, routed)           0.746     8.683    main_soclinux_crc32_inserter_source_valid
    SLICE_X60Y33         LUT6 (Prop_lut6_I5_O)        0.328     9.011 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, routed)           0.616     9.627    main_soclinux_preamble_inserter_sink_ready
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.751 r  main_soclinux_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.108    10.859    main_soclinux_tx_converter_converter_mux0
    SLICE_X64Y27         LUT3 (Prop_lut3_I0_O)        0.153    11.012 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.888    11.900    main_soclinux_tx_converter_converter_mux
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.327    12.227 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.659    12.886    main_soclinux_tx_cdc_graycounter1_q_next_binary[2]
    SLICE_X64Y26         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     80.000    80.000 r  
    SLICE_X86Y103        LUT1                         0.000    80.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         2.274    82.274    eth_tx_clk
    SLICE_X64Y26         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_binary_reg[2]/C
                         clock pessimism              0.338    82.612    
                         clock uncertainty           -0.074    82.538    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)       -0.081    82.457    main_soclinux_tx_cdc_graycounter1_q_binary_reg[2]
  -------------------------------------------------------------------
                         required time                         82.457    
                         arrival time                         -12.886    
  -------------------------------------------------------------------
                         slack                                 69.571    

Slack (MET) :             69.718ns  (required time - arrival time)
  Source:                 builder_xilinxmultiregimpl6_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_tx_cdc_graycounter1_q_binary_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_tx_clk rise@80.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.808ns  (logic 2.045ns (20.850%)  route 7.763ns (79.150%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 82.274 - 80.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X86Y103        LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         2.945     2.945    eth_tx_clk
    SLICE_X64Y27         FDRE                                         r  builder_xilinxmultiregimpl6_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  builder_xilinxmultiregimpl6_regs1_reg[2]/Q
                         net (fo=1, routed)           0.939     4.303    builder_xilinxmultiregimpl6_regs1[2]
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.296     4.599 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8/O
                         net (fo=1, routed)           0.967     5.566    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8_n_0
    SLICE_X64Y28         LUT4 (Prop_lut4_I3_O)        0.124     5.690 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, routed)           0.799     6.489    main_soclinux_tx_cdc_asyncfifo_readable
    SLICE_X61Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.613 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           1.174     7.787    main_soclinux_padding_inserter_source_valid
    SLICE_X60Y33         LUT3 (Prop_lut3_I1_O)        0.150     7.937 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=5, routed)           0.746     8.683    main_soclinux_crc32_inserter_source_valid
    SLICE_X60Y33         LUT6 (Prop_lut6_I5_O)        0.328     9.011 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, routed)           0.616     9.627    main_soclinux_preamble_inserter_sink_ready
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.751 r  main_soclinux_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.108    10.859    main_soclinux_tx_converter_converter_mux0
    SLICE_X64Y27         LUT3 (Prop_lut3_I0_O)        0.153    11.012 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.884    11.896    main_soclinux_tx_converter_converter_mux
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.327    12.223 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.530    12.754    main_soclinux_tx_cdc_graycounter1_q_next_binary[0]
    SLICE_X65Y26         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_binary_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     80.000    80.000 r  
    SLICE_X86Y103        LUT1                         0.000    80.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         2.274    82.274    eth_tx_clk
    SLICE_X65Y26         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_binary_reg[0]/C
                         clock pessimism              0.338    82.612    
                         clock uncertainty           -0.074    82.538    
    SLICE_X65Y26         FDRE (Setup_fdre_C_D)       -0.067    82.471    main_soclinux_tx_cdc_graycounter1_q_binary_reg[0]
  -------------------------------------------------------------------
                         required time                         82.471    
                         arrival time                         -12.754    
  -------------------------------------------------------------------
                         slack                                 69.718    

Slack (MET) :             69.754ns  (required time - arrival time)
  Source:                 builder_xilinxmultiregimpl6_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_tx_cdc_graycounter1_q_binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_tx_clk rise@80.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.778ns  (logic 1.813ns (18.541%)  route 7.965ns (81.459%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 82.274 - 80.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X86Y103        LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         2.945     2.945    eth_tx_clk
    SLICE_X64Y27         FDRE                                         r  builder_xilinxmultiregimpl6_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  builder_xilinxmultiregimpl6_regs1_reg[2]/Q
                         net (fo=1, routed)           0.939     4.303    builder_xilinxmultiregimpl6_regs1[2]
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.296     4.599 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8/O
                         net (fo=1, routed)           0.967     5.566    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8_n_0
    SLICE_X64Y28         LUT4 (Prop_lut4_I3_O)        0.124     5.690 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, routed)           0.799     6.489    main_soclinux_tx_cdc_asyncfifo_readable
    SLICE_X61Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.613 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           1.174     7.787    main_soclinux_padding_inserter_source_valid
    SLICE_X60Y33         LUT3 (Prop_lut3_I1_O)        0.150     7.937 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=5, routed)           0.746     8.683    main_soclinux_crc32_inserter_source_valid
    SLICE_X60Y33         LUT6 (Prop_lut6_I5_O)        0.328     9.011 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, routed)           0.616     9.627    main_soclinux_preamble_inserter_sink_ready
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.751 r  main_soclinux_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.108    10.859    main_soclinux_tx_converter_converter_mux0
    SLICE_X64Y27         LUT5 (Prop_lut5_I2_O)        0.124    10.983 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.308    11.291    storage_11_reg_i_46_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I1_O)        0.124    11.415 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           1.309    12.724    main_soclinux_tx_cdc_graycounter1_q_next_binary[5]
    SLICE_X65Y26         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     80.000    80.000 r  
    SLICE_X86Y103        LUT1                         0.000    80.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         2.274    82.274    eth_tx_clk
    SLICE_X65Y26         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_binary_reg[5]/C
                         clock pessimism              0.338    82.612    
                         clock uncertainty           -0.074    82.538    
    SLICE_X65Y26         FDRE (Setup_fdre_C_D)       -0.061    82.477    main_soclinux_tx_cdc_graycounter1_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         82.477    
                         arrival time                         -12.724    
  -------------------------------------------------------------------
                         slack                                 69.754    

Slack (MET) :             69.815ns  (required time - arrival time)
  Source:                 builder_xilinxmultiregimpl6_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_tx_cdc_graycounter1_q_binary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_tx_clk rise@80.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.717ns  (logic 2.045ns (21.046%)  route 7.672ns (78.954%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 82.274 - 80.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X86Y103        LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         2.945     2.945    eth_tx_clk
    SLICE_X64Y27         FDRE                                         r  builder_xilinxmultiregimpl6_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  builder_xilinxmultiregimpl6_regs1_reg[2]/Q
                         net (fo=1, routed)           0.939     4.303    builder_xilinxmultiregimpl6_regs1[2]
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.296     4.599 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8/O
                         net (fo=1, routed)           0.967     5.566    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8_n_0
    SLICE_X64Y28         LUT4 (Prop_lut4_I3_O)        0.124     5.690 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, routed)           0.799     6.489    main_soclinux_tx_cdc_asyncfifo_readable
    SLICE_X61Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.613 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           1.174     7.787    main_soclinux_padding_inserter_source_valid
    SLICE_X60Y33         LUT3 (Prop_lut3_I1_O)        0.150     7.937 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=5, routed)           0.746     8.683    main_soclinux_crc32_inserter_source_valid
    SLICE_X60Y33         LUT6 (Prop_lut6_I5_O)        0.328     9.011 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, routed)           0.616     9.627    main_soclinux_preamble_inserter_sink_ready
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.751 r  main_soclinux_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.108    10.859    main_soclinux_tx_converter_converter_mux0
    SLICE_X64Y27         LUT3 (Prop_lut3_I0_O)        0.153    11.012 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.716    11.728    main_soclinux_tx_converter_converter_mux
    SLICE_X64Y26         LUT6 (Prop_lut6_I1_O)        0.327    12.055 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.607    12.662    main_soclinux_tx_cdc_graycounter1_q_next_binary[4]
    SLICE_X64Y26         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     80.000    80.000 r  
    SLICE_X86Y103        LUT1                         0.000    80.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         2.274    82.274    eth_tx_clk
    SLICE_X64Y26         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_binary_reg[4]/C
                         clock pessimism              0.338    82.612    
                         clock uncertainty           -0.074    82.538    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)       -0.061    82.477    main_soclinux_tx_cdc_graycounter1_q_binary_reg[4]
  -------------------------------------------------------------------
                         required time                         82.477    
                         arrival time                         -12.662    
  -------------------------------------------------------------------
                         slack                                 69.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 builder_liteethmacpaddinginserter_state_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_padding_inserter_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.028%)  route 0.186ns (49.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X86Y103        LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         1.052     1.052    eth_tx_clk
    SLICE_X63Y35         FDRE                                         r  builder_liteethmacpaddinginserter_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDRE (Prop_fdre_C_Q)         0.141     1.193 f  builder_liteethmacpaddinginserter_state_reg/Q
                         net (fo=22, routed)          0.186     1.379    builder_liteethmacpaddinginserter_state
    SLICE_X63Y33         LUT5 (Prop_lut5_I3_O)        0.045     1.424 r  main_soclinux_padding_inserter_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.424    main_soclinux_padding_inserter_counter[0]_i_1_n_0
    SLICE_X63Y33         FDSE                                         r  main_soclinux_padding_inserter_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X86Y103        LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         1.289     1.289    eth_tx_clk
    SLICE_X63Y33         FDSE                                         r  main_soclinux_padding_inserter_counter_reg[0]/C
                         clock pessimism             -0.139     1.150    
    SLICE_X63Y33         FDSE (Hold_fdse_C_D)         0.091     1.241    main_soclinux_padding_inserter_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            builder_liteethmacgap_state_reg/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.148ns (40.973%)  route 0.213ns (59.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.081ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X86Y103        LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         1.081     1.081    eth_tx_clk
    SLICE_X70Y37         FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y37         FDPE (Prop_fdpe_C_Q)         0.148     1.229 r  FDPE_11/Q
                         net (fo=30, routed)          0.213     1.442    eth_tx_rst
    SLICE_X62Y36         FDRE                                         r  builder_liteethmacgap_state_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X86Y103        LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         1.409     1.409    eth_tx_clk
    SLICE_X62Y36         FDRE                                         r  builder_liteethmacgap_state_reg/C
                         clock pessimism             -0.141     1.268    
    SLICE_X62Y36         FDRE (Hold_fdre_C_R)        -0.044     1.224    builder_liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 main_soclinux_padding_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_padding_inserter_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.299ns (60.845%)  route 0.192ns (39.155%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X86Y103        LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         1.103     1.103    eth_tx_clk
    SLICE_X63Y33         FDSE                                         r  main_soclinux_padding_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDSE (Prop_fdse_C_Q)         0.141     1.244 r  main_soclinux_padding_inserter_counter_reg[0]/Q
                         net (fo=3, routed)           0.192     1.436    main_soclinux_padding_inserter_counter_reg_n_0_[0]
    SLICE_X62Y32         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.594 r  main_soclinux_padding_inserter_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.594    main_soclinux_padding_inserter_counter_reg[4]_i_1_n_7
    SLICE_X62Y32         FDRE                                         r  main_soclinux_padding_inserter_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X86Y103        LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         1.362     1.362    eth_tx_clk
    SLICE_X62Y32         FDRE                                         r  main_soclinux_padding_inserter_counter_reg[1]/C
                         clock pessimism             -0.139     1.223    
    SLICE_X62Y32         FDRE (Hold_fdre_C_D)         0.134     1.357    main_soclinux_padding_inserter_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 main_soclinux_padding_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_padding_inserter_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.313ns (61.929%)  route 0.192ns (38.071%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X86Y103        LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         1.103     1.103    eth_tx_clk
    SLICE_X63Y33         FDSE                                         r  main_soclinux_padding_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDSE (Prop_fdse_C_Q)         0.141     1.244 r  main_soclinux_padding_inserter_counter_reg[0]/Q
                         net (fo=3, routed)           0.192     1.436    main_soclinux_padding_inserter_counter_reg_n_0_[0]
    SLICE_X62Y32         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172     1.608 r  main_soclinux_padding_inserter_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.608    main_soclinux_padding_inserter_counter_reg[4]_i_1_n_5
    SLICE_X62Y32         FDRE                                         r  main_soclinux_padding_inserter_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X86Y103        LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         1.362     1.362    eth_tx_clk
    SLICE_X62Y32         FDRE                                         r  main_soclinux_padding_inserter_counter_reg[3]/C
                         clock pessimism             -0.139     1.223    
    SLICE_X62Y32         FDRE (Hold_fdre_C_D)         0.134     1.357    main_soclinux_padding_inserter_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 main_soclinux_tx_cdc_graycounter1_q_binary_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_tx_cdc_graycounter1_q_binary_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.052%)  route 0.171ns (47.948%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.327ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X86Y103        LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         1.135     1.135    eth_tx_clk
    SLICE_X64Y26         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_binary_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.141     1.276 r  main_soclinux_tx_cdc_graycounter1_q_binary_reg[2]/Q
                         net (fo=10, routed)          0.171     1.448    main_soclinux_tx_cdc_graycounter1_q_binary_reg[2]
    SLICE_X65Y26         LUT5 (Prop_lut5_I3_O)        0.045     1.493 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.000     1.493    main_soclinux_tx_cdc_graycounter1_q_next_binary[3]
    SLICE_X65Y26         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X86Y103        LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         1.327     1.327    eth_tx_clk
    SLICE_X65Y26         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_binary_reg[3]/C
                         clock pessimism             -0.179     1.148    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.092     1.240    main_soclinux_tx_cdc_graycounter1_q_binary_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 main_soclinux_tx_cdc_graycounter1_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.841%)  route 0.417ns (69.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.392ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X86Y103        LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         1.135     1.135    eth_tx_clk
    SLICE_X65Y26         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.276 r  main_soclinux_tx_cdc_graycounter1_q_binary_reg[0]/Q
                         net (fo=10, routed)          0.110     1.386    main_soclinux_tx_cdc_graycounter1_q_binary_reg[0]
    SLICE_X64Y26         LUT6 (Prop_lut6_I2_O)        0.045     1.431 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.307     1.738    main_soclinux_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X1Y4          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X86Y103        LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         1.392     1.392    eth_tx_clk
    RAMB36_X1Y4          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism             -0.096     1.296    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.479    storage_11_reg
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 main_soclinux_padding_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_padding_inserter_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.325ns (62.812%)  route 0.192ns (37.188%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X86Y103        LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         1.103     1.103    eth_tx_clk
    SLICE_X63Y33         FDSE                                         r  main_soclinux_padding_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDSE (Prop_fdse_C_Q)         0.141     1.244 r  main_soclinux_padding_inserter_counter_reg[0]/Q
                         net (fo=3, routed)           0.192     1.436    main_soclinux_padding_inserter_counter_reg_n_0_[0]
    SLICE_X62Y32         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184     1.620 r  main_soclinux_padding_inserter_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.620    main_soclinux_padding_inserter_counter_reg[4]_i_1_n_6
    SLICE_X62Y32         FDRE                                         r  main_soclinux_padding_inserter_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X86Y103        LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         1.362     1.362    eth_tx_clk
    SLICE_X62Y32         FDRE                                         r  main_soclinux_padding_inserter_counter_reg[2]/C
                         clock pessimism             -0.139     1.223    
    SLICE_X62Y32         FDRE (Hold_fdre_C_D)         0.134     1.357    main_soclinux_padding_inserter_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 main_soclinux_padding_inserter_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_padding_inserter_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X86Y103        LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         1.108     1.108    eth_tx_clk
    SLICE_X62Y34         FDRE                                         r  main_soclinux_padding_inserter_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.164     1.272 r  main_soclinux_padding_inserter_counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.398    main_soclinux_padding_inserter_counter_reg_n_0_[11]
    SLICE_X62Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.508 r  main_soclinux_padding_inserter_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.508    main_soclinux_padding_inserter_counter_reg[12]_i_1_n_5
    SLICE_X62Y34         FDRE                                         r  main_soclinux_padding_inserter_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X86Y103        LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         1.292     1.292    eth_tx_clk
    SLICE_X62Y34         FDRE                                         r  main_soclinux_padding_inserter_counter_reg[11]/C
                         clock pessimism             -0.184     1.108    
    SLICE_X62Y34         FDRE (Hold_fdre_C_D)         0.134     1.242    main_soclinux_padding_inserter_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 main_soclinux_padding_inserter_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_padding_inserter_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X86Y103        LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         1.052     1.052    eth_tx_clk
    SLICE_X62Y35         FDRE                                         r  main_soclinux_padding_inserter_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.164     1.216 r  main_soclinux_padding_inserter_counter_reg[15]/Q
                         net (fo=2, routed)           0.125     1.342    main_soclinux_padding_inserter_counter_reg_n_0_[15]
    SLICE_X62Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.452 r  main_soclinux_padding_inserter_counter_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.452    main_soclinux_padding_inserter_counter_reg[15]_i_3_n_5
    SLICE_X62Y35         FDRE                                         r  main_soclinux_padding_inserter_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X86Y103        LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         1.226     1.226    eth_tx_clk
    SLICE_X62Y35         FDRE                                         r  main_soclinux_padding_inserter_counter_reg[15]/C
                         clock pessimism             -0.174     1.052    
    SLICE_X62Y35         FDRE (Hold_fdre_C_D)         0.134     1.186    main_soclinux_padding_inserter_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 main_soclinux_ethphy_liteethphyrmiitx_converter_converter_mux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            eth_tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.519%)  route 0.214ns (53.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.374ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X86Y103        LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         1.217     1.217    eth_tx_clk
    SLICE_X59Y34         FDRE                                         r  main_soclinux_ethphy_liteethphyrmiitx_converter_converter_mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDRE (Prop_fdre_C_Q)         0.141     1.358 r  main_soclinux_ethphy_liteethphyrmiitx_converter_converter_mux_reg[0]/Q
                         net (fo=7, routed)           0.214     1.571    main_soclinux_ethphy_liteethphyrmiitx_converter_converter_mux__0[0]
    SLICE_X60Y33         LUT6 (Prop_lut6_I3_O)        0.045     1.616 r  eth_tx_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.616    main_soclinux_ethphy_liteethphyrmiitx_converter_source_payload_data[1]
    SLICE_X60Y33         FDRE                                         r  eth_tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X86Y103        LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         1.374     1.374    eth_tx_clk
    SLICE_X60Y33         FDRE                                         r  eth_tx_data_reg[1]/C
                         clock pessimism             -0.153     1.221    
    SLICE_X60Y33         FDRE (Hold_fdre_C_D)         0.121     1.342    eth_tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { eth_tx_clk_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         80.000      77.424     RAMB36_X1Y4    storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         80.000      78.526     OLOGIC_X1Y128  ODDR/C
Min Period        n/a     FDPE/C              n/a            1.000         80.000      79.000     SLICE_X70Y37   FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         80.000      79.000     SLICE_X70Y37   FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X61Y32   FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X61Y32   FSM_onehot_builder_liteethmaccrc32inserter_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X59Y33   eth_tx_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X60Y33   eth_tx_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X58Y34   eth_tx_en_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X60Y34   FSM_sequential_builder_liteethmacpreambleinserter_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X61Y32   FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X61Y32   FSM_onehot_builder_liteethmaccrc32inserter_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X60Y33   eth_tx_data_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         40.000      39.500     SLICE_X58Y31   main_soclinux_crc32_inserter_reg_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         40.000      39.500     SLICE_X59Y31   main_soclinux_crc32_inserter_reg_reg[12]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         40.000      39.500     SLICE_X59Y30   main_soclinux_crc32_inserter_reg_reg[13]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         40.000      39.500     SLICE_X58Y30   main_soclinux_crc32_inserter_reg_reg[15]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         40.000      39.500     SLICE_X58Y31   main_soclinux_crc32_inserter_reg_reg[19]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         40.000      39.500     SLICE_X60Y32   main_soclinux_crc32_inserter_reg_reg[20]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         40.000      39.500     SLICE_X59Y30   main_soclinux_crc32_inserter_reg_reg[21]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         40.000      39.500     SLICE_X70Y37   FDPE_10/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         40.000      39.500     SLICE_X70Y37   FDPE_10/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         40.000      39.500     SLICE_X70Y37   FDPE_11/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         40.000      39.500     SLICE_X70Y37   FDPE_11/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X61Y32   FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X61Y32   FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X61Y32   FSM_onehot_builder_liteethmaccrc32inserter_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X61Y32   FSM_onehot_builder_liteethmaccrc32inserter_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X59Y33   eth_tx_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X59Y33   eth_tx_data_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_soclinux_soclinux_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.632ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.632ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.075     0.075    builder_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X82Y80         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.690    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.740 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.499     3.239    main_soclinux_soclinux_clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.265 r  BUFG/O
                         net (fo=4584, routed)        0.598     3.862    sys_clk
    SLICE_X82Y80         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     3.862    
                         clock uncertainty           -0.150     3.713    
    SLICE_X82Y80         FDPE (Setup_fdpe_C_D)       -0.005     3.708    FDPE_1
  -------------------------------------------------------------------
                         required time                          3.708    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  3.632    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_soclinux_soclinux_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        3.638ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, routed)           0.075     0.075    builder_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X82Y79         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.690    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.740 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.499     3.239    main_soclinux_soclinux_clkout3
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.265 r  BUFG_3/O
                         net (fo=8, routed)           0.597     3.861    clk200_clk
    SLICE_X82Y79         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     3.861    
                         clock uncertainty           -0.143     3.718    
    SLICE_X82Y79         FDPE (Setup_fdpe_C_D)       -0.005     3.713    FDPE_7
  -------------------------------------------------------------------
                         required time                          3.713    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  3.638    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.394ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 FDPE_12/Q
                            (internal pin)
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.652ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y37         FDPE                         0.000     0.000 r  FDPE_12/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X74Y37         FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y20       BUFG                         0.000     2.000 r  BUFG_4/O
                         net (fo=161, routed)         0.652     2.652    eth_rx_clk
    SLICE_X74Y37         FDPE                                         r  FDPE_13/C
                         clock pessimism              0.000     2.652    
                         clock uncertainty           -0.157     2.495    
    SLICE_X74Y37         FDPE (Setup_fdpe_C_D)       -0.035     2.460    FDPE_13
  -------------------------------------------------------------------
                         required time                          2.460    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.394    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.823ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.823ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y37         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X70Y37         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X86Y103        LUT1                         0.000     2.000 r  eth_tx_clk_inst/O
                         net (fo=103, routed)         1.081     3.081    eth_tx_clk
    SLICE_X70Y37         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     3.081    
                         clock uncertainty           -0.157     2.924    
    SLICE_X70Y37         FDPE (Setup_fdpe_C_D)       -0.035     2.889    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.889    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.823    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+----------------+----------------+----------+---------------+---------+---------------+---------+--------------------------------+
Reference  | Input          | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal                       |
Clock      | Port           | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                          |
-----------+----------------+----------------+----------+---------------+---------+---------------+---------+--------------------------------+
clk100     | cpu_reset      | FDPE           | -        |     1.755 (r) | SLOW    |    -0.321 (r) | SLOW    | main_soclinux_soclinux_clkout0 |
clk100     | eth_mdio       | FDRE           | -        |     1.827 (r) | SLOW    |    -0.230 (r) | SLOW    | main_soclinux_soclinux_clkout0 |
clk100     | serial_rx      | FDRE           | -        |     0.424 (r) | FAST    |     1.900 (r) | SLOW    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -1.168 (r) | FAST    |     4.895 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -1.670 (f) | FAST    |     6.256 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -1.166 (r) | FAST    |     4.893 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -1.749 (f) | FAST    |     6.395 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.911 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -1.622 (f) | FAST    |     6.129 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -1.167 (r) | FAST    |     4.894 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -1.660 (f) | FAST    |     6.194 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -1.160 (r) | FAST    |     4.887 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -1.773 (f) | FAST    |     6.473 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -1.175 (r) | FAST    |     4.902 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -1.739 (f) | FAST    |     6.386 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -1.163 (r) | FAST    |     4.891 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -1.714 (f) | FAST    |     6.327 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.911 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -1.827 (f) | FAST    |     6.556 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -1.162 (r) | FAST    |     4.881 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -2.084 (f) | FAST    |     7.226 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.877 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -1.952 (f) | FAST    |     6.914 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -1.155 (r) | FAST    |     4.875 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -1.882 (f) | FAST    |     6.764 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -1.148 (r) | FAST    |     4.872 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -2.001 (f) | FAST    |     7.050 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -1.143 (r) | FAST    |     4.864 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -1.884 (f) | FAST    |     6.765 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -1.167 (r) | FAST    |     4.886 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -2.142 (f) | FAST    |     7.371 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -1.155 (r) | FAST    |     4.880 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -1.933 (f) | FAST    |     6.930 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -1.168 (r) | FAST    |     4.888 (r) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -2.026 (f) | FAST    |     7.081 (f) | SLOW    | main_soclinux_soclinux_clkout1 |
clk100     | cpu_reset      | FDPE           | -        |     1.896 (r) | SLOW    |    -0.440 (r) | SLOW    | main_soclinux_soclinux_clkout3 |
eth_rx_clk | eth_crs_dv     | FDRE           | -        |     6.032 (r) | SLOW    |    -1.880 (r) | FAST    |                                |
eth_rx_clk | eth_rx_data[0] | FDRE           | -        |     5.923 (r) | SLOW    |    -1.888 (r) | FAST    |                                |
eth_rx_clk | eth_rx_data[1] | FDRE           | -        |     6.436 (r) | SLOW    |    -2.197 (r) | FAST    |                                |
-----------+----------------+----------------+----------+---------------+---------+---------------+---------+--------------------------------+


Output Ports Clock-to-out

-----------+--------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------------+
Reference  | Output             | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                       |
Clock      | Port               | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                          |
-----------+--------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------------+
clk100     | ddram_dq[0]        | FDRE           | -     |     11.888 (r) | SLOW    |      3.097 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[1]        | FDRE           | -     |     11.273 (r) | SLOW    |      2.842 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[2]        | FDRE           | -     |     12.028 (r) | SLOW    |      3.140 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[3]        | FDRE           | -     |     11.865 (r) | SLOW    |      3.092 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[4]        | FDRE           | -     |     11.571 (r) | SLOW    |      2.966 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[5]        | FDRE           | -     |     11.423 (r) | SLOW    |      2.900 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[6]        | FDRE           | -     |     11.724 (r) | SLOW    |      3.040 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[7]        | FDRE           | -     |     11.283 (r) | SLOW    |      2.836 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[8]        | FDRE           | -     |     11.102 (r) | SLOW    |      2.793 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[9]        | FDRE           | -     |     11.867 (r) | SLOW    |      3.150 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[10]       | FDRE           | -     |     11.555 (r) | SLOW    |      3.001 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[11]       | FDRE           | -     |     12.007 (r) | SLOW    |      3.210 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[12]       | FDRE           | -     |     11.405 (r) | SLOW    |      2.947 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[13]       | FDRE           | -     |     11.087 (r) | SLOW    |      2.770 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[14]       | FDRE           | -     |     12.009 (r) | SLOW    |      3.207 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dq[15]       | FDRE           | -     |     11.252 (r) | SLOW    |      2.853 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dqs_n[0]     | FDRE           | -     |     11.422 (r) | SLOW    |      2.905 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dqs_n[1]     | FDRE           | -     |     11.706 (r) | SLOW    |      3.065 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dqs_p[0]     | FDRE           | -     |     11.423 (r) | SLOW    |      2.907 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_dqs_p[1]     | FDRE           | -     |     11.707 (r) | SLOW    |      3.065 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | eth_mdc            | FDRE           | -     |     17.433 (r) | SLOW    |      5.861 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | eth_mdio           | FDSE           | -     |     17.158 (r) | SLOW    |      5.169 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | eth_rst_n          | FDRE           | -     |     17.931 (r) | SLOW    |      5.322 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | serial_tx          | FDSE           | -     |     14.866 (r) | SLOW    |      4.736 (r) | FAST    | main_soclinux_soclinux_clkout0 |
clk100     | ddram_a[0]         | OSERDESE2 (IO) | -     |      8.502 (r) | SLOW    |      2.405 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_a[1]         | OSERDESE2 (IO) | -     |      8.517 (r) | SLOW    |      2.422 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_a[2]         | OSERDESE2 (IO) | -     |      8.528 (r) | SLOW    |      2.429 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_a[3]         | OSERDESE2 (IO) | -     |      8.528 (r) | SLOW    |      2.430 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_a[4]         | OSERDESE2 (IO) | -     |      8.524 (r) | SLOW    |      2.423 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_a[5]         | OSERDESE2 (IO) | -     |      8.519 (r) | SLOW    |      2.425 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_a[6]         | OSERDESE2 (IO) | -     |      8.533 (r) | SLOW    |      2.432 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_a[7]         | OSERDESE2 (IO) | -     |      8.534 (r) | SLOW    |      2.433 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_a[8]         | OSERDESE2 (IO) | -     |      8.524 (r) | SLOW    |      2.424 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_a[9]         | OSERDESE2 (IO) | -     |      8.518 (r) | SLOW    |      2.424 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_a[10]        | OSERDESE2 (IO) | -     |      8.519 (r) | SLOW    |      2.425 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_a[11]        | OSERDESE2 (IO) | -     |      8.512 (r) | SLOW    |      2.412 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_a[12]        | OSERDESE2 (IO) | -     |      8.524 (r) | SLOW    |      2.425 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_ba[0]        | OSERDESE2 (IO) | -     |      8.522 (r) | SLOW    |      2.428 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_ba[1]        | OSERDESE2 (IO) | -     |      8.515 (r) | SLOW    |      2.421 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_ba[2]        | OSERDESE2 (IO) | -     |      8.527 (r) | SLOW    |      2.429 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_cas_n        | OSERDESE2 (IO) | -     |      8.543 (r) | SLOW    |      2.442 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_cke          | OSERDESE2 (IO) | -     |      8.536 (r) | SLOW    |      2.434 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_clk_n        | OSERDESE2 (IO) | -     |      8.606 (r) | SLOW    |      2.404 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_clk_p        | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.417 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_cs_n         | OSERDESE2 (IO) | -     |      8.493 (r) | SLOW    |      2.392 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dm[0]        | OSERDESE2 (IO) | -     |      8.557 (r) | SLOW    |      2.456 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dm[1]        | OSERDESE2 (IO) | -     |      8.559 (r) | SLOW    |      2.460 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[0]        | OSERDESE2 (IO) | -     |      9.414 (r) | SLOW    |      2.145 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[1]        | OSERDESE2 (IO) | -     |      9.412 (r) | SLOW    |      2.144 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[2]        | OSERDESE2 (IO) | -     |      9.415 (r) | SLOW    |      2.131 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[3]        | OSERDESE2 (IO) | -     |      9.413 (r) | SLOW    |      2.144 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[4]        | OSERDESE2 (IO) | -     |      9.412 (r) | SLOW    |      2.150 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[5]        | OSERDESE2 (IO) | -     |      9.412 (r) | SLOW    |      2.136 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[6]        | OSERDESE2 (IO) | -     |      9.413 (r) | SLOW    |      2.148 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[7]        | OSERDESE2 (IO) | -     |      9.412 (r) | SLOW    |      2.126 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[8]        | OSERDESE2 (IO) | -     |      9.398 (r) | SLOW    |      2.135 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[9]        | OSERDESE2 (IO) | -     |      9.408 (r) | SLOW    |      2.154 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[10]       | OSERDESE2 (IO) | -     |      9.401 (r) | SLOW    |      2.146 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[11]       | OSERDESE2 (IO) | -     |      9.408 (r) | SLOW    |      2.159 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[12]       | OSERDESE2 (IO) | -     |      9.401 (r) | SLOW    |      2.157 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[13]       | OSERDESE2 (IO) | -     |      9.398 (r) | SLOW    |      2.130 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[14]       | OSERDESE2 (IO) | -     |      9.409 (r) | SLOW    |      2.152 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dq[15]       | OSERDESE2 (IO) | -     |      9.400 (r) | SLOW    |      2.131 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_odt          | OSERDESE2 (IO) | -     |      8.528 (r) | SLOW    |      2.427 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_ras_n        | OSERDESE2 (IO) | -     |      8.513 (r) | SLOW    |      2.416 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_we_n         | OSERDESE2 (IO) | -     |      8.545 (r) | SLOW    |      2.444 (r) | FAST    | main_soclinux_soclinux_clkout1 |
clk100     | ddram_dqs_n[0]     | OSERDESE2 (IO) | -     |     10.662 (r) | SLOW    |      3.395 (r) | FAST    | main_soclinux_soclinux_clkout2 |
clk100     | ddram_dqs_n[1]     | OSERDESE2 (IO) | -     |     10.655 (r) | SLOW    |      3.393 (r) | FAST    | main_soclinux_soclinux_clkout2 |
clk100     | ddram_dqs_p[0]     | OSERDESE2 (IO) | -     |     10.663 (r) | SLOW    |      3.397 (r) | FAST    | main_soclinux_soclinux_clkout2 |
clk100     | ddram_dqs_p[1]     | OSERDESE2 (IO) | -     |     10.656 (r) | SLOW    |      3.393 (r) | FAST    | main_soclinux_soclinux_clkout2 |
eth_tx_clk | eth_clocks_ref_clk | ODDR (IO)      | -     |      5.695 (r) | SLOW    |      1.889 (r) | FAST    |                                |
eth_tx_clk | eth_clocks_ref_clk | ODDR (IO)      | -     |      5.695 (f) | SLOW    |      1.889 (f) | FAST    |                                |
eth_tx_clk | eth_tx_data[0]     | FDRE           | -     |     13.373 (r) | SLOW    |      4.795 (r) | FAST    |                                |
eth_tx_clk | eth_tx_data[1]     | FDRE           | -     |     14.781 (r) | SLOW    |      5.681 (r) | FAST    |                                |
eth_tx_clk | eth_tx_en          | FDRE           | -     |     13.323 (r) | SLOW    |      4.730 (r) | FAST    |                                |
-----------+--------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         9.872 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | clk100      |        -0.094 | FAST    |               |         |               |         |               |         |
eth_tx_clk | clk100      |         0.313 | FAST    |               |         |               |         |               |         |
clk100     | eth_rx_clk  |         8.778 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         8.497 | SLOW    |               |         |               |         |               |         |
clk100     | eth_tx_clk  |         8.640 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        11.181 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 6.228 ns
Ideal Clock Offset to Actual Clock: 4.257 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.168 (r) | FAST    |   4.895 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.670 (f) | FAST    |   6.256 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.166 (r) | FAST    |   4.893 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.749 (f) | FAST    |   6.395 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.184 (r) | FAST    |   4.911 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.622 (f) | FAST    |   6.129 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.167 (r) | FAST    |   4.894 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.660 (f) | FAST    |   6.194 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.160 (r) | FAST    |   4.887 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.773 (f) | FAST    |   6.473 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.175 (r) | FAST    |   4.902 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.739 (f) | FAST    |   6.386 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.163 (r) | FAST    |   4.891 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.714 (f) | FAST    |   6.327 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.185 (r) | FAST    |   4.911 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.827 (f) | FAST    |   6.556 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.162 (r) | FAST    |   4.881 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.084 (f) | FAST    |   7.226 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.877 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.952 (f) | FAST    |   6.914 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.155 (r) | FAST    |   4.875 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.882 (f) | FAST    |   6.764 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.148 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.001 (f) | FAST    |   7.050 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.143 (r) | FAST    |   4.864 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.884 (f) | FAST    |   6.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.167 (r) | FAST    |   4.886 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.142 (f) | FAST    |   7.371 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.155 (r) | FAST    |   4.880 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.933 (f) | FAST    |   6.930 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.168 (r) | FAST    |   4.888 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.026 (f) | FAST    |   7.081 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.143 (r) | FAST    |   7.371 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 4.548 ns
Ideal Clock Offset to Actual Clock: -4.162 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   5.923 (r) | SLOW    |  -1.888 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   6.436 (r) | SLOW    |  -2.197 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   6.436 (r) | SLOW    |  -1.888 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.032 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.502 (r) | SLOW    |   2.405 (r) | FAST    |    0.000 |
ddram_a[1]         |   8.517 (r) | SLOW    |   2.422 (r) | FAST    |    0.017 |
ddram_a[2]         |   8.528 (r) | SLOW    |   2.429 (r) | FAST    |    0.026 |
ddram_a[3]         |   8.528 (r) | SLOW    |   2.430 (r) | FAST    |    0.026 |
ddram_a[4]         |   8.524 (r) | SLOW    |   2.423 (r) | FAST    |    0.022 |
ddram_a[5]         |   8.519 (r) | SLOW    |   2.425 (r) | FAST    |    0.020 |
ddram_a[6]         |   8.533 (r) | SLOW    |   2.432 (r) | FAST    |    0.031 |
ddram_a[7]         |   8.534 (r) | SLOW    |   2.433 (r) | FAST    |    0.032 |
ddram_a[8]         |   8.524 (r) | SLOW    |   2.424 (r) | FAST    |    0.022 |
ddram_a[9]         |   8.518 (r) | SLOW    |   2.424 (r) | FAST    |    0.019 |
ddram_a[10]        |   8.519 (r) | SLOW    |   2.425 (r) | FAST    |    0.020 |
ddram_a[11]        |   8.512 (r) | SLOW    |   2.412 (r) | FAST    |    0.010 |
ddram_a[12]        |   8.524 (r) | SLOW    |   2.425 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.534 (r) | SLOW    |   2.405 (r) | FAST    |    0.032 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.012 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.522 (r) | SLOW    |   2.428 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.515 (r) | SLOW    |   2.421 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.527 (r) | SLOW    |   2.429 (r) | FAST    |    0.012 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.527 (r) | SLOW    |   2.421 (r) | FAST    |    0.012 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.004 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.557 (r) | SLOW    |   2.456 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.559 (r) | SLOW    |   2.460 (r) | FAST    |    0.004 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.559 (r) | SLOW    |   2.456 (r) | FAST    |    0.004 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.941 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   11.888 (r) | SLOW    |   2.145 (r) | FAST    |    0.801 |
ddram_dq[1]        |   11.273 (r) | SLOW    |   2.144 (r) | FAST    |    0.186 |
ddram_dq[2]        |   12.028 (r) | SLOW    |   2.131 (r) | FAST    |    0.941 |
ddram_dq[3]        |   11.865 (r) | SLOW    |   2.144 (r) | FAST    |    0.778 |
ddram_dq[4]        |   11.571 (r) | SLOW    |   2.150 (r) | FAST    |    0.484 |
ddram_dq[5]        |   11.423 (r) | SLOW    |   2.136 (r) | FAST    |    0.336 |
ddram_dq[6]        |   11.724 (r) | SLOW    |   2.148 (r) | FAST    |    0.638 |
ddram_dq[7]        |   11.283 (r) | SLOW    |   2.126 (r) | FAST    |    0.196 |
ddram_dq[8]        |   11.102 (r) | SLOW    |   2.135 (r) | FAST    |    0.015 |
ddram_dq[9]        |   11.867 (r) | SLOW    |   2.154 (r) | FAST    |    0.780 |
ddram_dq[10]       |   11.555 (r) | SLOW    |   2.146 (r) | FAST    |    0.468 |
ddram_dq[11]       |   12.007 (r) | SLOW    |   2.159 (r) | FAST    |    0.920 |
ddram_dq[12]       |   11.405 (r) | SLOW    |   2.157 (r) | FAST    |    0.318 |
ddram_dq[13]       |   11.087 (r) | SLOW    |   2.130 (r) | FAST    |    0.004 |
ddram_dq[14]       |   12.009 (r) | SLOW    |   2.152 (r) | FAST    |    0.922 |
ddram_dq[15]       |   11.252 (r) | SLOW    |   2.131 (r) | FAST    |    0.165 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.028 (r) | SLOW    |   2.126 (r) | FAST    |    0.941 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.285 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   11.422 (r) | SLOW    |   2.905 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   11.706 (r) | SLOW    |   3.065 (r) | FAST    |    0.284 |
ddram_dqs_p[0]     |   11.423 (r) | SLOW    |   2.907 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   11.707 (r) | SLOW    |   3.065 (r) | FAST    |    0.285 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.707 (r) | SLOW    |   2.905 (r) | FAST    |    0.285 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 1.407 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   13.373 (r) | SLOW    |   4.795 (r) | FAST    |    0.000 |
eth_tx_data[1]     |   14.781 (r) | SLOW    |   5.681 (r) | FAST    |    1.407 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   14.781 (r) | SLOW    |   4.795 (r) | FAST    |    1.407 |
-------------------+--------------+---------+-------------+---------+----------+




