$date
	Fri Apr 14 12:11:45 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module PIPO_tb $end
$var wire 4 ! q [3:0] $end
$var reg 4 " D [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module pipo0 $end
$var wire 4 % D [3:0] $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 4 & Q [3:0] $end
$scope module ff0 $end
$var wire 1 ' D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 ( q $end
$upscope $end
$scope module ff1 $end
$var wire 1 ) D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 * q $end
$upscope $end
$scope module ff2 $end
$var wire 1 + D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 , q $end
$upscope $end
$scope module ff3 $end
$var wire 1 - D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 . q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x.
0-
x,
1+
x*
0)
x(
1'
bx &
b101 %
0$
0#
b101 "
bx !
$end
#10
1(
0*
1,
b101 !
b101 &
0.
1#
#20
1)
0#
b111 "
b111 %
#30
b111 !
b111 &
1*
1#
#40
0)
1-
0#
b1101 "
b1101 %
#50
0*
b1101 !
b1101 &
1.
1#
#60
1)
0#
b1111 "
b1111 %
#70
b1111 !
b1111 &
1*
1#
#80
0#
1$
#90
0(
0*
0,
b0 !
b0 &
0.
1#
#100
0#
#110
1#
#120
0#
#130
1#
#140
0#
#150
1#
#160
0#
#170
1#
#180
0#
#190
1#
#200
0#
