{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 11:15:05 2013 " "Info: Processing started: Thu Mar 14 11:15:05 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cpu.v" "" { Text "E:/Project/8051/cpu/cpu.v" 31 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "machine:m_machine\|inc_pc " "Info: Detected ripple clock \"machine:m_machine\|inc_pc\" as buffer" {  } { { "machine.v" "" { Text "E:/Project/8051/cpu/machine.v" 22 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "machine:m_machine\|inc_pc" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKSOURCE:m_CLKSOURCE\|alu_ena " "Info: Detected ripple clock \"CLKSOURCE:m_CLKSOURCE\|alu_ena\" as buffer" {  } { { "CLKSOURCE.v" "" { Text "E:/Project/8051/cpu/CLKSOURCE.v" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKSOURCE:m_CLKSOURCE\|alu_ena" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register machine:m_machine\|load_acc register accum:m_accum\|accum_out\[0\] 147.75 MHz 6.768 ns Internal " "Info: Clock \"clk\" has Internal fmax of 147.75 MHz between source register \"machine:m_machine\|load_acc\" and destination register \"accum:m_accum\|accum_out\[0\]\" (period= 6.768 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.411 ns + Longest register register " "Info: + Longest register to register delay is 3.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns machine:m_machine\|load_acc 1 REG LCFF_X21_Y12_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y12_N13; Fanout = 1; REG Node = 'machine:m_machine\|load_acc'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { machine:m_machine|load_acc } "NODE_NAME" } } { "machine.v" "" { Text "E:/Project/8051/cpu/machine.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.206 ns) 1.350 ns accum:m_accum\|accum_out\[7\]~17 2 COMB LCCOMB_X21_Y11_N30 16 " "Info: 2: + IC(1.144 ns) + CELL(0.206 ns) = 1.350 ns; Loc. = LCCOMB_X21_Y11_N30; Fanout = 16; COMB Node = 'accum:m_accum\|accum_out\[7\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { machine:m_machine|load_acc accum:m_accum|accum_out[7]~17 } "NODE_NAME" } } { "accum.v" "" { Text "E:/Project/8051/cpu/accum.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(1.445 ns) 3.411 ns accum:m_accum\|accum_out\[0\] 3 REG DSPMULT_X20_Y11_N0 16 " "Info: 3: + IC(0.616 ns) + CELL(1.445 ns) = 3.411 ns; Loc. = DSPMULT_X20_Y11_N0; Fanout = 16; REG Node = 'accum:m_accum\|accum_out\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.061 ns" { accum:m_accum|accum_out[7]~17 accum:m_accum|accum_out[0] } "NODE_NAME" } } { "accum.v" "" { Text "E:/Project/8051/cpu/accum.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.651 ns ( 48.40 % ) " "Info: Total cell delay = 1.651 ns ( 48.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.760 ns ( 51.60 % ) " "Info: Total interconnect delay = 1.760 ns ( 51.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.411 ns" { machine:m_machine|load_acc accum:m_accum|accum_out[7]~17 accum:m_accum|accum_out[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.411 ns" { machine:m_machine|load_acc {} accum:m_accum|accum_out[7]~17 {} accum:m_accum|accum_out[0] {} } { 0.000ns 1.144ns 0.616ns } { 0.000ns 0.206ns 1.445ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.393 ns - Smallest " "Info: - Smallest clock skew is 0.393 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.232 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "E:/Project/8051/cpu/cpu.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 59 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 59; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.v" "" { Text "E:/Project/8051/cpu/cpu.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(1.137 ns) 3.232 ns accum:m_accum\|accum_out\[0\] 3 REG DSPMULT_X20_Y11_N0 16 " "Info: 3: + IC(0.816 ns) + CELL(1.137 ns) = 3.232 ns; Loc. = DSPMULT_X20_Y11_N0; Fanout = 16; REG Node = 'accum:m_accum\|accum_out\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { clk~clkctrl accum:m_accum|accum_out[0] } "NODE_NAME" } } { "accum.v" "" { Text "E:/Project/8051/cpu/accum.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.277 ns ( 70.45 % ) " "Info: Total cell delay = 2.277 ns ( 70.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 29.55 % ) " "Info: Total interconnect delay = 0.955 ns ( 29.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.232 ns" { clk clk~clkctrl accum:m_accum|accum_out[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.232 ns" { clk {} clk~combout {} clk~clkctrl {} accum:m_accum|accum_out[0] {} } { 0.000ns 0.000ns 0.139ns 0.816ns } { 0.000ns 1.140ns 0.000ns 1.137ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.839 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "E:/Project/8051/cpu/cpu.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 59 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 59; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.v" "" { Text "E:/Project/8051/cpu/cpu.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.666 ns) 2.839 ns machine:m_machine\|load_acc 3 REG LCFF_X21_Y12_N13 1 " "Info: 3: + IC(0.894 ns) + CELL(0.666 ns) = 2.839 ns; Loc. = LCFF_X21_Y12_N13; Fanout = 1; REG Node = 'machine:m_machine\|load_acc'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk~clkctrl machine:m_machine|load_acc } "NODE_NAME" } } { "machine.v" "" { Text "E:/Project/8051/cpu/machine.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.61 % ) " "Info: Total cell delay = 1.806 ns ( 63.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.033 ns ( 36.39 % ) " "Info: Total interconnect delay = 1.033 ns ( 36.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { clk clk~clkctrl machine:m_machine|load_acc } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { clk {} clk~combout {} clk~clkctrl {} machine:m_machine|load_acc {} } { 0.000ns 0.000ns 0.139ns 0.894ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.232 ns" { clk clk~clkctrl accum:m_accum|accum_out[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.232 ns" { clk {} clk~combout {} clk~clkctrl {} accum:m_accum|accum_out[0] {} } { 0.000ns 0.000ns 0.139ns 0.816ns } { 0.000ns 1.140ns 0.000ns 1.137ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { clk clk~clkctrl machine:m_machine|load_acc } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { clk {} clk~combout {} clk~clkctrl {} machine:m_machine|load_acc {} } { 0.000ns 0.000ns 0.139ns 0.894ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "machine.v" "" { Text "E:/Project/8051/cpu/machine.v" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.062 ns + " "Info: + Micro setup delay of destination is 0.062 ns" {  } { { "accum.v" "" { Text "E:/Project/8051/cpu/accum.v" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "machine.v" "" { Text "E:/Project/8051/cpu/machine.v" 22 -1 0 } } { "accum.v" "" { Text "E:/Project/8051/cpu/accum.v" 23 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.411 ns" { machine:m_machine|load_acc accum:m_accum|accum_out[7]~17 accum:m_accum|accum_out[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.411 ns" { machine:m_machine|load_acc {} accum:m_accum|accum_out[7]~17 {} accum:m_accum|accum_out[0] {} } { 0.000ns 1.144ns 0.616ns } { 0.000ns 0.206ns 1.445ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.232 ns" { clk clk~clkctrl accum:m_accum|accum_out[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.232 ns" { clk {} clk~combout {} clk~clkctrl {} accum:m_accum|accum_out[0] {} } { 0.000ns 0.000ns 0.139ns 0.816ns } { 0.000ns 1.140ns 0.000ns 1.137ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { clk clk~clkctrl machine:m_machine|load_acc } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { clk {} clk~combout {} clk~clkctrl {} machine:m_machine|load_acc {} } { 0.000ns 0.000ns 0.139ns 0.894ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 42 " "Warning: Circuit may not operate. Detected 42 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "irregister:m_irregister\|opc_iraddr\[7\] counter:m_counter\|pc_addr\[7\] clk 3.315 ns " "Info: Found hold time violation between source  pin or register \"irregister:m_irregister\|opc_iraddr\[7\]\" and destination pin or register \"counter:m_counter\|pc_addr\[7\]\" for clock \"clk\" (Hold time is 3.315 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.532 ns + Largest " "Info: + Largest clock skew is 4.532 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.381 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.381 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "E:/Project/8051/cpu/cpu.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.541 ns) + CELL(0.970 ns) 3.651 ns machine:m_machine\|inc_pc 2 REG LCFF_X21_Y11_N17 1 " "Info: 2: + IC(1.541 ns) + CELL(0.970 ns) = 3.651 ns; Loc. = LCFF_X21_Y11_N17; Fanout = 1; REG Node = 'machine:m_machine\|inc_pc'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { clk machine:m_machine|inc_pc } "NODE_NAME" } } { "machine.v" "" { Text "E:/Project/8051/cpu/machine.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.159 ns) + CELL(0.000 ns) 5.810 ns machine:m_machine\|inc_pc~clkctrl 3 COMB CLKCTRL_G7 12 " "Info: 3: + IC(2.159 ns) + CELL(0.000 ns) = 5.810 ns; Loc. = CLKCTRL_G7; Fanout = 12; COMB Node = 'machine:m_machine\|inc_pc~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.159 ns" { machine:m_machine|inc_pc machine:m_machine|inc_pc~clkctrl } "NODE_NAME" } } { "machine.v" "" { Text "E:/Project/8051/cpu/machine.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(0.666 ns) 7.381 ns counter:m_counter\|pc_addr\[7\] 4 REG LCFF_X24_Y13_N23 4 " "Info: 4: + IC(0.905 ns) + CELL(0.666 ns) = 7.381 ns; Loc. = LCFF_X24_Y13_N23; Fanout = 4; REG Node = 'counter:m_counter\|pc_addr\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { machine:m_machine|inc_pc~clkctrl counter:m_counter|pc_addr[7] } "NODE_NAME" } } { "counter.v" "" { Text "E:/Project/8051/cpu/counter.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 37.61 % ) " "Info: Total cell delay = 2.776 ns ( 37.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.605 ns ( 62.39 % ) " "Info: Total interconnect delay = 4.605 ns ( 62.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.381 ns" { clk machine:m_machine|inc_pc machine:m_machine|inc_pc~clkctrl counter:m_counter|pc_addr[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.381 ns" { clk {} clk~combout {} machine:m_machine|inc_pc {} machine:m_machine|inc_pc~clkctrl {} counter:m_counter|pc_addr[7] {} } { 0.000ns 0.000ns 1.541ns 2.159ns 0.905ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.849 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "E:/Project/8051/cpu/cpu.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 59 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 59; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.v" "" { Text "E:/Project/8051/cpu/cpu.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 2.849 ns irregister:m_irregister\|opc_iraddr\[7\] 3 REG LCFF_X23_Y13_N5 3 " "Info: 3: + IC(0.904 ns) + CELL(0.666 ns) = 2.849 ns; Loc. = LCFF_X23_Y13_N5; Fanout = 3; REG Node = 'irregister:m_irregister\|opc_iraddr\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { clk~clkctrl irregister:m_irregister|opc_iraddr[7] } "NODE_NAME" } } { "irregister.v" "" { Text "E:/Project/8051/cpu/irregister.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.39 % ) " "Info: Total cell delay = 1.806 ns ( 63.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.043 ns ( 36.61 % ) " "Info: Total interconnect delay = 1.043 ns ( 36.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clk clk~clkctrl irregister:m_irregister|opc_iraddr[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clk {} clk~combout {} clk~clkctrl {} irregister:m_irregister|opc_iraddr[7] {} } { 0.000ns 0.000ns 0.139ns 0.904ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.381 ns" { clk machine:m_machine|inc_pc machine:m_machine|inc_pc~clkctrl counter:m_counter|pc_addr[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.381 ns" { clk {} clk~combout {} machine:m_machine|inc_pc {} machine:m_machine|inc_pc~clkctrl {} counter:m_counter|pc_addr[7] {} } { 0.000ns 0.000ns 1.541ns 2.159ns 0.905ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clk clk~clkctrl irregister:m_irregister|opc_iraddr[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clk {} clk~combout {} clk~clkctrl {} irregister:m_irregister|opc_iraddr[7] {} } { 0.000ns 0.000ns 0.139ns 0.904ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "irregister.v" "" { Text "E:/Project/8051/cpu/irregister.v" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.219 ns - Shortest register register " "Info: - Shortest register to register delay is 1.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns irregister:m_irregister\|opc_iraddr\[7\] 1 REG LCFF_X23_Y13_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N5; Fanout = 3; REG Node = 'irregister:m_irregister\|opc_iraddr\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { irregister:m_irregister|opc_iraddr[7] } "NODE_NAME" } } { "irregister.v" "" { Text "E:/Project/8051/cpu/irregister.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.460 ns) 1.219 ns counter:m_counter\|pc_addr\[7\] 2 REG LCFF_X24_Y13_N23 4 " "Info: 2: + IC(0.759 ns) + CELL(0.460 ns) = 1.219 ns; Loc. = LCFF_X24_Y13_N23; Fanout = 4; REG Node = 'counter:m_counter\|pc_addr\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { irregister:m_irregister|opc_iraddr[7] counter:m_counter|pc_addr[7] } "NODE_NAME" } } { "counter.v" "" { Text "E:/Project/8051/cpu/counter.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 37.74 % ) " "Info: Total cell delay = 0.460 ns ( 37.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.759 ns ( 62.26 % ) " "Info: Total interconnect delay = 0.759 ns ( 62.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { irregister:m_irregister|opc_iraddr[7] counter:m_counter|pc_addr[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.219 ns" { irregister:m_irregister|opc_iraddr[7] {} counter:m_counter|pc_addr[7] {} } { 0.000ns 0.759ns } { 0.000ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter.v" "" { Text "E:/Project/8051/cpu/counter.v" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.381 ns" { clk machine:m_machine|inc_pc machine:m_machine|inc_pc~clkctrl counter:m_counter|pc_addr[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.381 ns" { clk {} clk~combout {} machine:m_machine|inc_pc {} machine:m_machine|inc_pc~clkctrl {} counter:m_counter|pc_addr[7] {} } { 0.000ns 0.000ns 1.541ns 2.159ns 0.905ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clk clk~clkctrl irregister:m_irregister|opc_iraddr[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clk {} clk~combout {} clk~clkctrl {} irregister:m_irregister|opc_iraddr[7] {} } { 0.000ns 0.000ns 0.139ns 0.904ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { irregister:m_irregister|opc_iraddr[7] counter:m_counter|pc_addr[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.219 ns" { irregister:m_irregister|opc_iraddr[7] {} counter:m_counter|pc_addr[7] {} } { 0.000ns 0.759ns } { 0.000ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "alu:m_alu\|alu_out\[6\] data\[5\] clk 10.581 ns register " "Info: tsu for register \"alu:m_alu\|alu_out\[6\]\" (data pin = \"data\[5\]\", clock pin = \"clk\") is 10.581 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.921 ns + Longest pin register " "Info: + Longest pin to register delay is 15.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data\[5\] 1 PIN PIN_133 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_133; Fanout = 1; PIN Node = 'data\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[5] } "NODE_NAME" } } { "cpu.v" "" { Text "E:/Project/8051/cpu/cpu.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns data\[5\]~2 2 COMB IOC_X34_Y11_N3 19 " "Info: 2: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = IOC_X34_Y11_N3; Fanout = 19; COMB Node = 'data\[5\]~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.985 ns" { data[5] data[5]~2 } "NODE_NAME" } } { "cpu.v" "" { Text "E:/Project/8051/cpu/cpu.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.678 ns) + CELL(4.172 ns) 11.835 ns alu:m_alu\|lpm_mult:Mult0\|mult_cs01:auto_generated\|mac_mult1~DATAOUT6 3 COMB DSPMULT_X20_Y11_N0 1 " "Info: 3: + IC(6.678 ns) + CELL(4.172 ns) = 11.835 ns; Loc. = DSPMULT_X20_Y11_N0; Fanout = 1; COMB Node = 'alu:m_alu\|lpm_mult:Mult0\|mult_cs01:auto_generated\|mac_mult1~DATAOUT6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.850 ns" { data[5]~2 alu:m_alu|lpm_mult:Mult0|mult_cs01:auto_generated|mac_mult1~DATAOUT6 } "NODE_NAME" } } { "db/mult_cs01.tdf" "" { Text "E:/Project/8051/cpu/db/mult_cs01.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.396 ns) 12.231 ns alu:m_alu\|lpm_mult:Mult0\|mult_cs01:auto_generated\|mac_out2~DATAOUT6 4 COMB DSPOUT_X20_Y11_N2 1 " "Info: 4: + IC(0.000 ns) + CELL(0.396 ns) = 12.231 ns; Loc. = DSPOUT_X20_Y11_N2; Fanout = 1; COMB Node = 'alu:m_alu\|lpm_mult:Mult0\|mult_cs01:auto_generated\|mac_out2~DATAOUT6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { alu:m_alu|lpm_mult:Mult0|mult_cs01:auto_generated|mac_mult1~DATAOUT6 alu:m_alu|lpm_mult:Mult0|mult_cs01:auto_generated|mac_out2~DATAOUT6 } "NODE_NAME" } } { "db/mult_cs01.tdf" "" { Text "E:/Project/8051/cpu/db/mult_cs01.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.206 ns) 13.433 ns alu:m_alu\|Mux1~3 5 COMB LCCOMB_X19_Y11_N18 1 " "Info: 5: + IC(0.996 ns) + CELL(0.206 ns) = 13.433 ns; Loc. = LCCOMB_X19_Y11_N18; Fanout = 1; COMB Node = 'alu:m_alu\|Mux1~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { alu:m_alu|lpm_mult:Mult0|mult_cs01:auto_generated|mac_out2~DATAOUT6 alu:m_alu|Mux1~3 } "NODE_NAME" } } { "alu.v" "" { Text "E:/Project/8051/cpu/alu.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 13.999 ns alu:m_alu\|Mux1~4 6 COMB LCCOMB_X19_Y11_N28 1 " "Info: 6: + IC(0.360 ns) + CELL(0.206 ns) = 13.999 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 1; COMB Node = 'alu:m_alu\|Mux1~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { alu:m_alu|Mux1~3 alu:m_alu|Mux1~4 } "NODE_NAME" } } { "alu.v" "" { Text "E:/Project/8051/cpu/alu.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.206 ns) 15.241 ns alu:m_alu\|Mux1~6 7 COMB LCCOMB_X23_Y11_N12 1 " "Info: 7: + IC(1.036 ns) + CELL(0.206 ns) = 15.241 ns; Loc. = LCCOMB_X23_Y11_N12; Fanout = 1; COMB Node = 'alu:m_alu\|Mux1~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { alu:m_alu|Mux1~4 alu:m_alu|Mux1~6 } "NODE_NAME" } } { "alu.v" "" { Text "E:/Project/8051/cpu/alu.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 15.813 ns alu:m_alu\|alu_out\[6\]~29 8 COMB LCCOMB_X23_Y11_N20 1 " "Info: 8: + IC(0.366 ns) + CELL(0.206 ns) = 15.813 ns; Loc. = LCCOMB_X23_Y11_N20; Fanout = 1; COMB Node = 'alu:m_alu\|alu_out\[6\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { alu:m_alu|Mux1~6 alu:m_alu|alu_out[6]~29 } "NODE_NAME" } } { "alu.v" "" { Text "E:/Project/8051/cpu/alu.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 15.921 ns alu:m_alu\|alu_out\[6\] 9 REG LCFF_X23_Y11_N21 3 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 15.921 ns; Loc. = LCFF_X23_Y11_N21; Fanout = 3; REG Node = 'alu:m_alu\|alu_out\[6\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { alu:m_alu|alu_out[6]~29 alu:m_alu|alu_out[6] } "NODE_NAME" } } { "alu.v" "" { Text "E:/Project/8051/cpu/alu.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.485 ns ( 40.73 % ) " "Info: Total cell delay = 6.485 ns ( 40.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.436 ns ( 59.27 % ) " "Info: Total interconnect delay = 9.436 ns ( 59.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.921 ns" { data[5] data[5]~2 alu:m_alu|lpm_mult:Mult0|mult_cs01:auto_generated|mac_mult1~DATAOUT6 alu:m_alu|lpm_mult:Mult0|mult_cs01:auto_generated|mac_out2~DATAOUT6 alu:m_alu|Mux1~3 alu:m_alu|Mux1~4 alu:m_alu|Mux1~6 alu:m_alu|alu_out[6]~29 alu:m_alu|alu_out[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.921 ns" { data[5] {} data[5]~2 {} alu:m_alu|lpm_mult:Mult0|mult_cs01:auto_generated|mac_mult1~DATAOUT6 {} alu:m_alu|lpm_mult:Mult0|mult_cs01:auto_generated|mac_out2~DATAOUT6 {} alu:m_alu|Mux1~3 {} alu:m_alu|Mux1~4 {} alu:m_alu|Mux1~6 {} alu:m_alu|alu_out[6]~29 {} alu:m_alu|alu_out[6] {} } { 0.000ns 0.000ns 6.678ns 0.000ns 0.996ns 0.360ns 1.036ns 0.366ns 0.000ns } { 0.000ns 0.985ns 4.172ns 0.396ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "alu.v" "" { Text "E:/Project/8051/cpu/alu.v" 51 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.300 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "E:/Project/8051/cpu/cpu.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.634 ns CLKSOURCE:m_CLKSOURCE\|alu_ena 2 REG LCFF_X1_Y9_N21 2 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.634 ns; Loc. = LCFF_X1_Y9_N21; Fanout = 2; REG Node = 'CLKSOURCE:m_CLKSOURCE\|alu_ena'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk CLKSOURCE:m_CLKSOURCE|alu_ena } "NODE_NAME" } } { "CLKSOURCE.v" "" { Text "E:/Project/8051/cpu/CLKSOURCE.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.000 ns) 3.747 ns CLKSOURCE:m_CLKSOURCE\|alu_ena~clkctrl 3 COMB CLKCTRL_G0 16 " "Info: 3: + IC(1.113 ns) + CELL(0.000 ns) = 3.747 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'CLKSOURCE:m_CLKSOURCE\|alu_ena~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { CLKSOURCE:m_CLKSOURCE|alu_ena CLKSOURCE:m_CLKSOURCE|alu_ena~clkctrl } "NODE_NAME" } } { "CLKSOURCE.v" "" { Text "E:/Project/8051/cpu/CLKSOURCE.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 5.300 ns alu:m_alu\|alu_out\[6\] 4 REG LCFF_X23_Y11_N21 3 " "Info: 4: + IC(0.887 ns) + CELL(0.666 ns) = 5.300 ns; Loc. = LCFF_X23_Y11_N21; Fanout = 3; REG Node = 'alu:m_alu\|alu_out\[6\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { CLKSOURCE:m_CLKSOURCE|alu_ena~clkctrl alu:m_alu|alu_out[6] } "NODE_NAME" } } { "alu.v" "" { Text "E:/Project/8051/cpu/alu.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 52.38 % ) " "Info: Total cell delay = 2.776 ns ( 52.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.524 ns ( 47.62 % ) " "Info: Total interconnect delay = 2.524 ns ( 47.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk CLKSOURCE:m_CLKSOURCE|alu_ena CLKSOURCE:m_CLKSOURCE|alu_ena~clkctrl alu:m_alu|alu_out[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~combout {} CLKSOURCE:m_CLKSOURCE|alu_ena {} CLKSOURCE:m_CLKSOURCE|alu_ena~clkctrl {} alu:m_alu|alu_out[6] {} } { 0.000ns 0.000ns 0.524ns 1.113ns 0.887ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.921 ns" { data[5] data[5]~2 alu:m_alu|lpm_mult:Mult0|mult_cs01:auto_generated|mac_mult1~DATAOUT6 alu:m_alu|lpm_mult:Mult0|mult_cs01:auto_generated|mac_out2~DATAOUT6 alu:m_alu|Mux1~3 alu:m_alu|Mux1~4 alu:m_alu|Mux1~6 alu:m_alu|alu_out[6]~29 alu:m_alu|alu_out[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.921 ns" { data[5] {} data[5]~2 {} alu:m_alu|lpm_mult:Mult0|mult_cs01:auto_generated|mac_mult1~DATAOUT6 {} alu:m_alu|lpm_mult:Mult0|mult_cs01:auto_generated|mac_out2~DATAOUT6 {} alu:m_alu|Mux1~3 {} alu:m_alu|Mux1~4 {} alu:m_alu|Mux1~6 {} alu:m_alu|alu_out[6]~29 {} alu:m_alu|alu_out[6] {} } { 0.000ns 0.000ns 6.678ns 0.000ns 0.996ns 0.360ns 1.036ns 0.366ns 0.000ns } { 0.000ns 0.985ns 4.172ns 0.396ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk CLKSOURCE:m_CLKSOURCE|alu_ena CLKSOURCE:m_CLKSOURCE|alu_ena~clkctrl alu:m_alu|alu_out[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~combout {} CLKSOURCE:m_CLKSOURCE|alu_ena {} CLKSOURCE:m_CLKSOURCE|alu_ena~clkctrl {} alu:m_alu|alu_out[6] {} } { 0.000ns 0.000ns 0.524ns 1.113ns 0.887ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk addr\[9\] counter:m_counter\|pc_addr\[9\] 15.752 ns register " "Info: tco from clock \"clk\" to destination pin \"addr\[9\]\" through register \"counter:m_counter\|pc_addr\[9\]\" is 15.752 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.381 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.381 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "E:/Project/8051/cpu/cpu.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.541 ns) + CELL(0.970 ns) 3.651 ns machine:m_machine\|inc_pc 2 REG LCFF_X21_Y11_N17 1 " "Info: 2: + IC(1.541 ns) + CELL(0.970 ns) = 3.651 ns; Loc. = LCFF_X21_Y11_N17; Fanout = 1; REG Node = 'machine:m_machine\|inc_pc'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { clk machine:m_machine|inc_pc } "NODE_NAME" } } { "machine.v" "" { Text "E:/Project/8051/cpu/machine.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.159 ns) + CELL(0.000 ns) 5.810 ns machine:m_machine\|inc_pc~clkctrl 3 COMB CLKCTRL_G7 12 " "Info: 3: + IC(2.159 ns) + CELL(0.000 ns) = 5.810 ns; Loc. = CLKCTRL_G7; Fanout = 12; COMB Node = 'machine:m_machine\|inc_pc~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.159 ns" { machine:m_machine|inc_pc machine:m_machine|inc_pc~clkctrl } "NODE_NAME" } } { "machine.v" "" { Text "E:/Project/8051/cpu/machine.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(0.666 ns) 7.381 ns counter:m_counter\|pc_addr\[9\] 4 REG LCFF_X24_Y13_N27 4 " "Info: 4: + IC(0.905 ns) + CELL(0.666 ns) = 7.381 ns; Loc. = LCFF_X24_Y13_N27; Fanout = 4; REG Node = 'counter:m_counter\|pc_addr\[9\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { machine:m_machine|inc_pc~clkctrl counter:m_counter|pc_addr[9] } "NODE_NAME" } } { "counter.v" "" { Text "E:/Project/8051/cpu/counter.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 37.61 % ) " "Info: Total cell delay = 2.776 ns ( 37.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.605 ns ( 62.39 % ) " "Info: Total interconnect delay = 4.605 ns ( 62.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.381 ns" { clk machine:m_machine|inc_pc machine:m_machine|inc_pc~clkctrl counter:m_counter|pc_addr[9] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.381 ns" { clk {} clk~combout {} machine:m_machine|inc_pc {} machine:m_machine|inc_pc~clkctrl {} counter:m_counter|pc_addr[9] {} } { 0.000ns 0.000ns 1.541ns 2.159ns 0.905ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter.v" "" { Text "E:/Project/8051/cpu/counter.v" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.067 ns + Longest register pin " "Info: + Longest register to pin delay is 8.067 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:m_counter\|pc_addr\[9\] 1 REG LCFF_X24_Y13_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y13_N27; Fanout = 4; REG Node = 'counter:m_counter\|pc_addr\[9\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:m_counter|pc_addr[9] } "NODE_NAME" } } { "counter.v" "" { Text "E:/Project/8051/cpu/counter.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.366 ns) 1.856 ns adr:m_adr\|addr\[9\]~21 2 COMB LCCOMB_X23_Y13_N8 1 " "Info: 2: + IC(1.490 ns) + CELL(0.366 ns) = 1.856 ns; Loc. = LCCOMB_X23_Y13_N8; Fanout = 1; COMB Node = 'adr:m_adr\|addr\[9\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { counter:m_counter|pc_addr[9] adr:m_adr|addr[9]~21 } "NODE_NAME" } } { "adr.v" "" { Text "E:/Project/8051/cpu/adr.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.955 ns) + CELL(3.256 ns) 8.067 ns addr\[9\] 3 PIN PIN_72 0 " "Info: 3: + IC(2.955 ns) + CELL(3.256 ns) = 8.067 ns; Loc. = PIN_72; Fanout = 0; PIN Node = 'addr\[9\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.211 ns" { adr:m_adr|addr[9]~21 addr[9] } "NODE_NAME" } } { "cpu.v" "" { Text "E:/Project/8051/cpu/cpu.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.622 ns ( 44.90 % ) " "Info: Total cell delay = 3.622 ns ( 44.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.445 ns ( 55.10 % ) " "Info: Total interconnect delay = 4.445 ns ( 55.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.067 ns" { counter:m_counter|pc_addr[9] adr:m_adr|addr[9]~21 addr[9] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.067 ns" { counter:m_counter|pc_addr[9] {} adr:m_adr|addr[9]~21 {} addr[9] {} } { 0.000ns 1.490ns 2.955ns } { 0.000ns 0.366ns 3.256ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.381 ns" { clk machine:m_machine|inc_pc machine:m_machine|inc_pc~clkctrl counter:m_counter|pc_addr[9] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.381 ns" { clk {} clk~combout {} machine:m_machine|inc_pc {} machine:m_machine|inc_pc~clkctrl {} counter:m_counter|pc_addr[9] {} } { 0.000ns 0.000ns 1.541ns 2.159ns 0.905ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.067 ns" { counter:m_counter|pc_addr[9] adr:m_adr|addr[9]~21 addr[9] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.067 ns" { counter:m_counter|pc_addr[9] {} adr:m_adr|addr[9]~21 {} addr[9] {} } { 0.000ns 1.490ns 2.955ns } { 0.000ns 0.366ns 3.256ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "CLKSOURCE:m_CLKSOURCE\|state.idle reset clk 1.137 ns register " "Info: th for register \"CLKSOURCE:m_CLKSOURCE\|state.idle\" (data pin = \"reset\", clock pin = \"clk\") is 1.137 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.816 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "E:/Project/8051/cpu/cpu.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 59 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 59; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.v" "" { Text "E:/Project/8051/cpu/cpu.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.666 ns) 2.816 ns CLKSOURCE:m_CLKSOURCE\|state.idle 3 REG LCFF_X1_Y9_N19 1 " "Info: 3: + IC(0.871 ns) + CELL(0.666 ns) = 2.816 ns; Loc. = LCFF_X1_Y9_N19; Fanout = 1; REG Node = 'CLKSOURCE:m_CLKSOURCE\|state.idle'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { clk~clkctrl CLKSOURCE:m_CLKSOURCE|state.idle } "NODE_NAME" } } { "CLKSOURCE.v" "" { Text "E:/Project/8051/cpu/CLKSOURCE.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.13 % ) " "Info: Total cell delay = 1.806 ns ( 64.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 35.87 % ) " "Info: Total interconnect delay = 1.010 ns ( 35.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk clk~clkctrl CLKSOURCE:m_CLKSOURCE|state.idle } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~combout {} clk~clkctrl {} CLKSOURCE:m_CLKSOURCE|state.idle {} } { 0.000ns 0.000ns 0.139ns 0.871ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "CLKSOURCE.v" "" { Text "E:/Project/8051/cpu/CLKSOURCE.v" 25 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.985 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns reset 1 PIN PIN_24 33 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 33; PIN Node = 'reset'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "cpu.v" "" { Text "E:/Project/8051/cpu/cpu.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.545 ns) + CELL(0.202 ns) 1.877 ns CLKSOURCE:m_CLKSOURCE\|state.idle~1 2 COMB LCCOMB_X1_Y9_N18 1 " "Info: 2: + IC(0.545 ns) + CELL(0.202 ns) = 1.877 ns; Loc. = LCCOMB_X1_Y9_N18; Fanout = 1; COMB Node = 'CLKSOURCE:m_CLKSOURCE\|state.idle~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { reset CLKSOURCE:m_CLKSOURCE|state.idle~1 } "NODE_NAME" } } { "CLKSOURCE.v" "" { Text "E:/Project/8051/cpu/CLKSOURCE.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.985 ns CLKSOURCE:m_CLKSOURCE\|state.idle 3 REG LCFF_X1_Y9_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.985 ns; Loc. = LCFF_X1_Y9_N19; Fanout = 1; REG Node = 'CLKSOURCE:m_CLKSOURCE\|state.idle'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { CLKSOURCE:m_CLKSOURCE|state.idle~1 CLKSOURCE:m_CLKSOURCE|state.idle } "NODE_NAME" } } { "CLKSOURCE.v" "" { Text "E:/Project/8051/cpu/CLKSOURCE.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 72.54 % ) " "Info: Total cell delay = 1.440 ns ( 72.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.545 ns ( 27.46 % ) " "Info: Total interconnect delay = 0.545 ns ( 27.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.985 ns" { reset CLKSOURCE:m_CLKSOURCE|state.idle~1 CLKSOURCE:m_CLKSOURCE|state.idle } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.985 ns" { reset {} reset~combout {} CLKSOURCE:m_CLKSOURCE|state.idle~1 {} CLKSOURCE:m_CLKSOURCE|state.idle {} } { 0.000ns 0.000ns 0.545ns 0.000ns } { 0.000ns 1.130ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk clk~clkctrl CLKSOURCE:m_CLKSOURCE|state.idle } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~combout {} clk~clkctrl {} CLKSOURCE:m_CLKSOURCE|state.idle {} } { 0.000ns 0.000ns 0.139ns 0.871ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.985 ns" { reset CLKSOURCE:m_CLKSOURCE|state.idle~1 CLKSOURCE:m_CLKSOURCE|state.idle } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.985 ns" { reset {} reset~combout {} CLKSOURCE:m_CLKSOURCE|state.idle~1 {} CLKSOURCE:m_CLKSOURCE|state.idle {} } { 0.000ns 0.000ns 0.545ns 0.000ns } { 0.000ns 1.130ns 0.202ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 14 11:15:08 2013 " "Info: Processing ended: Thu Mar 14 11:15:08 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
