# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../lab05.srcs/sources_1/new/Memory.sv"
sv xil_defaultlib  "../../../lab05.srcs/sim_1/new/Memory_tb.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
