
---------- Begin Simulation Statistics ----------
final_tick                                41685520000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  77412                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675384                       # Number of bytes of host memory used
host_op_rate                                   145827                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1291.78                       # Real time elapsed on the host
host_tick_rate                               32269773                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     188377356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041686                       # Number of seconds simulated
sim_ticks                                 41685520000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 120391116                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 58294006                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     188377356                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.833710                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.833710                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5518313                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3074791                       # number of floating regfile writes
system.cpu.idleCycles                           87238                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               615493                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 22244135                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.353690                       # Inst execution rate
system.cpu.iew.exec_refs                     39429307                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16011290                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5127868                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              23777382                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 62                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              9424                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16376472                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           200607661                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              23418017                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1360234                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             196229591                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  49006                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3463715                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 469371                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3548424                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1193                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       456726                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         158767                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 219584582                       # num instructions consuming a value
system.cpu.iew.wb_count                     195851220                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.620795                       # average fanout of values written-back
system.cpu.iew.wb_producers                 136316953                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.349152                       # insts written-back per cycle
system.cpu.iew.wb_sent                      196025108                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                299692044                       # number of integer regfile reads
system.cpu.int_regfile_writes               155536651                       # number of integer regfile writes
system.cpu.ipc                               1.199457                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.199457                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1762748      0.89%      0.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             152037047     76.95%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               750750      0.38%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                813139      0.41%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              477738      0.24%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  452      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               193518      0.10%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               373180      0.19%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             1247006      0.63%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                312      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22741710     11.51%     91.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14530345      7.35%     98.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          979011      0.50%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1682816      0.85%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              197589830                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 5416174                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            10692509                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      5042842                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            6283510                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3173362                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016060                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2616680     82.46%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     18      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  12485      0.39%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   629      0.02%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 276714      8.72%     91.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                110193      3.47%     95.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             10352      0.33%     95.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           146285      4.61%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              193584270                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          471073153                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    190808378                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         206555605                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  200607515                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 197589830                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 146                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        12230270                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            128842                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             80                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     15571388                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      83283803                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.372488                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.463596                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            32522492     39.05%     39.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6655663      7.99%     47.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8202939      9.85%     56.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             9216389     11.07%     67.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7747667      9.30%     77.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6029965      7.24%     84.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             6967308      8.37%     92.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3596259      4.32%     97.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2345121      2.82%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        83283803                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.370006                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            666870                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           162672                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             23777382                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16376472                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                83683578                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         83371041                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   128                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       201771                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        412253                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           67                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           21                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       403600                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          848                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       808218                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            869                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                24089292                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19825958                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            561445                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9865568                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9245571                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             93.715547                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1118371                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          521087                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             505043                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            16044                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          409                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        12191206                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            464964                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     81456294                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.312619                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.819396                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        35585844     43.69%     43.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        10128908     12.43%     56.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         5072402      6.23%     62.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         9366955     11.50%     73.85% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         2737237      3.36%     77.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3653179      4.48%     81.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3267129      4.01%     85.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1971958      2.42%     88.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9672682     11.87%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     81456294                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              188377356                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    38036846                       # Number of memory references committed
system.cpu.commit.loads                      22459262                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                   21544942                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4463062                       # Number of committed floating point instructions.
system.cpu.commit.integer                   184964991                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                984766                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1710424      0.91%      0.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    145124422     77.04%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       740405      0.39%     78.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       795782      0.42%     78.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       476249      0.25%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        96914      0.05%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       255066      0.14%     79.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      1140687      0.61%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     21743474     11.54%     91.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     14086201      7.48%     98.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       715788      0.38%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1491383      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    188377356                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9672682                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34560543                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34560543                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34560543                       # number of overall hits
system.cpu.dcache.overall_hits::total        34560543                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       354218                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         354218                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       354218                       # number of overall misses
system.cpu.dcache.overall_misses::total        354218                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22597207992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22597207992                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22597207992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22597207992                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34914761                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34914761                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34914761                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34914761                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010145                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010145                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010145                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010145                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63794.634920                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63794.634920                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63794.634920                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63794.634920                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        23540                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               861                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.340302                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       242960                       # number of writebacks
system.cpu.dcache.writebacks::total            242960                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        95486                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        95486                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        95486                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        95486                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       258732                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       258732                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       258732                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       258732                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18183968492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18183968492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18183968492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18183968492                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007410                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007410                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007410                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007410                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70281.095852                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70281.095852                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70281.095852                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70281.095852                       # average overall mshr miss latency
system.cpu.dcache.replacements                 258218                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     19176443                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19176443                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       160733                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        160733                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8248124000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8248124000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     19337176                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19337176                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008312                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008312                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51315.685018                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51315.685018                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        82945                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        82945                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        77788                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        77788                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4247400500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4247400500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004023                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004023                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54602.258703                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54602.258703                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15384100                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15384100                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       193485                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       193485                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14349083992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14349083992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012421                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012421                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74161.221759                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74161.221759                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        12541                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12541                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       180944                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       180944                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13936567992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13936567992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011616                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011616                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77021.443054                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77021.443054                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  41685520000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.654410                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34819275                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            258730                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            134.577649                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.654410                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999325                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999325                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          237                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          210                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70088252                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70088252                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41685520000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 20071315                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              29689918                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  30957030                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2096169                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 469371                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              9073446                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 96734                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              206042190                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                538918                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    23445101                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    16011296                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         23436                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        109807                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41685520000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41685520000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41685520000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           21279869                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      112176970                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    24089292                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           10868985                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      61435578                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1132170                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  265                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          1997                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                  17424091                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                205936                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           83283803                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.540862                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.360634                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 47893007     57.51%     57.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1475965      1.77%     59.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3903169      4.69%     63.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3183747      3.82%     67.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2032955      2.44%     70.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2321265      2.79%     73.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2442631      2.93%     75.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1863342      2.24%     78.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 18167722     21.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             83283803                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.288941                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.345515                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     17277226                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17277226                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17277226                       # number of overall hits
system.cpu.icache.overall_hits::total        17277226                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       146865                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         146865                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       146865                       # number of overall misses
system.cpu.icache.overall_misses::total        146865                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2009698000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2009698000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2009698000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2009698000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17424091                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17424091                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17424091                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17424091                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008429                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008429                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008429                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008429                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13683.981888                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13683.981888                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13683.981888                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13683.981888                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          256                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           64                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       145380                       # number of writebacks
system.cpu.icache.writebacks::total            145380                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          977                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          977                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          977                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          977                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       145888                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       145888                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       145888                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       145888                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1835280000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1835280000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1835280000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1835280000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008373                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008373                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008373                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008373                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12580.061417                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12580.061417                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12580.061417                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12580.061417                       # average overall mshr miss latency
system.cpu.icache.replacements                 145380                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17277226                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17277226                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       146865                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        146865                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2009698000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2009698000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17424091                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17424091                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008429                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008429                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13683.981888                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13683.981888                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          977                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          977                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       145888                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       145888                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1835280000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1835280000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008373                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008373                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12580.061417                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12580.061417                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  41685520000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.625296                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17423114                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            145888                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            119.428013                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.625296                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.987549                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.987549                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          494                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34994070                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34994070                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41685520000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    17424392                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           432                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41685520000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41685520000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41685520000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     4059299                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1318120                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                31591                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1193                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 798886                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                48033                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    474                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  41685520000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 469371                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 21189894                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9621626                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2681                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  31872448                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20127783                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              204083851                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 64920                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 722136                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    960                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               19044905                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           226116318                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   533549150                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                313296716                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6014985                       # Number of floating rename lookups
system.cpu.rename.committedMaps             208332735                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 17783525                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      41                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  23                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11406707                       # count of insts added to the skid buffer
system.cpu.rob.reads                        272309183                       # The number of ROB reads
system.cpu.rob.writes                       402971862                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  188377356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               144519                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                49613                       # number of demand (read+write) hits
system.l2.demand_hits::total                   194132                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              144519                       # number of overall hits
system.l2.overall_hits::.cpu.data               49613                       # number of overall hits
system.l2.overall_hits::total                  194132                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1367                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             209117                       # number of demand (read+write) misses
system.l2.demand_misses::total                 210484                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1367                       # number of overall misses
system.l2.overall_misses::.cpu.data            209117                       # number of overall misses
system.l2.overall_misses::total                210484                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     94851500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17262980000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17357831500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     94851500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17262980000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17357831500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           145886                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           258730                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               404616                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          145886                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          258730                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              404616                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.009370                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.808244                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.520207                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.009370                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.808244                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.520207                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69386.613021                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82551.777235                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82466.275346                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69386.613021                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82551.777235                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82466.275346                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              198750                       # number of writebacks
system.l2.writebacks::total                    198750                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        209117                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            210484                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       209117                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           210484                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     80878000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15136278250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15217156250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     80878000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15136278250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15217156250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.009370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.808244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.520207                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.009370                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.808244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.520207                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59164.594001                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72381.863980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72296.023688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59164.594001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72381.863980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72296.023688                       # average overall mshr miss latency
system.l2.replacements                         202613                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       242960                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           242960                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       242960                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       242960                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       145380                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           145380                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       145380                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       145380                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           24                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            24                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             19640                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19640                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          161315                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              161315                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13451020500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13451020500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        180955                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            180955                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.891465                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.891465                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83383.569414                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83383.569414                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       161315                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         161315                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11810804750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11810804750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.891465                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.891465                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73215.787435                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73215.787435                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         144519                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             144519                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1367                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1367                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     94851500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     94851500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       145886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         145886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.009370                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009370                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69386.613021                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69386.613021                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1367                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1367                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     80878000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     80878000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.009370                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009370                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59164.594001                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59164.594001                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         29973                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             29973                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        47802                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           47802                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3811959500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3811959500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        77775                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         77775                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.614619                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.614619                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79744.770093                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79744.770093                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        47802                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        47802                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3325473500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3325473500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.614619                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.614619                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69567.664533                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69567.664533                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  41685520000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8125.516915                       # Cycle average of tags in use
system.l2.tags.total_refs                      808185                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    210805                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.833804                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.379569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        37.164058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8071.973288                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001999                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004537                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.985348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991884                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2209                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5672                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          156                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6676477                       # Number of tag accesses
system.l2.tags.data_accesses                  6676477                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41685520000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    198750.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1367.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    209112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000690500250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11895                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11895                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              611571                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             186896                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      210484                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     198750                       # Number of write requests accepted
system.mem_ctrls.readBursts                    210484                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   198750                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                210484                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               198750                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  164650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.693737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.829737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.908991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         11891     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11895                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.706431                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.672904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.081777                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8152     68.53%     68.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.03%     68.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2963     24.91%     93.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              636      5.35%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              140      1.18%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11895                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13470976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12720000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    323.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    305.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   41685262500                       # Total gap between requests
system.mem_ctrls.avgGap                     101861.68                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        87488                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13383168                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12718272                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2098762.352010962088                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 321050762.950780034065                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 305100476.136557757854                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1367                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       209117                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       198750                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     35767000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8235444250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 994491839000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26164.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39381.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5003732.52                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        87488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13383488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13470976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        87488                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        87488                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12720000                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12720000                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1367                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       209117                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         210484                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       198750                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        198750                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2098762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    321058439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        323157202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2098762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2098762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    305141929                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       305141929                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    305141929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2098762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    321058439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       628299131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               210479                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              198723                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12914                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13203                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13363                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13124                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13283                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13088                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13038                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13207                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13258                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13113                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13145                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        12177                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        12501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12541                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        12318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12436                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12478                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12466                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4324730000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1052395000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8271211250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20547.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39297.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               77888                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              91445                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            37.01                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           46.02                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       239861                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   109.181368                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    86.751748                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   110.707320                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       173815     72.46%     72.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        45505     18.97%     91.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9362      3.90%     95.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5274      2.20%     97.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3481      1.45%     98.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1312      0.55%     99.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          630      0.26%     99.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          216      0.09%     99.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          266      0.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       239861                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13470656                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12718272                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              323.149525                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              305.100476                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.91                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               41.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  41685520000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       857235540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       455620110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      751377900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     518231160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3290167920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  18014468100                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    837161280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   24724262010                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   593.113916                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2024652000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1391780000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  38269088000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       855429120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       454652385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      751442160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     519102900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3290167920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  18002321970                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    847389600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   24720506055                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   593.023814                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2051178500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1391780000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  38242561500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  41685520000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              49169                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       198750                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3019                       # Transaction distribution
system.membus.trans_dist::ReadExReq            161315                       # Transaction distribution
system.membus.trans_dist::ReadExResp           161315                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         49169                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       622737                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       622737                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 622737                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     26190976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     26190976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                26190976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            210484                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  210484    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              210484                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  41685520000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           301813250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          263105000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            223663                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       441710                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       145380                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19121                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           180955                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          180955                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        145888                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        77775                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       437154                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       775682                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1212836                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     18641024                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     32108160                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               50749184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          202615                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12720128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           607233                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001579                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040571                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 606295     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    917      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     21      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             607233                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  41685520000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          792449000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         218841481                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         388096000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
