Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Aug  9 01:16:34 2023
| Host         : binhkieudo-hotswap running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                  Violations  
---------  ----------------  -----------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                  128         
PDRC-190   Warning           Suboptimally placed synchronized register chain              11          
TIMING-18  Warning           Missing input or output delay                                5           
XDCB-4     Warning           create_clock constraint set on both sides of diff pair port  1           
XDCC-4     Warning           User Clock constraint overwritten with the same name         1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (128)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (128)
5. checking no_input_delay (4)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (128)
--------------------------
 There are 128 register/latch pins with no clock driven by root clock pin: nolabel_line52/serv_dm/dm_ctrl_hart_resume_req_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (128)
--------------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.215        0.000                      0                46084        0.044        0.000                      0                46068        1.732        0.000                       0                 16981  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clk_pin                                                                                 {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.116        0.000                      0                  933        0.044        0.000                      0                  933       15.732        0.000                       0                   487  
sys_clk_pin                                                                                       0.215        0.000                      0                44924        0.057        0.000                      0                44924        1.732        0.000                       0                 16494  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        4.255        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  sys_clk_pin                                                                                      32.108        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.785        0.000                      0                  100        0.178        0.000                      0                  100  
**async_default**                                                                           sys_clk_pin                                                                                 sys_clk_pin                                                                                       3.120        0.000                      0                  111        0.241        0.000                      0                  111  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      sys_clk_pin                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  sys_clk_pin                                                                                 
(none)                                                                                      sys_clk_pin                                                                                 sys_clk_pin                                                                                 


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                                                                                                              
(none)                                                                                      sys_clk_pin                                                                                                                                                                             
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
(none)                                                                                                                                                                                  sys_clk_pin                                                                                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.116ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.746ns (19.345%)  route 3.110ns (80.655%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 38.049 - 33.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.808ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.382     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.407     5.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X131Y149       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y149       FDRE (Prop_fdre_C_Q)         0.223     6.105 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.161     7.266    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X136Y145       LUT4 (Prop_lut4_I2_O)        0.046     7.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.509     7.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X135Y147       LUT6 (Prop_lut6_I1_O)        0.132     7.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X135Y147       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.212 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.014     9.225    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X132Y148       LUT6 (Prop_lut6_I5_O)        0.043     9.268 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.427     9.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X131Y148       LUT6 (Prop_lut6_I5_O)        0.043     9.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X131Y148       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693    36.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.273    38.049    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X131Y148       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.808    38.857    
                         clock uncertainty           -0.035    38.821    
    SLICE_X131Y148       FDRE (Setup_fdre_C_D)        0.033    38.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                 29.116    

Slack (MET) :             29.252ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.388ns (11.538%)  route 2.975ns (88.462%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 38.049 - 33.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.382     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.407     5.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X130Y149       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y149       FDRE (Prop_fdre_C_Q)         0.259     6.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.435     6.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X131Y148       LUT6 (Prop_lut6_I3_O)        0.043     6.618 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.423     7.041    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X133Y144       LUT5 (Prop_lut5_I3_O)        0.043     7.084 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.552     8.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X133Y103       LUT4 (Prop_lut4_I2_O)        0.043     8.679 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.565     9.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X133Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693    36.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.273    38.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X133Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.787    38.836    
                         clock uncertainty           -0.035    38.800    
    SLICE_X133Y102       FDRE (Setup_fdre_C_R)       -0.304    38.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         38.496    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                 29.252    

Slack (MET) :             29.252ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.388ns (11.538%)  route 2.975ns (88.462%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 38.049 - 33.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.382     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.407     5.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X130Y149       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y149       FDRE (Prop_fdre_C_Q)         0.259     6.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.435     6.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X131Y148       LUT6 (Prop_lut6_I3_O)        0.043     6.618 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.423     7.041    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X133Y144       LUT5 (Prop_lut5_I3_O)        0.043     7.084 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.552     8.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X133Y103       LUT4 (Prop_lut4_I2_O)        0.043     8.679 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.565     9.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X133Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693    36.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.273    38.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X133Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.787    38.836    
                         clock uncertainty           -0.035    38.800    
    SLICE_X133Y102       FDRE (Setup_fdre_C_R)       -0.304    38.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         38.496    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                 29.252    

Slack (MET) :             29.252ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.388ns (11.538%)  route 2.975ns (88.462%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 38.049 - 33.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.382     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.407     5.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X130Y149       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y149       FDRE (Prop_fdre_C_Q)         0.259     6.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.435     6.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X131Y148       LUT6 (Prop_lut6_I3_O)        0.043     6.618 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.423     7.041    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X133Y144       LUT5 (Prop_lut5_I3_O)        0.043     7.084 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.552     8.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X133Y103       LUT4 (Prop_lut4_I2_O)        0.043     8.679 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.565     9.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X133Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693    36.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.273    38.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X133Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                         clock pessimism              0.787    38.836    
                         clock uncertainty           -0.035    38.800    
    SLICE_X133Y102       FDRE (Setup_fdre_C_R)       -0.304    38.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]
  -------------------------------------------------------------------
                         required time                         38.496    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                 29.252    

Slack (MET) :             29.252ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.388ns (11.538%)  route 2.975ns (88.462%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 38.049 - 33.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.382     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.407     5.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X130Y149       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y149       FDRE (Prop_fdre_C_Q)         0.259     6.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.435     6.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X131Y148       LUT6 (Prop_lut6_I3_O)        0.043     6.618 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.423     7.041    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X133Y144       LUT5 (Prop_lut5_I3_O)        0.043     7.084 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.552     8.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X133Y103       LUT4 (Prop_lut4_I2_O)        0.043     8.679 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.565     9.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X133Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693    36.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.273    38.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X133Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C
                         clock pessimism              0.787    38.836    
                         clock uncertainty           -0.035    38.800    
    SLICE_X133Y102       FDRE (Setup_fdre_C_R)       -0.304    38.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]
  -------------------------------------------------------------------
                         required time                         38.496    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                 29.252    

Slack (MET) :             29.263ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.431ns (12.567%)  route 2.999ns (87.433%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 38.104 - 33.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.382     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.407     5.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X130Y149       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y149       FDRE (Prop_fdre_C_Q)         0.259     6.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.435     6.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X131Y148       LUT6 (Prop_lut6_I3_O)        0.043     6.618 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.423     7.041    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X133Y144       LUT5 (Prop_lut5_I3_O)        0.043     7.084 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.474     8.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X132Y103       LUT4 (Prop_lut4_I1_O)        0.043     8.601 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.374     8.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X134Y103       LUT5 (Prop_lut5_I4_O)        0.043     9.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.293     9.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X134Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693    36.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.328    38.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X134Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.787    38.891    
                         clock uncertainty           -0.035    38.855    
    SLICE_X134Y101       FDRE (Setup_fdre_C_R)       -0.281    38.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         38.574    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                 29.263    

Slack (MET) :             29.263ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.431ns (12.567%)  route 2.999ns (87.433%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 38.104 - 33.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.382     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.407     5.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X130Y149       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y149       FDRE (Prop_fdre_C_Q)         0.259     6.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.435     6.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X131Y148       LUT6 (Prop_lut6_I3_O)        0.043     6.618 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.423     7.041    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X133Y144       LUT5 (Prop_lut5_I3_O)        0.043     7.084 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.474     8.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X132Y103       LUT4 (Prop_lut4_I1_O)        0.043     8.601 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.374     8.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X134Y103       LUT5 (Prop_lut5_I4_O)        0.043     9.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.293     9.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X134Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693    36.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.328    38.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X134Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.787    38.891    
                         clock uncertainty           -0.035    38.855    
    SLICE_X134Y101       FDRE (Setup_fdre_C_R)       -0.281    38.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         38.574    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                 29.263    

Slack (MET) :             29.263ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.431ns (12.567%)  route 2.999ns (87.433%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 38.104 - 33.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.382     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.407     5.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X130Y149       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y149       FDRE (Prop_fdre_C_Q)         0.259     6.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.435     6.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X131Y148       LUT6 (Prop_lut6_I3_O)        0.043     6.618 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.423     7.041    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X133Y144       LUT5 (Prop_lut5_I3_O)        0.043     7.084 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.474     8.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X132Y103       LUT4 (Prop_lut4_I1_O)        0.043     8.601 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.374     8.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X134Y103       LUT5 (Prop_lut5_I4_O)        0.043     9.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.293     9.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X134Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693    36.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.328    38.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X134Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.787    38.891    
                         clock uncertainty           -0.035    38.855    
    SLICE_X134Y101       FDRE (Setup_fdre_C_R)       -0.281    38.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         38.574    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                 29.263    

Slack (MET) :             29.263ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.431ns (12.567%)  route 2.999ns (87.433%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 38.104 - 33.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.382     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.407     5.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X130Y149       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y149       FDRE (Prop_fdre_C_Q)         0.259     6.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.435     6.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X131Y148       LUT6 (Prop_lut6_I3_O)        0.043     6.618 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.423     7.041    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X133Y144       LUT5 (Prop_lut5_I3_O)        0.043     7.084 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.474     8.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X132Y103       LUT4 (Prop_lut4_I1_O)        0.043     8.601 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.374     8.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X134Y103       LUT5 (Prop_lut5_I4_O)        0.043     9.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.293     9.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X134Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693    36.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.328    38.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X134Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.787    38.891    
                         clock uncertainty           -0.035    38.855    
    SLICE_X134Y101       FDRE (Setup_fdre_C_R)       -0.281    38.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         38.574    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                 29.263    

Slack (MET) :             29.263ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.431ns (12.567%)  route 2.999ns (87.433%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 38.104 - 33.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.382     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.407     5.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X130Y149       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y149       FDRE (Prop_fdre_C_Q)         0.259     6.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.435     6.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X131Y148       LUT6 (Prop_lut6_I3_O)        0.043     6.618 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.423     7.041    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X133Y144       LUT5 (Prop_lut5_I3_O)        0.043     7.084 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.474     8.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X132Y103       LUT4 (Prop_lut4_I1_O)        0.043     8.601 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.374     8.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X134Y103       LUT5 (Prop_lut5_I4_O)        0.043     9.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.293     9.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X134Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693    36.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.328    38.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X134Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.787    38.891    
                         clock uncertainty           -0.035    38.855    
    SLICE_X134Y101       FDRE (Setup_fdre_C_R)       -0.281    38.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         38.574    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                 29.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.456%)  route 0.060ns (39.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.617ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.350     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.601     2.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X121Y101       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y101       FDCE (Prop_fdce_C_Q)         0.091     3.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.060     3.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X120Y101       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.821     3.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X120Y101       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.629     2.988    
    SLICE_X120Y101       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     3.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -3.084    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.965%)  route 0.100ns (50.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.616ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.350     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.601     2.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X121Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y102       FDCE (Prop_fdce_C_Q)         0.100     3.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.100     3.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X120Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.820     3.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X120Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.626     2.990    
    SLICE_X120Y103       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     3.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -3.122    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.222%)  route 0.060ns (39.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.617ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.350     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.601     2.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X121Y101       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y101       FDCE (Prop_fdce_C_Q)         0.091     3.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.060     3.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X120Y101       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.821     3.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X120Y101       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.629     2.988    
    SLICE_X120Y101       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.060    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.118ns (53.368%)  route 0.103ns (46.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.616ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.350     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.601     2.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X118Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y102       FDCE (Prop_fdce_C_Q)         0.118     3.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.103     3.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X120Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.820     3.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X120Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.626     2.990    
    SLICE_X120Y103       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     3.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -3.121    
                         arrival time                           3.198    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.895%)  route 0.095ns (51.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.617ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.350     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.601     2.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X121Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y102       FDCE (Prop_fdce_C_Q)         0.091     3.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.095     3.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X120Y102       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.821     3.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X120Y102       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.629     2.988    
    SLICE_X120Y102       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     3.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -3.084    
                         arrival time                           3.163    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.832%)  route 0.164ns (62.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.613ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.350     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.649     3.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y99        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y99        FDPE (Prop_fdpe_C_Q)         0.100     3.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/Q
                         net (fo=2, routed)           0.164     3.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[0]
    SLICE_X117Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.817     3.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.448     3.165    
    SLICE_X117Y100       FDCE (Hold_fdce_C_D)         0.040     3.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.205    
                         arrival time                           3.289    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.107ns (43.214%)  route 0.141ns (56.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.350     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.655     3.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X126Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y99        FDRE (Prop_fdre_C_Q)         0.107     3.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.141     3.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[4]
    SLICE_X126Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.823     3.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X126Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C
                         clock pessimism             -0.448     3.171    
    SLICE_X126Y100       FDRE (Hold_fdre_C_D)         0.021     3.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.192    
                         arrival time                           3.278    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.100ns (34.992%)  route 0.186ns (65.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.613ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.350     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.649     3.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y99        FDCE (Prop_fdce_C_Q)         0.100     3.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/Q
                         net (fo=2, routed)           0.186     3.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[1]
    SLICE_X117Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.817     3.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.448     3.165    
    SLICE_X117Y100       FDCE (Hold_fdce_C_D)         0.038     3.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.203    
                         arrival time                           3.311    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.350     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.602     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X127Y104       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y104       FDCE (Prop_fdce_C_Q)         0.100     3.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X127Y104       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.822     3.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X127Y104       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.640     2.978    
    SLICE_X127Y104       FDCE (Hold_fdce_C_D)         0.047     3.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.025    
                         arrival time                           3.133    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.617ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.350     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.601     2.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X123Y104       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y104       FDCE (Prop_fdce_C_Q)         0.100     3.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     3.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X123Y104       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.821     3.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X123Y104       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.640     2.977    
    SLICE_X123Y104       FDCE (Hold_fdce_C_D)         0.047     3.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.132    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.408         33.000      31.591     BUFGCTRL_X0Y0   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X139Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X122Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X126Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X126Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X130Y99   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X129Y99   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X128Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X128Y100  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X129Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        4.333ns  (logic 0.223ns (5.147%)  route 4.110ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns = ( 11.547 - 7.500 ) 
    Source Clock Delay      (SCD):    4.306ns = ( 6.806 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.393     6.806    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X117Y132       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y132       FDRE (Prop_fdre_C_Q)         0.223     7.029 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/Q
                         net (fo=686, routed)         4.110    11.138    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X13Y30        RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.379    11.547    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X13Y30        RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.258    11.805    
                         clock uncertainty           -0.035    11.770    
    RAMB36_X13Y30        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.416    11.354    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.354    
                         arrival time                         -11.138    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[169].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        4.530ns  (logic 0.223ns (4.922%)  route 4.307ns (95.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 11.761 - 7.500 ) 
    Source Clock Delay      (SCD):    4.318ns = ( 6.818 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.405     6.818    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X125Y139       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y139       FDRE (Prop_fdre_C_Q)         0.223     7.041 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/Q
                         net (fo=685, routed)         4.307    11.348    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[169].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X10Y17        RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[169].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.593    11.761    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[169].ram.r/prim_noinit.ram/clka
    RAMB36_X10Y17        RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[169].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.260    12.021    
                         clock uncertainty           -0.035    11.986    
    RAMB36_X10Y17        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.416    11.570    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[169].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.570    
                         arrival time                         -11.348    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[432].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        4.791ns  (logic 0.223ns (4.654%)  route 4.568ns (95.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.542ns = ( 12.042 - 7.500 ) 
    Source Clock Delay      (SCD):    4.311ns = ( 6.811 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.398     6.811    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X123Y133       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y133       FDRE (Prop_fdre_C_Q)         0.223     7.034 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/Q
                         net (fo=685, routed)         4.568    11.602    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[432].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y4          RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[432].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.874    12.042    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[432].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[432].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.260    12.302    
                         clock uncertainty           -0.035    12.267    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.416    11.851    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[432].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.851    
                         arrival time                         -11.602    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[407].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        4.885ns  (logic 0.302ns (6.182%)  route 4.583ns (93.818%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 12.057 - 7.500 ) 
    Source Clock Delay      (SCD):    4.315ns = ( 6.815 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.402     6.815    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X116Y142       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y142       FDRE (Prop_fdre_C_Q)         0.259     7.074 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[14]/Q
                         net (fo=21, routed)          0.642     7.716    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X117Y136       LUT4 (Prop_lut4_I1_O)        0.043     7.759 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=57, routed)          3.942    11.700    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[407].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y7          RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[407].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.889    12.057    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[407].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[407].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.260    12.317    
                         clock uncertainty           -0.035    12.282    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    11.954    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[407].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.954    
                         arrival time                         -11.700    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        4.144ns  (logic 0.306ns (7.384%)  route 3.838ns (92.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 11.416 - 7.500 ) 
    Source Clock Delay      (SCD):    4.308ns = ( 6.808 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.395     6.808    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X110Y138       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y138       FDRE (Prop_fdre_C_Q)         0.259     7.067 f  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]/Q
                         net (fo=21, routed)          0.880     7.947    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X114Y154       LUT4 (Prop_lut4_I1_O)        0.047     7.994 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=28, routed)          2.958    10.952    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y51         RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.248    11.416    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y51         RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.245    11.661    
                         clock uncertainty           -0.035    11.626    
    RAMB36_X5Y51         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.419    11.207    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.207    
                         arrival time                         -10.952    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        4.332ns  (logic 0.223ns (5.148%)  route 4.109ns (94.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 11.530 - 7.500 ) 
    Source Clock Delay      (SCD):    4.308ns = ( 6.808 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.395     6.808    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X117Y134       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y134       FDRE (Prop_fdre_C_Q)         0.223     7.031 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/Q
                         net (fo=686, routed)         4.109    11.140    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X9Y22         RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.362    11.530    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X9Y22         RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.333    11.863    
                         clock uncertainty           -0.035    11.828    
    RAMB36_X9Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416    11.412    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.412    
                         arrival time                         -11.140    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        4.067ns  (logic 0.223ns (5.483%)  route 3.844ns (94.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.857ns = ( 11.357 - 7.500 ) 
    Source Clock Delay      (SCD):    4.308ns = ( 6.808 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.395     6.808    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X117Y134       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y134       FDRE (Prop_fdre_C_Q)         0.223     7.031 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/Q
                         net (fo=686, routed)         3.844    10.875    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X9Y33         RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.189    11.357    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X9Y33         RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.258    11.615    
                         clock uncertainty           -0.035    11.580    
    RAMB36_X9Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416    11.164    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                         -10.875    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        4.100ns  (logic 0.306ns (7.463%)  route 3.794ns (92.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 11.408 - 7.500 ) 
    Source Clock Delay      (SCD):    4.308ns = ( 6.808 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.395     6.808    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X110Y138       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y138       FDRE (Prop_fdre_C_Q)         0.259     7.067 f  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[12]/Q
                         net (fo=21, routed)          0.880     7.947    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X114Y154       LUT4 (Prop_lut4_I1_O)        0.047     7.994 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=28, routed)          2.914    10.908    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X6Y57         RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.240    11.408    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y57         RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.245    11.653    
                         clock uncertainty           -0.035    11.618    
    RAMB36_X6Y57         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.419    11.199    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.199    
                         arrival time                         -10.908    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[156].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        4.500ns  (logic 0.223ns (4.955%)  route 4.277ns (95.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.220ns = ( 11.720 - 7.500 ) 
    Source Clock Delay      (SCD):    4.306ns = ( 6.806 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.393     6.806    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X117Y132       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y132       FDRE (Prop_fdre_C_Q)         0.223     7.029 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/Q
                         net (fo=686, routed)         4.277    11.306    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[156].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X14Y29        RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[156].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.552    11.720    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[156].ram.r/prim_noinit.ram/clkb
    RAMB36_X14Y29        RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[156].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.333    12.053    
                         clock uncertainty           -0.035    12.018    
    RAMB36_X14Y29        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.416    11.602    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[156].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.602    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        4.230ns  (logic 0.223ns (5.272%)  route 4.007ns (94.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.032ns = ( 11.532 - 7.500 ) 
    Source Clock Delay      (SCD):    4.311ns = ( 6.811 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.398     6.811    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X123Y133       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y133       FDRE (Prop_fdre_C_Q)         0.223     7.034 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/Q
                         net (fo=685, routed)         4.007    11.041    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y34         RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.364    11.532    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y34         RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.258    11.790    
                         clock uncertainty           -0.035    11.755    
    RAMB36_X1Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.416    11.339    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.339    
                         arrival time                         -11.041    
  -------------------------------------------------------------------
                         slack                                  0.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.423%)  route 0.141ns (58.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns = ( 4.855 - 2.500 ) 
    Source Clock Delay      (SCD):    2.032ns = ( 4.532 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.658     4.532    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X101Y99        FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y99        FDRE (Prop_fdre_C_Q)         0.100     4.632 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/Q
                         net (fo=3, routed)           0.141     4.773    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[2]
    SLICE_X101Y100       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.826     4.855    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X101Y100       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[1]/C
                         clock pessimism             -0.183     4.672    
    SLICE_X101Y100       FDRE (Hold_fdre_C_D)         0.044     4.716    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[34].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.716    
                         arrival time                           4.773    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][391]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][391]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.961%)  route 0.099ns (52.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 4.848 - 2.500 ) 
    Source Clock Delay      (SCD):    1.975ns = ( 4.475 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.601     4.475    nolabel_line52/serv_dtm/debugger/inst/clk1x
    SLICE_X95Y118        FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][391]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y118        FDRE (Prop_fdre_C_Q)         0.091     4.566 r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][391]/Q
                         net (fo=2, routed)           0.099     4.665    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/TRIGGER_I[391]
    SLICE_X94Y118        SRL16E                                       r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][391]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.819     4.848    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X94Y118        SRL16E                                       r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][391]_srl8/CLK
                         clock pessimism             -0.362     4.486    
    SLICE_X94Y118        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     4.604    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][391]_srl8
  -------------------------------------------------------------------
                         required time                         -4.604    
                         arrival time                           4.665    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.215ns  (logic 0.118ns (55.011%)  route 0.097ns (44.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 4.853 - 2.500 ) 
    Source Clock Delay      (SCD):    1.978ns = ( 4.478 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.604     4.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X124Y106       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y106       FDRE (Prop_fdre_C_Q)         0.118     4.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/Q
                         net (fo=1, routed)           0.097     4.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X126Y105       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.824     4.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X126Y105       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.361     4.492    
    SLICE_X126Y105       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     4.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -4.623    
                         arrival time                           4.693    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][399]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][399]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.030%)  route 0.156ns (60.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns = ( 4.850 - 2.500 ) 
    Source Clock Delay      (SCD):    1.976ns = ( 4.476 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.602     4.476    nolabel_line52/serv_dtm/debugger/inst/clk1x
    SLICE_X93Y118        FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][399]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y118        FDRE (Prop_fdre_C_Q)         0.100     4.576 r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][399]/Q
                         net (fo=2, routed)           0.156     4.732    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/TRIGGER_I[399]
    SLICE_X76Y119        SRL16E                                       r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][399]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.821     4.850    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X76Y119        SRL16E                                       r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][399]_srl8/CLK
                         clock pessimism             -0.343     4.507    
    SLICE_X76Y119        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     4.661    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][399]_srl8
  -------------------------------------------------------------------
                         required time                         -4.661    
                         arrival time                           4.732    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync2_reg[569]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/dn_activity_reg[569]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.276ns  (logic 0.155ns (56.257%)  route 0.121ns (43.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 4.783 - 2.500 ) 
    Source Clock Delay      (SCD):    1.980ns = ( 4.480 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.606     4.480    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/out
    SLICE_X101Y149       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync2_reg[569]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y149       FDRE (Prop_fdre_C_Q)         0.091     4.571 r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync2_reg[569]/Q
                         net (fo=3, routed)           0.121     4.692    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync2[569]
    SLICE_X101Y150       LUT3 (Prop_lut3_I2_O)        0.064     4.756 r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/dn_activity[569]_i_1/O
                         net (fo=1, routed)           0.000     4.756    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/dn_activity11705_out
    SLICE_X101Y150       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/dn_activity_reg[569]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.754     4.783    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/out
    SLICE_X101Y150       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/dn_activity_reg[569]/C
                         clock pessimism             -0.163     4.620    
    SLICE_X101Y150       FDRE (Hold_fdre_C_D)         0.061     4.681    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/dn_activity_reg[569]
  -------------------------------------------------------------------
                         required time                         -4.681    
                         arrival time                           4.756    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[414]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/up_activity_reg[414]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.324%)  route 0.224ns (63.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns = ( 4.832 - 2.500 ) 
    Source Clock Delay      (SCD):    1.959ns = ( 4.459 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.585     4.459    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/out
    SLICE_X109Y121       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[414]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y121       FDRE (Prop_fdre_C_Q)         0.100     4.559 r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[414]/Q
                         net (fo=3, routed)           0.224     4.783    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1[414]
    SLICE_X112Y121       LUT3 (Prop_lut3_I2_O)        0.028     4.811 r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/up_activity[414]_i_1/O
                         net (fo=1, routed)           0.000     4.811    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/up_activity13538_out
    SLICE_X112Y121       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/up_activity_reg[414]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.803     4.832    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/out
    SLICE_X112Y121       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/up_activity_reg[414]/C
                         clock pessimism             -0.183     4.649    
    SLICE_X112Y121       FDRE (Hold_fdre_C_D)         0.087     4.736    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/up_activity_reg[414]
  -------------------------------------------------------------------
                         required time                         -4.736    
                         arrival time                           4.811    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][165]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][165]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.152ns  (logic 0.091ns (59.751%)  route 0.061ns (40.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns = ( 4.891 - 2.500 ) 
    Source Clock Delay      (SCD):    2.016ns = ( 4.516 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.642     4.516    nolabel_line52/serv_dtm/debugger/inst/clk1x
    SLICE_X153Y114       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][165]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y114       FDRE (Prop_fdre_C_Q)         0.091     4.607 r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][165]/Q
                         net (fo=2, routed)           0.061     4.668    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/TRIGGER_I[165]
    SLICE_X152Y114       SRL16E                                       r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][165]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.862     4.891    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X152Y114       SRL16E                                       r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][165]_srl8/CLK
                         clock pessimism             -0.364     4.527    
    SLICE_X152Y114       SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     4.590    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][165]_srl8
  -------------------------------------------------------------------
                         required time                         -4.590    
                         arrival time                           4.668    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][229]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][229]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.152ns  (logic 0.091ns (59.751%)  route 0.061ns (40.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 4.873 - 2.500 ) 
    Source Clock Delay      (SCD):    1.999ns = ( 4.499 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.625     4.499    nolabel_line52/serv_dtm/debugger/inst/clk1x
    SLICE_X137Y121       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][229]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y121       FDRE (Prop_fdre_C_Q)         0.091     4.590 r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][229]/Q
                         net (fo=2, routed)           0.061     4.651    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/TRIGGER_I[229]
    SLICE_X136Y121       SRL16E                                       r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][229]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.844     4.873    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X136Y121       SRL16E                                       r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][229]_srl8/CLK
                         clock pessimism             -0.363     4.510    
    SLICE_X136Y121       SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     4.573    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][229]_srl8
  -------------------------------------------------------------------
                         required time                         -4.573    
                         arrival time                           4.651    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.322ns  (logic 0.100ns (31.089%)  route 0.222ns (68.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns = ( 4.869 - 2.500 ) 
    Source Clock Delay      (SCD):    1.971ns = ( 4.471 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.597     4.471    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X121Y133       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y133       FDRE (Prop_fdre_C_Q)         0.100     4.571 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/Q
                         net (fo=685, routed)         0.222     4.793    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X7Y26         RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.841     4.869    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y26         RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.343     4.527    
    RAMB36_X7Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     4.710    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.710    
                         arrival time                           4.793    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns = ( 4.885 - 2.500 ) 
    Source Clock Delay      (SCD):    2.009ns = ( 4.509 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.635     4.509    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/s_dclk_i
    SLICE_X141Y111       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y111       FDRE (Prop_fdre_C_Q)         0.100     4.609 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[6]/Q
                         net (fo=1, routed)           0.054     4.663    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg_n_0_[6]
    SLICE_X140Y111       LUT6 (Prop_lut6_I0_O)        0.028     4.691 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow[5]_i_1/O
                         net (fo=1, routed)           0.000     4.691    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow[5]
    SLICE_X140Y111       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.856     4.885    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/s_dclk_i
    SLICE_X140Y111       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[5]/C
                         clock pessimism             -0.365     4.520    
    SLICE_X140Y111       FDRE (Hold_fdre_C_D)         0.087     4.607    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.607    
                         arrival time                           4.691    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_N }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X11Y11   nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X11Y11   nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y32    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y32    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X7Y28    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X7Y28    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X7Y33    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X7Y33    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y33    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y33    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X126Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.255ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.657ns  (logic 0.204ns (31.049%)  route 0.453ns (68.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y105                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X125Y105       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.453     0.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X123Y104       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X123Y104       FDCE (Setup_fdce_C_D)       -0.088     4.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.912    
                         arrival time                          -0.657    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.657ns  (logic 0.259ns (39.401%)  route 0.398ns (60.599%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y99                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X118Y99        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.398     0.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X117Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X117Y98        FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.657    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.520ns  (logic 0.204ns (39.209%)  route 0.316ns (60.791%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y99                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X119Y99        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.316     0.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X117Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X117Y98        FDCE (Setup_fdce_C_D)       -0.092     4.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.584ns  (logic 0.259ns (44.355%)  route 0.325ns (55.645%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y99                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X118Y99        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.325     0.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X117Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X117Y98        FDCE (Setup_fdce_C_D)       -0.010     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.509ns  (logic 0.204ns (40.093%)  route 0.305ns (59.907%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y105                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X125Y105       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.305     0.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X126Y106       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X126Y106       FDCE (Setup_fdce_C_D)       -0.058     4.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.942    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.496ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.525ns  (logic 0.223ns (42.482%)  route 0.302ns (57.518%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y100                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X119Y100       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.302     0.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X118Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X118Y100       FDCE (Setup_fdce_C_D)        0.021     5.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                  4.496    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.493ns  (logic 0.223ns (45.257%)  route 0.270ns (54.743%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y105                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X125Y105       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.270     0.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X127Y104       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X127Y104       FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.500ns  (logic 0.223ns (44.623%)  route 0.277ns (55.377%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y105                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X125Y105       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.277     0.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X126Y106       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X126Y106       FDCE (Setup_fdce_C_D)        0.021     5.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  4.521    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       32.108ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.108ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.804ns  (logic 0.236ns (29.343%)  route 0.568ns (70.657%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y106                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X126Y106       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.568     0.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X125Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X125Y102       FDCE (Setup_fdce_C_D)       -0.088    32.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.912    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                 32.108    

Slack (MET) :             32.216ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.694ns  (logic 0.236ns (34.018%)  route 0.458ns (65.982%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y100                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X118Y100       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.458     0.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X119Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X119Y100       FDCE (Setup_fdce_C_D)       -0.090    32.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.910    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                 32.216    

Slack (MET) :             32.217ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.690ns  (logic 0.236ns (34.199%)  route 0.454ns (65.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y100                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X118Y100       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.454     0.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X119Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X119Y100       FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.690    
  -------------------------------------------------------------------
                         slack                                 32.217    

Slack (MET) :             32.286ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.735ns  (logic 0.259ns (35.255%)  route 0.476ns (64.745%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y100                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X118Y100       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.476     0.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X118Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X118Y99        FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                 32.286    

Slack (MET) :             32.326ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.696ns  (logic 0.223ns (32.038%)  route 0.473ns (67.962%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y104                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X127Y104       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.473     0.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X126Y104       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X126Y104       FDCE (Setup_fdce_C_D)        0.022    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.022    
                         arrival time                          -0.696    
  -------------------------------------------------------------------
                         slack                                 32.326    

Slack (MET) :             32.378ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.563ns  (logic 0.204ns (36.232%)  route 0.359ns (63.768%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y104                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X127Y104       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.359     0.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X126Y104       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X126Y104       FDCE (Setup_fdce_C_D)       -0.059    32.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.941    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                 32.378    

Slack (MET) :             32.439ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.552ns  (logic 0.259ns (46.926%)  route 0.293ns (53.074%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y100                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X118Y100       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.293     0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X119Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X119Y100       FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                 32.439    

Slack (MET) :             32.494ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.496ns  (logic 0.223ns (44.927%)  route 0.273ns (55.073%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y104                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X127Y104       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.273     0.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X125Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X125Y102       FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                 32.494    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.785ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.487ns (16.046%)  route 2.548ns (83.954%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 38.104 - 33.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.382     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.407     5.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X130Y149       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y149       FDRE (Prop_fdre_C_Q)         0.259     6.141 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.435     6.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X131Y148       LUT6 (Prop_lut6_I3_O)        0.043     6.618 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.556     7.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X132Y144       LUT4 (Prop_lut4_I3_O)        0.051     7.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.120     8.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X133Y105       LUT1 (Prop_lut1_I0_O)        0.134     8.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.438     8.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X134Y103       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693    36.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.328    38.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X134Y103       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.787    38.891    
                         clock uncertainty           -0.035    38.855    
    SLICE_X134Y103       FDCE (Recov_fdce_C_CLR)     -0.154    38.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         38.701    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                 29.785    

Slack (MET) :             29.785ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.487ns (16.046%)  route 2.548ns (83.954%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 38.104 - 33.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.382     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.407     5.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X130Y149       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y149       FDRE (Prop_fdre_C_Q)         0.259     6.141 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.435     6.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X131Y148       LUT6 (Prop_lut6_I3_O)        0.043     6.618 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.556     7.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X132Y144       LUT4 (Prop_lut4_I3_O)        0.051     7.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.120     8.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X133Y105       LUT1 (Prop_lut1_I0_O)        0.134     8.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.438     8.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X134Y103       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693    36.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.328    38.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X134Y103       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.787    38.891    
                         clock uncertainty           -0.035    38.855    
    SLICE_X134Y103       FDCE (Recov_fdce_C_CLR)     -0.154    38.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         38.701    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                 29.785    

Slack (MET) :             29.785ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.487ns (16.046%)  route 2.548ns (83.954%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 38.104 - 33.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.382     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.407     5.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X130Y149       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y149       FDRE (Prop_fdre_C_Q)         0.259     6.141 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.435     6.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X131Y148       LUT6 (Prop_lut6_I3_O)        0.043     6.618 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.556     7.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X132Y144       LUT4 (Prop_lut4_I3_O)        0.051     7.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.120     8.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X133Y105       LUT1 (Prop_lut1_I0_O)        0.134     8.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.438     8.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X134Y103       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693    36.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.328    38.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X134Y103       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.787    38.891    
                         clock uncertainty           -0.035    38.855    
    SLICE_X134Y103       FDCE (Recov_fdce_C_CLR)     -0.154    38.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.701    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                 29.785    

Slack (MET) :             29.816ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.487ns (16.846%)  route 2.404ns (83.154%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 38.049 - 33.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.382     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.407     5.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X130Y149       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y149       FDRE (Prop_fdre_C_Q)         0.259     6.141 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.435     6.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X131Y148       LUT6 (Prop_lut6_I3_O)        0.043     6.618 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.556     7.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X132Y144       LUT4 (Prop_lut4_I3_O)        0.051     7.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.120     8.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X133Y105       LUT1 (Prop_lut1_I0_O)        0.134     8.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.294     8.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X133Y103       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693    36.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.273    38.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X133Y103       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.787    38.836    
                         clock uncertainty           -0.035    38.800    
    SLICE_X133Y103       FDCE (Recov_fdce_C_CLR)     -0.212    38.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.588    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                 29.816    

Slack (MET) :             29.816ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.487ns (16.846%)  route 2.404ns (83.154%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 38.049 - 33.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.382     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.407     5.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X130Y149       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y149       FDRE (Prop_fdre_C_Q)         0.259     6.141 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.435     6.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X131Y148       LUT6 (Prop_lut6_I3_O)        0.043     6.618 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.556     7.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X132Y144       LUT4 (Prop_lut4_I3_O)        0.051     7.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.120     8.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X133Y105       LUT1 (Prop_lut1_I0_O)        0.134     8.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.294     8.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X133Y103       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693    36.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.273    38.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X133Y103       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.787    38.836    
                         clock uncertainty           -0.035    38.800    
    SLICE_X133Y103       FDCE (Recov_fdce_C_CLR)     -0.212    38.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.588    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                 29.816    

Slack (MET) :             29.816ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.487ns (16.846%)  route 2.404ns (83.154%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 38.049 - 33.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.382     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.407     5.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X130Y149       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y149       FDRE (Prop_fdre_C_Q)         0.259     6.141 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.435     6.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X131Y148       LUT6 (Prop_lut6_I3_O)        0.043     6.618 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.556     7.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X132Y144       LUT4 (Prop_lut4_I3_O)        0.051     7.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.120     8.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X133Y105       LUT1 (Prop_lut1_I0_O)        0.134     8.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.294     8.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X133Y103       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693    36.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.273    38.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X133Y103       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.787    38.836    
                         clock uncertainty           -0.035    38.800    
    SLICE_X133Y103       FDCE (Recov_fdce_C_CLR)     -0.212    38.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.588    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                 29.816    

Slack (MET) :             29.816ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.487ns (16.846%)  route 2.404ns (83.154%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 38.049 - 33.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.382     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.407     5.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X130Y149       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y149       FDRE (Prop_fdre_C_Q)         0.259     6.141 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.435     6.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X131Y148       LUT6 (Prop_lut6_I3_O)        0.043     6.618 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.556     7.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X132Y144       LUT4 (Prop_lut4_I3_O)        0.051     7.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.120     8.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X133Y105       LUT1 (Prop_lut1_I0_O)        0.134     8.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.294     8.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X133Y103       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693    36.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.273    38.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X133Y103       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.787    38.836    
                         clock uncertainty           -0.035    38.800    
    SLICE_X133Y103       FDCE (Recov_fdce_C_CLR)     -0.212    38.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.588    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                 29.816    

Slack (MET) :             29.816ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.487ns (16.846%)  route 2.404ns (83.154%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 38.049 - 33.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.382     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.407     5.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X130Y149       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y149       FDRE (Prop_fdre_C_Q)         0.259     6.141 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.435     6.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X131Y148       LUT6 (Prop_lut6_I3_O)        0.043     6.618 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.556     7.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X132Y144       LUT4 (Prop_lut4_I3_O)        0.051     7.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.120     8.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X133Y105       LUT1 (Prop_lut1_I0_O)        0.134     8.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.294     8.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X133Y103       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693    36.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.273    38.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X133Y103       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.787    38.836    
                         clock uncertainty           -0.035    38.800    
    SLICE_X133Y103       FDCE (Recov_fdce_C_CLR)     -0.212    38.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         38.588    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                 29.816    

Slack (MET) :             29.816ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.487ns (16.846%)  route 2.404ns (83.154%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 38.049 - 33.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.382     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.407     5.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X130Y149       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y149       FDRE (Prop_fdre_C_Q)         0.259     6.141 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.435     6.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X131Y148       LUT6 (Prop_lut6_I3_O)        0.043     6.618 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.556     7.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X132Y144       LUT4 (Prop_lut4_I3_O)        0.051     7.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.120     8.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X133Y105       LUT1 (Prop_lut1_I0_O)        0.134     8.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.294     8.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X133Y103       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693    36.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.273    38.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X133Y103       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.787    38.836    
                         clock uncertainty           -0.035    38.800    
    SLICE_X133Y103       FDCE (Recov_fdce_C_CLR)     -0.212    38.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.588    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                 29.816    

Slack (MET) :             29.816ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.487ns (16.846%)  route 2.404ns (83.154%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 38.049 - 33.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.382     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.407     5.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X130Y149       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y149       FDRE (Prop_fdre_C_Q)         0.259     6.141 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.435     6.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X131Y148       LUT6 (Prop_lut6_I3_O)        0.043     6.618 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.556     7.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X132Y144       LUT4 (Prop_lut4_I3_O)        0.051     7.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.120     8.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X133Y105       LUT1 (Prop_lut1_I0_O)        0.134     8.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.294     8.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X133Y103       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693    36.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.273    38.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X133Y103       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.787    38.836    
                         clock uncertainty           -0.035    38.800    
    SLICE_X133Y103       FDCE (Recov_fdce_C_CLR)     -0.212    38.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.588    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                 29.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.159%)  route 0.169ns (62.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.613ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.350     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.648     3.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y99        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y99        FDPE (Prop_fdpe_C_Q)         0.100     3.124 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X116Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.817     3.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.448     3.165    
    SLICE_X116Y100       FDCE (Remov_fdce_C_CLR)     -0.050     3.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.115    
                         arrival time                           3.293    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.159%)  route 0.169ns (62.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.613ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.350     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.648     3.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y99        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y99        FDPE (Prop_fdpe_C_Q)         0.100     3.124 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X116Y100       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.817     3.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y100       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.448     3.165    
    SLICE_X116Y100       FDPE (Remov_fdpe_C_PRE)     -0.052     3.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.113    
                         arrival time                           3.293    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.159%)  route 0.169ns (62.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.613ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.350     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.648     3.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y99        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y99        FDPE (Prop_fdpe_C_Q)         0.100     3.124 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X117Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.817     3.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.448     3.165    
    SLICE_X117Y100       FDCE (Remov_fdce_C_CLR)     -0.069     3.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.096    
                         arrival time                           3.293    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.159%)  route 0.169ns (62.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.613ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.350     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.648     3.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y99        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y99        FDPE (Prop_fdpe_C_Q)         0.100     3.124 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X117Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.817     3.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.448     3.165    
    SLICE_X117Y100       FDCE (Remov_fdce_C_CLR)     -0.069     3.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.096    
                         arrival time                           3.293    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.094%)  route 0.108ns (51.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.685ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.350     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.648     3.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y99        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y99        FDPE (Prop_fdpe_C_Q)         0.100     3.124 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.108     3.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X117Y99        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.889     3.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.628     3.057    
    SLICE_X117Y99        FDCE (Remov_fdce_C_CLR)     -0.069     2.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.988    
                         arrival time                           3.232    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.094%)  route 0.108ns (51.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.685ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.350     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.648     3.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y99        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y99        FDPE (Prop_fdpe_C_Q)         0.100     3.124 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.108     3.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X117Y99        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.889     3.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.628     3.057    
    SLICE_X117Y99        FDCE (Remov_fdce_C_CLR)     -0.069     2.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.988    
                         arrival time                           3.232    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.094%)  route 0.108ns (51.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.685ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.350     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.648     3.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y99        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y99        FDPE (Prop_fdpe_C_Q)         0.100     3.124 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.108     3.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X117Y99        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.889     3.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.628     3.057    
    SLICE_X117Y99        FDCE (Remov_fdce_C_CLR)     -0.069     2.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.988    
                         arrival time                           3.232    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.094%)  route 0.108ns (51.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.685ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.350     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.648     3.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y99        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y99        FDPE (Prop_fdpe_C_Q)         0.100     3.124 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.108     3.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X117Y99        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.889     3.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.628     3.057    
    SLICE_X117Y99        FDCE (Remov_fdce_C_CLR)     -0.069     2.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.988    
                         arrival time                           3.232    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.094%)  route 0.108ns (51.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.685ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.350     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.648     3.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y99        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y99        FDPE (Prop_fdpe_C_Q)         0.100     3.124 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.108     3.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X117Y99        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.889     3.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.628     3.057    
    SLICE_X117Y99        FDCE (Remov_fdce_C_CLR)     -0.069     2.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.988    
                         arrival time                           3.232    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.094%)  route 0.108ns (51.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.685ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.350     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.648     3.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y99        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y99        FDPE (Prop_fdpe_C_Q)         0.100     3.124 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.108     3.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X117Y99        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.889     3.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.628     3.057    
    SLICE_X117Y99        FDCE (Remov_fdce_C_CLR)     -0.069     2.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.988    
                         arrival time                           3.232    
  -------------------------------------------------------------------
                         slack                                  0.244    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.120ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.682ns  (logic 0.223ns (13.255%)  route 1.459ns (86.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.111ns = ( 11.611 - 7.500 ) 
    Source Clock Delay      (SCD):    4.321ns = ( 6.821 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.408     6.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X125Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y100       FDRE (Prop_fdre_C_Q)         0.223     7.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.459     8.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X123Y94        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.443    11.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X123Y94        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.260    11.871    
                         clock uncertainty           -0.035    11.835    
    SLICE_X123Y94        FDCE (Recov_fdce_C_CLR)     -0.212    11.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         11.623    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                  3.120    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.611ns  (logic 0.223ns (13.842%)  route 1.388ns (86.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.111ns = ( 11.611 - 7.500 ) 
    Source Clock Delay      (SCD):    4.321ns = ( 6.821 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.408     6.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X125Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y100       FDRE (Prop_fdre_C_Q)         0.223     7.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.388     8.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X123Y98        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.443    11.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X123Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.260    11.871    
                         clock uncertainty           -0.035    11.835    
    SLICE_X123Y98        FDCE (Recov_fdce_C_CLR)     -0.212    11.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         11.623    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.611ns  (logic 0.223ns (13.842%)  route 1.388ns (86.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.111ns = ( 11.611 - 7.500 ) 
    Source Clock Delay      (SCD):    4.321ns = ( 6.821 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.408     6.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X125Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y100       FDRE (Prop_fdre_C_Q)         0.223     7.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.388     8.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X123Y98        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.443    11.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X123Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/C
                         clock pessimism              0.260    11.871    
                         clock uncertainty           -0.035    11.835    
    SLICE_X123Y98        FDCE (Recov_fdce_C_CLR)     -0.212    11.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.623    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.194ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.609ns  (logic 0.223ns (13.860%)  route 1.386ns (86.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.111ns = ( 11.611 - 7.500 ) 
    Source Clock Delay      (SCD):    4.321ns = ( 6.821 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.408     6.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X125Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y100       FDRE (Prop_fdre_C_Q)         0.223     7.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.386     8.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X123Y95        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.443    11.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X123Y95        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.260    11.871    
                         clock uncertainty           -0.035    11.835    
    SLICE_X123Y95        FDCE (Recov_fdce_C_CLR)     -0.212    11.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         11.623    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  3.194    

Slack (MET) :             3.194ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.609ns  (logic 0.223ns (13.860%)  route 1.386ns (86.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.111ns = ( 11.611 - 7.500 ) 
    Source Clock Delay      (SCD):    4.321ns = ( 6.821 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.408     6.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X125Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y100       FDRE (Prop_fdre_C_Q)         0.223     7.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.386     8.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X123Y95        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.443    11.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X123Y95        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism              0.260    11.871    
                         clock uncertainty           -0.035    11.835    
    SLICE_X123Y95        FDCE (Recov_fdce_C_CLR)     -0.212    11.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         11.623    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  3.194    

Slack (MET) :             3.219ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.609ns  (logic 0.223ns (13.860%)  route 1.386ns (86.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.111ns = ( 11.611 - 7.500 ) 
    Source Clock Delay      (SCD):    4.321ns = ( 6.821 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.408     6.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X125Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y100       FDRE (Prop_fdre_C_Q)         0.223     7.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.386     8.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X122Y95        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.443    11.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X122Y95        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.260    11.871    
                         clock uncertainty           -0.035    11.835    
    SLICE_X122Y95        FDPE (Recov_fdpe_C_PRE)     -0.187    11.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         11.648    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  3.219    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.611ns  (logic 0.223ns (13.842%)  route 1.388ns (86.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.111ns = ( 11.611 - 7.500 ) 
    Source Clock Delay      (SCD):    4.321ns = ( 6.821 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.408     6.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X125Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y100       FDRE (Prop_fdre_C_Q)         0.223     7.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.388     8.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X122Y98        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.443    11.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X122Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.260    11.871    
                         clock uncertainty           -0.035    11.835    
    SLICE_X122Y98        FDCE (Recov_fdce_C_CLR)     -0.154    11.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         11.681    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.611ns  (logic 0.223ns (13.842%)  route 1.388ns (86.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.111ns = ( 11.611 - 7.500 ) 
    Source Clock Delay      (SCD):    4.321ns = ( 6.821 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.408     6.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X125Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y100       FDRE (Prop_fdre_C_Q)         0.223     7.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.388     8.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X122Y98        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.443    11.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X122Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.260    11.871    
                         clock uncertainty           -0.035    11.835    
    SLICE_X122Y98        FDCE (Recov_fdce_C_CLR)     -0.154    11.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         11.681    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.611ns  (logic 0.223ns (13.842%)  route 1.388ns (86.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.111ns = ( 11.611 - 7.500 ) 
    Source Clock Delay      (SCD):    4.321ns = ( 6.821 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.408     6.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X125Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y100       FDRE (Prop_fdre_C_Q)         0.223     7.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.388     8.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X122Y98        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.443    11.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X122Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.260    11.871    
                         clock uncertainty           -0.035    11.835    
    SLICE_X122Y98        FDCE (Recov_fdce_C_CLR)     -0.154    11.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         11.681    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.252ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.609ns  (logic 0.223ns (13.860%)  route 1.386ns (86.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.111ns = ( 11.611 - 7.500 ) 
    Source Clock Delay      (SCD):    4.321ns = ( 6.821 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.408     6.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X125Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y100       FDRE (Prop_fdre_C_Q)         0.223     7.044 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.386     8.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X122Y95        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.443    11.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X122Y95        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.260    11.871    
                         clock uncertainty           -0.035    11.835    
    SLICE_X122Y95        FDCE (Recov_fdce_C_CLR)     -0.154    11.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         11.681    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  3.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.821%)  route 0.105ns (51.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns = ( 4.924 - 2.500 ) 
    Source Clock Delay      (SCD):    2.029ns = ( 4.529 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.655     4.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X119Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y97        FDPE (Prop_fdpe_C_Q)         0.100     4.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.105     4.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X118Y98        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.895     4.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X118Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.381     4.543    
    SLICE_X118Y98        FDCE (Remov_fdce_C_CLR)     -0.050     4.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.493    
                         arrival time                           4.734    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.821%)  route 0.105ns (51.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns = ( 4.924 - 2.500 ) 
    Source Clock Delay      (SCD):    2.029ns = ( 4.529 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.655     4.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X119Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y97        FDPE (Prop_fdpe_C_Q)         0.100     4.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.105     4.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X118Y98        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.895     4.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X118Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.381     4.543    
    SLICE_X118Y98        FDCE (Remov_fdce_C_CLR)     -0.050     4.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.493    
                         arrival time                           4.734    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.821%)  route 0.105ns (51.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns = ( 4.924 - 2.500 ) 
    Source Clock Delay      (SCD):    2.029ns = ( 4.529 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.655     4.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X119Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y97        FDPE (Prop_fdpe_C_Q)         0.100     4.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.105     4.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X118Y98        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.895     4.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X118Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.381     4.543    
    SLICE_X118Y98        FDCE (Remov_fdce_C_CLR)     -0.050     4.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.493    
                         arrival time                           4.734    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.821%)  route 0.105ns (51.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns = ( 4.924 - 2.500 ) 
    Source Clock Delay      (SCD):    2.029ns = ( 4.529 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.655     4.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X119Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y97        FDPE (Prop_fdpe_C_Q)         0.100     4.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.105     4.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X118Y98        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.895     4.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X118Y98        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.381     4.543    
    SLICE_X118Y98        FDPE (Remov_fdpe_C_PRE)     -0.052     4.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.491    
                         arrival time                           4.734    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.319ns  (logic 0.100ns (31.327%)  route 0.219ns (68.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 4.852 - 2.500 ) 
    Source Clock Delay      (SCD):    2.029ns = ( 4.529 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.655     4.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X119Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y97        FDPE (Prop_fdpe_C_Q)         0.100     4.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.219     4.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X119Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.823     4.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X119Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.183     4.669    
    SLICE_X119Y100       FDCE (Remov_fdce_C_CLR)     -0.069     4.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.600    
                         arrival time                           4.848    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.319ns  (logic 0.100ns (31.327%)  route 0.219ns (68.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 4.852 - 2.500 ) 
    Source Clock Delay      (SCD):    2.029ns = ( 4.529 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.655     4.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X119Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y97        FDPE (Prop_fdpe_C_Q)         0.100     4.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.219     4.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X119Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.823     4.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X119Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.183     4.669    
    SLICE_X119Y100       FDCE (Remov_fdce_C_CLR)     -0.069     4.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.600    
                         arrival time                           4.848    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.319ns  (logic 0.100ns (31.327%)  route 0.219ns (68.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 4.852 - 2.500 ) 
    Source Clock Delay      (SCD):    2.029ns = ( 4.529 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.655     4.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X119Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y97        FDPE (Prop_fdpe_C_Q)         0.100     4.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.219     4.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X119Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.823     4.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X119Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.183     4.669    
    SLICE_X119Y100       FDCE (Remov_fdce_C_CLR)     -0.069     4.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.600    
                         arrival time                           4.848    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.319ns  (logic 0.100ns (31.327%)  route 0.219ns (68.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 4.852 - 2.500 ) 
    Source Clock Delay      (SCD):    2.029ns = ( 4.529 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.655     4.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X119Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y97        FDPE (Prop_fdpe_C_Q)         0.100     4.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.219     4.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X119Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.823     4.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X119Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.183     4.669    
    SLICE_X119Y100       FDCE (Remov_fdce_C_CLR)     -0.069     4.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.600    
                         arrival time                           4.848    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.319ns  (logic 0.100ns (31.327%)  route 0.219ns (68.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 4.852 - 2.500 ) 
    Source Clock Delay      (SCD):    2.029ns = ( 4.529 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.655     4.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X119Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y97        FDPE (Prop_fdpe_C_Q)         0.100     4.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.219     4.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X119Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.823     4.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X119Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.183     4.669    
    SLICE_X119Y100       FDCE (Remov_fdce_C_CLR)     -0.069     4.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.600    
                         arrival time                           4.848    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.319ns  (logic 0.100ns (31.327%)  route 0.219ns (68.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 4.852 - 2.500 ) 
    Source Clock Delay      (SCD):    2.029ns = ( 4.529 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.655     4.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X119Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y97        FDPE (Prop_fdpe_C_Q)         0.100     4.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.219     4.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X119Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.823     4.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X119Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.183     4.669    
    SLICE_X119Y100       FDCE (Remov_fdce_C_CLR)     -0.069     4.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.600    
                         arrival time                           4.848    
  -------------------------------------------------------------------
                         slack                                  0.248    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            95 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.550ns  (logic 0.223ns (14.389%)  route 1.327ns (85.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.218ns
    Source Clock Delay      (SCD):    4.321ns = ( 6.821 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.408     6.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X125Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y100       FDRE (Prop_fdre_C_Q)         0.223     7.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.327     8.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X126Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693     3.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.442     5.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X126Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.550ns  (logic 0.223ns (14.389%)  route 1.327ns (85.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.218ns
    Source Clock Delay      (SCD):    4.321ns = ( 6.821 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.408     6.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X125Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y100       FDRE (Prop_fdre_C_Q)         0.223     7.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.327     8.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X126Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693     3.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.442     5.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X126Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.550ns  (logic 0.223ns (14.389%)  route 1.327ns (85.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.218ns
    Source Clock Delay      (SCD):    4.321ns = ( 6.821 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.408     6.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X125Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y100       FDRE (Prop_fdre_C_Q)         0.223     7.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.327     8.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X126Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693     3.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.442     5.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X126Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.550ns  (logic 0.223ns (14.389%)  route 1.327ns (85.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.218ns
    Source Clock Delay      (SCD):    4.321ns = ( 6.821 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.408     6.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X125Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y100       FDRE (Prop_fdre_C_Q)         0.223     7.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.327     8.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X126Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693     3.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.442     5.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X126Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.550ns  (logic 0.223ns (14.389%)  route 1.327ns (85.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.218ns
    Source Clock Delay      (SCD):    4.321ns = ( 6.821 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.408     6.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X125Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y100       FDRE (Prop_fdre_C_Q)         0.223     7.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.327     8.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X126Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693     3.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.442     5.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X126Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.550ns  (logic 0.223ns (14.389%)  route 1.327ns (85.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.218ns
    Source Clock Delay      (SCD):    4.321ns = ( 6.821 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.408     6.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X125Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y100       FDRE (Prop_fdre_C_Q)         0.223     7.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.327     8.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X126Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693     3.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.442     5.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X126Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.550ns  (logic 0.223ns (14.389%)  route 1.327ns (85.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.218ns
    Source Clock Delay      (SCD):    4.321ns = ( 6.821 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.408     6.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X125Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y100       FDRE (Prop_fdre_C_Q)         0.223     7.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.327     8.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X126Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693     3.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.442     5.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X126Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.550ns  (logic 0.223ns (14.389%)  route 1.327ns (85.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.218ns
    Source Clock Delay      (SCD):    4.321ns = ( 6.821 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.408     6.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X125Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y100       FDRE (Prop_fdre_C_Q)         0.223     7.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.327     8.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X126Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693     3.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.442     5.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X126Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.326ns  (logic 0.223ns (16.814%)  route 1.103ns (83.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns
    Source Clock Delay      (SCD):    4.321ns = ( 6.821 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.408     6.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X125Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y100       FDRE (Prop_fdre_C_Q)         0.223     7.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.103     8.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X123Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693     3.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.271     5.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X123Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.326ns  (logic 0.223ns (16.814%)  route 1.103ns (83.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns
    Source Clock Delay      (SCD):    4.321ns = ( 6.821 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.408     6.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X125Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y100       FDRE (Prop_fdre_C_Q)         0.223     7.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.103     8.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X123Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693     3.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.271     5.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X123Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
  Logic Levels:           0  
  Clock Path Skew:        1.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    1.980ns = ( 4.480 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.606     4.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X132Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y100       FDRE (Prop_fdre_C_Q)         0.107     4.587 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.093     4.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X132Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.824     3.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X132Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.601%)  route 0.135ns (57.399%))
  Logic Levels:           0  
  Clock Path Skew:        1.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    1.978ns = ( 4.478 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.604     4.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X125Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y105       FDCE (Prop_fdce_C_Q)         0.100     4.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.135     4.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X127Y104       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.822     3.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X127Y104       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.887%)  route 0.139ns (58.113%))
  Logic Levels:           0  
  Clock Path Skew:        1.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    1.978ns = ( 4.478 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.604     4.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X125Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y105       FDCE (Prop_fdce_C_Q)         0.100     4.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.139     4.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X126Y106       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.822     3.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X126Y106       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.104%)  route 0.148ns (61.896%))
  Logic Levels:           0  
  Clock Path Skew:        1.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    1.978ns = ( 4.478 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.604     4.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X125Y105       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y105       FDCE (Prop_fdce_C_Q)         0.091     4.569 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.148     4.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X126Y106       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.822     3.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X126Y106       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.309%)  route 0.147ns (61.691%))
  Logic Levels:           0  
  Clock Path Skew:        1.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    1.980ns = ( 4.480 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.606     4.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X131Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y102       FDRE (Prop_fdre_C_Q)         0.091     4.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.147     4.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X131Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.823     3.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X131Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.989%)  route 0.149ns (62.011%))
  Logic Levels:           0  
  Clock Path Skew:        1.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    1.980ns = ( 4.480 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.606     4.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X133Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y100       FDRE (Prop_fdre_C_Q)         0.091     4.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.149     4.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X133Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.824     3.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X133Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.172%)  route 0.149ns (59.828%))
  Logic Levels:           0  
  Clock Path Skew:        1.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.617ns
    Source Clock Delay      (SCD):    1.977ns = ( 4.477 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.603     4.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X119Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y100       FDCE (Prop_fdce_C_Q)         0.100     4.577 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.149     4.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X118Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.821     3.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X118Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        1.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.692ns
    Source Clock Delay      (SCD):    2.031ns = ( 4.531 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.657     4.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X131Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y96        FDRE (Prop_fdre_C_Q)         0.091     4.622 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.106     4.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X131Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.896     3.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X131Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
  Logic Levels:           0  
  Clock Path Skew:        1.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.692ns
    Source Clock Delay      (SCD):    2.031ns = ( 4.531 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.657     4.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X130Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y96        FDRE (Prop_fdre_C_Q)         0.107     4.638 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.093     4.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[3]
    SLICE_X130Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.896     3.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X130Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
  Logic Levels:           0  
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.692ns
    Source Clock Delay      (SCD):    2.032ns = ( 4.532 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.658     4.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X132Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y98        FDRE (Prop_fdre_C_Q)         0.107     4.639 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.093     4.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X132Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.896     3.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X132Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  sys_clk_pin

Max Delay            79 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.208ns  (logic 0.692ns (57.273%)  route 0.516ns (42.727%))
  Logic Levels:           0  
  Clock Path Skew:        -1.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 6.440 - 2.500 ) 
    Source Clock Delay      (SCD):    5.879ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.382     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.404     5.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X120Y101       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y101       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.692     6.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.516     7.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X121Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.272     6.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X121Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.190ns  (logic 0.713ns (59.899%)  route 0.477ns (40.101%))
  Logic Levels:           0  
  Clock Path Skew:        -1.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 6.440 - 2.500 ) 
    Source Clock Delay      (SCD):    5.879ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.382     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.404     5.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X120Y101       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y101       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713     6.592 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.477     7.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X119Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.272     6.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X119Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.137ns  (logic 0.259ns (22.784%)  route 0.878ns (77.216%))
  Logic Levels:           0  
  Clock Path Skew:        -1.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.113ns = ( 6.613 - 2.500 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.382     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.407     5.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X128Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y100       FDRE (Prop_fdre_C_Q)         0.259     6.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.878     7.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X130Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.445     6.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X130Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.093ns  (logic 0.704ns (64.408%)  route 0.389ns (35.592%))
  Logic Levels:           0  
  Clock Path Skew:        -1.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 6.440 - 2.500 ) 
    Source Clock Delay      (SCD):    5.879ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.382     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.404     5.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X120Y101       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y101       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704     6.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/O
                         net (fo=1, routed)           0.389     6.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X121Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.272     6.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X121Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.077ns  (logic 0.692ns (64.228%)  route 0.385ns (35.772%))
  Logic Levels:           0  
  Clock Path Skew:        -1.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 6.440 - 2.500 ) 
    Source Clock Delay      (SCD):    5.879ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.382     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.404     5.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X120Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y103       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.692     6.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.385     6.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X121Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.272     6.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X121Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.058ns  (logic 0.709ns (67.006%)  route 0.349ns (32.994%))
  Logic Levels:           0  
  Clock Path Skew:        -1.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 6.440 - 2.500 ) 
    Source Clock Delay      (SCD):    5.879ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.382     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.404     5.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X120Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y103       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709     6.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/O
                         net (fo=1, routed)           0.349     6.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X121Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.272     6.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X121Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.051ns  (logic 0.696ns (66.235%)  route 0.355ns (33.765%))
  Logic Levels:           0  
  Clock Path Skew:        -1.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 6.440 - 2.500 ) 
    Source Clock Delay      (SCD):    5.879ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.382     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.404     5.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X120Y101       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y101       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     6.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.355     6.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X121Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.272     6.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X121Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.025ns  (logic 0.709ns (69.160%)  route 0.316ns (30.840%))
  Logic Levels:           0  
  Clock Path Skew:        -1.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 6.440 - 2.500 ) 
    Source Clock Delay      (SCD):    5.879ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.382     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.404     5.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X120Y101       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y101       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709     6.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.316     6.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X121Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.272     6.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X121Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.010ns  (logic 0.702ns (69.505%)  route 0.308ns (30.495%))
  Logic Levels:           0  
  Clock Path Skew:        -1.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 6.440 - 2.500 ) 
    Source Clock Delay      (SCD):    5.879ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.382     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.404     5.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X120Y102       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y102       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.702     6.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.308     6.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X119Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.272     6.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X119Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.007ns  (logic 0.704ns (69.921%)  route 0.303ns (30.079%))
  Logic Levels:           0  
  Clock Path Skew:        -1.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 6.440 - 2.500 ) 
    Source Clock Delay      (SCD):    5.879ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.382     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.404     5.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X120Y102       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y102       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704     6.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.303     6.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X119Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.272     6.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X119Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.091ns (45.738%)  route 0.108ns (54.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 4.854 - 2.500 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.350     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.602     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X123Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y102       FDRE (Prop_fdre_C_Q)         0.091     3.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.108     3.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[0]
    SLICE_X125Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.825     4.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X125Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.743%)  route 0.109ns (52.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 4.854 - 2.500 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.350     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.602     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X123Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y101       FDRE (Prop_fdre_C_Q)         0.100     3.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.109     3.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[9]
    SLICE_X125Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.825     4.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X125Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.118ns (53.018%)  route 0.105ns (46.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 4.854 - 2.500 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.350     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.603     2.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X126Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y100       FDRE (Prop_fdre_C_Q)         0.118     3.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.105     3.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[3]
    SLICE_X126Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.825     4.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X126Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.231ns  (logic 0.118ns (51.163%)  route 0.113ns (48.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns = ( 4.855 - 2.500 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.350     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.604     2.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X132Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y102       FDRE (Prop_fdre_C_Q)         0.118     3.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/Q
                         net (fo=6, routed)           0.113     3.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/p_1_in1_in
    SLICE_X130Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.826     4.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X130Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.100ns (42.974%)  route 0.133ns (57.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 4.853 - 2.500 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.350     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.602     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X123Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y100       FDRE (Prop_fdre_C_Q)         0.100     3.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          0.133     3.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[17]
    SLICE_X122Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.824     4.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X122Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.792%)  route 0.144ns (61.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 4.854 - 2.500 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.350     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.602     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X123Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y101       FDRE (Prop_fdre_C_Q)         0.091     3.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.144     3.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[4]
    SLICE_X125Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.825     4.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X125Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.697%)  route 0.144ns (61.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns = ( 4.855 - 2.500 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.350     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.604     2.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X131Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y101       FDRE (Prop_fdre_C_Q)         0.091     3.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.144     3.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[0]
    SLICE_X130Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.826     4.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X130Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.129%)  route 0.137ns (57.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 4.854 - 2.500 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.350     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.602     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X127Y104       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y104       FDCE (Prop_fdce_C_Q)         0.100     3.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.137     3.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X125Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.825     4.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X125Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.173%)  route 0.147ns (61.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 4.853 - 2.500 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.350     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.602     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X123Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y100       FDRE (Prop_fdre_C_Q)         0.091     3.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.147     3.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[10]
    SLICE_X122Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.824     4.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X122Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.562%)  route 0.151ns (62.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 4.854 - 2.500 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.350     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.602     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X123Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y101       FDRE (Prop_fdre_C_Q)         0.091     3.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.151     3.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[6]
    SLICE_X125Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.825     4.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X125Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Max Delay          1721 Endpoints
Min Delay          1721 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[620]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.659ns  (logic 0.266ns (3.473%)  route 7.393ns (96.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 6.263 - 2.500 ) 
    Source Clock Delay      (SCD):    4.318ns = ( 6.818 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.405     6.818    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/out
    SLICE_X119Y107       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y107       FDRE (Prop_fdre_C_Q)         0.223     7.041 f  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.263     7.303    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/hold_probe_in
    SLICE_X119Y107       LUT1 (Prop_lut1_I0_O)        0.043     7.346 r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/probe_in_reg[766]_i_1/O
                         net (fo=767, routed)         7.130    14.476    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/E[0]
    SLICE_X112Y150       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[620]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.095     6.263    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X112Y150       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[620]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[764]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.659ns  (logic 0.266ns (3.473%)  route 7.393ns (96.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 6.263 - 2.500 ) 
    Source Clock Delay      (SCD):    4.318ns = ( 6.818 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.405     6.818    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/out
    SLICE_X119Y107       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y107       FDRE (Prop_fdre_C_Q)         0.223     7.041 f  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.263     7.303    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/hold_probe_in
    SLICE_X119Y107       LUT1 (Prop_lut1_I0_O)        0.043     7.346 r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/probe_in_reg[766]_i_1/O
                         net (fo=767, routed)         7.130    14.476    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/E[0]
    SLICE_X112Y150       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[764]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.095     6.263    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X112Y150       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[764]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[587]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.474ns  (logic 0.266ns (3.559%)  route 7.208ns (96.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 6.263 - 2.500 ) 
    Source Clock Delay      (SCD):    4.318ns = ( 6.818 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.405     6.818    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/out
    SLICE_X119Y107       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y107       FDRE (Prop_fdre_C_Q)         0.223     7.041 f  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.263     7.303    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/hold_probe_in
    SLICE_X119Y107       LUT1 (Prop_lut1_I0_O)        0.043     7.346 r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/probe_in_reg[766]_i_1/O
                         net (fo=767, routed)         6.945    14.291    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/E[0]
    SLICE_X110Y150       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[587]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.095     6.263    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X110Y150       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[587]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[619]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.474ns  (logic 0.266ns (3.559%)  route 7.208ns (96.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 6.263 - 2.500 ) 
    Source Clock Delay      (SCD):    4.318ns = ( 6.818 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.405     6.818    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/out
    SLICE_X119Y107       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y107       FDRE (Prop_fdre_C_Q)         0.223     7.041 f  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.263     7.303    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/hold_probe_in
    SLICE_X119Y107       LUT1 (Prop_lut1_I0_O)        0.043     7.346 r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/probe_in_reg[766]_i_1/O
                         net (fo=767, routed)         6.945    14.291    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/E[0]
    SLICE_X110Y150       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[619]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.095     6.263    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X110Y150       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[619]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[621]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.474ns  (logic 0.266ns (3.559%)  route 7.208ns (96.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 6.263 - 2.500 ) 
    Source Clock Delay      (SCD):    4.318ns = ( 6.818 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.405     6.818    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/out
    SLICE_X119Y107       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y107       FDRE (Prop_fdre_C_Q)         0.223     7.041 f  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.263     7.303    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/hold_probe_in
    SLICE_X119Y107       LUT1 (Prop_lut1_I0_O)        0.043     7.346 r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/probe_in_reg[766]_i_1/O
                         net (fo=767, routed)         6.945    14.291    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/E[0]
    SLICE_X110Y150       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[621]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.095     6.263    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X110Y150       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[621]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[604]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.333ns  (logic 0.266ns (3.627%)  route 7.067ns (96.373%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.765ns = ( 6.265 - 2.500 ) 
    Source Clock Delay      (SCD):    4.318ns = ( 6.818 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.405     6.818    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/out
    SLICE_X119Y107       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y107       FDRE (Prop_fdre_C_Q)         0.223     7.041 f  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.263     7.303    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/hold_probe_in
    SLICE_X119Y107       LUT1 (Prop_lut1_I0_O)        0.043     7.346 r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/probe_in_reg[766]_i_1/O
                         net (fo=767, routed)         6.805    14.151    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/E[0]
    SLICE_X114Y153       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[604]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.097     6.265    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X114Y153       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[604]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[556]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.157ns  (logic 0.266ns (3.716%)  route 6.891ns (96.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.766ns = ( 6.266 - 2.500 ) 
    Source Clock Delay      (SCD):    4.318ns = ( 6.818 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.405     6.818    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/out
    SLICE_X119Y107       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y107       FDRE (Prop_fdre_C_Q)         0.223     7.041 f  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.263     7.303    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/hold_probe_in
    SLICE_X119Y107       LUT1 (Prop_lut1_I0_O)        0.043     7.346 r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/probe_in_reg[766]_i_1/O
                         net (fo=767, routed)         6.629    13.975    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/E[0]
    SLICE_X109Y155       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[556]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.098     6.266    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X109Y155       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[556]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[588]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.146ns  (logic 0.266ns (3.723%)  route 6.880ns (96.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 6.263 - 2.500 ) 
    Source Clock Delay      (SCD):    4.318ns = ( 6.818 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.405     6.818    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/out
    SLICE_X119Y107       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y107       FDRE (Prop_fdre_C_Q)         0.223     7.041 f  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.263     7.303    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/hold_probe_in
    SLICE_X119Y107       LUT1 (Prop_lut1_I0_O)        0.043     7.346 r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/probe_in_reg[766]_i_1/O
                         net (fo=767, routed)         6.617    13.963    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/E[0]
    SLICE_X112Y154       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[588]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.095     6.263    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X112Y154       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[588]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[572]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.058ns  (logic 0.266ns (3.769%)  route 6.792ns (96.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 6.263 - 2.500 ) 
    Source Clock Delay      (SCD):    4.318ns = ( 6.818 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.405     6.818    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/out
    SLICE_X119Y107       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y107       FDRE (Prop_fdre_C_Q)         0.223     7.041 f  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.263     7.303    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/hold_probe_in
    SLICE_X119Y107       LUT1 (Prop_lut1_I0_O)        0.043     7.346 r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/probe_in_reg[766]_i_1/O
                         net (fo=767, routed)         6.529    13.876    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/E[0]
    SLICE_X113Y155       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[572]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.095     6.263    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X113Y155       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[572]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[605]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.047ns  (logic 0.266ns (3.775%)  route 6.781ns (96.225%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.766ns = ( 6.266 - 2.500 ) 
    Source Clock Delay      (SCD):    4.318ns = ( 6.818 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.405     6.818    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/out
    SLICE_X119Y107       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y107       FDRE (Prop_fdre_C_Q)         0.223     7.041 f  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.263     7.303    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/hold_probe_in
    SLICE_X119Y107       LUT1 (Prop_lut1_I0_O)        0.043     7.346 r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/probe_in_reg[766]_i_1/O
                         net (fo=767, routed)         6.519    13.865    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/E[0]
    SLICE_X108Y155       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[605]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.098     6.266    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X108Y155       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[605]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[573]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[573]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 4.774 - 2.500 ) 
    Source Clock Delay      (SCD):    1.919ns = ( 4.419 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.545     4.419    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X107Y155       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[573]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y155       FDRE (Prop_fdre_C_Q)         0.100     4.519 r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[573]/Q
                         net (fo=1, routed)           0.055     4.574    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg[573]
    SLICE_X106Y155       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[573]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.745     4.774    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/out
    SLICE_X106Y155       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[573]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[701]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[701]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.191ns  (logic 0.100ns (52.443%)  route 0.091ns (47.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns = ( 4.777 - 2.500 ) 
    Source Clock Delay      (SCD):    1.922ns = ( 4.422 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.548     4.422    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X103Y156       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[701]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y156       FDRE (Prop_fdre_C_Q)         0.100     4.522 r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[701]/Q
                         net (fo=1, routed)           0.091     4.613    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg[701]
    SLICE_X103Y155       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[701]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.748     4.777    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/out
    SLICE_X103Y155       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[701]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[559]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[559]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns = ( 4.843 - 2.500 ) 
    Source Clock Delay      (SCD):    1.968ns = ( 4.468 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.594     4.468    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X109Y140       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[559]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y140       FDRE (Prop_fdre_C_Q)         0.100     4.568 r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[559]/Q
                         net (fo=1, routed)           0.055     4.623    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg[559]
    SLICE_X108Y140       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[559]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.814     4.843    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/out
    SLICE_X108Y140       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[559]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[695]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[695]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.898%)  route 0.093ns (48.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 4.785 - 2.500 ) 
    Source Clock Delay      (SCD):    1.930ns = ( 4.430 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.556     4.430    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X95Y156        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[695]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y156        FDRE (Prop_fdre_C_Q)         0.100     4.530 r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[695]/Q
                         net (fo=1, routed)           0.093     4.623    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg[695]
    SLICE_X95Y155        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[695]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.756     4.785    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/out
    SLICE_X95Y155        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[695]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[377]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[377]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.154ns  (logic 0.100ns (65.134%)  route 0.054ns (34.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 4.845 - 2.500 ) 
    Source Clock Delay      (SCD):    1.972ns = ( 4.472 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.598     4.472    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X101Y131       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[377]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y131       FDRE (Prop_fdre_C_Q)         0.100     4.572 r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[377]/Q
                         net (fo=1, routed)           0.054     4.626    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg[377]
    SLICE_X100Y131       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[377]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.816     4.845    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/out
    SLICE_X100Y131       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[377]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[679]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[679]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.580%)  route 0.094ns (48.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 4.787 - 2.500 ) 
    Source Clock Delay      (SCD):    1.932ns = ( 4.432 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.558     4.432    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X89Y153        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[679]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y153        FDRE (Prop_fdre_C_Q)         0.100     4.532 r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[679]/Q
                         net (fo=1, routed)           0.094     4.626    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg[679]
    SLICE_X90Y153        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[679]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.758     4.787    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/out
    SLICE_X90Y153        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[679]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[599]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[599]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.109%)  route 0.096ns (48.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 4.787 - 2.500 ) 
    Source Clock Delay      (SCD):    1.932ns = ( 4.432 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.558     4.432    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X89Y153        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[599]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y153        FDRE (Prop_fdre_C_Q)         0.100     4.532 r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[599]/Q
                         net (fo=1, routed)           0.096     4.628    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg[599]
    SLICE_X90Y153        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[599]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.758     4.787    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/out
    SLICE_X90Y153        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[599]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[583]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[583]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.239%)  route 0.099ns (49.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns = ( 4.786 - 2.500 ) 
    Source Clock Delay      (SCD):    1.930ns = ( 4.430 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.556     4.430    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X95Y154        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[583]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y154        FDRE (Prop_fdre_C_Q)         0.100     4.530 r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[583]/Q
                         net (fo=1, routed)           0.099     4.629    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg[583]
    SLICE_X93Y154        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[583]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.757     4.786    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/out
    SLICE_X93Y154        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[583]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[605]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[605]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.118ns (54.964%)  route 0.097ns (45.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns = ( 4.772 - 2.500 ) 
    Source Clock Delay      (SCD):    1.917ns = ( 4.417 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.543     4.417    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X108Y155       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[605]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y155       FDRE (Prop_fdre_C_Q)         0.118     4.535 r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[605]/Q
                         net (fo=1, routed)           0.097     4.632    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg[605]
    SLICE_X108Y154       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[605]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.743     4.772    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/out
    SLICE_X108Y154       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[605]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[430]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[430]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.727%)  route 0.092ns (50.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns = ( 4.829 - 2.500 ) 
    Source Clock Delay      (SCD):    1.956ns = ( 4.456 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.582     4.456    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X109Y124       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[430]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y124       FDRE (Prop_fdre_C_Q)         0.091     4.547 r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[430]/Q
                         net (fo=1, routed)           0.092     4.639    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg[430]
    SLICE_X109Y123       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[430]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.800     4.829    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/out
    SLICE_X109Y123       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[430]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[125]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.585ns  (logic 2.289ns (88.566%)  route 0.296ns (11.434%))
  Logic Levels:           33  (CARRY4=32 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[1]/C
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  nolabel_line52/serv_dtm/clk_count_reg[1]/Q
                         net (fo=3, routed)           0.295     0.518    nolabel_line52/serv_dtm/clk_count[1]
    SLICE_X79Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     0.828 r  nolabel_line52/serv_dtm/clk_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.828    nolabel_line52/serv_dtm/clk_count_reg[3]_i_1_n_0
    SLICE_X79Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.881 r  nolabel_line52/serv_dtm/clk_count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.881    nolabel_line52/serv_dtm/clk_count_reg[7]_i_1_n_0
    SLICE_X79Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.934 r  nolabel_line52/serv_dtm/clk_count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.934    nolabel_line52/serv_dtm/clk_count_reg[11]_i_1_n_0
    SLICE_X79Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.987 r  nolabel_line52/serv_dtm/clk_count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.987    nolabel_line52/serv_dtm/clk_count_reg[15]_i_1_n_0
    SLICE_X79Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.040 r  nolabel_line52/serv_dtm/clk_count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    nolabel_line52/serv_dtm/clk_count_reg[19]_i_1_n_0
    SLICE_X79Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.093 r  nolabel_line52/serv_dtm/clk_count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.093    nolabel_line52/serv_dtm/clk_count_reg[23]_i_1_n_0
    SLICE_X79Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.146 r  nolabel_line52/serv_dtm/clk_count_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.146    nolabel_line52/serv_dtm/clk_count_reg[27]_i_1_n_0
    SLICE_X79Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.199 r  nolabel_line52/serv_dtm/clk_count_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.199    nolabel_line52/serv_dtm/clk_count_reg[31]_i_1_n_0
    SLICE_X79Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.252 r  nolabel_line52/serv_dtm/clk_count_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.252    nolabel_line52/serv_dtm/clk_count_reg[35]_i_1_n_0
    SLICE_X79Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.305 r  nolabel_line52/serv_dtm/clk_count_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.305    nolabel_line52/serv_dtm/clk_count_reg[39]_i_1_n_0
    SLICE_X79Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.358 r  nolabel_line52/serv_dtm/clk_count_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.359    nolabel_line52/serv_dtm/clk_count_reg[43]_i_1_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.412 r  nolabel_line52/serv_dtm/clk_count_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.412    nolabel_line52/serv_dtm/clk_count_reg[47]_i_1_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.465 r  nolabel_line52/serv_dtm/clk_count_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.465    nolabel_line52/serv_dtm/clk_count_reg[51]_i_1_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.518 r  nolabel_line52/serv_dtm/clk_count_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.518    nolabel_line52/serv_dtm/clk_count_reg[55]_i_1_n_0
    SLICE_X79Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.571 r  nolabel_line52/serv_dtm/clk_count_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.571    nolabel_line52/serv_dtm/clk_count_reg[59]_i_1_n_0
    SLICE_X79Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.624 r  nolabel_line52/serv_dtm/clk_count_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.624    nolabel_line52/serv_dtm/clk_count_reg[63]_i_1_n_0
    SLICE_X79Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.677 r  nolabel_line52/serv_dtm/clk_count_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.677    nolabel_line52/serv_dtm/clk_count_reg[67]_i_1_n_0
    SLICE_X79Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.730 r  nolabel_line52/serv_dtm/clk_count_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.730    nolabel_line52/serv_dtm/clk_count_reg[71]_i_1_n_0
    SLICE_X79Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.783 r  nolabel_line52/serv_dtm/clk_count_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.783    nolabel_line52/serv_dtm/clk_count_reg[75]_i_1_n_0
    SLICE_X79Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.836 r  nolabel_line52/serv_dtm/clk_count_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.836    nolabel_line52/serv_dtm/clk_count_reg[79]_i_1_n_0
    SLICE_X79Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.889 r  nolabel_line52/serv_dtm/clk_count_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.889    nolabel_line52/serv_dtm/clk_count_reg[83]_i_1_n_0
    SLICE_X79Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.942 r  nolabel_line52/serv_dtm/clk_count_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.942    nolabel_line52/serv_dtm/clk_count_reg[87]_i_1_n_0
    SLICE_X79Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.995 r  nolabel_line52/serv_dtm/clk_count_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.995    nolabel_line52/serv_dtm/clk_count_reg[91]_i_1_n_0
    SLICE_X79Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.048 r  nolabel_line52/serv_dtm/clk_count_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.048    nolabel_line52/serv_dtm/clk_count_reg[95]_i_1_n_0
    SLICE_X79Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.101 r  nolabel_line52/serv_dtm/clk_count_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.101    nolabel_line52/serv_dtm/clk_count_reg[99]_i_1_n_0
    SLICE_X79Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.154 r  nolabel_line52/serv_dtm/clk_count_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.154    nolabel_line52/serv_dtm/clk_count_reg[103]_i_1_n_0
    SLICE_X79Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.207 r  nolabel_line52/serv_dtm/clk_count_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.207    nolabel_line52/serv_dtm/clk_count_reg[107]_i_1_n_0
    SLICE_X79Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.260 r  nolabel_line52/serv_dtm/clk_count_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.260    nolabel_line52/serv_dtm/clk_count_reg[111]_i_1_n_0
    SLICE_X79Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.313 r  nolabel_line52/serv_dtm/clk_count_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.313    nolabel_line52/serv_dtm/clk_count_reg[115]_i_1_n_0
    SLICE_X79Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.366 r  nolabel_line52/serv_dtm/clk_count_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.366    nolabel_line52/serv_dtm/clk_count_reg[119]_i_1_n_0
    SLICE_X79Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.419 r  nolabel_line52/serv_dtm/clk_count_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.419    nolabel_line52/serv_dtm/clk_count_reg[123]_i_1_n_0
    SLICE_X79Y170        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     2.585 r  nolabel_line52/serv_dtm/clk_count_reg[127]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.585    nolabel_line52/serv_dtm/p_1_in__0[125]
    SLICE_X79Y170        FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[125]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[127]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.568ns  (logic 2.272ns (88.490%)  route 0.296ns (11.510%))
  Logic Levels:           33  (CARRY4=32 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[1]/C
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  nolabel_line52/serv_dtm/clk_count_reg[1]/Q
                         net (fo=3, routed)           0.295     0.518    nolabel_line52/serv_dtm/clk_count[1]
    SLICE_X79Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     0.828 r  nolabel_line52/serv_dtm/clk_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.828    nolabel_line52/serv_dtm/clk_count_reg[3]_i_1_n_0
    SLICE_X79Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.881 r  nolabel_line52/serv_dtm/clk_count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.881    nolabel_line52/serv_dtm/clk_count_reg[7]_i_1_n_0
    SLICE_X79Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.934 r  nolabel_line52/serv_dtm/clk_count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.934    nolabel_line52/serv_dtm/clk_count_reg[11]_i_1_n_0
    SLICE_X79Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.987 r  nolabel_line52/serv_dtm/clk_count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.987    nolabel_line52/serv_dtm/clk_count_reg[15]_i_1_n_0
    SLICE_X79Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.040 r  nolabel_line52/serv_dtm/clk_count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    nolabel_line52/serv_dtm/clk_count_reg[19]_i_1_n_0
    SLICE_X79Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.093 r  nolabel_line52/serv_dtm/clk_count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.093    nolabel_line52/serv_dtm/clk_count_reg[23]_i_1_n_0
    SLICE_X79Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.146 r  nolabel_line52/serv_dtm/clk_count_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.146    nolabel_line52/serv_dtm/clk_count_reg[27]_i_1_n_0
    SLICE_X79Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.199 r  nolabel_line52/serv_dtm/clk_count_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.199    nolabel_line52/serv_dtm/clk_count_reg[31]_i_1_n_0
    SLICE_X79Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.252 r  nolabel_line52/serv_dtm/clk_count_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.252    nolabel_line52/serv_dtm/clk_count_reg[35]_i_1_n_0
    SLICE_X79Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.305 r  nolabel_line52/serv_dtm/clk_count_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.305    nolabel_line52/serv_dtm/clk_count_reg[39]_i_1_n_0
    SLICE_X79Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.358 r  nolabel_line52/serv_dtm/clk_count_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.359    nolabel_line52/serv_dtm/clk_count_reg[43]_i_1_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.412 r  nolabel_line52/serv_dtm/clk_count_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.412    nolabel_line52/serv_dtm/clk_count_reg[47]_i_1_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.465 r  nolabel_line52/serv_dtm/clk_count_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.465    nolabel_line52/serv_dtm/clk_count_reg[51]_i_1_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.518 r  nolabel_line52/serv_dtm/clk_count_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.518    nolabel_line52/serv_dtm/clk_count_reg[55]_i_1_n_0
    SLICE_X79Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.571 r  nolabel_line52/serv_dtm/clk_count_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.571    nolabel_line52/serv_dtm/clk_count_reg[59]_i_1_n_0
    SLICE_X79Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.624 r  nolabel_line52/serv_dtm/clk_count_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.624    nolabel_line52/serv_dtm/clk_count_reg[63]_i_1_n_0
    SLICE_X79Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.677 r  nolabel_line52/serv_dtm/clk_count_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.677    nolabel_line52/serv_dtm/clk_count_reg[67]_i_1_n_0
    SLICE_X79Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.730 r  nolabel_line52/serv_dtm/clk_count_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.730    nolabel_line52/serv_dtm/clk_count_reg[71]_i_1_n_0
    SLICE_X79Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.783 r  nolabel_line52/serv_dtm/clk_count_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.783    nolabel_line52/serv_dtm/clk_count_reg[75]_i_1_n_0
    SLICE_X79Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.836 r  nolabel_line52/serv_dtm/clk_count_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.836    nolabel_line52/serv_dtm/clk_count_reg[79]_i_1_n_0
    SLICE_X79Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.889 r  nolabel_line52/serv_dtm/clk_count_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.889    nolabel_line52/serv_dtm/clk_count_reg[83]_i_1_n_0
    SLICE_X79Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.942 r  nolabel_line52/serv_dtm/clk_count_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.942    nolabel_line52/serv_dtm/clk_count_reg[87]_i_1_n_0
    SLICE_X79Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.995 r  nolabel_line52/serv_dtm/clk_count_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.995    nolabel_line52/serv_dtm/clk_count_reg[91]_i_1_n_0
    SLICE_X79Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.048 r  nolabel_line52/serv_dtm/clk_count_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.048    nolabel_line52/serv_dtm/clk_count_reg[95]_i_1_n_0
    SLICE_X79Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.101 r  nolabel_line52/serv_dtm/clk_count_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.101    nolabel_line52/serv_dtm/clk_count_reg[99]_i_1_n_0
    SLICE_X79Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.154 r  nolabel_line52/serv_dtm/clk_count_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.154    nolabel_line52/serv_dtm/clk_count_reg[103]_i_1_n_0
    SLICE_X79Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.207 r  nolabel_line52/serv_dtm/clk_count_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.207    nolabel_line52/serv_dtm/clk_count_reg[107]_i_1_n_0
    SLICE_X79Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.260 r  nolabel_line52/serv_dtm/clk_count_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.260    nolabel_line52/serv_dtm/clk_count_reg[111]_i_1_n_0
    SLICE_X79Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.313 r  nolabel_line52/serv_dtm/clk_count_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.313    nolabel_line52/serv_dtm/clk_count_reg[115]_i_1_n_0
    SLICE_X79Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.366 r  nolabel_line52/serv_dtm/clk_count_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.366    nolabel_line52/serv_dtm/clk_count_reg[119]_i_1_n_0
    SLICE_X79Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.419 r  nolabel_line52/serv_dtm/clk_count_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.419    nolabel_line52/serv_dtm/clk_count_reg[123]_i_1_n_0
    SLICE_X79Y170        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     2.568 r  nolabel_line52/serv_dtm/clk_count_reg[127]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.568    nolabel_line52/serv_dtm/p_1_in__0[127]
    SLICE_X79Y170        FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[127]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[121]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.532ns  (logic 2.236ns (88.327%)  route 0.296ns (11.673%))
  Logic Levels:           32  (CARRY4=31 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[1]/C
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  nolabel_line52/serv_dtm/clk_count_reg[1]/Q
                         net (fo=3, routed)           0.295     0.518    nolabel_line52/serv_dtm/clk_count[1]
    SLICE_X79Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     0.828 r  nolabel_line52/serv_dtm/clk_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.828    nolabel_line52/serv_dtm/clk_count_reg[3]_i_1_n_0
    SLICE_X79Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.881 r  nolabel_line52/serv_dtm/clk_count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.881    nolabel_line52/serv_dtm/clk_count_reg[7]_i_1_n_0
    SLICE_X79Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.934 r  nolabel_line52/serv_dtm/clk_count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.934    nolabel_line52/serv_dtm/clk_count_reg[11]_i_1_n_0
    SLICE_X79Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.987 r  nolabel_line52/serv_dtm/clk_count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.987    nolabel_line52/serv_dtm/clk_count_reg[15]_i_1_n_0
    SLICE_X79Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.040 r  nolabel_line52/serv_dtm/clk_count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    nolabel_line52/serv_dtm/clk_count_reg[19]_i_1_n_0
    SLICE_X79Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.093 r  nolabel_line52/serv_dtm/clk_count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.093    nolabel_line52/serv_dtm/clk_count_reg[23]_i_1_n_0
    SLICE_X79Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.146 r  nolabel_line52/serv_dtm/clk_count_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.146    nolabel_line52/serv_dtm/clk_count_reg[27]_i_1_n_0
    SLICE_X79Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.199 r  nolabel_line52/serv_dtm/clk_count_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.199    nolabel_line52/serv_dtm/clk_count_reg[31]_i_1_n_0
    SLICE_X79Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.252 r  nolabel_line52/serv_dtm/clk_count_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.252    nolabel_line52/serv_dtm/clk_count_reg[35]_i_1_n_0
    SLICE_X79Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.305 r  nolabel_line52/serv_dtm/clk_count_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.305    nolabel_line52/serv_dtm/clk_count_reg[39]_i_1_n_0
    SLICE_X79Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.358 r  nolabel_line52/serv_dtm/clk_count_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.359    nolabel_line52/serv_dtm/clk_count_reg[43]_i_1_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.412 r  nolabel_line52/serv_dtm/clk_count_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.412    nolabel_line52/serv_dtm/clk_count_reg[47]_i_1_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.465 r  nolabel_line52/serv_dtm/clk_count_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.465    nolabel_line52/serv_dtm/clk_count_reg[51]_i_1_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.518 r  nolabel_line52/serv_dtm/clk_count_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.518    nolabel_line52/serv_dtm/clk_count_reg[55]_i_1_n_0
    SLICE_X79Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.571 r  nolabel_line52/serv_dtm/clk_count_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.571    nolabel_line52/serv_dtm/clk_count_reg[59]_i_1_n_0
    SLICE_X79Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.624 r  nolabel_line52/serv_dtm/clk_count_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.624    nolabel_line52/serv_dtm/clk_count_reg[63]_i_1_n_0
    SLICE_X79Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.677 r  nolabel_line52/serv_dtm/clk_count_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.677    nolabel_line52/serv_dtm/clk_count_reg[67]_i_1_n_0
    SLICE_X79Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.730 r  nolabel_line52/serv_dtm/clk_count_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.730    nolabel_line52/serv_dtm/clk_count_reg[71]_i_1_n_0
    SLICE_X79Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.783 r  nolabel_line52/serv_dtm/clk_count_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.783    nolabel_line52/serv_dtm/clk_count_reg[75]_i_1_n_0
    SLICE_X79Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.836 r  nolabel_line52/serv_dtm/clk_count_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.836    nolabel_line52/serv_dtm/clk_count_reg[79]_i_1_n_0
    SLICE_X79Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.889 r  nolabel_line52/serv_dtm/clk_count_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.889    nolabel_line52/serv_dtm/clk_count_reg[83]_i_1_n_0
    SLICE_X79Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.942 r  nolabel_line52/serv_dtm/clk_count_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.942    nolabel_line52/serv_dtm/clk_count_reg[87]_i_1_n_0
    SLICE_X79Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.995 r  nolabel_line52/serv_dtm/clk_count_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.995    nolabel_line52/serv_dtm/clk_count_reg[91]_i_1_n_0
    SLICE_X79Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.048 r  nolabel_line52/serv_dtm/clk_count_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.048    nolabel_line52/serv_dtm/clk_count_reg[95]_i_1_n_0
    SLICE_X79Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.101 r  nolabel_line52/serv_dtm/clk_count_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.101    nolabel_line52/serv_dtm/clk_count_reg[99]_i_1_n_0
    SLICE_X79Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.154 r  nolabel_line52/serv_dtm/clk_count_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.154    nolabel_line52/serv_dtm/clk_count_reg[103]_i_1_n_0
    SLICE_X79Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.207 r  nolabel_line52/serv_dtm/clk_count_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.207    nolabel_line52/serv_dtm/clk_count_reg[107]_i_1_n_0
    SLICE_X79Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.260 r  nolabel_line52/serv_dtm/clk_count_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.260    nolabel_line52/serv_dtm/clk_count_reg[111]_i_1_n_0
    SLICE_X79Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.313 r  nolabel_line52/serv_dtm/clk_count_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.313    nolabel_line52/serv_dtm/clk_count_reg[115]_i_1_n_0
    SLICE_X79Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.366 r  nolabel_line52/serv_dtm/clk_count_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.366    nolabel_line52/serv_dtm/clk_count_reg[119]_i_1_n_0
    SLICE_X79Y169        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     2.532 r  nolabel_line52/serv_dtm/clk_count_reg[123]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.532    nolabel_line52/serv_dtm/p_1_in__0[121]
    SLICE_X79Y169        FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[121]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[124]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.530ns  (logic 2.234ns (88.317%)  route 0.296ns (11.683%))
  Logic Levels:           33  (CARRY4=32 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[1]/C
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  nolabel_line52/serv_dtm/clk_count_reg[1]/Q
                         net (fo=3, routed)           0.295     0.518    nolabel_line52/serv_dtm/clk_count[1]
    SLICE_X79Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     0.828 r  nolabel_line52/serv_dtm/clk_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.828    nolabel_line52/serv_dtm/clk_count_reg[3]_i_1_n_0
    SLICE_X79Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.881 r  nolabel_line52/serv_dtm/clk_count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.881    nolabel_line52/serv_dtm/clk_count_reg[7]_i_1_n_0
    SLICE_X79Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.934 r  nolabel_line52/serv_dtm/clk_count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.934    nolabel_line52/serv_dtm/clk_count_reg[11]_i_1_n_0
    SLICE_X79Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.987 r  nolabel_line52/serv_dtm/clk_count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.987    nolabel_line52/serv_dtm/clk_count_reg[15]_i_1_n_0
    SLICE_X79Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.040 r  nolabel_line52/serv_dtm/clk_count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    nolabel_line52/serv_dtm/clk_count_reg[19]_i_1_n_0
    SLICE_X79Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.093 r  nolabel_line52/serv_dtm/clk_count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.093    nolabel_line52/serv_dtm/clk_count_reg[23]_i_1_n_0
    SLICE_X79Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.146 r  nolabel_line52/serv_dtm/clk_count_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.146    nolabel_line52/serv_dtm/clk_count_reg[27]_i_1_n_0
    SLICE_X79Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.199 r  nolabel_line52/serv_dtm/clk_count_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.199    nolabel_line52/serv_dtm/clk_count_reg[31]_i_1_n_0
    SLICE_X79Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.252 r  nolabel_line52/serv_dtm/clk_count_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.252    nolabel_line52/serv_dtm/clk_count_reg[35]_i_1_n_0
    SLICE_X79Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.305 r  nolabel_line52/serv_dtm/clk_count_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.305    nolabel_line52/serv_dtm/clk_count_reg[39]_i_1_n_0
    SLICE_X79Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.358 r  nolabel_line52/serv_dtm/clk_count_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.359    nolabel_line52/serv_dtm/clk_count_reg[43]_i_1_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.412 r  nolabel_line52/serv_dtm/clk_count_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.412    nolabel_line52/serv_dtm/clk_count_reg[47]_i_1_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.465 r  nolabel_line52/serv_dtm/clk_count_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.465    nolabel_line52/serv_dtm/clk_count_reg[51]_i_1_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.518 r  nolabel_line52/serv_dtm/clk_count_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.518    nolabel_line52/serv_dtm/clk_count_reg[55]_i_1_n_0
    SLICE_X79Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.571 r  nolabel_line52/serv_dtm/clk_count_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.571    nolabel_line52/serv_dtm/clk_count_reg[59]_i_1_n_0
    SLICE_X79Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.624 r  nolabel_line52/serv_dtm/clk_count_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.624    nolabel_line52/serv_dtm/clk_count_reg[63]_i_1_n_0
    SLICE_X79Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.677 r  nolabel_line52/serv_dtm/clk_count_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.677    nolabel_line52/serv_dtm/clk_count_reg[67]_i_1_n_0
    SLICE_X79Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.730 r  nolabel_line52/serv_dtm/clk_count_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.730    nolabel_line52/serv_dtm/clk_count_reg[71]_i_1_n_0
    SLICE_X79Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.783 r  nolabel_line52/serv_dtm/clk_count_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.783    nolabel_line52/serv_dtm/clk_count_reg[75]_i_1_n_0
    SLICE_X79Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.836 r  nolabel_line52/serv_dtm/clk_count_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.836    nolabel_line52/serv_dtm/clk_count_reg[79]_i_1_n_0
    SLICE_X79Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.889 r  nolabel_line52/serv_dtm/clk_count_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.889    nolabel_line52/serv_dtm/clk_count_reg[83]_i_1_n_0
    SLICE_X79Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.942 r  nolabel_line52/serv_dtm/clk_count_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.942    nolabel_line52/serv_dtm/clk_count_reg[87]_i_1_n_0
    SLICE_X79Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.995 r  nolabel_line52/serv_dtm/clk_count_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.995    nolabel_line52/serv_dtm/clk_count_reg[91]_i_1_n_0
    SLICE_X79Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.048 r  nolabel_line52/serv_dtm/clk_count_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.048    nolabel_line52/serv_dtm/clk_count_reg[95]_i_1_n_0
    SLICE_X79Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.101 r  nolabel_line52/serv_dtm/clk_count_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.101    nolabel_line52/serv_dtm/clk_count_reg[99]_i_1_n_0
    SLICE_X79Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.154 r  nolabel_line52/serv_dtm/clk_count_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.154    nolabel_line52/serv_dtm/clk_count_reg[103]_i_1_n_0
    SLICE_X79Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.207 r  nolabel_line52/serv_dtm/clk_count_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.207    nolabel_line52/serv_dtm/clk_count_reg[107]_i_1_n_0
    SLICE_X79Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.260 r  nolabel_line52/serv_dtm/clk_count_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.260    nolabel_line52/serv_dtm/clk_count_reg[111]_i_1_n_0
    SLICE_X79Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.313 r  nolabel_line52/serv_dtm/clk_count_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.313    nolabel_line52/serv_dtm/clk_count_reg[115]_i_1_n_0
    SLICE_X79Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.366 r  nolabel_line52/serv_dtm/clk_count_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.366    nolabel_line52/serv_dtm/clk_count_reg[119]_i_1_n_0
    SLICE_X79Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.419 r  nolabel_line52/serv_dtm/clk_count_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.419    nolabel_line52/serv_dtm/clk_count_reg[123]_i_1_n_0
    SLICE_X79Y170        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.530 r  nolabel_line52/serv_dtm/clk_count_reg[127]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.530    nolabel_line52/serv_dtm/p_1_in__0[124]
    SLICE_X79Y170        FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[124]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[126]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.530ns  (logic 2.234ns (88.317%)  route 0.296ns (11.683%))
  Logic Levels:           33  (CARRY4=32 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[1]/C
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  nolabel_line52/serv_dtm/clk_count_reg[1]/Q
                         net (fo=3, routed)           0.295     0.518    nolabel_line52/serv_dtm/clk_count[1]
    SLICE_X79Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     0.828 r  nolabel_line52/serv_dtm/clk_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.828    nolabel_line52/serv_dtm/clk_count_reg[3]_i_1_n_0
    SLICE_X79Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.881 r  nolabel_line52/serv_dtm/clk_count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.881    nolabel_line52/serv_dtm/clk_count_reg[7]_i_1_n_0
    SLICE_X79Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.934 r  nolabel_line52/serv_dtm/clk_count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.934    nolabel_line52/serv_dtm/clk_count_reg[11]_i_1_n_0
    SLICE_X79Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.987 r  nolabel_line52/serv_dtm/clk_count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.987    nolabel_line52/serv_dtm/clk_count_reg[15]_i_1_n_0
    SLICE_X79Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.040 r  nolabel_line52/serv_dtm/clk_count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    nolabel_line52/serv_dtm/clk_count_reg[19]_i_1_n_0
    SLICE_X79Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.093 r  nolabel_line52/serv_dtm/clk_count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.093    nolabel_line52/serv_dtm/clk_count_reg[23]_i_1_n_0
    SLICE_X79Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.146 r  nolabel_line52/serv_dtm/clk_count_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.146    nolabel_line52/serv_dtm/clk_count_reg[27]_i_1_n_0
    SLICE_X79Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.199 r  nolabel_line52/serv_dtm/clk_count_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.199    nolabel_line52/serv_dtm/clk_count_reg[31]_i_1_n_0
    SLICE_X79Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.252 r  nolabel_line52/serv_dtm/clk_count_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.252    nolabel_line52/serv_dtm/clk_count_reg[35]_i_1_n_0
    SLICE_X79Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.305 r  nolabel_line52/serv_dtm/clk_count_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.305    nolabel_line52/serv_dtm/clk_count_reg[39]_i_1_n_0
    SLICE_X79Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.358 r  nolabel_line52/serv_dtm/clk_count_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.359    nolabel_line52/serv_dtm/clk_count_reg[43]_i_1_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.412 r  nolabel_line52/serv_dtm/clk_count_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.412    nolabel_line52/serv_dtm/clk_count_reg[47]_i_1_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.465 r  nolabel_line52/serv_dtm/clk_count_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.465    nolabel_line52/serv_dtm/clk_count_reg[51]_i_1_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.518 r  nolabel_line52/serv_dtm/clk_count_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.518    nolabel_line52/serv_dtm/clk_count_reg[55]_i_1_n_0
    SLICE_X79Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.571 r  nolabel_line52/serv_dtm/clk_count_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.571    nolabel_line52/serv_dtm/clk_count_reg[59]_i_1_n_0
    SLICE_X79Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.624 r  nolabel_line52/serv_dtm/clk_count_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.624    nolabel_line52/serv_dtm/clk_count_reg[63]_i_1_n_0
    SLICE_X79Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.677 r  nolabel_line52/serv_dtm/clk_count_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.677    nolabel_line52/serv_dtm/clk_count_reg[67]_i_1_n_0
    SLICE_X79Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.730 r  nolabel_line52/serv_dtm/clk_count_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.730    nolabel_line52/serv_dtm/clk_count_reg[71]_i_1_n_0
    SLICE_X79Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.783 r  nolabel_line52/serv_dtm/clk_count_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.783    nolabel_line52/serv_dtm/clk_count_reg[75]_i_1_n_0
    SLICE_X79Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.836 r  nolabel_line52/serv_dtm/clk_count_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.836    nolabel_line52/serv_dtm/clk_count_reg[79]_i_1_n_0
    SLICE_X79Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.889 r  nolabel_line52/serv_dtm/clk_count_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.889    nolabel_line52/serv_dtm/clk_count_reg[83]_i_1_n_0
    SLICE_X79Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.942 r  nolabel_line52/serv_dtm/clk_count_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.942    nolabel_line52/serv_dtm/clk_count_reg[87]_i_1_n_0
    SLICE_X79Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.995 r  nolabel_line52/serv_dtm/clk_count_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.995    nolabel_line52/serv_dtm/clk_count_reg[91]_i_1_n_0
    SLICE_X79Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.048 r  nolabel_line52/serv_dtm/clk_count_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.048    nolabel_line52/serv_dtm/clk_count_reg[95]_i_1_n_0
    SLICE_X79Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.101 r  nolabel_line52/serv_dtm/clk_count_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.101    nolabel_line52/serv_dtm/clk_count_reg[99]_i_1_n_0
    SLICE_X79Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.154 r  nolabel_line52/serv_dtm/clk_count_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.154    nolabel_line52/serv_dtm/clk_count_reg[103]_i_1_n_0
    SLICE_X79Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.207 r  nolabel_line52/serv_dtm/clk_count_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.207    nolabel_line52/serv_dtm/clk_count_reg[107]_i_1_n_0
    SLICE_X79Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.260 r  nolabel_line52/serv_dtm/clk_count_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.260    nolabel_line52/serv_dtm/clk_count_reg[111]_i_1_n_0
    SLICE_X79Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.313 r  nolabel_line52/serv_dtm/clk_count_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.313    nolabel_line52/serv_dtm/clk_count_reg[115]_i_1_n_0
    SLICE_X79Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.366 r  nolabel_line52/serv_dtm/clk_count_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.366    nolabel_line52/serv_dtm/clk_count_reg[119]_i_1_n_0
    SLICE_X79Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.419 r  nolabel_line52/serv_dtm/clk_count_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.419    nolabel_line52/serv_dtm/clk_count_reg[123]_i_1_n_0
    SLICE_X79Y170        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     2.530 r  nolabel_line52/serv_dtm/clk_count_reg[127]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.530    nolabel_line52/serv_dtm/p_1_in__0[126]
    SLICE_X79Y170        FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[126]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[123]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.515ns  (logic 2.219ns (88.248%)  route 0.296ns (11.752%))
  Logic Levels:           32  (CARRY4=31 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[1]/C
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  nolabel_line52/serv_dtm/clk_count_reg[1]/Q
                         net (fo=3, routed)           0.295     0.518    nolabel_line52/serv_dtm/clk_count[1]
    SLICE_X79Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     0.828 r  nolabel_line52/serv_dtm/clk_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.828    nolabel_line52/serv_dtm/clk_count_reg[3]_i_1_n_0
    SLICE_X79Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.881 r  nolabel_line52/serv_dtm/clk_count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.881    nolabel_line52/serv_dtm/clk_count_reg[7]_i_1_n_0
    SLICE_X79Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.934 r  nolabel_line52/serv_dtm/clk_count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.934    nolabel_line52/serv_dtm/clk_count_reg[11]_i_1_n_0
    SLICE_X79Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.987 r  nolabel_line52/serv_dtm/clk_count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.987    nolabel_line52/serv_dtm/clk_count_reg[15]_i_1_n_0
    SLICE_X79Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.040 r  nolabel_line52/serv_dtm/clk_count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    nolabel_line52/serv_dtm/clk_count_reg[19]_i_1_n_0
    SLICE_X79Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.093 r  nolabel_line52/serv_dtm/clk_count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.093    nolabel_line52/serv_dtm/clk_count_reg[23]_i_1_n_0
    SLICE_X79Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.146 r  nolabel_line52/serv_dtm/clk_count_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.146    nolabel_line52/serv_dtm/clk_count_reg[27]_i_1_n_0
    SLICE_X79Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.199 r  nolabel_line52/serv_dtm/clk_count_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.199    nolabel_line52/serv_dtm/clk_count_reg[31]_i_1_n_0
    SLICE_X79Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.252 r  nolabel_line52/serv_dtm/clk_count_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.252    nolabel_line52/serv_dtm/clk_count_reg[35]_i_1_n_0
    SLICE_X79Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.305 r  nolabel_line52/serv_dtm/clk_count_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.305    nolabel_line52/serv_dtm/clk_count_reg[39]_i_1_n_0
    SLICE_X79Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.358 r  nolabel_line52/serv_dtm/clk_count_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.359    nolabel_line52/serv_dtm/clk_count_reg[43]_i_1_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.412 r  nolabel_line52/serv_dtm/clk_count_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.412    nolabel_line52/serv_dtm/clk_count_reg[47]_i_1_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.465 r  nolabel_line52/serv_dtm/clk_count_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.465    nolabel_line52/serv_dtm/clk_count_reg[51]_i_1_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.518 r  nolabel_line52/serv_dtm/clk_count_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.518    nolabel_line52/serv_dtm/clk_count_reg[55]_i_1_n_0
    SLICE_X79Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.571 r  nolabel_line52/serv_dtm/clk_count_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.571    nolabel_line52/serv_dtm/clk_count_reg[59]_i_1_n_0
    SLICE_X79Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.624 r  nolabel_line52/serv_dtm/clk_count_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.624    nolabel_line52/serv_dtm/clk_count_reg[63]_i_1_n_0
    SLICE_X79Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.677 r  nolabel_line52/serv_dtm/clk_count_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.677    nolabel_line52/serv_dtm/clk_count_reg[67]_i_1_n_0
    SLICE_X79Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.730 r  nolabel_line52/serv_dtm/clk_count_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.730    nolabel_line52/serv_dtm/clk_count_reg[71]_i_1_n_0
    SLICE_X79Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.783 r  nolabel_line52/serv_dtm/clk_count_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.783    nolabel_line52/serv_dtm/clk_count_reg[75]_i_1_n_0
    SLICE_X79Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.836 r  nolabel_line52/serv_dtm/clk_count_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.836    nolabel_line52/serv_dtm/clk_count_reg[79]_i_1_n_0
    SLICE_X79Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.889 r  nolabel_line52/serv_dtm/clk_count_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.889    nolabel_line52/serv_dtm/clk_count_reg[83]_i_1_n_0
    SLICE_X79Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.942 r  nolabel_line52/serv_dtm/clk_count_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.942    nolabel_line52/serv_dtm/clk_count_reg[87]_i_1_n_0
    SLICE_X79Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.995 r  nolabel_line52/serv_dtm/clk_count_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.995    nolabel_line52/serv_dtm/clk_count_reg[91]_i_1_n_0
    SLICE_X79Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.048 r  nolabel_line52/serv_dtm/clk_count_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.048    nolabel_line52/serv_dtm/clk_count_reg[95]_i_1_n_0
    SLICE_X79Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.101 r  nolabel_line52/serv_dtm/clk_count_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.101    nolabel_line52/serv_dtm/clk_count_reg[99]_i_1_n_0
    SLICE_X79Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.154 r  nolabel_line52/serv_dtm/clk_count_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.154    nolabel_line52/serv_dtm/clk_count_reg[103]_i_1_n_0
    SLICE_X79Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.207 r  nolabel_line52/serv_dtm/clk_count_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.207    nolabel_line52/serv_dtm/clk_count_reg[107]_i_1_n_0
    SLICE_X79Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.260 r  nolabel_line52/serv_dtm/clk_count_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.260    nolabel_line52/serv_dtm/clk_count_reg[111]_i_1_n_0
    SLICE_X79Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.313 r  nolabel_line52/serv_dtm/clk_count_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.313    nolabel_line52/serv_dtm/clk_count_reg[115]_i_1_n_0
    SLICE_X79Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.366 r  nolabel_line52/serv_dtm/clk_count_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.366    nolabel_line52/serv_dtm/clk_count_reg[119]_i_1_n_0
    SLICE_X79Y169        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     2.515 r  nolabel_line52/serv_dtm/clk_count_reg[123]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.515    nolabel_line52/serv_dtm/p_1_in__0[123]
    SLICE_X79Y169        FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[123]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[117]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.479ns  (logic 2.183ns (88.077%)  route 0.296ns (11.923%))
  Logic Levels:           31  (CARRY4=30 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[1]/C
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  nolabel_line52/serv_dtm/clk_count_reg[1]/Q
                         net (fo=3, routed)           0.295     0.518    nolabel_line52/serv_dtm/clk_count[1]
    SLICE_X79Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     0.828 r  nolabel_line52/serv_dtm/clk_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.828    nolabel_line52/serv_dtm/clk_count_reg[3]_i_1_n_0
    SLICE_X79Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.881 r  nolabel_line52/serv_dtm/clk_count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.881    nolabel_line52/serv_dtm/clk_count_reg[7]_i_1_n_0
    SLICE_X79Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.934 r  nolabel_line52/serv_dtm/clk_count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.934    nolabel_line52/serv_dtm/clk_count_reg[11]_i_1_n_0
    SLICE_X79Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.987 r  nolabel_line52/serv_dtm/clk_count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.987    nolabel_line52/serv_dtm/clk_count_reg[15]_i_1_n_0
    SLICE_X79Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.040 r  nolabel_line52/serv_dtm/clk_count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    nolabel_line52/serv_dtm/clk_count_reg[19]_i_1_n_0
    SLICE_X79Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.093 r  nolabel_line52/serv_dtm/clk_count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.093    nolabel_line52/serv_dtm/clk_count_reg[23]_i_1_n_0
    SLICE_X79Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.146 r  nolabel_line52/serv_dtm/clk_count_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.146    nolabel_line52/serv_dtm/clk_count_reg[27]_i_1_n_0
    SLICE_X79Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.199 r  nolabel_line52/serv_dtm/clk_count_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.199    nolabel_line52/serv_dtm/clk_count_reg[31]_i_1_n_0
    SLICE_X79Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.252 r  nolabel_line52/serv_dtm/clk_count_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.252    nolabel_line52/serv_dtm/clk_count_reg[35]_i_1_n_0
    SLICE_X79Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.305 r  nolabel_line52/serv_dtm/clk_count_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.305    nolabel_line52/serv_dtm/clk_count_reg[39]_i_1_n_0
    SLICE_X79Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.358 r  nolabel_line52/serv_dtm/clk_count_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.359    nolabel_line52/serv_dtm/clk_count_reg[43]_i_1_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.412 r  nolabel_line52/serv_dtm/clk_count_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.412    nolabel_line52/serv_dtm/clk_count_reg[47]_i_1_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.465 r  nolabel_line52/serv_dtm/clk_count_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.465    nolabel_line52/serv_dtm/clk_count_reg[51]_i_1_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.518 r  nolabel_line52/serv_dtm/clk_count_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.518    nolabel_line52/serv_dtm/clk_count_reg[55]_i_1_n_0
    SLICE_X79Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.571 r  nolabel_line52/serv_dtm/clk_count_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.571    nolabel_line52/serv_dtm/clk_count_reg[59]_i_1_n_0
    SLICE_X79Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.624 r  nolabel_line52/serv_dtm/clk_count_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.624    nolabel_line52/serv_dtm/clk_count_reg[63]_i_1_n_0
    SLICE_X79Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.677 r  nolabel_line52/serv_dtm/clk_count_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.677    nolabel_line52/serv_dtm/clk_count_reg[67]_i_1_n_0
    SLICE_X79Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.730 r  nolabel_line52/serv_dtm/clk_count_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.730    nolabel_line52/serv_dtm/clk_count_reg[71]_i_1_n_0
    SLICE_X79Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.783 r  nolabel_line52/serv_dtm/clk_count_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.783    nolabel_line52/serv_dtm/clk_count_reg[75]_i_1_n_0
    SLICE_X79Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.836 r  nolabel_line52/serv_dtm/clk_count_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.836    nolabel_line52/serv_dtm/clk_count_reg[79]_i_1_n_0
    SLICE_X79Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.889 r  nolabel_line52/serv_dtm/clk_count_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.889    nolabel_line52/serv_dtm/clk_count_reg[83]_i_1_n_0
    SLICE_X79Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.942 r  nolabel_line52/serv_dtm/clk_count_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.942    nolabel_line52/serv_dtm/clk_count_reg[87]_i_1_n_0
    SLICE_X79Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.995 r  nolabel_line52/serv_dtm/clk_count_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.995    nolabel_line52/serv_dtm/clk_count_reg[91]_i_1_n_0
    SLICE_X79Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.048 r  nolabel_line52/serv_dtm/clk_count_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.048    nolabel_line52/serv_dtm/clk_count_reg[95]_i_1_n_0
    SLICE_X79Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.101 r  nolabel_line52/serv_dtm/clk_count_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.101    nolabel_line52/serv_dtm/clk_count_reg[99]_i_1_n_0
    SLICE_X79Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.154 r  nolabel_line52/serv_dtm/clk_count_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.154    nolabel_line52/serv_dtm/clk_count_reg[103]_i_1_n_0
    SLICE_X79Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.207 r  nolabel_line52/serv_dtm/clk_count_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.207    nolabel_line52/serv_dtm/clk_count_reg[107]_i_1_n_0
    SLICE_X79Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.260 r  nolabel_line52/serv_dtm/clk_count_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.260    nolabel_line52/serv_dtm/clk_count_reg[111]_i_1_n_0
    SLICE_X79Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.313 r  nolabel_line52/serv_dtm/clk_count_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.313    nolabel_line52/serv_dtm/clk_count_reg[115]_i_1_n_0
    SLICE_X79Y168        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     2.479 r  nolabel_line52/serv_dtm/clk_count_reg[119]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.479    nolabel_line52/serv_dtm/p_1_in__0[117]
    SLICE_X79Y168        FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[117]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[120]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.477ns  (logic 2.181ns (88.067%)  route 0.296ns (11.933%))
  Logic Levels:           32  (CARRY4=31 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[1]/C
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  nolabel_line52/serv_dtm/clk_count_reg[1]/Q
                         net (fo=3, routed)           0.295     0.518    nolabel_line52/serv_dtm/clk_count[1]
    SLICE_X79Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     0.828 r  nolabel_line52/serv_dtm/clk_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.828    nolabel_line52/serv_dtm/clk_count_reg[3]_i_1_n_0
    SLICE_X79Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.881 r  nolabel_line52/serv_dtm/clk_count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.881    nolabel_line52/serv_dtm/clk_count_reg[7]_i_1_n_0
    SLICE_X79Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.934 r  nolabel_line52/serv_dtm/clk_count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.934    nolabel_line52/serv_dtm/clk_count_reg[11]_i_1_n_0
    SLICE_X79Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.987 r  nolabel_line52/serv_dtm/clk_count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.987    nolabel_line52/serv_dtm/clk_count_reg[15]_i_1_n_0
    SLICE_X79Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.040 r  nolabel_line52/serv_dtm/clk_count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    nolabel_line52/serv_dtm/clk_count_reg[19]_i_1_n_0
    SLICE_X79Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.093 r  nolabel_line52/serv_dtm/clk_count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.093    nolabel_line52/serv_dtm/clk_count_reg[23]_i_1_n_0
    SLICE_X79Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.146 r  nolabel_line52/serv_dtm/clk_count_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.146    nolabel_line52/serv_dtm/clk_count_reg[27]_i_1_n_0
    SLICE_X79Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.199 r  nolabel_line52/serv_dtm/clk_count_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.199    nolabel_line52/serv_dtm/clk_count_reg[31]_i_1_n_0
    SLICE_X79Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.252 r  nolabel_line52/serv_dtm/clk_count_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.252    nolabel_line52/serv_dtm/clk_count_reg[35]_i_1_n_0
    SLICE_X79Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.305 r  nolabel_line52/serv_dtm/clk_count_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.305    nolabel_line52/serv_dtm/clk_count_reg[39]_i_1_n_0
    SLICE_X79Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.358 r  nolabel_line52/serv_dtm/clk_count_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.359    nolabel_line52/serv_dtm/clk_count_reg[43]_i_1_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.412 r  nolabel_line52/serv_dtm/clk_count_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.412    nolabel_line52/serv_dtm/clk_count_reg[47]_i_1_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.465 r  nolabel_line52/serv_dtm/clk_count_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.465    nolabel_line52/serv_dtm/clk_count_reg[51]_i_1_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.518 r  nolabel_line52/serv_dtm/clk_count_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.518    nolabel_line52/serv_dtm/clk_count_reg[55]_i_1_n_0
    SLICE_X79Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.571 r  nolabel_line52/serv_dtm/clk_count_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.571    nolabel_line52/serv_dtm/clk_count_reg[59]_i_1_n_0
    SLICE_X79Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.624 r  nolabel_line52/serv_dtm/clk_count_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.624    nolabel_line52/serv_dtm/clk_count_reg[63]_i_1_n_0
    SLICE_X79Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.677 r  nolabel_line52/serv_dtm/clk_count_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.677    nolabel_line52/serv_dtm/clk_count_reg[67]_i_1_n_0
    SLICE_X79Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.730 r  nolabel_line52/serv_dtm/clk_count_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.730    nolabel_line52/serv_dtm/clk_count_reg[71]_i_1_n_0
    SLICE_X79Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.783 r  nolabel_line52/serv_dtm/clk_count_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.783    nolabel_line52/serv_dtm/clk_count_reg[75]_i_1_n_0
    SLICE_X79Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.836 r  nolabel_line52/serv_dtm/clk_count_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.836    nolabel_line52/serv_dtm/clk_count_reg[79]_i_1_n_0
    SLICE_X79Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.889 r  nolabel_line52/serv_dtm/clk_count_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.889    nolabel_line52/serv_dtm/clk_count_reg[83]_i_1_n_0
    SLICE_X79Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.942 r  nolabel_line52/serv_dtm/clk_count_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.942    nolabel_line52/serv_dtm/clk_count_reg[87]_i_1_n_0
    SLICE_X79Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.995 r  nolabel_line52/serv_dtm/clk_count_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.995    nolabel_line52/serv_dtm/clk_count_reg[91]_i_1_n_0
    SLICE_X79Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.048 r  nolabel_line52/serv_dtm/clk_count_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.048    nolabel_line52/serv_dtm/clk_count_reg[95]_i_1_n_0
    SLICE_X79Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.101 r  nolabel_line52/serv_dtm/clk_count_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.101    nolabel_line52/serv_dtm/clk_count_reg[99]_i_1_n_0
    SLICE_X79Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.154 r  nolabel_line52/serv_dtm/clk_count_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.154    nolabel_line52/serv_dtm/clk_count_reg[103]_i_1_n_0
    SLICE_X79Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.207 r  nolabel_line52/serv_dtm/clk_count_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.207    nolabel_line52/serv_dtm/clk_count_reg[107]_i_1_n_0
    SLICE_X79Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.260 r  nolabel_line52/serv_dtm/clk_count_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.260    nolabel_line52/serv_dtm/clk_count_reg[111]_i_1_n_0
    SLICE_X79Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.313 r  nolabel_line52/serv_dtm/clk_count_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.313    nolabel_line52/serv_dtm/clk_count_reg[115]_i_1_n_0
    SLICE_X79Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.366 r  nolabel_line52/serv_dtm/clk_count_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.366    nolabel_line52/serv_dtm/clk_count_reg[119]_i_1_n_0
    SLICE_X79Y169        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.477 r  nolabel_line52/serv_dtm/clk_count_reg[123]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.477    nolabel_line52/serv_dtm/p_1_in__0[120]
    SLICE_X79Y169        FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[120]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[122]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.477ns  (logic 2.181ns (88.067%)  route 0.296ns (11.933%))
  Logic Levels:           32  (CARRY4=31 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[1]/C
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  nolabel_line52/serv_dtm/clk_count_reg[1]/Q
                         net (fo=3, routed)           0.295     0.518    nolabel_line52/serv_dtm/clk_count[1]
    SLICE_X79Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     0.828 r  nolabel_line52/serv_dtm/clk_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.828    nolabel_line52/serv_dtm/clk_count_reg[3]_i_1_n_0
    SLICE_X79Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.881 r  nolabel_line52/serv_dtm/clk_count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.881    nolabel_line52/serv_dtm/clk_count_reg[7]_i_1_n_0
    SLICE_X79Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.934 r  nolabel_line52/serv_dtm/clk_count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.934    nolabel_line52/serv_dtm/clk_count_reg[11]_i_1_n_0
    SLICE_X79Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.987 r  nolabel_line52/serv_dtm/clk_count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.987    nolabel_line52/serv_dtm/clk_count_reg[15]_i_1_n_0
    SLICE_X79Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.040 r  nolabel_line52/serv_dtm/clk_count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    nolabel_line52/serv_dtm/clk_count_reg[19]_i_1_n_0
    SLICE_X79Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.093 r  nolabel_line52/serv_dtm/clk_count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.093    nolabel_line52/serv_dtm/clk_count_reg[23]_i_1_n_0
    SLICE_X79Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.146 r  nolabel_line52/serv_dtm/clk_count_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.146    nolabel_line52/serv_dtm/clk_count_reg[27]_i_1_n_0
    SLICE_X79Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.199 r  nolabel_line52/serv_dtm/clk_count_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.199    nolabel_line52/serv_dtm/clk_count_reg[31]_i_1_n_0
    SLICE_X79Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.252 r  nolabel_line52/serv_dtm/clk_count_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.252    nolabel_line52/serv_dtm/clk_count_reg[35]_i_1_n_0
    SLICE_X79Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.305 r  nolabel_line52/serv_dtm/clk_count_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.305    nolabel_line52/serv_dtm/clk_count_reg[39]_i_1_n_0
    SLICE_X79Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.358 r  nolabel_line52/serv_dtm/clk_count_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.359    nolabel_line52/serv_dtm/clk_count_reg[43]_i_1_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.412 r  nolabel_line52/serv_dtm/clk_count_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.412    nolabel_line52/serv_dtm/clk_count_reg[47]_i_1_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.465 r  nolabel_line52/serv_dtm/clk_count_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.465    nolabel_line52/serv_dtm/clk_count_reg[51]_i_1_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.518 r  nolabel_line52/serv_dtm/clk_count_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.518    nolabel_line52/serv_dtm/clk_count_reg[55]_i_1_n_0
    SLICE_X79Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.571 r  nolabel_line52/serv_dtm/clk_count_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.571    nolabel_line52/serv_dtm/clk_count_reg[59]_i_1_n_0
    SLICE_X79Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.624 r  nolabel_line52/serv_dtm/clk_count_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.624    nolabel_line52/serv_dtm/clk_count_reg[63]_i_1_n_0
    SLICE_X79Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.677 r  nolabel_line52/serv_dtm/clk_count_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.677    nolabel_line52/serv_dtm/clk_count_reg[67]_i_1_n_0
    SLICE_X79Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.730 r  nolabel_line52/serv_dtm/clk_count_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.730    nolabel_line52/serv_dtm/clk_count_reg[71]_i_1_n_0
    SLICE_X79Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.783 r  nolabel_line52/serv_dtm/clk_count_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.783    nolabel_line52/serv_dtm/clk_count_reg[75]_i_1_n_0
    SLICE_X79Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.836 r  nolabel_line52/serv_dtm/clk_count_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.836    nolabel_line52/serv_dtm/clk_count_reg[79]_i_1_n_0
    SLICE_X79Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.889 r  nolabel_line52/serv_dtm/clk_count_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.889    nolabel_line52/serv_dtm/clk_count_reg[83]_i_1_n_0
    SLICE_X79Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.942 r  nolabel_line52/serv_dtm/clk_count_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.942    nolabel_line52/serv_dtm/clk_count_reg[87]_i_1_n_0
    SLICE_X79Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.995 r  nolabel_line52/serv_dtm/clk_count_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.995    nolabel_line52/serv_dtm/clk_count_reg[91]_i_1_n_0
    SLICE_X79Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.048 r  nolabel_line52/serv_dtm/clk_count_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.048    nolabel_line52/serv_dtm/clk_count_reg[95]_i_1_n_0
    SLICE_X79Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.101 r  nolabel_line52/serv_dtm/clk_count_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.101    nolabel_line52/serv_dtm/clk_count_reg[99]_i_1_n_0
    SLICE_X79Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.154 r  nolabel_line52/serv_dtm/clk_count_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.154    nolabel_line52/serv_dtm/clk_count_reg[103]_i_1_n_0
    SLICE_X79Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.207 r  nolabel_line52/serv_dtm/clk_count_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.207    nolabel_line52/serv_dtm/clk_count_reg[107]_i_1_n_0
    SLICE_X79Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.260 r  nolabel_line52/serv_dtm/clk_count_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.260    nolabel_line52/serv_dtm/clk_count_reg[111]_i_1_n_0
    SLICE_X79Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.313 r  nolabel_line52/serv_dtm/clk_count_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.313    nolabel_line52/serv_dtm/clk_count_reg[115]_i_1_n_0
    SLICE_X79Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.366 r  nolabel_line52/serv_dtm/clk_count_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.366    nolabel_line52/serv_dtm/clk_count_reg[119]_i_1_n_0
    SLICE_X79Y169        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     2.477 r  nolabel_line52/serv_dtm/clk_count_reg[123]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.477    nolabel_line52/serv_dtm/p_1_in__0[122]
    SLICE_X79Y169        FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[122]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[119]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.462ns  (logic 2.166ns (87.995%)  route 0.296ns (12.005%))
  Logic Levels:           31  (CARRY4=30 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[1]/C
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  nolabel_line52/serv_dtm/clk_count_reg[1]/Q
                         net (fo=3, routed)           0.295     0.518    nolabel_line52/serv_dtm/clk_count[1]
    SLICE_X79Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     0.828 r  nolabel_line52/serv_dtm/clk_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.828    nolabel_line52/serv_dtm/clk_count_reg[3]_i_1_n_0
    SLICE_X79Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.881 r  nolabel_line52/serv_dtm/clk_count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.881    nolabel_line52/serv_dtm/clk_count_reg[7]_i_1_n_0
    SLICE_X79Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.934 r  nolabel_line52/serv_dtm/clk_count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.934    nolabel_line52/serv_dtm/clk_count_reg[11]_i_1_n_0
    SLICE_X79Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.987 r  nolabel_line52/serv_dtm/clk_count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.987    nolabel_line52/serv_dtm/clk_count_reg[15]_i_1_n_0
    SLICE_X79Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.040 r  nolabel_line52/serv_dtm/clk_count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    nolabel_line52/serv_dtm/clk_count_reg[19]_i_1_n_0
    SLICE_X79Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.093 r  nolabel_line52/serv_dtm/clk_count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.093    nolabel_line52/serv_dtm/clk_count_reg[23]_i_1_n_0
    SLICE_X79Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.146 r  nolabel_line52/serv_dtm/clk_count_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.146    nolabel_line52/serv_dtm/clk_count_reg[27]_i_1_n_0
    SLICE_X79Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.199 r  nolabel_line52/serv_dtm/clk_count_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.199    nolabel_line52/serv_dtm/clk_count_reg[31]_i_1_n_0
    SLICE_X79Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.252 r  nolabel_line52/serv_dtm/clk_count_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.252    nolabel_line52/serv_dtm/clk_count_reg[35]_i_1_n_0
    SLICE_X79Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.305 r  nolabel_line52/serv_dtm/clk_count_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.305    nolabel_line52/serv_dtm/clk_count_reg[39]_i_1_n_0
    SLICE_X79Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.358 r  nolabel_line52/serv_dtm/clk_count_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.359    nolabel_line52/serv_dtm/clk_count_reg[43]_i_1_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.412 r  nolabel_line52/serv_dtm/clk_count_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.412    nolabel_line52/serv_dtm/clk_count_reg[47]_i_1_n_0
    SLICE_X79Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.465 r  nolabel_line52/serv_dtm/clk_count_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.465    nolabel_line52/serv_dtm/clk_count_reg[51]_i_1_n_0
    SLICE_X79Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.518 r  nolabel_line52/serv_dtm/clk_count_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.518    nolabel_line52/serv_dtm/clk_count_reg[55]_i_1_n_0
    SLICE_X79Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.571 r  nolabel_line52/serv_dtm/clk_count_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.571    nolabel_line52/serv_dtm/clk_count_reg[59]_i_1_n_0
    SLICE_X79Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.624 r  nolabel_line52/serv_dtm/clk_count_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.624    nolabel_line52/serv_dtm/clk_count_reg[63]_i_1_n_0
    SLICE_X79Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.677 r  nolabel_line52/serv_dtm/clk_count_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.677    nolabel_line52/serv_dtm/clk_count_reg[67]_i_1_n_0
    SLICE_X79Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.730 r  nolabel_line52/serv_dtm/clk_count_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.730    nolabel_line52/serv_dtm/clk_count_reg[71]_i_1_n_0
    SLICE_X79Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.783 r  nolabel_line52/serv_dtm/clk_count_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.783    nolabel_line52/serv_dtm/clk_count_reg[75]_i_1_n_0
    SLICE_X79Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.836 r  nolabel_line52/serv_dtm/clk_count_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.836    nolabel_line52/serv_dtm/clk_count_reg[79]_i_1_n_0
    SLICE_X79Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.889 r  nolabel_line52/serv_dtm/clk_count_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.889    nolabel_line52/serv_dtm/clk_count_reg[83]_i_1_n_0
    SLICE_X79Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.942 r  nolabel_line52/serv_dtm/clk_count_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.942    nolabel_line52/serv_dtm/clk_count_reg[87]_i_1_n_0
    SLICE_X79Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.995 r  nolabel_line52/serv_dtm/clk_count_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.995    nolabel_line52/serv_dtm/clk_count_reg[91]_i_1_n_0
    SLICE_X79Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.048 r  nolabel_line52/serv_dtm/clk_count_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.048    nolabel_line52/serv_dtm/clk_count_reg[95]_i_1_n_0
    SLICE_X79Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.101 r  nolabel_line52/serv_dtm/clk_count_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.101    nolabel_line52/serv_dtm/clk_count_reg[99]_i_1_n_0
    SLICE_X79Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.154 r  nolabel_line52/serv_dtm/clk_count_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.154    nolabel_line52/serv_dtm/clk_count_reg[103]_i_1_n_0
    SLICE_X79Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.207 r  nolabel_line52/serv_dtm/clk_count_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.207    nolabel_line52/serv_dtm/clk_count_reg[107]_i_1_n_0
    SLICE_X79Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.260 r  nolabel_line52/serv_dtm/clk_count_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.260    nolabel_line52/serv_dtm/clk_count_reg[111]_i_1_n_0
    SLICE_X79Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.313 r  nolabel_line52/serv_dtm/clk_count_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.313    nolabel_line52/serv_dtm/clk_count_reg[115]_i_1_n_0
    SLICE_X79Y168        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     2.462 r  nolabel_line52/serv_dtm/clk_count_reg[119]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.462    nolabel_line52/serv_dtm/p_1_in__0[119]
    SLICE_X79Y168        FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[119]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.190ns (72.540%)  route 0.072ns (27.460%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[0]/C
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[0]/Q
                         net (fo=4, routed)           0.072     0.172    nolabel_line52/serv_dtm/clk_count[0]
    SLICE_X79Y139        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     0.262 r  nolabel_line52/serv_dtm/clk_count_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.262    nolabel_line52/serv_dtm/p_1_in__0[1]
    SLICE_X79Y139        FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[63]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[63]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.177ns (64.448%)  route 0.098ns (35.552%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y154        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[63]/C
    SLICE_X79Y154        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[63]/Q
                         net (fo=3, routed)           0.098     0.198    nolabel_line52/serv_dtm/clk_count[63]
    SLICE_X79Y154        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.275 r  nolabel_line52/serv_dtm/clk_count_reg[63]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.275    nolabel_line52/serv_dtm/p_1_in__0[63]
    SLICE_X79Y154        FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[63]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[71]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[71]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.177ns (64.448%)  route 0.098ns (35.552%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y156        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[71]/C
    SLICE_X79Y156        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[71]/Q
                         net (fo=3, routed)           0.098     0.198    nolabel_line52/serv_dtm/clk_count[71]
    SLICE_X79Y156        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.275 r  nolabel_line52/serv_dtm/clk_count_reg[71]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.275    nolabel_line52/serv_dtm/p_1_in__0[71]
    SLICE_X79Y156        FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[71]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[119]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[119]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.177ns (64.425%)  route 0.098ns (35.575%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y168        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[119]/C
    SLICE_X79Y168        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[119]/Q
                         net (fo=3, routed)           0.098     0.198    nolabel_line52/serv_dtm/clk_count[119]
    SLICE_X79Y168        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.275 r  nolabel_line52/serv_dtm/clk_count_reg[119]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.275    nolabel_line52/serv_dtm/p_1_in__0[119]
    SLICE_X79Y168        FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[119]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.177ns (63.674%)  route 0.101ns (36.326%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y141        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[11]/C
    SLICE_X79Y141        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[11]/Q
                         net (fo=3, routed)           0.101     0.201    nolabel_line52/serv_dtm/clk_count[11]
    SLICE_X79Y141        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.278 r  nolabel_line52/serv_dtm/clk_count_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.278    nolabel_line52/serv_dtm/p_1_in__0[11]
    SLICE_X79Y141        FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.177ns (63.674%)  route 0.101ns (36.326%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[15]/C
    SLICE_X79Y142        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[15]/Q
                         net (fo=3, routed)           0.101     0.201    nolabel_line52/serv_dtm/clk_count[15]
    SLICE_X79Y142        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.278 r  nolabel_line52/serv_dtm/clk_count_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.278    nolabel_line52/serv_dtm/p_1_in__0[15]
    SLICE_X79Y142        FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[39]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[39]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.177ns (63.674%)  route 0.101ns (36.326%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[39]/C
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[39]/Q
                         net (fo=3, routed)           0.101     0.201    nolabel_line52/serv_dtm/clk_count[39]
    SLICE_X79Y148        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.278 r  nolabel_line52/serv_dtm/clk_count_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.278    nolabel_line52/serv_dtm/p_1_in__0[39]
    SLICE_X79Y148        FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[39]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[43]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[43]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.177ns (63.674%)  route 0.101ns (36.326%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y149        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[43]/C
    SLICE_X79Y149        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[43]/Q
                         net (fo=3, routed)           0.101     0.201    nolabel_line52/serv_dtm/clk_count[43]
    SLICE_X79Y149        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.278 r  nolabel_line52/serv_dtm/clk_count_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.278    nolabel_line52/serv_dtm/p_1_in__0[43]
    SLICE_X79Y149        FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[43]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.177ns (63.674%)  route 0.101ns (36.326%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y140        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[7]/C
    SLICE_X79Y140        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[7]/Q
                         net (fo=3, routed)           0.101     0.201    nolabel_line52/serv_dtm/clk_count[7]
    SLICE_X79Y140        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.278 r  nolabel_line52/serv_dtm/clk_count_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.278    nolabel_line52/serv_dtm/p_1_in__0[7]
    SLICE_X79Y140        FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[87]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[87]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.177ns (63.646%)  route 0.101ns (36.354%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y160        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[87]/C
    SLICE_X79Y160        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[87]/Q
                         net (fo=3, routed)           0.101     0.201    nolabel_line52/serv_dtm/clk_count[87]
    SLICE_X79Y160        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.278 r  nolabel_line52/serv_dtm/clk_count_reg[87]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.278    nolabel_line52/serv_dtm/p_1_in__0[87]
    SLICE_X79Y160        FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[87]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/r_tdo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_jtag_tdo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.122ns  (logic 2.430ns (47.436%)  route 2.692ns (52.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.458     6.871    nolabel_line52/serv_dtm/i_clk
    SLICE_X148Y123       FDRE                                         r  nolabel_line52/serv_dtm/r_tdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y123       FDRE (Prop_fdre_C_Q)         0.259     7.130 r  nolabel_line52/serv_dtm/r_tdo_reg/Q
                         net (fo=2, routed)           2.692     9.822    o_jtag_tdo_OBUF
    J30                  OBUF (Prop_obuf_I_O)         2.171    11.993 r  o_jtag_tdo_OBUF_inst/O
                         net (fo=0)                   0.000    11.993    o_jtag_tdo
    J30                                                               r  o_jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/r_tdo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_jtag_tdo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.603ns  (logic 1.380ns (53.031%)  route 1.222ns (46.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.631     4.505    nolabel_line52/serv_dtm/i_clk
    SLICE_X148Y123       FDRE                                         r  nolabel_line52/serv_dtm/r_tdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y123       FDRE (Prop_fdre_C_Q)         0.118     4.623 r  nolabel_line52/serv_dtm/r_tdo_reg/Q
                         net (fo=2, routed)           1.222     5.845    o_jtag_tdo_OBUF
    J30                  OBUF (Prop_obuf_I_O)         1.262     7.108 r  o_jtag_tdo_OBUF_inst/O
                         net (fo=0)                   0.000     7.108    o_jtag_tdo
    J30                                                               r  o_jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.088ns  (logic 0.129ns (2.535%)  route 4.959ns (97.465%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.818     2.818    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X133Y144       LUT5 (Prop_lut5_I4_O)        0.043     2.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.474     4.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X132Y103       LUT4 (Prop_lut4_I1_O)        0.043     4.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.374     4.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X134Y103       LUT5 (Prop_lut5_I4_O)        0.043     4.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.293     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X134Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693     3.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.328     5.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X134Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.088ns  (logic 0.129ns (2.535%)  route 4.959ns (97.465%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.818     2.818    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X133Y144       LUT5 (Prop_lut5_I4_O)        0.043     2.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.474     4.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X132Y103       LUT4 (Prop_lut4_I1_O)        0.043     4.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.374     4.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X134Y103       LUT5 (Prop_lut5_I4_O)        0.043     4.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.293     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X134Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693     3.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.328     5.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X134Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.088ns  (logic 0.129ns (2.535%)  route 4.959ns (97.465%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.818     2.818    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X133Y144       LUT5 (Prop_lut5_I4_O)        0.043     2.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.474     4.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X132Y103       LUT4 (Prop_lut4_I1_O)        0.043     4.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.374     4.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X134Y103       LUT5 (Prop_lut5_I4_O)        0.043     4.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.293     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X134Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693     3.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.328     5.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X134Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.088ns  (logic 0.129ns (2.535%)  route 4.959ns (97.465%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.818     2.818    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X133Y144       LUT5 (Prop_lut5_I4_O)        0.043     2.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.474     4.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X132Y103       LUT4 (Prop_lut4_I1_O)        0.043     4.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.374     4.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X134Y103       LUT5 (Prop_lut5_I4_O)        0.043     4.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.293     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X134Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693     3.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.328     5.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X134Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.088ns  (logic 0.129ns (2.535%)  route 4.959ns (97.465%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.818     2.818    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X133Y144       LUT5 (Prop_lut5_I4_O)        0.043     2.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.474     4.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X132Y103       LUT4 (Prop_lut4_I1_O)        0.043     4.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.374     4.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X134Y103       LUT5 (Prop_lut5_I4_O)        0.043     4.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.293     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X134Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693     3.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.328     5.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X134Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.088ns  (logic 0.129ns (2.535%)  route 4.959ns (97.465%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.818     2.818    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X133Y144       LUT5 (Prop_lut5_I4_O)        0.043     2.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.474     4.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X132Y103       LUT4 (Prop_lut4_I1_O)        0.043     4.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.374     4.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X134Y103       LUT5 (Prop_lut5_I4_O)        0.043     4.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.293     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X134Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693     3.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.328     5.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X134Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.021ns  (logic 0.086ns (1.713%)  route 4.935ns (98.287%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.818     2.818    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X133Y144       LUT5 (Prop_lut5_I4_O)        0.043     2.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.552     4.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X133Y103       LUT4 (Prop_lut4_I2_O)        0.043     4.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.565     5.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X133Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693     3.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.273     5.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X133Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.021ns  (logic 0.086ns (1.713%)  route 4.935ns (98.287%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.818     2.818    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X133Y144       LUT5 (Prop_lut5_I4_O)        0.043     2.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.552     4.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X133Y103       LUT4 (Prop_lut4_I2_O)        0.043     4.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.565     5.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X133Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693     3.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.273     5.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X133Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.021ns  (logic 0.086ns (1.713%)  route 4.935ns (98.287%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.818     2.818    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X133Y144       LUT5 (Prop_lut5_I4_O)        0.043     2.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.552     4.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X133Y103       LUT4 (Prop_lut4_I2_O)        0.043     4.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.565     5.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X133Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693     3.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.273     5.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X133Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.021ns  (logic 0.086ns (1.713%)  route 4.935ns (98.287%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.818     2.818    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X133Y144       LUT5 (Prop_lut5_I4_O)        0.043     2.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.552     4.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X133Y103       LUT4 (Prop_lut4_I2_O)        0.043     4.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.565     5.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X133Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.693     3.693    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.273     5.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X133Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.105ns  (logic 0.000ns (0.000%)  route 1.105ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           1.105     1.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X134Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.853     3.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X134Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.028ns (2.442%)  route 1.119ns (97.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=4, routed)           1.119     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X132Y105       LUT3 (Prop_lut3_I1_O)        0.028     1.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.000     1.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X132Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.823     3.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X132Y105       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.443ns  (logic 0.028ns (1.940%)  route 1.415ns (98.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           1.415     1.415    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X126Y150       LUT2 (Prop_lut2_I1_O)        0.028     1.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.000     1.443    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X126Y150       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.751     3.547    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X126Y150       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.573ns  (logic 0.028ns (1.780%)  route 1.545ns (98.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           1.545     1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X137Y147       LUT5 (Prop_lut5_I2_O)        0.028     1.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.000     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X137Y147       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.855     3.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X137Y147       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.663ns  (logic 0.000ns (0.000%)  route 1.663ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           1.663     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X130Y148       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.824     3.620    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X130Y148       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.663ns  (logic 0.000ns (0.000%)  route 1.663ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           1.663     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X130Y148       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.824     3.620    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X130Y148       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.663ns  (logic 0.000ns (0.000%)  route 1.663ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           1.663     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X130Y148       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.824     3.620    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X130Y148       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.663ns  (logic 0.000ns (0.000%)  route 1.663ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           1.663     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X130Y148       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.824     3.620    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X130Y148       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.665ns  (logic 0.000ns (0.000%)  route 1.665ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           1.665     1.665    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X131Y147       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.824     3.620    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X131Y147       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.665ns  (logic 0.000ns (0.000%)  route 1.665ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           1.665     1.665    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X131Y147       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.766     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.824     3.620    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X131Y147       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           264 Endpoints
Min Delay           264 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_jtag_trst
                            (input port)
  Destination:            nolabel_line52/serv_dtm/tap_sync_trst_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.362ns  (logic 0.757ns (22.524%)  route 2.605ns (77.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 6.502 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R30                                               0.000     0.000 r  i_jtag_trst (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_trst
    R30                  IBUF (Prop_ibuf_I_O)         0.757     0.757 r  i_jtag_trst_IBUF_inst/O
                         net (fo=2, routed)           2.605     3.362    nolabel_line52/serv_dtm/i_trst
    SLICE_X150Y131       FDRE                                         r  nolabel_line52/serv_dtm/tap_sync_trst_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.334     6.502    nolabel_line52/serv_dtm/i_clk
    SLICE_X150Y131       FDRE                                         r  nolabel_line52/serv_dtm/tap_sync_trst_r_reg[0]/C

Slack:                    inf
  Source:                 i_jtag_tdi
                            (input port)
  Destination:            nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][240]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.174ns  (logic 0.754ns (23.740%)  route 2.421ns (76.260%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 6.495 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P31                                               0.000     0.000 r  i_jtag_tdi (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tdi
    P31                  IBUF (Prop_ibuf_I_O)         0.754     0.754 r  i_jtag_tdi_IBUF_inst/O
                         net (fo=2, routed)           2.421     3.174    nolabel_line52/serv_dtm/debugger/inst/probe25[0]
    SLICE_X137Y111       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][240]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.327     6.495    nolabel_line52/serv_dtm/debugger/inst/clk1x
    SLICE_X137Y111       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][240]/C

Slack:                    inf
  Source:                 i_jtag_tms
                            (input port)
  Destination:            nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][241]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.167ns  (logic 0.733ns (23.144%)  route 2.434ns (76.856%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 6.495 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K29                                               0.000     0.000 r  i_jtag_tms (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tms
    K29                  IBUF (Prop_ibuf_I_O)         0.733     0.733 r  i_jtag_tms_IBUF_inst/O
                         net (fo=2, routed)           2.434     3.167    nolabel_line52/serv_dtm/debugger/inst/probe26[0]
    SLICE_X137Y111       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][241]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.327     6.495    nolabel_line52/serv_dtm/debugger/inst/clk1x
    SLICE_X137Y111       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][241]/C

Slack:                    inf
  Source:                 i_jtag_tck
                            (input port)
  Destination:            nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][238]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.097ns  (logic 0.736ns (23.760%)  route 2.361ns (76.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 6.494 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K30                                               0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    K30                  IBUF (Prop_ibuf_I_O)         0.736     0.736 r  i_jtag_tck_IBUF_inst/O
                         net (fo=2, routed)           2.361     3.097    nolabel_line52/serv_dtm/debugger/inst/probe23[0]
    SLICE_X146Y121       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][238]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.326     6.494    nolabel_line52/serv_dtm/debugger/inst/clk1x
    SLICE_X146Y121       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][238]/C

Slack:                    inf
  Source:                 i_jtag_trst
                            (input port)
  Destination:            nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][239]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.062ns  (logic 0.757ns (24.729%)  route 2.305ns (75.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 6.492 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R30                                               0.000     0.000 r  i_jtag_trst (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_trst
    R30                  IBUF (Prop_ibuf_I_O)         0.757     0.757 r  i_jtag_trst_IBUF_inst/O
                         net (fo=2, routed)           2.305     3.062    nolabel_line52/serv_dtm/debugger/inst/probe24[0]
    SLICE_X147Y123       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][239]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.324     6.492    nolabel_line52/serv_dtm/debugger/inst/clk1x
    SLICE_X147Y123       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][239]/C

Slack:                    inf
  Source:                 i_jtag_tdi
                            (input port)
  Destination:            nolabel_line52/serv_dtm/tap_sync_tdi_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.750ns  (logic 0.754ns (27.402%)  route 1.997ns (72.598%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.004ns = ( 6.504 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P31                                               0.000     0.000 r  i_jtag_tdi (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tdi
    P31                  IBUF (Prop_ibuf_I_O)         0.754     0.754 r  i_jtag_tdi_IBUF_inst/O
                         net (fo=2, routed)           1.997     2.750    nolabel_line52/serv_dtm/i_tdi
    SLICE_X151Y116       FDRE                                         r  nolabel_line52/serv_dtm/tap_sync_tdi_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.336     6.504    nolabel_line52/serv_dtm/i_clk
    SLICE_X151Y116       FDRE                                         r  nolabel_line52/serv_dtm/tap_sync_tdi_r_reg[0]/C

Slack:                    inf
  Source:                 i_jtag_tck
                            (input port)
  Destination:            nolabel_line52/serv_dtm/tap_sync_tck_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.710ns  (logic 0.736ns (27.147%)  route 1.975ns (72.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 6.497 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K30                                               0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    K30                  IBUF (Prop_ibuf_I_O)         0.736     0.736 r  i_jtag_tck_IBUF_inst/O
                         net (fo=2, routed)           1.975     2.710    nolabel_line52/serv_dtm/i_tck
    SLICE_X151Y123       FDRE                                         r  nolabel_line52/serv_dtm/tap_sync_tck_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.329     6.497    nolabel_line52/serv_dtm/i_clk
    SLICE_X151Y123       FDRE                                         r  nolabel_line52/serv_dtm/tap_sync_tck_r_reg[0]/C

Slack:                    inf
  Source:                 i_jtag_tms
                            (input port)
  Destination:            nolabel_line52/serv_dtm/tap_sync_tms_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.559ns  (logic 0.733ns (28.639%)  route 1.826ns (71.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 6.502 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K29                                               0.000     0.000 r  i_jtag_tms (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tms
    K29                  IBUF (Prop_ibuf_I_O)         0.733     0.733 r  i_jtag_tms_IBUF_inst/O
                         net (fo=2, routed)           1.826     2.559    nolabel_line52/serv_dtm/i_tms
    SLICE_X150Y118       FDRE                                         r  nolabel_line52/serv_dtm/tap_sync_tms_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.334     6.502    nolabel_line52/serv_dtm/i_clk
    SLICE_X150Y118       FDRE                                         r  nolabel_line52/serv_dtm/tap_sync_tms_r_reg[0]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[97]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[719]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.466ns  (logic 0.223ns (15.208%)  route 1.243ns (84.792%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y163        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[97]/C
    SLICE_X79Y163        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  nolabel_line52/serv_dtm/clk_count_reg[97]/Q
                         net (fo=3, routed)           1.243     1.466    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/D[719]
    SLICE_X102Y156       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[719]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.102     6.270    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X102Y156       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[719]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[98]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[720]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.347ns  (logic 0.223ns (16.559%)  route 1.124ns (83.441%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y163        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[98]/C
    SLICE_X79Y163        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  nolabel_line52/serv_dtm/clk_count_reg[98]/Q
                         net (fo=3, routed)           1.124     1.347    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/D[720]
    SLICE_X98Y156        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[720]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       1.108     6.276    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X98Y156        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[720]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[627]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.847%)  route 0.118ns (54.153%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y140        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[5]/C
    SLICE_X79Y140        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[5]/Q
                         net (fo=3, routed)           0.118     0.218    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/D[627]
    SLICE_X92Y140        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[627]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.828     4.857    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X92Y140        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[627]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[623]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.913%)  route 0.157ns (61.087%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[1]/C
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[1]/Q
                         net (fo=3, routed)           0.157     0.257    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/D[623]
    SLICE_X92Y140        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[623]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.828     4.857    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X92Y140        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[623]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[625]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.298%)  route 0.168ns (62.702%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[3]/C
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[3]/Q
                         net (fo=3, routed)           0.168     0.268    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/D[625]
    SLICE_X95Y139        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[625]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.826     4.855    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X95Y139        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[625]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[629]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.100ns (36.836%)  route 0.171ns (63.164%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y140        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[7]/C
    SLICE_X79Y140        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[7]/Q
                         net (fo=3, routed)           0.171     0.271    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/D[629]
    SLICE_X92Y140        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[629]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.828     4.857    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X92Y140        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[629]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[121]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][712]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.100ns (31.850%)  route 0.214ns (68.150%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y169        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[121]/C
    SLICE_X79Y169        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[121]/Q
                         net (fo=3, routed)           0.214     0.314    nolabel_line52/serv_dtm/debugger/inst/probe57[121]
    SLICE_X91Y168        FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][712]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.749     4.778    nolabel_line52/serv_dtm/debugger/inst/clk1x
    SLICE_X91Y168        FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][712]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[88]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][679]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.100ns (31.766%)  route 0.215ns (68.234%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y161        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[88]/C
    SLICE_X79Y161        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[88]/Q
                         net (fo=3, routed)           0.215     0.315    nolabel_line52/serv_dtm/debugger/inst/probe57[88]
    SLICE_X90Y161        FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][679]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.756     4.785    nolabel_line52/serv_dtm/debugger/inst/clk1x
    SLICE_X90Y161        FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][679]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[85]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][676]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.605%)  route 0.216ns (68.395%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y160        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[85]/C
    SLICE_X79Y160        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[85]/Q
                         net (fo=3, routed)           0.216     0.316    nolabel_line52/serv_dtm/debugger/inst/probe57[85]
    SLICE_X91Y161        FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][676]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.756     4.785    nolabel_line52/serv_dtm/debugger/inst/clk1x
    SLICE_X91Y161        FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][676]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[43]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][634]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.100ns (31.493%)  route 0.218ns (68.507%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y149        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[43]/C
    SLICE_X79Y149        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[43]/Q
                         net (fo=3, routed)           0.218     0.318    nolabel_line52/serv_dtm/debugger/inst/probe57[43]
    SLICE_X86Y152        FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][634]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.759     4.788    nolabel_line52/serv_dtm/debugger/inst/clk1x
    SLICE_X86Y152        FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][634]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[120]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][711]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.100ns (31.195%)  route 0.221ns (68.805%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y169        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[120]/C
    SLICE_X79Y169        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[120]/Q
                         net (fo=3, routed)           0.221     0.321    nolabel_line52/serv_dtm/debugger/inst/probe57[120]
    SLICE_X91Y167        FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][711]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.750     4.779    nolabel_line52/serv_dtm/debugger/inst/clk1x
    SLICE_X91Y167        FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][711]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[40]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][631]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.100ns (31.145%)  route 0.221ns (68.855%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y149        FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[40]/C
    SLICE_X79Y149        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[40]/Q
                         net (fo=3, routed)           0.221     0.321    nolabel_line52/serv_dtm/debugger/inst/probe57[40]
    SLICE_X88Y151        FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][631]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16493, routed)       0.759     4.788    nolabel_line52/serv_dtm/debugger/inst/clk1x
    SLICE_X88Y151        FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][631]/C





