#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun May 14 19:30:53 2023
# Process ID: 8936
# Current directory: F:/ZYNQ/Embedded_System/navigator_v2/7020/ps_pl_bram/ps_pl_bram.runs/system_pl_bram_rd_0_1_synth_1
# Command line: vivado.exe -log system_pl_bram_rd_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_pl_bram_rd_0_1.tcl
# Log file: F:/ZYNQ/Embedded_System/navigator_v2/7020/ps_pl_bram/ps_pl_bram.runs/system_pl_bram_rd_0_1_synth_1/system_pl_bram_rd_0_1.vds
# Journal file: F:/ZYNQ/Embedded_System/navigator_v2/7020/ps_pl_bram/ps_pl_bram.runs/system_pl_bram_rd_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source system_pl_bram_rd_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/ZYNQ/Embedded_System/navigator_v2/7020/ps_pl_bram/ip_repo/pl_bram_rd_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_vivado2020.2/Vivado/2020.2/data/ip'.
Command: synth_design -top system_pl_bram_rd_0_1 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14344
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1013.504 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_pl_bram_rd_0_1' [f:/ZYNQ/Embedded_System/navigator_v2/7020/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/system/ip/system_pl_bram_rd_0_1/synth/system_pl_bram_rd_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'pl_bram_rd_v1_0' [f:/ZYNQ/Embedded_System/navigator_v2/7020/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/system/ipshared/fe34/hdl/pl_bram_rd_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pl_bram_rd_v1_0_S00_AXI' [f:/ZYNQ/Embedded_System/navigator_v2/7020/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/system/ipshared/fe34/hdl/pl_bram_rd_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [f:/ZYNQ/Embedded_System/navigator_v2/7020/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/system/ipshared/fe34/hdl/pl_bram_rd_v1_0_S00_AXI.v:238]
INFO: [Synth 8-226] default block is never used [f:/ZYNQ/Embedded_System/navigator_v2/7020/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/system/ipshared/fe34/hdl/pl_bram_rd_v1_0_S00_AXI.v:379]
INFO: [Synth 8-6157] synthesizing module 'bram_rd' [f:/ZYNQ/Embedded_System/navigator_v2/7020/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/system/ipshared/fe34/hdl/bram_rd.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [f:/ZYNQ/Embedded_System/navigator_v2/7020/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/system/ipshared/fe34/hdl/bram_rd.v:76]
INFO: [Synth 8-6155] done synthesizing module 'bram_rd' (1#1) [f:/ZYNQ/Embedded_System/navigator_v2/7020/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/system/ipshared/fe34/hdl/bram_rd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pl_bram_rd_v1_0_S00_AXI' (2#1) [f:/ZYNQ/Embedded_System/navigator_v2/7020/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/system/ipshared/fe34/hdl/pl_bram_rd_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'pl_bram_rd_v1_0' (3#1) [f:/ZYNQ/Embedded_System/navigator_v2/7020/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/system/ipshared/fe34/hdl/pl_bram_rd_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_pl_bram_rd_0_1' (4#1) [f:/ZYNQ/Embedded_System/navigator_v2/7020/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/system/ip/system_pl_bram_rd_0_1/synth/system_pl_bram_rd_0_1.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.504 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.504 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.504 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1013.504 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1121.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1122.207 ; gain = 1.008
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1122.207 ; gain = 108.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1122.207 ; gain = 108.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1122.207 ; gain = 108.703
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'flow_cnt_reg' in module 'bram_rd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'flow_cnt_reg' using encoding 'one-hot' in module 'bram_rd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1122.207 ; gain = 108.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1122.207 ; gain = 108.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1122.207 ; gain = 108.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1122.207 ; gain = 108.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1122.207 ; gain = 108.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1122.207 ; gain = 108.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1122.207 ; gain = 108.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1122.207 ; gain = 108.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1122.207 ; gain = 108.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1122.207 ; gain = 108.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1122.207 ; gain = 108.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    27|
|2     |LUT1   |    32|
|3     |LUT2   |    33|
|4     |LUT3   |     1|
|5     |LUT4   |    55|
|6     |LUT6   |    51|
|7     |FDCE   |    37|
|8     |FDPE   |     1|
|9     |FDRE   |   169|
|10    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1122.207 ; gain = 108.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1122.207 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1122.207 ; gain = 108.703
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1122.207 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1132.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1132.832 ; gain = 119.328
INFO: [Common 17-1381] The checkpoint 'F:/ZYNQ/Embedded_System/navigator_v2/7020/ps_pl_bram/ps_pl_bram.runs/system_pl_bram_rd_0_1_synth_1/system_pl_bram_rd_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_pl_bram_rd_0_1, cache-ID = b249e0885a7df090
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'F:/ZYNQ/Embedded_System/navigator_v2/7020/ps_pl_bram/ps_pl_bram.runs/system_pl_bram_rd_0_1_synth_1/system_pl_bram_rd_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_pl_bram_rd_0_1_utilization_synth.rpt -pb system_pl_bram_rd_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 14 19:31:32 2023...
