<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MagicLight Controller: FSMC_NORSRAMTimingInitTypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MagicLight Controller
   &#160;<span id="projectnumber">1.2</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structFSMC__NORSRAMTimingInitTypeDef.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">FSMC_NORSRAMTimingInitTypeDef Struct Reference<div class="ingroups"><a class="el" href="group__FSMC__Exported__Types.html">FSMC_Exported_Types</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Timing parameters For NOR/SRAM Banks.  
 <a href="structFSMC__NORSRAMTimingInitTypeDef.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32f10x__fsmc_8h_source.html">stm32f10x_fsmc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a2ba90f4ec16bc38a2c4fa29c593b713b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structFSMC__NORSRAMTimingInitTypeDef.html#a2ba90f4ec16bc38a2c4fa29c593b713b">FSMC_AddressSetupTime</a></td></tr>
<tr class="separator:a2ba90f4ec16bc38a2c4fa29c593b713b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a917b227ccb0a765791897ce3647ab26b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structFSMC__NORSRAMTimingInitTypeDef.html#a917b227ccb0a765791897ce3647ab26b">FSMC_AddressHoldTime</a></td></tr>
<tr class="separator:a917b227ccb0a765791897ce3647ab26b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa0a9178766adeed424d5c4eb728d1b1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structFSMC__NORSRAMTimingInitTypeDef.html#aaa0a9178766adeed424d5c4eb728d1b1">FSMC_DataSetupTime</a></td></tr>
<tr class="separator:aaa0a9178766adeed424d5c4eb728d1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d98d57618e46ec6aa5d876dcc047d32"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structFSMC__NORSRAMTimingInitTypeDef.html#a3d98d57618e46ec6aa5d876dcc047d32">FSMC_BusTurnAroundDuration</a></td></tr>
<tr class="separator:a3d98d57618e46ec6aa5d876dcc047d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a251b439331b82eecea58aa3f8882ea15"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structFSMC__NORSRAMTimingInitTypeDef.html#a251b439331b82eecea58aa3f8882ea15">FSMC_CLKDivision</a></td></tr>
<tr class="separator:a251b439331b82eecea58aa3f8882ea15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc33886615fc3627448aa2dba11cfc77"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structFSMC__NORSRAMTimingInitTypeDef.html#abc33886615fc3627448aa2dba11cfc77">FSMC_DataLatency</a></td></tr>
<tr class="separator:abc33886615fc3627448aa2dba11cfc77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a261d043a19cecf77e6859403be204efc"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structFSMC__NORSRAMTimingInitTypeDef.html#a261d043a19cecf77e6859403be204efc">FSMC_AccessMode</a></td></tr>
<tr class="separator:a261d043a19cecf77e6859403be204efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Timing parameters For NOR/SRAM Banks. </p>

<p>Definition at line <a class="el" href="stm32f10x__fsmc_8h_source.html#l00050">50</a> of file <a class="el" href="stm32f10x__fsmc_8h_source.html">stm32f10x_fsmc.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a261d043a19cecf77e6859403be204efc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FSMC_NORSRAMTimingInitTypeDef::FSMC_AccessMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies the asynchronous access mode. This parameter can be a value of <a class="el" href="group__FSMC__Access__Mode.html">FSMC_Access_Mode</a> </p>

<p>Definition at line <a class="el" href="stm32f10x__fsmc_8h_source.html#l00084">84</a> of file <a class="el" href="stm32f10x__fsmc_8h_source.html">stm32f10x_fsmc.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f10x__fsmc_8c_source.html#l00176">FSMC_NORSRAMInit()</a>, and <a class="el" href="stm32f10x__fsmc_8c_source.html#l00380">FSMC_NORSRAMStructInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a917b227ccb0a765791897ce3647ab26b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressHoldTime</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Defines the number of HCLK cycles to configure the duration of the address hold time. This parameter can be a value between 0 and 0xF. </p>
<dl class="section note"><dt>Note</dt><dd>: It is not used with synchronous NOR Flash memories. </dd></dl>

<p>Definition at line <a class="el" href="stm32f10x__fsmc_8h_source.html#l00057">57</a> of file <a class="el" href="stm32f10x__fsmc_8h_source.html">stm32f10x_fsmc.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f10x__fsmc_8c_source.html#l00176">FSMC_NORSRAMInit()</a>, and <a class="el" href="stm32f10x__fsmc_8c_source.html#l00380">FSMC_NORSRAMStructInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a2ba90f4ec16bc38a2c4fa29c593b713b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressSetupTime</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Defines the number of HCLK cycles to configure the duration of the address setup time. This parameter can be a value between 0 and 0xF. </p>
<dl class="section note"><dt>Note</dt><dd>: It is not used with synchronous NOR Flash memories. </dd></dl>

<p>Definition at line <a class="el" href="stm32f10x__fsmc_8h_source.html#l00052">52</a> of file <a class="el" href="stm32f10x__fsmc_8h_source.html">stm32f10x_fsmc.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f10x__fsmc_8c_source.html#l00176">FSMC_NORSRAMInit()</a>, and <a class="el" href="stm32f10x__fsmc_8c_source.html#l00380">FSMC_NORSRAMStructInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a3d98d57618e46ec6aa5d876dcc047d32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FSMC_NORSRAMTimingInitTypeDef::FSMC_BusTurnAroundDuration</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Defines the number of HCLK cycles to configure the duration of the bus turnaround. This parameter can be a value between 0 and 0xF. </p>
<dl class="section note"><dt>Note</dt><dd>: It is only used for multiplexed NOR Flash memories. </dd></dl>

<p>Definition at line <a class="el" href="stm32f10x__fsmc_8h_source.html#l00067">67</a> of file <a class="el" href="stm32f10x__fsmc_8h_source.html">stm32f10x_fsmc.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f10x__fsmc_8c_source.html#l00176">FSMC_NORSRAMInit()</a>, and <a class="el" href="stm32f10x__fsmc_8c_source.html#l00380">FSMC_NORSRAMStructInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a251b439331b82eecea58aa3f8882ea15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FSMC_NORSRAMTimingInitTypeDef::FSMC_CLKDivision</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Defines the period of CLK clock output signal, expressed in number of HCLK cycles. This parameter can be a value between 1 and 0xF. </p>
<dl class="section note"><dt>Note</dt><dd>: This parameter is not used for asynchronous NOR Flash, SRAM or ROM accesses. </dd></dl>

<p>Definition at line <a class="el" href="stm32f10x__fsmc_8h_source.html#l00072">72</a> of file <a class="el" href="stm32f10x__fsmc_8h_source.html">stm32f10x_fsmc.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f10x__fsmc_8c_source.html#l00176">FSMC_NORSRAMInit()</a>, and <a class="el" href="stm32f10x__fsmc_8c_source.html#l00380">FSMC_NORSRAMStructInit()</a>.</p>

</div>
</div>
<a class="anchor" id="abc33886615fc3627448aa2dba11cfc77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FSMC_NORSRAMTimingInitTypeDef::FSMC_DataLatency</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Defines the number of memory clock cycles to issue to the memory before getting the first data. The value of this parameter depends on the memory type as shown below:</p>
<ul>
<li>It must be set to 0 in case of a CRAM</li>
<li>It is don't care in asynchronous NOR, SRAM or ROM accesses</li>
<li>It may assume a value between 0 and 0xF in NOR Flash memories with synchronous burst mode enable </li>
</ul>

<p>Definition at line <a class="el" href="stm32f10x__fsmc_8h_source.html#l00076">76</a> of file <a class="el" href="stm32f10x__fsmc_8h_source.html">stm32f10x_fsmc.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f10x__fsmc_8c_source.html#l00176">FSMC_NORSRAMInit()</a>, and <a class="el" href="stm32f10x__fsmc_8c_source.html#l00380">FSMC_NORSRAMStructInit()</a>.</p>

</div>
</div>
<a class="anchor" id="aaa0a9178766adeed424d5c4eb728d1b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FSMC_NORSRAMTimingInitTypeDef::FSMC_DataSetupTime</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Defines the number of HCLK cycles to configure the duration of the data setup time. This parameter can be a value between 0 and 0xFF. </p>
<dl class="section note"><dt>Note</dt><dd>: It is used for SRAMs, ROMs and asynchronous multiplexed NOR Flash memories. </dd></dl>

<p>Definition at line <a class="el" href="stm32f10x__fsmc_8h_source.html#l00062">62</a> of file <a class="el" href="stm32f10x__fsmc_8h_source.html">stm32f10x_fsmc.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f10x__fsmc_8c_source.html#l00176">FSMC_NORSRAMInit()</a>, and <a class="el" href="stm32f10x__fsmc_8c_source.html#l00380">FSMC_NORSRAMStructInit()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/opt/STM32F10x_StdPeriph_Driver/inc/<a class="el" href="stm32f10x__fsmc_8h_source.html">stm32f10x_fsmc.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structFSMC__NORSRAMTimingInitTypeDef.html">FSMC_NORSRAMTimingInitTypeDef</a></li>
    <li class="footer">Generated on Fri Oct 24 2014 13:02:51 for MagicLight Controller by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
