INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mk/Documents/fpga projects/project_2/project_2.srcs/sources_1/new/mySWLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mySWLED
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mk/Documents/fpga projects/project_2/project_2.srcs/sim_1/new/test_mySWLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mySWLED
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mk/Documents/fpga projects/project_2/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
