// Seed: 291206105
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  tri id_4 = -1'd0;
  assign id_4 = 1;
endmodule
module module_0 #(
    parameter id_4 = 32'd42
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    module_1,
    id_6
);
  input wire id_6;
  output tri id_5;
  input wire _id_4;
  output logic [7:0] id_3;
  output wire id_2;
  inout wire id_1;
  tri0 id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_7
  );
  assign id_3[id_4] = -1;
  assign id_7 = (id_5++ <= id_6) != id_7;
endmodule
