<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1741948136" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/PLL_CLK.dcp">
  <File Type="PA-TCL" Name="PLL_CLK.tcl"/>
  <File Type="REPORTS-TCL" Name="PLL_CLK_reports.tcl"/>
  <File Type="RDS-RDS" Name="PLL_CLK.vds"/>
  <File Type="RDS-PROPCONSTRS" Name="PLL_CLK_drc_synth.rpt"/>
  <File Type="RDS-UTIL" Name="PLL_CLK_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="PLL_CLK_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="PLL_CLK.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="PLL_CLK_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="PLL_CLK_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/new/PLL_CLK.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Users/dvirh/FPGA39course/vivado_projects/NIR/exercise_14_pll_clk/exercise_14_pll_clk.srcs/sources_1/new/PLL_CLK.vhd"/>
        <Attr Name="ImportTime" Val="1741085111"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="PLL_CLK"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/new/pll_constraints.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Users/dvirh/FPGA39course/vivado_projects/NIR/exercise_14_pll_clk/exercise_14_pll_clk.srcs/constrs_1/new/pll_constraints.xdc"/>
        <Attr Name="ImportTime" Val="1741085111"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/new/pll_constraints.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/PLL_CLK.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="clk_wiz_0"/>
</GenRun>
