Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : dlx
Version: F-2011.09-SP3
Date   : Fri Oct 21 21:19:53 2022
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DTP/PC/d_out_reg[6]
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: DTP/PC/R_235_PC_d_out_reg[31]
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dlx                5K_hvratio_1_4        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DTP/PC/d_out_reg[6]/CK (DFF_X1)                         0.00       0.00 r
  DTP/PC/d_out_reg[6]/QN (DFF_X1)                         0.07       0.07 f
  U10513/ZN (NOR2_X1)                                     0.06       0.13 r
  U10512/ZN (INV_X1)                                      0.03       0.16 f
  U10511/ZN (NOR2_X1)                                     0.06       0.22 r
  U10510/ZN (AND2_X1)                                     0.06       0.28 r
  U10509/ZN (INV_X1)                                      0.03       0.31 f
  U10508/ZN (NOR2_X1)                                     0.06       0.37 r
  U10507/ZN (AND2_X1)                                     0.06       0.43 r
  U10506/ZN (AND2_X1)                                     0.05       0.49 r
  U10505/ZN (INV_X1)                                      0.03       0.51 f
  U10504/ZN (NOR2_X1)                                     0.05       0.57 r
  U10503/ZN (INV_X1)                                      0.03       0.60 f
  U10502/ZN (NOR2_X1)                                     0.06       0.66 r
  U10501/ZN (AND2_X1)                                     0.06       0.72 r
  U10500/ZN (INV_X1)                                      0.03       0.75 f
  U10499/ZN (NOR2_X1)                                     0.06       0.81 r
  U10498/ZN (AND2_X1)                                     0.06       0.87 r
  U10497/ZN (INV_X1)                                      0.03       0.90 f
  U10496/ZN (NOR2_X1)                                     0.05       0.95 r
  U10495/ZN (INV_X1)                                      0.03       0.98 f
  U10494/ZN (NOR2_X1)                                     0.06       1.04 r
  U10493/ZN (AND2_X1)                                     0.06       1.10 r
  U10492/ZN (INV_X1)                                      0.03       1.13 f
  U10491/ZN (NOR2_X1)                                     0.05       1.18 r
  U10490/ZN (INV_X1)                                      0.03       1.21 f
  U10489/ZN (NOR2_X1)                                     0.05       1.26 r
  U10488/ZN (INV_X1)                                      0.03       1.29 f
  U10487/ZN (OR2_X1)                                      0.07       1.36 f
  U10422/ZN (NOR3_X1)                                     0.07       1.43 r
  U10486/ZN (INV_X1)                                      0.03       1.47 f
  U10485/ZN (NOR2_X1)                                     0.05       1.52 r
  U10484/ZN (INV_X1)                                      0.03       1.55 f
  U10483/ZN (NOR2_X1)                                     0.06       1.61 r
  U10651/ZN (AOI21_X1)                                    0.04       1.65 f
  U10553/ZN (NOR3_X1)                                     0.09       1.74 r
  U10842/ZN (NAND2_X1)                                    0.05       1.79 f
  U10854/ZN (NOR3_X1)                                     0.09       1.88 r
  U10857/ZN (OAI21_X1)                                    0.04       1.91 f
  DTP/PC/R_235_PC_d_out_reg[31]/D (DFF_X1)                0.01       1.93 f
  data arrival time                                                  1.93

  clock Clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  DTP/PC/R_235_PC_d_out_reg[31]/CK (DFF_X1)               0.00       2.00 r
  library setup time                                     -0.05       1.95
  data required time                                                 1.95
  --------------------------------------------------------------------------
  data required time                                                 1.95
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03