
synpwrap -msg -prj "proyecto00_proyecto00_synplify.tcl" -log "proyecto00_proyecto00.srf"
Copyright (C) 1992-2017 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.9.1.119
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of proyecto00_proyecto00.srf
#Build: Synplify Pro L-2016.09L-1, Build 147R, Mar  7 2017
#install: C:\lscc\diamond\3.9_x64\synpbase
#OS: Windows 8 6.2
#Hostname: ELIOTH

# Fri Dec 01 16:28:44 2017

#Implementation: proyecto00

Synopsys HDL Compiler, version comp2016q3p1, Build 284R, built Mar 10 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 284R, built Mar 10 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.9_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\source\topram00.vhdl":8:7:8:14|Top entity is set to topram00.
VHDL syntax check successful!
@N: CD630 :"C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\source\topram00.vhdl":8:7:8:14|Synthesizing work.topram00.topram0.
@N: CD630 :"C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\source\contReadRa00.vhdl":7:7:7:18|Synthesizing work.contreadra00.contreadra0.
@N: CD364 :"C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\source\contReadRa00.vhdl":32:8:32:17|Removing redundant assignment.
Post processing for work.contreadra00.contreadra0
@N: CD630 :"C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\source\mux00.vhdl":7:7:7:11|Synthesizing work.mux00.mux0.
@W: CG296 :"C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\source\mux00.vhdl":18:8:18:14|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\source\mux00.vhdl":24:9:24:12|Referenced variable rwrm is not in sensitivity list.
@W: CG290 :"C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\source\mux00.vhdl":20:7:20:13|Referenced variable enablem is not in sensitivity list.
Post processing for work.mux00.mux0
@N: CD630 :"C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\source\ram00.vhdl":7:7:7:11|Synthesizing work.ram00.ram0.
Post processing for work.ram00.ram0
@N: CL134 :"C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\source\ram00.vhdl":21:7:21:13|Found RAM wordram, depth=32, width=4
@N: CD630 :"C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\source\coder00.vhdl":7:7:7:13|Synthesizing work.coder00.coder0.
@N: CD364 :"C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\source\coder00.vhdl":32:3:32:12|Removing redundant assignment.
@N: CD364 :"C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\source\coder00.vhdl":39:7:39:16|Removing redundant assignment.
@N: CD364 :"C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\source\coder00.vhdl":68:7:68:16|Removing redundant assignment.
@N: CD364 :"C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\source\coder00.vhdl":97:7:97:16|Removing redundant assignment.
Post processing for work.coder00.coder0
@N: CD630 :"C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\source\contring00.vhdl":7:7:7:16|Synthesizing work.contring00.contring0.
Post processing for work.contring00.contring0
@W: CL279 :"C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\source\contring00.vhdl":19:2:19:3|Pruning register bits 2 to 0 of soutr(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\source\toposcdiv00.vhdl":8:7:8:17|Synthesizing work.toposcdiv00.toposcdiv0.
@N: CD630 :"C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\source\div00.vhdl":7:7:7:11|Synthesizing work.div00.div0.
Post processing for work.div00.div0
@N: CD630 :"C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\source\osc00.vhdl":8:7:8:11|Synthesizing work.osc00.osc0.
@W: CD276 :"C:\lscc\diamond\3.9_x64\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found
@N: CD630 :"C:\lscc\diamond\3.9_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
Post processing for work.osc00.osc0
Post processing for work.toposcdiv00.toposcdiv0
Post processing for work.topram00.topram0

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 01 16:28:45 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 279R, built Mar  8 2017
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 01 16:28:45 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 01 16:28:45 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 279R, built Mar  8 2017
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 01 16:28:47 2017

###########################################################]
Pre-mapping Report

# Fri Dec 01 16:28:47 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1682R, Built Mar 10 2017 10:47:08
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\proyecto00_proyecto00_scck.rpt 
Printing clock  summary report in "C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\proyecto00_proyecto00_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist topram00

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                                           Clock                   Clock
Clock                            Frequency     Period        Type                                            Group                   Load 
------------------------------------------------------------------------------------------------------------------------------------------
div00|outdiv_derived_clock       2.1 MHz       480.769       derived (from osc00|osc_int_inferred_clock)     Inferred_clkgroup_0     32   
osc00|osc_int_inferred_clock     2.1 MHz       480.769       inferred                                        Inferred_clkgroup_0     23   
==========================================================================================================================================

@W: MT529 :"c:\users\elith\documents\github\arqui3cm3\proyecto00\proyecto00\source\div00.vhdl":20:2:20:3|Found inferred clock osc00|osc_int_inferred_clock which controls 23 sequential elements including RA00.DO1.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 01 16:28:48 2017

###########################################################]
Map & Optimize Report

# Fri Dec 01 16:28:48 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1682R, Built Mar 10 2017 10:47:08
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 147MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   469.66ns		  76 /        51

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 147MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FO126 :"c:\users\elith\documents\github\arqui3cm3\proyecto00\proyecto00\source\ram00.vhdl":21:7:21:13|Generating RAM RA03.wordram[3:0]
@A: BN291 :"c:\users\elith\documents\github\arqui3cm3\proyecto00\proyecto00\source\coder00.vhdl":26:1:26:2|Boundary register RA02.outcontwcd_4_.fb (in view: work.topram00(topram0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\elith\documents\github\arqui3cm3\proyecto00\proyecto00\source\coder00.vhdl":26:1:26:2|Boundary register RA02.outcontwcd_3_.fb (in view: work.topram00(topram0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\elith\documents\github\arqui3cm3\proyecto00\proyecto00\source\coder00.vhdl":26:1:26:2|Boundary register RA02.outcontwcd_2_.fb (in view: work.topram00(topram0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\elith\documents\github\arqui3cm3\proyecto00\proyecto00\source\coder00.vhdl":26:1:26:2|Boundary register RA02.outcontwcd_1_.fb (in view: work.topram00(topram0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\elith\documents\github\arqui3cm3\proyecto00\proyecto00\source\coder00.vhdl":26:1:26:2|Boundary register RA02.outcontwcd_0_.fb (in view: work.topram00(topram0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\elith\documents\github\arqui3cm3\proyecto00\proyecto00\source\contreadra00.vhdl":20:2:20:3|Boundary register RA05.outcontRrd_4_.fb (in view: work.topram00(topram0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\elith\documents\github\arqui3cm3\proyecto00\proyecto00\source\contreadra00.vhdl":20:2:20:3|Boundary register RA05.outcontRrd_3_.fb (in view: work.topram00(topram0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\elith\documents\github\arqui3cm3\proyecto00\proyecto00\source\contreadra00.vhdl":20:2:20:3|Boundary register RA05.outcontRrd_2_.fb (in view: work.topram00(topram0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\elith\documents\github\arqui3cm3\proyecto00\proyecto00\source\contreadra00.vhdl":20:2:20:3|Boundary register RA05.outcontRrd_1_.fb (in view: work.topram00(topram0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\elith\documents\github\arqui3cm3\proyecto00\proyecto00\source\contreadra00.vhdl":20:2:20:3|Boundary register RA05.outcontRrd_0_.fb (in view: work.topram00(topram0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\elith\documents\github\arqui3cm3\proyecto00\proyecto00\source\contring00.vhdl":19:2:19:3|Boundary register RA01.outr_0_.fb (in view: work.topram00(topram0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\elith\documents\github\arqui3cm3\proyecto00\proyecto00\source\contring00.vhdl":19:2:19:3|Boundary register RA01.outr_1_.fb (in view: work.topram00(topram0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\elith\documents\github\arqui3cm3\proyecto00\proyecto00\source\contring00.vhdl":19:2:19:3|Boundary register RA01.outr_2_.fb (in view: work.topram00(topram0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\elith\documents\github\arqui3cm3\proyecto00\proyecto00\source\contring00.vhdl":19:2:19:3|Boundary register RA01.outr_3_.fb (in view: work.topram00(topram0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\elith\documents\github\arqui3cm3\proyecto00\proyecto00\source\coder00.vhdl":26:1:26:2|Boundary register RA02.outflagcd.fb (in view: work.topram00(topram0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 147MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 instances converted, 53 sequential instances remain driven by gated/generated clocks

================================================================================================== Gated/Generated Clocks ===================================================================================================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance      Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       RA00.D00.OSCInst0     OSCH                   51         RA00.DO1.outdiv      Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       RA00.DO1.outdiv       FD1S3AX                2          RA03.wordram_ram     No gated clock conversion method for cell cell:LUCENT.DPR16X4C                                                                
=============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 112MB peak: 147MB)

Writing Analyst data base C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\synwork\proyecto00_proyecto00_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 147MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\proyecto00_proyecto00.edi
L-2016.09L-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 150MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 150MB)

@N: MT615 |Found clock div00|outdiv_derived_clock with period 480.77ns 
@W: MT420 |Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object "n:RA00.D00.osc_int"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 01 16:28:50 2017
#


Top view:               topram00
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 469.812

                                 Requested     Estimated     Requested     Estimated                 Clock                                           Clock              
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                            Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
div00|outdiv_derived_clock       2.1 MHz       455.2 MHz     480.769       2.197         479.269     derived (from osc00|osc_int_inferred_clock)     Inferred_clkgroup_0
osc00|osc_int_inferred_clock     2.1 MHz       91.3 MHz      480.769       10.957        469.812     inferred                                        Inferred_clkgroup_0
========================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int_inferred_clock  osc00|osc_int_inferred_clock  |  480.769     469.812  |  No paths    -      |  No paths    -      |  No paths    -    
osc00|osc_int_inferred_clock  div00|outdiv_derived_clock    |  480.769     478.573  |  No paths    -      |  No paths    -      |  No paths    -    
div00|outdiv_derived_clock    osc00|osc_int_inferred_clock  |  480.769     479.269  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: div00|outdiv_derived_clock
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                              Arrival            
Instance               Reference                      Type         Pin     Net               Time        Slack  
                       Clock                                                                                    
----------------------------------------------------------------------------------------------------------------
RA03.wordram_ram       div00|outdiv_derived_clock     DPR16X4C     DO3     wordram_ram_2     0.972       479.269
RA03.wordram_ram_0     div00|outdiv_derived_clock     DPR16X4C     DO3     wordram_ram_6     0.972       479.269
================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                          Required            
Instance              Reference                      Type        Pin     Net            Time         Slack  
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
RA03.outwordra[3]     div00|outdiv_derived_clock     FD1P3IX     D       wordram[3]     480.858      479.269
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.858

    - Propagation time:                      1.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 479.269

    Number of logic level(s):                1
    Starting point:                          RA03.wordram_ram / DO3
    Ending point:                            RA03.outwordra[3] / D
    The start point is clocked by            div00|outdiv_derived_clock [rising] on pin WCK
    The end   point is clocked by            osc00|osc_int_inferred_clock [rising] on pin CK

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
RA03.wordram_ram          DPR16X4C     DO3      Out     0.972     0.972       -         
wordram_ram_2             Net          -        -       -         -           1         
RA03.outwordra_RNO[3]     ORCALUT4     A        In      0.000     0.972       -         
RA03.outwordra_RNO[3]     ORCALUT4     Z        Out     0.617     1.589       -         
wordram[3]                Net          -        -       -         -           1         
RA03.outwordra[3]         FD1P3IX      D        In      0.000     1.589       -         
========================================================================================




====================================
Detailed Report for Clock: osc00|osc_int_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                              Arrival            
Instance              Reference                        Type        Pin     Net              Time        Slack  
                      Clock                                                                                    
---------------------------------------------------------------------------------------------------------------
RA00.DO1.sdiv[21]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[21]         1.180       469.812
RA00.DO1.sdiv[20]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[20]         1.108       469.884
RA00.DO1.sdiv[19]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[19]         1.044       469.948
RA00.DO1.sdiv[17]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[17]         1.108       471.077
RA00.DO1.sdiv[18]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[18]         1.108       471.077
RA00.DO1.sdiv[16]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[16]         1.044       471.141
RA00.DO1.sdiv[15]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[15]         1.148       472.190
RA00.DO1.sdiv[14]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[14]         1.044       472.294
RA01.outr[1]          osc00|osc_int_inferred_clock     FD1P3IX     Q       outcrK0_c[1]     1.236       473.329
RA01.outr[2]          osc00|osc_int_inferred_clock     FD1P3IX     Q       outcrK0_c[2]     1.232       473.333
===============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                              Required            
Instance              Reference                        Type        Pin     Net              Time         Slack  
                      Clock                                                                                     
----------------------------------------------------------------------------------------------------------------
RA00.DO1.sdiv[21]     osc00|osc_int_inferred_clock     FD1S3IX     D       un2_sdiv[21]     480.664      469.812
RA00.DO1.sdiv[19]     osc00|osc_int_inferred_clock     FD1S3IX     D       un2_sdiv[19]     480.664      469.955
RA00.DO1.sdiv[20]     osc00|osc_int_inferred_clock     FD1S3IX     D       un2_sdiv[20]     480.664      469.955
RA00.DO1.sdiv[17]     osc00|osc_int_inferred_clock     FD1S3IX     D       un2_sdiv[17]     480.664      470.098
RA00.DO1.sdiv[18]     osc00|osc_int_inferred_clock     FD1S3IX     D       un2_sdiv[18]     480.664      470.098
RA00.DO1.sdiv[15]     osc00|osc_int_inferred_clock     FD1S3IX     D       un2_sdiv[15]     480.664      470.241
RA00.DO1.sdiv[16]     osc00|osc_int_inferred_clock     FD1S3IX     D       un2_sdiv[16]     480.664      470.241
RA00.DO1.sdiv[13]     osc00|osc_int_inferred_clock     FD1S3IX     D       un2_sdiv[13]     480.664      470.384
RA00.DO1.sdiv[14]     osc00|osc_int_inferred_clock     FD1S3IX     D       un2_sdiv[14]     480.664      470.384
RA00.DO1.sdiv[11]     osc00|osc_int_inferred_clock     FD1S3IX     D       un2_sdiv[11]     480.664      470.526
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      10.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     469.812

    Number of logic level(s):                18
    Starting point:                          RA00.DO1.sdiv[21] / Q
    Ending point:                            RA00.DO1.sdiv[21] / D
    The start point is clocked by            osc00|osc_int_inferred_clock [rising] on pin CK
    The end   point is clocked by            osc00|osc_int_inferred_clock [rising] on pin CK

Instance / Net                                   Pin      Pin                Arrival     No. of    
Name                                Type         Name     Dir     Delay      Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
RA00.DO1.sdiv[21]                   FD1S3IX      Q        Out     1.180      1.180       -         
sdiv[21]                            Net          -        -       -          -           5         
RA00.DO1.sdiv_RNII8V5[19]           ORCALUT4     B        In      0.000      1.180       -         
RA00.DO1.sdiv_RNII8V5[19]           ORCALUT4     Z        Out     1.193      2.373       -         
N_4_0                               Net          -        -       -          -           4         
RA00.DO1.sdiv_RNIDOSB[16]           ORCALUT4     A        In      0.000      2.373       -         
RA00.DO1.sdiv_RNIDOSB[16]           ORCALUT4     Z        Out     1.153      3.525       -         
N_7                                 Net          -        -       -          -           3         
RA00.DO1.sdiv_RNIQTQF[14]           ORCALUT4     A        In      0.000      3.525       -         
RA00.DO1.sdiv_RNIQTQF[14]           ORCALUT4     Z        Out     1.089      4.614       -         
N_9                                 Net          -        -       -          -           2         
RA00.DO1.un2_sdiv_cry_0_0_RNO_5     ORCALUT4     A        In      0.000      4.614       -         
RA00.DO1.un2_sdiv_cry_0_0_RNO_5     ORCALUT4     Z        Out     1.017      5.631       -         
un2_sdiv_cry_0_0_RNO_5              Net          -        -       -          -           1         
RA00.DO1.un2_sdiv_cry_0_0_RNO_1     PFUMX        BLUT     In      0.000      5.631       -         
RA00.DO1.un2_sdiv_cry_0_0_RNO_1     PFUMX        Z        Out     -0.033     5.598       -         
N_14                                Net          -        -       -          -           1         
RA00.DO1.un2_sdiv_cry_0_0_RNO       L6MUX21      D0       In      0.000      5.598       -         
RA00.DO1.un2_sdiv_cry_0_0_RNO       L6MUX21      Z        Out     0.732      6.330       -         
un1_outdiv_0_sqmuxa_1[0]            Net          -        -       -          -           1         
RA00.DO1.un2_sdiv_cry_0_0           CCU2D        B0       In      0.000      6.330       -         
RA00.DO1.un2_sdiv_cry_0_0           CCU2D        COUT     Out     1.545      7.874       -         
un2_sdiv_cry_0                      Net          -        -       -          -           1         
RA00.DO1.un2_sdiv_cry_1_0           CCU2D        CIN      In      0.000      7.874       -         
RA00.DO1.un2_sdiv_cry_1_0           CCU2D        COUT     Out     0.143      8.017       -         
un2_sdiv_cry_2                      Net          -        -       -          -           1         
RA00.DO1.un2_sdiv_cry_3_0           CCU2D        CIN      In      0.000      8.017       -         
RA00.DO1.un2_sdiv_cry_3_0           CCU2D        COUT     Out     0.143      8.160       -         
un2_sdiv_cry_4                      Net          -        -       -          -           1         
RA00.DO1.un2_sdiv_cry_5_0           CCU2D        CIN      In      0.000      8.160       -         
RA00.DO1.un2_sdiv_cry_5_0           CCU2D        COUT     Out     0.143      8.303       -         
un2_sdiv_cry_6                      Net          -        -       -          -           1         
RA00.DO1.un2_sdiv_cry_7_0           CCU2D        CIN      In      0.000      8.303       -         
RA00.DO1.un2_sdiv_cry_7_0           CCU2D        COUT     Out     0.143      8.445       -         
un2_sdiv_cry_8                      Net          -        -       -          -           1         
RA00.DO1.un2_sdiv_cry_9_0           CCU2D        CIN      In      0.000      8.445       -         
RA00.DO1.un2_sdiv_cry_9_0           CCU2D        COUT     Out     0.143      8.588       -         
un2_sdiv_cry_10                     Net          -        -       -          -           1         
RA00.DO1.un2_sdiv_cry_11_0          CCU2D        CIN      In      0.000      8.588       -         
RA00.DO1.un2_sdiv_cry_11_0          CCU2D        COUT     Out     0.143      8.731       -         
un2_sdiv_cry_12                     Net          -        -       -          -           1         
RA00.DO1.un2_sdiv_cry_13_0          CCU2D        CIN      In      0.000      8.731       -         
RA00.DO1.un2_sdiv_cry_13_0          CCU2D        COUT     Out     0.143      8.874       -         
un2_sdiv_cry_14                     Net          -        -       -          -           1         
RA00.DO1.un2_sdiv_cry_15_0          CCU2D        CIN      In      0.000      8.874       -         
RA00.DO1.un2_sdiv_cry_15_0          CCU2D        COUT     Out     0.143      9.017       -         
un2_sdiv_cry_16                     Net          -        -       -          -           1         
RA00.DO1.un2_sdiv_cry_17_0          CCU2D        CIN      In      0.000      9.017       -         
RA00.DO1.un2_sdiv_cry_17_0          CCU2D        COUT     Out     0.143      9.159       -         
un2_sdiv_cry_18                     Net          -        -       -          -           1         
RA00.DO1.un2_sdiv_cry_19_0          CCU2D        CIN      In      0.000      9.159       -         
RA00.DO1.un2_sdiv_cry_19_0          CCU2D        COUT     Out     0.143      9.302       -         
un2_sdiv_cry_20                     Net          -        -       -          -           1         
RA00.DO1.un2_sdiv_s_21_0            CCU2D        CIN      In      0.000      9.302       -         
RA00.DO1.un2_sdiv_s_21_0            CCU2D        S0       Out     1.549      10.851      -         
un2_sdiv[21]                        Net          -        -       -          -           1         
RA00.DO1.sdiv[21]                   FD1S3IX      D        In      0.000      10.851      -         
===================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 150MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 150MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-4

Register bits: 51 of 6864 (1%)
PIC Latch:       0
I/O cells:       38


Details:
CCU2D:          16
DPR16X4C:       2
FD1P3AX:        7
FD1P3IX:        14
FD1P3JX:        5
FD1S3AX:        2
FD1S3IX:        22
FD1S3JX:        1
GSR:            1
IB:             10
L6MUX21:        1
OB:             28
ORCALUT4:       79
OSCH:           1
PFUMX:          4
PUR:            1
VHI:            6
VLO:            7
false:          2
true:           3
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 31MB peak: 150MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Fri Dec 01 16:28:50 2017

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "MachXO2" -d LCMXO2-7000HE -path "C:/Users/ELITH/Documents/GitHub/arqui3CM3/proyecto00/proyecto00" -path "C:/Users/ELITH/Documents/GitHub/arqui3CM3/proyecto00"   "C:/Users/ELITH/Documents/GitHub/arqui3CM3/proyecto00/proyecto00/proyecto00_proyecto00.edi" "proyecto00_proyecto00.ngo"   
edif2ngd:  version Diamond (64-bit) 3.9.1.119

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to proyecto00_proyecto00.ngo...

Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


ngdbuild  -a "MachXO2" -d LCMXO2-7000HE  -p "C:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data"  -p "C:/Users/ELITH/Documents/GitHub/arqui3CM3/proyecto00/proyecto00" -p "C:/Users/ELITH/Documents/GitHub/arqui3CM3/proyecto00"  "proyecto00_proyecto00.ngo" "proyecto00_proyecto00.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.9.1.119

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'proyecto00_proyecto00.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="RA00/DO1/un2_sdiv_s_21_0_COUT" arg2="RA00/DO1/un2_sdiv_s_21_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="RA00/DO1/un2_sdiv_s_21_0_S1" arg2="RA00/DO1/un2_sdiv_s_21_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="RA00/DO1/un2_sdiv_cry_0_0_S0" arg2="RA00/DO1/un2_sdiv_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="RA00/D00/OSCInst0_SEDSTDBY" arg2="RA00/D00/OSCInst0_SEDSTDBY"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="RA05/un1_outcontrrd_cry_4_0_COUT" arg2="RA05/un1_outcontrrd_cry_4_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="RA05/un1_outcontrrd_cry_4_0_S1" arg2="RA05/un1_outcontrrd_cry_4_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="RA05/un1_outcontrrd_cry_3_0_S0" arg2="RA05/un1_outcontrrd_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="RA05/un1_outcontrrd_cry_3_0_S1" arg2="RA05/un1_outcontrrd_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="RA05/un1_outcontrrd_cry_1_0_S0" arg2="RA05/un1_outcontrrd_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="RA05/un1_outcontrrd_cry_1_0_S1" arg2="RA05/un1_outcontrrd_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="RA05/un1_outcontrrd_cry_0_0_S0" arg2="RA05/un1_outcontrrd_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="RA05/un1_outcontrrd_cry_0_0_S1" arg2="RA05/un1_outcontrrd_cry_0_0_S1"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="12"  />

Design Results:
    206 blocks expanded
Complete the first expansion.
Writing 'proyecto00_proyecto00.ngd' ...
Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


map -a "MachXO2" -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial   "proyecto00_proyecto00.ngd" -o "proyecto00_proyecto00_map.ncd" -pr "proyecto00_proyecto00.prf" -mp "proyecto00_proyecto00.mrp" -lpf "C:/Users/ELITH/Documents/GitHub/arqui3CM3/proyecto00/proyecto00/proyecto00_proyecto00_synplify.lpf" -lpf "C:/Users/ELITH/Documents/GitHub/arqui3CM3/proyecto00/proyecto00.lpf" -c 0            
map:  version Diamond (64-bit) 3.9.1.119

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: proyecto00_proyecto00.ngd
   Picdevice="LCMXO2-7000HE"

   Pictype="TQFP144"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HETQFP144, Performance used: 4.

Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:     51 out of  7209 (1%)
      PFU registers:           51 out of  6864 (1%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        63 out of  3432 (2%)
      SLICEs as Logic/ROM:     57 out of  3432 (2%)
      SLICEs as RAM:            6 out of  2574 (0%)
      SLICEs as Carry:         16 out of  3432 (0%)
   Number of LUT4s:        125 out of  6864 (2%)
      Number used as logic LUTs:         81
      Number used as distributed RAM:    12
      Number used as ripple logic:       32
      Number used as shift registers:     0
   Number of PIO sites used: 38 + 4(JTAG) out of 115 (37%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  2
     Net RA00.DO1.outdiv_i: 4 loads, 4 rising, 0 falling (Driver: RA00/DO1/outdiv )
     Net RA00.sclk_0: 31 loads, 31 rising, 0 falling (Driver: RA00/D00/OSCInst0 )
   Number of Clock Enables:  7
     Net G_6: 8 loads, 8 LSLICEs
     Net G_12: 2 loads, 2 LSLICEs
     Net RA02/aux0_RNO: 1 loads, 1 LSLICEs
     Net RA02/outflagcd_RNO_0: 1 loads, 1 LSLICEs
     Net RA02/un1_enablecd_6_RNI9HJ08: 2 loads, 2 LSLICEs
     Net RA02/aux2_RNO: 1 loads, 1 LSLICEs
     Net RA02/aux1_RNO: 1 loads, 1 LSLICEs
   Number of LSRs:  6
     Net RA05/outcontRrd_27: 3 loads, 3 LSLICEs
     Net RA03/outwordra_20: 2 loads, 2 LSLICEs
     Net RA02/G_10: 4 loads, 4 LSLICEs
     Net RA01/fb: 1 loads, 1 LSLICEs
     Net RA01/outr_25: 2 loads, 2 LSLICEs
     Net RA00/DO1/N_56_i: 12 loads, 12 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net enable0_c: 23 loads
     Net G_6: 20 loads
     Net rw0_c: 17 loads
     Net outcontR0_c[0]: 14 loads
     Net outcontR0_c[1]: 13 loads
     Net outcontR0_c[2]: 13 loads
     Net outcontR0_c[3]: 12 loads
     Net RA00/DO1/N_56_i: 12 loads
     Net outcrK0_c[1]: 11 loads
     Net outcrK0_c[2]: 10 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 1 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 58 MB

Dumping design to file proyecto00_proyecto00_map.ncd.

mpartrce -p "proyecto00_proyecto00.p2t" -f "proyecto00_proyecto00.p3t" -tf "proyecto00_proyecto00.pt" "proyecto00_proyecto00_map.ncd" "proyecto00_proyecto00.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "proyecto00_proyecto00_map.ncd"
Fri Dec 01 16:28:57 2017

PAR: Place And Route Diamond (64-bit) 3.9.1.119.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/ELITH/Documents/GitHub/arqui3CM3/proyecto00/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF proyecto00_proyecto00_map.ncd proyecto00_proyecto00.dir/5_1.ncd proyecto00_proyecto00.prf
Preference file: proyecto00_proyecto00.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file proyecto00_proyecto00_map.ncd.
Design name: topram00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   38+4(JTAG)/336     13% used
                  38+4(JTAG)/115     37% bonded

   SLICE             63/3432          1% used

   OSC                1/1           100% used


Number of Signals: 201
Number of Connections: 553

Pin Constraint Summary:
   33 out of 38 pins locked (86% locked).

The following 1 signal is selected to use the primary clock routing resources:
    RA00.sclk_0 (driver: RA00/D00/OSCInst0, clk load #: 31)


The following 1 signal is selected to use the secondary clock routing resources:
    RA00/DO1/N_56_i (driver: RA00/DO1/SLICE_22, clk load #: 0, sr load #: 12, ce load #: 0)

No signal is selected as Global Set/Reset.
.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 3 secs 

Starting Placer Phase 1.
....................
Placer score = 51840.
Finished Placer Phase 1.  REAL time: 11 secs 

Starting Placer Phase 2.
.
Placer score =  51555
Finished Placer Phase 2.  REAL time: 11 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "RA00.sclk_0" from OSC on comp "RA00/D00/OSCInst0" on site "OSC", clk load = 31
  SECONDARY "RA00/DO1/N_56_i" from F1 on comp "RA00/DO1/SLICE_22" on site "R21C20D", clk load = 0, ce load = 0, sr load = 12

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 1 out of 8 (12%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   38 + 4(JTAG) out of 336 (12.5%) PIO sites used.
   38 + 4(JTAG) out of 115 (36.5%) bonded PIO sites used.
   Number of PIO comps: 38; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 8 / 28 ( 28%)  | 2.5V       | -         |
| 1        | 8 / 29 ( 27%)  | 2.5V       | -         |
| 2        | 11 / 29 ( 37%) | 2.5V       | -         |
| 3        | 4 / 9 ( 44%)   | 2.5V       | -         |
| 4        | 7 / 10 ( 70%)  | 2.5V       | -         |
| 5        | 0 / 10 (  0%)  | -          | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 10 secs 

Dumping design to file proyecto00_proyecto00.dir/5_1.ncd.

0 connections routed; 553 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=RA00.DO1.outdiv_i loads=7 clock_loads=4"  />

Completed router resource preassignment. Real time: 14 secs 

Start NBR router at 16:29:11 12/01/17

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 16:29:11 12/01/17

Start NBR section for initial routing at 16:29:11 12/01/17
Level 4, iteration 1
10(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 467.338ns/0.000ns; real time: 15 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 16:29:12 12/01/17
Level 4, iteration 1
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 467.338ns/0.000ns; real time: 15 secs 
Level 4, iteration 2
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 467.338ns/0.000ns; real time: 15 secs 
Level 4, iteration 3
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 467.338ns/0.000ns; real time: 15 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 16:29:12 12/01/17

Start NBR section for re-routing at 16:29:12 12/01/17
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 467.338ns/0.000ns; real time: 15 secs 

Start NBR section for post-routing at 16:29:12 12/01/17

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 467.338ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=RA00.DO1.outdiv_i loads=7 clock_loads=4"  />

Total CPU time 14 secs 
Total REAL time: 16 secs 
Completely routed.
End of route.  553 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file proyecto00_proyecto00.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 467.338
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.306
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 14 secs 
Total REAL time to completion: 16 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "proyecto00_proyecto00.t2b" -w "proyecto00_proyecto00.ncd" -jedec "proyecto00_proyecto00.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.9.1.119
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file proyecto00_proyecto00.ncd.
Design name: topram00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from proyecto00_proyecto00.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "proyecto00_proyecto00.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
