Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c1c722e4da040a089dfcb18cdd04fa0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DSPProc_TB_behav xil_defaultlib.DSPProc_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <continue> does not exist in entity <DSPProc>.  Please compare the definition of block <DSPProc> to its component declaration and its instantion to detect the mismatch. [E:/BE_Project/Project/Project_files/DSPProc/pkgAndComponents/arrayPackage.vhd:38]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
