/********************************************************************
*
* PDMA5 INTERRUPT MAP. header file
*
* Copyright (C) 2015-2019 Texas Instruments Incorporated.
*  Redistribution and use in source and binary forms, with or without
*  modification, are permitted provided that the following conditions
*  are met:
*
*    Redistributions of source code must retain the above copyright
*    notice, this list of conditions and the following disclaimer.
*
*    Redistributions in binary form must reproduce the above copyright
*    notice, this list of conditions and the following disclaimer in the
*    documentation and/or other materials provided with the
*    distribution.
*
*    Neither the name of Texas Instruments Incorporated nor the names of
*    its contributors may be used to endorse or promote products derived
*    from this software without specific prior written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
*  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/
#ifndef CSLR_PDMA5_INTERRUPT_MAP_H_
#define CSLR_PDMA5_INTERRUPT_MAP_H_

#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>
#ifdef __cplusplus
extern "C"
{
#endif

/*
* List of intr sources for receiver: PDMA5
*/

#define CSLR_PDMA5_MCANSS_MAIN_0_FE_MCAN0_MCANSS_FE_0                                              (0U)
#define CSLR_PDMA5_MCANSS_MAIN_0_TX_MCAN0_MCANSS_TX_DMA_0                                          (0U)
#define CSLR_PDMA5_MCANSS_MAIN_10_FE_MCAN10_MCANSS_FE_0                                            (0U)
#define CSLR_PDMA5_MCANSS_MAIN_10_TX_MCAN10_MCANSS_TX_DMA_0                                        (0U)
#define CSLR_PDMA5_MCANSS_MAIN_11_FE_MCAN11_MCANSS_FE_0                                            (0U)
#define CSLR_PDMA5_MCANSS_MAIN_11_TX_MCAN11_MCANSS_TX_DMA_0                                        (0U)
#define CSLR_PDMA5_MCANSS_MAIN_12_FE_MCAN12_MCANSS_FE_0                                            (0U)
#define CSLR_PDMA5_MCANSS_MAIN_12_TX_MCAN12_MCANSS_TX_DMA_0                                        (0U)
#define CSLR_PDMA5_MCANSS_MAIN_13_FE_MCAN13_MCANSS_FE_0                                            (0U)
#define CSLR_PDMA5_MCANSS_MAIN_13_TX_MCAN13_MCANSS_TX_DMA_0                                        (0U)
#define CSLR_PDMA5_MCANSS_MAIN_14_FE_MCAN14_MCANSS_FE_0                                            (0U)
#define CSLR_PDMA5_MCANSS_MAIN_14_TX_MCAN14_MCANSS_TX_DMA_0                                        (0U)
#define CSLR_PDMA5_MCANSS_MAIN_15_FE_MCAN15_MCANSS_FE_0                                            (0U)
#define CSLR_PDMA5_MCANSS_MAIN_15_TX_MCAN15_MCANSS_TX_DMA_0                                        (0U)
#define CSLR_PDMA5_MCANSS_MAIN_16_FE_MCAN16_MCANSS_FE_0                                            (0U)
#define CSLR_PDMA5_MCANSS_MAIN_16_TX_MCAN16_MCANSS_TX_DMA_0                                        (0U)
#define CSLR_PDMA5_MCANSS_MAIN_17_FE_MCAN17_MCANSS_FE_0                                            (0U)
#define CSLR_PDMA5_MCANSS_MAIN_17_TX_MCAN17_MCANSS_TX_DMA_0                                        (0U)
#define CSLR_PDMA5_MCANSS_MAIN_1_FE_MCAN1_MCANSS_FE_0                                              (0U)
#define CSLR_PDMA5_MCANSS_MAIN_1_TX_MCAN1_MCANSS_TX_DMA_0                                          (0U)
#define CSLR_PDMA5_MCANSS_MAIN_2_FE_MCAN2_MCANSS_FE_0                                              (0U)
#define CSLR_PDMA5_MCANSS_MAIN_2_TX_MCAN2_MCANSS_TX_DMA_0                                          (0U)
#define CSLR_PDMA5_MCANSS_MAIN_3_FE_MCAN3_MCANSS_FE_0                                              (0U)
#define CSLR_PDMA5_MCANSS_MAIN_3_TX_MCAN3_MCANSS_TX_DMA_0                                          (0U)
#define CSLR_PDMA5_MCANSS_MAIN_4_FE_MCAN4_MCANSS_FE_0                                              (0U)
#define CSLR_PDMA5_MCANSS_MAIN_4_TX_MCAN4_MCANSS_TX_DMA_0                                          (0U)
#define CSLR_PDMA5_MCANSS_MAIN_5_FE_MCAN5_MCANSS_FE_0                                              (0U)
#define CSLR_PDMA5_MCANSS_MAIN_5_TX_MCAN5_MCANSS_TX_DMA_0                                          (0U)
#define CSLR_PDMA5_MCANSS_MAIN_6_FE_MCAN6_MCANSS_FE_0                                              (0U)
#define CSLR_PDMA5_MCANSS_MAIN_6_TX_MCAN6_MCANSS_TX_DMA_0                                          (0U)
#define CSLR_PDMA5_MCANSS_MAIN_7_FE_MCAN7_MCANSS_FE_0                                              (0U)
#define CSLR_PDMA5_MCANSS_MAIN_7_TX_MCAN7_MCANSS_TX_DMA_0                                          (0U)
#define CSLR_PDMA5_MCANSS_MAIN_8_FE_MCAN8_MCANSS_FE_0                                              (0U)
#define CSLR_PDMA5_MCANSS_MAIN_8_TX_MCAN8_MCANSS_TX_DMA_0                                          (0U)
#define CSLR_PDMA5_MCANSS_MAIN_9_FE_MCAN9_MCANSS_FE_0                                              (0U)
#define CSLR_PDMA5_MCANSS_MAIN_9_TX_MCAN9_MCANSS_TX_DMA_0                                          (0U)
#define CSLR_PDMA5_MCANSS_MAIN_0_FE_MCAN0_MCANSS_FE_1                                              (1U)
#define CSLR_PDMA5_MCANSS_MAIN_0_TX_MCAN0_MCANSS_TX_DMA_1                                          (1U)
#define CSLR_PDMA5_MCANSS_MAIN_10_FE_MCAN10_MCANSS_FE_1                                            (1U)
#define CSLR_PDMA5_MCANSS_MAIN_10_TX_MCAN10_MCANSS_TX_DMA_1                                        (1U)
#define CSLR_PDMA5_MCANSS_MAIN_11_FE_MCAN11_MCANSS_FE_1                                            (1U)
#define CSLR_PDMA5_MCANSS_MAIN_11_TX_MCAN11_MCANSS_TX_DMA_1                                        (1U)
#define CSLR_PDMA5_MCANSS_MAIN_12_FE_MCAN12_MCANSS_FE_1                                            (1U)
#define CSLR_PDMA5_MCANSS_MAIN_12_TX_MCAN12_MCANSS_TX_DMA_1                                        (1U)
#define CSLR_PDMA5_MCANSS_MAIN_13_FE_MCAN13_MCANSS_FE_1                                            (1U)
#define CSLR_PDMA5_MCANSS_MAIN_13_TX_MCAN13_MCANSS_TX_DMA_1                                        (1U)
#define CSLR_PDMA5_MCANSS_MAIN_14_FE_MCAN14_MCANSS_FE_1                                            (1U)
#define CSLR_PDMA5_MCANSS_MAIN_14_TX_MCAN14_MCANSS_TX_DMA_1                                        (1U)
#define CSLR_PDMA5_MCANSS_MAIN_15_FE_MCAN15_MCANSS_FE_1                                            (1U)
#define CSLR_PDMA5_MCANSS_MAIN_15_TX_MCAN15_MCANSS_TX_DMA_1                                        (1U)
#define CSLR_PDMA5_MCANSS_MAIN_16_FE_MCAN16_MCANSS_FE_1                                            (1U)
#define CSLR_PDMA5_MCANSS_MAIN_16_TX_MCAN16_MCANSS_TX_DMA_1                                        (1U)
#define CSLR_PDMA5_MCANSS_MAIN_17_FE_MCAN17_MCANSS_FE_1                                            (1U)
#define CSLR_PDMA5_MCANSS_MAIN_17_TX_MCAN17_MCANSS_TX_DMA_1                                        (1U)
#define CSLR_PDMA5_MCANSS_MAIN_1_FE_MCAN1_MCANSS_FE_1                                              (1U)
#define CSLR_PDMA5_MCANSS_MAIN_1_TX_MCAN1_MCANSS_TX_DMA_1                                          (1U)
#define CSLR_PDMA5_MCANSS_MAIN_2_FE_MCAN2_MCANSS_FE_1                                              (1U)
#define CSLR_PDMA5_MCANSS_MAIN_2_TX_MCAN2_MCANSS_TX_DMA_1                                          (1U)
#define CSLR_PDMA5_MCANSS_MAIN_3_FE_MCAN3_MCANSS_FE_1                                              (1U)
#define CSLR_PDMA5_MCANSS_MAIN_3_TX_MCAN3_MCANSS_TX_DMA_1                                          (1U)
#define CSLR_PDMA5_MCANSS_MAIN_4_FE_MCAN4_MCANSS_FE_1                                              (1U)
#define CSLR_PDMA5_MCANSS_MAIN_4_TX_MCAN4_MCANSS_TX_DMA_1                                          (1U)
#define CSLR_PDMA5_MCANSS_MAIN_5_FE_MCAN5_MCANSS_FE_1                                              (1U)
#define CSLR_PDMA5_MCANSS_MAIN_5_TX_MCAN5_MCANSS_TX_DMA_1                                          (1U)
#define CSLR_PDMA5_MCANSS_MAIN_6_FE_MCAN6_MCANSS_FE_1                                              (1U)
#define CSLR_PDMA5_MCANSS_MAIN_6_TX_MCAN6_MCANSS_TX_DMA_1                                          (1U)
#define CSLR_PDMA5_MCANSS_MAIN_7_FE_MCAN7_MCANSS_FE_1                                              (1U)
#define CSLR_PDMA5_MCANSS_MAIN_7_TX_MCAN7_MCANSS_TX_DMA_1                                          (1U)
#define CSLR_PDMA5_MCANSS_MAIN_8_FE_MCAN8_MCANSS_FE_1                                              (1U)
#define CSLR_PDMA5_MCANSS_MAIN_8_TX_MCAN8_MCANSS_TX_DMA_1                                          (1U)
#define CSLR_PDMA5_MCANSS_MAIN_9_FE_MCAN9_MCANSS_FE_1                                              (1U)
#define CSLR_PDMA5_MCANSS_MAIN_9_TX_MCAN9_MCANSS_TX_DMA_1                                          (1U)
#define CSLR_PDMA5_MCANSS_MAIN_0_FE_MCAN0_MCANSS_FE_2                                              (2U)
#define CSLR_PDMA5_MCANSS_MAIN_0_TX_MCAN0_MCANSS_TX_DMA_2                                          (2U)
#define CSLR_PDMA5_MCANSS_MAIN_10_FE_MCAN10_MCANSS_FE_2                                            (2U)
#define CSLR_PDMA5_MCANSS_MAIN_10_TX_MCAN10_MCANSS_TX_DMA_2                                        (2U)
#define CSLR_PDMA5_MCANSS_MAIN_11_FE_MCAN11_MCANSS_FE_2                                            (2U)
#define CSLR_PDMA5_MCANSS_MAIN_11_TX_MCAN11_MCANSS_TX_DMA_2                                        (2U)
#define CSLR_PDMA5_MCANSS_MAIN_12_FE_MCAN12_MCANSS_FE_2                                            (2U)
#define CSLR_PDMA5_MCANSS_MAIN_12_TX_MCAN12_MCANSS_TX_DMA_2                                        (2U)
#define CSLR_PDMA5_MCANSS_MAIN_13_FE_MCAN13_MCANSS_FE_2                                            (2U)
#define CSLR_PDMA5_MCANSS_MAIN_13_TX_MCAN13_MCANSS_TX_DMA_2                                        (2U)
#define CSLR_PDMA5_MCANSS_MAIN_14_FE_MCAN14_MCANSS_FE_2                                            (2U)
#define CSLR_PDMA5_MCANSS_MAIN_14_TX_MCAN14_MCANSS_TX_DMA_2                                        (2U)
#define CSLR_PDMA5_MCANSS_MAIN_15_FE_MCAN15_MCANSS_FE_2                                            (2U)
#define CSLR_PDMA5_MCANSS_MAIN_15_TX_MCAN15_MCANSS_TX_DMA_2                                        (2U)
#define CSLR_PDMA5_MCANSS_MAIN_16_FE_MCAN16_MCANSS_FE_2                                            (2U)
#define CSLR_PDMA5_MCANSS_MAIN_16_TX_MCAN16_MCANSS_TX_DMA_2                                        (2U)
#define CSLR_PDMA5_MCANSS_MAIN_17_FE_MCAN17_MCANSS_FE_2                                            (2U)
#define CSLR_PDMA5_MCANSS_MAIN_17_TX_MCAN17_MCANSS_TX_DMA_2                                        (2U)
#define CSLR_PDMA5_MCANSS_MAIN_1_FE_MCAN1_MCANSS_FE_2                                              (2U)
#define CSLR_PDMA5_MCANSS_MAIN_1_TX_MCAN1_MCANSS_TX_DMA_2                                          (2U)
#define CSLR_PDMA5_MCANSS_MAIN_2_FE_MCAN2_MCANSS_FE_2                                              (2U)
#define CSLR_PDMA5_MCANSS_MAIN_2_TX_MCAN2_MCANSS_TX_DMA_2                                          (2U)
#define CSLR_PDMA5_MCANSS_MAIN_3_FE_MCAN3_MCANSS_FE_2                                              (2U)
#define CSLR_PDMA5_MCANSS_MAIN_3_TX_MCAN3_MCANSS_TX_DMA_2                                          (2U)
#define CSLR_PDMA5_MCANSS_MAIN_4_FE_MCAN4_MCANSS_FE_2                                              (2U)
#define CSLR_PDMA5_MCANSS_MAIN_4_TX_MCAN4_MCANSS_TX_DMA_2                                          (2U)
#define CSLR_PDMA5_MCANSS_MAIN_5_FE_MCAN5_MCANSS_FE_2                                              (2U)
#define CSLR_PDMA5_MCANSS_MAIN_5_TX_MCAN5_MCANSS_TX_DMA_2                                          (2U)
#define CSLR_PDMA5_MCANSS_MAIN_6_FE_MCAN6_MCANSS_FE_2                                              (2U)
#define CSLR_PDMA5_MCANSS_MAIN_6_TX_MCAN6_MCANSS_TX_DMA_2                                          (2U)
#define CSLR_PDMA5_MCANSS_MAIN_7_FE_MCAN7_MCANSS_FE_2                                              (2U)
#define CSLR_PDMA5_MCANSS_MAIN_7_TX_MCAN7_MCANSS_TX_DMA_2                                          (2U)
#define CSLR_PDMA5_MCANSS_MAIN_8_FE_MCAN8_MCANSS_FE_2                                              (2U)
#define CSLR_PDMA5_MCANSS_MAIN_8_TX_MCAN8_MCANSS_TX_DMA_2                                          (2U)
#define CSLR_PDMA5_MCANSS_MAIN_9_FE_MCAN9_MCANSS_FE_2                                              (2U)
#define CSLR_PDMA5_MCANSS_MAIN_9_TX_MCAN9_MCANSS_TX_DMA_2                                          (2U)

#ifdef __cplusplus
}
#endif
#endif /* CSLR_PDMA5_INTERRUPT_MAP_H_ */

