--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml ram_dar_had_no.twx ram_dar_had_no.ncd -o
ram_dar_had_no.twr ram_dar_had_no.pcf

Design file:              ram_dar_had_no.ncd
Physical constraint file: ram_dar_had_no.pcf
Device,package,speed:     xc3s100e,vq100,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clka
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
addra<0>    |    0.826(R)|    0.676(R)|clka_BUFGP        |   0.000|
addra<1>    |    0.699(R)|    0.777(R)|clka_BUFGP        |   0.000|
addra<2>    |    0.788(R)|    0.706(R)|clka_BUFGP        |   0.000|
addra<3>    |    1.339(R)|    0.265(R)|clka_BUFGP        |   0.000|
addra<4>    |    0.676(R)|    0.796(R)|clka_BUFGP        |   0.000|
addra<5>    |    0.920(R)|    0.600(R)|clka_BUFGP        |   0.000|
addra<6>    |    1.049(R)|    0.497(R)|clka_BUFGP        |   0.000|
addra<7>    |    1.054(R)|    0.493(R)|clka_BUFGP        |   0.000|
dina<0>     |    0.082(R)|    1.185(R)|clka_BUFGP        |   0.000|
dina<1>     |    0.357(R)|    0.966(R)|clka_BUFGP        |   0.000|
dina<2>     |    0.163(R)|    1.121(R)|clka_BUFGP        |   0.000|
dina<3>     |    0.481(R)|    0.867(R)|clka_BUFGP        |   0.000|
dina<4>     |    0.532(R)|    0.826(R)|clka_BUFGP        |   0.000|
dina<5>     |    0.603(R)|    0.769(R)|clka_BUFGP        |   0.000|
dina<6>     |    0.551(R)|    0.811(R)|clka_BUFGP        |   0.000|
dina<7>     |    0.773(R)|    0.633(R)|clka_BUFGP        |   0.000|
dina<8>     |    0.671(R)|    0.715(R)|clka_BUFGP        |   0.000|
dina<9>     |    0.976(R)|    0.471(R)|clka_BUFGP        |   0.000|
wea<0>      |    2.329(R)|   -0.546(R)|clka_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock clka to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
douta<0>    |    8.980(R)|clka_BUFGP        |   0.000|
douta<1>    |    8.954(R)|clka_BUFGP        |   0.000|
douta<2>    |    9.260(R)|clka_BUFGP        |   0.000|
douta<3>    |    8.980(R)|clka_BUFGP        |   0.000|
douta<4>    |    9.202(R)|clka_BUFGP        |   0.000|
douta<5>    |    9.342(R)|clka_BUFGP        |   0.000|
douta<6>    |    9.101(R)|clka_BUFGP        |   0.000|
douta<7>    |   10.114(R)|clka_BUFGP        |   0.000|
douta<8>    |    9.743(R)|clka_BUFGP        |   0.000|
douta<9>    |    9.743(R)|clka_BUFGP        |   0.000|
------------+------------+------------------+--------+


Analysis completed Mon May 01 19:15:58 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 151 MB



