
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001094                       # Number of seconds simulated
sim_ticks                                  1093527039                       # Number of ticks simulated
final_tick                               398677250184                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 189434                       # Simulator instruction rate (inst/s)
host_op_rate                                   249510                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  35726                       # Simulator tick rate (ticks/s)
host_mem_usage                               67345504                       # Number of bytes of host memory used
host_seconds                                 30608.46                       # Real time elapsed on the host
sim_insts                                  5798284772                       # Number of instructions simulated
sim_ops                                    7637103352                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        61824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        23040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data         9344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        14080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        22912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        39808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        15616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        14080                       # Number of bytes read from this memory
system.physmem.bytes_read::total               222592                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21888                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        94592                       # Number of bytes written to this memory
system.physmem.bytes_written::total             94592                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          483                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          180                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           73                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          110                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          179                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          311                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          122                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          110                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1739                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             739                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  739                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1521682                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     56536325                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      3043363                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21069438                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2458101                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8544828                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3394521                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     12875768                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      3043363                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     20952385                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1755786                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     36403307                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1638734                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     14280397                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      3160416                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     12875768                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               203554180                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1521682                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      3043363                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2458101                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3394521                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      3043363                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1755786                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1638734                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      3160416                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           20015966                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          86501748                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               86501748                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          86501748                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1521682                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     56536325                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      3043363                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21069438                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2458101                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8544828                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3394521                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     12875768                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      3043363                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     20952385                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1755786                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     36403307                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1638734                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     14280397                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      3160416                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     12875768                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              290055928                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2622368                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          206139                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       168168                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21712                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        83308                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           78556                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           20561                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          913                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1999530                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1219033                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             206139                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        99117                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               250086                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          67674                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         64513                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           124747                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21796                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2359307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.627937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.994440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2109221     89.40%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           13111      0.56%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           21033      0.89%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31621      1.34%     92.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13135      0.56%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           15551      0.66%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           16238      0.69%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           11442      0.48%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          127955      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2359307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078608                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464860                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1974758                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        89918                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           248420                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1360                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         44850                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        33422                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          329                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1477914                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1091                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         44850                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1979630                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          38247                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        36845                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           245051                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        14672                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1475280                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          780                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2482                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         7646                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          922                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      2019185                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6875411                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6875411                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1668978                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          350187                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          327                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          174                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            43563                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       148741                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        82598                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         4077                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15920                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1470634                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          326                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1374647                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2021                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       222385                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       510726                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2359307                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.582649                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.268360                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1774754     75.22%     75.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       236479     10.02%     85.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       130847      5.55%     90.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86368      3.66%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        78825      3.34%     97.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        24301      1.03%     98.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17554      0.74%     99.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6191      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         3988      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2359307                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            382     11.42%     11.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1379     41.23%     52.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1584     47.35%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1132220     82.36%     82.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        25262      1.84%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          153      0.01%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       135970      9.89%     94.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        81042      5.90%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1374647                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.524201                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3345                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002433                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5113966                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1693413                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1349490                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1377992                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         6403                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        30638                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5293                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1096                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         44850                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          27819                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1609                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1470960                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           36                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       148741                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        82598                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          174                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           875                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           42                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11837                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13430                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25267                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1354530                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       128639                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        20116                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              209541                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          183769                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             80902                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.516529                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1349579                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1349490                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           798339                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2024388                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.514607                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.394361                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1219330                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       252817                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22120                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2314457                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.526832                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.377624                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1820605     78.66%     78.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       234973     10.15%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97582      4.22%     93.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        50116      2.17%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        37295      1.61%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        21357      0.92%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13150      0.57%     98.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        11052      0.48%     98.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        28327      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2314457                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1219330                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                195405                       # Number of memory references committed
system.switch_cpus0.commit.loads               118100                       # Number of loads committed
system.switch_cpus0.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            169339                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1102366                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        23772                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        28327                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3758277                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2989168                       # The number of ROB writes
system.switch_cpus0.timesIdled                  35363                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 263061                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1219330                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.622363                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.622363                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.381335                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.381335                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6147030                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1844625                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1400375                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2622368                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          203067                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       179102                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        18348                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       129325                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          123585                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           12848                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          591                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2094254                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1151691                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             203067                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       136433                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               254561                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          59710                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         30947                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           128737                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        17810                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2421010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.538534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.800370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2166449     89.49%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           36846      1.52%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           20610      0.85%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           36039      1.49%     93.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           12588      0.52%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           33186      1.37%     95.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5563      0.23%     95.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            9879      0.41%     95.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           99850      4.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2421010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077437                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.439180                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2078006                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        48012                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           253841                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          316                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         40832                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        20695                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          417                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1298825                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1706                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         40832                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2080276                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          26579                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        15108                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           251663                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         6549                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1295910                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1097                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4676                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1710425                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      5890895                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      5890895                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1350231                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          360168                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          186                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts           99                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            17747                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       224162                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        40206                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          349                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         8915                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1286516                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1191370                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1226                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       255263                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       544654                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2421010                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.492096                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.115060                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1902981     78.60%     78.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       167052      6.90%     85.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       165714      6.84%     92.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        98278      4.06%     96.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        55075      2.27%     98.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        14790      0.61%     99.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        16362      0.68%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          430      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          328      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2421010                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2269     58.28%     58.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           902     23.17%     81.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          722     18.55%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       940122     78.91%     78.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult         9870      0.83%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           88      0.01%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       201745     16.93%     96.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        39545      3.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1191370                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.454311                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3893                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003268                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4808869                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1541987                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1157892                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1195263                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         1143                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        50519                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1705                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         40832                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          20179                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles          865                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1286710                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          177                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       224162                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        40206                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts           98                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           498                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        10899                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         8521                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        19420                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1173394                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       198127                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        17976                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              237643                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          176847                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             39516                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.447456                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1158526                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1157892                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           698277                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1565647                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.441544                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.445999                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       906108                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1028369                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       258374                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          182                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        18033                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2380178                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.432056                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.294985                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1992922     83.73%     83.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       154964      6.51%     90.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        96150      4.04%     94.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        31322      1.32%     95.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        50033      2.10%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        10533      0.44%     98.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         6807      0.29%     98.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         6076      0.26%     98.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        31371      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2380178                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       906108                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1028369                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                212137                       # Number of memory references committed
system.switch_cpus1.commit.loads               173636                       # Number of loads committed
system.switch_cpus1.commit.membars                 90                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            156973                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           901322                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        13685                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        31371                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3635537                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2614367                       # The number of ROB writes
system.switch_cpus1.timesIdled                  48337                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 201358                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             906108                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1028369                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       906108                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.894101                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.894101                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.345530                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.345530                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5435933                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1519718                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1359147                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           182                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2622368                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          239296                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       199202                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        23174                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        91752                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           85178                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           25392                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1066                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2072455                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1312334                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             239296                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       110570                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               272584                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          65264                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         56459                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           130039                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        22107                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2443366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.660452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.040232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2170782     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           16509      0.68%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           20791      0.85%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           33214      1.36%     91.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           13619      0.56%     92.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           18050      0.74%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           21056      0.86%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7            9829      0.40%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          139516      5.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2443366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.091252                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.500439                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2060409                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        69897                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           271261                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          143                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         41652                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        36291                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1603041                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1280                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         41652                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2062950                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles           5534                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        58180                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           268840                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         6206                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1592359                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents           765                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4371                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2225079                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      7400503                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      7400503                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1833761                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          391313                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          381                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          200                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            22985                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       150218                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        77182                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          931                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        17307                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1552862                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          384                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1481227                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1826                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       205036                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       428586                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2443366                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.606224                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.328409                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1817148     74.37%     74.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       284508     11.64%     86.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       117242      4.80%     90.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        65371      2.68%     93.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        88790      3.63%     97.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        27632      1.13%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        27102      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        14394      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1179      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2443366                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          10336     79.01%     79.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1417     10.83%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1329     10.16%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1247730     84.24%     84.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        20104      1.36%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          181      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       136369      9.21%     94.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        76843      5.19%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1481227                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.564843                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              13082                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008832                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5420728                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1758302                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1440396                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1494309                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         1074                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        31051                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1529                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         41652                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles           4173                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          510                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1553246                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1126                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       150218                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        77182                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          200                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           427                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        12931                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        13448                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        26379                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1453927                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       133574                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        27300                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              210390                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          205147                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             76816                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.554433                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1440439                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1440396                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           862999                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2317926                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.549273                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372315                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1066806                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1314410                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       238842                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          369                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        23166                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2401714                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.547280                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.366851                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1844738     76.81%     76.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       282754     11.77%     88.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       102274      4.26%     92.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        51102      2.13%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        46519      1.94%     96.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        19684      0.82%     97.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        19335      0.81%     98.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         9168      0.38%     98.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        26140      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2401714                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1066806                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1314410                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                194817                       # Number of memory references committed
system.switch_cpus2.commit.loads               119164                       # Number of loads committed
system.switch_cpus2.commit.membars                184                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            190569                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1183295                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        27115                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        26140                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3928813                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3148166                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32688                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 179002                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1066806                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1314410                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1066806                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.458149                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.458149                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.406810                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.406810                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6539395                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        2014782                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1481343                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           368                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2622368                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          216501                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       177016                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        23057                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        88839                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           83201                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           21848                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         1063                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2079035                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1210271                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             216501                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       105049                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               251328                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          63652                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         45485                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines           128885                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        22922                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2416183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.615224                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.961729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2164855     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           11759      0.49%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           18094      0.75%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           24437      1.01%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           25786      1.07%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           21880      0.91%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           11861      0.49%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           18562      0.77%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          118949      4.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2416183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082559                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.461518                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2057849                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        67154                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           250686                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          390                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         40099                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        35573                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          212                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1483118                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1265                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         40099                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2063989                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          15219                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        38653                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           244966                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        13252                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1481582                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1723                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         5836                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2068380                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6887924                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6887924                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1760932                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          307448                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          356                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          182                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            41771                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       139536                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        74240                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          885                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        30375                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1478489                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          357                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1393999                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          322                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       181769                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       441274                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2416183                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.576943                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.262713                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1817054     75.20%     75.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       253593     10.50%     85.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       126827      5.25%     90.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        89052      3.69%     94.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        70731      2.93%     97.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        29096      1.20%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        18930      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         9588      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1312      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2416183                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            338     13.49%     13.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     13.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     13.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     13.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     13.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     13.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     13.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     13.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     13.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     13.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     13.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     13.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     13.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     13.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     13.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     13.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     13.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     13.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     13.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     13.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     13.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     13.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     13.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     13.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     13.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     13.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     13.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     13.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           900     35.93%     49.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1267     50.58%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1173057     84.15%     84.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        20681      1.48%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          173      0.01%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       126209      9.05%     94.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        73879      5.30%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1393999                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.531580                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2505                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001797                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5207008                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1660631                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1370804                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1396504                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2692                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        25069                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1465                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         40099                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          12129                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1351                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1478851                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          483                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       139536                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        74240                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          183                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1144                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        12576                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        13470                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        26046                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1373040                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       118661                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        20959                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              192514                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          194908                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             73853                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.523588                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1370880                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1370804                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           787933                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2123084                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.522735                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371127                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1026434                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1263064                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       215788                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          349                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        23117                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2376084                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.531574                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.365250                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1849542     77.84%     77.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       265333     11.17%     89.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        96124      4.05%     93.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        45683      1.92%     94.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        44099      1.86%     96.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        22846      0.96%     97.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        16487      0.69%     98.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         8874      0.37%     98.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        27096      1.14%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2376084                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1026434                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1263064                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                187242                       # Number of memory references committed
system.switch_cpus3.commit.loads               114467                       # Number of loads committed
system.switch_cpus3.commit.membars                174                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            182195                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1137941                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        25999                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        27096                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3827827                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2997811                       # The number of ROB writes
system.switch_cpus3.timesIdled                  33501                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 206185                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1026434                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1263064                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1026434                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.554834                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.554834                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.391415                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.391415                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6176723                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1911375                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1374127                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           348                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2622368                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          202985                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       179085                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        18291                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       129858                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          123631                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           12837                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          591                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2094680                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1151192                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             202985                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       136468                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               254306                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          59626                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         30339                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           128699                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        17761                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2420547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.538213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.799736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2166241     89.49%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           36733      1.52%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           20539      0.85%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           36029      1.49%     93.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           12618      0.52%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           33097      1.37%     95.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            5745      0.24%     95.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            9915      0.41%     95.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8           99630      4.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2420547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.077405                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.438989                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2077957                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        47868                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           253604                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          309                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         40806                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        20648                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          417                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1297867                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1706                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         40806                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2080196                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          26159                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        15281                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           251468                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         6634                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1295128                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          1125                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4744                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1709408                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      5886563                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      5886563                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1350018                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          359360                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          186                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts           99                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            17795                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       224291                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        40129                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          378                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         8902                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1285876                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1190864                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1256                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       254690                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       544535                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2420547                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.491981                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.114981                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1902522     78.60%     78.60% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       167294      6.91%     85.51% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       165648      6.84%     92.35% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        98365      4.06%     96.42% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        54811      2.26%     98.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        14596      0.60%     99.28% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        16554      0.68%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7          425      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8          332      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2420547                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2271     58.53%     58.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     58.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           888     22.89%     81.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          721     18.58%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       939549     78.90%     78.90% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult         9870      0.83%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           88      0.01%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       201884     16.95%     96.69% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        39473      3.31%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1190864                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.454118                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3880                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.003258                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4807408                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1540773                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1157497                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1194744                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         1098                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        50700                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1628                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         40806                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          19677                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          844                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1286070                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          188                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       224291                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        40129                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts           98                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           466                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           20                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        10888                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         8513                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        19401                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1173342                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       198462                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        17519                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              237909                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          176803                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             39447                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.447436                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1158115                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1157497                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           698027                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1563089                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.441394                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.446569                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       905931                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1028192                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       257917                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          182                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        17975                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2379741                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.432060                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.294569                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1992347     83.72%     83.72% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       155123      6.52%     90.24% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        96176      4.04%     94.28% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        31293      1.31%     95.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        49998      2.10%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        10628      0.45%     98.14% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         6802      0.29%     98.43% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         6098      0.26%     98.69% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        31276      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2379741                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       905931                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1028192                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                212085                       # Number of memory references committed
system.switch_cpus4.commit.loads               173584                       # Number of loads committed
system.switch_cpus4.commit.membars                 90                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            156943                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts           901175                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        13685                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        31276                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3634561                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2613077                       # The number of ROB writes
system.switch_cpus4.timesIdled                  48232                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 201821                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             905931                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1028192                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       905931                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.894666                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.894666                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.345463                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.345463                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5435336                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1519285                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1358568                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           182                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2622368                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          205110                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       184726                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        12482                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        77884                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           71400                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           11158                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          573                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2154154                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1287672                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             205110                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        82558                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               253952                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          39494                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         49954                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           125328                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        12339                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2484793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.608551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.941465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2230841     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1            9130      0.37%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           18595      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3            7448      0.30%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           41457      1.67%     92.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           37297      1.50%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            7014      0.28%     94.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           15026      0.60%     95.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          117985      4.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2484793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078216                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491034                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2142043                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        62504                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           252850                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          868                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         26525                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        18104                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1508846                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1275                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         26525                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2144739                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          42964                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        12254                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           251138                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         7170                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1507050                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2813                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         2711                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents           39                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1776699                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      7093216                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      7093216                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1541354                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          235318                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          180                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           94                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            19730                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       353026                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       177352                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         1637                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         8460                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1501988                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          180                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1433620                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1062                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       135801                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       330642                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2484793                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.576958                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.374136                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1975364     79.50%     79.50% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       152351      6.13%     85.63% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       125470      5.05%     90.68% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        54180      2.18%     92.86% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        68601      2.76%     95.62% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        66345      2.67%     98.29% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        37524      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         3148      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1810      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2484793                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3580     11.02%     11.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         28078     86.42%     97.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          834      2.57%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       902184     62.93%     62.93% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        12474      0.87%     63.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           86      0.01%     63.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       342171     23.87%     87.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       176705     12.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1433620                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.546689                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              32492                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022664                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5385587                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1638016                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1419360                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1466112                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2552                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        17057                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1621                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          129                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         26525                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          39080                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1967                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1502168                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           34                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       353026                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       177352                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           94                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1352                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect         6547                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         7806                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        14353                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1422198                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       340879                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        11422                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              517547                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          185999                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            176668                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.542333                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1419490                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1419360                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           768296                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1516242                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.541251                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.506711                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1144382                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1344785                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       157554                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        12518                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2458268                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.547046                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.369327                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1970145     80.14%     80.14% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       178349      7.26%     87.40% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        83537      3.40%     90.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        82648      3.36%     94.16% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        22269      0.91%     95.06% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        96072      3.91%     98.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         7388      0.30%     99.27% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         5226      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        12634      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2458268                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1144382                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1344785                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                511700                       # Number of memory references committed
system.switch_cpus5.commit.loads               335969                       # Number of loads committed
system.switch_cpus5.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            177481                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1195928                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        13023                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        12634                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3947973                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            3031218                       # The number of ROB writes
system.switch_cpus5.timesIdled                  48661                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 137575                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1144382                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1344785                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1144382                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.291515                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.291515                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.436393                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.436393                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         7024770                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1652849                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1789557                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           172                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2622368                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          214616                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       175840                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        22775                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        86865                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           81777                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           21608                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          998                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2052138                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1225905                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             214616                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       103385                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               268325                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          65665                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         55191                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           127989                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        22533                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2418191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.620659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.977170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2149866     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           28647      1.18%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           33220      1.37%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           18186      0.75%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           20601      0.85%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           11854      0.49%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            8013      0.33%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           20958      0.87%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          126846      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2418191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081841                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.467480                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2035096                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        72816                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           265853                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         2245                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         42177                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        34824                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          360                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1496272                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1999                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         42177                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2038850                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          16245                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        46959                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           264391                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         9565                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1494376                       # Number of instructions processed by rename
system.switch_cpus6.rename.IQFullEvents          2044                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4616                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2078816                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6956226                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6956226                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1740742                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          338074                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          382                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          211                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            27668                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       143132                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        76682                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1793                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        16281                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1490631                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          380                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1397948                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1941                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       206574                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       484078                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2418191                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.578097                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270062                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1830757     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       235442      9.74%     85.44% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       127088      5.26%     90.70% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        87626      3.62%     94.32% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        77175      3.19%     97.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        39428      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6         9761      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         6266      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         4648      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2418191                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            355     11.26%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1446     45.85%     57.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1353     42.90%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1171239     83.78%     83.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        21811      1.56%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       128667      9.20%     94.56% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        76061      5.44%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1397948                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.533086                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3154                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002256                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5219182                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1697616                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1372801                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1401102                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         3457                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        27922                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         2139                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads           85                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         42177                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          11957                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1202                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1491016                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       143132                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        76682                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          210                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           804                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        12374                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        13359                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        25733                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1375708                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       120522                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        22240                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              196551                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          191574                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             76029                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.524605                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1372880                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1372801                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           816772                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2142310                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.523497                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381258                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1021921                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1253812                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       237217                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          340                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        22747                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2376014                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.527696                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.347019                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1863966     78.45%     78.45% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       237694     10.00%     88.45% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        99534      4.19%     92.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        59404      2.50%     95.14% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        41168      1.73%     96.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        26772      1.13%     98.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        14213      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        11076      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        22187      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2376014                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1021921                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1253812                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                189753                       # Number of memory references committed
system.switch_cpus6.commit.loads               115210                       # Number of loads committed
system.switch_cpus6.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            179394                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1130449                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        25531                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        22187                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3844856                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3024237                       # The number of ROB writes
system.switch_cpus6.timesIdled                  33350                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 204177                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1021921                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1253812                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1021921                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.566116                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.566116                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.389694                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.389694                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6203796                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1908066                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1393758                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2622365                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          216188                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       176878                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        23104                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        88654                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           83096                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           21836                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1057                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2077499                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1208785                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             216188                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       104932                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               251153                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          63837                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         46001                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines           128834                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        22969                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2415125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.614767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.961196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2163972     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           11763      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           18372      0.76%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           24357      1.01%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           25817      1.07%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           21659      0.90%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           11712      0.48%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           18459      0.76%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          119014      4.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2415125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082440                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.460952                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2056272                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        67714                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           250501                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          397                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         40236                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        35395                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          212                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1481403                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1273                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         40236                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2062476                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          15119                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        39212                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           244709                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        13368                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1479743                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          1730                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         5887                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2065899                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6879667                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6879667                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1759175                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          306724                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          356                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          182                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            42519                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       139532                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        74060                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          893                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        30252                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1476611                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          357                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1392072                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          312                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       181440                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       441634                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2415125                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.576397                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.262441                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1816752     75.22%     75.22% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       253448     10.49%     85.72% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       126625      5.24%     90.96% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        88903      3.68%     94.64% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        70475      2.92%     97.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        28995      1.20%     98.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        19010      0.79%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         9606      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1311      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2415125                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            325     13.05%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     13.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           899     36.09%     49.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1267     50.86%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1171417     84.15%     84.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        20632      1.48%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          173      0.01%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       126125      9.06%     94.70% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        73725      5.30%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1392072                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.530846                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2491                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001789                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5202072                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1658424                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1368757                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1394563                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2696                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        25172                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1353                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         40236                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          12004                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1358                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1476973                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          499                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       139532                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        74060                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          183                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1155                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        12632                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        13463                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        26095                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1371015                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       118526                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        21057                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              192227                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          194565                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             73701                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.522816                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1368830                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1368757                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           787013                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2120507                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.521955                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371144                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1025421                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1261817                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       215161                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          349                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        23164                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2374889                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.531316                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.365324                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1849043     77.86%     77.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       264939     11.16%     89.01% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        95987      4.04%     93.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        45597      1.92%     94.98% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        44062      1.86%     96.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        22851      0.96%     97.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        16379      0.69%     98.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         8912      0.38%     98.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        27119      1.14%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2374889                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1025421                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1261817                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                187067                       # Number of memory references committed
system.switch_cpus7.commit.loads               114360                       # Number of loads committed
system.switch_cpus7.commit.membars                174                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            182027                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1136809                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        25972                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        27119                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3824735                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2994201                       # The number of ROB writes
system.switch_cpus7.timesIdled                  33510                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 207240                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1025421                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1261817                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1025421                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.557354                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.557354                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.391029                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.391029                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6168099                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1908733                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1372352                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           348                       # number of misc regfile writes
system.l2.replacements                           1744                       # number of replacements
system.l2.tagsinuse                      32755.794467                       # Cycle average of tags in use
system.l2.total_refs                           725402                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34502                       # Sample count of references to valid blocks.
system.l2.avg_refs                          21.024926                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1585.979104                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.745467                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    214.742843                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     24.747079                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     99.002836                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.807861                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     29.988965                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     24.216619                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     61.874203                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     24.491326                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     98.348817                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     14.561992                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    153.570338                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     13.840494                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     64.820311                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     22.811177                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     59.341580                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5655.936155                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4265.162491                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2254.111090                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2832.152838                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           4220.495822                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4698.158589                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3490.818632                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2822.067838                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.048400                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000389                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.006553                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000755                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.003021                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000360                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.000915                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000739                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001888                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000747                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.003001                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000444                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.004687                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.001978                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000696                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.001811                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.172605                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.130162                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.068790                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.086430                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.128799                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.143376                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.106531                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.086123                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999628                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          606                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          414                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          270                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          341                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          415                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          518                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          394                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          340                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3306                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1353                       # number of Writeback hits
system.l2.Writeback_hits::total                  1353                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    15                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.data          606                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          417                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          273                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          344                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          418                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          518                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          394                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          343                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3321                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          606                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          417                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          273                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          344                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          418                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          518                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          394                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          343                       # number of overall hits
system.l2.overall_hits::total                    3321                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          423                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          180                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           73                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           29                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          110                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          179                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          311                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          122                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          110                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1679                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           60                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  60                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          483                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          180                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           73                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          110                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          179                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          311                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          122                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          110                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1739                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          483                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          180                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           73                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           29                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          110                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          179                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          311                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          122                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          110                       # number of overall misses
system.l2.overall_misses::total                  1739                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1984744                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     63668799                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      3825498                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     27266847                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      3181631                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     11006895                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4370113                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     16342764                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      3971659                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     27076085                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      2264742                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     46973082                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      2158265                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     18132847                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      4168732                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     16788209                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       253180912                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      9056287                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       9056287                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1984744                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     72725086                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      3825498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     27266847                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      3181631                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     11006895                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4370113                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     16342764                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      3971659                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     27076085                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      2264742                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     46973082                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      2158265                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     18132847                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      4168732                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     16788209                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        262237199                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1984744                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     72725086                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      3825498                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     27266847                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      3181631                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     11006895                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4370113                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     16342764                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      3971659                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     27076085                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      2264742                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     46973082                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      2158265                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     18132847                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      4168732                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     16788209                       # number of overall miss cycles
system.l2.overall_miss_latency::total       262237199                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         1029                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          594                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          343                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          451                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          594                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          829                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          516                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          450                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4985                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1353                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1353                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           60                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                75                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         1089                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          597                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          346                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          454                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          597                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          829                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          516                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          453                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5060                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         1089                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          597                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          346                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          454                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          597                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          829                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          516                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          453                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5060                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.411079                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.303030                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.212828                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.935484                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.243902                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.301347                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.375151                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.236434                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.244444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.336810                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.800000                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.443526                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.301508                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.210983                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.935484                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.242291                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.299832                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.375151                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.236434                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.242826                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.343676                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.443526                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.301508                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.210983                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.935484                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.242291                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.299832                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.375151                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.236434                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.242826                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.343676                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 152672.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150517.255319                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 147134.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151482.483333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 151506.238095                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150779.383562                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 150693.551724                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 148570.581818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 152756.115385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151263.044693                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 150982.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151038.848875                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 154161.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 148629.893443                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 154397.481481                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 152620.081818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150792.681358                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 150938.116667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 150938.116667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 152672.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150569.536232                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 147134.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151482.483333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 151506.238095                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150779.383562                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 150693.551724                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 148570.581818                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 152756.115385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 151263.044693                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 150982.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151038.848875                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 154161.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 148629.893443                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 154397.481481                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 152620.081818                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150797.699252                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 152672.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150569.536232                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 147134.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151482.483333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 151506.238095                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150779.383562                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 150693.551724                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 148570.581818                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 152756.115385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 151263.044693                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 150982.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151038.848875                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 154161.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 148629.893443                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 154397.481481                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 152620.081818                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150797.699252                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  739                       # number of writebacks
system.l2.writebacks::total                       739                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          423                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          180                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           73                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          110                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          179                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          311                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          122                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          110                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1679                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           60                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             60                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          483                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          180                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           73                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          311                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1739                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          483                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          180                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           73                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          311                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1739                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1227467                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     39026556                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2311242                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     16785894                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1957040                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      6755314                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2677779                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data      9942718                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2460532                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     16648656                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      1389682                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     28864775                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      1345076                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     11023437                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2599590                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     10387029                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    155402787                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      5555127                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5555127                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1227467                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     44581683                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2311242                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     16785894                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1957040                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      6755314                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2677779                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data      9942718                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2460532                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     16648656                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      1389682                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     28864775                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      1345076                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     11023437                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2599590                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     10387029                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    160957914                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1227467                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     44581683                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2311242                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     16785894                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1957040                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      6755314                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2677779                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data      9942718                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2460532                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     16648656                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      1389682                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     28864775                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      1345076                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     11023437                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2599590                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     10387029                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    160957914                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.411079                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.303030                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.212828                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.935484                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.243902                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.301347                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.375151                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.236434                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.244444                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.336810                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.443526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.301508                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.210983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.935484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.242291                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.299832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.375151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.236434                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.242826                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.343676                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.443526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.301508                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.210983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.935484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.242291                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.299832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.375151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.236434                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.242826                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.343676                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 94420.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92261.361702                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 88893.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93254.966667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 93192.380952                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92538.547945                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 92337.206897                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 90388.345455                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 94635.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93009.251397                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 92645.466667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92812.781350                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 96076.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 90356.040984                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 96281.111111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 94427.536364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92556.752233                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 92585.450000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92585.450000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 94420.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92301.621118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 88893.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93254.966667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 93192.380952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92538.547945                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 92337.206897                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 90388.345455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 94635.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 93009.251397                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 92645.466667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92812.781350                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 96076.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 90356.040984                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 96281.111111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 94427.536364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92557.742381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 94420.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92301.621118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 88893.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93254.966667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 93192.380952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92538.547945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 92337.206897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 90388.345455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 94635.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 93009.251397                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 92645.466667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92812.781350                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 96076.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 90356.040984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 96281.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 94427.536364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92557.742381                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               501.744775                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132660                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1494288.167331                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.744775                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          489                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020424                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.783654                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.804078                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       124730                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         124730                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       124730                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          124730                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       124730                       # number of overall hits
system.cpu0.icache.overall_hits::total         124730                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2579436                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2579436                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2579436                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2579436                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2579436                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2579436                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       124747                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       124747                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       124747                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       124747                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       124747                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       124747                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 151731.529412                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 151731.529412                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 151731.529412                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 151731.529412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 151731.529412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 151731.529412                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2093874                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2093874                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2093874                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2093874                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2093874                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2093874                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161067.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 161067.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 161067.230769                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 161067.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 161067.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 161067.230769                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  1089                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               125035959                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  1345                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              92963.538290                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   189.802756                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    66.197244                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.741417                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.258583                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        94563                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          94563                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        76456                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         76456                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          156                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          156                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          152                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       171019                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          171019                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       171019                       # number of overall hits
system.cpu0.dcache.overall_hits::total         171019                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2418                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2418                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          441                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          441                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2859                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2859                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2859                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2859                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    301409310                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    301409310                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     78772568                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     78772568                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    380181878                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    380181878                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    380181878                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    380181878                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        96981                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        96981                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       173878                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       173878                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       173878                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       173878                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.024933                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.024933                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.005735                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005735                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.016443                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.016443                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.016443                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.016443                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 124652.320099                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 124652.320099                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 178622.603175                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 178622.603175                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 132977.222106                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 132977.222106                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 132977.222106                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 132977.222106                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          551                       # number of writebacks
system.cpu0.dcache.writebacks::total              551                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1389                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1389                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          381                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          381                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1770                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1770                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1770                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1770                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         1029                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1029                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           60                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           60                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         1089                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1089                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         1089                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1089                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    108423196                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    108423196                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9566286                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9566286                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    117989482                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    117989482                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    117989482                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    117989482                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.010610                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010610                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000780                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000780                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.006263                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006263                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.006263                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006263                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 105367.537415                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 105367.537415                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 159438.100000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 159438.100000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 108346.631772                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 108346.631772                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 108346.631772                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 108346.631772                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               550.792174                       # Cycle average of tags in use
system.cpu1.icache.total_refs               643068926                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1162873.283906                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    25.692992                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   525.099182                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.041175                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.841505                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.882680                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       128704                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         128704                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       128704                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          128704                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       128704                       # number of overall hits
system.cpu1.icache.overall_hits::total         128704                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           33                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           33                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           33                       # number of overall misses
system.cpu1.icache.overall_misses::total           33                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4929911                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4929911                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4929911                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4929911                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4929911                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4929911                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       128737                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       128737                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       128737                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       128737                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       128737                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       128737                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000256                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000256                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000256                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000256                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000256                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000256                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 149391.242424                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 149391.242424                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 149391.242424                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 149391.242424                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 149391.242424                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 149391.242424                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           27                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           27                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           27                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4256065                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4256065                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4256065                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4256065                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4256065                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4256065                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000210                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000210                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000210                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000210                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 157632.037037                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 157632.037037                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 157632.037037                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 157632.037037                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 157632.037037                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 157632.037037                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   597                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               150602557                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   853                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              176556.338804                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   156.565549                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    99.434451                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.611584                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.388416                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       179120                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         179120                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        38296                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         38296                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           92                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           92                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           91                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           91                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       217416                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          217416                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       217416                       # number of overall hits
system.cpu1.dcache.overall_hits::total         217416                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1992                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1992                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           15                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2007                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2007                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2007                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2007                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    205974887                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    205974887                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1244425                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1244425                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    207219312                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    207219312                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    207219312                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    207219312                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       181112                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       181112                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        38311                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        38311                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       219423                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       219423                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       219423                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       219423                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010999                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010999                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000392                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000392                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009147                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009147                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009147                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009147                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 103401.047691                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103401.047691                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 82961.666667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82961.666667                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 103248.286996                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103248.286996                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 103248.286996                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103248.286996                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           76                       # number of writebacks
system.cpu1.dcache.writebacks::total               76                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1398                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1398                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1410                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1410                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1410                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1410                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          594                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          594                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          597                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          597                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          597                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          597                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     56778245                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     56778245                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     56970545                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     56970545                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     56970545                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     56970545                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003280                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003280                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002721                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002721                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002721                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002721                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95586.271044                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95586.271044                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 95428.048576                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95428.048576                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 95428.048576                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95428.048576                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               467.186998                       # Cycle average of tags in use
system.cpu2.icache.total_refs               749856485                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   478                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1568737.416318                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.186998                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.019530                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.748697                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       130010                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         130010                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       130010                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          130010                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       130010                       # number of overall hits
system.cpu2.icache.overall_hits::total         130010                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           29                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           29                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           29                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            29                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           29                       # number of overall misses
system.cpu2.icache.overall_misses::total           29                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4334663                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4334663                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4334663                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4334663                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4334663                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4334663                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       130039                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       130039                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       130039                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       130039                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       130039                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       130039                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000223                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000223                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000223                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000223                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000223                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000223                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 149471.137931                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 149471.137931                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 149471.137931                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 149471.137931                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 149471.137931                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 149471.137931                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           23                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           23                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           23                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           23                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           23                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           23                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3514773                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3514773                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3514773                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3514773                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3514773                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3514773                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000177                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000177                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000177                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000177                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 152816.217391                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 152816.217391                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 152816.217391                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 152816.217391                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 152816.217391                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 152816.217391                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   346                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               108861213                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   602                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              180832.579734                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   116.631014                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   139.368986                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.455590                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.544410                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       102610                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         102610                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        75267                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         75267                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          190                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          190                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          184                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          184                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       177877                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          177877                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       177877                       # number of overall hits
system.cpu2.dcache.overall_hits::total         177877                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data          875                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          875                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           12                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data          887                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           887                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data          887                       # number of overall misses
system.cpu2.dcache.overall_misses::total          887                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data     82738504                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     82738504                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1077731                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1077731                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data     83816235                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     83816235                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data     83816235                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     83816235                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       103485                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       103485                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        75279                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        75279                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       178764                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       178764                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       178764                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       178764                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008455                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008455                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000159                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000159                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004962                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004962                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004962                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004962                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 94558.290286                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 94558.290286                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 89810.916667                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 89810.916667                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 94494.064262                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 94494.064262                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 94494.064262                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 94494.064262                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           78                       # number of writebacks
system.cpu2.dcache.writebacks::total               78                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          532                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          532                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            9                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          541                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          541                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          541                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          541                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          343                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          343                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          346                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          346                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     29473686                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     29473686                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       208381                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       208381                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     29682067                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     29682067                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     29682067                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     29682067                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003314                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003314                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000040                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001936                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001936                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001936                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001936                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 85929.113703                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85929.113703                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 69460.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 69460.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 85786.320809                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85786.320809                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 85786.320809                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85786.320809                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               500.621780                       # Cycle average of tags in use
system.cpu3.icache.total_refs               746408521                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1475115.654150                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    25.621780                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.041061                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.802278                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       128845                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         128845                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       128845                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          128845                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       128845                       # number of overall hits
system.cpu3.icache.overall_hits::total         128845                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.cpu3.icache.overall_misses::total           40                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6319613                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6319613                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6319613                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6319613                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6319613                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6319613                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       128885                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       128885                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       128885                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       128885                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       128885                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       128885                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000310                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000310                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000310                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000310                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000310                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000310                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 157990.325000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 157990.325000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 157990.325000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 157990.325000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 157990.325000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 157990.325000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           31                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           31                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           31                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5024416                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5024416                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5024416                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5024416                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5024416                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5024416                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000241                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000241                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000241                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000241                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000241                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000241                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 162077.935484                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 162077.935484                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 162077.935484                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 162077.935484                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 162077.935484                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 162077.935484                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   454                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               112761309                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   710                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              158818.745070                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   158.820923                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    97.179077                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.620394                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.379606                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        86983                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          86983                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        72416                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         72416                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          175                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          175                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          174                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          174                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       159399                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          159399                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       159399                       # number of overall hits
system.cpu3.dcache.overall_hits::total         159399                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1444                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1444                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           16                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1460                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1460                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1460                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1460                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    157182028                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    157182028                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1299844                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1299844                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    158481872                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    158481872                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    158481872                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    158481872                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        88427                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        88427                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        72432                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        72432                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          174                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          174                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       160859                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       160859                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       160859                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       160859                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016330                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016330                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000221                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000221                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009076                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009076                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009076                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009076                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 108851.819945                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 108851.819945                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 81240.250000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 81240.250000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 108549.227397                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 108549.227397                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 108549.227397                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 108549.227397                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           96                       # number of writebacks
system.cpu3.dcache.writebacks::total               96                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          993                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          993                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           13                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1006                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1006                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1006                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1006                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          451                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          451                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          454                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          454                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          454                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          454                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     40218634                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     40218634                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       207769                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       207769                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     40426403                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     40426403                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     40426403                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     40426403                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005100                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005100                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002822                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002822                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002822                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002822                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 89176.572062                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89176.572062                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 69256.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 69256.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 89044.940529                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89044.940529                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 89044.940529                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89044.940529                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               550.536282                       # Cycle average of tags in use
system.cpu4.icache.total_refs               643068886                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1162873.211573                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    25.437139                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.099143                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.040765                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.841505                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.882270                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       128664                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         128664                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       128664                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          128664                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       128664                       # number of overall hits
system.cpu4.icache.overall_hits::total         128664                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.cpu4.icache.overall_misses::total           35                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      5417733                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      5417733                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      5417733                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      5417733                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      5417733                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      5417733                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       128699                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       128699                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       128699                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       128699                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       128699                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       128699                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000272                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000272                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000272                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000272                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000272                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000272                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 154792.371429                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 154792.371429                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 154792.371429                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 154792.371429                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 154792.371429                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 154792.371429                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            8                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            8                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4498109                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4498109                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4498109                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4498109                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4498109                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4498109                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000210                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000210                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000210                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000210                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 166596.629630                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 166596.629630                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 166596.629630                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 166596.629630                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 166596.629630                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 166596.629630                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   597                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               150602929                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   853                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              176556.774912                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   156.510024                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    99.489976                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.611367                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.388633                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       179492                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         179492                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        38296                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         38296                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           92                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           92                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           91                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           91                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       217788                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          217788                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       217788                       # number of overall hits
system.cpu4.dcache.overall_hits::total         217788                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2013                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2013                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           15                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2028                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2028                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2028                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2028                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    207873444                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    207873444                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1241210                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1241210                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    209114654                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    209114654                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    209114654                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    209114654                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       181505                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       181505                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        38311                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        38311                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       219816                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       219816                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       219816                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       219816                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.011091                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.011091                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000392                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000392                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.009226                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.009226                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.009226                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.009226                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 103265.496274                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 103265.496274                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 82747.333333                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 82747.333333                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 103113.734714                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 103113.734714                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 103113.734714                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 103113.734714                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           74                       # number of writebacks
system.cpu4.dcache.writebacks::total               74                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1419                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1419                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           12                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1431                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1431                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1431                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1431                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          594                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          594                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          597                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          597                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          597                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          597                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     56814543                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     56814543                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     57006843                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     57006843                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     57006843                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     57006843                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003273                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003273                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002716                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002716                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002716                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002716                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 95647.378788                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 95647.378788                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 95488.849246                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 95488.849246                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 95488.849246                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 95488.849246                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               557.561182                       # Cycle average of tags in use
system.cpu5.icache.total_refs               765406208                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1371695.713262                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    14.561182                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          543                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.023335                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.870192                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.893528                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       125310                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         125310                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       125310                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          125310                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       125310                       # number of overall hits
system.cpu5.icache.overall_hits::total         125310                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           18                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           18                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           18                       # number of overall misses
system.cpu5.icache.overall_misses::total           18                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      2785057                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2785057                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      2785057                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2785057                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      2785057                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2785057                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       125328                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       125328                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       125328                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       125328                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       125328                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       125328                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000144                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000144                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 154725.388889                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 154725.388889                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 154725.388889                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 154725.388889                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 154725.388889                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 154725.388889                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            3                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            3                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            3                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           15                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           15                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           15                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      2402748                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      2402748                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      2402748                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      2402748                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      2402748                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      2402748                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000120                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000120                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 160183.200000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 160183.200000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 160183.200000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 160183.200000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 160183.200000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 160183.200000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   829                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               287890014                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1085                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              265336.418433                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   101.634111                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   154.365889                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.397008                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.602992                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       321747                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         321747                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       175558                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        175558                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           86                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           86                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       497305                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          497305                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       497305                       # number of overall hits
system.cpu5.dcache.overall_hits::total         497305                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2975                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2975                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2975                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2975                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2975                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2975                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    335209426                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    335209426                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    335209426                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    335209426                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    335209426                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    335209426                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       324722                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       324722                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       175558                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       175558                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       500280                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       500280                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       500280                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       500280                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009162                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009162                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005947                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005947                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005947                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005947                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 112675.437311                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 112675.437311                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 112675.437311                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 112675.437311                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 112675.437311                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 112675.437311                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          170                       # number of writebacks
system.cpu5.dcache.writebacks::total              170                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         2146                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         2146                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         2146                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         2146                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         2146                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         2146                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          829                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          829                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          829                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          829                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          829                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          829                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     85857440                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     85857440                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     85857440                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     85857440                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     85857440                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     85857440                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002553                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002553                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001657                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001657                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001657                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001657                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 103567.478890                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 103567.478890                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 103567.478890                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 103567.478890                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 103567.478890                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 103567.478890                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               495.839750                       # Cycle average of tags in use
system.cpu6.icache.total_refs               746972581                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1505993.106855                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    13.839750                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.022179                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.794615                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       127969                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         127969                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       127969                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          127969                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       127969                       # number of overall hits
system.cpu6.icache.overall_hits::total         127969                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           20                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           20                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           20                       # number of overall misses
system.cpu6.icache.overall_misses::total           20                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      3167413                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      3167413                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      3167413                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      3167413                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      3167413                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      3167413                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       127989                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       127989                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       127989                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       127989                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       127989                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       127989                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000156                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000156                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000156                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000156                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000156                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 158370.650000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 158370.650000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 158370.650000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 158370.650000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 158370.650000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 158370.650000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            6                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            6                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            6                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      2275344                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      2275344                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      2275344                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      2275344                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      2275344                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      2275344                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000109                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000109                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000109                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000109                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 162524.571429                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 162524.571429                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 162524.571429                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 162524.571429                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 162524.571429                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 162524.571429                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   516                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               117715642                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   772                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              152481.401554                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   167.273345                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    88.726655                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.653412                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.346588                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        88292                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          88292                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        74132                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         74132                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          178                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          178                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          170                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       162424                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          162424                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       162424                       # number of overall hits
system.cpu6.dcache.overall_hits::total         162424                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1784                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1784                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           51                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           51                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1835                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1835                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1835                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1835                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    199891554                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    199891554                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      6456208                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      6456208                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    206347762                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    206347762                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    206347762                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    206347762                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        90076                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        90076                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        74183                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        74183                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       164259                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       164259                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       164259                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       164259                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.019805                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.019805                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000687                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000687                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011171                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011171                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011171                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011171                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 112046.835202                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 112046.835202                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 126592.313725                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 126592.313725                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 112451.096458                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 112451.096458                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 112451.096458                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 112451.096458                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          212                       # number of writebacks
system.cpu6.dcache.writebacks::total              212                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1268                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1268                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           51                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           51                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1319                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1319                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1319                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1319                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          516                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          516                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          516                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     45376306                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     45376306                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     45376306                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     45376306                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     45376306                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     45376306                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.005728                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.005728                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003141                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003141                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003141                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003141                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 87938.577519                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 87938.577519                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 87938.577519                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 87938.577519                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 87938.577519                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 87938.577519                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               499.216737                       # Cycle average of tags in use
system.cpu7.icache.total_refs               746408471                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1480969.188492                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    24.216737                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.038809                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.800027                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       128795                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         128795                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       128795                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          128795                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       128795                       # number of overall hits
system.cpu7.icache.overall_hits::total         128795                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.cpu7.icache.overall_misses::total           39                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      6070367                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      6070367                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      6070367                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      6070367                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      6070367                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      6070367                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       128834                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       128834                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       128834                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       128834                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       128834                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       128834                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000303                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000303                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000303                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000303                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000303                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000303                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 155650.435897                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 155650.435897                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 155650.435897                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 155650.435897                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 155650.435897                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 155650.435897                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           29                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           29                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           29                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4755439                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4755439                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4755439                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4755439                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4755439                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4755439                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000225                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000225                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000225                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000225                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000225                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000225                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 163980.655172                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 163980.655172                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 163980.655172                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 163980.655172                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 163980.655172                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 163980.655172                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   453                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               112761125                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   709                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              159042.489422                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   158.798968                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    97.201032                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.620308                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.379692                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        86869                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          86869                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        72346                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         72346                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          175                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          175                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          174                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          174                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       159215                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          159215                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       159215                       # number of overall hits
system.cpu7.dcache.overall_hits::total         159215                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1442                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1442                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           18                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           18                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1460                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1460                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1460                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1460                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    159437959                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    159437959                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1418745                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1418745                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    160856704                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    160856704                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    160856704                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    160856704                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        88311                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        88311                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        72364                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        72364                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          174                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          174                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       160675                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       160675                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       160675                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       160675                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.016329                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.016329                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000249                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000249                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.009087                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.009087                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.009087                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.009087                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 110567.239251                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 110567.239251                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 78819.166667                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 78819.166667                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 110175.824658                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 110175.824658                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 110175.824658                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 110175.824658                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           96                       # number of writebacks
system.cpu7.dcache.writebacks::total               96                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          992                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          992                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           15                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1007                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1007                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1007                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1007                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          450                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          450                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          453                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          453                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     40542754                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     40542754                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       217480                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       217480                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     40760234                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     40760234                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     40760234                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     40760234                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.005096                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.005096                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002819                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002819                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002819                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002819                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 90095.008889                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 90095.008889                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 72493.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 72493.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 89978.441501                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 89978.441501                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 89978.441501                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 89978.441501                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
