<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=9&amp;t=192" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2005-02-14T11:51:54-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=9&amp;t=192</id>
<entry>
<author><name><![CDATA[Quietust]]></name></author>
<updated>2005-02-14T11:51:54-07:00</updated>
<published>2005-02-14T11:51:54-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=192&amp;p=1232#p1232</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=192&amp;p=1232#p1232"/>
<title type="html"><![CDATA[MMC1 help]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=192&amp;p=1232#p1232"><![CDATA[
1. PRG A13 is used to select between 8000-9FFF/A000-BFFF and C000-DFFF/E000-FFFF, as you just realized.<br /><br />2. PRG_CE is used, along with R/W, to detect writes to $8000-$FFFF so the MMC1 can catch them.<br /><br />3. CHR A10 is a PPU <strong>output</strong> - mirroring is determined based on VRAM A10, an <strong>input</strong> on the 2KB onboard nametable RAM. VRAM A10 is usually connected to either PPU A10 or PPU A11; in this case, it's connected directly to the MMC1.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=7">Quietust</a> — Mon Feb 14, 2005 11:51 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Memblers]]></name></author>
<updated>2005-02-14T11:49:21-07:00</updated>
<published>2005-02-14T11:49:21-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=192&amp;p=1231#p1231</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=192&amp;p=1231#p1231"/>
<title type="html"><![CDATA[MMC1 help]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=192&amp;p=1231#p1231"><![CDATA[
There's two cart pins for CHR A10.  The output one for the cart's CHR, and the input one that goes to the internal CHR-RAM (nametables).<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=10">Memblers</a> — Mon Feb 14, 2005 11:49 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[teaguecl]]></name></author>
<updated>2005-02-14T11:43:33-07:00</updated>
<published>2005-02-14T11:43:33-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=192&amp;p=1230#p1230</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=192&amp;p=1230#p1230"/>
<title type="html"><![CDATA[MMC1 help]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=192&amp;p=1230#p1230"><![CDATA[
Ok, I think I've answered one of these questions.  A13 is required to distinguish which of the 4 internal registers to write to.  I was working on the PRG address decoder last night, and while I needed A14 I did not use A13.  I totally forgot about the upper level register selection.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=29">teaguecl</a> — Mon Feb 14, 2005 11:43 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[teaguecl]]></name></author>
<updated>2005-02-14T11:03:53-07:00</updated>
<published>2005-02-14T11:03:53-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=192&amp;p=1229#p1229</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=192&amp;p=1229#p1229"/>
<title type="html"><![CDATA[MMC1 help]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=192&amp;p=1229#p1229"><![CDATA[
I'm trying to re-implement the MMC1 chip in an FPGA and am having some trouble understanding a few things about it.<br /><br />1. Why is the PRG A13 line connected to the MMC1 chip?  I don't see any reason why it should need this line, as it only distinguishes between 8KB banks and MMC1 operates on banks of at least 16KB.  What is it used for?<br /><br />2. PRG_CE line also goes to MMC1, and I'm not sure why.  I don't see any reason for this.  As far as I can tell MMC1 takes PRG_CE in from the 2A03 and outputs another CE line that goes to the ROM chip, but I don't see any difference in the two signals.  Is MMC1 just a passthrough for this signal, and if so, why not just route the line from the 2A03 to the ROM?<br /><br />3. CHR A10 is an output of the 2C02 and is connected to both the MMC1 chip and the CHR ROM.  To do mirroring the MMC1 chip has to force this line low in certain situations.  How is this not a bus contention problem if both the 2C02 and the MMC1 are driving this pin?<br /><br />Thanks for the help, I'll post my schematics and Verilog code as soon as I've tested it in a real cart.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=29">teaguecl</a> — Mon Feb 14, 2005 11:03 am</p><hr />
]]></content>
</entry>
</feed>