{"vcs1":{"timestamp_begin":1675708681.888129666, "rt":0.29, "ut":0.11, "st":0.09}}
{"vcselab":{"timestamp_begin":1675708682.208315532, "rt":0.25, "ut":0.15, "st":0.04}}
{"link":{"timestamp_begin":1675708682.474413843, "rt":0.23, "ut":0.09, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1675708681.691760340}
{"VCS_COMP_START_TIME": 1675708681.691760340}
{"VCS_COMP_END_TIME": 1675708682.742277973}
{"VCS_USER_OPTIONS": "-sverilog -nc hw2prob3.sv"}
{"vcs1": {"peak_mem": 337352}}
{"stitch_vcselab": {"peak_mem": 222560}}
