/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Rx_PC */
#define Rx_PC__0__INTTYPE CYREG_PICU1_INTTYPE7
#define Rx_PC__0__MASK 0x80u
#define Rx_PC__0__PC CYREG_PRT1_PC7
#define Rx_PC__0__PORT 1u
#define Rx_PC__0__SHIFT 7u
#define Rx_PC__AG CYREG_PRT1_AG
#define Rx_PC__AMUX CYREG_PRT1_AMUX
#define Rx_PC__BIE CYREG_PRT1_BIE
#define Rx_PC__BIT_MASK CYREG_PRT1_BIT_MASK
#define Rx_PC__BYP CYREG_PRT1_BYP
#define Rx_PC__CTL CYREG_PRT1_CTL
#define Rx_PC__DM0 CYREG_PRT1_DM0
#define Rx_PC__DM1 CYREG_PRT1_DM1
#define Rx_PC__DM2 CYREG_PRT1_DM2
#define Rx_PC__DR CYREG_PRT1_DR
#define Rx_PC__INP_DIS CYREG_PRT1_INP_DIS
#define Rx_PC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Rx_PC__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Rx_PC__LCD_EN CYREG_PRT1_LCD_EN
#define Rx_PC__MASK 0x80u
#define Rx_PC__PORT 1u
#define Rx_PC__PRT CYREG_PRT1_PRT
#define Rx_PC__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Rx_PC__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Rx_PC__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Rx_PC__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Rx_PC__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Rx_PC__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Rx_PC__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Rx_PC__PS CYREG_PRT1_PS
#define Rx_PC__SHIFT 7u
#define Rx_PC__SLW CYREG_PRT1_SLW

/* TIA_1 */
#define TIA_1_SC__BST CYREG_SC0_BST
#define TIA_1_SC__CLK CYREG_SC0_CLK
#define TIA_1_SC__CMPINV CYREG_SC_CMPINV
#define TIA_1_SC__CMPINV_MASK 0x01u
#define TIA_1_SC__CPTR CYREG_SC_CPTR
#define TIA_1_SC__CPTR_MASK 0x01u
#define TIA_1_SC__CR0 CYREG_SC0_CR0
#define TIA_1_SC__CR1 CYREG_SC0_CR1
#define TIA_1_SC__CR2 CYREG_SC0_CR2
#define TIA_1_SC__MSK CYREG_SC_MSK
#define TIA_1_SC__MSK_MASK 0x01u
#define TIA_1_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define TIA_1_SC__PM_ACT_MSK 0x01u
#define TIA_1_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define TIA_1_SC__PM_STBY_MSK 0x01u
#define TIA_1_SC__SR CYREG_SC_SR
#define TIA_1_SC__SR_MASK 0x01u
#define TIA_1_SC__SW0 CYREG_SC0_SW0
#define TIA_1_SC__SW10 CYREG_SC0_SW10
#define TIA_1_SC__SW2 CYREG_SC0_SW2
#define TIA_1_SC__SW3 CYREG_SC0_SW3
#define TIA_1_SC__SW4 CYREG_SC0_SW4
#define TIA_1_SC__SW6 CYREG_SC0_SW6
#define TIA_1_SC__SW7 CYREG_SC0_SW7
#define TIA_1_SC__SW8 CYREG_SC0_SW8
#define TIA_1_SC__WRK1 CYREG_SC_WRK1
#define TIA_1_SC__WRK1_MASK 0x01u

/* Tx_PC */
#define Tx_PC__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Tx_PC__0__MASK 0x40u
#define Tx_PC__0__PC CYREG_PRT1_PC6
#define Tx_PC__0__PORT 1u
#define Tx_PC__0__SHIFT 6u
#define Tx_PC__AG CYREG_PRT1_AG
#define Tx_PC__AMUX CYREG_PRT1_AMUX
#define Tx_PC__BIE CYREG_PRT1_BIE
#define Tx_PC__BIT_MASK CYREG_PRT1_BIT_MASK
#define Tx_PC__BYP CYREG_PRT1_BYP
#define Tx_PC__CTL CYREG_PRT1_CTL
#define Tx_PC__DM0 CYREG_PRT1_DM0
#define Tx_PC__DM1 CYREG_PRT1_DM1
#define Tx_PC__DM2 CYREG_PRT1_DM2
#define Tx_PC__DR CYREG_PRT1_DR
#define Tx_PC__INP_DIS CYREG_PRT1_INP_DIS
#define Tx_PC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Tx_PC__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Tx_PC__LCD_EN CYREG_PRT1_LCD_EN
#define Tx_PC__MASK 0x40u
#define Tx_PC__PORT 1u
#define Tx_PC__PRT CYREG_PRT1_PRT
#define Tx_PC__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Tx_PC__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Tx_PC__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Tx_PC__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Tx_PC__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Tx_PC__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Tx_PC__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Tx_PC__PS CYREG_PRT1_PS
#define Tx_PC__SHIFT 6u
#define Tx_PC__SLW CYREG_PRT1_SLW

/* RX_TFT */
#define RX_TFT__0__INTTYPE CYREG_PICU12_INTTYPE4
#define RX_TFT__0__MASK 0x10u
#define RX_TFT__0__PC CYREG_PRT12_PC4
#define RX_TFT__0__PORT 12u
#define RX_TFT__0__SHIFT 4u
#define RX_TFT__AG CYREG_PRT12_AG
#define RX_TFT__BIE CYREG_PRT12_BIE
#define RX_TFT__BIT_MASK CYREG_PRT12_BIT_MASK
#define RX_TFT__BYP CYREG_PRT12_BYP
#define RX_TFT__DM0 CYREG_PRT12_DM0
#define RX_TFT__DM1 CYREG_PRT12_DM1
#define RX_TFT__DM2 CYREG_PRT12_DM2
#define RX_TFT__DR CYREG_PRT12_DR
#define RX_TFT__INP_DIS CYREG_PRT12_INP_DIS
#define RX_TFT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RX_TFT__MASK 0x10u
#define RX_TFT__PORT 12u
#define RX_TFT__PRT CYREG_PRT12_PRT
#define RX_TFT__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RX_TFT__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RX_TFT__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RX_TFT__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RX_TFT__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RX_TFT__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RX_TFT__PS CYREG_PRT12_PS
#define RX_TFT__SHIFT 4u
#define RX_TFT__SIO_CFG CYREG_PRT12_SIO_CFG
#define RX_TFT__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RX_TFT__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RX_TFT__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RX_TFT__SLW CYREG_PRT12_SLW

/* TX_TFT */
#define TX_TFT__0__INTTYPE CYREG_PICU12_INTTYPE5
#define TX_TFT__0__MASK 0x20u
#define TX_TFT__0__PC CYREG_PRT12_PC5
#define TX_TFT__0__PORT 12u
#define TX_TFT__0__SHIFT 5u
#define TX_TFT__AG CYREG_PRT12_AG
#define TX_TFT__BIE CYREG_PRT12_BIE
#define TX_TFT__BIT_MASK CYREG_PRT12_BIT_MASK
#define TX_TFT__BYP CYREG_PRT12_BYP
#define TX_TFT__DM0 CYREG_PRT12_DM0
#define TX_TFT__DM1 CYREG_PRT12_DM1
#define TX_TFT__DM2 CYREG_PRT12_DM2
#define TX_TFT__DR CYREG_PRT12_DR
#define TX_TFT__INP_DIS CYREG_PRT12_INP_DIS
#define TX_TFT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define TX_TFT__MASK 0x20u
#define TX_TFT__PORT 12u
#define TX_TFT__PRT CYREG_PRT12_PRT
#define TX_TFT__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define TX_TFT__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define TX_TFT__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define TX_TFT__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define TX_TFT__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define TX_TFT__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define TX_TFT__PS CYREG_PRT12_PS
#define TX_TFT__SHIFT 5u
#define TX_TFT__SIO_CFG CYREG_PRT12_SIO_CFG
#define TX_TFT__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define TX_TFT__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define TX_TFT__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define TX_TFT__SLW CYREG_PRT12_SLW

/* Timer1 */
#define Timer1_Function__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Timer1_Function__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Timer1_Function__INTC_MASK 0x04u
#define Timer1_Function__INTC_NUMBER 2u
#define Timer1_Function__INTC_PRIOR_NUM 7u
#define Timer1_Function__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define Timer1_Function__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Timer1_Function__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define Timer1_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer1_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer1_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer1_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer1_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer1_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer1_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer1_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer1_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer1_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer1_TimerHW__PM_ACT_MSK 0x01u
#define Timer1_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer1_TimerHW__PM_STBY_MSK 0x01u
#define Timer1_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer1_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer1_TimerHW__SR0 CYREG_TMR0_SR0

/* emFile */
#define emFile_Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define emFile_Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define emFile_Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define emFile_Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define emFile_Clock_1__INDEX 0x00u
#define emFile_Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define emFile_Clock_1__PM_ACT_MSK 0x01u
#define emFile_Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define emFile_Clock_1__PM_STBY_MSK 0x01u
#define emFile_miso0__0__INTTYPE CYREG_PICU2_INTTYPE3
#define emFile_miso0__0__MASK 0x08u
#define emFile_miso0__0__PC CYREG_PRT2_PC3
#define emFile_miso0__0__PORT 2u
#define emFile_miso0__0__SHIFT 3u
#define emFile_miso0__AG CYREG_PRT2_AG
#define emFile_miso0__AMUX CYREG_PRT2_AMUX
#define emFile_miso0__BIE CYREG_PRT2_BIE
#define emFile_miso0__BIT_MASK CYREG_PRT2_BIT_MASK
#define emFile_miso0__BYP CYREG_PRT2_BYP
#define emFile_miso0__CTL CYREG_PRT2_CTL
#define emFile_miso0__DM0 CYREG_PRT2_DM0
#define emFile_miso0__DM1 CYREG_PRT2_DM1
#define emFile_miso0__DM2 CYREG_PRT2_DM2
#define emFile_miso0__DR CYREG_PRT2_DR
#define emFile_miso0__INP_DIS CYREG_PRT2_INP_DIS
#define emFile_miso0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define emFile_miso0__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define emFile_miso0__LCD_EN CYREG_PRT2_LCD_EN
#define emFile_miso0__MASK 0x08u
#define emFile_miso0__PORT 2u
#define emFile_miso0__PRT CYREG_PRT2_PRT
#define emFile_miso0__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define emFile_miso0__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define emFile_miso0__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define emFile_miso0__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define emFile_miso0__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define emFile_miso0__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define emFile_miso0__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define emFile_miso0__PS CYREG_PRT2_PS
#define emFile_miso0__SHIFT 3u
#define emFile_miso0__SLW CYREG_PRT2_SLW
#define emFile_mosi0__0__INTTYPE CYREG_PICU2_INTTYPE1
#define emFile_mosi0__0__MASK 0x02u
#define emFile_mosi0__0__PC CYREG_PRT2_PC1
#define emFile_mosi0__0__PORT 2u
#define emFile_mosi0__0__SHIFT 1u
#define emFile_mosi0__AG CYREG_PRT2_AG
#define emFile_mosi0__AMUX CYREG_PRT2_AMUX
#define emFile_mosi0__BIE CYREG_PRT2_BIE
#define emFile_mosi0__BIT_MASK CYREG_PRT2_BIT_MASK
#define emFile_mosi0__BYP CYREG_PRT2_BYP
#define emFile_mosi0__CTL CYREG_PRT2_CTL
#define emFile_mosi0__DM0 CYREG_PRT2_DM0
#define emFile_mosi0__DM1 CYREG_PRT2_DM1
#define emFile_mosi0__DM2 CYREG_PRT2_DM2
#define emFile_mosi0__DR CYREG_PRT2_DR
#define emFile_mosi0__INP_DIS CYREG_PRT2_INP_DIS
#define emFile_mosi0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define emFile_mosi0__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define emFile_mosi0__LCD_EN CYREG_PRT2_LCD_EN
#define emFile_mosi0__MASK 0x02u
#define emFile_mosi0__PORT 2u
#define emFile_mosi0__PRT CYREG_PRT2_PRT
#define emFile_mosi0__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define emFile_mosi0__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define emFile_mosi0__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define emFile_mosi0__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define emFile_mosi0__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define emFile_mosi0__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define emFile_mosi0__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define emFile_mosi0__PS CYREG_PRT2_PS
#define emFile_mosi0__SHIFT 1u
#define emFile_mosi0__SLW CYREG_PRT2_SLW
#define emFile_sclk0__0__INTTYPE CYREG_PICU2_INTTYPE2
#define emFile_sclk0__0__MASK 0x04u
#define emFile_sclk0__0__PC CYREG_PRT2_PC2
#define emFile_sclk0__0__PORT 2u
#define emFile_sclk0__0__SHIFT 2u
#define emFile_sclk0__AG CYREG_PRT2_AG
#define emFile_sclk0__AMUX CYREG_PRT2_AMUX
#define emFile_sclk0__BIE CYREG_PRT2_BIE
#define emFile_sclk0__BIT_MASK CYREG_PRT2_BIT_MASK
#define emFile_sclk0__BYP CYREG_PRT2_BYP
#define emFile_sclk0__CTL CYREG_PRT2_CTL
#define emFile_sclk0__DM0 CYREG_PRT2_DM0
#define emFile_sclk0__DM1 CYREG_PRT2_DM1
#define emFile_sclk0__DM2 CYREG_PRT2_DM2
#define emFile_sclk0__DR CYREG_PRT2_DR
#define emFile_sclk0__INP_DIS CYREG_PRT2_INP_DIS
#define emFile_sclk0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define emFile_sclk0__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define emFile_sclk0__LCD_EN CYREG_PRT2_LCD_EN
#define emFile_sclk0__MASK 0x04u
#define emFile_sclk0__PORT 2u
#define emFile_sclk0__PRT CYREG_PRT2_PRT
#define emFile_sclk0__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define emFile_sclk0__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define emFile_sclk0__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define emFile_sclk0__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define emFile_sclk0__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define emFile_sclk0__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define emFile_sclk0__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define emFile_sclk0__PS CYREG_PRT2_PS
#define emFile_sclk0__SHIFT 2u
#define emFile_sclk0__SLW CYREG_PRT2_SLW
#define emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define emFile_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define emFile_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define emFile_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define emFile_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define emFile_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define emFile_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define emFile_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define emFile_SPI0_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define emFile_SPI0_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define emFile_SPI0_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define emFile_SPI0_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define emFile_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define emFile_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define emFile_SPI0_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define emFile_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define emFile_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define emFile_SPI0_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define emFile_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define emFile_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define emFile_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define emFile_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define emFile_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define emFile_SPI0_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define emFile_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define emFile_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define emFile_SPI0_BSPIM_RxStsReg__4__MASK 0x10u
#define emFile_SPI0_BSPIM_RxStsReg__4__POS 4
#define emFile_SPI0_BSPIM_RxStsReg__5__MASK 0x20u
#define emFile_SPI0_BSPIM_RxStsReg__5__POS 5
#define emFile_SPI0_BSPIM_RxStsReg__6__MASK 0x40u
#define emFile_SPI0_BSPIM_RxStsReg__6__POS 6
#define emFile_SPI0_BSPIM_RxStsReg__MASK 0x70u
#define emFile_SPI0_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB08_MSK
#define emFile_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define emFile_SPI0_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB08_ST
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB09_A0
#define emFile_SPI0_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB09_A1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB09_D0
#define emFile_SPI0_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB09_D1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define emFile_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB09_F0
#define emFile_SPI0_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB09_F1
#define emFile_SPI0_BSPIM_TxStsReg__0__MASK 0x01u
#define emFile_SPI0_BSPIM_TxStsReg__0__POS 0
#define emFile_SPI0_BSPIM_TxStsReg__1__MASK 0x02u
#define emFile_SPI0_BSPIM_TxStsReg__1__POS 1
#define emFile_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define emFile_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define emFile_SPI0_BSPIM_TxStsReg__2__MASK 0x04u
#define emFile_SPI0_BSPIM_TxStsReg__2__POS 2
#define emFile_SPI0_BSPIM_TxStsReg__3__MASK 0x08u
#define emFile_SPI0_BSPIM_TxStsReg__3__POS 3
#define emFile_SPI0_BSPIM_TxStsReg__4__MASK 0x10u
#define emFile_SPI0_BSPIM_TxStsReg__4__POS 4
#define emFile_SPI0_BSPIM_TxStsReg__MASK 0x1Fu
#define emFile_SPI0_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB09_MSK
#define emFile_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define emFile_SPI0_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB09_ST
#define emFile_SPI0_CS__0__INTTYPE CYREG_PICU2_INTTYPE0
#define emFile_SPI0_CS__0__MASK 0x01u
#define emFile_SPI0_CS__0__PC CYREG_PRT2_PC0
#define emFile_SPI0_CS__0__PORT 2u
#define emFile_SPI0_CS__0__SHIFT 0u
#define emFile_SPI0_CS__AG CYREG_PRT2_AG
#define emFile_SPI0_CS__AMUX CYREG_PRT2_AMUX
#define emFile_SPI0_CS__BIE CYREG_PRT2_BIE
#define emFile_SPI0_CS__BIT_MASK CYREG_PRT2_BIT_MASK
#define emFile_SPI0_CS__BYP CYREG_PRT2_BYP
#define emFile_SPI0_CS__CTL CYREG_PRT2_CTL
#define emFile_SPI0_CS__DM0 CYREG_PRT2_DM0
#define emFile_SPI0_CS__DM1 CYREG_PRT2_DM1
#define emFile_SPI0_CS__DM2 CYREG_PRT2_DM2
#define emFile_SPI0_CS__DR CYREG_PRT2_DR
#define emFile_SPI0_CS__INP_DIS CYREG_PRT2_INP_DIS
#define emFile_SPI0_CS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define emFile_SPI0_CS__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define emFile_SPI0_CS__LCD_EN CYREG_PRT2_LCD_EN
#define emFile_SPI0_CS__MASK 0x01u
#define emFile_SPI0_CS__PORT 2u
#define emFile_SPI0_CS__PRT CYREG_PRT2_PRT
#define emFile_SPI0_CS__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define emFile_SPI0_CS__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define emFile_SPI0_CS__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define emFile_SPI0_CS__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define emFile_SPI0_CS__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define emFile_SPI0_CS__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define emFile_SPI0_CS__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define emFile_SPI0_CS__PS CYREG_PRT2_PS
#define emFile_SPI0_CS__SHIFT 0u
#define emFile_SPI0_CS__SLW CYREG_PRT2_SLW

/* Pin_LED */
#define Pin_LED__0__INTTYPE CYREG_PICU2_INTTYPE4
#define Pin_LED__0__MASK 0x10u
#define Pin_LED__0__PC CYREG_PRT2_PC4
#define Pin_LED__0__PORT 2u
#define Pin_LED__0__SHIFT 4u
#define Pin_LED__AG CYREG_PRT2_AG
#define Pin_LED__AMUX CYREG_PRT2_AMUX
#define Pin_LED__BIE CYREG_PRT2_BIE
#define Pin_LED__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_LED__BYP CYREG_PRT2_BYP
#define Pin_LED__CTL CYREG_PRT2_CTL
#define Pin_LED__DM0 CYREG_PRT2_DM0
#define Pin_LED__DM1 CYREG_PRT2_DM1
#define Pin_LED__DM2 CYREG_PRT2_DM2
#define Pin_LED__DR CYREG_PRT2_DR
#define Pin_LED__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_LED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_LED__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_LED__MASK 0x10u
#define Pin_LED__PORT 2u
#define Pin_LED__PRT CYREG_PRT2_PRT
#define Pin_LED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_LED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_LED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_LED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_LED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_LED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_LED__PS CYREG_PRT2_PS
#define Pin_LED__SHIFT 4u
#define Pin_LED__SLW CYREG_PRT2_SLW

/* UART_PC */
#define UART_PC_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_PC_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB11_CTL
#define UART_PC_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define UART_PC_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB11_CTL
#define UART_PC_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define UART_PC_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_PC_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_PC_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB11_MSK
#define UART_PC_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB11_MSK
#define UART_PC_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_PC_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_PC_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_PC_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define UART_PC_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define UART_PC_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB11_ST
#define UART_PC_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define UART_PC_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB11_A0
#define UART_PC_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB11_A1
#define UART_PC_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define UART_PC_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB11_D0
#define UART_PC_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB11_D1
#define UART_PC_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_PC_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define UART_PC_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB11_F0
#define UART_PC_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB11_F1
#define UART_PC_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_PC_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_PC_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_PC_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_PC_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_PC_BUART_sRX_RxSts__3__POS 3
#define UART_PC_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_PC_BUART_sRX_RxSts__4__POS 4
#define UART_PC_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_PC_BUART_sRX_RxSts__5__POS 5
#define UART_PC_BUART_sRX_RxSts__MASK 0x38u
#define UART_PC_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB08_MSK
#define UART_PC_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_PC_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB08_ST
#define UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB08_A0
#define UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB08_A1
#define UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB08_D0
#define UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB08_D1
#define UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB08_F0
#define UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB08_F1
#define UART_PC_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define UART_PC_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define UART_PC_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define UART_PC_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define UART_PC_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_PC_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define UART_PC_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define UART_PC_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define UART_PC_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB11_A0
#define UART_PC_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB11_A1
#define UART_PC_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define UART_PC_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB11_D0
#define UART_PC_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB11_D1
#define UART_PC_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_PC_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define UART_PC_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB11_F0
#define UART_PC_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB11_F1
#define UART_PC_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_PC_BUART_sTX_TxSts__0__POS 0
#define UART_PC_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_PC_BUART_sTX_TxSts__1__POS 1
#define UART_PC_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_PC_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define UART_PC_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_PC_BUART_sTX_TxSts__2__POS 2
#define UART_PC_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_PC_BUART_sTX_TxSts__3__POS 3
#define UART_PC_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_PC_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB11_MSK
#define UART_PC_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_PC_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB11_ST
#define UART_PC_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_PC_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_PC_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_PC_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_PC_IntClock__INDEX 0x02u
#define UART_PC_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_PC_IntClock__PM_ACT_MSK 0x04u
#define UART_PC_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_PC_IntClock__PM_STBY_MSK 0x04u

/* UART_TFT */
#define UART_TFT_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_TFT_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB15_CTL
#define UART_TFT_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define UART_TFT_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB15_CTL
#define UART_TFT_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define UART_TFT_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define UART_TFT_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define UART_TFT_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB15_MSK
#define UART_TFT_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB15_MSK
#define UART_TFT_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define UART_TFT_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define UART_TFT_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_TFT_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB15_ST_CTL
#define UART_TFT_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB15_ST_CTL
#define UART_TFT_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB15_ST
#define UART_TFT_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define UART_TFT_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define UART_TFT_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define UART_TFT_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define UART_TFT_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_TFT_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define UART_TFT_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define UART_TFT_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define UART_TFT_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB13_A0
#define UART_TFT_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB13_A1
#define UART_TFT_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define UART_TFT_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB13_D0
#define UART_TFT_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB13_D1
#define UART_TFT_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_TFT_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define UART_TFT_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB13_F0
#define UART_TFT_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB13_F1
#define UART_TFT_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_TFT_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define UART_TFT_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_TFT_BUART_sRX_RxSts__3__POS 3
#define UART_TFT_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_TFT_BUART_sRX_RxSts__4__POS 4
#define UART_TFT_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_TFT_BUART_sRX_RxSts__5__POS 5
#define UART_TFT_BUART_sRX_RxSts__MASK 0x38u
#define UART_TFT_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB10_MSK
#define UART_TFT_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_TFT_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB10_ST
#define UART_TFT_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define UART_TFT_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB15_A0
#define UART_TFT_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB15_A1
#define UART_TFT_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define UART_TFT_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB15_D0
#define UART_TFT_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB15_D1
#define UART_TFT_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_TFT_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define UART_TFT_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB15_F0
#define UART_TFT_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB15_F1
#define UART_TFT_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define UART_TFT_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define UART_TFT_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define UART_TFT_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define UART_TFT_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define UART_TFT_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define UART_TFT_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_TFT_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define UART_TFT_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define UART_TFT_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define UART_TFT_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB12_A0
#define UART_TFT_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB12_A1
#define UART_TFT_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define UART_TFT_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB12_D0
#define UART_TFT_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB12_D1
#define UART_TFT_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_TFT_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define UART_TFT_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB12_F0
#define UART_TFT_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB12_F1
#define UART_TFT_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_TFT_BUART_sTX_TxSts__0__POS 0
#define UART_TFT_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_TFT_BUART_sTX_TxSts__1__POS 1
#define UART_TFT_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_TFT_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define UART_TFT_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_TFT_BUART_sTX_TxSts__2__POS 2
#define UART_TFT_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_TFT_BUART_sTX_TxSts__3__POS 3
#define UART_TFT_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_TFT_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB12_MSK
#define UART_TFT_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_TFT_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB12_ST
#define UART_TFT_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define UART_TFT_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define UART_TFT_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define UART_TFT_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_TFT_IntClock__INDEX 0x03u
#define UART_TFT_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_TFT_IntClock__PM_ACT_MSK 0x08u
#define UART_TFT_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_TFT_IntClock__PM_STBY_MSK 0x08u
#define UART_TFT_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_TFT_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_TFT_RXInternalInterrupt__INTC_MASK 0x10u
#define UART_TFT_RXInternalInterrupt__INTC_NUMBER 4u
#define UART_TFT_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_TFT_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define UART_TFT_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_TFT_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define UART_TFT_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_TFT_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_TFT_TXInternalInterrupt__INTC_MASK 0x20u
#define UART_TFT_TXInternalInterrupt__INTC_NUMBER 5u
#define UART_TFT_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_TFT_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define UART_TFT_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_TFT_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Interr_PC */
#define Interr_PC__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Interr_PC__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Interr_PC__INTC_MASK 0x01u
#define Interr_PC__INTC_NUMBER 0u
#define Interr_PC__INTC_PRIOR_NUM 7u
#define Interr_PC__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Interr_PC__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Interr_PC__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PGA_Photo */
#define PGA_Photo_SC__BST CYREG_SC1_BST
#define PGA_Photo_SC__CLK CYREG_SC1_CLK
#define PGA_Photo_SC__CMPINV CYREG_SC_CMPINV
#define PGA_Photo_SC__CMPINV_MASK 0x02u
#define PGA_Photo_SC__CPTR CYREG_SC_CPTR
#define PGA_Photo_SC__CPTR_MASK 0x02u
#define PGA_Photo_SC__CR0 CYREG_SC1_CR0
#define PGA_Photo_SC__CR1 CYREG_SC1_CR1
#define PGA_Photo_SC__CR2 CYREG_SC1_CR2
#define PGA_Photo_SC__MSK CYREG_SC_MSK
#define PGA_Photo_SC__MSK_MASK 0x02u
#define PGA_Photo_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PGA_Photo_SC__PM_ACT_MSK 0x02u
#define PGA_Photo_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PGA_Photo_SC__PM_STBY_MSK 0x02u
#define PGA_Photo_SC__SR CYREG_SC_SR
#define PGA_Photo_SC__SR_MASK 0x02u
#define PGA_Photo_SC__SW0 CYREG_SC1_SW0
#define PGA_Photo_SC__SW10 CYREG_SC1_SW10
#define PGA_Photo_SC__SW2 CYREG_SC1_SW2
#define PGA_Photo_SC__SW3 CYREG_SC1_SW3
#define PGA_Photo_SC__SW4 CYREG_SC1_SW4
#define PGA_Photo_SC__SW6 CYREG_SC1_SW6
#define PGA_Photo_SC__SW7 CYREG_SC1_SW7
#define PGA_Photo_SC__SW8 CYREG_SC1_SW8
#define PGA_Photo_SC__WRK1 CYREG_SC_WRK1
#define PGA_Photo_SC__WRK1_MASK 0x02u

/* Interr_TFT */
#define Interr_TFT__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Interr_TFT__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Interr_TFT__INTC_MASK 0x02u
#define Interr_TFT__INTC_NUMBER 1u
#define Interr_TFT__INTC_PRIOR_NUM 7u
#define Interr_TFT__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define Interr_TFT__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Interr_TFT__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Pin_Relais1 */
#define Pin_Relais1__0__INTTYPE CYREG_PICU1_INTTYPE4
#define Pin_Relais1__0__MASK 0x10u
#define Pin_Relais1__0__PC CYREG_PRT1_PC4
#define Pin_Relais1__0__PORT 1u
#define Pin_Relais1__0__SHIFT 4u
#define Pin_Relais1__AG CYREG_PRT1_AG
#define Pin_Relais1__AMUX CYREG_PRT1_AMUX
#define Pin_Relais1__BIE CYREG_PRT1_BIE
#define Pin_Relais1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_Relais1__BYP CYREG_PRT1_BYP
#define Pin_Relais1__CTL CYREG_PRT1_CTL
#define Pin_Relais1__DM0 CYREG_PRT1_DM0
#define Pin_Relais1__DM1 CYREG_PRT1_DM1
#define Pin_Relais1__DM2 CYREG_PRT1_DM2
#define Pin_Relais1__DR CYREG_PRT1_DR
#define Pin_Relais1__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_Relais1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_Relais1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_Relais1__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_Relais1__MASK 0x10u
#define Pin_Relais1__PORT 1u
#define Pin_Relais1__PRT CYREG_PRT1_PRT
#define Pin_Relais1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_Relais1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_Relais1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_Relais1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_Relais1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_Relais1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_Relais1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_Relais1__PS CYREG_PRT1_PS
#define Pin_Relais1__SHIFT 4u
#define Pin_Relais1__SLW CYREG_PRT1_SLW

/* Pin_Relais2 */
#define Pin_Relais2__0__INTTYPE CYREG_PICU1_INTTYPE2
#define Pin_Relais2__0__MASK 0x04u
#define Pin_Relais2__0__PC CYREG_PRT1_PC2
#define Pin_Relais2__0__PORT 1u
#define Pin_Relais2__0__SHIFT 2u
#define Pin_Relais2__AG CYREG_PRT1_AG
#define Pin_Relais2__AMUX CYREG_PRT1_AMUX
#define Pin_Relais2__BIE CYREG_PRT1_BIE
#define Pin_Relais2__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_Relais2__BYP CYREG_PRT1_BYP
#define Pin_Relais2__CTL CYREG_PRT1_CTL
#define Pin_Relais2__DM0 CYREG_PRT1_DM0
#define Pin_Relais2__DM1 CYREG_PRT1_DM1
#define Pin_Relais2__DM2 CYREG_PRT1_DM2
#define Pin_Relais2__DR CYREG_PRT1_DR
#define Pin_Relais2__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_Relais2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_Relais2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_Relais2__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_Relais2__MASK 0x04u
#define Pin_Relais2__PORT 1u
#define Pin_Relais2__PRT CYREG_PRT1_PRT
#define Pin_Relais2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_Relais2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_Relais2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_Relais2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_Relais2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_Relais2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_Relais2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_Relais2__PS CYREG_PRT1_PS
#define Pin_Relais2__SHIFT 2u
#define Pin_Relais2__SLW CYREG_PRT1_SLW

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x01u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x02u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x02u

/* Pin_LaserEN1 */
#define Pin_LaserEN1__0__INTTYPE CYREG_PICU12_INTTYPE0
#define Pin_LaserEN1__0__MASK 0x01u
#define Pin_LaserEN1__0__PC CYREG_PRT12_PC0
#define Pin_LaserEN1__0__PORT 12u
#define Pin_LaserEN1__0__SHIFT 0u
#define Pin_LaserEN1__AG CYREG_PRT12_AG
#define Pin_LaserEN1__BIE CYREG_PRT12_BIE
#define Pin_LaserEN1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_LaserEN1__BYP CYREG_PRT12_BYP
#define Pin_LaserEN1__DM0 CYREG_PRT12_DM0
#define Pin_LaserEN1__DM1 CYREG_PRT12_DM1
#define Pin_LaserEN1__DM2 CYREG_PRT12_DM2
#define Pin_LaserEN1__DR CYREG_PRT12_DR
#define Pin_LaserEN1__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_LaserEN1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_LaserEN1__MASK 0x01u
#define Pin_LaserEN1__PORT 12u
#define Pin_LaserEN1__PRT CYREG_PRT12_PRT
#define Pin_LaserEN1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_LaserEN1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_LaserEN1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_LaserEN1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_LaserEN1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_LaserEN1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_LaserEN1__PS CYREG_PRT12_PS
#define Pin_LaserEN1__SHIFT 0u
#define Pin_LaserEN1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_LaserEN1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_LaserEN1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_LaserEN1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_LaserEN1__SLW CYREG_PRT12_SLW

/* Pin_LaserEN2 */
#define Pin_LaserEN2__0__INTTYPE CYREG_PICU12_INTTYPE1
#define Pin_LaserEN2__0__MASK 0x02u
#define Pin_LaserEN2__0__PC CYREG_PRT12_PC1
#define Pin_LaserEN2__0__PORT 12u
#define Pin_LaserEN2__0__SHIFT 1u
#define Pin_LaserEN2__AG CYREG_PRT12_AG
#define Pin_LaserEN2__BIE CYREG_PRT12_BIE
#define Pin_LaserEN2__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_LaserEN2__BYP CYREG_PRT12_BYP
#define Pin_LaserEN2__DM0 CYREG_PRT12_DM0
#define Pin_LaserEN2__DM1 CYREG_PRT12_DM1
#define Pin_LaserEN2__DM2 CYREG_PRT12_DM2
#define Pin_LaserEN2__DR CYREG_PRT12_DR
#define Pin_LaserEN2__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_LaserEN2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_LaserEN2__MASK 0x02u
#define Pin_LaserEN2__PORT 12u
#define Pin_LaserEN2__PRT CYREG_PRT12_PRT
#define Pin_LaserEN2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_LaserEN2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_LaserEN2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_LaserEN2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_LaserEN2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_LaserEN2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_LaserEN2__PS CYREG_PRT12_PS
#define Pin_LaserEN2__SHIFT 1u
#define Pin_LaserEN2__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_LaserEN2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_LaserEN2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_LaserEN2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_LaserEN2__SLW CYREG_PRT12_SLW

/* Pin_IRLaserEN */
#define Pin_IRLaserEN__0__INTTYPE CYREG_PICU1_INTTYPE5
#define Pin_IRLaserEN__0__MASK 0x20u
#define Pin_IRLaserEN__0__PC CYREG_PRT1_PC5
#define Pin_IRLaserEN__0__PORT 1u
#define Pin_IRLaserEN__0__SHIFT 5u
#define Pin_IRLaserEN__AG CYREG_PRT1_AG
#define Pin_IRLaserEN__AMUX CYREG_PRT1_AMUX
#define Pin_IRLaserEN__BIE CYREG_PRT1_BIE
#define Pin_IRLaserEN__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_IRLaserEN__BYP CYREG_PRT1_BYP
#define Pin_IRLaserEN__CTL CYREG_PRT1_CTL
#define Pin_IRLaserEN__DM0 CYREG_PRT1_DM0
#define Pin_IRLaserEN__DM1 CYREG_PRT1_DM1
#define Pin_IRLaserEN__DM2 CYREG_PRT1_DM2
#define Pin_IRLaserEN__DR CYREG_PRT1_DR
#define Pin_IRLaserEN__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_IRLaserEN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_IRLaserEN__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_IRLaserEN__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_IRLaserEN__MASK 0x20u
#define Pin_IRLaserEN__PORT 1u
#define Pin_IRLaserEN__PRT CYREG_PRT1_PRT
#define Pin_IRLaserEN__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_IRLaserEN__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_IRLaserEN__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_IRLaserEN__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_IRLaserEN__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_IRLaserEN__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_IRLaserEN__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_IRLaserEN__PS CYREG_PRT1_PS
#define Pin_IRLaserEN__SHIFT 5u
#define Pin_IRLaserEN__SLW CYREG_PRT1_SLW

/* Pin_StepperEN */
#define Pin_StepperEN__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Pin_StepperEN__0__MASK 0x80u
#define Pin_StepperEN__0__PC CYREG_PRT3_PC7
#define Pin_StepperEN__0__PORT 3u
#define Pin_StepperEN__0__SHIFT 7u
#define Pin_StepperEN__AG CYREG_PRT3_AG
#define Pin_StepperEN__AMUX CYREG_PRT3_AMUX
#define Pin_StepperEN__BIE CYREG_PRT3_BIE
#define Pin_StepperEN__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_StepperEN__BYP CYREG_PRT3_BYP
#define Pin_StepperEN__CTL CYREG_PRT3_CTL
#define Pin_StepperEN__DM0 CYREG_PRT3_DM0
#define Pin_StepperEN__DM1 CYREG_PRT3_DM1
#define Pin_StepperEN__DM2 CYREG_PRT3_DM2
#define Pin_StepperEN__DR CYREG_PRT3_DR
#define Pin_StepperEN__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_StepperEN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_StepperEN__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_StepperEN__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_StepperEN__MASK 0x80u
#define Pin_StepperEN__PORT 3u
#define Pin_StepperEN__PRT CYREG_PRT3_PRT
#define Pin_StepperEN__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_StepperEN__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_StepperEN__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_StepperEN__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_StepperEN__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_StepperEN__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_StepperEN__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_StepperEN__PS CYREG_PRT3_PS
#define Pin_StepperEN__SHIFT 7u
#define Pin_StepperEN__SLW CYREG_PRT3_SLW

/* Pin_PhotoDiode */
#define Pin_PhotoDiode__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Pin_PhotoDiode__0__MASK 0x10u
#define Pin_PhotoDiode__0__PC CYREG_PRT0_PC4
#define Pin_PhotoDiode__0__PORT 0u
#define Pin_PhotoDiode__0__SHIFT 4u
#define Pin_PhotoDiode__AG CYREG_PRT0_AG
#define Pin_PhotoDiode__AMUX CYREG_PRT0_AMUX
#define Pin_PhotoDiode__BIE CYREG_PRT0_BIE
#define Pin_PhotoDiode__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_PhotoDiode__BYP CYREG_PRT0_BYP
#define Pin_PhotoDiode__CTL CYREG_PRT0_CTL
#define Pin_PhotoDiode__DM0 CYREG_PRT0_DM0
#define Pin_PhotoDiode__DM1 CYREG_PRT0_DM1
#define Pin_PhotoDiode__DM2 CYREG_PRT0_DM2
#define Pin_PhotoDiode__DR CYREG_PRT0_DR
#define Pin_PhotoDiode__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_PhotoDiode__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_PhotoDiode__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_PhotoDiode__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_PhotoDiode__MASK 0x10u
#define Pin_PhotoDiode__PORT 0u
#define Pin_PhotoDiode__PRT CYREG_PRT0_PRT
#define Pin_PhotoDiode__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_PhotoDiode__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_PhotoDiode__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_PhotoDiode__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_PhotoDiode__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_PhotoDiode__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_PhotoDiode__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_PhotoDiode__PS CYREG_PRT0_PS
#define Pin_PhotoDiode__SHIFT 4u
#define Pin_PhotoDiode__SLW CYREG_PRT0_SLW

/* Pin_StepperCLK */
#define Pin_StepperCLK__0__INTTYPE CYREG_PICU3_INTTYPE1
#define Pin_StepperCLK__0__MASK 0x02u
#define Pin_StepperCLK__0__PC CYREG_PRT3_PC1
#define Pin_StepperCLK__0__PORT 3u
#define Pin_StepperCLK__0__SHIFT 1u
#define Pin_StepperCLK__AG CYREG_PRT3_AG
#define Pin_StepperCLK__AMUX CYREG_PRT3_AMUX
#define Pin_StepperCLK__BIE CYREG_PRT3_BIE
#define Pin_StepperCLK__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_StepperCLK__BYP CYREG_PRT3_BYP
#define Pin_StepperCLK__CTL CYREG_PRT3_CTL
#define Pin_StepperCLK__DM0 CYREG_PRT3_DM0
#define Pin_StepperCLK__DM1 CYREG_PRT3_DM1
#define Pin_StepperCLK__DM2 CYREG_PRT3_DM2
#define Pin_StepperCLK__DR CYREG_PRT3_DR
#define Pin_StepperCLK__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_StepperCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_StepperCLK__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_StepperCLK__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_StepperCLK__MASK 0x02u
#define Pin_StepperCLK__PORT 3u
#define Pin_StepperCLK__PRT CYREG_PRT3_PRT
#define Pin_StepperCLK__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_StepperCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_StepperCLK__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_StepperCLK__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_StepperCLK__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_StepperCLK__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_StepperCLK__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_StepperCLK__PS CYREG_PRT3_PS
#define Pin_StepperCLK__SHIFT 1u
#define Pin_StepperCLK__SLW CYREG_PRT3_SLW

/* Pin_StepperDIR */
#define Pin_StepperDIR__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Pin_StepperDIR__0__MASK 0x01u
#define Pin_StepperDIR__0__PC CYREG_PRT3_PC0
#define Pin_StepperDIR__0__PORT 3u
#define Pin_StepperDIR__0__SHIFT 0u
#define Pin_StepperDIR__AG CYREG_PRT3_AG
#define Pin_StepperDIR__AMUX CYREG_PRT3_AMUX
#define Pin_StepperDIR__BIE CYREG_PRT3_BIE
#define Pin_StepperDIR__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_StepperDIR__BYP CYREG_PRT3_BYP
#define Pin_StepperDIR__CTL CYREG_PRT3_CTL
#define Pin_StepperDIR__DM0 CYREG_PRT3_DM0
#define Pin_StepperDIR__DM1 CYREG_PRT3_DM1
#define Pin_StepperDIR__DM2 CYREG_PRT3_DM2
#define Pin_StepperDIR__DR CYREG_PRT3_DR
#define Pin_StepperDIR__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_StepperDIR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_StepperDIR__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_StepperDIR__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_StepperDIR__MASK 0x01u
#define Pin_StepperDIR__PORT 3u
#define Pin_StepperDIR__PRT CYREG_PRT3_PRT
#define Pin_StepperDIR__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_StepperDIR__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_StepperDIR__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_StepperDIR__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_StepperDIR__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_StepperDIR__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_StepperDIR__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_StepperDIR__PS CYREG_PRT3_PS
#define Pin_StepperDIR__SHIFT 0u
#define Pin_StepperDIR__SLW CYREG_PRT3_SLW

/* Pin_StepperMS1 */
#define Pin_StepperMS1__0__INTTYPE CYREG_PICU3_INTTYPE6
#define Pin_StepperMS1__0__MASK 0x40u
#define Pin_StepperMS1__0__PC CYREG_PRT3_PC6
#define Pin_StepperMS1__0__PORT 3u
#define Pin_StepperMS1__0__SHIFT 6u
#define Pin_StepperMS1__AG CYREG_PRT3_AG
#define Pin_StepperMS1__AMUX CYREG_PRT3_AMUX
#define Pin_StepperMS1__BIE CYREG_PRT3_BIE
#define Pin_StepperMS1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_StepperMS1__BYP CYREG_PRT3_BYP
#define Pin_StepperMS1__CTL CYREG_PRT3_CTL
#define Pin_StepperMS1__DM0 CYREG_PRT3_DM0
#define Pin_StepperMS1__DM1 CYREG_PRT3_DM1
#define Pin_StepperMS1__DM2 CYREG_PRT3_DM2
#define Pin_StepperMS1__DR CYREG_PRT3_DR
#define Pin_StepperMS1__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_StepperMS1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_StepperMS1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_StepperMS1__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_StepperMS1__MASK 0x40u
#define Pin_StepperMS1__PORT 3u
#define Pin_StepperMS1__PRT CYREG_PRT3_PRT
#define Pin_StepperMS1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_StepperMS1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_StepperMS1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_StepperMS1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_StepperMS1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_StepperMS1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_StepperMS1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_StepperMS1__PS CYREG_PRT3_PS
#define Pin_StepperMS1__SHIFT 6u
#define Pin_StepperMS1__SLW CYREG_PRT3_SLW

/* Pin_StepperMS2 */
#define Pin_StepperMS2__0__INTTYPE CYREG_PICU3_INTTYPE5
#define Pin_StepperMS2__0__MASK 0x20u
#define Pin_StepperMS2__0__PC CYREG_PRT3_PC5
#define Pin_StepperMS2__0__PORT 3u
#define Pin_StepperMS2__0__SHIFT 5u
#define Pin_StepperMS2__AG CYREG_PRT3_AG
#define Pin_StepperMS2__AMUX CYREG_PRT3_AMUX
#define Pin_StepperMS2__BIE CYREG_PRT3_BIE
#define Pin_StepperMS2__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_StepperMS2__BYP CYREG_PRT3_BYP
#define Pin_StepperMS2__CTL CYREG_PRT3_CTL
#define Pin_StepperMS2__DM0 CYREG_PRT3_DM0
#define Pin_StepperMS2__DM1 CYREG_PRT3_DM1
#define Pin_StepperMS2__DM2 CYREG_PRT3_DM2
#define Pin_StepperMS2__DR CYREG_PRT3_DR
#define Pin_StepperMS2__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_StepperMS2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_StepperMS2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_StepperMS2__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_StepperMS2__MASK 0x20u
#define Pin_StepperMS2__PORT 3u
#define Pin_StepperMS2__PRT CYREG_PRT3_PRT
#define Pin_StepperMS2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_StepperMS2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_StepperMS2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_StepperMS2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_StepperMS2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_StepperMS2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_StepperMS2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_StepperMS2__PS CYREG_PRT3_PS
#define Pin_StepperMS2__SHIFT 5u
#define Pin_StepperMS2__SLW CYREG_PRT3_SLW

/* Pin_StepperMS3 */
#define Pin_StepperMS3__0__INTTYPE CYREG_PICU3_INTTYPE4
#define Pin_StepperMS3__0__MASK 0x10u
#define Pin_StepperMS3__0__PC CYREG_PRT3_PC4
#define Pin_StepperMS3__0__PORT 3u
#define Pin_StepperMS3__0__SHIFT 4u
#define Pin_StepperMS3__AG CYREG_PRT3_AG
#define Pin_StepperMS3__AMUX CYREG_PRT3_AMUX
#define Pin_StepperMS3__BIE CYREG_PRT3_BIE
#define Pin_StepperMS3__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_StepperMS3__BYP CYREG_PRT3_BYP
#define Pin_StepperMS3__CTL CYREG_PRT3_CTL
#define Pin_StepperMS3__DM0 CYREG_PRT3_DM0
#define Pin_StepperMS3__DM1 CYREG_PRT3_DM1
#define Pin_StepperMS3__DM2 CYREG_PRT3_DM2
#define Pin_StepperMS3__DR CYREG_PRT3_DR
#define Pin_StepperMS3__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_StepperMS3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_StepperMS3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_StepperMS3__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_StepperMS3__MASK 0x10u
#define Pin_StepperMS3__PORT 3u
#define Pin_StepperMS3__PRT CYREG_PRT3_PRT
#define Pin_StepperMS3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_StepperMS3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_StepperMS3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_StepperMS3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_StepperMS3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_StepperMS3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_StepperMS3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_StepperMS3__PS CYREG_PRT3_PS
#define Pin_StepperMS3__SHIFT 4u
#define Pin_StepperMS3__SLW CYREG_PRT3_SLW

/* Pin_StepperRES */
#define Pin_StepperRES__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Pin_StepperRES__0__MASK 0x08u
#define Pin_StepperRES__0__PC CYREG_PRT3_PC3
#define Pin_StepperRES__0__PORT 3u
#define Pin_StepperRES__0__SHIFT 3u
#define Pin_StepperRES__AG CYREG_PRT3_AG
#define Pin_StepperRES__AMUX CYREG_PRT3_AMUX
#define Pin_StepperRES__BIE CYREG_PRT3_BIE
#define Pin_StepperRES__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_StepperRES__BYP CYREG_PRT3_BYP
#define Pin_StepperRES__CTL CYREG_PRT3_CTL
#define Pin_StepperRES__DM0 CYREG_PRT3_DM0
#define Pin_StepperRES__DM1 CYREG_PRT3_DM1
#define Pin_StepperRES__DM2 CYREG_PRT3_DM2
#define Pin_StepperRES__DR CYREG_PRT3_DR
#define Pin_StepperRES__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_StepperRES__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_StepperRES__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_StepperRES__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_StepperRES__MASK 0x08u
#define Pin_StepperRES__PORT 3u
#define Pin_StepperRES__PRT CYREG_PRT3_PRT
#define Pin_StepperRES__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_StepperRES__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_StepperRES__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_StepperRES__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_StepperRES__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_StepperRES__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_StepperRES__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_StepperRES__PS CYREG_PRT3_PS
#define Pin_StepperRES__SHIFT 3u
#define Pin_StepperRES__SLW CYREG_PRT3_SLW

/* Pin_StepperSLEEP */
#define Pin_StepperSLEEP__0__INTTYPE CYREG_PICU3_INTTYPE2
#define Pin_StepperSLEEP__0__MASK 0x04u
#define Pin_StepperSLEEP__0__PC CYREG_PRT3_PC2
#define Pin_StepperSLEEP__0__PORT 3u
#define Pin_StepperSLEEP__0__SHIFT 2u
#define Pin_StepperSLEEP__AG CYREG_PRT3_AG
#define Pin_StepperSLEEP__AMUX CYREG_PRT3_AMUX
#define Pin_StepperSLEEP__BIE CYREG_PRT3_BIE
#define Pin_StepperSLEEP__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_StepperSLEEP__BYP CYREG_PRT3_BYP
#define Pin_StepperSLEEP__CTL CYREG_PRT3_CTL
#define Pin_StepperSLEEP__DM0 CYREG_PRT3_DM0
#define Pin_StepperSLEEP__DM1 CYREG_PRT3_DM1
#define Pin_StepperSLEEP__DM2 CYREG_PRT3_DM2
#define Pin_StepperSLEEP__DR CYREG_PRT3_DR
#define Pin_StepperSLEEP__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_StepperSLEEP__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_StepperSLEEP__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_StepperSLEEP__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_StepperSLEEP__MASK 0x04u
#define Pin_StepperSLEEP__PORT 3u
#define Pin_StepperSLEEP__PRT CYREG_PRT3_PRT
#define Pin_StepperSLEEP__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_StepperSLEEP__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_StepperSLEEP__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_StepperSLEEP__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_StepperSLEEP__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_StepperSLEEP__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_StepperSLEEP__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_StepperSLEEP__PS CYREG_PRT3_PS
#define Pin_StepperSLEEP__SHIFT 2u
#define Pin_StepperSLEEP__SLW CYREG_PRT3_SLW

/* LED_slider_val_sent */
#define LED_slider_val_sent__0__INTTYPE CYREG_PICU2_INTTYPE5
#define LED_slider_val_sent__0__MASK 0x20u
#define LED_slider_val_sent__0__PC CYREG_PRT2_PC5
#define LED_slider_val_sent__0__PORT 2u
#define LED_slider_val_sent__0__SHIFT 5u
#define LED_slider_val_sent__AG CYREG_PRT2_AG
#define LED_slider_val_sent__AMUX CYREG_PRT2_AMUX
#define LED_slider_val_sent__BIE CYREG_PRT2_BIE
#define LED_slider_val_sent__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_slider_val_sent__BYP CYREG_PRT2_BYP
#define LED_slider_val_sent__CTL CYREG_PRT2_CTL
#define LED_slider_val_sent__DM0 CYREG_PRT2_DM0
#define LED_slider_val_sent__DM1 CYREG_PRT2_DM1
#define LED_slider_val_sent__DM2 CYREG_PRT2_DM2
#define LED_slider_val_sent__DR CYREG_PRT2_DR
#define LED_slider_val_sent__INP_DIS CYREG_PRT2_INP_DIS
#define LED_slider_val_sent__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED_slider_val_sent__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_slider_val_sent__LCD_EN CYREG_PRT2_LCD_EN
#define LED_slider_val_sent__MASK 0x20u
#define LED_slider_val_sent__PORT 2u
#define LED_slider_val_sent__PRT CYREG_PRT2_PRT
#define LED_slider_val_sent__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_slider_val_sent__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_slider_val_sent__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_slider_val_sent__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_slider_val_sent__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_slider_val_sent__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_slider_val_sent__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_slider_val_sent__PS CYREG_PRT2_PS
#define LED_slider_val_sent__SHIFT 5u
#define LED_slider_val_sent__SLW CYREG_PRT2_SLW

/* LED_Measurement_running */
#define LED_Measurement_running__0__INTTYPE CYREG_PICU2_INTTYPE7
#define LED_Measurement_running__0__MASK 0x80u
#define LED_Measurement_running__0__PC CYREG_PRT2_PC7
#define LED_Measurement_running__0__PORT 2u
#define LED_Measurement_running__0__SHIFT 7u
#define LED_Measurement_running__AG CYREG_PRT2_AG
#define LED_Measurement_running__AMUX CYREG_PRT2_AMUX
#define LED_Measurement_running__BIE CYREG_PRT2_BIE
#define LED_Measurement_running__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_Measurement_running__BYP CYREG_PRT2_BYP
#define LED_Measurement_running__CTL CYREG_PRT2_CTL
#define LED_Measurement_running__DM0 CYREG_PRT2_DM0
#define LED_Measurement_running__DM1 CYREG_PRT2_DM1
#define LED_Measurement_running__DM2 CYREG_PRT2_DM2
#define LED_Measurement_running__DR CYREG_PRT2_DR
#define LED_Measurement_running__INP_DIS CYREG_PRT2_INP_DIS
#define LED_Measurement_running__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED_Measurement_running__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_Measurement_running__LCD_EN CYREG_PRT2_LCD_EN
#define LED_Measurement_running__MASK 0x80u
#define LED_Measurement_running__PORT 2u
#define LED_Measurement_running__PRT CYREG_PRT2_PRT
#define LED_Measurement_running__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_Measurement_running__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_Measurement_running__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_Measurement_running__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_Measurement_running__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_Measurement_running__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_Measurement_running__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_Measurement_running__PS CYREG_PRT2_PS
#define LED_Measurement_running__SHIFT 7u
#define LED_Measurement_running__SLW CYREG_PRT2_SLW

/* LED_slider_val_received */
#define LED_slider_val_received__0__INTTYPE CYREG_PICU2_INTTYPE6
#define LED_slider_val_received__0__MASK 0x40u
#define LED_slider_val_received__0__PC CYREG_PRT2_PC6
#define LED_slider_val_received__0__PORT 2u
#define LED_slider_val_received__0__SHIFT 6u
#define LED_slider_val_received__AG CYREG_PRT2_AG
#define LED_slider_val_received__AMUX CYREG_PRT2_AMUX
#define LED_slider_val_received__BIE CYREG_PRT2_BIE
#define LED_slider_val_received__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_slider_val_received__BYP CYREG_PRT2_BYP
#define LED_slider_val_received__CTL CYREG_PRT2_CTL
#define LED_slider_val_received__DM0 CYREG_PRT2_DM0
#define LED_slider_val_received__DM1 CYREG_PRT2_DM1
#define LED_slider_val_received__DM2 CYREG_PRT2_DM2
#define LED_slider_val_received__DR CYREG_PRT2_DR
#define LED_slider_val_received__INP_DIS CYREG_PRT2_INP_DIS
#define LED_slider_val_received__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED_slider_val_received__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_slider_val_received__LCD_EN CYREG_PRT2_LCD_EN
#define LED_slider_val_received__MASK 0x40u
#define LED_slider_val_received__PORT 2u
#define LED_slider_val_received__PRT CYREG_PRT2_PRT
#define LED_slider_val_received__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_slider_val_received__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_slider_val_received__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_slider_val_received__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_slider_val_received__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_slider_val_received__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_slider_val_received__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_slider_val_received__PS CYREG_PRT2_PS
#define LED_slider_val_received__SHIFT 6u
#define LED_slider_val_received__SLW CYREG_PRT2_SLW

/* Analog_Digital_Converter */
#define Analog_Digital_Converter_ADC_SAR__CLK CYREG_SAR1_CLK
#define Analog_Digital_Converter_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define Analog_Digital_Converter_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define Analog_Digital_Converter_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define Analog_Digital_Converter_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define Analog_Digital_Converter_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define Analog_Digital_Converter_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define Analog_Digital_Converter_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define Analog_Digital_Converter_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define Analog_Digital_Converter_ADC_SAR__PM_ACT_MSK 0x02u
#define Analog_Digital_Converter_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define Analog_Digital_Converter_ADC_SAR__PM_STBY_MSK 0x02u
#define Analog_Digital_Converter_ADC_SAR__SW0 CYREG_SAR1_SW0
#define Analog_Digital_Converter_ADC_SAR__SW2 CYREG_SAR1_SW2
#define Analog_Digital_Converter_ADC_SAR__SW3 CYREG_SAR1_SW3
#define Analog_Digital_Converter_ADC_SAR__SW4 CYREG_SAR1_SW4
#define Analog_Digital_Converter_ADC_SAR__SW6 CYREG_SAR1_SW6
#define Analog_Digital_Converter_ADC_SAR__TR0 CYREG_SAR1_TR0
#define Analog_Digital_Converter_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define Analog_Digital_Converter_ADC_SAR__WRK1 CYREG_SAR1_WRK1
#define Analog_Digital_Converter_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Analog_Digital_Converter_Bypass__0__MASK 0x04u
#define Analog_Digital_Converter_Bypass__0__PC CYREG_PRT0_PC2
#define Analog_Digital_Converter_Bypass__0__PORT 0u
#define Analog_Digital_Converter_Bypass__0__SHIFT 2u
#define Analog_Digital_Converter_Bypass__AG CYREG_PRT0_AG
#define Analog_Digital_Converter_Bypass__AMUX CYREG_PRT0_AMUX
#define Analog_Digital_Converter_Bypass__BIE CYREG_PRT0_BIE
#define Analog_Digital_Converter_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define Analog_Digital_Converter_Bypass__BYP CYREG_PRT0_BYP
#define Analog_Digital_Converter_Bypass__CTL CYREG_PRT0_CTL
#define Analog_Digital_Converter_Bypass__DM0 CYREG_PRT0_DM0
#define Analog_Digital_Converter_Bypass__DM1 CYREG_PRT0_DM1
#define Analog_Digital_Converter_Bypass__DM2 CYREG_PRT0_DM2
#define Analog_Digital_Converter_Bypass__DR CYREG_PRT0_DR
#define Analog_Digital_Converter_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define Analog_Digital_Converter_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Analog_Digital_Converter_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Analog_Digital_Converter_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define Analog_Digital_Converter_Bypass__MASK 0x04u
#define Analog_Digital_Converter_Bypass__PORT 0u
#define Analog_Digital_Converter_Bypass__PRT CYREG_PRT0_PRT
#define Analog_Digital_Converter_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Analog_Digital_Converter_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Analog_Digital_Converter_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Analog_Digital_Converter_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Analog_Digital_Converter_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Analog_Digital_Converter_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Analog_Digital_Converter_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Analog_Digital_Converter_Bypass__PS CYREG_PRT0_PS
#define Analog_Digital_Converter_Bypass__SHIFT 2u
#define Analog_Digital_Converter_Bypass__SLW CYREG_PRT0_SLW
#define Analog_Digital_Converter_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Analog_Digital_Converter_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Analog_Digital_Converter_IRQ__INTC_MASK 0x08u
#define Analog_Digital_Converter_IRQ__INTC_NUMBER 3u
#define Analog_Digital_Converter_IRQ__INTC_PRIOR_NUM 7u
#define Analog_Digital_Converter_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define Analog_Digital_Converter_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Analog_Digital_Converter_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define Analog_Digital_Converter_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define Analog_Digital_Converter_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define Analog_Digital_Converter_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define Analog_Digital_Converter_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define Analog_Digital_Converter_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define Analog_Digital_Converter_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define Analog_Digital_Converter_theACLK__INDEX 0x00u
#define Analog_Digital_Converter_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define Analog_Digital_Converter_theACLK__PM_ACT_MSK 0x01u
#define Analog_Digital_Converter_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define Analog_Digital_Converter_theACLK__PM_STBY_MSK 0x01u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 64000000U
#define BCLK__BUS_CLK__KHZ 64000U
#define BCLK__BUS_CLK__MHZ 64U
#define CY_PROJECT_NAME "PSOC5_LamellaControlHofmann"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x200
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000038u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
