# SystemVerilog Mode 0 SPI Peripheral

Based on [Nandland](https://github.com/nandland/spi-slave) but rewritten in SystemVerilog and only Mode 0 is supported.

![Synthesized with yosys](./images/SPIPeripheral.yosys.svg)
