--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Tools\XILINX\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 1 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf
Framework.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc7k160t,fbg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10188 paths analyzed, 922 endpoints analyzed, 20 failing endpoints
 20 timing errors detected. (20 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.808ns.
--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_38 (SLICE_X54Y49.B4), 61 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_38 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.236ns (Levels of Logic = 6)
  Clock Path Skew:      -0.133ns (1.164 - 1.297)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO12  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X53Y45.B6      net (fanout=1)        0.766   XLXN_142<12>
    SLICE_X53Y45.B       Tilo                  0.053   Data_in<12>
                                                       XLXI_23/Mmux_Cpu_data4bus41
    SLICE_X53Y45.C6      net (fanout=32)       0.138   Data_in<12>
    SLICE_X53Y45.CMUX    Tilo                  0.296   Data_in<12>
                                                       M5/Mmux_Disp_num_33
                                                       M5/Mmux_Disp_num_2_f7_2
    SLICE_X53Y47.B5      net (fanout=14)       0.469   Disp_num<12>
    SLICE_X53Y47.B       Tilo                  0.053   U6/XLXI_2/HTS0/MSEG/XLXN_49
                                                       U6/XLXI_2/HTS4/MSEG/AND14
    SLICE_X55Y47.D6      net (fanout=2)        0.373   U6/XLXI_2/HTS4/MSEG/XLXN_49
    SLICE_X55Y47.D       Tilo                  0.053   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_2/HTS4/MSEG/XLXI_40
    SLICE_X54Y49.D3      net (fanout=1)        0.477   U6/XLXN_16<38>
    SLICE_X54Y49.DMUX    Tilo                  0.180   U6/XLXI_1/buffer<6>
                                                       U6/XLXI_4/Mmux_o321
    SLICE_X54Y49.B4      net (fanout=1)        0.317   U6/XLXN_14<38>
    SLICE_X54Y49.CLK     Tas                  -0.019   U6/XLXI_1/buffer<6>
                                                       U6/XLXI_1/buffer_38_rstpot
                                                       U6/XLXI_1/buffer_38
    -------------------------------------------------  ---------------------------
    Total                                      5.236ns (2.696ns logic, 2.540ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_38 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.186ns (Levels of Logic = 6)
  Clock Path Skew:      -0.133ns (1.164 - 1.297)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO14  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X52Y45.B6      net (fanout=1)        0.757   XLXN_142<14>
    SLICE_X52Y45.B       Tilo                  0.053   Data_in<14>
                                                       XLXI_23/Mmux_Cpu_data4bus61
    SLICE_X52Y45.C6      net (fanout=32)       0.144   Data_in<14>
    SLICE_X52Y45.CMUX    Tilo                  0.296   Data_in<14>
                                                       M5/Mmux_Disp_num_35
                                                       M5/Mmux_Disp_num_2_f7_4
    SLICE_X53Y47.B6      net (fanout=14)       0.422   Disp_num<14>
    SLICE_X53Y47.B       Tilo                  0.053   U6/XLXI_2/HTS0/MSEG/XLXN_49
                                                       U6/XLXI_2/HTS4/MSEG/AND14
    SLICE_X55Y47.D6      net (fanout=2)        0.373   U6/XLXI_2/HTS4/MSEG/XLXN_49
    SLICE_X55Y47.D       Tilo                  0.053   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_2/HTS4/MSEG/XLXI_40
    SLICE_X54Y49.D3      net (fanout=1)        0.477   U6/XLXN_16<38>
    SLICE_X54Y49.DMUX    Tilo                  0.180   U6/XLXI_1/buffer<6>
                                                       U6/XLXI_4/Mmux_o321
    SLICE_X54Y49.B4      net (fanout=1)        0.317   U6/XLXN_14<38>
    SLICE_X54Y49.CLK     Tas                  -0.019   U6/XLXI_1/buffer<6>
                                                       U6/XLXI_1/buffer_38_rstpot
                                                       U6/XLXI_1/buffer_38
    -------------------------------------------------  ---------------------------
    Total                                      5.186ns (2.696ns logic, 2.490ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_38 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.153ns (Levels of Logic = 6)
  Clock Path Skew:      -0.133ns (1.164 - 1.297)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO15  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X55Y45.B6      net (fanout=1)        0.541   XLXN_142<15>
    SLICE_X55Y45.B       Tilo                  0.053   Data_in<15>
                                                       XLXI_23/Mmux_Cpu_data4bus71
    SLICE_X55Y45.C6      net (fanout=32)       0.139   Data_in<15>
    SLICE_X55Y45.CMUX    Tilo                  0.296   Data_in<15>
                                                       M5/Mmux_Disp_num_36
                                                       M5/Mmux_Disp_num_2_f7_5
    SLICE_X53Y47.B4      net (fanout=14)       0.610   Disp_num<15>
    SLICE_X53Y47.B       Tilo                  0.053   U6/XLXI_2/HTS0/MSEG/XLXN_49
                                                       U6/XLXI_2/HTS4/MSEG/AND14
    SLICE_X55Y47.D6      net (fanout=2)        0.373   U6/XLXI_2/HTS4/MSEG/XLXN_49
    SLICE_X55Y47.D       Tilo                  0.053   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_2/HTS4/MSEG/XLXI_40
    SLICE_X54Y49.D3      net (fanout=1)        0.477   U6/XLXN_16<38>
    SLICE_X54Y49.DMUX    Tilo                  0.180   U6/XLXI_1/buffer<6>
                                                       U6/XLXI_4/Mmux_o321
    SLICE_X54Y49.B4      net (fanout=1)        0.317   U6/XLXN_14<38>
    SLICE_X54Y49.CLK     Tas                  -0.019   U6/XLXI_1/buffer<6>
                                                       U6/XLXI_1/buffer_38_rstpot
                                                       U6/XLXI_1/buffer_38
    -------------------------------------------------  ---------------------------
    Total                                      5.153ns (2.696ns logic, 2.457ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_39 (SLICE_X55Y47.A5), 124 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.224ns (Levels of Logic = 6)
  Clock Path Skew:      -0.133ns (1.164 - 1.297)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO12  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X53Y45.B6      net (fanout=1)        0.766   XLXN_142<12>
    SLICE_X53Y45.B       Tilo                  0.053   Data_in<12>
                                                       XLXI_23/Mmux_Cpu_data4bus41
    SLICE_X53Y45.C6      net (fanout=32)       0.138   Data_in<12>
    SLICE_X53Y45.CMUX    Tilo                  0.296   Data_in<12>
                                                       M5/Mmux_Disp_num_33
                                                       M5/Mmux_Disp_num_2_f7_2
    SLICE_X54Y45.A5      net (fanout=14)       0.534   Disp_num<12>
    SLICE_X54Y45.A       Tilo                  0.053   U6/XLXI_2/HTS4/MSEG/XLXN_63
                                                       U6/XLXI_2/HTS4/MSEG/AND18
    SLICE_X55Y46.D1      net (fanout=2)        0.576   U6/XLXI_2/HTS4/MSEG/XLXN_24
    SLICE_X55Y46.D       Tilo                  0.053   U6/XLXN_16<39>
                                                       U6/XLXI_2/HTS4/MSEG/XLXI_41
    SLICE_X55Y47.C5      net (fanout=1)        0.299   U6/XLXN_16<39>
    SLICE_X55Y47.CMUX    Tilo                  0.166   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_4/Mmux_o331
    SLICE_X55Y47.A5      net (fanout=1)        0.192   U6/XLXN_14<39>
    SLICE_X55Y47.CLK     Tas                   0.018   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_1/buffer_39_rstpot
                                                       U6/XLXI_1/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      5.224ns (2.719ns logic, 2.505ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.151ns (Levels of Logic = 6)
  Clock Path Skew:      -0.133ns (1.164 - 1.297)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO14  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X52Y45.B6      net (fanout=1)        0.757   XLXN_142<14>
    SLICE_X52Y45.B       Tilo                  0.053   Data_in<14>
                                                       XLXI_23/Mmux_Cpu_data4bus61
    SLICE_X52Y45.C6      net (fanout=32)       0.144   Data_in<14>
    SLICE_X52Y45.CMUX    Tilo                  0.296   Data_in<14>
                                                       M5/Mmux_Disp_num_35
                                                       M5/Mmux_Disp_num_2_f7_4
    SLICE_X55Y45.A2      net (fanout=14)       0.642   Disp_num<14>
    SLICE_X55Y45.A       Tilo                  0.053   Data_in<15>
                                                       U6/XLXI_2/HTS4/MSEG/AND17
    SLICE_X55Y46.D5      net (fanout=1)        0.398   U6/XLXI_2/HTS4/MSEG/XLXN_46
    SLICE_X55Y46.D       Tilo                  0.053   U6/XLXN_16<39>
                                                       U6/XLXI_2/HTS4/MSEG/XLXI_41
    SLICE_X55Y47.C5      net (fanout=1)        0.299   U6/XLXN_16<39>
    SLICE_X55Y47.CMUX    Tilo                  0.166   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_4/Mmux_o331
    SLICE_X55Y47.A5      net (fanout=1)        0.192   U6/XLXN_14<39>
    SLICE_X55Y47.CLK     Tas                   0.018   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_1/buffer_39_rstpot
                                                       U6/XLXI_1/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      5.151ns (2.719ns logic, 2.432ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.142ns (Levels of Logic = 6)
  Clock Path Skew:      -0.133ns (1.164 - 1.297)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO12  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X53Y45.B6      net (fanout=1)        0.766   XLXN_142<12>
    SLICE_X53Y45.B       Tilo                  0.053   Data_in<12>
                                                       XLXI_23/Mmux_Cpu_data4bus41
    SLICE_X53Y45.C6      net (fanout=32)       0.138   Data_in<12>
    SLICE_X53Y45.CMUX    Tilo                  0.296   Data_in<12>
                                                       M5/Mmux_Disp_num_33
                                                       M5/Mmux_Disp_num_2_f7_2
    SLICE_X54Y45.C1      net (fanout=14)       0.785   Disp_num<12>
    SLICE_X54Y45.C       Tilo                  0.053   U6/XLXI_2/HTS4/MSEG/XLXN_63
                                                       U6/XLXI_2/HTS4/MSEG/AND20
    SLICE_X55Y46.D6      net (fanout=2)        0.243   U6/XLXI_2/HTS4/MSEG/XLXN_44
    SLICE_X55Y46.D       Tilo                  0.053   U6/XLXN_16<39>
                                                       U6/XLXI_2/HTS4/MSEG/XLXI_41
    SLICE_X55Y47.C5      net (fanout=1)        0.299   U6/XLXN_16<39>
    SLICE_X55Y47.CMUX    Tilo                  0.166   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_4/Mmux_o331
    SLICE_X55Y47.A5      net (fanout=1)        0.192   U6/XLXN_14<39>
    SLICE_X55Y47.CLK     Tas                   0.018   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_1/buffer_39_rstpot
                                                       U6/XLXI_1/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      5.142ns (2.719ns logic, 2.423ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_4 (SLICE_X51Y50.C5), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.007ns (Levels of Logic = 7)
  Clock Path Skew:      -0.327ns (1.166 - 1.493)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO30  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y42.C6      net (fanout=1)        0.390   XLXN_142<30>
    SLICE_X61Y42.C       Tilo                  0.053   U6/XLXI_1/buffer<27>
                                                       XLXI_23/Mmux_Cpu_data4bus241
    SLICE_X61Y42.D4      net (fanout=32)       0.317   Data_in<30>
    SLICE_X61Y42.D       Tilo                  0.053   U6/XLXI_1/buffer<27>
                                                       M5/Mmux_Disp_num12
    SLICE_X55Y48.D5      net (fanout=2)        0.577   M5/Mmux_Disp_num11
    SLICE_X55Y48.D       Tilo                  0.053   SEGDT_OBUF
                                                       M5/Mmux_Disp_num13
    SLICE_X55Y49.A6      net (fanout=13)       0.465   Disp_num<30>
    SLICE_X55Y49.A       Tilo                  0.053   U6/XLXI_2/HTS0/MSEG/XLXN_39
                                                       U6/XLXI_2/HTS0/MSEG/AND20
    SLICE_X55Y50.A6      net (fanout=2)        0.402   U6/XLXI_2/HTS0/MSEG/XLXN_44
    SLICE_X55Y50.A       Tilo                  0.053   U6/XLXI_2/HTS0/MSEG/XLXN_63
                                                       U6/XLXI_2/HTS0/MSEG/XLXI_32
    SLICE_X51Y50.D6      net (fanout=1)        0.246   U6/XLXI_2/HTS0/MSEG/XLXN_63
    SLICE_X51Y50.D       Tilo                  0.053   U6/XLXI_1/buffer<4>
                                                       U6/XLXI_4/Mmux_o451
    SLICE_X51Y50.C5      net (fanout=1)        0.194   U6/XLXN_14<4>
    SLICE_X51Y50.CLK     Tas                   0.018   U6/XLXI_1/buffer<4>
                                                       U6/XLXI_1/buffer_4_rstpot
                                                       U6/XLXI_1/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      5.007ns (2.416ns logic, 2.591ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.956ns (Levels of Logic = 7)
  Clock Path Skew:      -0.327ns (1.166 - 1.493)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO30  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y42.C6      net (fanout=1)        0.390   XLXN_142<30>
    SLICE_X61Y42.C       Tilo                  0.053   U6/XLXI_1/buffer<27>
                                                       XLXI_23/Mmux_Cpu_data4bus241
    SLICE_X61Y42.D4      net (fanout=32)       0.317   Data_in<30>
    SLICE_X61Y42.D       Tilo                  0.053   U6/XLXI_1/buffer<27>
                                                       M5/Mmux_Disp_num12
    SLICE_X55Y48.D5      net (fanout=2)        0.577   M5/Mmux_Disp_num11
    SLICE_X55Y48.D       Tilo                  0.053   SEGDT_OBUF
                                                       M5/Mmux_Disp_num13
    SLICE_X55Y49.D6      net (fanout=13)       0.358   Disp_num<30>
    SLICE_X55Y49.D       Tilo                  0.053   U6/XLXI_2/HTS0/MSEG/XLXN_39
                                                       U6/XLXI_2/HTS0/MSEG/AND19
    SLICE_X55Y50.A4      net (fanout=2)        0.458   U6/XLXI_2/HTS0/MSEG/XLXN_39
    SLICE_X55Y50.A       Tilo                  0.053   U6/XLXI_2/HTS0/MSEG/XLXN_63
                                                       U6/XLXI_2/HTS0/MSEG/XLXI_32
    SLICE_X51Y50.D6      net (fanout=1)        0.246   U6/XLXI_2/HTS0/MSEG/XLXN_63
    SLICE_X51Y50.D       Tilo                  0.053   U6/XLXI_1/buffer<4>
                                                       U6/XLXI_4/Mmux_o451
    SLICE_X51Y50.C5      net (fanout=1)        0.194   U6/XLXN_14<4>
    SLICE_X51Y50.CLK     Tas                   0.018   U6/XLXI_1/buffer<4>
                                                       U6/XLXI_1/buffer_4_rstpot
                                                       U6/XLXI_1/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.956ns (2.416ns logic, 2.540ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.932ns (Levels of Logic = 6)
  Clock Path Skew:      -0.327ns (1.166 - 1.493)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO28  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X53Y49.B6      net (fanout=1)        0.704   XLXN_142<28>
    SLICE_X53Y49.B       Tilo                  0.053   Data_in<28>
                                                       XLXI_23/Mmux_Cpu_data4bus211
    SLICE_X53Y49.C6      net (fanout=32)       0.139   Data_in<28>
    SLICE_X53Y49.CMUX    Tilo                  0.296   Data_in<28>
                                                       M5/Mmux_Disp_num_320
                                                       M5/Mmux_Disp_num_2_f7_19
    SLICE_X55Y49.D3      net (fanout=14)       0.585   Disp_num<28>
    SLICE_X55Y49.D       Tilo                  0.053   U6/XLXI_2/HTS0/MSEG/XLXN_39
                                                       U6/XLXI_2/HTS0/MSEG/AND19
    SLICE_X55Y50.A4      net (fanout=2)        0.458   U6/XLXI_2/HTS0/MSEG/XLXN_39
    SLICE_X55Y50.A       Tilo                  0.053   U6/XLXI_2/HTS0/MSEG/XLXN_63
                                                       U6/XLXI_2/HTS0/MSEG/XLXI_32
    SLICE_X51Y50.D6      net (fanout=1)        0.246   U6/XLXI_2/HTS0/MSEG/XLXN_63
    SLICE_X51Y50.D       Tilo                  0.053   U6/XLXI_1/buffer<4>
                                                       U6/XLXI_4/Mmux_o451
    SLICE_X51Y50.C5      net (fanout=1)        0.194   U6/XLXN_14<4>
    SLICE_X51Y50.CLK     Tas                   0.018   U6/XLXI_1/buffer<4>
                                                       U6/XLXI_1/buffer_4_rstpot
                                                       U6/XLXI_1/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.932ns (2.606ns logic, 2.326ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_0 (SLICE_X55Y48.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/buffer_1 (FF)
  Destination:          U6/XLXI_1/buffer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 1)
  Clock Path Skew:      0.261ns (0.745 - 0.484)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/buffer_1 to U6/XLXI_1/buffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y51.AQ      Tcko                  0.100   U6/XLXI_1/buffer<1>
                                                       U6/XLXI_1/buffer_1
    SLICE_X55Y48.B5      net (fanout=2)        0.206   U6/XLXI_1/buffer<1>
    SLICE_X55Y48.CLK     Tah         (-Th)     0.032   SEGDT_OBUF
                                                       U6/XLXI_1/buffer_0_rstpot
                                                       U6/XLXI_1/buffer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.068ns logic, 0.206ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_3 (SLICE_X51Y48.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/buffer_4 (FF)
  Destination:          U6/XLXI_1/buffer_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.314ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.747 - 0.484)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/buffer_4 to U6/XLXI_1/buffer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y50.CQ      Tcko                  0.100   U6/XLXI_1/buffer<4>
                                                       U6/XLXI_1/buffer_4
    SLICE_X51Y48.B1      net (fanout=2)        0.246   U6/XLXI_1/buffer<4>
    SLICE_X51Y48.CLK     Tah         (-Th)     0.032   U6/XLXI_1/buffer<3>
                                                       U6/XLXI_1/buffer_3_rstpot
                                                       U6/XLXI_1/buffer_3
    -------------------------------------------------  ---------------------------
    Total                                      0.314ns (0.068ns logic, 0.246ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_40 (SLICE_X54Y50.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/buffer_41 (FF)
  Destination:          U6/XLXI_1/buffer_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 1)
  Clock Path Skew:      0.139ns (0.673 - 0.534)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/buffer_41 to U6/XLXI_1/buffer_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y45.BQ      Tcko                  0.100   U6/XLXI_1/buffer<9>
                                                       U6/XLXI_1/buffer_41
    SLICE_X54Y50.A6      net (fanout=2)        0.229   U6/XLXI_1/buffer<41>
    SLICE_X54Y50.CLK     Tah         (-Th)     0.059   U6/XLXI_1/buffer<8>
                                                       U6/XLXI_1/buffer_40_rstpot
                                                       U6/XLXI_1/buffer_40
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.041ns logic, 0.229ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y8.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y8.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKB)
  Physical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y8.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    6.005|    5.404|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 20  Score: 4599  (Setup/Max: 4599, Hold: 0)

Constraints cover 10188 paths, 0 nets, and 2080 connections

Design statistics:
   Minimum period:  10.808ns{1}   (Maximum frequency:  92.524MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 02 13:04:14 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 792 MB



