	component system is
		port (
			clk_clk               : in    std_logic                      := 'X';             -- clk
			clk_100_clk           : out   std_logic;                                         -- clk
			clk_25_clk            : out   std_logic;                                         -- clk
			framecount_export     : out   std_logic_vector(7 downto 0);                      -- export
			imagecount_export     : out   std_logic_vector(7 downto 0);                      -- export
			interface_address     : in    std_logic_vector(25 downto 0)  := (others => 'X'); -- address
			interface_byte_enable : in    std_logic_vector(15 downto 0)  := (others => 'X'); -- byte_enable
			interface_read        : in    std_logic                      := 'X';             -- read
			interface_write       : in    std_logic                      := 'X';             -- write
			interface_write_data  : in    std_logic_vector(127 downto 0) := (others => 'X'); -- write_data
			interface_acknowledge : out   std_logic;                                         -- acknowledge
			interface_read_data   : out   std_logic_vector(127 downto 0);                    -- read_data
			reset_reset_n         : in    std_logic                      := 'X';             -- reset_n
			sdram_addr            : out   std_logic_vector(12 downto 0);                     -- addr
			sdram_ba              : out   std_logic_vector(1 downto 0);                      -- ba
			sdram_cas_n           : out   std_logic;                                         -- cas_n
			sdram_cke             : out   std_logic;                                         -- cke
			sdram_cs_n            : out   std_logic;                                         -- cs_n
			sdram_dq              : inout std_logic_vector(15 downto 0)  := (others => 'X'); -- dq
			sdram_dqm             : out   std_logic_vector(1 downto 0);                      -- dqm
			sdram_ras_n           : out   std_logic;                                         -- ras_n
			sdram_we_n            : out   std_logic;                                         -- we_n
			sdram_clk_100_clk     : out   std_logic                                          -- clk
		);
	end component system;

