===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.6018 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2640 ( 12.8%)    0.2640 ( 16.5%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.2163 ( 10.5%)    0.2163 ( 13.5%)    Parse modules
    0.0428 (  2.1%)    0.0428 (  2.7%)    Verify circuit
    1.4239 ( 69.0%)    0.9635 ( 60.1%)  'firrtl.circuit' Pipeline
    0.1486 (  7.2%)    0.0835 (  5.2%)    'firrtl.module' Pipeline
    0.1358 (  6.6%)    0.0765 (  4.8%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0128 (  0.6%)    0.0070 (  0.4%)      LowerCHIRRTLPass
    0.0162 (  0.8%)    0.0162 (  1.0%)    InferWidths
    0.0884 (  4.3%)    0.0884 (  5.5%)    InferResets
    0.0055 (  0.3%)    0.0055 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0143 (  0.7%)    0.0143 (  0.9%)    WireDFT
    0.0143 (  0.7%)    0.0143 (  0.9%)    PrefixModules
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0880 (  4.3%)    0.0880 (  5.5%)    LowerFIRRTLTypes
    0.8163 ( 39.6%)    0.4211 ( 26.3%)    'firrtl.module' Pipeline
    0.0996 (  4.8%)    0.0575 (  3.6%)      ExpandWhens
    0.0015 (  0.1%)    0.0008 (  0.0%)      RemoveInvalid
    0.6736 ( 32.7%)    0.3422 ( 21.4%)      Canonicalizer
    0.0416 (  2.0%)    0.0211 (  1.3%)      InferReadWrite
    0.0266 (  1.3%)    0.0266 (  1.7%)    Inliner
    0.0285 (  1.4%)    0.0285 (  1.8%)    IMConstProp
    0.0012 (  0.1%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0012 (  0.1%)    0.0012 (  0.1%)    BlackBoxReader
    0.0012 (  0.1%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1431 (  6.9%)    0.1431 (  8.9%)    'firrtl.module' Pipeline
    0.1431 (  6.9%)    0.1431 (  8.9%)      Canonicalizer
    0.0121 (  0.6%)    0.0121 (  0.8%)    RemoveUnusedPorts
    0.0013 (  0.1%)    0.0013 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0111 (  0.5%)    0.0111 (  0.7%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.1290 (  6.3%)    0.1290 (  8.1%)  LowerFIRRTLToHW
    0.0013 (  0.1%)    0.0013 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1159 (  5.6%)    0.1159 (  7.2%)  'hw.module' Pipeline
    0.0290 (  1.4%)    0.0290 (  1.8%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0738 (  3.6%)    0.0738 (  4.6%)    Canonicalizer
    0.0131 (  0.6%)    0.0131 (  0.8%)    HWCleanup
    0.0187 (  0.9%)    0.0187 (  1.2%)  'hw.module' Pipeline
    0.0010 (  0.0%)    0.0010 (  0.1%)    HWLegalizeModules
    0.0177 (  0.9%)    0.0177 (  1.1%)    PrettifyVerilog
    0.1050 (  5.1%)    0.1050 (  6.6%)  ExportVerilog
    0.0012 (  0.1%)    0.0012 (  0.1%)  Rest
    2.0622 (100.0%)    1.6018 (100.0%)  Total

{
  totalTime: 1.611,
  maxMemory: 71106560
}
