Sunplus u'nSP Assembler - Ver. 1.10.0
              Listing File Has Been Relocated
                            	//========================================================================================
                            	// Progarm: Standard function definition
                            	// Writen by: Andy
                            	//
                            	// Lastest modified date: 
                            	// 		2000/06/23: first version
                            	//		2000/07/15: modified
                            	//		2000/07/24: modified					for sacmv25.lib
                            	//		2001/10/03: Add more public about queue for sacmv25f.lib
                            	// 		2001/11/05: Independent Queue for A2000/S480/MS01 Manual Mode - sacmv25h.lib
                            	//		2001/11/06: Fix volume parameter problem - sacmv25i.lib
                            	//
                            	// For: sacmV25n.lib
                            	//
                            	// Note: 
                            	//  1. Don't change this file if possible.
                            	//  2. Update hardware.inc with hardware.asm synchorously
                            	//	3. Provide Open code for sacmVxx.lib
                            	//
                            	//========================================================================================
                            	
                            	.PUBLIC	F_SP_RampUpDAC1
                            	.PUBLIC	F_SP_RampDnDAC1
                            	.PUBLIC	F_SP_RampUpDAC2
                            	.PUBLIC	F_SP_RampDnDAC2
                            	.PUBLIC	_SP_RampUpDAC1 
                            	.PUBLIC	_SP_RampDnDAC1 
                            	.PUBLIC	_SP_RampUpDAC2 
                            	.PUBLIC	_SP_RampDnDAC2 
                            	
                            	.PUBLIC	_SP_InitQueue
                            	.PUBLIC	_SP_InitQueue_A2000
                            	.PUBLIC	_SP_InitQueue_S480
                            	.PUBLIC	_SP_InitQueue_S240
                            	.PUBLIC	_SP_InitQueue_MS01
                            	.PUBLIC	_SP_InitQueue_DVR
                            	
                            	.PUBLIC	F_SP_InitQueue
                            	.PUBLIC	F_SP_InitQueue_A2000
                            	.PUBLIC	F_SP_InitQueue_S480
                            	.PUBLIC	F_SP_InitQueue_S240
                            	.PUBLIC	F_SP_InitQueue_MS01
                            	.PUBLIC	F_SP_InitQueue_DVR
                            	
                            	.PUBLIC	F_SP_ReadQueue
                            	.PUBLIC F_SP_ReadQueue_A2000
                            	.PUBLIC F_SP_ReadQueue_S480
                            	.PUBLIC F_SP_ReadQueue_S240
                            	.PUBLIC F_SP_ReadQueue_MS01
                            	.PUBLIC F_SP_ReadQueue_DVR
                            	
                            	.PUBLIC	F_SP_ReadQueue_NIC			// Read Queue with no index change
                            	.PUBLIC	F_SP_ReadQueue_NIC_A2000
                            	.PUBLIC	F_SP_ReadQueue_NIC_S480
                            	.PUBLIC	F_SP_ReadQueue_NIC_S240
                            	.PUBLIC	F_SP_ReadQueue_NIC_MS01
                            	.PUBLIC	F_SP_ReadQueue_NIC_DVR
                            	
                            	.PUBLIC	F_SP_WriteQueue
                            	.PUBLIC F_SP_WriteQueue_A2000
                            	.PUBLIC F_SP_WriteQueue_S480
                            	.PUBLIC F_SP_WriteQueue_S240
                            	.PUBLIC F_SP_WriteQueue_MS01
                            	.PUBLIC F_SP_WriteQueue_DVR
                            	
                            	.PUBLIC F_SP_TestQueue
                            	.PUBLIC F_SP_TestQueue_A2000
                            	.PUBLIC F_SP_TestQueue_S480
                            	.PUBLIC F_SP_TestQueue_S240
                            	.PUBLIC F_SP_TestQueue_MS01
                            	.PUBLIC F_SP_TestQueue_DVR
                            	
                            	.PUBLIC _SP_Export  
                            	.PUBLIC	_SP_Import 
                            	.PUBLIC _SP_Init_IOB 
                            	.PUBLIC _SP_Init_IOA 
                            	
                            	.PUBLIC	_SP_GetResource	
                            	.PUBLIC F_SP_GetResource
                            	
                            	.PUBLIC F_SP_SACM_A2000_Init_
                            	.PUBLIC F_SP_SACM_S480_Init_
                            	.PUBLIC F_SP_SACM_S240_Init_
                            	
                            	.PUBLIC F_SP_SACM_MS01_Init_
                            	.PUBLIC F_SP_PlayMode0_
                            	.PUBLIC F_SP_PlayMode1_    
                            	.PUBLIC F_SP_PlayMode2_  
                            	.PUBLIC F_SP_PlayMode3_   
                            	
                            	.PUBLIC F_SP_SACM_DVR_Init_
                            	.PUBLIC F_SP_SACM_DVR_Rec_Init_
                            	.PUBLIC F_SP_SACM_DVR_Play_Init_
                            	
                            	.PUBLIC	R_InterruptStatus 
                            	.PUBLIC	F_RampUpDAC1 
                            	.PUBLIC	F_RampDnDAC1 
                            	.PUBLIC	F_RampUpDAC2 
                            	.PUBLIC	F_RampDnDAC2 
                            	.PUBLIC	_STD_RampUpDAC1 
                            	.PUBLIC	_STD_RampDnDAC1 
                            	.PUBLIC	_STD_RampUpDAC2 
                            	.PUBLIC	_STD_RampDnDAC2 
                            	
                            	//////////////////////////////////////////////////////////////////
                            	// Definitions for I/O Port
                            	//////////////////////////////////////////////////////////////////
                            	.DEFINE	P_IOA_Data   		0x7000         // Write Data into data register and read from IOA pad
                            	.DEFINE P_IOA_Buffer        0x7001         // Write Data into buffer register and read from buffer register
                            	.DEFINE P_IOA_Dir           0x7002         // Direction vector for IOA
                            	.DEFINE P_IOA_Attrib        0x7003         // Attribute vector for IOA
                            	.DEFINE P_IOA_Latch         0x7004         // Latch PortA data for key change wake-up
                            	
                            	.DEFINE P_IOB_Data         	0x7005         // Write Data into the data register and read from IOB pad
                            	.DEFINE P_IOB_Buffer        0x7006         // Write Data into buffer register and read from buffer register
                            	.DEFINE P_IOB_Dir           0x7007         // Direction vector for IOB
                            	.DEFINE P_IOB_Attrib        0x7008         // Attribute vector for IOB
                            	
                            	.DEFINE P_FeedBack          0x7009         // Clock form external R,C
                            	.DEFINE P_TimerA_Data       0x700A         // Data port for TimerA 
                            	.DEFINE P_TimerA_Ctrl       0x700B         // Control Port for TimerA
                            	.DEFINE P_TimerB_Data       0x700C         // Data port for TimerB
                            	.DEFINE P_TimerB_Ctrl       0x700D         // Control Port for TimerB
                            	.DEFINE P_TimeBase_Setup    0x700E         // TimerBase Freq. Set
                            	.DEFINE P_TimeBase_Clear	0x700F 		   // Reset Timerbase counter
                            	.DEFINE P_INT_Ctrl          0x7010         // Control port for interrupt source
                            	.DEFINE P_INT_Clear         0x7011         // Clear interrupt source
                            	.DEFINE P_Watchdog_Clear    0x7012         // Watchdog Reset
                            	.DEFINE P_SystemClock       0x7013         // Change system clock frequency(include go to standby mode)
                            	
                            	//... PA6442 New version MC52A (For EC-03)....
                            	.DEFINE P_ADC 	        	0x7014         	// Data Port for AD
                            	.DEFINE P_ADC_Ctrl          0x7015         	// Control Port for AD control
                            	.DEFINE P_ADC_Status        0x7015         	// AD Port Status
                            	.DEFINE P_DAC2              0x7016         	// Data Port for DAC2
                            	.DEFINE P_PWM               0x7016         	// Data Port for PWM
                            	.DEFINE P_DAC1	        	0x7017         	// Data Port for DAC1
                            	.DEFINE P_DAC_Ctrl			0x702A 			// Control Port for two DAC and audio output mode
                            	//............................................
                            	
                            	.DEFINE P_IR_Ctrl			0x7018 			// Control Port for IR
                            	.DEFINE P_LVD_Ctrl          0x7019         	// Control Port for LVD
                            	.DEFINE P_SIO_Data			0x701A 			// Data port for serial IO
                            	.DEFINE P_SIO_Addr_Low		0x701B 			// Address Port low
                            	.DEFINE P_SIO_Addr_Mid		0x701C 			// Address Port middle
                            	.DEFINE P_SIO_Addr_High	 	0x701D 			// Address Port high
                            	.DEFINE P_SIO_Ctrl			0x701E 			// Control Port
                            	.DEFINE P_SIO_Start			0x701F 			// Start port for serial interface
                            	.DEFINE P_SIO_Stop			0x7020 			// Stop port for serial interface
                            	
                            	.DEFINE P_UART_Command1		 0x7021 		// Command1 Port for UART
                            	.DEFINE P_UART_Command2		 0x7022 		// Command2 Port for UART
                            	.DEFINE P_UART_Data			 0x7023  		// Data Port for UART
                            	.DEFINE	P_UART_BaudScalarLow 0x7024 		// Set Baud Rate scalar low
                            	.DEFINE	P_UART_BaudScalarHigh 0x7025 		// Set Baud Rate scalar high
                            	
                            	
                            	//... Definitions for P_INT_Ctrl ..............
                            	.DEFINE C_IRQ6_TMB2             0x0001         	// Timer B IRQ6
                            	.DEFINE C_IRQ6_TMB1             0x0002         	// Timer A IRQ6
                            	.DEFINE C_IRQ5_2Hz              0x0004         	// 2Hz IRQ5
                            	.DEFINE C_IRQ5_4Hz              0x0008         	// 4Hz IRQ5
                            	.DEFINE C_IRQ4_1KHz             0x0010         	// 1024Hz IRQ4
                            	.DEFINE C_IRQ4_2KHz             0x0020         	// 2048Hz IRQ4
                            	.DEFINE C_IRQ4_4KHz             0x0040         	// 4096Hz IRQ4
                            	.DEFINE C_IRQ3_KEY              0x0080         	// Key Change IRQ3
                            	.DEFINE C_IRQ3_EXT1             0x0100         	// Ext1 IRQ3
                            	.DEFINE C_IRQ3_EXT2             0x0200         	// Ext2 IRQ3
                            	.DEFINE C_IRQ2_TMB              0x0400         	// Timer B IRQ2
                            	.DEFINE C_FIQ_TMB               0x0800         	// Timer B FIQ
                            	.DEFINE C_IRQ1_TMA              0x1000         	// Timer A IRQ1
                            	.DEFINE C_FIQ_TMA               0x2000         	// Timer A FIQ
                            	.DEFINE C_IRQ0_PWM              0x4000         	// PWM IRQ0
                            	.DEFINE C_FIQ_PWM               0x8000         	// PWM FIQ
                            	
                            	// Definitions for P_TimerA/B_Ctrl ............                               
                            	.DEFINE	C_Fosc_2				0x0000 			// 
                            	.DEFINE	C_Fosc_256		    	0x0001 			//
                            	.DEFINE	C_32768Hz				0x0002 			//
                            	.DEFINE	C_8192Hz				0x0003 			//
                            	.DEFINE	C_4096Hz				0x0004 			//
                            	.DEFINE	C_A1					0x0005 			//
                            	.DEFINE C_A0					0x0006 			//
                            	.DEFINE C_Ext1					0x0007 			//
                            	
                            	.DEFINE	C_2048Hz				0x0000 			//
                            	.DEFINE	C_1024Hz				0x0008 			//
                            	.DEFINE	C_256Hz					0x0010 			//
                            	.DEFINE	C_TMB1Hz				0x0018 			//
                            	.DEFINE	C_4Hz					0x0020 			//
                            	.DEFINE	C_2Hz					0x0028 			//
                            	.DEFINE	C_B1					0x0030 			//
                            	.DEFINE	C_Ext2					0x0038 			//
                            	
                            	.DEFINE	C_Off					0x0000 			//
                            	.DEFINE C_D1					0x0040 			//
                            	.DEFINE C_D2					0x0080 			//
                            	.DEFINE C_D3					0x00C0 			//
                            	.DEFINE C_D4					0x0100 			//
                            	.DEFINE C_D5					0x0140 			//
                            	.DEFINE C_D6					0x0180 			//
                            	.DEFINE C_D7					0x01C0 			//
                            	.DEFINE C_D8					0x0200 			//
                            	.DEFINE C_D9					0x0240 			//
                            	.DEFINE C_D10					0x0280 			//
                            	.DEFINE C_D11					0x02C0 			//
                            	.DEFINE C_D12					0x0300 			//
                            	.DEFINE C_D13					0x0340 			//
                            	.DEFINE C_D14					0x0380 			//
                            	.DEFINE C_TA_Div_2				0x03C0 			// Timer A
                            	.DEFINE C_TB_Div_2				0x03C0 			// Timer B
                            	
                            	//... Definition for P_SystemClock ............
                            	.DEFINE C_Fosc					0x0000 			// b3..b0
                            	.DEFINE C_Fosc_Div_2			0x0001 			//
                            	.DEFINE C_Fosc_Div_4			0x0002 			//
                            	.DEFINE C_Fosc_Div_8			0x0003 			// (default)
                            	.DEFINE C_Fosc_Div_16			0x0004 			//
                            	.DEFINE C_Fosc_Div_32			0x0005 			//
                            	.DEFINE C_Fosc_Div_64			0x0006 			//
                            	.DEFINE C_Sleep					0x0007 		 	//
                            	
                            	.DEFINE	C_32K_Work				0x0000 			// b4
                            	.DEFINE C_32K_Off				0x0000 			// 
                            	.DEFINE C_StrongMode			0x0000 			// b5
                            	.DEFINE C_AutoMode				0x0000 			//
                            	
                            	//... Define for P_AD_Ctrl ....................
                            	.DEFINE	C_AD					0x0001 			//
                            	.DEFINE C_DA					0x0000 			//
                            	.DEFINE C_MIC					0x0000 			//
                            	.DEFINE C_LINE					0x0002 			//
                            	
                            	//... Define for P_DA_Ctrl ....................
                            	.DEFINE C_PushPull				0x0000 			// b0, (default) 
                            	.DEFINE C_DoubleEnd				0x0001 			// b0
                            	.DEFINE	C_DAC_Mode				0x0000 			// b1, (default)
                            	.DEFINE C_PWM_Mode				0x0002 			// b1
                            	
                            	.DEFINE	C_D1_Direct				0x0000 			// DAC1 latch
                            	.DEFINE C_D1_LatchA				0x0008 			// 
                            	.DEFINE C_D1_LatchB				0x0010 			//
                            	.DEFINE C_D1_LatchAB			0x0018 			//
                            	
                            	.DEFINE	C_D2_Direct				0x0000 			// DAC2 latch
                            	.DEFINE C_D2_LatchA				0x0020 			// 
                            	.DEFINE C_D2_LatchB				0x0040 			//
                            	.DEFINE C_D2_LatchAB			0x00C0 			//
                            	
                            	//... Define for P_LVD_Ctrl ...................
                            	.DEFINE C_LVD24V				0x0000 			// LVD = 2.4V 
                            	.DEFINE C_LVD28V				0x0001 			// LVD = 2.8V
                            	.DEFINE C_LVD32V				0x0002 			// LVD = 3.2V
                            	.DEFINE C_LVD36V				0x0003 			// LVD = 3.6V
                            	
                            	
                            	
                            	/////////////////////////////////////////////////////////////////
                            	// Note: This register map to the P_INT_Ctrl(0x7010)
                            	// 	User's interrupt setting have to combine with this register 
                            	//	while co-work with SACM library.
                            	//
                            	//  See. following function for example:
                            	//	F_SP_SACM_A2000_Init_:
                            	//	F_SP_SACM_S480_Init_:
                            	//	F_SP_SACM_S240_Init_:
                            	//	F_SP_SACM_MS01_Init_:
                            	//	F_SP_SACM_DVR_Init_: 
                            	//////////////////////////////////////////////////
0000049B                    	.IRAM
0000049B 00 00              	.VAR	R_InterruptStatus = 0 					// 
                            	
                            	
                            	//////////////////////////////////////////////////
                            	
                            	.define C_RampDelayTime 16
                            	
                            	.define C_QueueSize 100		
                            			
0000049C 00 00              	.VAR 	R_Queue 
0000049D 00 00 00 00        	.DW		C_QueueSize-1	DUP(0) 
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00      
00000500 00 00              	.VAR	R_ReadIndex 
00000501 00 00              	.VAR	R_WriteIndex 
                            	
0000BBFF                    	.CODE
                            	
                            					
                            	
                            	///////////////////////////////////////////
                            	// Function: Initial Queue
                            	// Destory: R1,R2
                            	///////////////////////////////////////////	
                            	_SP_InitQueue:	.PROC
                            	_SP_InitQueue_A2000:
                            	_SP_InitQueue_S480:
                            	_SP_InitQueue_S240:
                            	_SP_InitQueue_MS01:
                            	_SP_InitQueue_DVR:
                            	
                            	F_SP_InitQueue_A2000:
                            	F_SP_InitQueue_S480:
                            	F_SP_InitQueue_S240:
                            	F_SP_InitQueue_MS01:
                            	F_SP_InitQueue_DVR:
                            	F_SP_InitQueue:
0000BBFF 09 93 9C 04        			R1 = R_Queue
0000BC01 40 94              			R2 = 0 
                            	L_ClearQueueLoop?:		
0000BC02 D1 D4              			[R1++] = R2
0000BC03 09 43 00 05        			cmp	R1, R_Queue+C_QueueSize
0000BC05 44 4E              			jne	L_ClearQueueLoop?
                            				
0000BC06 40 92              			R1 = 0
0000BC07 19 D3 00 05        			[R_ReadIndex] = R1
0000BC09 19 D3 01 05        			[R_WriteIndex] = R1
                            					
0000BC0B 90 9A              			RETF
                            			.ENDP
                            			
                            	///////////////////////////////////////////
                            	// Function: Get a data form Queue
                            	// Output:  R1: Data
                            	//			R2: return value
                            	// Destory: R1,R2
                            	///////////////////////////////////////////	
                            	F_SP_ReadQueue_A2000:
                            	F_SP_ReadQueue_S480:
                            	F_SP_ReadQueue_S240:
                            	F_SP_ReadQueue_MS01:
                            	F_SP_ReadQueue_DVR:
                            	F_SP_ReadQueue:
0000BC0C 12 95 00 05        			R2 = [R_ReadIndex]
0000BC0E 12 45 01 05        			cmp R2,[R_WriteIndex]
0000BC10 0D 5E              			je	L_RQ_QueueEmpty
                            	
0000BC11 0A 05 9C 04        			R2 += R_Queue				// get queue data address
0000BC13 C2 92              			R1 = [R2]
                            			
0000BC14 12 95 00 05        			R2 = [R_ReadIndex]
0000BC16 41 04              			R2 += 1
0000BC17 0A 45 64 00        			cmp	R2, C_QueueSize
0000BC19 01 4E              			jne	L_RQ_NotQueueBottom
0000BC1A 40 94              			R2 = 0
                            	L_RQ_NotQueueBottom:	
0000BC1B 1A D5 00 05        			[R_ReadIndex] = R2		
                            			//r2 = 0x0000 						// get queue data
0000BC1D 90 9A              			retf 
                            	L_RQ_QueueEmpty:
                            			//r2 = 0x8000 						// queue empty
0000BC1E 90 9A              			retf 
                            	
                            	///////////////////////////////////////////
                            	// Function: Get a data from Queue but do 
                            	//			not change queue index
                            	// R1: output
                            	// Destory: R1,R2
                            	///////////////////////////////////////////
                            	F_SP_ReadQueue_NIC:
                            	F_SP_ReadQueue_NIC_A2000:
                            	F_SP_ReadQueue_NIC_S480:
                            	F_SP_ReadQueue_NIC_S240:
                            	F_SP_ReadQueue_NIC_MS01:
                            	F_SP_ReadQueue_NIC_DVR:
0000BC1F 12 95 00 05        			R2 = [R_ReadIndex]
0000BC21 12 45 01 05        			cmp R2,[R_WriteIndex]
0000BC23 03 5E              			je	L_RQ_QueueEmpty?
                            	
0000BC24 0A 05 9C 04        			R2 += R_Queue				// get queue data index
0000BC26 C2 92              			R1 = [R2]
                            	L_RQ_QueueEmpty?:
0000BC27 90 9A              			RETF
                            			
                            	///////////////////////////////////////////
                            	// Function: Put a data to Queue
                            	// R1: Input
                            	// Destory: R1,R2
                            	///////////////////////////////////////////	
                            	F_SP_WriteQueue_A2000:
                            	F_SP_WriteQueue_S480:
                            	F_SP_WriteQueue_S240:
                            	F_SP_WriteQueue_MS01:
                            	F_SP_WriteQueue_DVR:
                            	F_SP_WriteQueue:
0000BC28 12 95 01 05        			R2 = [R_WriteIndex] 			// put data to queue
0000BC2A 0A 05 9C 04        			R2 += R_Queue
0000BC2C C2 D2              			[R2] = R1
                            	
0000BC2D 12 95 01 05        			R2 = [R_WriteIndex]
0000BC2F 41 04              			R2 += 1
0000BC30 0A 45 64 00        			cmp	R2, C_QueueSize
0000BC32 01 4E              			jne	L_WQ_NotQueueBottom
0000BC33 40 94              			R2 = 0
                            	L_WQ_NotQueueBottom:
0000BC34 1A D5 01 05        			[R_WriteIndex] = R2
0000BC36 90 9A              			RETF
                            	
                            			
                            	///////////////////////////////////////////
                            	// Function: Test Queue Status
                            	// o/p: R1
                            	// Destory: R1
                            	///////////////////////////////////////////	
                            	F_SP_TestQueue_A2000:
                            	F_SP_TestQueue_S480:
                            	F_SP_TestQueue_S240:
                            	F_SP_TestQueue_MS01:
                            	F_SP_TestQueue_DVR:
                            	F_SP_TestQueue:
                            			//... Test Queue Empty ...
0000BC37 11 93 00 05        			R1 = [R_ReadIndex] 
0000BC39 11 43 01 05        			cmp R1,[R_WriteIndex] 
0000BC3B 12 5E              			je	L_TQ_QueueEmpty 
                            	
                            			//... Test Queue Full ...
0000BC3C 11 93 00 05        			R1 = [R_ReadIndex] 				// For N Queue Full: 1.R=0 and W=N-1 2. R<>0 and W=R-1 
0000BC3E 05 4E              			jnz	L_TQ_JudgeCond2 
0000BC3F 11 93 01 05        			R1 = [R_WriteIndex] 
0000BC41 09 43 63 00        			cmp	R1, C_QueueSize-1 			// Cond1
0000BC43 08 5E              			je	L_TQ_QueueFull 			
                            	L_TQ_JudgeCond2:		
0000BC44 11 93 00 05        			R1 = [R_ReadIndex] 
0000BC46 41 22              			R1 -=1 
0000BC47 11 43 01 05        			cmp R1,[R_WriteIndex] 
0000BC49 02 5E              			je	L_TQ_QueueFull 	
                            	
0000BC4A 40 92              			r1 = 0 							// not Full, not empty
0000BC4B 90 9A              			retf 
                            	L_TQ_QueueFull:
0000BC4C 41 92              			r1 = 1 							// full
0000BC4D 90 9A              			retf 
                            	L_TQ_QueueEmpty:
0000BC4E 42 92              			r1 = 2 							// empty
0000BC4F 90 9A              			retf 
                            	
                            	
                            	
                            	
                            	
                            	///////////////////////////////////////////////////////////////////////////////
                            	// Function: The partial code of hardware setting of SACM_A2000_Initial() 
                            	//			or F_SACM_A2000_Initial:
                            	// Note: The following functions are the partial code of original
                            	//			initial subroutine. (H/W setting part) 
                            	//
                            	//	Ex: F_SACM_A2000_Initial:
                            	//			...
                            	//			call F_SP_SACM_A2000_Init_	: S480/S240/MS01 is same
                            	//			...
                            	//			retf
                            	////////////////////////////////////////////////////////////////////////////////
                            	F_SP_SACM_A2000_Init_:	
0000BC50 40 92              			R1=0x0000;                      // 24MHz, Fcpu=Fosc
0000BC51 19 D3 13 70        	        [P_SystemClock]=R1           	//  Frequency 20MHz
0000BC53 70 92              	        R1 = 0x0030                     // TimerA CKA=Fosc/2 CKB=1 Tout:off
0000BC54 19 D3 0B 70        	        [P_TimerA_Ctrl] = R1			// Initial Timer A
0000BC56 09 93 00 FD        	        R1 = 0xfd00                  	// 16K
0000BC58 19 D3 0A 70        	        [P_TimerA_Data] = R1 
0000BC5A 09 93 A8 00        	        R1 = 0x00A8                     // Set the DAC Ctrl
0000BC5C 19 D3 2A 70        	        [P_DAC_Ctrl] = R1
0000BC5E 09 93 FF FF        	        R1 = 0xffff
                            	        
0000BC60 19 D3 11 70        	        [P_INT_Clear] = R1          	// Clear interrupt occuiped events
0000BC62 40 92              	        R1 =0x0000						// 
                            	        
                            	        
0000BC63 11 93 9B 04        	        R1 = [R_InterruptStatus]		//
0000BC65 09 A3 00 20        	        R1 |= C_FIQ_TMA					// Enable Timer A FIQ
                            	        //R1 |= C_IRQ4_1KHz
0000BC67 19 D3 9B 04        	        [R_InterruptStatus] = R1		//
0000BC69 19 D3 10 70        	        [P_INT_Ctrl] = R1				//
                            	
0000BC6B 90 9A              			RETF
                            	
                            	
                            	//////////////////////////////////////////////////////////////////
                            	// Function: The partial code of hardware setting of SACM_S480_Initial() 
                            	//			or F_SACM_S480_Initial:
                            	//////////////////////////////////////////////////////////////////
                            	F_SP_SACM_S480_Init_:
0000BC6C 40 92              	        R1 = 0x0000						// 24MHz Fosc
0000BC6D 19 D3 13 70        	        [P_SystemClock]=R1          	// Initial System Clock
0000BC6F 70 92              	        R1=0x0030                       // TimerA CKA=Fosc/2 CKB=1 Tout:off
0000BC70 19 D3 0B 70        	        [P_TimerA_Ctrl]=R1				// Initial Timer A
                            	        //R1 = 0xfd00                  	// 16K
0000BC72 09 93 ED FC        	        R1 = 0xfced						// 15.625K
0000BC74 19 D3 0A 70        	        [P_TimerA_Data]=R1
0000BC76 09 93 A8 00        	        R1 = 0x00A8						// 
0000BC78 19 D3 2A 70        	        [P_DAC_Ctrl] = R1				//
                            	        
0000BC7A 09 93 FF FF        	        R1 = 0xffff
0000BC7C 19 D3 11 70        	        [P_INT_Clear] = R1          	// Clear interrupt occuiped events
0000BC7E 11 93 9B 04        	        R1 = [R_InterruptStatus]		//
0000BC80 09 A3 00 20        	        R1 |= C_FIQ_TMA					// Enable Timer A FIQ
                            	        //R1 |= C_IRQ4_1KHz				// Enable 1KHz IRQ4 for S480 decoder
0000BC82 19 D3 9B 04        	        [R_InterruptStatus] = R1		//
0000BC84 19 D3 10 70        	        [P_INT_Ctrl] = R1				//
                            	        
0000BC86 90 9A              	        RETF
                            	
                            	//////////////////////////////////////////////////////////////////
                            	// Function: The partial code of hardware setting of SACM_S240_Initial() 
                            	//			or F_SACM_S240_Initial:
                            	//////////////////////////////////////////////////////////////////
                            	F_SP_SACM_S240_Init_:	
0000BC87 60 92              			R1=0x0020;	
0000BC88 19 D3 13 70        			[P_SystemClock]=R1
0000BC8A 09 93 A8 00        			R1 = 0x00A8;					// 
0000BC8C 19 D3 2A 70        			[P_DAC_Ctrl]= R1
0000BC8E 70 92              			R1 = 0x0030;               	// TimerA CKA=Fosc/2 CKB=1 Tout:off
0000BC8F 19 D3 0B 70        	        [P_TimerA_Ctrl] = R1;
0000BC91 09 93 00 FE        			R1 = 0xfe00;                    // 24K
0000BC93 19 D3 0A 70        	    	[P_TimerA_Data] = R1;		
0000BC95 09 93 FF FF        	        R1 = 0xffff
0000BC97 19 D3 11 70        	        [P_INT_Clear] = R1          	// Clear interrupt occuiped events
0000BC99 11 93 9B 04        	        R1 = [R_InterruptStatus]		//
0000BC9B 09 A3 00 20        	        R1 |= C_FIQ_TMA					// Enable Timer A FIQ
0000BC9D 19 D3 9B 04        	        [R_InterruptStatus] = R1		//
0000BC9F 19 D3 10 70        	        [P_INT_Ctrl] = R1				//
0000BCA1 90 9A              	        RETF
                            	
                            	//////////////////////////////////////////////////////////////////
                            	// Function: The partial code of hardware setting of SACM_MS01_Initial() 
                            	//			or F_SACM_MS01_Initial:
                            	//
                            	//	Ex: F_SACM_MS01_Initial:
                            	//			...
                            	//			call F_SP_SACM_MS01_Init_
                            	//			call F_SP_Play_Mode0/1/2/3	->0,1,2,3 depending on the para1
                            	//			...
                            	//			retf
                            	//////////////////////////////////////////////////////////////////
                            	F_SP_SACM_MS01_Init_:	
0000BCA2 40 92              			R1 = 0x0000;                    // 24MHz, Fcpu=Fosc
0000BCA3 19 D3 13 70        	        [P_SystemClock] = R1;        	// Initial System Clock
0000BCA5 70 92              	        R1 = 0x0030;                    // TimerA CKA=Fosc/2 CKB=1 Tout:off
0000BCA6 19 D3 0B 70        	        [P_TimerA_Ctrl] = R1			// Initial Timer A
                            	        
                            	        //R1 = 0x0003						// 8K
0000BCA8 40 92              	        R1 = 0x0000						// Fosc/2
0000BCA9 19 D3 0D 70        	        [P_TimerB_Ctrl] = R1;			// Initial Timer B -> 8192	
                            	        
                            	        //R1 = 0xFFFF        
0000BCAB 09 93 00 FA        	        R1 = 0xFA00					// Any time for ADPCM channel 0,1
0000BCAD 19 D3 0C 70        	        [P_TimerB_Data] = R1			// 8K sample rate
                            	        
0000BCAF 09 93 FF FF        			R1 = 0xffff
0000BCB1 19 D3 11 70        	        [P_INT_Clear] = R1          	// Clear interrupt occuiped events
0000BCB3 90 9A              	        RETF
                            	
                            	//........................................
                            	F_SP_PlayMode0_:						// with F_SP_SACM_MS01_Initial
0000BCB4 46 92              			R1 = 0x0006
0000BCB5 19 D3 2A 70        	        [P_DAC_Ctrl] = R1
0000BCB7 09 93 00 FE        	        R1 = 0xFE00
0000BCB9 19 D3 0A 70        	        [P_TimerA_Data] = R1 			//
0000BCBB 11 93 9B 04        	        R1 = [R_InterruptStatus] 		//
0000BCBD 09 A3 10 84        	        R1 |= C_FIQ_PWM+C_IRQ2_TMB+C_IRQ4_1KHz
0000BCBF 19 D3 9B 04        	        [R_InterruptStatus] = R1 		//
0000BCC1 19 D3 10 70        	        [P_INT_Ctrl] = R1				//
0000BCC3 90 9A              	        RETF
                            	
                            	F_SP_PlayMode1_:						// with F_SP_SACM_MS01_Initial
0000BCC4 09 93 A8 00        			R1 = 0x00A8
0000BCC6 19 D3 2A 70        	        [P_DAC_Ctrl] = R1
0000BCC8 09 93 00 FE        	        R1 = 0xFE00
0000BCCA 19 D3 0A 70        	        [P_TimerA_Data] = R1 			//
0000BCCC 11 93 9B 04        	        R1 = [R_InterruptStatus] 		//
0000BCCE 09 A3 10 24        	        R1 |= C_FIQ_TMA+C_IRQ2_TMB+C_IRQ4_1KHz
0000BCD0 19 D3 9B 04        	        [R_InterruptStatus] = R1 		//
0000BCD2 19 D3 10 70        	        [P_INT_Ctrl] = R1				//
0000BCD4 90 9A              	        RETF
                            	
                            	
                            	F_SP_PlayMode2_:	 						// with F_SP_SACM_MS01_Initial
0000BCD5 09 93 A8 00        			R1 = 0x00A8
0000BCD7 19 D3 2A 70        	        [P_DAC_Ctrl] = R1
0000BCD9 09 93 9A FD        	        R1 = 0xFD9A
0000BCDB 19 D3 0A 70        	        [P_TimerA_Data] = R1 				//
0000BCDD 11 93 9B 04        	        R1 = [R_InterruptStatus] 			//
0000BCDF 09 A3 10 24        	        R1 |= C_FIQ_TMA+C_IRQ2_TMB+C_IRQ4_1KHz
0000BCE1 19 D3 9B 04        	        [R_InterruptStatus] = R1 			//
0000BCE3 19 D3 10 70        	        [P_INT_Ctrl] = R1					//
0000BCE5 90 9A              	        RETF
                            	
                            	      
                            	F_SP_PlayMode3_:								// with F_SP_SACM_MS01_Initial
0000BCE6 09 93 A8 00        			R1 = 0x00A8
0000BCE8 19 D3 2A 70        	        [P_DAC_Ctrl] = R1
0000BCEA 09 93 00 FD        	        R1 = 0xFD00
0000BCEC 19 D3 0A 70        	        [P_TimerA_Data] = R1 					//
0000BCEE 11 93 9B 04        	        R1 = [R_InterruptStatus] 				//
0000BCF0 09 A3 10 24        	        R1 |= C_FIQ_TMA+C_IRQ2_TMB+C_IRQ4_1KHz
0000BCF2 19 D3 9B 04        		    [R_InterruptStatus] = R1 				//
0000BCF4 19 D3 10 70        	        [P_INT_Ctrl] = R1						//
0000BCF6 90 9A              	        RETF
                            	        
                            	///////////////////////////////////////////////////////////////////////////////
                            	// Function: The partial code of hardware setting of SACM_MS01_Initial() 
                            	//			or F_SACM_MS01_Initial:
                            	//
                            	//	Ex: F_SACM_DVR_Initial:
                            	//			...
                            	//			call F_SP_SACM_DVR_Init_
                            	//			call F_SP_Play_Mode0/1/2/3	->0,1,2,3 depending on the para1
                            	//			...
                            	//			retf
                            	//	Ex1:
                            	//		F_SACM_DVR_Record: (or F_SACM_DVR_InitEncoder)
                            	//			...
                            	//			call F_SP_SACM_DVR_Rec_Init
                            	//			...
                            	//			retf
                            	//	Ex2:
                            	//		F_SACM_DVR_Play: (or F_SACM_DVR_InitDecoder)
                            	//			...
                            	//			call F_SP_SACM_DVR_Play_Init_
                            	//			...
                            	//			retf
                            	///////////////////////////////////////////////////////////////////////////////
                            	F_SP_SACM_DVR_Init_:
0000BCF7 40 92              	        r1 = 0x0000;                    // 24MHz, Fcpu=Fosc
0000BCF8 19 D3 13 70        	        [P_SystemClock] = r1;           //  Frequency 20MHz
0000BCFA 70 92              	        r1 = 0x0030;                    // TimerA CKA=Fosc/2 CKB=1 Tout:off
0000BCFB 19 D3 0B 70        	        [P_TimerA_Ctrl] = r1;
0000BCFD 09 93 00 FA        	        r1 = 0xfa00;                    // 8K @ 24.576MHz
                            	        //r1 = 0xfb1d;                  // 8K @ 20MHz
0000BCFF 19 D3 0A 70        	        [P_TimerA_Data] = r1;
0000BD01 75 92              	        r1 = 0x0035;                    // ADINI should be open (107)
0000BD02 19 D3 15 70        	        [P_ADC_Ctrl] = r1;
0000BD04 09 93 A8 00        	        r1 = 0x00A8;                    // Set the DA Ctrl
0000BD06 19 D3 2A 70        	        [P_DAC_Ctrl] = r1;
                            	        
0000BD08 09 93 FF FF        	        r1 = 0xffff;
0000BD0A 19 D3 11 70        	        [P_INT_Clear] = r1;          	// Clear interrupt occuiped events
                            	        
0000BD0C 11 93 9B 04        	        R1 = [R_InterruptStatus]		//
0000BD0E 09 A3 00 20        	        R1 |= C_FIQ_TMA					// Enable Timer A FIQ
0000BD10 19 D3 9B 04        	        [R_InterruptStatus] = R1		//
0000BD12 19 D3 10 70        	        [P_INT_Ctrl] = R1				//
                            	        
0000BD14 90 9A              	        RETF
                            	
                            	
                            	
                            	
                            	
                            	F_SP_SACM_DVR_Rec_Init_:					// call by SACM_DVR_Record / SACM_DVR_InitEncoder
0000BD15 75 92              			r1 = 0x0035;  					//mic input
                            	        //r1 = 0x0037					//line_in input
0000BD16 19 D3 15 70        	        [P_ADC_Ctrl] = r1;       		//enable ADC
                            	        
0000BD18 09 93 00 FE        	        R1=0xfe00;                     	//24K @ 24.576MHz
0000BD1A 19 D3 0A 70        	        [P_TimerA_Data] = r1 
0000BD1C 90 9A              			RETF
                            	
                            	F_SP_SACM_DVR_Play_Init_:
0000BD1D 40 92              		    r1 = 0x0000						// call by SACM_DVR_Stop / SACM_DVR_Play
0000BD1E 19 D3 15 70        	        [P_ADC_Ctrl] = r1;       		// Disable ADC
                            	        
0000BD20 09 93 00 FD        	        r1 = 0xfd00;                	// 16K @ 24.576MHz
0000BD22 19 D3 0A 70        	        [P_TimerA_Data] = r1;
0000BD24 90 9A              	        RETF
                            	
                            	
                            	
                            	
                            	/////////////////////////////////////////////////////////////////////////////// 
                            	// Function: Extra Functions provided by Sunplus
                            	//	Type:	
                            	//		1. DAC Ramp up/down
                            	//		2. IO config/import/export
                            	//		3. Get resource data
                            	//
                            	//
                            	///////////////////////////////////////////////////////////////////////////////
                            	
                            	////////////////////////////////////////////////////////
                            	// Function: Ramp Up/Down to avoid speaker "pow" noise
                            	// Destory: R1,R2
                            	////////////////////////////////////////////////////////
                            	_SP_RampUpDAC1:	.PROC
                            	F_SP_RampUpDAC1:
0000BD25 90 D4              			push r1,r2 to [sp] 
0000BD26 11 93 17 70        	        r1=[P_DAC1] 
0000BD28 09 B3 C0 FF        	        r1 &= ~0x003f 
0000BD2A 09 43 00 80        	        cmp     r1,0x8000
0000BD2C 0E 0E              	        jb     	L_RU_NormalUp
0000BD2D 19 5E              	        je      L_RU_End
                            	                
                            	L_RU_DownLoop:
0000BD2E 40 F0 91 BD        	        call    F_Delay         
0000BD30 41 94              	        r2 = 0x0001 
0000BD31 1A D5 12 70        	        [P_Watchdog_Clear] = r2 
0000BD33 09 23 40 00        	        r1 -= 0x40 
0000BD35 19 D3 17 70        	        [P_DAC1] = r1 
0000BD37 09 43 00 80        	        cmp     r1,0x8000 
0000BD39 4C 4E              	        jne     L_RU_DownLoop   
                            	L_RD_DownEnd:
0000BD3A 0C EE              	        jmp     L_RU_End 
                            	
                            	L_RU_NormalUp:
                            	L_RU_Loop:
0000BD3B 40 F0 91 BD        	        call    F_Delay 
0000BD3D 41 94              	        r2 = 0x0001 
0000BD3E 1A D5 12 70        	        [P_Watchdog_Clear] = r2 
0000BD40 09 03 40 00        	        r1 += 0x40 
0000BD42 19 D3 17 70        	        [P_DAC1] = r1 
0000BD44 09 43 00 80        	        cmp     r1, 0x8000 
0000BD46 4C 4E              	        jne     L_RU_Loop 
                            	L_RU_End:
0000BD47 90 90              			pop     r1,r2 from [sp] 
0000BD48 90 9A              	  		retf 
                            	    	.ENDP
                            	    
                            	//............................................................
                            	_SP_RampDnDAC1:	.PROC
                            	F_SP_RampDnDAC1:
0000BD49 90 D4              			push r1,r2 to [sp] 
                            	  		//int off 
0000BD4A 11 93 17 70        	    	r1 = [P_DAC1] 
0000BD4C 09 B3 C0 FF        	     	r1 &= ~0x003F 
0000BD4E 0A 5E              	      	jz      L_RD_End 
                            	L_RD_Loop:                
0000BD4F 40 F0 91 BD        	        call    F_Delay         
0000BD51 41 94              	        r2 = 0x0001 
0000BD52 1A D5 12 70        	        [P_Watchdog_Clear] = r2 
0000BD54 09 23 40 00        	        r1 -= 0x40 
0000BD56 19 D3 17 70        	        [P_DAC1] = r1   
0000BD58 4A 4E              	        jnz     L_RD_Loop 
                            	L_RD_End:       
                            			//int	fiq,irq
0000BD59 90 90              	        pop     r1,r2 from [sp] 
0000BD5A 90 9A              	        retf 
                            			.ENDP
                            	
                            	//..............................................................
                            	_SP_RampUpDAC2:	.PROC
                            	F_SP_RampUpDAC2:
0000BD5B 90 D4              			push r1,r2 to [sp] 
0000BD5C 11 93 16 70        	  		r1=[P_DAC2] 
0000BD5E 09 B3 C0 FF        	    	r1 &= ~0x003f 
0000BD60 09 43 00 80        	     	cmp     r1,0x8000
0000BD62 0E 0E              	      	jb     	L_RU_NormalUp_   
0000BD63 5D 5E              	       	je      L_RU_End 
                            	                
                            	L_RU_DownLoop_:
0000BD64 40 F0 91 BD        	        call    F_Delay         
0000BD66 41 94              	        r2 = 0x0001 
0000BD67 1A D5 12 70        	        [P_Watchdog_Clear] = r2 
0000BD69 09 23 40 00        	        r1 -= 0x40 
0000BD6B 19 D3 16 70        	        [P_DAC2] = r1 
0000BD6D 09 43 00 80        	        cmp     r1,0x8000 
0000BD6F 4C 4E              	        jne     L_RU_DownLoop_   
                            	L_RD_DownEnd_:
0000BD70 0C EE              	        jmp     L_RU_End_ 
                            	
                            	L_RU_NormalUp_:
                            	L_RU_Loop_:
0000BD71 40 F0 91 BD        			call    F_Delay 
0000BD73 41 94              	  		r2 = 0x0001 
0000BD74 1A D5 12 70        	    	[P_Watchdog_Clear] = r2 
0000BD76 09 03 40 00        	        r1 += 0x40 
0000BD78 19 D3 16 70        	        [P_DAC2] = r1 
0000BD7A 09 43 00 80        	        cmp     r1, 0x8000 
0000BD7C 4C 4E              	        jne     L_RU_Loop_ 
                            	L_RU_End_:
0000BD7D 90 90              	   		pop     r1,r2 from [sp] 
0000BD7E 90 9A              	     	retf 
                            	      	.ENDP
                            	//.............................................................
                            	_SP_RampDnDAC2:	.PROC
                            	F_SP_RampDnDAC2:
                            			//int off 
0000BD7F 90 D4              			push r1,r2 to [sp] 
                            	                
0000BD80 11 93 16 70        	        r1 = [P_DAC2] 
0000BD82 09 B3 C0 FF        	        r1 &= ~0x003F 
0000BD84 0A 5E              	        jz      L_RD_End_ 
                            	L_RD_Loop_:                
0000BD85 40 F0 91 BD        	        call    F_Delay         
0000BD87 41 94              	        r2 = 0x0001 
0000BD88 1A D5 12 70        	        [P_Watchdog_Clear] = r2 
0000BD8A 09 23 40 00        	        r1 -= 0x40 
0000BD8C 19 D3 16 70        	        [P_DAC2] = r1   
0000BD8E 4A 4E              	        jnz     L_RD_Loop_ 
                            	L_RD_End_:       
0000BD8F 90 90              	        pop     r1,r2 from [sp] 
0000BD90 90 9A              	        retf 
                            			.ENDP
                            	
                            	//..................................................................				
                            	F_Delay:
0000BD91 88 D2              	        push r1 to [sp] 
0000BD92 50 92              	        r1 = C_RampDelayTime			// Ramp Up/Dn delay per step
                            	L_D_Loop:
0000BD93 41 22              	        r1 -= 1 
0000BD94 42 4E              	        jnz     L_D_Loop  
0000BD95 88 90              	        pop     r1 from [sp] 
0000BD96 90 9A              	        RETF	 
                            	
                            	
                            	
                            	////////////////////////////////////////////////////////////////
                            	// Function: I/O Port A configuration
                            	// 	void SP_Inti_IOA(int Dir, int Data, int Attrib)
                            	////////////////////////////////////////////////////////////////
                            	_SP_Init_IOA: .PROC
0000BD97 88 DA              			PUSH BP TO [SP] 
0000BD98 08 0B 01 00        	        BP = SP + 1 
0000BD9A 88 D2              			PUSH R1 TO [SP] 
0000BD9B 03 92              			R1 = [BP+3] 						// Port direction
0000BD9C 19 D3 02 70        			[P_IOA_Dir] = R1 
0000BD9E 04 92              			R1 = [BP+4] 
0000BD9F 19 D3 00 70        			[P_IOA_Data] = R1 
0000BDA1 05 92              			R1 = [BP+5] 
0000BDA2 19 D3 03 70        			[P_IOA_Attrib] = R1 
                            			
0000BDA4 88 90              			POP R1 FROM [SP] 
0000BDA5 88 98              	        POP BP FROM [SP] 
0000BDA6 90 9A              	        RETF 
                            			.ENDP
                            	
                            	////////////////////////////////////////////////////////////////// 
                            	// Function: I/O Port B configuration
                            	//  void SP_Inti_IOB(int Dir, int Data, int Attrib)
                            	//////////////////////////////////////////////////////////////////    
                            	_SP_Init_IOB: .PROC
0000BDA7 88 DA              			PUSH BP TO [SP] 
0000BDA8 08 0B 01 00        	        BP = SP + 1 
0000BDAA 88 D2              			PUSH R1 TO [SP] 
0000BDAB 03 92              			R1 = [BP+3] 						// Port direction
0000BDAC 19 D3 07 70        			[P_IOB_Dir] = R1 
0000BDAE 04 92              			R1 = [BP+4] 
0000BDAF 19 D3 05 70        			[P_IOB_Data] = R1 
0000BDB1 05 92              			R1 = [BP+5] 
0000BDB2 19 D3 08 70        			[P_IOB_Attrib] = R1 
                            			
0000BDB4 88 90              			POP R1 FROM [SP] 
0000BDB5 88 98              	        POP BP FROM [SP] 
0000BDB6 90 9A              	        RETF 
                            			.ENDP
                            	
                            	////////////////////////////////////////////////////////////////// 
                            	// Function: Get data from port
                            	// 	int SP_Import(unsigned int Port)
                            	//////////////////////////////////////////////////////////////////  
                            	_SP_Import: .PROC
0000BDB7 88 DA              	        PUSH BP TO [SP] 
0000BDB8 08 0B 01 00        	        BP = SP + 1 
                            	        
0000BDBA 03 92              			R1 = [BP+3]  						// Port Number
0000BDBB C1 92              			R1 = [R1]  
                            					
0000BDBC 88 98              	        POP BP FROM [SP] 
0000BDBD 90 9A              	        RETF 
                            			.ENDP
                            	
                            	_SP_Export: .PROC
0000BDBE 88 DA              	        PUSH BP,BP TO [SP] 
0000BDBF 08 0B 01 00        	        BP = SP + 1 
0000BDC1 90 D4              			PUSH R1,R2 TO [SP] 
0000BDC2 03 92              			R1 = [BP+3]  						// Port Number
0000BDC3 04 94              			R2 = [BP+4]  						// Value
0000BDC4 C1 D4              			[R1] = R2  
0000BDC5 90 90              			POP R1,R2 FROM [SP] 
0000BDC6 88 98              	        POP BP,BP FROM [SP] 
0000BDC7 90 9A              	        RETF         
                            	 		.ENDP
                            	
                            	
                            	////////////////////////////////////////////////////////////////// 
                            	// Function: Get data from resource(ROM area)
                            	// 	int SP_GetResource(int Addr, int Page)
                            	//////////////////////////////////////////////////////////////////  
                            	_SP_GetResource:	.PROC
0000BDC8 88 DA              			push bp to [sp] 
0000BDC9 08 0B 01 00        			bp = sp + 1 
                            			
0000BDCB 03 92              			r1 = [bp+3] 					// Address
0000BDCC 04 94              			r2 = [bp+4] 					// Page
                            			
0000BDCD 5A 95              			r2 = r2 lsl 4 					// Prepare Page for SR
0000BDCE 5A 95              			r2 = r2 lsl 4 
0000BDCF 4A 95              			r2 = r2 lsl 2 
                            			
0000BDD0 7F BC              			sr &= 0x03f 					// Change Page
0000BDD1 06 A5              	        r2 |=sr 						//
0000BDD2 02 9D              	        sr = r2 						//
                            	  
0000BDD3 E1 92              	  		r1 = D:[r1] 					// Get data
                            	       
0000BDD4 88 98              			pop	 bp from [sp] 
0000BDD5 90 9A              			retf 
                            			.ENDP 
                            	//........................................
                            	F_SP_GetResource:
0000BDD6 5A 95              			r2 = r2 lsl 4 					// Prepare Page for SR
0000BDD7 5A 95              			r2 = r2 lsl 4 
0000BDD8 4A 95              			r2 = r2 lsl 2 
                            			
0000BDD9 7F BC              			sr &= 0x03f 					// Change Page
0000BDDA 06 A5              	        r2 |=sr 						//
0000BDDB 02 9D              	        sr = r2 						//
                            	  
0000BDDC E1 92              	  		r1 = D:[r1] 					// Get data
0000BDDD 90 9A              		  	retf
                            	
                            	//////////////////////////////////////////////////////////////////
                            	// Functions: Reserve old defintion
                            	// Note: 	1. Some user who use old library may use the old name
                            	//			2. Have to be put at the end of this file
                            	//////////////////////////////////////////////////////////////////
                            	.DEFINE F_RampUpDAC1 F_SP_RampUpDAC1
                            	.DEFINE F_RampDnDAC1 F_SP_RampDnDAC1
                            	.DEFINE F_RampUpDAC2 F_SP_RampUpDAC2
                            	.DEFINE F_RampDnDAC2 F_SP_RampDnDAC2
                            	.DEFINE _STD_RampUpDAC1 _SP_RampUpDAC1
                            	.DEFINE _STD_RampDnDAC1 _SP_RampDnDAC1
                            	.DEFINE _STD_RampUpDAC2 _SP_RampUpDAC2
                            	.DEFINE _STD_RampDnDAC2 _SP_RampDnDAC2
                            	
                            	
                            	///////////////////////////////////////////////////////////////////
                            	                
                            	//========================================================================================        
                            	// End of hardware.asm
                            	//========================================================================================
                            	
                            	
                            	
                            	        
                            	        
                            	        
0 error(s), 0 warning(s).

