

================================================================
== Vitis HLS Report for 'nn_inference'
================================================================
* Date:           Tue Nov 25 19:16:03 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        FPGAI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  28.252 ns|     0.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     3690|     3690|  0.111 ms|  0.111 ms|  3691|  3691|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%max_idx_loc = alloca i64 1"   --->   Operation 41 'alloca' 'max_idx_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%temp_output_0 = alloca i64 1" [FPGA_AI/src/hls/matmul.cpp:112]   --->   Operation 42 'alloca' 'temp_output_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%temp_output2_0 = alloca i64 1" [FPGA_AI/src/hls/matmul.cpp:113]   --->   Operation 43 'alloca' 'temp_output2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%temp_output3_0 = alloca i64 1" [FPGA_AI/src/hls/matmul.cpp:114]   --->   Operation 44 'alloca' 'temp_output3_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln0 = call void @nn_inference_Pipeline_1, i32 %temp_output_0"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 46 [2/2] (0.00ns)   --->   "%call_ln0 = call void @nn_inference_Pipeline_2, i32 %temp_output2_0"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln0 = call void @nn_inference_Pipeline_3, i32 %temp_output3_0"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln0 = call void @nn_inference_Pipeline_1, i32 %temp_output_0"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln0 = call void @nn_inference_Pipeline_2, i32 %temp_output2_0"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln0 = call void @nn_inference_Pipeline_3, i32 %temp_output3_0"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%temp_output_0_addr = getelementptr i32 %temp_output_0, i64 0, i64 0" [FPGA_AI/src/hls/matmul.cpp:112]   --->   Operation 51 'getelementptr' 'temp_output_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (3.25ns)   --->   "%store_ln112 = store i32 1, i5 %temp_output_0_addr" [FPGA_AI/src/hls/matmul.cpp:112]   --->   Operation 52 'store' 'store_ln112' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%temp_output3_0_addr = getelementptr i32 %temp_output3_0, i64 0, i64 0" [FPGA_AI/src/hls/matmul.cpp:114]   --->   Operation 53 'getelementptr' 'temp_output3_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (2.32ns)   --->   "%store_ln114 = store i32 1, i4 %temp_output3_0_addr" [FPGA_AI/src/hls/matmul.cpp:114]   --->   Operation 54 'store' 'store_ln114' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln117 = call void @hwmm_layer1, i32 %input_img, i32 %temp_output_0, i32 %layer1_weights_0, i32 %layer1_weights_1, i32 %layer1_weights_2, i32 %layer1_weights_3, i32 %layer1_weights_4, i32 %layer1_weights_5, i32 %layer1_weights_6, i32 %layer1_weights_7, i32 %layer1_weights_8, i32 %layer1_weights_9, i32 %layer1_weights_10, i32 %layer1_weights_11, i32 %layer1_weights_12, i32 %layer1_weights_13, i32 %layer1_weights_14, i32 %layer1_weights_15, i32 %layer1_weights_16, i32 %layer1_weights_17, i32 %layer1_weights_18, i32 %layer1_weights_19, i32 %layer1_weights_20, i32 %layer1_weights_21, i32 %layer1_weights_22, i32 %layer1_weights_23, i32 %layer1_weights_24, i32 %layer1_weights_25, i32 %layer1_weights_26, i32 %layer1_weights_27, i32 %layer1_weights_28, i32 %layer1_weights_29, i32 %layer1_weights_30, i32 %layer1_weights_31" [FPGA_AI/src/hls/matmul.cpp:117]   --->   Operation 55 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln117 = call void @hwmm_layer1, i32 %input_img, i32 %temp_output_0, i32 %layer1_weights_0, i32 %layer1_weights_1, i32 %layer1_weights_2, i32 %layer1_weights_3, i32 %layer1_weights_4, i32 %layer1_weights_5, i32 %layer1_weights_6, i32 %layer1_weights_7, i32 %layer1_weights_8, i32 %layer1_weights_9, i32 %layer1_weights_10, i32 %layer1_weights_11, i32 %layer1_weights_12, i32 %layer1_weights_13, i32 %layer1_weights_14, i32 %layer1_weights_15, i32 %layer1_weights_16, i32 %layer1_weights_17, i32 %layer1_weights_18, i32 %layer1_weights_19, i32 %layer1_weights_20, i32 %layer1_weights_21, i32 %layer1_weights_22, i32 %layer1_weights_23, i32 %layer1_weights_24, i32 %layer1_weights_25, i32 %layer1_weights_26, i32 %layer1_weights_27, i32 %layer1_weights_28, i32 %layer1_weights_29, i32 %layer1_weights_30, i32 %layer1_weights_31" [FPGA_AI/src/hls/matmul.cpp:117]   --->   Operation 56 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln0 = call void @nn_inference_Pipeline_loop1, i32 %temp_output_0"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln0 = call void @nn_inference_Pipeline_loop1, i32 %temp_output_0"   --->   Operation 58 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 59 [2/2] (3.25ns)   --->   "%temp_output_0_load = load i5 %temp_output_0_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 59 'load' 'temp_output_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%temp_output_0_addr_1 = getelementptr i32 %temp_output_0, i64 0, i64 1" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 60 'getelementptr' 'temp_output_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [2/2] (3.25ns)   --->   "%temp_output_0_load_1 = load i5 %temp_output_0_addr_1" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 61 'load' 'temp_output_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 62 [1/2] (3.25ns)   --->   "%temp_output_0_load = load i5 %temp_output_0_addr" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 62 'load' 'temp_output_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 63 [1/2] (3.25ns)   --->   "%temp_output_0_load_1 = load i5 %temp_output_0_addr_1" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 63 'load' 'temp_output_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%temp_output_0_addr_2 = getelementptr i32 %temp_output_0, i64 0, i64 2" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 64 'getelementptr' 'temp_output_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [2/2] (3.25ns)   --->   "%temp_output_0_load_2 = load i5 %temp_output_0_addr_2" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 65 'load' 'temp_output_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%temp_output_0_addr_3 = getelementptr i32 %temp_output_0, i64 0, i64 3" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 66 'getelementptr' 'temp_output_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [2/2] (3.25ns)   --->   "%temp_output_0_load_3 = load i5 %temp_output_0_addr_3" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 67 'load' 'temp_output_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 68 [1/2] (3.25ns)   --->   "%temp_output_0_load_2 = load i5 %temp_output_0_addr_2" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 68 'load' 'temp_output_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 69 [1/2] (3.25ns)   --->   "%temp_output_0_load_3 = load i5 %temp_output_0_addr_3" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 69 'load' 'temp_output_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%temp_output_0_addr_4 = getelementptr i32 %temp_output_0, i64 0, i64 4" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 70 'getelementptr' 'temp_output_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [2/2] (3.25ns)   --->   "%temp_output_0_load_4 = load i5 %temp_output_0_addr_4" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 71 'load' 'temp_output_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%temp_output_0_addr_5 = getelementptr i32 %temp_output_0, i64 0, i64 5" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 72 'getelementptr' 'temp_output_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [2/2] (3.25ns)   --->   "%temp_output_0_load_5 = load i5 %temp_output_0_addr_5" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 73 'load' 'temp_output_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 74 [1/2] (3.25ns)   --->   "%temp_output_0_load_4 = load i5 %temp_output_0_addr_4" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 74 'load' 'temp_output_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 75 [1/2] (3.25ns)   --->   "%temp_output_0_load_5 = load i5 %temp_output_0_addr_5" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 75 'load' 'temp_output_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%temp_output_0_addr_6 = getelementptr i32 %temp_output_0, i64 0, i64 6" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 76 'getelementptr' 'temp_output_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [2/2] (3.25ns)   --->   "%temp_output_0_load_6 = load i5 %temp_output_0_addr_6" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 77 'load' 'temp_output_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%temp_output_0_addr_7 = getelementptr i32 %temp_output_0, i64 0, i64 7" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 78 'getelementptr' 'temp_output_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [2/2] (3.25ns)   --->   "%temp_output_0_load_7 = load i5 %temp_output_0_addr_7" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 79 'load' 'temp_output_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 80 [1/2] (3.25ns)   --->   "%temp_output_0_load_6 = load i5 %temp_output_0_addr_6" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 80 'load' 'temp_output_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 81 [1/2] (3.25ns)   --->   "%temp_output_0_load_7 = load i5 %temp_output_0_addr_7" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 81 'load' 'temp_output_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%temp_output_0_addr_8 = getelementptr i32 %temp_output_0, i64 0, i64 8" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 82 'getelementptr' 'temp_output_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [2/2] (3.25ns)   --->   "%temp_output_0_load_8 = load i5 %temp_output_0_addr_8" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 83 'load' 'temp_output_0_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%temp_output_0_addr_9 = getelementptr i32 %temp_output_0, i64 0, i64 9" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 84 'getelementptr' 'temp_output_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [2/2] (3.25ns)   --->   "%temp_output_0_load_9 = load i5 %temp_output_0_addr_9" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 85 'load' 'temp_output_0_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 86 [1/2] (3.25ns)   --->   "%temp_output_0_load_8 = load i5 %temp_output_0_addr_8" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 86 'load' 'temp_output_0_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 87 [1/2] (3.25ns)   --->   "%temp_output_0_load_9 = load i5 %temp_output_0_addr_9" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 87 'load' 'temp_output_0_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%temp_output_0_addr_10 = getelementptr i32 %temp_output_0, i64 0, i64 10" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 88 'getelementptr' 'temp_output_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 89 [2/2] (3.25ns)   --->   "%temp_output_0_load_10 = load i5 %temp_output_0_addr_10" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 89 'load' 'temp_output_0_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%temp_output_0_addr_11 = getelementptr i32 %temp_output_0, i64 0, i64 11" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 90 'getelementptr' 'temp_output_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [2/2] (3.25ns)   --->   "%temp_output_0_load_11 = load i5 %temp_output_0_addr_11" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 91 'load' 'temp_output_0_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 92 [1/2] (3.25ns)   --->   "%temp_output_0_load_10 = load i5 %temp_output_0_addr_10" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 92 'load' 'temp_output_0_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 93 [1/2] (3.25ns)   --->   "%temp_output_0_load_11 = load i5 %temp_output_0_addr_11" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 93 'load' 'temp_output_0_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%temp_output_0_addr_12 = getelementptr i32 %temp_output_0, i64 0, i64 12" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 94 'getelementptr' 'temp_output_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 95 [2/2] (3.25ns)   --->   "%temp_output_0_load_12 = load i5 %temp_output_0_addr_12" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 95 'load' 'temp_output_0_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%temp_output_0_addr_13 = getelementptr i32 %temp_output_0, i64 0, i64 13" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 96 'getelementptr' 'temp_output_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [2/2] (3.25ns)   --->   "%temp_output_0_load_13 = load i5 %temp_output_0_addr_13" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 97 'load' 'temp_output_0_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 98 [1/2] (3.25ns)   --->   "%temp_output_0_load_12 = load i5 %temp_output_0_addr_12" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 98 'load' 'temp_output_0_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 99 [1/2] (3.25ns)   --->   "%temp_output_0_load_13 = load i5 %temp_output_0_addr_13" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 99 'load' 'temp_output_0_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%temp_output_0_addr_14 = getelementptr i32 %temp_output_0, i64 0, i64 14" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 100 'getelementptr' 'temp_output_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 101 [2/2] (3.25ns)   --->   "%temp_output_0_load_14 = load i5 %temp_output_0_addr_14" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 101 'load' 'temp_output_0_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%temp_output_0_addr_15 = getelementptr i32 %temp_output_0, i64 0, i64 15" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 102 'getelementptr' 'temp_output_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 103 [2/2] (3.25ns)   --->   "%temp_output_0_load_15 = load i5 %temp_output_0_addr_15" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 103 'load' 'temp_output_0_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 104 [1/2] (3.25ns)   --->   "%temp_output_0_load_14 = load i5 %temp_output_0_addr_14" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 104 'load' 'temp_output_0_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 105 [1/2] (3.25ns)   --->   "%temp_output_0_load_15 = load i5 %temp_output_0_addr_15" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 105 'load' 'temp_output_0_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%temp_output_0_addr_16 = getelementptr i32 %temp_output_0, i64 0, i64 16" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 106 'getelementptr' 'temp_output_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 107 [2/2] (3.25ns)   --->   "%temp_output_0_load_16 = load i5 %temp_output_0_addr_16" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 107 'load' 'temp_output_0_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%temp_output_0_addr_17 = getelementptr i32 %temp_output_0, i64 0, i64 17" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 108 'getelementptr' 'temp_output_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 109 [2/2] (3.25ns)   --->   "%temp_output_0_load_17 = load i5 %temp_output_0_addr_17" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 109 'load' 'temp_output_0_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 110 [1/2] (3.25ns)   --->   "%temp_output_0_load_16 = load i5 %temp_output_0_addr_16" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 110 'load' 'temp_output_0_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 111 [1/2] (3.25ns)   --->   "%temp_output_0_load_17 = load i5 %temp_output_0_addr_17" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 111 'load' 'temp_output_0_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%temp_output_0_addr_18 = getelementptr i32 %temp_output_0, i64 0, i64 18" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 112 'getelementptr' 'temp_output_0_addr_18' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 113 [2/2] (3.25ns)   --->   "%temp_output_0_load_18 = load i5 %temp_output_0_addr_18" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 113 'load' 'temp_output_0_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 114 [1/1] (0.00ns)   --->   "%temp_output_0_addr_19 = getelementptr i32 %temp_output_0, i64 0, i64 19" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 114 'getelementptr' 'temp_output_0_addr_19' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 115 [2/2] (3.25ns)   --->   "%temp_output_0_load_19 = load i5 %temp_output_0_addr_19" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 115 'load' 'temp_output_0_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 116 [1/2] (3.25ns)   --->   "%temp_output_0_load_18 = load i5 %temp_output_0_addr_18" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 116 'load' 'temp_output_0_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 117 [1/2] (3.25ns)   --->   "%temp_output_0_load_19 = load i5 %temp_output_0_addr_19" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 117 'load' 'temp_output_0_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%temp_output_0_addr_20 = getelementptr i32 %temp_output_0, i64 0, i64 20" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 118 'getelementptr' 'temp_output_0_addr_20' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 119 [2/2] (3.25ns)   --->   "%temp_output_0_load_20 = load i5 %temp_output_0_addr_20" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 119 'load' 'temp_output_0_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%temp_output_0_addr_21 = getelementptr i32 %temp_output_0, i64 0, i64 21" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 120 'getelementptr' 'temp_output_0_addr_21' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 121 [2/2] (3.25ns)   --->   "%temp_output_0_load_21 = load i5 %temp_output_0_addr_21" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 121 'load' 'temp_output_0_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 122 [1/2] (3.25ns)   --->   "%temp_output_0_load_20 = load i5 %temp_output_0_addr_20" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 122 'load' 'temp_output_0_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 123 [1/2] (3.25ns)   --->   "%temp_output_0_load_21 = load i5 %temp_output_0_addr_21" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 123 'load' 'temp_output_0_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 124 [1/1] (0.00ns)   --->   "%temp_output_0_addr_22 = getelementptr i32 %temp_output_0, i64 0, i64 22" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 124 'getelementptr' 'temp_output_0_addr_22' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 125 [2/2] (3.25ns)   --->   "%temp_output_0_load_22 = load i5 %temp_output_0_addr_22" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 125 'load' 'temp_output_0_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%temp_output_0_addr_23 = getelementptr i32 %temp_output_0, i64 0, i64 23" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 126 'getelementptr' 'temp_output_0_addr_23' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 127 [2/2] (3.25ns)   --->   "%temp_output_0_load_23 = load i5 %temp_output_0_addr_23" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 127 'load' 'temp_output_0_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 128 [1/2] (3.25ns)   --->   "%temp_output_0_load_22 = load i5 %temp_output_0_addr_22" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 128 'load' 'temp_output_0_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 129 [1/2] (3.25ns)   --->   "%temp_output_0_load_23 = load i5 %temp_output_0_addr_23" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 129 'load' 'temp_output_0_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 130 [1/1] (0.00ns)   --->   "%temp_output_0_addr_24 = getelementptr i32 %temp_output_0, i64 0, i64 24" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 130 'getelementptr' 'temp_output_0_addr_24' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 131 [2/2] (3.25ns)   --->   "%temp_output_0_load_24 = load i5 %temp_output_0_addr_24" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 131 'load' 'temp_output_0_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "%temp_output_0_addr_25 = getelementptr i32 %temp_output_0, i64 0, i64 25" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 132 'getelementptr' 'temp_output_0_addr_25' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 133 [2/2] (3.25ns)   --->   "%temp_output_0_load_25 = load i5 %temp_output_0_addr_25" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 133 'load' 'temp_output_0_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 134 [1/2] (3.25ns)   --->   "%temp_output_0_load_24 = load i5 %temp_output_0_addr_24" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 134 'load' 'temp_output_0_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 135 [1/2] (3.25ns)   --->   "%temp_output_0_load_25 = load i5 %temp_output_0_addr_25" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 135 'load' 'temp_output_0_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%temp_output_0_addr_26 = getelementptr i32 %temp_output_0, i64 0, i64 26" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 136 'getelementptr' 'temp_output_0_addr_26' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 137 [2/2] (3.25ns)   --->   "%temp_output_0_load_26 = load i5 %temp_output_0_addr_26" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 137 'load' 'temp_output_0_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%temp_output_0_addr_27 = getelementptr i32 %temp_output_0, i64 0, i64 27" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 138 'getelementptr' 'temp_output_0_addr_27' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 139 [2/2] (3.25ns)   --->   "%temp_output_0_load_27 = load i5 %temp_output_0_addr_27" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 139 'load' 'temp_output_0_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 22 <SV = 21> <Delay = 3.25>
ST_22 : Operation 140 [1/2] (3.25ns)   --->   "%temp_output_0_load_26 = load i5 %temp_output_0_addr_26" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 140 'load' 'temp_output_0_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 141 [1/2] (3.25ns)   --->   "%temp_output_0_load_27 = load i5 %temp_output_0_addr_27" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 141 'load' 'temp_output_0_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%temp_output_0_addr_28 = getelementptr i32 %temp_output_0, i64 0, i64 28" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 142 'getelementptr' 'temp_output_0_addr_28' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 143 [2/2] (3.25ns)   --->   "%temp_output_0_load_28 = load i5 %temp_output_0_addr_28" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 143 'load' 'temp_output_0_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%temp_output_0_addr_29 = getelementptr i32 %temp_output_0, i64 0, i64 29" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 144 'getelementptr' 'temp_output_0_addr_29' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 145 [2/2] (3.25ns)   --->   "%temp_output_0_load_29 = load i5 %temp_output_0_addr_29" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 145 'load' 'temp_output_0_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 23 <SV = 22> <Delay = 3.25>
ST_23 : Operation 146 [1/1] (0.00ns)   --->   "%temp_output2_0_addr = getelementptr i32 %temp_output2_0, i64 0, i64 0" [FPGA_AI/src/hls/matmul.cpp:113]   --->   Operation 146 'getelementptr' 'temp_output2_0_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 147 [1/1] (2.32ns)   --->   "%store_ln113 = store i32 1, i4 %temp_output2_0_addr" [FPGA_AI/src/hls/matmul.cpp:113]   --->   Operation 147 'store' 'store_ln113' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 148 [1/2] (3.25ns)   --->   "%temp_output_0_load_28 = load i5 %temp_output_0_addr_28" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 148 'load' 'temp_output_0_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 149 [1/2] (3.25ns)   --->   "%temp_output_0_load_29 = load i5 %temp_output_0_addr_29" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 149 'load' 'temp_output_0_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%temp_output_0_addr_30 = getelementptr i32 %temp_output_0, i64 0, i64 30" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 150 'getelementptr' 'temp_output_0_addr_30' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 151 [2/2] (3.25ns)   --->   "%temp_output_0_load_30 = load i5 %temp_output_0_addr_30" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 151 'load' 'temp_output_0_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%temp_output_0_addr_31 = getelementptr i32 %temp_output_0, i64 0, i64 31" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 152 'getelementptr' 'temp_output_0_addr_31' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 153 [2/2] (3.25ns)   --->   "%temp_output_0_load_31 = load i5 %temp_output_0_addr_31" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 153 'load' 'temp_output_0_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 24 <SV = 23> <Delay = 3.25>
ST_24 : Operation 154 [1/2] (3.25ns)   --->   "%temp_output_0_load_30 = load i5 %temp_output_0_addr_30" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 154 'load' 'temp_output_0_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 155 [1/2] (3.25ns)   --->   "%temp_output_0_load_31 = load i5 %temp_output_0_addr_31" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 155 'load' 'temp_output_0_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 156 [2/2] (0.00ns)   --->   "%call_ln31 = call void @nn_inference_Pipeline_col, i32 %temp_output_0_load, i32 %temp_output_0_load_1, i32 %temp_output_0_load_2, i32 %temp_output_0_load_3, i32 %temp_output_0_load_4, i32 %temp_output_0_load_5, i32 %temp_output_0_load_6, i32 %temp_output_0_load_7, i32 %temp_output_0_load_8, i32 %temp_output_0_load_9, i32 %temp_output_0_load_10, i32 %temp_output_0_load_11, i32 %temp_output_0_load_12, i32 %temp_output_0_load_13, i32 %temp_output_0_load_14, i32 %temp_output_0_load_15, i32 %temp_output_0_load_16, i32 %temp_output_0_load_17, i32 %temp_output_0_load_18, i32 %temp_output_0_load_19, i32 %temp_output_0_load_20, i32 %temp_output_0_load_21, i32 %temp_output_0_load_22, i32 %temp_output_0_load_23, i32 %temp_output_0_load_24, i32 %temp_output_0_load_25, i32 %temp_output_0_load_26, i32 %temp_output_0_load_27, i32 %temp_output_0_load_28, i32 %temp_output_0_load_29, i32 %temp_output_0_load_30, i32 %temp_output_0_load_31, i32 %temp_output2_0, i32 %layer2_weights_0, i32 %layer2_weights_1, i32 %layer2_weights_2, i32 %layer2_weights_3, i32 %layer2_weights_4, i32 %layer2_weights_5, i32 %layer2_weights_6, i32 %layer2_weights_7, i32 %layer2_weights_8, i32 %layer2_weights_9, i32 %layer2_weights_10, i32 %layer2_weights_11, i32 %layer2_weights_12, i32 %layer2_weights_13, i32 %layer2_weights_14, i32 %layer2_weights_15, i32 %layer2_weights_16, i32 %layer2_weights_17, i32 %layer2_weights_18, i32 %layer2_weights_19, i32 %layer2_weights_20, i32 %layer2_weights_21, i32 %layer2_weights_22, i32 %layer2_weights_23, i32 %layer2_weights_24, i32 %layer2_weights_25, i32 %layer2_weights_26, i32 %layer2_weights_27, i32 %layer2_weights_28, i32 %layer2_weights_29, i32 %layer2_weights_30, i32 %layer2_weights_31" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 156 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 157 [1/2] (0.00ns)   --->   "%call_ln31 = call void @nn_inference_Pipeline_col, i32 %temp_output_0_load, i32 %temp_output_0_load_1, i32 %temp_output_0_load_2, i32 %temp_output_0_load_3, i32 %temp_output_0_load_4, i32 %temp_output_0_load_5, i32 %temp_output_0_load_6, i32 %temp_output_0_load_7, i32 %temp_output_0_load_8, i32 %temp_output_0_load_9, i32 %temp_output_0_load_10, i32 %temp_output_0_load_11, i32 %temp_output_0_load_12, i32 %temp_output_0_load_13, i32 %temp_output_0_load_14, i32 %temp_output_0_load_15, i32 %temp_output_0_load_16, i32 %temp_output_0_load_17, i32 %temp_output_0_load_18, i32 %temp_output_0_load_19, i32 %temp_output_0_load_20, i32 %temp_output_0_load_21, i32 %temp_output_0_load_22, i32 %temp_output_0_load_23, i32 %temp_output_0_load_24, i32 %temp_output_0_load_25, i32 %temp_output_0_load_26, i32 %temp_output_0_load_27, i32 %temp_output_0_load_28, i32 %temp_output_0_load_29, i32 %temp_output_0_load_30, i32 %temp_output_0_load_31, i32 %temp_output2_0, i32 %layer2_weights_0, i32 %layer2_weights_1, i32 %layer2_weights_2, i32 %layer2_weights_3, i32 %layer2_weights_4, i32 %layer2_weights_5, i32 %layer2_weights_6, i32 %layer2_weights_7, i32 %layer2_weights_8, i32 %layer2_weights_9, i32 %layer2_weights_10, i32 %layer2_weights_11, i32 %layer2_weights_12, i32 %layer2_weights_13, i32 %layer2_weights_14, i32 %layer2_weights_15, i32 %layer2_weights_16, i32 %layer2_weights_17, i32 %layer2_weights_18, i32 %layer2_weights_19, i32 %layer2_weights_20, i32 %layer2_weights_21, i32 %layer2_weights_22, i32 %layer2_weights_23, i32 %layer2_weights_24, i32 %layer2_weights_25, i32 %layer2_weights_26, i32 %layer2_weights_27, i32 %layer2_weights_28, i32 %layer2_weights_29, i32 %layer2_weights_30, i32 %layer2_weights_31" [FPGA_AI/src/hls/matmul.cpp:31]   --->   Operation 157 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 158 [2/2] (0.00ns)   --->   "%call_ln0 = call void @nn_inference_Pipeline_loop11, i32 %temp_output2_0"   --->   Operation 158 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 159 [1/2] (0.00ns)   --->   "%call_ln0 = call void @nn_inference_Pipeline_loop11, i32 %temp_output2_0"   --->   Operation 159 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 2.32>
ST_28 : Operation 160 [2/2] (2.32ns)   --->   "%temp_output2_0_load = load i4 %temp_output2_0_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 160 'load' 'temp_output2_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_28 : Operation 161 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_1 = getelementptr i32 %temp_output2_0, i64 0, i64 1" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 161 'getelementptr' 'temp_output2_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 162 [2/2] (2.32ns)   --->   "%temp_output2_0_load_1 = load i4 %temp_output2_0_addr_1" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 162 'load' 'temp_output2_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 29 <SV = 28> <Delay = 2.32>
ST_29 : Operation 163 [1/2] (2.32ns)   --->   "%temp_output2_0_load = load i4 %temp_output2_0_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 163 'load' 'temp_output2_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_29 : Operation 164 [1/2] (2.32ns)   --->   "%temp_output2_0_load_1 = load i4 %temp_output2_0_addr_1" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 164 'load' 'temp_output2_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_29 : Operation 165 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_2 = getelementptr i32 %temp_output2_0, i64 0, i64 2" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 165 'getelementptr' 'temp_output2_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 166 [2/2] (2.32ns)   --->   "%temp_output2_0_load_2 = load i4 %temp_output2_0_addr_2" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 166 'load' 'temp_output2_0_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_29 : Operation 167 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_3 = getelementptr i32 %temp_output2_0, i64 0, i64 3" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 167 'getelementptr' 'temp_output2_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 168 [2/2] (2.32ns)   --->   "%temp_output2_0_load_3 = load i4 %temp_output2_0_addr_3" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 168 'load' 'temp_output2_0_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 30 <SV = 29> <Delay = 2.32>
ST_30 : Operation 169 [1/2] (2.32ns)   --->   "%temp_output2_0_load_2 = load i4 %temp_output2_0_addr_2" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 169 'load' 'temp_output2_0_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_30 : Operation 170 [1/2] (2.32ns)   --->   "%temp_output2_0_load_3 = load i4 %temp_output2_0_addr_3" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 170 'load' 'temp_output2_0_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_30 : Operation 171 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_4 = getelementptr i32 %temp_output2_0, i64 0, i64 4" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 171 'getelementptr' 'temp_output2_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 172 [2/2] (2.32ns)   --->   "%temp_output2_0_load_4 = load i4 %temp_output2_0_addr_4" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 172 'load' 'temp_output2_0_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_30 : Operation 173 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_5 = getelementptr i32 %temp_output2_0, i64 0, i64 5" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 173 'getelementptr' 'temp_output2_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 174 [2/2] (2.32ns)   --->   "%temp_output2_0_load_5 = load i4 %temp_output2_0_addr_5" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 174 'load' 'temp_output2_0_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 31 <SV = 30> <Delay = 2.32>
ST_31 : Operation 175 [1/2] (2.32ns)   --->   "%temp_output2_0_load_4 = load i4 %temp_output2_0_addr_4" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 175 'load' 'temp_output2_0_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 176 [1/2] (2.32ns)   --->   "%temp_output2_0_load_5 = load i4 %temp_output2_0_addr_5" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 176 'load' 'temp_output2_0_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 177 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_6 = getelementptr i32 %temp_output2_0, i64 0, i64 6" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 177 'getelementptr' 'temp_output2_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 178 [2/2] (2.32ns)   --->   "%temp_output2_0_load_6 = load i4 %temp_output2_0_addr_6" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 178 'load' 'temp_output2_0_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 179 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_7 = getelementptr i32 %temp_output2_0, i64 0, i64 7" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 179 'getelementptr' 'temp_output2_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 180 [2/2] (2.32ns)   --->   "%temp_output2_0_load_7 = load i4 %temp_output2_0_addr_7" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 180 'load' 'temp_output2_0_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 32 <SV = 31> <Delay = 2.32>
ST_32 : Operation 181 [1/2] (2.32ns)   --->   "%temp_output2_0_load_6 = load i4 %temp_output2_0_addr_6" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 181 'load' 'temp_output2_0_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 182 [1/2] (2.32ns)   --->   "%temp_output2_0_load_7 = load i4 %temp_output2_0_addr_7" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 182 'load' 'temp_output2_0_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 183 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_8 = getelementptr i32 %temp_output2_0, i64 0, i64 8" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 183 'getelementptr' 'temp_output2_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 184 [2/2] (2.32ns)   --->   "%temp_output2_0_load_8 = load i4 %temp_output2_0_addr_8" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 184 'load' 'temp_output2_0_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 185 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_9 = getelementptr i32 %temp_output2_0, i64 0, i64 9" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 185 'getelementptr' 'temp_output2_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 186 [2/2] (2.32ns)   --->   "%temp_output2_0_load_9 = load i4 %temp_output2_0_addr_9" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 186 'load' 'temp_output2_0_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 33 <SV = 32> <Delay = 2.32>
ST_33 : Operation 187 [1/2] (2.32ns)   --->   "%temp_output2_0_load_8 = load i4 %temp_output2_0_addr_8" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 187 'load' 'temp_output2_0_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_33 : Operation 188 [1/2] (2.32ns)   --->   "%temp_output2_0_load_9 = load i4 %temp_output2_0_addr_9" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 188 'load' 'temp_output2_0_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_33 : Operation 189 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_10 = getelementptr i32 %temp_output2_0, i64 0, i64 10" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 189 'getelementptr' 'temp_output2_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 190 [2/2] (2.32ns)   --->   "%temp_output2_0_load_10 = load i4 %temp_output2_0_addr_10" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 190 'load' 'temp_output2_0_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_33 : Operation 191 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_11 = getelementptr i32 %temp_output2_0, i64 0, i64 11" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 191 'getelementptr' 'temp_output2_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 192 [2/2] (2.32ns)   --->   "%temp_output2_0_load_11 = load i4 %temp_output2_0_addr_11" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 192 'load' 'temp_output2_0_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 34 <SV = 33> <Delay = 2.32>
ST_34 : Operation 193 [1/2] (2.32ns)   --->   "%temp_output2_0_load_10 = load i4 %temp_output2_0_addr_10" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 193 'load' 'temp_output2_0_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_34 : Operation 194 [1/2] (2.32ns)   --->   "%temp_output2_0_load_11 = load i4 %temp_output2_0_addr_11" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 194 'load' 'temp_output2_0_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_34 : Operation 195 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_12 = getelementptr i32 %temp_output2_0, i64 0, i64 12" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 195 'getelementptr' 'temp_output2_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 196 [2/2] (2.32ns)   --->   "%temp_output2_0_load_12 = load i4 %temp_output2_0_addr_12" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 196 'load' 'temp_output2_0_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_34 : Operation 197 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_13 = getelementptr i32 %temp_output2_0, i64 0, i64 13" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 197 'getelementptr' 'temp_output2_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 198 [2/2] (2.32ns)   --->   "%temp_output2_0_load_13 = load i4 %temp_output2_0_addr_13" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 198 'load' 'temp_output2_0_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 35 <SV = 34> <Delay = 2.32>
ST_35 : Operation 199 [1/2] (2.32ns)   --->   "%temp_output2_0_load_12 = load i4 %temp_output2_0_addr_12" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 199 'load' 'temp_output2_0_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_35 : Operation 200 [1/2] (2.32ns)   --->   "%temp_output2_0_load_13 = load i4 %temp_output2_0_addr_13" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 200 'load' 'temp_output2_0_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_35 : Operation 201 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_14 = getelementptr i32 %temp_output2_0, i64 0, i64 14" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 201 'getelementptr' 'temp_output2_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 202 [2/2] (2.32ns)   --->   "%temp_output2_0_load_14 = load i4 %temp_output2_0_addr_14" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 202 'load' 'temp_output2_0_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_35 : Operation 203 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_15 = getelementptr i32 %temp_output2_0, i64 0, i64 15" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 203 'getelementptr' 'temp_output2_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 204 [2/2] (2.32ns)   --->   "%temp_output2_0_load_15 = load i4 %temp_output2_0_addr_15" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 204 'load' 'temp_output2_0_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 36 <SV = 35> <Delay = 2.32>
ST_36 : Operation 205 [1/2] (2.32ns)   --->   "%temp_output2_0_load_14 = load i4 %temp_output2_0_addr_14" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 205 'load' 'temp_output2_0_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 206 [1/2] (2.32ns)   --->   "%temp_output2_0_load_15 = load i4 %temp_output2_0_addr_15" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 206 'load' 'temp_output2_0_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 207 [2/2] (0.00ns)   --->   "%call_ln51 = call void @nn_inference_Pipeline_col2, i32 %temp_output2_0_load, i32 %temp_output2_0_load_1, i32 %temp_output2_0_load_2, i32 %temp_output2_0_load_3, i32 %temp_output2_0_load_4, i32 %temp_output2_0_load_5, i32 %temp_output2_0_load_6, i32 %temp_output2_0_load_7, i32 %temp_output2_0_load_8, i32 %temp_output2_0_load_9, i32 %temp_output2_0_load_10, i32 %temp_output2_0_load_11, i32 %temp_output2_0_load_12, i32 %temp_output2_0_load_13, i32 %temp_output2_0_load_14, i32 %temp_output2_0_load_15, i32 %temp_output3_0, i32 %layer3_weights_0, i32 %layer3_weights_1, i32 %layer3_weights_2, i32 %layer3_weights_3, i32 %layer3_weights_4, i32 %layer3_weights_5, i32 %layer3_weights_6, i32 %layer3_weights_7, i32 %layer3_weights_8, i32 %layer3_weights_9, i32 %layer3_weights_10, i32 %layer3_weights_11, i32 %layer3_weights_12, i32 %layer3_weights_13, i32 %layer3_weights_14, i32 %layer3_weights_15" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 207 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 208 [1/2] (0.00ns)   --->   "%call_ln51 = call void @nn_inference_Pipeline_col2, i32 %temp_output2_0_load, i32 %temp_output2_0_load_1, i32 %temp_output2_0_load_2, i32 %temp_output2_0_load_3, i32 %temp_output2_0_load_4, i32 %temp_output2_0_load_5, i32 %temp_output2_0_load_6, i32 %temp_output2_0_load_7, i32 %temp_output2_0_load_8, i32 %temp_output2_0_load_9, i32 %temp_output2_0_load_10, i32 %temp_output2_0_load_11, i32 %temp_output2_0_load_12, i32 %temp_output2_0_load_13, i32 %temp_output2_0_load_14, i32 %temp_output2_0_load_15, i32 %temp_output3_0, i32 %layer3_weights_0, i32 %layer3_weights_1, i32 %layer3_weights_2, i32 %layer3_weights_3, i32 %layer3_weights_4, i32 %layer3_weights_5, i32 %layer3_weights_6, i32 %layer3_weights_7, i32 %layer3_weights_8, i32 %layer3_weights_9, i32 %layer3_weights_10, i32 %layer3_weights_11, i32 %layer3_weights_12, i32 %layer3_weights_13, i32 %layer3_weights_14, i32 %layer3_weights_15" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 208 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 209 [2/2] (0.00ns)   --->   "%call_ln0 = call void @nn_inference_Pipeline_loop13, i32 %temp_output3_0, i32 %max_idx_loc"   --->   Operation 209 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 2.89>
ST_39 : Operation 210 [1/2] (2.89ns)   --->   "%call_ln0 = call void @nn_inference_Pipeline_loop13, i32 %temp_output3_0, i32 %max_idx_loc"   --->   Operation 210 'call' 'call_ln0' <Predicate = true> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 211 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 211 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 212 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 212 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty_2, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 214 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_img"   --->   Operation 214 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 215 [1/1] (0.00ns)   --->   "%max_idx_loc_load = load i32 %max_idx_loc"   --->   Operation 215 'load' 'max_idx_loc_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 216 [1/1] (0.00ns)   --->   "%ret_ln124 = ret i32 %max_idx_loc_load" [FPGA_AI/src/hls/matmul.cpp:124]   --->   Operation 216 'ret' 'ret_ln124' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30ns, clock uncertainty: 0.2ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('temp_output_0_addr', FPGA_AI/src/hls/matmul.cpp:112) [91]  (0 ns)
	'store' operation ('store_ln112', FPGA_AI/src/hls/matmul.cpp:112) of constant 1 on array 'temp_output[0]', FPGA_AI/src/hls/matmul.cpp:112 [92]  (3.25 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load', FPGA_AI/src/hls/matmul.cpp:31) on array 'temp_output[0]', FPGA_AI/src/hls/matmul.cpp:112 [101]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load', FPGA_AI/src/hls/matmul.cpp:31) on array 'temp_output[0]', FPGA_AI/src/hls/matmul.cpp:112 [101]  (3.25 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_2', FPGA_AI/src/hls/matmul.cpp:31) on array 'temp_output[0]', FPGA_AI/src/hls/matmul.cpp:112 [105]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_4', FPGA_AI/src/hls/matmul.cpp:31) on array 'temp_output[0]', FPGA_AI/src/hls/matmul.cpp:112 [109]  (3.25 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_6', FPGA_AI/src/hls/matmul.cpp:31) on array 'temp_output[0]', FPGA_AI/src/hls/matmul.cpp:112 [113]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_8', FPGA_AI/src/hls/matmul.cpp:31) on array 'temp_output[0]', FPGA_AI/src/hls/matmul.cpp:112 [117]  (3.25 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_10', FPGA_AI/src/hls/matmul.cpp:31) on array 'temp_output[0]', FPGA_AI/src/hls/matmul.cpp:112 [121]  (3.25 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_12', FPGA_AI/src/hls/matmul.cpp:31) on array 'temp_output[0]', FPGA_AI/src/hls/matmul.cpp:112 [125]  (3.25 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_14', FPGA_AI/src/hls/matmul.cpp:31) on array 'temp_output[0]', FPGA_AI/src/hls/matmul.cpp:112 [129]  (3.25 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_16', FPGA_AI/src/hls/matmul.cpp:31) on array 'temp_output[0]', FPGA_AI/src/hls/matmul.cpp:112 [133]  (3.25 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_18', FPGA_AI/src/hls/matmul.cpp:31) on array 'temp_output[0]', FPGA_AI/src/hls/matmul.cpp:112 [137]  (3.25 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_20', FPGA_AI/src/hls/matmul.cpp:31) on array 'temp_output[0]', FPGA_AI/src/hls/matmul.cpp:112 [141]  (3.25 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_22', FPGA_AI/src/hls/matmul.cpp:31) on array 'temp_output[0]', FPGA_AI/src/hls/matmul.cpp:112 [145]  (3.25 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_24', FPGA_AI/src/hls/matmul.cpp:31) on array 'temp_output[0]', FPGA_AI/src/hls/matmul.cpp:112 [149]  (3.25 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_26', FPGA_AI/src/hls/matmul.cpp:31) on array 'temp_output[0]', FPGA_AI/src/hls/matmul.cpp:112 [153]  (3.25 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_28', FPGA_AI/src/hls/matmul.cpp:31) on array 'temp_output[0]', FPGA_AI/src/hls/matmul.cpp:112 [157]  (3.25 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_30', FPGA_AI/src/hls/matmul.cpp:31) on array 'temp_output[0]', FPGA_AI/src/hls/matmul.cpp:112 [161]  (3.25 ns)

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 2.32ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_load', FPGA_AI/src/hls/matmul.cpp:51) on array 'temp_output2[0]', FPGA_AI/src/hls/matmul.cpp:113 [166]  (2.32 ns)

 <State 29>: 2.32ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_load', FPGA_AI/src/hls/matmul.cpp:51) on array 'temp_output2[0]', FPGA_AI/src/hls/matmul.cpp:113 [166]  (2.32 ns)

 <State 30>: 2.32ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_load_2', FPGA_AI/src/hls/matmul.cpp:51) on array 'temp_output2[0]', FPGA_AI/src/hls/matmul.cpp:113 [170]  (2.32 ns)

 <State 31>: 2.32ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_load_4', FPGA_AI/src/hls/matmul.cpp:51) on array 'temp_output2[0]', FPGA_AI/src/hls/matmul.cpp:113 [174]  (2.32 ns)

 <State 32>: 2.32ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_load_6', FPGA_AI/src/hls/matmul.cpp:51) on array 'temp_output2[0]', FPGA_AI/src/hls/matmul.cpp:113 [178]  (2.32 ns)

 <State 33>: 2.32ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_load_8', FPGA_AI/src/hls/matmul.cpp:51) on array 'temp_output2[0]', FPGA_AI/src/hls/matmul.cpp:113 [182]  (2.32 ns)

 <State 34>: 2.32ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_load_10', FPGA_AI/src/hls/matmul.cpp:51) on array 'temp_output2[0]', FPGA_AI/src/hls/matmul.cpp:113 [186]  (2.32 ns)

 <State 35>: 2.32ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_load_12', FPGA_AI/src/hls/matmul.cpp:51) on array 'temp_output2[0]', FPGA_AI/src/hls/matmul.cpp:113 [190]  (2.32 ns)

 <State 36>: 2.32ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_load_14', FPGA_AI/src/hls/matmul.cpp:51) on array 'temp_output2[0]', FPGA_AI/src/hls/matmul.cpp:113 [194]  (2.32 ns)

 <State 37>: 0ns
The critical path consists of the following:

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 2.89ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'nn_inference_Pipeline_loop13' [198]  (2.89 ns)

 <State 40>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
