
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012d00  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000203c  08012ee0  08012ee0  00013ee0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014f1c  08014f1c  00016368  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08014f1c  08014f1c  00015f1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014f24  08014f24  00016368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014f24  08014f24  00015f24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08014f28  08014f28  00015f28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000368  20000000  08014f2c  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000369c  20000368  08015294  00016368  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003a04  08015294  00016a04  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00016368  2**0
                  CONTENTS, READONLY
 12 .debug_info   000284e2  00000000  00000000  00016398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000065c0  00000000  00000000  0003e87a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f88  00000000  00000000  00044e40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000017df  00000000  00000000  00046dc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b993  00000000  00000000  000485a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002e768  00000000  00000000  00073f3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dd616  00000000  00000000  000a26a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017fcb8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009270  00000000  00000000  0017fcfc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  00188f6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000368 	.word	0x20000368
 80001fc:	00000000 	.word	0x00000000
 8000200:	08012ec8 	.word	0x08012ec8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000036c 	.word	0x2000036c
 800021c:	08012ec8 	.word	0x08012ec8

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <read_register_value>:
#define MAX_RULES 32 // max rules due to EEPROM size TODO: Find actual max size

static LogicRule rules[MAX_RULES];
static uint16_t rule_count = 0;

static uint16_t read_register_value(RegisterType type, uint16_t addr) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	460a      	mov	r2, r1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4613      	mov	r3, r2
 8000f32:	80bb      	strh	r3, [r7, #4]
	switch (type) {
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b03      	cmp	r3, #3
 8000f38:	d822      	bhi.n	8000f80 <read_register_value+0x5c>
 8000f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f40 <read_register_value+0x1c>)
 8000f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f40:	08000f51 	.word	0x08000f51
 8000f44:	08000f5d 	.word	0x08000f5d
 8000f48:	08000f69 	.word	0x08000f69
 8000f4c:	08000f75 	.word	0x08000f75
		case REG_COIL:
			return io_coil_read(addr);
 8000f50:	88bb      	ldrh	r3, [r7, #4]
 8000f52:	4618      	mov	r0, r3
 8000f54:	f000 fef8 	bl	8001d48 <io_coil_read>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	e012      	b.n	8000f82 <read_register_value+0x5e>
			break;
		case REG_DISCRETE:
			return io_discrete_in_read(addr);
 8000f5c:	88bb      	ldrh	r3, [r7, #4]
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f000 ff6c 	bl	8001e3c <io_discrete_in_read>
 8000f64:	4603      	mov	r3, r0
 8000f66:	e00c      	b.n	8000f82 <read_register_value+0x5e>
			break;
		case REG_HOLDING:
			return io_holding_reg_read(addr);
 8000f68:	88bb      	ldrh	r3, [r7, #4]
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f000 ffd8 	bl	8001f20 <io_holding_reg_read>
 8000f70:	4603      	mov	r3, r0
 8000f72:	e006      	b.n	8000f82 <read_register_value+0x5e>
			break;
		case REG_INPUT:
			return io_input_reg_read(addr);
 8000f74:	88bb      	ldrh	r3, [r7, #4]
 8000f76:	4618      	mov	r0, r3
 8000f78:	f001 f876 	bl	8002068 <io_input_reg_read>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	e000      	b.n	8000f82 <read_register_value+0x5e>
			break;
		default:
			return 0;
 8000f80:	2300      	movs	r3, #0
	}
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3708      	adds	r7, #8
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop

08000f8c <write_register_value>:

static void write_register_value(RegisterType type, uint16_t addr, uint16_t write_value) {
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	4603      	mov	r3, r0
 8000f94:	71fb      	strb	r3, [r7, #7]
 8000f96:	460b      	mov	r3, r1
 8000f98:	80bb      	strh	r3, [r7, #4]
 8000f9a:	4613      	mov	r3, r2
 8000f9c:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8000f9e:	79fb      	ldrb	r3, [r7, #7]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d002      	beq.n	8000faa <write_register_value+0x1e>
 8000fa4:	2b02      	cmp	r3, #2
 8000fa6:	d008      	beq.n	8000fba <write_register_value+0x2e>
			break;
		case REG_HOLDING:
			io_holding_reg_write(addr, write_value);
			break;
	}
}
 8000fa8:	e00e      	b.n	8000fc8 <write_register_value+0x3c>
			io_coil_write(addr, write_value);
 8000faa:	887b      	ldrh	r3, [r7, #2]
 8000fac:	b2da      	uxtb	r2, r3
 8000fae:	88bb      	ldrh	r3, [r7, #4]
 8000fb0:	4611      	mov	r1, r2
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f000 fee4 	bl	8001d80 <io_coil_write>
			break;
 8000fb8:	e006      	b.n	8000fc8 <write_register_value+0x3c>
			io_holding_reg_write(addr, write_value);
 8000fba:	887a      	ldrh	r2, [r7, #2]
 8000fbc:	88bb      	ldrh	r3, [r7, #4]
 8000fbe:	4611      	mov	r1, r2
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f000 ffcd 	bl	8001f60 <io_holding_reg_write>
			break;
 8000fc6:	bf00      	nop
}
 8000fc8:	bf00      	nop
 8000fca:	3708      	adds	r7, #8
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}

08000fd0 <evaluate_rule>:

static bool evaluate_rule(const LogicRule* rule) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b084      	sub	sp, #16
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
	uint16_t val = read_register_value(rule->input_type, rule->input_reg);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	781a      	ldrb	r2, [r3, #0]
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	885b      	ldrh	r3, [r3, #2]
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	4610      	mov	r0, r2
 8000fe4:	f7ff ff9e 	bl	8000f24 <read_register_value>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	81fb      	strh	r3, [r7, #14]
	uint16_t comp = rule->compare_value;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	88db      	ldrh	r3, [r3, #6]
 8000ff0:	81bb      	strh	r3, [r7, #12]
	switch (rule->op) {
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	791b      	ldrb	r3, [r3, #4]
 8000ff6:	2b03      	cmp	r3, #3
 8000ff8:	d82a      	bhi.n	8001050 <evaluate_rule+0x80>
 8000ffa:	a201      	add	r2, pc, #4	@ (adr r2, 8001000 <evaluate_rule+0x30>)
 8000ffc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001000:	08001011 	.word	0x08001011
 8001004:	08001021 	.word	0x08001021
 8001008:	08001031 	.word	0x08001031
 800100c:	08001041 	.word	0x08001041
		case CMP_EQ:	return val == comp;
 8001010:	89fa      	ldrh	r2, [r7, #14]
 8001012:	89bb      	ldrh	r3, [r7, #12]
 8001014:	429a      	cmp	r2, r3
 8001016:	bf0c      	ite	eq
 8001018:	2301      	moveq	r3, #1
 800101a:	2300      	movne	r3, #0
 800101c:	b2db      	uxtb	r3, r3
 800101e:	e018      	b.n	8001052 <evaluate_rule+0x82>
		case CMP_NEQ:	return val != comp;
 8001020:	89fa      	ldrh	r2, [r7, #14]
 8001022:	89bb      	ldrh	r3, [r7, #12]
 8001024:	429a      	cmp	r2, r3
 8001026:	bf14      	ite	ne
 8001028:	2301      	movne	r3, #1
 800102a:	2300      	moveq	r3, #0
 800102c:	b2db      	uxtb	r3, r3
 800102e:	e010      	b.n	8001052 <evaluate_rule+0x82>
		case CMP_GT:	return val > comp;
 8001030:	89fa      	ldrh	r2, [r7, #14]
 8001032:	89bb      	ldrh	r3, [r7, #12]
 8001034:	429a      	cmp	r2, r3
 8001036:	bf8c      	ite	hi
 8001038:	2301      	movhi	r3, #1
 800103a:	2300      	movls	r3, #0
 800103c:	b2db      	uxtb	r3, r3
 800103e:	e008      	b.n	8001052 <evaluate_rule+0x82>
		case CMP_LT:	return val < comp;
 8001040:	89fa      	ldrh	r2, [r7, #14]
 8001042:	89bb      	ldrh	r3, [r7, #12]
 8001044:	429a      	cmp	r2, r3
 8001046:	bf34      	ite	cc
 8001048:	2301      	movcc	r3, #1
 800104a:	2300      	movcs	r3, #0
 800104c:	b2db      	uxtb	r3, r3
 800104e:	e000      	b.n	8001052 <evaluate_rule+0x82>
		default:		return false;
 8001050:	2300      	movs	r3, #0
	}
}
 8001052:	4618      	mov	r0, r3
 8001054:	3710      	adds	r7, #16
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop

0800105c <apply_rule>:

static void apply_rule(const LogicRule* rule) {
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
	if (evaluate_rule(rule)) {
 8001064:	6878      	ldr	r0, [r7, #4]
 8001066:	f7ff ffb3 	bl	8000fd0 <evaluate_rule>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d008      	beq.n	8001082 <apply_rule+0x26>
		write_register_value(rule->output_type, rule->output_reg, rule->output_value);
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	7a18      	ldrb	r0, [r3, #8]
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	8959      	ldrh	r1, [r3, #10]
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	899b      	ldrh	r3, [r3, #12]
 800107c:	461a      	mov	r2, r3
 800107e:	f7ff ff85 	bl	8000f8c <write_register_value>
	}
}
 8001082:	bf00      	nop
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
	...

0800108c <automation_Init>:

void automation_Init(void) {
 800108c:	b490      	push	{r4, r7}
 800108e:	b084      	sub	sp, #16
 8001090:	af00      	add	r7, sp, #0
	// Hard coded test rules TODO: THIS IS ONLY FOR TESTING
	rules[0] = (LogicRule){ REG_INPUT, 0, CMP_GT, 30000, REG_COIL, 0, 1 };
 8001092:	4a07      	ldr	r2, [pc, #28]	@ (80010b0 <automation_Init+0x24>)
 8001094:	4b07      	ldr	r3, [pc, #28]	@ (80010b4 <automation_Init+0x28>)
 8001096:	4614      	mov	r4, r2
 8001098:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800109a:	c407      	stmia	r4!, {r0, r1, r2}
 800109c:	8023      	strh	r3, [r4, #0]
	rule_count = 1;
 800109e:	4b06      	ldr	r3, [pc, #24]	@ (80010b8 <automation_Init+0x2c>)
 80010a0:	2201      	movs	r2, #1
 80010a2:	801a      	strh	r2, [r3, #0]
}
 80010a4:	bf00      	nop
 80010a6:	3710      	adds	r7, #16
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bc90      	pop	{r4, r7}
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop
 80010b0:	20000384 	.word	0x20000384
 80010b4:	08012ee0 	.word	0x08012ee0
 80010b8:	20000544 	.word	0x20000544

080010bc <automation_Tick>:

void automation_Tick(void) {
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
	for (uint16_t i = 0; i < rule_count; i++) {
 80010c2:	2300      	movs	r3, #0
 80010c4:	80fb      	strh	r3, [r7, #6]
 80010c6:	e00c      	b.n	80010e2 <automation_Tick+0x26>
		apply_rule(&rules[i]);
 80010c8:	88fa      	ldrh	r2, [r7, #6]
 80010ca:	4613      	mov	r3, r2
 80010cc:	00db      	lsls	r3, r3, #3
 80010ce:	1a9b      	subs	r3, r3, r2
 80010d0:	005b      	lsls	r3, r3, #1
 80010d2:	4a09      	ldr	r2, [pc, #36]	@ (80010f8 <automation_Tick+0x3c>)
 80010d4:	4413      	add	r3, r2
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff ffc0 	bl	800105c <apply_rule>
	for (uint16_t i = 0; i < rule_count; i++) {
 80010dc:	88fb      	ldrh	r3, [r7, #6]
 80010de:	3301      	adds	r3, #1
 80010e0:	80fb      	strh	r3, [r7, #6]
 80010e2:	4b06      	ldr	r3, [pc, #24]	@ (80010fc <automation_Tick+0x40>)
 80010e4:	881b      	ldrh	r3, [r3, #0]
 80010e6:	88fa      	ldrh	r2, [r7, #6]
 80010e8:	429a      	cmp	r2, r3
 80010ea:	d3ed      	bcc.n	80010c8 <automation_Tick+0xc>
	}
}
 80010ec:	bf00      	nop
 80010ee:	bf00      	nop
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	20000384 	.word	0x20000384
 80010fc:	20000544 	.word	0x20000544

08001100 <display_Setup>:

// Variables
uint16_t currentPage = 0;
uint16_t endPage = 4;

void display_Setup() {
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
	// Initialise SSD1306
	ssd1306_Init();
 8001104:	f000 fbf0 	bl	80018e8 <ssd1306_Init>
}
 8001108:	bf00      	nop
 800110a:	bd80      	pop	{r7, pc}

0800110c <display_Boot>:

void display_Boot(void) {
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 8001112:	2000      	movs	r0, #0
 8001114:	f000 fc52 	bl	80019bc <ssd1306_Fill>
	ssd1306_SetCursor(10, 20);
 8001118:	2114      	movs	r1, #20
 800111a:	200a      	movs	r0, #10
 800111c:	f000 fd9a 	bl	8001c54 <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 8001120:	4b0b      	ldr	r3, [pc, #44]	@ (8001150 <display_Boot+0x44>)
 8001122:	2201      	movs	r2, #1
 8001124:	9200      	str	r2, [sp, #0]
 8001126:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001128:	480a      	ldr	r0, [pc, #40]	@ (8001154 <display_Boot+0x48>)
 800112a:	f000 fd6d 	bl	8001c08 <ssd1306_WriteString>
	ssd1306_SetCursor(25, 45);
 800112e:	212d      	movs	r1, #45	@ 0x2d
 8001130:	2019      	movs	r0, #25
 8001132:	f000 fd8f 	bl	8001c54 <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 8001136:	4b08      	ldr	r3, [pc, #32]	@ (8001158 <display_Boot+0x4c>)
 8001138:	2201      	movs	r2, #1
 800113a:	9200      	str	r2, [sp, #0]
 800113c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800113e:	4807      	ldr	r0, [pc, #28]	@ (800115c <display_Boot+0x50>)
 8001140:	f000 fd62 	bl	8001c08 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001144:	f000 fc52 	bl	80019ec <ssd1306_UpdateScreen>
}
 8001148:	bf00      	nop
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	08014b5c 	.word	0x08014b5c
 8001154:	08012ef0 	.word	0x08012ef0
 8001158:	08014b50 	.word	0x08014b50
 800115c:	08012efc 	.word	0x08012efc

08001160 <display_StatusPage>:

void display_StatusPage(void) {
 8001160:	b580      	push	{r7, lr}
 8001162:	b08c      	sub	sp, #48	@ 0x30
 8001164:	af02      	add	r7, sp, #8
	char buf[32]; // buffer for formatted strings
	switch(currentPage) {
 8001166:	4bb2      	ldr	r3, [pc, #712]	@ (8001430 <display_StatusPage+0x2d0>)
 8001168:	881b      	ldrh	r3, [r3, #0]
 800116a:	2b04      	cmp	r3, #4
 800116c:	f200 821e 	bhi.w	80015ac <display_StatusPage+0x44c>
 8001170:	a201      	add	r2, pc, #4	@ (adr r2, 8001178 <display_StatusPage+0x18>)
 8001172:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001176:	bf00      	nop
 8001178:	0800118d 	.word	0x0800118d
 800117c:	08001263 	.word	0x08001263
 8001180:	08001349 	.word	0x08001349
 8001184:	08001475 	.word	0x08001475
 8001188:	080014e7 	.word	0x080014e7
		case 0:
			ssd1306_Fill(Black);
 800118c:	2000      	movs	r0, #0
 800118e:	f000 fc15 	bl	80019bc <ssd1306_Fill>
			ssd1306_SetCursor(25, 0);
 8001192:	2100      	movs	r1, #0
 8001194:	2019      	movs	r0, #25
 8001196:	f000 fd5d 	bl	8001c54 <ssd1306_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 800119a:	4ba6      	ldr	r3, [pc, #664]	@ (8001434 <display_StatusPage+0x2d4>)
 800119c:	2201      	movs	r2, #1
 800119e:	9200      	str	r2, [sp, #0]
 80011a0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011a2:	48a5      	ldr	r0, [pc, #660]	@ (8001438 <display_StatusPage+0x2d8>)
 80011a4:	f000 fd30 	bl	8001c08 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80011a8:	2119      	movs	r1, #25
 80011aa:	2002      	movs	r0, #2
 80011ac:	f000 fd52 	bl	8001c54 <ssd1306_SetCursor>
			sprintf(buf, "Slave Addr: 0x%02X", modbusGetSlaveAddress());
 80011b0:	f002 fe22 	bl	8003df8 <modbusGetSlaveAddress>
 80011b4:	4603      	mov	r3, r0
 80011b6:	461a      	mov	r2, r3
 80011b8:	1d3b      	adds	r3, r7, #4
 80011ba:	49a0      	ldr	r1, [pc, #640]	@ (800143c <display_StatusPage+0x2dc>)
 80011bc:	4618      	mov	r0, r3
 80011be:	f00f fd4f 	bl	8010c60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80011c2:	4b9f      	ldr	r3, [pc, #636]	@ (8001440 <display_StatusPage+0x2e0>)
 80011c4:	1d38      	adds	r0, r7, #4
 80011c6:	2201      	movs	r2, #1
 80011c8:	9200      	str	r2, [sp, #0]
 80011ca:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011cc:	f000 fd1c 	bl	8001c08 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80011d0:	2128      	movs	r1, #40	@ 0x28
 80011d2:	2002      	movs	r0, #2
 80011d4:	f000 fd3e 	bl	8001c54 <ssd1306_SetCursor>
			float voltage = INA226_ReadBusVoltage();
 80011d8:	f000 fb18 	bl	800180c <INA226_ReadBusVoltage>
 80011dc:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 80011e0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80011e4:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80011e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011f0:	dd09      	ble.n	8001206 <display_StatusPage+0xa6>
 80011f2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80011f4:	f7ff f9d0 	bl	8000598 <__aeabi_f2d>
 80011f8:	4602      	mov	r2, r0
 80011fa:	460b      	mov	r3, r1
 80011fc:	1d38      	adds	r0, r7, #4
 80011fe:	4991      	ldr	r1, [pc, #580]	@ (8001444 <display_StatusPage+0x2e4>)
 8001200:	f00f fd2e 	bl	8010c60 <siprintf>
 8001204:	e008      	b.n	8001218 <display_StatusPage+0xb8>
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 8001206:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001208:	f7ff f9c6 	bl	8000598 <__aeabi_f2d>
 800120c:	4602      	mov	r2, r0
 800120e:	460b      	mov	r3, r1
 8001210:	1d38      	adds	r0, r7, #4
 8001212:	498d      	ldr	r1, [pc, #564]	@ (8001448 <display_StatusPage+0x2e8>)
 8001214:	f00f fd24 	bl	8010c60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001218:	4b89      	ldr	r3, [pc, #548]	@ (8001440 <display_StatusPage+0x2e0>)
 800121a:	1d38      	adds	r0, r7, #4
 800121c:	2201      	movs	r2, #1
 800121e:	9200      	str	r2, [sp, #0]
 8001220:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001222:	f000 fcf1 	bl	8001c08 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001226:	2137      	movs	r1, #55	@ 0x37
 8001228:	2002      	movs	r0, #2
 800122a:	f000 fd13 	bl	8001c54 <ssd1306_SetCursor>
			sprintf(buf, "Current: %.0fmA", INA226_ReadCurrent() * 1000);
 800122e:	f000 fb0d 	bl	800184c <INA226_ReadCurrent>
 8001232:	eef0 7a40 	vmov.f32	s15, s0
 8001236:	ed9f 7a85 	vldr	s14, [pc, #532]	@ 800144c <display_StatusPage+0x2ec>
 800123a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800123e:	ee17 0a90 	vmov	r0, s15
 8001242:	f7ff f9a9 	bl	8000598 <__aeabi_f2d>
 8001246:	4602      	mov	r2, r0
 8001248:	460b      	mov	r3, r1
 800124a:	1d38      	adds	r0, r7, #4
 800124c:	4980      	ldr	r1, [pc, #512]	@ (8001450 <display_StatusPage+0x2f0>)
 800124e:	f00f fd07 	bl	8010c60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001252:	4b7b      	ldr	r3, [pc, #492]	@ (8001440 <display_StatusPage+0x2e0>)
 8001254:	1d38      	adds	r0, r7, #4
 8001256:	2201      	movs	r2, #1
 8001258:	9200      	str	r2, [sp, #0]
 800125a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800125c:	f000 fcd4 	bl	8001c08 <ssd1306_WriteString>
			break;
 8001260:	e1a4      	b.n	80015ac <display_StatusPage+0x44c>
		case 1:
			ssd1306_Fill(Black);
 8001262:	2000      	movs	r0, #0
 8001264:	f000 fbaa 	bl	80019bc <ssd1306_Fill>
			ssd1306_SetCursor(30, 0);
 8001268:	2100      	movs	r1, #0
 800126a:	201e      	movs	r0, #30
 800126c:	f000 fcf2 	bl	8001c54 <ssd1306_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 8001270:	4b70      	ldr	r3, [pc, #448]	@ (8001434 <display_StatusPage+0x2d4>)
 8001272:	2201      	movs	r2, #1
 8001274:	9200      	str	r2, [sp, #0]
 8001276:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001278:	4876      	ldr	r0, [pc, #472]	@ (8001454 <display_StatusPage+0x2f4>)
 800127a:	f000 fcc5 	bl	8001c08 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 800127e:	2119      	movs	r1, #25
 8001280:	2002      	movs	r0, #2
 8001282:	f000 fce7 	bl	8001c54 <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 8001286:	2000      	movs	r0, #0
 8001288:	f000 fd5e 	bl	8001d48 <io_coil_read>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <display_StatusPage+0x136>
 8001292:	4a71      	ldr	r2, [pc, #452]	@ (8001458 <display_StatusPage+0x2f8>)
 8001294:	e000      	b.n	8001298 <display_StatusPage+0x138>
 8001296:	4a71      	ldr	r2, [pc, #452]	@ (800145c <display_StatusPage+0x2fc>)
 8001298:	1d3b      	adds	r3, r7, #4
 800129a:	4971      	ldr	r1, [pc, #452]	@ (8001460 <display_StatusPage+0x300>)
 800129c:	4618      	mov	r0, r3
 800129e:	f00f fcdf 	bl	8010c60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80012a2:	4b67      	ldr	r3, [pc, #412]	@ (8001440 <display_StatusPage+0x2e0>)
 80012a4:	1d38      	adds	r0, r7, #4
 80012a6:	2201      	movs	r2, #1
 80012a8:	9200      	str	r2, [sp, #0]
 80012aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012ac:	f000 fcac 	bl	8001c08 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80012b0:	2128      	movs	r1, #40	@ 0x28
 80012b2:	2002      	movs	r0, #2
 80012b4:	f000 fcce 	bl	8001c54 <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 80012b8:	2001      	movs	r0, #1
 80012ba:	f000 fd45 	bl	8001d48 <io_coil_read>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <display_StatusPage+0x168>
 80012c4:	4a64      	ldr	r2, [pc, #400]	@ (8001458 <display_StatusPage+0x2f8>)
 80012c6:	e000      	b.n	80012ca <display_StatusPage+0x16a>
 80012c8:	4a64      	ldr	r2, [pc, #400]	@ (800145c <display_StatusPage+0x2fc>)
 80012ca:	1d3b      	adds	r3, r7, #4
 80012cc:	4965      	ldr	r1, [pc, #404]	@ (8001464 <display_StatusPage+0x304>)
 80012ce:	4618      	mov	r0, r3
 80012d0:	f00f fcc6 	bl	8010c60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80012d4:	4b5a      	ldr	r3, [pc, #360]	@ (8001440 <display_StatusPage+0x2e0>)
 80012d6:	1d38      	adds	r0, r7, #4
 80012d8:	2201      	movs	r2, #1
 80012da:	9200      	str	r2, [sp, #0]
 80012dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012de:	f000 fc93 	bl	8001c08 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 80012e2:	2119      	movs	r1, #25
 80012e4:	203c      	movs	r0, #60	@ 0x3c
 80012e6:	f000 fcb5 	bl	8001c54 <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 80012ea:	2002      	movs	r0, #2
 80012ec:	f000 fd2c 	bl	8001d48 <io_coil_read>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <display_StatusPage+0x19a>
 80012f6:	4a58      	ldr	r2, [pc, #352]	@ (8001458 <display_StatusPage+0x2f8>)
 80012f8:	e000      	b.n	80012fc <display_StatusPage+0x19c>
 80012fa:	4a58      	ldr	r2, [pc, #352]	@ (800145c <display_StatusPage+0x2fc>)
 80012fc:	1d3b      	adds	r3, r7, #4
 80012fe:	495a      	ldr	r1, [pc, #360]	@ (8001468 <display_StatusPage+0x308>)
 8001300:	4618      	mov	r0, r3
 8001302:	f00f fcad 	bl	8010c60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001306:	4b4e      	ldr	r3, [pc, #312]	@ (8001440 <display_StatusPage+0x2e0>)
 8001308:	1d38      	adds	r0, r7, #4
 800130a:	2201      	movs	r2, #1
 800130c:	9200      	str	r2, [sp, #0]
 800130e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001310:	f000 fc7a 	bl	8001c08 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001314:	2128      	movs	r1, #40	@ 0x28
 8001316:	203c      	movs	r0, #60	@ 0x3c
 8001318:	f000 fc9c 	bl	8001c54 <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 800131c:	2003      	movs	r0, #3
 800131e:	f000 fd13 	bl	8001d48 <io_coil_read>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <display_StatusPage+0x1cc>
 8001328:	4a4b      	ldr	r2, [pc, #300]	@ (8001458 <display_StatusPage+0x2f8>)
 800132a:	e000      	b.n	800132e <display_StatusPage+0x1ce>
 800132c:	4a4b      	ldr	r2, [pc, #300]	@ (800145c <display_StatusPage+0x2fc>)
 800132e:	1d3b      	adds	r3, r7, #4
 8001330:	494e      	ldr	r1, [pc, #312]	@ (800146c <display_StatusPage+0x30c>)
 8001332:	4618      	mov	r0, r3
 8001334:	f00f fc94 	bl	8010c60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001338:	4b41      	ldr	r3, [pc, #260]	@ (8001440 <display_StatusPage+0x2e0>)
 800133a:	1d38      	adds	r0, r7, #4
 800133c:	2201      	movs	r2, #1
 800133e:	9200      	str	r2, [sp, #0]
 8001340:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001342:	f000 fc61 	bl	8001c08 <ssd1306_WriteString>
			break;
 8001346:	e131      	b.n	80015ac <display_StatusPage+0x44c>
		case 2:
			ssd1306_Fill(Black);
 8001348:	2000      	movs	r0, #0
 800134a:	f000 fb37 	bl	80019bc <ssd1306_Fill>
			ssd1306_SetCursor(4, 0);
 800134e:	2100      	movs	r1, #0
 8001350:	2004      	movs	r0, #4
 8001352:	f000 fc7f 	bl	8001c54 <ssd1306_SetCursor>
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 8001356:	4b37      	ldr	r3, [pc, #220]	@ (8001434 <display_StatusPage+0x2d4>)
 8001358:	2201      	movs	r2, #1
 800135a:	9200      	str	r2, [sp, #0]
 800135c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800135e:	4844      	ldr	r0, [pc, #272]	@ (8001470 <display_StatusPage+0x310>)
 8001360:	f000 fc52 	bl	8001c08 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001364:	2119      	movs	r1, #25
 8001366:	2002      	movs	r0, #2
 8001368:	f000 fc74 	bl	8001c54 <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 800136c:	2000      	movs	r0, #0
 800136e:	f000 fd65 	bl	8001e3c <io_discrete_in_read>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d001      	beq.n	800137c <display_StatusPage+0x21c>
 8001378:	4a37      	ldr	r2, [pc, #220]	@ (8001458 <display_StatusPage+0x2f8>)
 800137a:	e000      	b.n	800137e <display_StatusPage+0x21e>
 800137c:	4a37      	ldr	r2, [pc, #220]	@ (800145c <display_StatusPage+0x2fc>)
 800137e:	1d3b      	adds	r3, r7, #4
 8001380:	4937      	ldr	r1, [pc, #220]	@ (8001460 <display_StatusPage+0x300>)
 8001382:	4618      	mov	r0, r3
 8001384:	f00f fc6c 	bl	8010c60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001388:	4b2d      	ldr	r3, [pc, #180]	@ (8001440 <display_StatusPage+0x2e0>)
 800138a:	1d38      	adds	r0, r7, #4
 800138c:	2201      	movs	r2, #1
 800138e:	9200      	str	r2, [sp, #0]
 8001390:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001392:	f000 fc39 	bl	8001c08 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001396:	2128      	movs	r1, #40	@ 0x28
 8001398:	2002      	movs	r0, #2
 800139a:	f000 fc5b 	bl	8001c54 <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_discrete_in_read(1) ? "ON" : "OFF");
 800139e:	2001      	movs	r0, #1
 80013a0:	f000 fd4c 	bl	8001e3c <io_discrete_in_read>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <display_StatusPage+0x24e>
 80013aa:	4a2b      	ldr	r2, [pc, #172]	@ (8001458 <display_StatusPage+0x2f8>)
 80013ac:	e000      	b.n	80013b0 <display_StatusPage+0x250>
 80013ae:	4a2b      	ldr	r2, [pc, #172]	@ (800145c <display_StatusPage+0x2fc>)
 80013b0:	1d3b      	adds	r3, r7, #4
 80013b2:	492c      	ldr	r1, [pc, #176]	@ (8001464 <display_StatusPage+0x304>)
 80013b4:	4618      	mov	r0, r3
 80013b6:	f00f fc53 	bl	8010c60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80013ba:	4b21      	ldr	r3, [pc, #132]	@ (8001440 <display_StatusPage+0x2e0>)
 80013bc:	1d38      	adds	r0, r7, #4
 80013be:	2201      	movs	r2, #1
 80013c0:	9200      	str	r2, [sp, #0]
 80013c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013c4:	f000 fc20 	bl	8001c08 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 80013c8:	2119      	movs	r1, #25
 80013ca:	203c      	movs	r0, #60	@ 0x3c
 80013cc:	f000 fc42 	bl	8001c54 <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_discrete_in_read(2) ? "ON" : "OFF");
 80013d0:	2002      	movs	r0, #2
 80013d2:	f000 fd33 	bl	8001e3c <io_discrete_in_read>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <display_StatusPage+0x280>
 80013dc:	4a1e      	ldr	r2, [pc, #120]	@ (8001458 <display_StatusPage+0x2f8>)
 80013de:	e000      	b.n	80013e2 <display_StatusPage+0x282>
 80013e0:	4a1e      	ldr	r2, [pc, #120]	@ (800145c <display_StatusPage+0x2fc>)
 80013e2:	1d3b      	adds	r3, r7, #4
 80013e4:	4920      	ldr	r1, [pc, #128]	@ (8001468 <display_StatusPage+0x308>)
 80013e6:	4618      	mov	r0, r3
 80013e8:	f00f fc3a 	bl	8010c60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80013ec:	4b14      	ldr	r3, [pc, #80]	@ (8001440 <display_StatusPage+0x2e0>)
 80013ee:	1d38      	adds	r0, r7, #4
 80013f0:	2201      	movs	r2, #1
 80013f2:	9200      	str	r2, [sp, #0]
 80013f4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013f6:	f000 fc07 	bl	8001c08 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 80013fa:	2128      	movs	r1, #40	@ 0x28
 80013fc:	203c      	movs	r0, #60	@ 0x3c
 80013fe:	f000 fc29 	bl	8001c54 <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 8001402:	2003      	movs	r0, #3
 8001404:	f000 fd1a 	bl	8001e3c <io_discrete_in_read>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <display_StatusPage+0x2b2>
 800140e:	4a12      	ldr	r2, [pc, #72]	@ (8001458 <display_StatusPage+0x2f8>)
 8001410:	e000      	b.n	8001414 <display_StatusPage+0x2b4>
 8001412:	4a12      	ldr	r2, [pc, #72]	@ (800145c <display_StatusPage+0x2fc>)
 8001414:	1d3b      	adds	r3, r7, #4
 8001416:	4915      	ldr	r1, [pc, #84]	@ (800146c <display_StatusPage+0x30c>)
 8001418:	4618      	mov	r0, r3
 800141a:	f00f fc21 	bl	8010c60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800141e:	4b08      	ldr	r3, [pc, #32]	@ (8001440 <display_StatusPage+0x2e0>)
 8001420:	1d38      	adds	r0, r7, #4
 8001422:	2201      	movs	r2, #1
 8001424:	9200      	str	r2, [sp, #0]
 8001426:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001428:	f000 fbee 	bl	8001c08 <ssd1306_WriteString>
			break;
 800142c:	e0be      	b.n	80015ac <display_StatusPage+0x44c>
 800142e:	bf00      	nop
 8001430:	20000546 	.word	0x20000546
 8001434:	08014b5c 	.word	0x08014b5c
 8001438:	08012f08 	.word	0x08012f08
 800143c:	08012f10 	.word	0x08012f10
 8001440:	08014b44 	.word	0x08014b44
 8001444:	08012f24 	.word	0x08012f24
 8001448:	08012f34 	.word	0x08012f34
 800144c:	447a0000 	.word	0x447a0000
 8001450:	08012f44 	.word	0x08012f44
 8001454:	08012f54 	.word	0x08012f54
 8001458:	08012f5c 	.word	0x08012f5c
 800145c:	08012f60 	.word	0x08012f60
 8001460:	08012f64 	.word	0x08012f64
 8001464:	08012f6c 	.word	0x08012f6c
 8001468:	08012f74 	.word	0x08012f74
 800146c:	08012f7c 	.word	0x08012f7c
 8001470:	08012f84 	.word	0x08012f84
		case 3:
			ssd1306_Fill(Black);
 8001474:	2000      	movs	r0, #0
 8001476:	f000 faa1 	bl	80019bc <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 800147a:	2100      	movs	r1, #0
 800147c:	2002      	movs	r0, #2
 800147e:	f000 fbe9 	bl	8001c54 <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001482:	4b57      	ldr	r3, [pc, #348]	@ (80015e0 <display_StatusPage+0x480>)
 8001484:	2201      	movs	r2, #1
 8001486:	9200      	str	r2, [sp, #0]
 8001488:	cb0e      	ldmia	r3, {r1, r2, r3}
 800148a:	4856      	ldr	r0, [pc, #344]	@ (80015e4 <display_StatusPage+0x484>)
 800148c:	f000 fbbc 	bl	8001c08 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001490:	2119      	movs	r1, #25
 8001492:	2002      	movs	r0, #2
 8001494:	f000 fbde 	bl	8001c54 <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_holding_reg_read(0));
 8001498:	2000      	movs	r0, #0
 800149a:	f000 fd41 	bl	8001f20 <io_holding_reg_read>
 800149e:	4603      	mov	r3, r0
 80014a0:	461a      	mov	r2, r3
 80014a2:	1d3b      	adds	r3, r7, #4
 80014a4:	4950      	ldr	r1, [pc, #320]	@ (80015e8 <display_StatusPage+0x488>)
 80014a6:	4618      	mov	r0, r3
 80014a8:	f00f fbda 	bl	8010c60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80014ac:	4b4f      	ldr	r3, [pc, #316]	@ (80015ec <display_StatusPage+0x48c>)
 80014ae:	1d38      	adds	r0, r7, #4
 80014b0:	2201      	movs	r2, #1
 80014b2:	9200      	str	r2, [sp, #0]
 80014b4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014b6:	f000 fba7 	bl	8001c08 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80014ba:	2128      	movs	r1, #40	@ 0x28
 80014bc:	2002      	movs	r0, #2
 80014be:	f000 fbc9 	bl	8001c54 <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_holding_reg_read(1));
 80014c2:	2001      	movs	r0, #1
 80014c4:	f000 fd2c 	bl	8001f20 <io_holding_reg_read>
 80014c8:	4603      	mov	r3, r0
 80014ca:	461a      	mov	r2, r3
 80014cc:	1d3b      	adds	r3, r7, #4
 80014ce:	4948      	ldr	r1, [pc, #288]	@ (80015f0 <display_StatusPage+0x490>)
 80014d0:	4618      	mov	r0, r3
 80014d2:	f00f fbc5 	bl	8010c60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80014d6:	4b45      	ldr	r3, [pc, #276]	@ (80015ec <display_StatusPage+0x48c>)
 80014d8:	1d38      	adds	r0, r7, #4
 80014da:	2201      	movs	r2, #1
 80014dc:	9200      	str	r2, [sp, #0]
 80014de:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014e0:	f000 fb92 	bl	8001c08 <ssd1306_WriteString>
			ssd1306_WriteString(buf, Font_6x8, White);

			ssd1306_SetCursor(60, 40);
			sprintf(buf, "3: %d", io_holding_reg_read(3));
			ssd1306_WriteString(buf, Font_6x8, White);*/
			break;
 80014e4:	e062      	b.n	80015ac <display_StatusPage+0x44c>
		case 4:
			ssd1306_Fill(Black);
 80014e6:	2000      	movs	r0, #0
 80014e8:	f000 fa68 	bl	80019bc <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 80014ec:	2100      	movs	r1, #0
 80014ee:	200c      	movs	r0, #12
 80014f0:	f000 fbb0 	bl	8001c54 <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 80014f4:	4b3a      	ldr	r3, [pc, #232]	@ (80015e0 <display_StatusPage+0x480>)
 80014f6:	2201      	movs	r2, #1
 80014f8:	9200      	str	r2, [sp, #0]
 80014fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014fc:	483d      	ldr	r0, [pc, #244]	@ (80015f4 <display_StatusPage+0x494>)
 80014fe:	f000 fb83 	bl	8001c08 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001502:	2119      	movs	r1, #25
 8001504:	2002      	movs	r0, #2
 8001506:	f000 fba5 	bl	8001c54 <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_input_reg_read(0));
 800150a:	2000      	movs	r0, #0
 800150c:	f000 fdac 	bl	8002068 <io_input_reg_read>
 8001510:	4603      	mov	r3, r0
 8001512:	461a      	mov	r2, r3
 8001514:	1d3b      	adds	r3, r7, #4
 8001516:	4934      	ldr	r1, [pc, #208]	@ (80015e8 <display_StatusPage+0x488>)
 8001518:	4618      	mov	r0, r3
 800151a:	f00f fba1 	bl	8010c60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800151e:	4b33      	ldr	r3, [pc, #204]	@ (80015ec <display_StatusPage+0x48c>)
 8001520:	1d38      	adds	r0, r7, #4
 8001522:	2201      	movs	r2, #1
 8001524:	9200      	str	r2, [sp, #0]
 8001526:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001528:	f000 fb6e 	bl	8001c08 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 800152c:	2128      	movs	r1, #40	@ 0x28
 800152e:	2002      	movs	r0, #2
 8001530:	f000 fb90 	bl	8001c54 <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_input_reg_read(1));
 8001534:	2001      	movs	r0, #1
 8001536:	f000 fd97 	bl	8002068 <io_input_reg_read>
 800153a:	4603      	mov	r3, r0
 800153c:	461a      	mov	r2, r3
 800153e:	1d3b      	adds	r3, r7, #4
 8001540:	492b      	ldr	r1, [pc, #172]	@ (80015f0 <display_StatusPage+0x490>)
 8001542:	4618      	mov	r0, r3
 8001544:	f00f fb8c 	bl	8010c60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001548:	4b28      	ldr	r3, [pc, #160]	@ (80015ec <display_StatusPage+0x48c>)
 800154a:	1d38      	adds	r0, r7, #4
 800154c:	2201      	movs	r2, #1
 800154e:	9200      	str	r2, [sp, #0]
 8001550:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001552:	f000 fb59 	bl	8001c08 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001556:	2119      	movs	r1, #25
 8001558:	203c      	movs	r0, #60	@ 0x3c
 800155a:	f000 fb7b 	bl	8001c54 <ssd1306_SetCursor>
			sprintf(buf, "2: %d", io_input_reg_read(2));
 800155e:	2002      	movs	r0, #2
 8001560:	f000 fd82 	bl	8002068 <io_input_reg_read>
 8001564:	4603      	mov	r3, r0
 8001566:	461a      	mov	r2, r3
 8001568:	1d3b      	adds	r3, r7, #4
 800156a:	4923      	ldr	r1, [pc, #140]	@ (80015f8 <display_StatusPage+0x498>)
 800156c:	4618      	mov	r0, r3
 800156e:	f00f fb77 	bl	8010c60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001572:	4b1e      	ldr	r3, [pc, #120]	@ (80015ec <display_StatusPage+0x48c>)
 8001574:	1d38      	adds	r0, r7, #4
 8001576:	2201      	movs	r2, #1
 8001578:	9200      	str	r2, [sp, #0]
 800157a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800157c:	f000 fb44 	bl	8001c08 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001580:	2128      	movs	r1, #40	@ 0x28
 8001582:	203c      	movs	r0, #60	@ 0x3c
 8001584:	f000 fb66 	bl	8001c54 <ssd1306_SetCursor>
			sprintf(buf, "3: %d", io_input_reg_read(3));
 8001588:	2003      	movs	r0, #3
 800158a:	f000 fd6d 	bl	8002068 <io_input_reg_read>
 800158e:	4603      	mov	r3, r0
 8001590:	461a      	mov	r2, r3
 8001592:	1d3b      	adds	r3, r7, #4
 8001594:	4919      	ldr	r1, [pc, #100]	@ (80015fc <display_StatusPage+0x49c>)
 8001596:	4618      	mov	r0, r3
 8001598:	f00f fb62 	bl	8010c60 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800159c:	4b13      	ldr	r3, [pc, #76]	@ (80015ec <display_StatusPage+0x48c>)
 800159e:	1d38      	adds	r0, r7, #4
 80015a0:	2201      	movs	r2, #1
 80015a2:	9200      	str	r2, [sp, #0]
 80015a4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015a6:	f000 fb2f 	bl	8001c08 <ssd1306_WriteString>
			break;
 80015aa:	bf00      	nop
	}

	ssd1306_SetCursor(110, 56);
 80015ac:	2138      	movs	r1, #56	@ 0x38
 80015ae:	206e      	movs	r0, #110	@ 0x6e
 80015b0:	f000 fb50 	bl	8001c54 <ssd1306_SetCursor>
	sprintf(buf, "%d/%d", currentPage, endPage);
 80015b4:	4b12      	ldr	r3, [pc, #72]	@ (8001600 <display_StatusPage+0x4a0>)
 80015b6:	881b      	ldrh	r3, [r3, #0]
 80015b8:	461a      	mov	r2, r3
 80015ba:	4b12      	ldr	r3, [pc, #72]	@ (8001604 <display_StatusPage+0x4a4>)
 80015bc:	881b      	ldrh	r3, [r3, #0]
 80015be:	1d38      	adds	r0, r7, #4
 80015c0:	4911      	ldr	r1, [pc, #68]	@ (8001608 <display_StatusPage+0x4a8>)
 80015c2:	f00f fb4d 	bl	8010c60 <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 80015c6:	4b09      	ldr	r3, [pc, #36]	@ (80015ec <display_StatusPage+0x48c>)
 80015c8:	1d38      	adds	r0, r7, #4
 80015ca:	2201      	movs	r2, #1
 80015cc:	9200      	str	r2, [sp, #0]
 80015ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015d0:	f000 fb1a 	bl	8001c08 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 80015d4:	f000 fa0a 	bl	80019ec <ssd1306_UpdateScreen>
}
 80015d8:	bf00      	nop
 80015da:	3728      	adds	r7, #40	@ 0x28
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	08014b5c 	.word	0x08014b5c
 80015e4:	08012f90 	.word	0x08012f90
 80015e8:	08012f9c 	.word	0x08012f9c
 80015ec:	08014b44 	.word	0x08014b44
 80015f0:	08012fa4 	.word	0x08012fa4
 80015f4:	08012fac 	.word	0x08012fac
 80015f8:	08012fb8 	.word	0x08012fb8
 80015fc:	08012fc0 	.word	0x08012fc0
 8001600:	20000546 	.word	0x20000546
 8001604:	20000000 	.word	0x20000000
 8001608:	08012fc8 	.word	0x08012fc8

0800160c <display_BtnPress>:

void display_BtnPress() {
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0
	if (currentPage == endPage) {
 8001610:	4b09      	ldr	r3, [pc, #36]	@ (8001638 <display_BtnPress+0x2c>)
 8001612:	881a      	ldrh	r2, [r3, #0]
 8001614:	4b09      	ldr	r3, [pc, #36]	@ (800163c <display_BtnPress+0x30>)
 8001616:	881b      	ldrh	r3, [r3, #0]
 8001618:	429a      	cmp	r2, r3
 800161a:	d103      	bne.n	8001624 <display_BtnPress+0x18>
		currentPage = 0;
 800161c:	4b06      	ldr	r3, [pc, #24]	@ (8001638 <display_BtnPress+0x2c>)
 800161e:	2200      	movs	r2, #0
 8001620:	801a      	strh	r2, [r3, #0]
 8001622:	e005      	b.n	8001630 <display_BtnPress+0x24>
	}
	else {
		currentPage++;
 8001624:	4b04      	ldr	r3, [pc, #16]	@ (8001638 <display_BtnPress+0x2c>)
 8001626:	881b      	ldrh	r3, [r3, #0]
 8001628:	3301      	adds	r3, #1
 800162a:	b29a      	uxth	r2, r3
 800162c:	4b02      	ldr	r3, [pc, #8]	@ (8001638 <display_BtnPress+0x2c>)
 800162e:	801a      	strh	r2, [r3, #0]
	}

	display_StatusPage();
 8001630:	f7ff fd96 	bl	8001160 <display_StatusPage>
}
 8001634:	bf00      	nop
 8001636:	bd80      	pop	{r7, pc}
 8001638:	20000546 	.word	0x20000546
 800163c:	20000000 	.word	0x20000000

08001640 <display_setPage>:

void display_setPage(uint16_t page) {
 8001640:	b480      	push	{r7}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
 8001646:	4603      	mov	r3, r0
 8001648:	80fb      	strh	r3, [r7, #6]
	if (page > endPage) return;
 800164a:	4b07      	ldr	r3, [pc, #28]	@ (8001668 <display_setPage+0x28>)
 800164c:	881b      	ldrh	r3, [r3, #0]
 800164e:	88fa      	ldrh	r2, [r7, #6]
 8001650:	429a      	cmp	r2, r3
 8001652:	d803      	bhi.n	800165c <display_setPage+0x1c>
	currentPage = page;
 8001654:	4a05      	ldr	r2, [pc, #20]	@ (800166c <display_setPage+0x2c>)
 8001656:	88fb      	ldrh	r3, [r7, #6]
 8001658:	8013      	strh	r3, [r2, #0]
 800165a:	e000      	b.n	800165e <display_setPage+0x1e>
	if (page > endPage) return;
 800165c:	bf00      	nop
}
 800165e:	370c      	adds	r7, #12
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr
 8001668:	20000000 	.word	0x20000000
 800166c:	20000546 	.word	0x20000546

08001670 <I2C_Setup>:

//#define PRINT_DEBUG

static I2C_HandleTypeDef* hi2c;

void I2C_Setup(I2C_HandleTypeDef* handle) {
 8001670:	b480      	push	{r7}
 8001672:	b083      	sub	sp, #12
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
	hi2c = handle;
 8001678:	4a04      	ldr	r2, [pc, #16]	@ (800168c <I2C_Setup+0x1c>)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6013      	str	r3, [r2, #0]
}
 800167e:	bf00      	nop
 8001680:	370c      	adds	r7, #12
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	20000548 	.word	0x20000548

08001690 <I2C_Transmit>:


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 8001690:	b580      	push	{r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af02      	add	r7, sp, #8
 8001696:	4603      	mov	r3, r0
 8001698:	6039      	str	r1, [r7, #0]
 800169a:	80fb      	strh	r3, [r7, #6]
 800169c:	4613      	mov	r3, r2
 800169e:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 80016a0:	4b07      	ldr	r3, [pc, #28]	@ (80016c0 <I2C_Transmit+0x30>)
 80016a2:	6818      	ldr	r0, [r3, #0]
 80016a4:	88bb      	ldrh	r3, [r7, #4]
 80016a6:	88f9      	ldrh	r1, [r7, #6]
 80016a8:	f04f 32ff 	mov.w	r2, #4294967295
 80016ac:	9200      	str	r2, [sp, #0]
 80016ae:	683a      	ldr	r2, [r7, #0]
 80016b0:	f005 fb8a 	bl	8006dc8 <HAL_I2C_Master_Transmit>
 80016b4:	4603      	mov	r3, r0
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3708      	adds	r7, #8
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	20000548 	.word	0x20000548

080016c4 <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b084      	sub	sp, #16
 80016c8:	af02      	add	r7, sp, #8
 80016ca:	4603      	mov	r3, r0
 80016cc:	6039      	str	r1, [r7, #0]
 80016ce:	80fb      	strh	r3, [r7, #6]
 80016d0:	4613      	mov	r3, r2
 80016d2:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 80016d4:	4b07      	ldr	r3, [pc, #28]	@ (80016f4 <I2C_Receive+0x30>)
 80016d6:	6818      	ldr	r0, [r3, #0]
 80016d8:	88bb      	ldrh	r3, [r7, #4]
 80016da:	88f9      	ldrh	r1, [r7, #6]
 80016dc:	f04f 32ff 	mov.w	r2, #4294967295
 80016e0:	9200      	str	r2, [sp, #0]
 80016e2:	683a      	ldr	r2, [r7, #0]
 80016e4:	f005 fc88 	bl	8006ff8 <HAL_I2C_Master_Receive>
 80016e8:	4603      	mov	r3, r0
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	3708      	adds	r7, #8
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	20000548 	.word	0x20000548

080016f8 <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b086      	sub	sp, #24
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	60f8      	str	r0, [r7, #12]
 8001700:	4608      	mov	r0, r1
 8001702:	4611      	mov	r1, r2
 8001704:	461a      	mov	r2, r3
 8001706:	4603      	mov	r3, r0
 8001708:	817b      	strh	r3, [r7, #10]
 800170a:	460b      	mov	r3, r1
 800170c:	727b      	strb	r3, [r7, #9]
 800170e:	4613      	mov	r3, r2
 8001710:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 8001712:	897b      	ldrh	r3, [r7, #10]
 8001714:	005b      	lsls	r3, r3, #1
 8001716:	b29b      	uxth	r3, r3
 8001718:	f107 0109 	add.w	r1, r7, #9
 800171c:	2201      	movs	r2, #1
 800171e:	4618      	mov	r0, r3
 8001720:	f7ff ffb6 	bl	8001690 <I2C_Transmit>
 8001724:	4603      	mov	r3, r0
 8001726:	75fb      	strb	r3, [r7, #23]
		return;
	}
#endif

	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 8001728:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800172c:	005b      	lsls	r3, r3, #1
 800172e:	b21b      	sxth	r3, r3
 8001730:	f043 0301 	orr.w	r3, r3, #1
 8001734:	b21b      	sxth	r3, r3
 8001736:	b29b      	uxth	r3, r3
 8001738:	88fa      	ldrh	r2, [r7, #6]
 800173a:	68f9      	ldr	r1, [r7, #12]
 800173c:	4618      	mov	r0, r3
 800173e:	f7ff ffc1 	bl	80016c4 <I2C_Receive>
 8001742:	4603      	mov	r3, r0
 8001744:	75fb      	strb	r3, [r7, #23]
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
		usb_serial_println(msg);
		return;
	}
#endif
}
 8001746:	bf00      	nop
 8001748:	3718      	adds	r7, #24
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}

0800174e <INA226_WriteRegister>:

I2C_HandleTypeDef handle;

// Static Functions
static void INA226_WriteRegister(uint8_t reg, uint16_t value)
{
 800174e:	b580      	push	{r7, lr}
 8001750:	b084      	sub	sp, #16
 8001752:	af00      	add	r7, sp, #0
 8001754:	4603      	mov	r3, r0
 8001756:	460a      	mov	r2, r1
 8001758:	71fb      	strb	r3, [r7, #7]
 800175a:	4613      	mov	r3, r2
 800175c:	80bb      	strh	r3, [r7, #4]
    uint8_t data[3];
    data[0] = reg;
 800175e:	79fb      	ldrb	r3, [r7, #7]
 8001760:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF; // MSB
 8001762:	88bb      	ldrh	r3, [r7, #4]
 8001764:	0a1b      	lsrs	r3, r3, #8
 8001766:	b29b      	uxth	r3, r3
 8001768:	b2db      	uxtb	r3, r3
 800176a:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;        // LSB
 800176c:	88bb      	ldrh	r3, [r7, #4]
 800176e:	b2db      	uxtb	r3, r3
 8001770:	73bb      	strb	r3, [r7, #14]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 8001772:	f107 030c 	add.w	r3, r7, #12
 8001776:	2203      	movs	r2, #3
 8001778:	4619      	mov	r1, r3
 800177a:	2080      	movs	r0, #128	@ 0x80
 800177c:	f7ff ff88 	bl	8001690 <I2C_Transmit>
}
 8001780:	bf00      	nop
 8001782:	3710      	adds	r7, #16
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}

08001788 <INA226_ReadRegister>:

static uint16_t INA226_ReadRegister(uint8_t reg)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b084      	sub	sp, #16
 800178c:	af00      	add	r7, sp, #0
 800178e:	4603      	mov	r3, r0
 8001790:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];

    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 8001792:	79fa      	ldrb	r2, [r7, #7]
 8001794:	f107 000c 	add.w	r0, r7, #12
 8001798:	2302      	movs	r3, #2
 800179a:	2140      	movs	r1, #64	@ 0x40
 800179c:	f7ff ffac 	bl	80016f8 <I2C_Read>
    return (data[0] << 8) | data[1];
 80017a0:	7b3b      	ldrb	r3, [r7, #12]
 80017a2:	b21b      	sxth	r3, r3
 80017a4:	021b      	lsls	r3, r3, #8
 80017a6:	b21a      	sxth	r2, r3
 80017a8:	7b7b      	ldrb	r3, [r7, #13]
 80017aa:	b21b      	sxth	r3, r3
 80017ac:	4313      	orrs	r3, r2
 80017ae:	b21b      	sxth	r3, r3
 80017b0:	b29b      	uxth	r3, r3
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	3710      	adds	r7, #16
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
	...

080017bc <INA226_Init>:

// Functions

void INA226_Init(I2C_HandleTypeDef *hi2c) {
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
	// Store I2C handle
	handle = *hi2c;
 80017c4:	4a0a      	ldr	r2, [pc, #40]	@ (80017f0 <INA226_Init+0x34>)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4610      	mov	r0, r2
 80017ca:	4619      	mov	r1, r3
 80017cc:	2354      	movs	r3, #84	@ 0x54
 80017ce:	461a      	mov	r2, r3
 80017d0:	f00f fb45 	bl	8010e5e <memcpy>

	// Write configuration register
	INA226_WriteRegister(INA226_REG_CONFIG, INA226_CONFIG_DEFAULT);
 80017d4:	f244 1127 	movw	r1, #16679	@ 0x4127
 80017d8:	2000      	movs	r0, #0
 80017da:	f7ff ffb8 	bl	800174e <INA226_WriteRegister>

	// Write calibration value
	INA226_WriteRegister(INA226_REG_CALIBRATION, INA226_CALIBRATION_VALUE);
 80017de:	f240 1155 	movw	r1, #341	@ 0x155
 80017e2:	2005      	movs	r0, #5
 80017e4:	f7ff ffb3 	bl	800174e <INA226_WriteRegister>
}
 80017e8:	bf00      	nop
 80017ea:	3708      	adds	r7, #8
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	2000054c 	.word	0x2000054c

080017f4 <INA226_ReadBusVoltageRaw>:

uint16_t INA226_ReadBusVoltageRaw(void* context) {
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 80017fc:	2002      	movs	r0, #2
 80017fe:	f7ff ffc3 	bl	8001788 <INA226_ReadRegister>
 8001802:	4603      	mov	r3, r0
}
 8001804:	4618      	mov	r0, r3
 8001806:	3708      	adds	r7, #8
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}

0800180c <INA226_ReadBusVoltage>:

float INA226_ReadBusVoltage(void) {
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
 8001810:	2000      	movs	r0, #0
 8001812:	f7ff ffef 	bl	80017f4 <INA226_ReadBusVoltageRaw>
 8001816:	4603      	mov	r3, r0
 8001818:	ee07 3a90 	vmov	s15, r3
 800181c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001820:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8001830 <INA226_ReadBusVoltage+0x24>
 8001824:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001828:	eeb0 0a67 	vmov.f32	s0, s15
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	3aa3d70a 	.word	0x3aa3d70a

08001834 <INA226_ReadCurrentRaw>:

uint16_t INA226_ReadCurrentRaw(void* context) {
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_CURRENT);
 800183c:	2004      	movs	r0, #4
 800183e:	f7ff ffa3 	bl	8001788 <INA226_ReadRegister>
 8001842:	4603      	mov	r3, r0
}
 8001844:	4618      	mov	r0, r3
 8001846:	3708      	adds	r7, #8
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}

0800184c <INA226_ReadCurrent>:

float INA226_ReadCurrent(void) {
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
 8001850:	2000      	movs	r0, #0
 8001852:	f7ff ffef 	bl	8001834 <INA226_ReadCurrentRaw>
 8001856:	4603      	mov	r3, r0
 8001858:	ee07 3a90 	vmov	s15, r3
 800185c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001860:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8001870 <INA226_ReadCurrent+0x24>
 8001864:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001868:	eeb0 0a67 	vmov.f32	s0, s15
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	391d4952 	.word	0x391d4952

08001874 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8001878:	bf00      	nop
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr
	...

08001884 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001884:	b580      	push	{r7, lr}
 8001886:	b086      	sub	sp, #24
 8001888:	af04      	add	r7, sp, #16
 800188a:	4603      	mov	r3, r0
 800188c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800188e:	f04f 33ff 	mov.w	r3, #4294967295
 8001892:	9302      	str	r3, [sp, #8]
 8001894:	2301      	movs	r3, #1
 8001896:	9301      	str	r3, [sp, #4]
 8001898:	1dfb      	adds	r3, r7, #7
 800189a:	9300      	str	r3, [sp, #0]
 800189c:	2301      	movs	r3, #1
 800189e:	2200      	movs	r2, #0
 80018a0:	2178      	movs	r1, #120	@ 0x78
 80018a2:	4803      	ldr	r0, [pc, #12]	@ (80018b0 <ssd1306_WriteCommand+0x2c>)
 80018a4:	f005 fc9e 	bl	80071e4 <HAL_I2C_Mem_Write>
}
 80018a8:	bf00      	nop
 80018aa:	3708      	adds	r7, #8
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	20001290 	.word	0x20001290

080018b4 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b086      	sub	sp, #24
 80018b8:	af04      	add	r7, sp, #16
 80018ba:	6078      	str	r0, [r7, #4]
 80018bc:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	b29b      	uxth	r3, r3
 80018c2:	f04f 32ff 	mov.w	r2, #4294967295
 80018c6:	9202      	str	r2, [sp, #8]
 80018c8:	9301      	str	r3, [sp, #4]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	9300      	str	r3, [sp, #0]
 80018ce:	2301      	movs	r3, #1
 80018d0:	2240      	movs	r2, #64	@ 0x40
 80018d2:	2178      	movs	r1, #120	@ 0x78
 80018d4:	4803      	ldr	r0, [pc, #12]	@ (80018e4 <ssd1306_WriteData+0x30>)
 80018d6:	f005 fc85 	bl	80071e4 <HAL_I2C_Mem_Write>
}
 80018da:	bf00      	nop
 80018dc:	3708      	adds	r7, #8
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	20001290 	.word	0x20001290

080018e8 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80018ec:	f7ff ffc2 	bl	8001874 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80018f0:	2064      	movs	r0, #100	@ 0x64
 80018f2:	f002 fd11 	bl	8004318 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80018f6:	2000      	movs	r0, #0
 80018f8:	f000 f9d8 	bl	8001cac <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80018fc:	2020      	movs	r0, #32
 80018fe:	f7ff ffc1 	bl	8001884 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001902:	2000      	movs	r0, #0
 8001904:	f7ff ffbe 	bl	8001884 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001908:	20b0      	movs	r0, #176	@ 0xb0
 800190a:	f7ff ffbb 	bl	8001884 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800190e:	20c8      	movs	r0, #200	@ 0xc8
 8001910:	f7ff ffb8 	bl	8001884 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001914:	2000      	movs	r0, #0
 8001916:	f7ff ffb5 	bl	8001884 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800191a:	2010      	movs	r0, #16
 800191c:	f7ff ffb2 	bl	8001884 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001920:	2040      	movs	r0, #64	@ 0x40
 8001922:	f7ff ffaf 	bl	8001884 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001926:	20ff      	movs	r0, #255	@ 0xff
 8001928:	f000 f9ac 	bl	8001c84 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800192c:	20a1      	movs	r0, #161	@ 0xa1
 800192e:	f7ff ffa9 	bl	8001884 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001932:	20a6      	movs	r0, #166	@ 0xa6
 8001934:	f7ff ffa6 	bl	8001884 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001938:	20a8      	movs	r0, #168	@ 0xa8
 800193a:	f7ff ffa3 	bl	8001884 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800193e:	203f      	movs	r0, #63	@ 0x3f
 8001940:	f7ff ffa0 	bl	8001884 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001944:	20a4      	movs	r0, #164	@ 0xa4
 8001946:	f7ff ff9d 	bl	8001884 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800194a:	20d3      	movs	r0, #211	@ 0xd3
 800194c:	f7ff ff9a 	bl	8001884 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001950:	2000      	movs	r0, #0
 8001952:	f7ff ff97 	bl	8001884 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001956:	20d5      	movs	r0, #213	@ 0xd5
 8001958:	f7ff ff94 	bl	8001884 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 800195c:	20f0      	movs	r0, #240	@ 0xf0
 800195e:	f7ff ff91 	bl	8001884 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001962:	20d9      	movs	r0, #217	@ 0xd9
 8001964:	f7ff ff8e 	bl	8001884 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001968:	2022      	movs	r0, #34	@ 0x22
 800196a:	f7ff ff8b 	bl	8001884 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800196e:	20da      	movs	r0, #218	@ 0xda
 8001970:	f7ff ff88 	bl	8001884 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001974:	2012      	movs	r0, #18
 8001976:	f7ff ff85 	bl	8001884 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800197a:	20db      	movs	r0, #219	@ 0xdb
 800197c:	f7ff ff82 	bl	8001884 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001980:	2020      	movs	r0, #32
 8001982:	f7ff ff7f 	bl	8001884 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001986:	208d      	movs	r0, #141	@ 0x8d
 8001988:	f7ff ff7c 	bl	8001884 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 800198c:	2014      	movs	r0, #20
 800198e:	f7ff ff79 	bl	8001884 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001992:	2001      	movs	r0, #1
 8001994:	f000 f98a 	bl	8001cac <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001998:	2000      	movs	r0, #0
 800199a:	f000 f80f 	bl	80019bc <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800199e:	f000 f825 	bl	80019ec <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80019a2:	4b05      	ldr	r3, [pc, #20]	@ (80019b8 <ssd1306_Init+0xd0>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80019a8:	4b03      	ldr	r3, [pc, #12]	@ (80019b8 <ssd1306_Init+0xd0>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80019ae:	4b02      	ldr	r3, [pc, #8]	@ (80019b8 <ssd1306_Init+0xd0>)
 80019b0:	2201      	movs	r2, #1
 80019b2:	711a      	strb	r2, [r3, #4]
}
 80019b4:	bf00      	nop
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	200009a0 	.word	0x200009a0

080019bc <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	4603      	mov	r3, r0
 80019c4:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80019c6:	79fb      	ldrb	r3, [r7, #7]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d101      	bne.n	80019d0 <ssd1306_Fill+0x14>
 80019cc:	2300      	movs	r3, #0
 80019ce:	e000      	b.n	80019d2 <ssd1306_Fill+0x16>
 80019d0:	23ff      	movs	r3, #255	@ 0xff
 80019d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80019d6:	4619      	mov	r1, r3
 80019d8:	4803      	ldr	r0, [pc, #12]	@ (80019e8 <ssd1306_Fill+0x2c>)
 80019da:	f00f f9c0 	bl	8010d5e <memset>
}
 80019de:	bf00      	nop
 80019e0:	3708      	adds	r7, #8
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	200005a0 	.word	0x200005a0

080019ec <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80019f2:	2300      	movs	r3, #0
 80019f4:	71fb      	strb	r3, [r7, #7]
 80019f6:	e016      	b.n	8001a26 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80019f8:	79fb      	ldrb	r3, [r7, #7]
 80019fa:	3b50      	subs	r3, #80	@ 0x50
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7ff ff40 	bl	8001884 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001a04:	2000      	movs	r0, #0
 8001a06:	f7ff ff3d 	bl	8001884 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001a0a:	2010      	movs	r0, #16
 8001a0c:	f7ff ff3a 	bl	8001884 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001a10:	79fb      	ldrb	r3, [r7, #7]
 8001a12:	01db      	lsls	r3, r3, #7
 8001a14:	4a08      	ldr	r2, [pc, #32]	@ (8001a38 <ssd1306_UpdateScreen+0x4c>)
 8001a16:	4413      	add	r3, r2
 8001a18:	2180      	movs	r1, #128	@ 0x80
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f7ff ff4a 	bl	80018b4 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001a20:	79fb      	ldrb	r3, [r7, #7]
 8001a22:	3301      	adds	r3, #1
 8001a24:	71fb      	strb	r3, [r7, #7]
 8001a26:	79fb      	ldrb	r3, [r7, #7]
 8001a28:	2b07      	cmp	r3, #7
 8001a2a:	d9e5      	bls.n	80019f8 <ssd1306_UpdateScreen+0xc>
    }
}
 8001a2c:	bf00      	nop
 8001a2e:	bf00      	nop
 8001a30:	3708      	adds	r7, #8
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	200005a0 	.word	0x200005a0

08001a3c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001a3c:	b480      	push	{r7}
 8001a3e:	b083      	sub	sp, #12
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	4603      	mov	r3, r0
 8001a44:	71fb      	strb	r3, [r7, #7]
 8001a46:	460b      	mov	r3, r1
 8001a48:	71bb      	strb	r3, [r7, #6]
 8001a4a:	4613      	mov	r3, r2
 8001a4c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	db3d      	blt.n	8001ad2 <ssd1306_DrawPixel+0x96>
 8001a56:	79bb      	ldrb	r3, [r7, #6]
 8001a58:	2b3f      	cmp	r3, #63	@ 0x3f
 8001a5a:	d83a      	bhi.n	8001ad2 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001a5c:	797b      	ldrb	r3, [r7, #5]
 8001a5e:	2b01      	cmp	r3, #1
 8001a60:	d11a      	bne.n	8001a98 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001a62:	79fa      	ldrb	r2, [r7, #7]
 8001a64:	79bb      	ldrb	r3, [r7, #6]
 8001a66:	08db      	lsrs	r3, r3, #3
 8001a68:	b2d8      	uxtb	r0, r3
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	01db      	lsls	r3, r3, #7
 8001a6e:	4413      	add	r3, r2
 8001a70:	4a1b      	ldr	r2, [pc, #108]	@ (8001ae0 <ssd1306_DrawPixel+0xa4>)
 8001a72:	5cd3      	ldrb	r3, [r2, r3]
 8001a74:	b25a      	sxtb	r2, r3
 8001a76:	79bb      	ldrb	r3, [r7, #6]
 8001a78:	f003 0307 	and.w	r3, r3, #7
 8001a7c:	2101      	movs	r1, #1
 8001a7e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a82:	b25b      	sxtb	r3, r3
 8001a84:	4313      	orrs	r3, r2
 8001a86:	b259      	sxtb	r1, r3
 8001a88:	79fa      	ldrb	r2, [r7, #7]
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	01db      	lsls	r3, r3, #7
 8001a8e:	4413      	add	r3, r2
 8001a90:	b2c9      	uxtb	r1, r1
 8001a92:	4a13      	ldr	r2, [pc, #76]	@ (8001ae0 <ssd1306_DrawPixel+0xa4>)
 8001a94:	54d1      	strb	r1, [r2, r3]
 8001a96:	e01d      	b.n	8001ad4 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001a98:	79fa      	ldrb	r2, [r7, #7]
 8001a9a:	79bb      	ldrb	r3, [r7, #6]
 8001a9c:	08db      	lsrs	r3, r3, #3
 8001a9e:	b2d8      	uxtb	r0, r3
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	01db      	lsls	r3, r3, #7
 8001aa4:	4413      	add	r3, r2
 8001aa6:	4a0e      	ldr	r2, [pc, #56]	@ (8001ae0 <ssd1306_DrawPixel+0xa4>)
 8001aa8:	5cd3      	ldrb	r3, [r2, r3]
 8001aaa:	b25a      	sxtb	r2, r3
 8001aac:	79bb      	ldrb	r3, [r7, #6]
 8001aae:	f003 0307 	and.w	r3, r3, #7
 8001ab2:	2101      	movs	r1, #1
 8001ab4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ab8:	b25b      	sxtb	r3, r3
 8001aba:	43db      	mvns	r3, r3
 8001abc:	b25b      	sxtb	r3, r3
 8001abe:	4013      	ands	r3, r2
 8001ac0:	b259      	sxtb	r1, r3
 8001ac2:	79fa      	ldrb	r2, [r7, #7]
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	01db      	lsls	r3, r3, #7
 8001ac8:	4413      	add	r3, r2
 8001aca:	b2c9      	uxtb	r1, r1
 8001acc:	4a04      	ldr	r2, [pc, #16]	@ (8001ae0 <ssd1306_DrawPixel+0xa4>)
 8001ace:	54d1      	strb	r1, [r2, r3]
 8001ad0:	e000      	b.n	8001ad4 <ssd1306_DrawPixel+0x98>
        return;
 8001ad2:	bf00      	nop
    }
}
 8001ad4:	370c      	adds	r7, #12
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr
 8001ade:	bf00      	nop
 8001ae0:	200005a0 	.word	0x200005a0

08001ae4 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001ae4:	b590      	push	{r4, r7, lr}
 8001ae6:	b089      	sub	sp, #36	@ 0x24
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	4604      	mov	r4, r0
 8001aec:	4638      	mov	r0, r7
 8001aee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001af2:	4623      	mov	r3, r4
 8001af4:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001af6:	7bfb      	ldrb	r3, [r7, #15]
 8001af8:	2b1f      	cmp	r3, #31
 8001afa:	d902      	bls.n	8001b02 <ssd1306_WriteChar+0x1e>
 8001afc:	7bfb      	ldrb	r3, [r7, #15]
 8001afe:	2b7e      	cmp	r3, #126	@ 0x7e
 8001b00:	d901      	bls.n	8001b06 <ssd1306_WriteChar+0x22>
        return 0;
 8001b02:	2300      	movs	r3, #0
 8001b04:	e079      	b.n	8001bfa <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8001b06:	68bb      	ldr	r3, [r7, #8]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d005      	beq.n	8001b18 <ssd1306_WriteChar+0x34>
 8001b0c:	68ba      	ldr	r2, [r7, #8]
 8001b0e:	7bfb      	ldrb	r3, [r7, #15]
 8001b10:	3b20      	subs	r3, #32
 8001b12:	4413      	add	r3, r2
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	e000      	b.n	8001b1a <ssd1306_WriteChar+0x36>
 8001b18:	783b      	ldrb	r3, [r7, #0]
 8001b1a:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001b1c:	4b39      	ldr	r3, [pc, #228]	@ (8001c04 <ssd1306_WriteChar+0x120>)
 8001b1e:	881b      	ldrh	r3, [r3, #0]
 8001b20:	461a      	mov	r2, r3
 8001b22:	7dfb      	ldrb	r3, [r7, #23]
 8001b24:	4413      	add	r3, r2
 8001b26:	2b80      	cmp	r3, #128	@ 0x80
 8001b28:	dc06      	bgt.n	8001b38 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001b2a:	4b36      	ldr	r3, [pc, #216]	@ (8001c04 <ssd1306_WriteChar+0x120>)
 8001b2c:	885b      	ldrh	r3, [r3, #2]
 8001b2e:	461a      	mov	r2, r3
 8001b30:	787b      	ldrb	r3, [r7, #1]
 8001b32:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001b34:	2b40      	cmp	r3, #64	@ 0x40
 8001b36:	dd01      	ble.n	8001b3c <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	e05e      	b.n	8001bfa <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	61fb      	str	r3, [r7, #28]
 8001b40:	e04d      	b.n	8001bde <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8001b42:	687a      	ldr	r2, [r7, #4]
 8001b44:	7bfb      	ldrb	r3, [r7, #15]
 8001b46:	3b20      	subs	r3, #32
 8001b48:	7879      	ldrb	r1, [r7, #1]
 8001b4a:	fb01 f303 	mul.w	r3, r1, r3
 8001b4e:	4619      	mov	r1, r3
 8001b50:	69fb      	ldr	r3, [r7, #28]
 8001b52:	440b      	add	r3, r1
 8001b54:	005b      	lsls	r3, r3, #1
 8001b56:	4413      	add	r3, r2
 8001b58:	881b      	ldrh	r3, [r3, #0]
 8001b5a:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	61bb      	str	r3, [r7, #24]
 8001b60:	e036      	b.n	8001bd0 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8001b62:	693a      	ldr	r2, [r7, #16]
 8001b64:	69bb      	ldr	r3, [r7, #24]
 8001b66:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d013      	beq.n	8001b9a <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001b72:	4b24      	ldr	r3, [pc, #144]	@ (8001c04 <ssd1306_WriteChar+0x120>)
 8001b74:	881b      	ldrh	r3, [r3, #0]
 8001b76:	b2da      	uxtb	r2, r3
 8001b78:	69bb      	ldr	r3, [r7, #24]
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	4413      	add	r3, r2
 8001b7e:	b2d8      	uxtb	r0, r3
 8001b80:	4b20      	ldr	r3, [pc, #128]	@ (8001c04 <ssd1306_WriteChar+0x120>)
 8001b82:	885b      	ldrh	r3, [r3, #2]
 8001b84:	b2da      	uxtb	r2, r3
 8001b86:	69fb      	ldr	r3, [r7, #28]
 8001b88:	b2db      	uxtb	r3, r3
 8001b8a:	4413      	add	r3, r2
 8001b8c:	b2db      	uxtb	r3, r3
 8001b8e:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001b92:	4619      	mov	r1, r3
 8001b94:	f7ff ff52 	bl	8001a3c <ssd1306_DrawPixel>
 8001b98:	e017      	b.n	8001bca <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001b9a:	4b1a      	ldr	r3, [pc, #104]	@ (8001c04 <ssd1306_WriteChar+0x120>)
 8001b9c:	881b      	ldrh	r3, [r3, #0]
 8001b9e:	b2da      	uxtb	r2, r3
 8001ba0:	69bb      	ldr	r3, [r7, #24]
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	4413      	add	r3, r2
 8001ba6:	b2d8      	uxtb	r0, r3
 8001ba8:	4b16      	ldr	r3, [pc, #88]	@ (8001c04 <ssd1306_WriteChar+0x120>)
 8001baa:	885b      	ldrh	r3, [r3, #2]
 8001bac:	b2da      	uxtb	r2, r3
 8001bae:	69fb      	ldr	r3, [r7, #28]
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	4413      	add	r3, r2
 8001bb4:	b2d9      	uxtb	r1, r3
 8001bb6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	bf0c      	ite	eq
 8001bbe:	2301      	moveq	r3, #1
 8001bc0:	2300      	movne	r3, #0
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	f7ff ff39 	bl	8001a3c <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8001bca:	69bb      	ldr	r3, [r7, #24]
 8001bcc:	3301      	adds	r3, #1
 8001bce:	61bb      	str	r3, [r7, #24]
 8001bd0:	7dfb      	ldrb	r3, [r7, #23]
 8001bd2:	69ba      	ldr	r2, [r7, #24]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d3c4      	bcc.n	8001b62 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8001bd8:	69fb      	ldr	r3, [r7, #28]
 8001bda:	3301      	adds	r3, #1
 8001bdc:	61fb      	str	r3, [r7, #28]
 8001bde:	787b      	ldrb	r3, [r7, #1]
 8001be0:	461a      	mov	r2, r3
 8001be2:	69fb      	ldr	r3, [r7, #28]
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d3ac      	bcc.n	8001b42 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8001be8:	4b06      	ldr	r3, [pc, #24]	@ (8001c04 <ssd1306_WriteChar+0x120>)
 8001bea:	881a      	ldrh	r2, [r3, #0]
 8001bec:	7dfb      	ldrb	r3, [r7, #23]
 8001bee:	b29b      	uxth	r3, r3
 8001bf0:	4413      	add	r3, r2
 8001bf2:	b29a      	uxth	r2, r3
 8001bf4:	4b03      	ldr	r3, [pc, #12]	@ (8001c04 <ssd1306_WriteChar+0x120>)
 8001bf6:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001bf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3724      	adds	r7, #36	@ 0x24
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd90      	pop	{r4, r7, pc}
 8001c02:	bf00      	nop
 8001c04:	200009a0 	.word	0x200009a0

08001c08 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b086      	sub	sp, #24
 8001c0c:	af02      	add	r7, sp, #8
 8001c0e:	60f8      	str	r0, [r7, #12]
 8001c10:	4638      	mov	r0, r7
 8001c12:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001c16:	e013      	b.n	8001c40 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	7818      	ldrb	r0, [r3, #0]
 8001c1c:	7e3b      	ldrb	r3, [r7, #24]
 8001c1e:	9300      	str	r3, [sp, #0]
 8001c20:	463b      	mov	r3, r7
 8001c22:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c24:	f7ff ff5e 	bl	8001ae4 <ssd1306_WriteChar>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	461a      	mov	r2, r3
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	429a      	cmp	r2, r3
 8001c32:	d002      	beq.n	8001c3a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	e008      	b.n	8001c4c <ssd1306_WriteString+0x44>
        }
        str++;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	3301      	adds	r3, #1
 8001c3e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d1e7      	bne.n	8001c18 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	781b      	ldrb	r3, [r3, #0]
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	3710      	adds	r7, #16
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}

08001c54 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	460a      	mov	r2, r1
 8001c5e:	71fb      	strb	r3, [r7, #7]
 8001c60:	4613      	mov	r3, r2
 8001c62:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001c64:	79fb      	ldrb	r3, [r7, #7]
 8001c66:	b29a      	uxth	r2, r3
 8001c68:	4b05      	ldr	r3, [pc, #20]	@ (8001c80 <ssd1306_SetCursor+0x2c>)
 8001c6a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001c6c:	79bb      	ldrb	r3, [r7, #6]
 8001c6e:	b29a      	uxth	r2, r3
 8001c70:	4b03      	ldr	r3, [pc, #12]	@ (8001c80 <ssd1306_SetCursor+0x2c>)
 8001c72:	805a      	strh	r2, [r3, #2]
}
 8001c74:	bf00      	nop
 8001c76:	370c      	adds	r7, #12
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr
 8001c80:	200009a0 	.word	0x200009a0

08001c84 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b084      	sub	sp, #16
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001c8e:	2381      	movs	r3, #129	@ 0x81
 8001c90:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001c92:	7bfb      	ldrb	r3, [r7, #15]
 8001c94:	4618      	mov	r0, r3
 8001c96:	f7ff fdf5 	bl	8001884 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001c9a:	79fb      	ldrb	r3, [r7, #7]
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f7ff fdf1 	bl	8001884 <ssd1306_WriteCommand>
}
 8001ca2:	bf00      	nop
 8001ca4:	3710      	adds	r7, #16
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
	...

08001cac <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b084      	sub	sp, #16
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001cb6:	79fb      	ldrb	r3, [r7, #7]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d005      	beq.n	8001cc8 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001cbc:	23af      	movs	r3, #175	@ 0xaf
 8001cbe:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001cc0:	4b08      	ldr	r3, [pc, #32]	@ (8001ce4 <ssd1306_SetDisplayOn+0x38>)
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	715a      	strb	r2, [r3, #5]
 8001cc6:	e004      	b.n	8001cd2 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001cc8:	23ae      	movs	r3, #174	@ 0xae
 8001cca:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001ccc:	4b05      	ldr	r3, [pc, #20]	@ (8001ce4 <ssd1306_SetDisplayOn+0x38>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001cd2:	7bfb      	ldrb	r3, [r7, #15]
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f7ff fdd5 	bl	8001884 <ssd1306_WriteCommand>
}
 8001cda:	bf00      	nop
 8001cdc:	3710      	adds	r7, #16
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	200009a0 	.word	0x200009a0

08001ce8 <io_coil_add_channel>:
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 * @param dir: Direction of the channel (IO_COIL_INPUT or IO_COIL_OUTPUT)
 */
void io_coil_add_channel(GPIO_TypeDef* port, uint16_t pin) {
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	807b      	strh	r3, [r7, #2]
	if (io_coil_channel_count >= MAX_IO_COILS) return; // Cannot add another channel if all channels taken
 8001cf4:	4b12      	ldr	r3, [pc, #72]	@ (8001d40 <io_coil_add_channel+0x58>)
 8001cf6:	881b      	ldrh	r3, [r3, #0]
 8001cf8:	2b03      	cmp	r3, #3
 8001cfa:	d81b      	bhi.n	8001d34 <io_coil_add_channel+0x4c>

	io_coil_channels[io_coil_channel_count].port = port;
 8001cfc:	4b10      	ldr	r3, [pc, #64]	@ (8001d40 <io_coil_add_channel+0x58>)
 8001cfe:	881b      	ldrh	r3, [r3, #0]
 8001d00:	4619      	mov	r1, r3
 8001d02:	4a10      	ldr	r2, [pc, #64]	@ (8001d44 <io_coil_add_channel+0x5c>)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_coil_channels[io_coil_channel_count].pin = pin;
 8001d0a:	4b0d      	ldr	r3, [pc, #52]	@ (8001d40 <io_coil_add_channel+0x58>)
 8001d0c:	881b      	ldrh	r3, [r3, #0]
 8001d0e:	4a0d      	ldr	r2, [pc, #52]	@ (8001d44 <io_coil_add_channel+0x5c>)
 8001d10:	00db      	lsls	r3, r3, #3
 8001d12:	4413      	add	r3, r2
 8001d14:	887a      	ldrh	r2, [r7, #2]
 8001d16:	809a      	strh	r2, [r3, #4]
	io_coil_channels[io_coil_channel_count].storedState = GPIO_PIN_RESET; // default to OFF = RESET
 8001d18:	4b09      	ldr	r3, [pc, #36]	@ (8001d40 <io_coil_add_channel+0x58>)
 8001d1a:	881b      	ldrh	r3, [r3, #0]
 8001d1c:	4a09      	ldr	r2, [pc, #36]	@ (8001d44 <io_coil_add_channel+0x5c>)
 8001d1e:	00db      	lsls	r3, r3, #3
 8001d20:	4413      	add	r3, r2
 8001d22:	2200      	movs	r2, #0
 8001d24:	719a      	strb	r2, [r3, #6]
	io_coil_channel_count++;
 8001d26:	4b06      	ldr	r3, [pc, #24]	@ (8001d40 <io_coil_add_channel+0x58>)
 8001d28:	881b      	ldrh	r3, [r3, #0]
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	b29a      	uxth	r2, r3
 8001d2e:	4b04      	ldr	r3, [pc, #16]	@ (8001d40 <io_coil_add_channel+0x58>)
 8001d30:	801a      	strh	r2, [r3, #0]
 8001d32:	e000      	b.n	8001d36 <io_coil_add_channel+0x4e>
	if (io_coil_channel_count >= MAX_IO_COILS) return; // Cannot add another channel if all channels taken
 8001d34:	bf00      	nop
}
 8001d36:	370c      	adds	r7, #12
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3e:	4770      	bx	lr
 8001d40:	200009c8 	.word	0x200009c8
 8001d44:	200009a8 	.word	0x200009a8

08001d48 <io_coil_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or 0 if the channel index is invalid.
 */
GPIO_PinState io_coil_read(uint16_t index) {
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	4603      	mov	r3, r0
 8001d50:	80fb      	strh	r3, [r7, #6]
	if (index < io_coil_channel_count) {
 8001d52:	4b09      	ldr	r3, [pc, #36]	@ (8001d78 <io_coil_read+0x30>)
 8001d54:	881b      	ldrh	r3, [r3, #0]
 8001d56:	88fa      	ldrh	r2, [r7, #6]
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d205      	bcs.n	8001d68 <io_coil_read+0x20>
		return io_coil_channels[index].storedState;
 8001d5c:	88fb      	ldrh	r3, [r7, #6]
 8001d5e:	4a07      	ldr	r2, [pc, #28]	@ (8001d7c <io_coil_read+0x34>)
 8001d60:	00db      	lsls	r3, r3, #3
 8001d62:	4413      	add	r3, r2
 8001d64:	799b      	ldrb	r3, [r3, #6]
 8001d66:	e000      	b.n	8001d6a <io_coil_read+0x22>
	}
	return GPIO_PIN_RESET;
 8001d68:	2300      	movs	r3, #0
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	370c      	adds	r7, #12
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
 8001d76:	bf00      	nop
 8001d78:	200009c8 	.word	0x200009c8
 8001d7c:	200009a8 	.word	0x200009a8

08001d80 <io_coil_write>:
 * This function writes the provided value to a coil output.
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_coil_add_channel).
 * @param value: The GPIO_PinState to write to the output channel (GPIO_PIN_RESET, or GPIO_PIN_SET).
 */
void io_coil_write(uint16_t index, GPIO_PinState value) {
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	4603      	mov	r3, r0
 8001d88:	460a      	mov	r2, r1
 8001d8a:	80fb      	strh	r3, [r7, #6]
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	717b      	strb	r3, [r7, #5]
	if (index >= 0 && index < io_coil_channel_count) {
 8001d90:	4b0d      	ldr	r3, [pc, #52]	@ (8001dc8 <io_coil_write+0x48>)
 8001d92:	881b      	ldrh	r3, [r3, #0]
 8001d94:	88fa      	ldrh	r2, [r7, #6]
 8001d96:	429a      	cmp	r2, r3
 8001d98:	d212      	bcs.n	8001dc0 <io_coil_write+0x40>
		HAL_GPIO_WritePin(io_coil_channels[index].port, io_coil_channels[index].pin, value);
 8001d9a:	88fb      	ldrh	r3, [r7, #6]
 8001d9c:	4a0b      	ldr	r2, [pc, #44]	@ (8001dcc <io_coil_write+0x4c>)
 8001d9e:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001da2:	88fb      	ldrh	r3, [r7, #6]
 8001da4:	4a09      	ldr	r2, [pc, #36]	@ (8001dcc <io_coil_write+0x4c>)
 8001da6:	00db      	lsls	r3, r3, #3
 8001da8:	4413      	add	r3, r2
 8001daa:	889b      	ldrh	r3, [r3, #4]
 8001dac:	797a      	ldrb	r2, [r7, #5]
 8001dae:	4619      	mov	r1, r3
 8001db0:	f004 ff56 	bl	8006c60 <HAL_GPIO_WritePin>
		io_coil_channels[index].storedState = value;
 8001db4:	88fb      	ldrh	r3, [r7, #6]
 8001db6:	4a05      	ldr	r2, [pc, #20]	@ (8001dcc <io_coil_write+0x4c>)
 8001db8:	00db      	lsls	r3, r3, #3
 8001dba:	4413      	add	r3, r2
 8001dbc:	797a      	ldrb	r2, [r7, #5]
 8001dbe:	719a      	strb	r2, [r3, #6]
	}
}
 8001dc0:	bf00      	nop
 8001dc2:	3708      	adds	r7, #8
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	200009c8 	.word	0x200009c8
 8001dcc:	200009a8 	.word	0x200009a8

08001dd0 <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
 8001dd8:	6039      	str	r1, [r7, #0]
	// Check is a physical discrete input channel is being added
	if (read_func == hardware_discrete_in_read_func) {
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	4a13      	ldr	r2, [pc, #76]	@ (8001e2c <io_discrete_in_add_channel+0x5c>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d109      	bne.n	8001df6 <io_discrete_in_add_channel+0x26>
		// Enforce limit only for physical discrete inputs
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 8001de2:	4b13      	ldr	r3, [pc, #76]	@ (8001e30 <io_discrete_in_add_channel+0x60>)
 8001de4:	881b      	ldrh	r3, [r3, #0]
 8001de6:	2b03      	cmp	r3, #3
 8001de8:	d81a      	bhi.n	8001e20 <io_discrete_in_add_channel+0x50>
			return;
		} else {
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 8001dea:	4b11      	ldr	r3, [pc, #68]	@ (8001e30 <io_discrete_in_add_channel+0x60>)
 8001dec:	881b      	ldrh	r3, [r3, #0]
 8001dee:	3301      	adds	r3, #1
 8001df0:	b29a      	uxth	r2, r3
 8001df2:	4b0f      	ldr	r3, [pc, #60]	@ (8001e30 <io_discrete_in_add_channel+0x60>)
 8001df4:	801a      	strh	r2, [r3, #0]
		}
	}

	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 8001df6:	4b0f      	ldr	r3, [pc, #60]	@ (8001e34 <io_discrete_in_add_channel+0x64>)
 8001df8:	881b      	ldrh	r3, [r3, #0]
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	4a0e      	ldr	r2, [pc, #56]	@ (8001e38 <io_discrete_in_add_channel+0x68>)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 8001e04:	4b0b      	ldr	r3, [pc, #44]	@ (8001e34 <io_discrete_in_add_channel+0x64>)
 8001e06:	881b      	ldrh	r3, [r3, #0]
 8001e08:	4a0b      	ldr	r2, [pc, #44]	@ (8001e38 <io_discrete_in_add_channel+0x68>)
 8001e0a:	00db      	lsls	r3, r3, #3
 8001e0c:	4413      	add	r3, r2
 8001e0e:	683a      	ldr	r2, [r7, #0]
 8001e10:	605a      	str	r2, [r3, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 8001e12:	4b08      	ldr	r3, [pc, #32]	@ (8001e34 <io_discrete_in_add_channel+0x64>)
 8001e14:	881b      	ldrh	r3, [r3, #0]
 8001e16:	3301      	adds	r3, #1
 8001e18:	b29a      	uxth	r2, r3
 8001e1a:	4b06      	ldr	r3, [pc, #24]	@ (8001e34 <io_discrete_in_add_channel+0x64>)
 8001e1c:	801a      	strh	r2, [r3, #0]
 8001e1e:	e000      	b.n	8001e22 <io_discrete_in_add_channel+0x52>
			return;
 8001e20:	bf00      	nop
}
 8001e22:	370c      	adds	r7, #12
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr
 8001e2c:	08001e7d 	.word	0x08001e7d
 8001e30:	200009ee 	.word	0x200009ee
 8001e34:	200009ec 	.word	0x200009ec
 8001e38:	200009cc 	.word	0x200009cc

08001e3c <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or GPIO_PIN_RESET if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	4603      	mov	r3, r0
 8001e44:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 8001e46:	4b0b      	ldr	r3, [pc, #44]	@ (8001e74 <io_discrete_in_read+0x38>)
 8001e48:	881b      	ldrh	r3, [r3, #0]
 8001e4a:	88fa      	ldrh	r2, [r7, #6]
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d20c      	bcs.n	8001e6a <io_discrete_in_read+0x2e>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 8001e50:	88fb      	ldrh	r3, [r7, #6]
 8001e52:	4a09      	ldr	r2, [pc, #36]	@ (8001e78 <io_discrete_in_read+0x3c>)
 8001e54:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8001e58:	88fb      	ldrh	r3, [r7, #6]
 8001e5a:	4907      	ldr	r1, [pc, #28]	@ (8001e78 <io_discrete_in_read+0x3c>)
 8001e5c:	00db      	lsls	r3, r3, #3
 8001e5e:	440b      	add	r3, r1
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	4618      	mov	r0, r3
 8001e64:	4790      	blx	r2
 8001e66:	4603      	mov	r3, r0
 8001e68:	e000      	b.n	8001e6c <io_discrete_in_read+0x30>
	}
	return GPIO_PIN_RESET;
 8001e6a:	2300      	movs	r3, #0
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3708      	adds	r7, #8
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	200009ec 	.word	0x200009ec
 8001e78:	200009cc 	.word	0x200009cc

08001e7c <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
	gpio_config* gpio = (gpio_config*)context;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	60fb      	str	r3, [r7, #12]
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	889b      	ldrh	r3, [r3, #4]
 8001e90:	4619      	mov	r1, r3
 8001e92:	4610      	mov	r0, r2
 8001e94:	f004 fecc 	bl	8006c30 <HAL_GPIO_ReadPin>
 8001e98:	4603      	mov	r3, r0
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3710      	adds	r7, #16
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
	...

08001ea4 <io_holding_reg_add_channel>:
 * be used to read from or write to. The channel number is incremented with each channel added.
 *
 * @param handle: Pointer to generic DAC handle.
 * @param channel: DAC channel number (e.g., DAC_CHANNEL_1)
 */
void io_holding_reg_add_channel(void* handle, uint32_t channel) {
 8001ea4:	b480      	push	{r7}
 8001ea6:	b083      	sub	sp, #12
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
 8001eac:	6039      	str	r1, [r7, #0]
	if (io_holding_reg_channel_count >= MAX_IO_HOLDING_REG) return; // Cannot add another channel if all channels taken
 8001eae:	4b1a      	ldr	r3, [pc, #104]	@ (8001f18 <io_holding_reg_add_channel+0x74>)
 8001eb0:	881b      	ldrh	r3, [r3, #0]
 8001eb2:	2b01      	cmp	r3, #1
 8001eb4:	d829      	bhi.n	8001f0a <io_holding_reg_add_channel+0x66>

	io_holding_reg_channels[io_holding_reg_channel_count].handle = handle;
 8001eb6:	4b18      	ldr	r3, [pc, #96]	@ (8001f18 <io_holding_reg_add_channel+0x74>)
 8001eb8:	881b      	ldrh	r3, [r3, #0]
 8001eba:	4619      	mov	r1, r3
 8001ebc:	4a17      	ldr	r2, [pc, #92]	@ (8001f1c <io_holding_reg_add_channel+0x78>)
 8001ebe:	460b      	mov	r3, r1
 8001ec0:	005b      	lsls	r3, r3, #1
 8001ec2:	440b      	add	r3, r1
 8001ec4:	009b      	lsls	r3, r3, #2
 8001ec6:	4413      	add	r3, r2
 8001ec8:	687a      	ldr	r2, [r7, #4]
 8001eca:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].channel = channel;
 8001ecc:	4b12      	ldr	r3, [pc, #72]	@ (8001f18 <io_holding_reg_add_channel+0x74>)
 8001ece:	881b      	ldrh	r3, [r3, #0]
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	4a12      	ldr	r2, [pc, #72]	@ (8001f1c <io_holding_reg_add_channel+0x78>)
 8001ed4:	460b      	mov	r3, r1
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	440b      	add	r3, r1
 8001eda:	009b      	lsls	r3, r3, #2
 8001edc:	4413      	add	r3, r2
 8001ede:	3304      	adds	r3, #4
 8001ee0:	683a      	ldr	r2, [r7, #0]
 8001ee2:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 8001ee4:	4b0c      	ldr	r3, [pc, #48]	@ (8001f18 <io_holding_reg_add_channel+0x74>)
 8001ee6:	881b      	ldrh	r3, [r3, #0]
 8001ee8:	4619      	mov	r1, r3
 8001eea:	4a0c      	ldr	r2, [pc, #48]	@ (8001f1c <io_holding_reg_add_channel+0x78>)
 8001eec:	460b      	mov	r3, r1
 8001eee:	005b      	lsls	r3, r3, #1
 8001ef0:	440b      	add	r3, r1
 8001ef2:	009b      	lsls	r3, r3, #2
 8001ef4:	4413      	add	r3, r2
 8001ef6:	3308      	adds	r3, #8
 8001ef8:	2200      	movs	r2, #0
 8001efa:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channel_count++;
 8001efc:	4b06      	ldr	r3, [pc, #24]	@ (8001f18 <io_holding_reg_add_channel+0x74>)
 8001efe:	881b      	ldrh	r3, [r3, #0]
 8001f00:	3301      	adds	r3, #1
 8001f02:	b29a      	uxth	r2, r3
 8001f04:	4b04      	ldr	r3, [pc, #16]	@ (8001f18 <io_holding_reg_add_channel+0x74>)
 8001f06:	801a      	strh	r2, [r3, #0]
 8001f08:	e000      	b.n	8001f0c <io_holding_reg_add_channel+0x68>
	if (io_holding_reg_channel_count >= MAX_IO_HOLDING_REG) return; // Cannot add another channel if all channels taken
 8001f0a:	bf00      	nop
}
 8001f0c:	370c      	adds	r7, #12
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr
 8001f16:	bf00      	nop
 8001f18:	20000a08 	.word	0x20000a08
 8001f1c:	200009f0 	.word	0x200009f0

08001f20 <io_holding_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The last written value for the holding register, or 0 if the channel is invalid.
 */
uint16_t io_holding_reg_read(uint16_t index) {
 8001f20:	b480      	push	{r7}
 8001f22:	b083      	sub	sp, #12
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	4603      	mov	r3, r0
 8001f28:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 8001f2a:	4b0b      	ldr	r3, [pc, #44]	@ (8001f58 <io_holding_reg_read+0x38>)
 8001f2c:	881b      	ldrh	r3, [r3, #0]
 8001f2e:	88fa      	ldrh	r2, [r7, #6]
 8001f30:	429a      	cmp	r2, r3
 8001f32:	d209      	bcs.n	8001f48 <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 8001f34:	88fa      	ldrh	r2, [r7, #6]
 8001f36:	4909      	ldr	r1, [pc, #36]	@ (8001f5c <io_holding_reg_read+0x3c>)
 8001f38:	4613      	mov	r3, r2
 8001f3a:	005b      	lsls	r3, r3, #1
 8001f3c:	4413      	add	r3, r2
 8001f3e:	009b      	lsls	r3, r3, #2
 8001f40:	440b      	add	r3, r1
 8001f42:	3308      	adds	r3, #8
 8001f44:	881b      	ldrh	r3, [r3, #0]
 8001f46:	e000      	b.n	8001f4a <io_holding_reg_read+0x2a>
	}
	return 0;
 8001f48:	2300      	movs	r3, #0
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	370c      	adds	r7, #12
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr
 8001f56:	bf00      	nop
 8001f58:	20000a08 	.word	0x20000a08
 8001f5c:	200009f0 	.word	0x200009f0

08001f60 <io_holding_reg_write>:
 * This function writes the provided value to a holding register. It sets the DAC output voltage based on the provided value (e.g., 0-4095).
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_holding_reg_add_channel).
 * @param value: The value to write to the holding register.
 */
void io_holding_reg_write(uint16_t index, uint16_t value) {
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	4603      	mov	r3, r0
 8001f68:	460a      	mov	r2, r1
 8001f6a:	80fb      	strh	r3, [r7, #6]
 8001f6c:	4613      	mov	r3, r2
 8001f6e:	80bb      	strh	r3, [r7, #4]
	if (index >= 0 && index < io_holding_reg_channel_count) {
 8001f70:	4b1f      	ldr	r3, [pc, #124]	@ (8001ff0 <io_holding_reg_write+0x90>)
 8001f72:	881b      	ldrh	r3, [r3, #0]
 8001f74:	88fa      	ldrh	r2, [r7, #6]
 8001f76:	429a      	cmp	r2, r3
 8001f78:	d236      	bcs.n	8001fe8 <io_holding_reg_write+0x88>
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = (DAC_HandleTypeDef*)io_holding_reg_channels[index].handle; // cast generic handle to DAC_HandleTypeDef
 8001f7a:	88fa      	ldrh	r2, [r7, #6]
 8001f7c:	491d      	ldr	r1, [pc, #116]	@ (8001ff4 <io_holding_reg_write+0x94>)
 8001f7e:	4613      	mov	r3, r2
 8001f80:	005b      	lsls	r3, r3, #1
 8001f82:	4413      	add	r3, r2
 8001f84:	009b      	lsls	r3, r3, #2
 8001f86:	440b      	add	r3, r1
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	60fb      	str	r3, [r7, #12]

		// Scale modbus 16 bit value to 12 bit DAC range
		uint32_t scaledValue = (value * 4095U) / 65535U;
 8001f8c:	88ba      	ldrh	r2, [r7, #4]
 8001f8e:	4613      	mov	r3, r2
 8001f90:	031b      	lsls	r3, r3, #12
 8001f92:	1a9b      	subs	r3, r3, r2
 8001f94:	4a18      	ldr	r2, [pc, #96]	@ (8001ff8 <io_holding_reg_write+0x98>)
 8001f96:	fba2 2303 	umull	r2, r3, r2, r3
 8001f9a:	0bdb      	lsrs	r3, r3, #15
 8001f9c:	60bb      	str	r3, [r7, #8]

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, io_holding_reg_channels[index].channel, DAC_ALIGN_12B_R, scaledValue);
 8001f9e:	88fa      	ldrh	r2, [r7, #6]
 8001fa0:	4914      	ldr	r1, [pc, #80]	@ (8001ff4 <io_holding_reg_write+0x94>)
 8001fa2:	4613      	mov	r3, r2
 8001fa4:	005b      	lsls	r3, r3, #1
 8001fa6:	4413      	add	r3, r2
 8001fa8:	009b      	lsls	r3, r3, #2
 8001faa:	440b      	add	r3, r1
 8001fac:	3304      	adds	r3, #4
 8001fae:	6819      	ldr	r1, [r3, #0]
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	68f8      	ldr	r0, [r7, #12]
 8001fb6:	f003 ff9f 	bl	8005ef8 <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		// TODO: Move to init so its only ran once. doesnt need to be run each time
		HAL_DAC_Start(hdac, io_holding_reg_channels[index].channel);
 8001fba:	88fa      	ldrh	r2, [r7, #6]
 8001fbc:	490d      	ldr	r1, [pc, #52]	@ (8001ff4 <io_holding_reg_write+0x94>)
 8001fbe:	4613      	mov	r3, r2
 8001fc0:	005b      	lsls	r3, r3, #1
 8001fc2:	4413      	add	r3, r2
 8001fc4:	009b      	lsls	r3, r3, #2
 8001fc6:	440b      	add	r3, r1
 8001fc8:	3304      	adds	r3, #4
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4619      	mov	r1, r3
 8001fce:	68f8      	ldr	r0, [r7, #12]
 8001fd0:	f003 ff26 	bl	8005e20 <HAL_DAC_Start>

		// Store the set value
		io_holding_reg_channels[index].storedValue = value;
 8001fd4:	88fa      	ldrh	r2, [r7, #6]
 8001fd6:	4907      	ldr	r1, [pc, #28]	@ (8001ff4 <io_holding_reg_write+0x94>)
 8001fd8:	4613      	mov	r3, r2
 8001fda:	005b      	lsls	r3, r3, #1
 8001fdc:	4413      	add	r3, r2
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	440b      	add	r3, r1
 8001fe2:	3308      	adds	r3, #8
 8001fe4:	88ba      	ldrh	r2, [r7, #4]
 8001fe6:	801a      	strh	r2, [r3, #0]
#endif
	}
}
 8001fe8:	bf00      	nop
 8001fea:	3710      	adds	r7, #16
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	20000a08 	.word	0x20000a08
 8001ff4:	200009f0 	.word	0x200009f0
 8001ff8:	80008001 	.word	0x80008001

08001ffc <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*), void* context) {
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
 8002004:	6039      	str	r1, [r7, #0]
	// Check is a physical ADC input channel is being added
	if (read_func == (void*)adc_read_func) {
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4a13      	ldr	r2, [pc, #76]	@ (8002058 <io_input_reg_add_channel+0x5c>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d109      	bne.n	8002022 <io_input_reg_add_channel+0x26>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_ADC_INPUT_REG) {
 800200e:	4b13      	ldr	r3, [pc, #76]	@ (800205c <io_input_reg_add_channel+0x60>)
 8002010:	881b      	ldrh	r3, [r3, #0]
 8002012:	2b03      	cmp	r3, #3
 8002014:	d81a      	bhi.n	800204c <io_input_reg_add_channel+0x50>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 8002016:	4b11      	ldr	r3, [pc, #68]	@ (800205c <io_input_reg_add_channel+0x60>)
 8002018:	881b      	ldrh	r3, [r3, #0]
 800201a:	3301      	adds	r3, #1
 800201c:	b29a      	uxth	r2, r3
 800201e:	4b0f      	ldr	r3, [pc, #60]	@ (800205c <io_input_reg_add_channel+0x60>)
 8002020:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 8002022:	4b0f      	ldr	r3, [pc, #60]	@ (8002060 <io_input_reg_add_channel+0x64>)
 8002024:	881b      	ldrh	r3, [r3, #0]
 8002026:	4619      	mov	r1, r3
 8002028:	4a0e      	ldr	r2, [pc, #56]	@ (8002064 <io_input_reg_add_channel+0x68>)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 8002030:	4b0b      	ldr	r3, [pc, #44]	@ (8002060 <io_input_reg_add_channel+0x64>)
 8002032:	881b      	ldrh	r3, [r3, #0]
 8002034:	4a0b      	ldr	r2, [pc, #44]	@ (8002064 <io_input_reg_add_channel+0x68>)
 8002036:	00db      	lsls	r3, r3, #3
 8002038:	4413      	add	r3, r2
 800203a:	683a      	ldr	r2, [r7, #0]
 800203c:	605a      	str	r2, [r3, #4]
	io_input_reg_channel_count++; // increase overall channel count
 800203e:	4b08      	ldr	r3, [pc, #32]	@ (8002060 <io_input_reg_add_channel+0x64>)
 8002040:	881b      	ldrh	r3, [r3, #0]
 8002042:	3301      	adds	r3, #1
 8002044:	b29a      	uxth	r2, r3
 8002046:	4b06      	ldr	r3, [pc, #24]	@ (8002060 <io_input_reg_add_channel+0x64>)
 8002048:	801a      	strh	r2, [r3, #0]
 800204a:	e000      	b.n	800204e <io_input_reg_add_channel+0x52>
			return;
 800204c:	bf00      	nop
}
 800204e:	370c      	adds	r7, #12
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr
 8002058:	080020a9 	.word	0x080020a9
 800205c:	2000120e 	.word	0x2000120e
 8002060:	2000120c 	.word	0x2000120c
 8002064:	20000a0c 	.word	0x20000a0c

08002068 <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	4603      	mov	r3, r0
 8002070:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 8002072:	4b0b      	ldr	r3, [pc, #44]	@ (80020a0 <io_input_reg_read+0x38>)
 8002074:	881b      	ldrh	r3, [r3, #0]
 8002076:	88fa      	ldrh	r2, [r7, #6]
 8002078:	429a      	cmp	r2, r3
 800207a:	d20c      	bcs.n	8002096 <io_input_reg_read+0x2e>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context);
 800207c:	88fb      	ldrh	r3, [r7, #6]
 800207e:	4a09      	ldr	r2, [pc, #36]	@ (80020a4 <io_input_reg_read+0x3c>)
 8002080:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002084:	88fb      	ldrh	r3, [r7, #6]
 8002086:	4907      	ldr	r1, [pc, #28]	@ (80020a4 <io_input_reg_read+0x3c>)
 8002088:	00db      	lsls	r3, r3, #3
 800208a:	440b      	add	r3, r1
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	4618      	mov	r0, r3
 8002090:	4790      	blx	r2
 8002092:	4603      	mov	r3, r0
 8002094:	e000      	b.n	8002098 <io_input_reg_read+0x30>
	}
	return 0;
 8002096:	2300      	movs	r3, #0
}
 8002098:	4618      	mov	r0, r3
 800209a:	3708      	adds	r7, #8
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	2000120c 	.word	0x2000120c
 80020a4:	20000a0c 	.word	0x20000a0c

080020a8 <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(uint32_t channel) {
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b08c      	sub	sp, #48	@ 0x30
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
#ifdef HAL_ADC_MODULE_ENABLED
		//ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
		ADC_HandleTypeDef* hadc = &hadc1;
 80020b0:	4b1d      	ldr	r3, [pc, #116]	@ (8002128 <adc_read_func+0x80>)
 80020b2:	62fb      	str	r3, [r7, #44]	@ 0x2c

		// Stop ADC before reconfiguration
    	HAL_ADC_Stop(&hadc1);
 80020b4:	481c      	ldr	r0, [pc, #112]	@ (8002128 <adc_read_func+0x80>)
 80020b6:	f002 fe0b 	bl	8004cd0 <HAL_ADC_Stop>

		// Configure the specified channel
		ADC_ChannelConfTypeDef sConfig = {0};
 80020ba:	f107 030c 	add.w	r3, r7, #12
 80020be:	2220      	movs	r2, #32
 80020c0:	2100      	movs	r1, #0
 80020c2:	4618      	mov	r0, r3
 80020c4:	f00e fe4b 	bl	8010d5e <memset>
		sConfig.Channel = channel;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1; /* !!! WILL NOT WORK WITHOUT !! */
 80020cc:	2306      	movs	r3, #6
 80020ce:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; // Better accuracy
 80020d0:	2304      	movs	r3, #4
 80020d2:	617b      	str	r3, [r7, #20]
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 80020d4:	237f      	movs	r3, #127	@ 0x7f
 80020d6:	61bb      	str	r3, [r7, #24]
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 80020d8:	f107 030c 	add.w	r3, r7, #12
 80020dc:	4619      	mov	r1, r3
 80020de:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80020e0:	f002 ff10 	bl	8004f04 <HAL_ADC_ConfigChannel>

		// Start ADC conversion
		HAL_ADC_Start(hadc);
 80020e4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80020e6:	f002 fd37 	bl	8004b58 <HAL_ADC_Start>

		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 80020ea:	2164      	movs	r1, #100	@ 0x64
 80020ec:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80020ee:	f002 fe23 	bl	8004d38 <HAL_ADC_PollForConversion>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d10f      	bne.n	8002118 <adc_read_func+0x70>
			//HAL_ADC_Stop(hadc);
			// Return the ADC value
			return (HAL_ADC_GetValue(hadc) * 65535) / 4095; // scale 12 bit value to 16 bit value as expected by modbus specifications
 80020f8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80020fa:	f002 fef5 	bl	8004ee8 <HAL_ADC_GetValue>
 80020fe:	4602      	mov	r2, r0
 8002100:	4613      	mov	r3, r2
 8002102:	041b      	lsls	r3, r3, #16
 8002104:	1a9a      	subs	r2, r3, r2
 8002106:	4b09      	ldr	r3, [pc, #36]	@ (800212c <adc_read_func+0x84>)
 8002108:	fba3 1302 	umull	r1, r3, r3, r2
 800210c:	1ad2      	subs	r2, r2, r3
 800210e:	0852      	lsrs	r2, r2, #1
 8002110:	4413      	add	r3, r2
 8002112:	0adb      	lsrs	r3, r3, #11
 8002114:	b29b      	uxth	r3, r3
 8002116:	e003      	b.n	8002120 <adc_read_func+0x78>
		}
		HAL_ADC_Stop(hadc);
 8002118:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800211a:	f002 fdd9 	bl	8004cd0 <HAL_ADC_Stop>
#endif
	return 0;
 800211e:	2300      	movs	r3, #0
}
 8002120:	4618      	mov	r0, r3
 8002122:	3730      	adds	r7, #48	@ 0x30
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}
 8002128:	20001210 	.word	0x20001210
 800212c:	00100101 	.word	0x00100101

08002130 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b09e      	sub	sp, #120	@ 0x78
 8002134:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002136:	f002 f87e 	bl	8004236 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800213a:	f000 f947 	bl	80023cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800213e:	f000 fb4b 	bl	80027d8 <MX_GPIO_Init>
  MX_DMA_Init();
 8002142:	f000 fb17 	bl	8002774 <MX_DMA_Init>
  MX_I2C1_Init();
 8002146:	f000 fa49 	bl	80025dc <MX_I2C1_Init>
  MX_USART1_UART_Init();
 800214a:	f000 fac5 	bl	80026d8 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800214e:	f000 f989 	bl	8002464 <MX_ADC1_Init>
  MX_DAC1_Init();
 8002152:	f000 f9ff 	bl	8002554 <MX_DAC1_Init>
  MX_USB_Device_Init();
 8002156:	f00d fb2b 	bl	800f7b0 <MX_USB_Device_Init>
  MX_SPI1_Init();
 800215a:	f000 fa7f 	bl	800265c <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 800215e:	f00b fe17 	bl	800dd90 <MX_FATFS_Init>
 8002162:	4603      	mov	r3, r0
 8002164:	2b00      	cmp	r3, #0
 8002166:	d001      	beq.n	800216c <main+0x3c>
    Error_Handler();
 8002168:	f000 fbd4 	bl	8002914 <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup();
 800216c:	f7fe ffc8 	bl	8001100 <display_Setup>
	display_Boot();
 8002170:	f7fe ffcc 	bl	800110c <display_Boot>

	// Config
	#define DEBOUNCE_DELAY 50 // milliseconds

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 8002174:	2001      	movs	r0, #1
 8002176:	f000 ffa1 	bl	80030bc <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1
 800217a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800217e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002182:	f001 fe75 	bl	8003e70 <RS485_Setup>

  	// Initialise Devices
  	I2C_Setup(&hi2c1);
 8002186:	4880      	ldr	r0, [pc, #512]	@ (8002388 <main+0x258>)
 8002188:	f7ff fa72 	bl	8001670 <I2C_Setup>
  	INA226_Init(&hi2c1);
 800218c:	487e      	ldr	r0, [pc, #504]	@ (8002388 <main+0x258>)
 800218e:	f7ff fb15 	bl	80017bc <INA226_Init>
  	automation_Init();
 8002192:	f7fe ff7b 	bl	800108c <automation_Init>

  	// Setup Coils [HARDWARE]
  	io_coil_add_channel(GPIOC, DOUT1_Pin);
 8002196:	2110      	movs	r1, #16
 8002198:	487c      	ldr	r0, [pc, #496]	@ (800238c <main+0x25c>)
 800219a:	f7ff fda5 	bl	8001ce8 <io_coil_add_channel>
  	io_coil_add_channel(GPIOB, DOUT2_Pin);
 800219e:	2101      	movs	r1, #1
 80021a0:	487b      	ldr	r0, [pc, #492]	@ (8002390 <main+0x260>)
 80021a2:	f7ff fda1 	bl	8001ce8 <io_coil_add_channel>
  	io_coil_add_channel(GPIOB, DOUT3_Pin);
 80021a6:	2102      	movs	r1, #2
 80021a8:	4879      	ldr	r0, [pc, #484]	@ (8002390 <main+0x260>)
 80021aa:	f7ff fd9d 	bl	8001ce8 <io_coil_add_channel>
  	io_coil_add_channel(GPIOB, DOUT4_Pin);
 80021ae:	2104      	movs	r1, #4
 80021b0:	4877      	ldr	r0, [pc, #476]	@ (8002390 <main+0x260>)
 80021b2:	f7ff fd99 	bl	8001ce8 <io_coil_add_channel>

  	// Setup Discrete Inputs [HARDWARE]
  	gpio_config discrete_in_0 = {GPIOA, GPIO_PIN_2}; // PA2
 80021b6:	4a77      	ldr	r2, [pc, #476]	@ (8002394 <main+0x264>)
 80021b8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80021bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80021c0:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, GPIO_PIN_3}; // PA3
 80021c4:	4a74      	ldr	r2, [pc, #464]	@ (8002398 <main+0x268>)
 80021c6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80021ca:	e892 0003 	ldmia.w	r2, {r0, r1}
 80021ce:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, GPIO_PIN_13}; // PB13
 80021d2:	4a72      	ldr	r2, [pc, #456]	@ (800239c <main+0x26c>)
 80021d4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80021d8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80021dc:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, GPIO_PIN_14}; // PB14
 80021e0:	4a6f      	ldr	r2, [pc, #444]	@ (80023a0 <main+0x270>)
 80021e2:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80021e6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80021ea:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 80021ee:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80021f2:	4619      	mov	r1, r3
 80021f4:	486b      	ldr	r0, [pc, #428]	@ (80023a4 <main+0x274>)
 80021f6:	f7ff fdeb 	bl	8001dd0 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 80021fa:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80021fe:	4619      	mov	r1, r3
 8002200:	4868      	ldr	r0, [pc, #416]	@ (80023a4 <main+0x274>)
 8002202:	f7ff fde5 	bl	8001dd0 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 8002206:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800220a:	4619      	mov	r1, r3
 800220c:	4865      	ldr	r0, [pc, #404]	@ (80023a4 <main+0x274>)
 800220e:	f7ff fddf 	bl	8001dd0 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 8002212:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002216:	4619      	mov	r1, r3
 8002218:	4862      	ldr	r0, [pc, #392]	@ (80023a4 <main+0x274>)
 800221a:	f7ff fdd9 	bl	8001dd0 <io_discrete_in_add_channel>

  	// Setup Holding Registers [HARDWARE]
  	io_holding_reg_add_channel(&hdac1, DAC_CHANNEL_1);
 800221e:	2100      	movs	r1, #0
 8002220:	4861      	ldr	r0, [pc, #388]	@ (80023a8 <main+0x278>)
 8002222:	f7ff fe3f 	bl	8001ea4 <io_holding_reg_add_channel>
  	io_holding_reg_add_channel(&hdac1, DAC_CHANNEL_2);
 8002226:	2110      	movs	r1, #16
 8002228:	485f      	ldr	r0, [pc, #380]	@ (80023a8 <main+0x278>)
 800222a:	f7ff fe3b 	bl	8001ea4 <io_holding_reg_add_channel>


  	// Setup Input register
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_1);
 800222e:	495f      	ldr	r1, [pc, #380]	@ (80023ac <main+0x27c>)
 8002230:	485f      	ldr	r0, [pc, #380]	@ (80023b0 <main+0x280>)
 8002232:	f7ff fee3 	bl	8001ffc <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_2);
 8002236:	495f      	ldr	r1, [pc, #380]	@ (80023b4 <main+0x284>)
 8002238:	485d      	ldr	r0, [pc, #372]	@ (80023b0 <main+0x280>)
 800223a:	f7ff fedf 	bl	8001ffc <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_11);
 800223e:	495e      	ldr	r1, [pc, #376]	@ (80023b8 <main+0x288>)
 8002240:	485b      	ldr	r0, [pc, #364]	@ (80023b0 <main+0x280>)
 8002242:	f7ff fedb 	bl	8001ffc <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_14);
 8002246:	495d      	ldr	r1, [pc, #372]	@ (80023bc <main+0x28c>)
 8002248:	4859      	ldr	r0, [pc, #356]	@ (80023b0 <main+0x280>)
 800224a:	f7ff fed7 	bl	8001ffc <io_input_reg_add_channel>

  	// Hardcoded Status input registers (do not remove)
  	io_input_reg_add_channel(INA226_ReadBusVoltageRaw, &hi2c1);
 800224e:	494e      	ldr	r1, [pc, #312]	@ (8002388 <main+0x258>)
 8002250:	485b      	ldr	r0, [pc, #364]	@ (80023c0 <main+0x290>)
 8002252:	f7ff fed3 	bl	8001ffc <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadCurrentRaw, &hi2c1);
 8002256:	494c      	ldr	r1, [pc, #304]	@ (8002388 <main+0x258>)
 8002258:	485a      	ldr	r0, [pc, #360]	@ (80023c4 <main+0x294>)
 800225a:	f7ff fecf 	bl	8001ffc <io_input_reg_add_channel>


  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 800225e:	2201      	movs	r2, #1
 8002260:	2140      	movs	r1, #64	@ 0x40
 8002262:	484a      	ldr	r0, [pc, #296]	@ (800238c <main+0x25c>)
 8002264:	f004 fcfc 	bl	8006c60 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8002268:	203c      	movs	r0, #60	@ 0x3c
 800226a:	f002 f855 	bl	8004318 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 800226e:	2200      	movs	r2, #0
 8002270:	2140      	movs	r1, #64	@ 0x40
 8002272:	4846      	ldr	r0, [pc, #280]	@ (800238c <main+0x25c>)
 8002274:	f004 fcf4 	bl	8006c60 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8002278:	203c      	movs	r0, #60	@ 0x3c
 800227a:	f002 f84d 	bl	8004318 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 800227e:	2201      	movs	r2, #1
 8002280:	2140      	movs	r1, #64	@ 0x40
 8002282:	4842      	ldr	r0, [pc, #264]	@ (800238c <main+0x25c>)
 8002284:	f004 fcec 	bl	8006c60 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8002288:	203c      	movs	r0, #60	@ 0x3c
 800228a:	f002 f845 	bl	8004318 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 800228e:	2200      	movs	r2, #0
 8002290:	2140      	movs	r1, #64	@ 0x40
 8002292:	483e      	ldr	r0, [pc, #248]	@ (800238c <main+0x25c>)
 8002294:	f004 fce4 	bl	8006c60 <HAL_GPIO_WritePin>

	HAL_Delay(1000);
 8002298:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800229c:	f002 f83c 	bl	8004318 <HAL_Delay>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 80022a0:	f7fe ff5e 	bl	8001160 <display_StatusPage>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	uint8_t btn1status = 0;
 80022a4:	2300      	movs	r3, #0
 80022a6:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	uint32_t lastButtonPress = 0;
 80022aa:	2300      	movs	r3, #0
 80022ac:	673b      	str	r3, [r7, #112]	@ 0x70

	uint32_t loopCounter = 0;
 80022ae:	2300      	movs	r3, #0
 80022b0:	66fb      	str	r3, [r7, #108]	@ 0x6c
	uint32_t lastTimeTick = HAL_GetTick();  // ms
 80022b2:	f002 f825 	bl	8004300 <HAL_GetTick>
 80022b6:	66b8      	str	r0, [r7, #104]	@ 0x68

  while (1)
  {
	  loopCounter++;
 80022b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80022ba:	3301      	adds	r3, #1
 80022bc:	66fb      	str	r3, [r7, #108]	@ 0x6c

	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 80022be:	f001 fed1 	bl	8004064 <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 80022c2:	f001 ff13 	bl	80040ec <RS485_TransmitPendingFrames>
	  /* RS485 Circular Frame Handling END*/

	  /* AUTOMATION BEGIN*/
	  automation_Tick();
 80022c6:	f7fe fef9 	bl	80010bc <automation_Tick>
	  /* AUTOMATION END*/


	  /* CHECK INPUTS BEGIN*/
	  // Check display button
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 80022ca:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80022ce:	482f      	ldr	r0, [pc, #188]	@ (800238c <main+0x25c>)
 80022d0:	f004 fcae 	bl	8006c30 <HAL_GPIO_ReadPin>
 80022d4:	4603      	mov	r3, r0
 80022d6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	  if (btn1 == GPIO_PIN_SET) {
 80022da:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d113      	bne.n	800230a <main+0x1da>
		  if (btn1status == 0 && (HAL_GetTick() - lastButtonPress) > DEBOUNCE_DELAY) {
 80022e2:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d116      	bne.n	8002318 <main+0x1e8>
 80022ea:	f002 f809 	bl	8004300 <HAL_GetTick>
 80022ee:	4602      	mov	r2, r0
 80022f0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80022f2:	1ad3      	subs	r3, r2, r3
 80022f4:	2b32      	cmp	r3, #50	@ 0x32
 80022f6:	d90f      	bls.n	8002318 <main+0x1e8>
			  display_BtnPress();
 80022f8:	f7ff f988 	bl	800160c <display_BtnPress>
			  lastButtonPress = HAL_GetTick();
 80022fc:	f002 f800 	bl	8004300 <HAL_GetTick>
 8002300:	6738      	str	r0, [r7, #112]	@ 0x70
			  btn1status = 1;
 8002302:	2301      	movs	r3, #1
 8002304:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8002308:	e006      	b.n	8002318 <main+0x1e8>
		  }
	  } else if (btn1 == GPIO_PIN_RESET) {
 800230a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800230e:	2b00      	cmp	r3, #0
 8002310:	d102      	bne.n	8002318 <main+0x1e8>
		  btn1status = 0;
 8002312:	2300      	movs	r3, #0
 8002314:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77


	  /* SCHEDULE BEGIN*/

	  // Every second
	  if ((HAL_GetTick() - lastTimeTick) >= 1000 || (HAL_GetTick() < lastTimeTick)) { // wraparound-safe comparison
 8002318:	f001 fff2 	bl	8004300 <HAL_GetTick>
 800231c:	4602      	mov	r2, r0
 800231e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002326:	d205      	bcs.n	8002334 <main+0x204>
 8002328:	f001 ffea 	bl	8004300 <HAL_GetTick>
 800232c:	4602      	mov	r2, r0
 800232e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002330:	4293      	cmp	r3, r2
 8002332:	d916      	bls.n	8002362 <main+0x232>
		  lastTimeTick = HAL_GetTick();
 8002334:	f001 ffe4 	bl	8004300 <HAL_GetTick>
 8002338:	66b8      	str	r0, [r7, #104]	@ 0x68
		  loopCounter = 0;
 800233a:	2300      	movs	r3, #0
 800233c:	66fb      	str	r3, [r7, #108]	@ 0x6c

		  // Update display
		  display_StatusPage();
 800233e:	f7fe ff0f 	bl	8001160 <display_StatusPage>

		  char buf[64];
		  sprintf(buf, "PA3: %d", HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3));
 8002342:	2108      	movs	r1, #8
 8002344:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002348:	f004 fc72 	bl	8006c30 <HAL_GPIO_ReadPin>
 800234c:	4603      	mov	r3, r0
 800234e:	461a      	mov	r2, r3
 8002350:	1d3b      	adds	r3, r7, #4
 8002352:	491d      	ldr	r1, [pc, #116]	@ (80023c8 <main+0x298>)
 8002354:	4618      	mov	r0, r3
 8002356:	f00e fc83 	bl	8010c60 <siprintf>
		  usb_serial_println(buf);
 800235a:	1d3b      	adds	r3, r7, #4
 800235c:	4618      	mov	r0, r3
 800235e:	f000 fe97 	bl	8003090 <usb_serial_println>
	  }

	  // Every 10 seconds since pressing display button, go to main page
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 8002362:	f001 ffcd 	bl	8004300 <HAL_GetTick>
 8002366:	4602      	mov	r2, r0
 8002368:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800236a:	1ad3      	subs	r3, r2, r3
 800236c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002370:	4293      	cmp	r3, r2
 8002372:	d805      	bhi.n	8002380 <main+0x250>
 8002374:	f001 ffc4 	bl	8004300 <HAL_GetTick>
 8002378:	4602      	mov	r2, r0
 800237a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800237c:	4293      	cmp	r3, r2
 800237e:	d99b      	bls.n	80022b8 <main+0x188>
		  display_setPage(0);
 8002380:	2000      	movs	r0, #0
 8002382:	f7ff f95d 	bl	8001640 <display_setPage>
  {
 8002386:	e797      	b.n	80022b8 <main+0x188>
 8002388:	20001290 	.word	0x20001290
 800238c:	48000800 	.word	0x48000800
 8002390:	48000400 	.word	0x48000400
 8002394:	08012fd8 	.word	0x08012fd8
 8002398:	08012fe0 	.word	0x08012fe0
 800239c:	08012fe8 	.word	0x08012fe8
 80023a0:	08012ff0 	.word	0x08012ff0
 80023a4:	08001e7d 	.word	0x08001e7d
 80023a8:	2000127c 	.word	0x2000127c
 80023ac:	04300002 	.word	0x04300002
 80023b0:	080020a9 	.word	0x080020a9
 80023b4:	08600004 	.word	0x08600004
 80023b8:	2e300800 	.word	0x2e300800
 80023bc:	3ac04000 	.word	0x3ac04000
 80023c0:	080017f5 	.word	0x080017f5
 80023c4:	08001835 	.word	0x08001835
 80023c8:	08012fd0 	.word	0x08012fd0

080023cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b094      	sub	sp, #80	@ 0x50
 80023d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80023d2:	f107 0318 	add.w	r3, r7, #24
 80023d6:	2238      	movs	r2, #56	@ 0x38
 80023d8:	2100      	movs	r1, #0
 80023da:	4618      	mov	r0, r3
 80023dc:	f00e fcbf 	bl	8010d5e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80023e0:	1d3b      	adds	r3, r7, #4
 80023e2:	2200      	movs	r2, #0
 80023e4:	601a      	str	r2, [r3, #0]
 80023e6:	605a      	str	r2, [r3, #4]
 80023e8:	609a      	str	r2, [r3, #8]
 80023ea:	60da      	str	r2, [r3, #12]
 80023ec:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80023ee:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80023f2:	f007 f89d 	bl	8009530 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80023f6:	2302      	movs	r3, #2
 80023f8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80023fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80023fe:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002400:	2340      	movs	r3, #64	@ 0x40
 8002402:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002404:	2302      	movs	r3, #2
 8002406:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002408:	2302      	movs	r3, #2
 800240a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800240c:	2301      	movs	r3, #1
 800240e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 8002410:	230c      	movs	r3, #12
 8002412:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002414:	2302      	movs	r3, #2
 8002416:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8002418:	2304      	movs	r3, #4
 800241a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800241c:	2302      	movs	r3, #2
 800241e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002420:	f107 0318 	add.w	r3, r7, #24
 8002424:	4618      	mov	r0, r3
 8002426:	f007 f937 	bl	8009698 <HAL_RCC_OscConfig>
 800242a:	4603      	mov	r3, r0
 800242c:	2b00      	cmp	r3, #0
 800242e:	d001      	beq.n	8002434 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8002430:	f000 fa70 	bl	8002914 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002434:	230f      	movs	r3, #15
 8002436:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002438:	2301      	movs	r3, #1
 800243a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800243c:	2300      	movs	r3, #0
 800243e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002440:	2300      	movs	r3, #0
 8002442:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002444:	2300      	movs	r3, #0
 8002446:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002448:	1d3b      	adds	r3, r7, #4
 800244a:	2100      	movs	r1, #0
 800244c:	4618      	mov	r0, r3
 800244e:	f007 fc35 	bl	8009cbc <HAL_RCC_ClockConfig>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d001      	beq.n	800245c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002458:	f000 fa5c 	bl	8002914 <Error_Handler>
  }
}
 800245c:	bf00      	nop
 800245e:	3750      	adds	r7, #80	@ 0x50
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}

08002464 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b08c      	sub	sp, #48	@ 0x30
 8002468:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800246a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800246e:	2200      	movs	r2, #0
 8002470:	601a      	str	r2, [r3, #0]
 8002472:	605a      	str	r2, [r3, #4]
 8002474:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002476:	1d3b      	adds	r3, r7, #4
 8002478:	2220      	movs	r2, #32
 800247a:	2100      	movs	r1, #0
 800247c:	4618      	mov	r0, r3
 800247e:	f00e fc6e 	bl	8010d5e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002482:	4b32      	ldr	r3, [pc, #200]	@ (800254c <MX_ADC1_Init+0xe8>)
 8002484:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002488:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800248a:	4b30      	ldr	r3, [pc, #192]	@ (800254c <MX_ADC1_Init+0xe8>)
 800248c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002490:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002492:	4b2e      	ldr	r3, [pc, #184]	@ (800254c <MX_ADC1_Init+0xe8>)
 8002494:	2200      	movs	r2, #0
 8002496:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002498:	4b2c      	ldr	r3, [pc, #176]	@ (800254c <MX_ADC1_Init+0xe8>)
 800249a:	2200      	movs	r2, #0
 800249c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800249e:	4b2b      	ldr	r3, [pc, #172]	@ (800254c <MX_ADC1_Init+0xe8>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80024a4:	4b29      	ldr	r3, [pc, #164]	@ (800254c <MX_ADC1_Init+0xe8>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80024aa:	4b28      	ldr	r3, [pc, #160]	@ (800254c <MX_ADC1_Init+0xe8>)
 80024ac:	2204      	movs	r2, #4
 80024ae:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80024b0:	4b26      	ldr	r3, [pc, #152]	@ (800254c <MX_ADC1_Init+0xe8>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80024b6:	4b25      	ldr	r3, [pc, #148]	@ (800254c <MX_ADC1_Init+0xe8>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80024bc:	4b23      	ldr	r3, [pc, #140]	@ (800254c <MX_ADC1_Init+0xe8>)
 80024be:	2201      	movs	r2, #1
 80024c0:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80024c2:	4b22      	ldr	r3, [pc, #136]	@ (800254c <MX_ADC1_Init+0xe8>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80024ca:	4b20      	ldr	r3, [pc, #128]	@ (800254c <MX_ADC1_Init+0xe8>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80024d0:	4b1e      	ldr	r3, [pc, #120]	@ (800254c <MX_ADC1_Init+0xe8>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80024d6:	4b1d      	ldr	r3, [pc, #116]	@ (800254c <MX_ADC1_Init+0xe8>)
 80024d8:	2200      	movs	r2, #0
 80024da:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80024de:	4b1b      	ldr	r3, [pc, #108]	@ (800254c <MX_ADC1_Init+0xe8>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80024e4:	4b19      	ldr	r3, [pc, #100]	@ (800254c <MX_ADC1_Init+0xe8>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80024ec:	4817      	ldr	r0, [pc, #92]	@ (800254c <MX_ADC1_Init+0xe8>)
 80024ee:	f002 f9af 	bl	8004850 <HAL_ADC_Init>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d001      	beq.n	80024fc <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80024f8:	f000 fa0c 	bl	8002914 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80024fc:	2300      	movs	r3, #0
 80024fe:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002500:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002504:	4619      	mov	r1, r3
 8002506:	4811      	ldr	r0, [pc, #68]	@ (800254c <MX_ADC1_Init+0xe8>)
 8002508:	f003 fab4 	bl	8005a74 <HAL_ADCEx_MultiModeConfigChannel>
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	d001      	beq.n	8002516 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8002512:	f000 f9ff 	bl	8002914 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002516:	4b0e      	ldr	r3, [pc, #56]	@ (8002550 <MX_ADC1_Init+0xec>)
 8002518:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800251a:	2306      	movs	r3, #6
 800251c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800251e:	2300      	movs	r3, #0
 8002520:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002522:	237f      	movs	r3, #127	@ 0x7f
 8002524:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002526:	2304      	movs	r3, #4
 8002528:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800252a:	2300      	movs	r3, #0
 800252c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800252e:	1d3b      	adds	r3, r7, #4
 8002530:	4619      	mov	r1, r3
 8002532:	4806      	ldr	r0, [pc, #24]	@ (800254c <MX_ADC1_Init+0xe8>)
 8002534:	f002 fce6 	bl	8004f04 <HAL_ADC_ConfigChannel>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800253e:	f000 f9e9 	bl	8002914 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002542:	bf00      	nop
 8002544:	3730      	adds	r7, #48	@ 0x30
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	20001210 	.word	0x20001210
 8002550:	04300002 	.word	0x04300002

08002554 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b08c      	sub	sp, #48	@ 0x30
 8002558:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800255a:	463b      	mov	r3, r7
 800255c:	2230      	movs	r2, #48	@ 0x30
 800255e:	2100      	movs	r1, #0
 8002560:	4618      	mov	r0, r3
 8002562:	f00e fbfc 	bl	8010d5e <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8002566:	4b1b      	ldr	r3, [pc, #108]	@ (80025d4 <MX_DAC1_Init+0x80>)
 8002568:	4a1b      	ldr	r2, [pc, #108]	@ (80025d8 <MX_DAC1_Init+0x84>)
 800256a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800256c:	4819      	ldr	r0, [pc, #100]	@ (80025d4 <MX_DAC1_Init+0x80>)
 800256e:	f003 fc34 	bl	8005dda <HAL_DAC_Init>
 8002572:	4603      	mov	r3, r0
 8002574:	2b00      	cmp	r3, #0
 8002576:	d001      	beq.n	800257c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8002578:	f000 f9cc 	bl	8002914 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 800257c:	2302      	movs	r3, #2
 800257e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8002580:	2300      	movs	r3, #0
 8002582:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8002584:	2300      	movs	r3, #0
 8002586:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8002588:	2300      	movs	r3, #0
 800258a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800258c:	2300      	movs	r3, #0
 800258e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8002590:	2300      	movs	r3, #0
 8002592:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002594:	2300      	movs	r3, #0
 8002596:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8002598:	2301      	movs	r3, #1
 800259a:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800259c:	2300      	movs	r3, #0
 800259e:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80025a0:	463b      	mov	r3, r7
 80025a2:	2200      	movs	r2, #0
 80025a4:	4619      	mov	r1, r3
 80025a6:	480b      	ldr	r0, [pc, #44]	@ (80025d4 <MX_DAC1_Init+0x80>)
 80025a8:	f003 fcd4 	bl	8005f54 <HAL_DAC_ConfigChannel>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 80025b2:	f000 f9af 	bl	8002914 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80025b6:	463b      	mov	r3, r7
 80025b8:	2210      	movs	r2, #16
 80025ba:	4619      	mov	r1, r3
 80025bc:	4805      	ldr	r0, [pc, #20]	@ (80025d4 <MX_DAC1_Init+0x80>)
 80025be:	f003 fcc9 	bl	8005f54 <HAL_DAC_ConfigChannel>
 80025c2:	4603      	mov	r3, r0
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d001      	beq.n	80025cc <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 80025c8:	f000 f9a4 	bl	8002914 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80025cc:	bf00      	nop
 80025ce:	3730      	adds	r7, #48	@ 0x30
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd80      	pop	{r7, pc}
 80025d4:	2000127c 	.word	0x2000127c
 80025d8:	50000800 	.word	0x50000800

080025dc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80025e0:	4b1b      	ldr	r3, [pc, #108]	@ (8002650 <MX_I2C1_Init+0x74>)
 80025e2:	4a1c      	ldr	r2, [pc, #112]	@ (8002654 <MX_I2C1_Init+0x78>)
 80025e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 80025e6:	4b1a      	ldr	r3, [pc, #104]	@ (8002650 <MX_I2C1_Init+0x74>)
 80025e8:	4a1b      	ldr	r2, [pc, #108]	@ (8002658 <MX_I2C1_Init+0x7c>)
 80025ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80025ec:	4b18      	ldr	r3, [pc, #96]	@ (8002650 <MX_I2C1_Init+0x74>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80025f2:	4b17      	ldr	r3, [pc, #92]	@ (8002650 <MX_I2C1_Init+0x74>)
 80025f4:	2201      	movs	r2, #1
 80025f6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80025f8:	4b15      	ldr	r3, [pc, #84]	@ (8002650 <MX_I2C1_Init+0x74>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80025fe:	4b14      	ldr	r3, [pc, #80]	@ (8002650 <MX_I2C1_Init+0x74>)
 8002600:	2200      	movs	r2, #0
 8002602:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002604:	4b12      	ldr	r3, [pc, #72]	@ (8002650 <MX_I2C1_Init+0x74>)
 8002606:	2200      	movs	r2, #0
 8002608:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800260a:	4b11      	ldr	r3, [pc, #68]	@ (8002650 <MX_I2C1_Init+0x74>)
 800260c:	2200      	movs	r2, #0
 800260e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002610:	4b0f      	ldr	r3, [pc, #60]	@ (8002650 <MX_I2C1_Init+0x74>)
 8002612:	2200      	movs	r2, #0
 8002614:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002616:	480e      	ldr	r0, [pc, #56]	@ (8002650 <MX_I2C1_Init+0x74>)
 8002618:	f004 fb3a 	bl	8006c90 <HAL_I2C_Init>
 800261c:	4603      	mov	r3, r0
 800261e:	2b00      	cmp	r3, #0
 8002620:	d001      	beq.n	8002626 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002622:	f000 f977 	bl	8002914 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002626:	2100      	movs	r1, #0
 8002628:	4809      	ldr	r0, [pc, #36]	@ (8002650 <MX_I2C1_Init+0x74>)
 800262a:	f005 f9e9 	bl	8007a00 <HAL_I2CEx_ConfigAnalogFilter>
 800262e:	4603      	mov	r3, r0
 8002630:	2b00      	cmp	r3, #0
 8002632:	d001      	beq.n	8002638 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002634:	f000 f96e 	bl	8002914 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002638:	2100      	movs	r1, #0
 800263a:	4805      	ldr	r0, [pc, #20]	@ (8002650 <MX_I2C1_Init+0x74>)
 800263c:	f005 fa2b 	bl	8007a96 <HAL_I2CEx_ConfigDigitalFilter>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d001      	beq.n	800264a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002646:	f000 f965 	bl	8002914 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800264a:	bf00      	nop
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	20001290 	.word	0x20001290
 8002654:	40005400 	.word	0x40005400
 8002658:	00300617 	.word	0x00300617

0800265c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002660:	4b1b      	ldr	r3, [pc, #108]	@ (80026d0 <MX_SPI1_Init+0x74>)
 8002662:	4a1c      	ldr	r2, [pc, #112]	@ (80026d4 <MX_SPI1_Init+0x78>)
 8002664:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002666:	4b1a      	ldr	r3, [pc, #104]	@ (80026d0 <MX_SPI1_Init+0x74>)
 8002668:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800266c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800266e:	4b18      	ldr	r3, [pc, #96]	@ (80026d0 <MX_SPI1_Init+0x74>)
 8002670:	2200      	movs	r2, #0
 8002672:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8002674:	4b16      	ldr	r3, [pc, #88]	@ (80026d0 <MX_SPI1_Init+0x74>)
 8002676:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800267a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800267c:	4b14      	ldr	r3, [pc, #80]	@ (80026d0 <MX_SPI1_Init+0x74>)
 800267e:	2200      	movs	r2, #0
 8002680:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002682:	4b13      	ldr	r3, [pc, #76]	@ (80026d0 <MX_SPI1_Init+0x74>)
 8002684:	2200      	movs	r2, #0
 8002686:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002688:	4b11      	ldr	r3, [pc, #68]	@ (80026d0 <MX_SPI1_Init+0x74>)
 800268a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800268e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002690:	4b0f      	ldr	r3, [pc, #60]	@ (80026d0 <MX_SPI1_Init+0x74>)
 8002692:	2200      	movs	r2, #0
 8002694:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002696:	4b0e      	ldr	r3, [pc, #56]	@ (80026d0 <MX_SPI1_Init+0x74>)
 8002698:	2200      	movs	r2, #0
 800269a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800269c:	4b0c      	ldr	r3, [pc, #48]	@ (80026d0 <MX_SPI1_Init+0x74>)
 800269e:	2200      	movs	r2, #0
 80026a0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80026a2:	4b0b      	ldr	r3, [pc, #44]	@ (80026d0 <MX_SPI1_Init+0x74>)
 80026a4:	2200      	movs	r2, #0
 80026a6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80026a8:	4b09      	ldr	r3, [pc, #36]	@ (80026d0 <MX_SPI1_Init+0x74>)
 80026aa:	2207      	movs	r2, #7
 80026ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80026ae:	4b08      	ldr	r3, [pc, #32]	@ (80026d0 <MX_SPI1_Init+0x74>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80026b4:	4b06      	ldr	r3, [pc, #24]	@ (80026d0 <MX_SPI1_Init+0x74>)
 80026b6:	2208      	movs	r2, #8
 80026b8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80026ba:	4805      	ldr	r0, [pc, #20]	@ (80026d0 <MX_SPI1_Init+0x74>)
 80026bc:	f007 ff0a 	bl	800a4d4 <HAL_SPI_Init>
 80026c0:	4603      	mov	r3, r0
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d001      	beq.n	80026ca <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80026c6:	f000 f925 	bl	8002914 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80026ca:	bf00      	nop
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	200012e4 	.word	0x200012e4
 80026d4:	40013000 	.word	0x40013000

080026d8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80026dc:	4b23      	ldr	r3, [pc, #140]	@ (800276c <MX_USART1_UART_Init+0x94>)
 80026de:	4a24      	ldr	r2, [pc, #144]	@ (8002770 <MX_USART1_UART_Init+0x98>)
 80026e0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80026e2:	4b22      	ldr	r3, [pc, #136]	@ (800276c <MX_USART1_UART_Init+0x94>)
 80026e4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80026e8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80026ea:	4b20      	ldr	r3, [pc, #128]	@ (800276c <MX_USART1_UART_Init+0x94>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 80026f0:	4b1e      	ldr	r3, [pc, #120]	@ (800276c <MX_USART1_UART_Init+0x94>)
 80026f2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80026f6:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80026f8:	4b1c      	ldr	r3, [pc, #112]	@ (800276c <MX_USART1_UART_Init+0x94>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80026fe:	4b1b      	ldr	r3, [pc, #108]	@ (800276c <MX_USART1_UART_Init+0x94>)
 8002700:	220c      	movs	r2, #12
 8002702:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002704:	4b19      	ldr	r3, [pc, #100]	@ (800276c <MX_USART1_UART_Init+0x94>)
 8002706:	2200      	movs	r2, #0
 8002708:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800270a:	4b18      	ldr	r3, [pc, #96]	@ (800276c <MX_USART1_UART_Init+0x94>)
 800270c:	2200      	movs	r2, #0
 800270e:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002710:	4b16      	ldr	r3, [pc, #88]	@ (800276c <MX_USART1_UART_Init+0x94>)
 8002712:	2200      	movs	r2, #0
 8002714:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002716:	4b15      	ldr	r3, [pc, #84]	@ (800276c <MX_USART1_UART_Init+0x94>)
 8002718:	2200      	movs	r2, #0
 800271a:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800271c:	4b13      	ldr	r3, [pc, #76]	@ (800276c <MX_USART1_UART_Init+0x94>)
 800271e:	2200      	movs	r2, #0
 8002720:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002722:	4812      	ldr	r0, [pc, #72]	@ (800276c <MX_USART1_UART_Init+0x94>)
 8002724:	f007 ff81 	bl	800a62a <HAL_UART_Init>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 800272e:	f000 f8f1 	bl	8002914 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002732:	2100      	movs	r1, #0
 8002734:	480d      	ldr	r0, [pc, #52]	@ (800276c <MX_USART1_UART_Init+0x94>)
 8002736:	f009 fb74 	bl	800be22 <HAL_UARTEx_SetTxFifoThreshold>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	d001      	beq.n	8002744 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8002740:	f000 f8e8 	bl	8002914 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002744:	2100      	movs	r1, #0
 8002746:	4809      	ldr	r0, [pc, #36]	@ (800276c <MX_USART1_UART_Init+0x94>)
 8002748:	f009 fba9 	bl	800be9e <HAL_UARTEx_SetRxFifoThreshold>
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d001      	beq.n	8002756 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8002752:	f000 f8df 	bl	8002914 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002756:	4805      	ldr	r0, [pc, #20]	@ (800276c <MX_USART1_UART_Init+0x94>)
 8002758:	f009 fb2a 	bl	800bdb0 <HAL_UARTEx_DisableFifoMode>
 800275c:	4603      	mov	r3, r0
 800275e:	2b00      	cmp	r3, #0
 8002760:	d001      	beq.n	8002766 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8002762:	f000 f8d7 	bl	8002914 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002766:	bf00      	nop
 8002768:	bd80      	pop	{r7, pc}
 800276a:	bf00      	nop
 800276c:	20001348 	.word	0x20001348
 8002770:	40013800 	.word	0x40013800

08002774 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b082      	sub	sp, #8
 8002778:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800277a:	4b16      	ldr	r3, [pc, #88]	@ (80027d4 <MX_DMA_Init+0x60>)
 800277c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800277e:	4a15      	ldr	r2, [pc, #84]	@ (80027d4 <MX_DMA_Init+0x60>)
 8002780:	f043 0304 	orr.w	r3, r3, #4
 8002784:	6493      	str	r3, [r2, #72]	@ 0x48
 8002786:	4b13      	ldr	r3, [pc, #76]	@ (80027d4 <MX_DMA_Init+0x60>)
 8002788:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800278a:	f003 0304 	and.w	r3, r3, #4
 800278e:	607b      	str	r3, [r7, #4]
 8002790:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002792:	4b10      	ldr	r3, [pc, #64]	@ (80027d4 <MX_DMA_Init+0x60>)
 8002794:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002796:	4a0f      	ldr	r2, [pc, #60]	@ (80027d4 <MX_DMA_Init+0x60>)
 8002798:	f043 0301 	orr.w	r3, r3, #1
 800279c:	6493      	str	r3, [r2, #72]	@ 0x48
 800279e:	4b0d      	ldr	r3, [pc, #52]	@ (80027d4 <MX_DMA_Init+0x60>)
 80027a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027a2:	f003 0301 	and.w	r3, r3, #1
 80027a6:	603b      	str	r3, [r7, #0]
 80027a8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80027aa:	2200      	movs	r2, #0
 80027ac:	2100      	movs	r1, #0
 80027ae:	200b      	movs	r0, #11
 80027b0:	f003 fadf 	bl	8005d72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80027b4:	200b      	movs	r0, #11
 80027b6:	f003 faf6 	bl	8005da6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80027ba:	2200      	movs	r2, #0
 80027bc:	2100      	movs	r1, #0
 80027be:	200c      	movs	r0, #12
 80027c0:	f003 fad7 	bl	8005d72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80027c4:	200c      	movs	r0, #12
 80027c6:	f003 faee 	bl	8005da6 <HAL_NVIC_EnableIRQ>

}
 80027ca:	bf00      	nop
 80027cc:	3708      	adds	r7, #8
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	40021000 	.word	0x40021000

080027d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b088      	sub	sp, #32
 80027dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027de:	f107 030c 	add.w	r3, r7, #12
 80027e2:	2200      	movs	r2, #0
 80027e4:	601a      	str	r2, [r3, #0]
 80027e6:	605a      	str	r2, [r3, #4]
 80027e8:	609a      	str	r2, [r3, #8]
 80027ea:	60da      	str	r2, [r3, #12]
 80027ec:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027ee:	4b46      	ldr	r3, [pc, #280]	@ (8002908 <MX_GPIO_Init+0x130>)
 80027f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027f2:	4a45      	ldr	r2, [pc, #276]	@ (8002908 <MX_GPIO_Init+0x130>)
 80027f4:	f043 0304 	orr.w	r3, r3, #4
 80027f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80027fa:	4b43      	ldr	r3, [pc, #268]	@ (8002908 <MX_GPIO_Init+0x130>)
 80027fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027fe:	f003 0304 	and.w	r3, r3, #4
 8002802:	60bb      	str	r3, [r7, #8]
 8002804:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002806:	4b40      	ldr	r3, [pc, #256]	@ (8002908 <MX_GPIO_Init+0x130>)
 8002808:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800280a:	4a3f      	ldr	r2, [pc, #252]	@ (8002908 <MX_GPIO_Init+0x130>)
 800280c:	f043 0301 	orr.w	r3, r3, #1
 8002810:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002812:	4b3d      	ldr	r3, [pc, #244]	@ (8002908 <MX_GPIO_Init+0x130>)
 8002814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002816:	f003 0301 	and.w	r3, r3, #1
 800281a:	607b      	str	r3, [r7, #4]
 800281c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800281e:	4b3a      	ldr	r3, [pc, #232]	@ (8002908 <MX_GPIO_Init+0x130>)
 8002820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002822:	4a39      	ldr	r2, [pc, #228]	@ (8002908 <MX_GPIO_Init+0x130>)
 8002824:	f043 0302 	orr.w	r3, r3, #2
 8002828:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800282a:	4b37      	ldr	r3, [pc, #220]	@ (8002908 <MX_GPIO_Init+0x130>)
 800282c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800282e:	f003 0302 	and.w	r3, r3, #2
 8002832:	603b      	str	r3, [r7, #0]
 8002834:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin, GPIO_PIN_RESET);
 8002836:	2200      	movs	r2, #0
 8002838:	2150      	movs	r1, #80	@ 0x50
 800283a:	4834      	ldr	r0, [pc, #208]	@ (800290c <MX_GPIO_Init+0x134>)
 800283c:	f004 fa10 	bl	8006c60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 8002840:	2200      	movs	r2, #0
 8002842:	2107      	movs	r1, #7
 8002844:	4832      	ldr	r0, [pc, #200]	@ (8002910 <MX_GPIO_Init+0x138>)
 8002846:	f004 fa0b 	bl	8006c60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS485_DIR_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 800284a:	2200      	movs	r2, #0
 800284c:	f44f 4182 	mov.w	r1, #16640	@ 0x4100
 8002850:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002854:	f004 fa04 	bl	8006c60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 8002858:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800285c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800285e:	2300      	movs	r3, #0
 8002860:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002862:	2302      	movs	r3, #2
 8002864:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8002866:	f107 030c 	add.w	r3, r7, #12
 800286a:	4619      	mov	r1, r3
 800286c:	4827      	ldr	r0, [pc, #156]	@ (800290c <MX_GPIO_Init+0x134>)
 800286e:	f004 f85d 	bl	800692c <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin BTN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin|BTN2_Pin;
 8002872:	f242 030c 	movw	r3, #8204	@ 0x200c
 8002876:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002878:	2300      	movs	r3, #0
 800287a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800287c:	2300      	movs	r3, #0
 800287e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002880:	f107 030c 	add.w	r3, r7, #12
 8002884:	4619      	mov	r1, r3
 8002886:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800288a:	f004 f84f 	bl	800692c <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin;
 800288e:	2350      	movs	r3, #80	@ 0x50
 8002890:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002892:	2301      	movs	r3, #1
 8002894:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002896:	2300      	movs	r3, #0
 8002898:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800289a:	2300      	movs	r3, #0
 800289c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800289e:	f107 030c 	add.w	r3, r7, #12
 80028a2:	4619      	mov	r1, r3
 80028a4:	4819      	ldr	r0, [pc, #100]	@ (800290c <MX_GPIO_Init+0x134>)
 80028a6:	f004 f841 	bl	800692c <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 80028aa:	2307      	movs	r3, #7
 80028ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028ae:	2301      	movs	r3, #1
 80028b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b2:	2300      	movs	r3, #0
 80028b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028b6:	2300      	movs	r3, #0
 80028b8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028ba:	f107 030c 	add.w	r3, r7, #12
 80028be:	4619      	mov	r1, r3
 80028c0:	4813      	ldr	r0, [pc, #76]	@ (8002910 <MX_GPIO_Init+0x138>)
 80028c2:	f004 f833 	bl	800692c <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin;
 80028c6:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80028ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028cc:	2300      	movs	r3, #0
 80028ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028d0:	2300      	movs	r3, #0
 80028d2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028d4:	f107 030c 	add.w	r3, r7, #12
 80028d8:	4619      	mov	r1, r3
 80028da:	480d      	ldr	r0, [pc, #52]	@ (8002910 <MX_GPIO_Init+0x138>)
 80028dc:	f004 f826 	bl	800692c <HAL_GPIO_Init>

  /*Configure GPIO pins : RS485_DIR_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin|SD_CS_Pin;
 80028e0:	f44f 4382 	mov.w	r3, #16640	@ 0x4100
 80028e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028e6:	2301      	movs	r3, #1
 80028e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ea:	2300      	movs	r3, #0
 80028ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ee:	2300      	movs	r3, #0
 80028f0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028f2:	f107 030c 	add.w	r3, r7, #12
 80028f6:	4619      	mov	r1, r3
 80028f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028fc:	f004 f816 	bl	800692c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002900:	bf00      	nop
 8002902:	3720      	adds	r7, #32
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}
 8002908:	40021000 	.word	0x40021000
 800290c:	48000800 	.word	0x48000800
 8002910:	48000400 	.word	0x48000400

08002914 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002914:	b480      	push	{r7}
 8002916:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002918:	b672      	cpsid	i
}
 800291a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800291c:	bf00      	nop
 800291e:	e7fd      	b.n	800291c <Error_Handler+0x8>

08002920 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b082      	sub	sp, #8
 8002924:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002926:	4b0f      	ldr	r3, [pc, #60]	@ (8002964 <HAL_MspInit+0x44>)
 8002928:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800292a:	4a0e      	ldr	r2, [pc, #56]	@ (8002964 <HAL_MspInit+0x44>)
 800292c:	f043 0301 	orr.w	r3, r3, #1
 8002930:	6613      	str	r3, [r2, #96]	@ 0x60
 8002932:	4b0c      	ldr	r3, [pc, #48]	@ (8002964 <HAL_MspInit+0x44>)
 8002934:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002936:	f003 0301 	and.w	r3, r3, #1
 800293a:	607b      	str	r3, [r7, #4]
 800293c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800293e:	4b09      	ldr	r3, [pc, #36]	@ (8002964 <HAL_MspInit+0x44>)
 8002940:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002942:	4a08      	ldr	r2, [pc, #32]	@ (8002964 <HAL_MspInit+0x44>)
 8002944:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002948:	6593      	str	r3, [r2, #88]	@ 0x58
 800294a:	4b06      	ldr	r3, [pc, #24]	@ (8002964 <HAL_MspInit+0x44>)
 800294c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800294e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002952:	603b      	str	r3, [r7, #0]
 8002954:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002956:	f006 fe8f 	bl	8009678 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800295a:	bf00      	nop
 800295c:	3708      	adds	r7, #8
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	40021000 	.word	0x40021000

08002968 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b09c      	sub	sp, #112	@ 0x70
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002970:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002974:	2200      	movs	r2, #0
 8002976:	601a      	str	r2, [r3, #0]
 8002978:	605a      	str	r2, [r3, #4]
 800297a:	609a      	str	r2, [r3, #8]
 800297c:	60da      	str	r2, [r3, #12]
 800297e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002980:	f107 0318 	add.w	r3, r7, #24
 8002984:	2244      	movs	r2, #68	@ 0x44
 8002986:	2100      	movs	r1, #0
 8002988:	4618      	mov	r0, r3
 800298a:	f00e f9e8 	bl	8010d5e <memset>
  if(hadc->Instance==ADC1)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002996:	d14d      	bne.n	8002a34 <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002998:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800299c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800299e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80029a2:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80029a4:	f107 0318 	add.w	r3, r7, #24
 80029a8:	4618      	mov	r0, r3
 80029aa:	f007 fba3 	bl	800a0f4 <HAL_RCCEx_PeriphCLKConfig>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d001      	beq.n	80029b8 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80029b4:	f7ff ffae 	bl	8002914 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80029b8:	4b20      	ldr	r3, [pc, #128]	@ (8002a3c <HAL_ADC_MspInit+0xd4>)
 80029ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029bc:	4a1f      	ldr	r2, [pc, #124]	@ (8002a3c <HAL_ADC_MspInit+0xd4>)
 80029be:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80029c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80029c4:	4b1d      	ldr	r3, [pc, #116]	@ (8002a3c <HAL_ADC_MspInit+0xd4>)
 80029c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80029cc:	617b      	str	r3, [r7, #20]
 80029ce:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029d0:	4b1a      	ldr	r3, [pc, #104]	@ (8002a3c <HAL_ADC_MspInit+0xd4>)
 80029d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029d4:	4a19      	ldr	r2, [pc, #100]	@ (8002a3c <HAL_ADC_MspInit+0xd4>)
 80029d6:	f043 0301 	orr.w	r3, r3, #1
 80029da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80029dc:	4b17      	ldr	r3, [pc, #92]	@ (8002a3c <HAL_ADC_MspInit+0xd4>)
 80029de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029e0:	f003 0301 	and.w	r3, r3, #1
 80029e4:	613b      	str	r3, [r7, #16]
 80029e6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029e8:	4b14      	ldr	r3, [pc, #80]	@ (8002a3c <HAL_ADC_MspInit+0xd4>)
 80029ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029ec:	4a13      	ldr	r2, [pc, #76]	@ (8002a3c <HAL_ADC_MspInit+0xd4>)
 80029ee:	f043 0302 	orr.w	r3, r3, #2
 80029f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80029f4:	4b11      	ldr	r3, [pc, #68]	@ (8002a3c <HAL_ADC_MspInit+0xd4>)
 80029f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029f8:	f003 0302 	and.w	r3, r3, #2
 80029fc:	60fb      	str	r3, [r7, #12]
 80029fe:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 8002a00:	2303      	movs	r3, #3
 8002a02:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a04:	2303      	movs	r3, #3
 8002a06:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a0c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002a10:	4619      	mov	r1, r3
 8002a12:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a16:	f003 ff89 	bl	800692c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN4_Pin|AIN3_Pin;
 8002a1a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002a1e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a20:	2303      	movs	r3, #3
 8002a22:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a24:	2300      	movs	r3, #0
 8002a26:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a28:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	4804      	ldr	r0, [pc, #16]	@ (8002a40 <HAL_ADC_MspInit+0xd8>)
 8002a30:	f003 ff7c 	bl	800692c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002a34:	bf00      	nop
 8002a36:	3770      	adds	r7, #112	@ 0x70
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	40021000 	.word	0x40021000
 8002a40:	48000400 	.word	0x48000400

08002a44 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b08a      	sub	sp, #40	@ 0x28
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a4c:	f107 0314 	add.w	r3, r7, #20
 8002a50:	2200      	movs	r2, #0
 8002a52:	601a      	str	r2, [r3, #0]
 8002a54:	605a      	str	r2, [r3, #4]
 8002a56:	609a      	str	r2, [r3, #8]
 8002a58:	60da      	str	r2, [r3, #12]
 8002a5a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a15      	ldr	r2, [pc, #84]	@ (8002ab8 <HAL_DAC_MspInit+0x74>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d124      	bne.n	8002ab0 <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8002a66:	4b15      	ldr	r3, [pc, #84]	@ (8002abc <HAL_DAC_MspInit+0x78>)
 8002a68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a6a:	4a14      	ldr	r2, [pc, #80]	@ (8002abc <HAL_DAC_MspInit+0x78>)
 8002a6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a72:	4b12      	ldr	r3, [pc, #72]	@ (8002abc <HAL_DAC_MspInit+0x78>)
 8002a74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a7a:	613b      	str	r3, [r7, #16]
 8002a7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a7e:	4b0f      	ldr	r3, [pc, #60]	@ (8002abc <HAL_DAC_MspInit+0x78>)
 8002a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a82:	4a0e      	ldr	r2, [pc, #56]	@ (8002abc <HAL_DAC_MspInit+0x78>)
 8002a84:	f043 0301 	orr.w	r3, r3, #1
 8002a88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a8a:	4b0c      	ldr	r3, [pc, #48]	@ (8002abc <HAL_DAC_MspInit+0x78>)
 8002a8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a8e:	f003 0301 	and.w	r3, r3, #1
 8002a92:	60fb      	str	r3, [r7, #12]
 8002a94:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 8002a96:	2330      	movs	r3, #48	@ 0x30
 8002a98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a9a:	2303      	movs	r3, #3
 8002a9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002aa2:	f107 0314 	add.w	r3, r7, #20
 8002aa6:	4619      	mov	r1, r3
 8002aa8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002aac:	f003 ff3e 	bl	800692c <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8002ab0:	bf00      	nop
 8002ab2:	3728      	adds	r7, #40	@ 0x28
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	50000800 	.word	0x50000800
 8002abc:	40021000 	.word	0x40021000

08002ac0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b09c      	sub	sp, #112	@ 0x70
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ac8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002acc:	2200      	movs	r2, #0
 8002ace:	601a      	str	r2, [r3, #0]
 8002ad0:	605a      	str	r2, [r3, #4]
 8002ad2:	609a      	str	r2, [r3, #8]
 8002ad4:	60da      	str	r2, [r3, #12]
 8002ad6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ad8:	f107 0318 	add.w	r3, r7, #24
 8002adc:	2244      	movs	r2, #68	@ 0x44
 8002ade:	2100      	movs	r1, #0
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f00e f93c 	bl	8010d5e <memset>
  if(hi2c->Instance==I2C1)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a2d      	ldr	r2, [pc, #180]	@ (8002ba0 <HAL_I2C_MspInit+0xe0>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d153      	bne.n	8002b98 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002af0:	2340      	movs	r3, #64	@ 0x40
 8002af2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002af4:	2300      	movs	r3, #0
 8002af6:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002af8:	f107 0318 	add.w	r3, r7, #24
 8002afc:	4618      	mov	r0, r3
 8002afe:	f007 faf9 	bl	800a0f4 <HAL_RCCEx_PeriphCLKConfig>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d001      	beq.n	8002b0c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002b08:	f7ff ff04 	bl	8002914 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b0c:	4b25      	ldr	r3, [pc, #148]	@ (8002ba4 <HAL_I2C_MspInit+0xe4>)
 8002b0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b10:	4a24      	ldr	r2, [pc, #144]	@ (8002ba4 <HAL_I2C_MspInit+0xe4>)
 8002b12:	f043 0301 	orr.w	r3, r3, #1
 8002b16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b18:	4b22      	ldr	r3, [pc, #136]	@ (8002ba4 <HAL_I2C_MspInit+0xe4>)
 8002b1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b1c:	f003 0301 	and.w	r3, r3, #1
 8002b20:	617b      	str	r3, [r7, #20]
 8002b22:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b24:	4b1f      	ldr	r3, [pc, #124]	@ (8002ba4 <HAL_I2C_MspInit+0xe4>)
 8002b26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b28:	4a1e      	ldr	r2, [pc, #120]	@ (8002ba4 <HAL_I2C_MspInit+0xe4>)
 8002b2a:	f043 0302 	orr.w	r3, r3, #2
 8002b2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b30:	4b1c      	ldr	r3, [pc, #112]	@ (8002ba4 <HAL_I2C_MspInit+0xe4>)
 8002b32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b34:	f003 0302 	and.w	r3, r3, #2
 8002b38:	613b      	str	r3, [r7, #16]
 8002b3a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002b3c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002b40:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b42:	2312      	movs	r3, #18
 8002b44:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b46:	2300      	movs	r3, #0
 8002b48:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002b4e:	2304      	movs	r3, #4
 8002b50:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b52:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002b56:	4619      	mov	r1, r3
 8002b58:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b5c:	f003 fee6 	bl	800692c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002b60:	2380      	movs	r3, #128	@ 0x80
 8002b62:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b64:	2312      	movs	r3, #18
 8002b66:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002b70:	2304      	movs	r3, #4
 8002b72:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b74:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002b78:	4619      	mov	r1, r3
 8002b7a:	480b      	ldr	r0, [pc, #44]	@ (8002ba8 <HAL_I2C_MspInit+0xe8>)
 8002b7c:	f003 fed6 	bl	800692c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002b80:	4b08      	ldr	r3, [pc, #32]	@ (8002ba4 <HAL_I2C_MspInit+0xe4>)
 8002b82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b84:	4a07      	ldr	r2, [pc, #28]	@ (8002ba4 <HAL_I2C_MspInit+0xe4>)
 8002b86:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002b8a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b8c:	4b05      	ldr	r3, [pc, #20]	@ (8002ba4 <HAL_I2C_MspInit+0xe4>)
 8002b8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b90:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b94:	60fb      	str	r3, [r7, #12]
 8002b96:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002b98:	bf00      	nop
 8002b9a:	3770      	adds	r7, #112	@ 0x70
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}
 8002ba0:	40005400 	.word	0x40005400
 8002ba4:	40021000 	.word	0x40021000
 8002ba8:	48000400 	.word	0x48000400

08002bac <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b08a      	sub	sp, #40	@ 0x28
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bb4:	f107 0314 	add.w	r3, r7, #20
 8002bb8:	2200      	movs	r2, #0
 8002bba:	601a      	str	r2, [r3, #0]
 8002bbc:	605a      	str	r2, [r3, #4]
 8002bbe:	609a      	str	r2, [r3, #8]
 8002bc0:	60da      	str	r2, [r3, #12]
 8002bc2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a25      	ldr	r2, [pc, #148]	@ (8002c60 <HAL_SPI_MspInit+0xb4>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d144      	bne.n	8002c58 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002bce:	4b25      	ldr	r3, [pc, #148]	@ (8002c64 <HAL_SPI_MspInit+0xb8>)
 8002bd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bd2:	4a24      	ldr	r2, [pc, #144]	@ (8002c64 <HAL_SPI_MspInit+0xb8>)
 8002bd4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002bd8:	6613      	str	r3, [r2, #96]	@ 0x60
 8002bda:	4b22      	ldr	r3, [pc, #136]	@ (8002c64 <HAL_SPI_MspInit+0xb8>)
 8002bdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bde:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002be2:	613b      	str	r3, [r7, #16]
 8002be4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002be6:	4b1f      	ldr	r3, [pc, #124]	@ (8002c64 <HAL_SPI_MspInit+0xb8>)
 8002be8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bea:	4a1e      	ldr	r2, [pc, #120]	@ (8002c64 <HAL_SPI_MspInit+0xb8>)
 8002bec:	f043 0301 	orr.w	r3, r3, #1
 8002bf0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002bf2:	4b1c      	ldr	r3, [pc, #112]	@ (8002c64 <HAL_SPI_MspInit+0xb8>)
 8002bf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bf6:	f003 0301 	and.w	r3, r3, #1
 8002bfa:	60fb      	str	r3, [r7, #12]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bfe:	4b19      	ldr	r3, [pc, #100]	@ (8002c64 <HAL_SPI_MspInit+0xb8>)
 8002c00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c02:	4a18      	ldr	r2, [pc, #96]	@ (8002c64 <HAL_SPI_MspInit+0xb8>)
 8002c04:	f043 0302 	orr.w	r3, r3, #2
 8002c08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c0a:	4b16      	ldr	r3, [pc, #88]	@ (8002c64 <HAL_SPI_MspInit+0xb8>)
 8002c0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c0e:	f003 0302 	and.w	r3, r3, #2
 8002c12:	60bb      	str	r3, [r7, #8]
 8002c14:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002c16:	23c0      	movs	r3, #192	@ 0xc0
 8002c18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c1a:	2302      	movs	r3, #2
 8002c1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c22:	2300      	movs	r3, #0
 8002c24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002c26:	2305      	movs	r3, #5
 8002c28:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c2a:	f107 0314 	add.w	r3, r7, #20
 8002c2e:	4619      	mov	r1, r3
 8002c30:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c34:	f003 fe7a 	bl	800692c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002c38:	2308      	movs	r3, #8
 8002c3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c3c:	2302      	movs	r3, #2
 8002c3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c40:	2300      	movs	r3, #0
 8002c42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c44:	2300      	movs	r3, #0
 8002c46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002c48:	2305      	movs	r3, #5
 8002c4a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c4c:	f107 0314 	add.w	r3, r7, #20
 8002c50:	4619      	mov	r1, r3
 8002c52:	4805      	ldr	r0, [pc, #20]	@ (8002c68 <HAL_SPI_MspInit+0xbc>)
 8002c54:	f003 fe6a 	bl	800692c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002c58:	bf00      	nop
 8002c5a:	3728      	adds	r7, #40	@ 0x28
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}
 8002c60:	40013000 	.word	0x40013000
 8002c64:	40021000 	.word	0x40021000
 8002c68:	48000400 	.word	0x48000400

08002c6c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b09a      	sub	sp, #104	@ 0x68
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c74:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002c78:	2200      	movs	r2, #0
 8002c7a:	601a      	str	r2, [r3, #0]
 8002c7c:	605a      	str	r2, [r3, #4]
 8002c7e:	609a      	str	r2, [r3, #8]
 8002c80:	60da      	str	r2, [r3, #12]
 8002c82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002c84:	f107 0310 	add.w	r3, r7, #16
 8002c88:	2244      	movs	r2, #68	@ 0x44
 8002c8a:	2100      	movs	r1, #0
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f00e f866 	bl	8010d5e <memset>
  if(huart->Instance==USART1)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a4d      	ldr	r2, [pc, #308]	@ (8002dcc <HAL_UART_MspInit+0x160>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	f040 8093 	bne.w	8002dc4 <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ca6:	f107 0310 	add.w	r3, r7, #16
 8002caa:	4618      	mov	r0, r3
 8002cac:	f007 fa22 	bl	800a0f4 <HAL_RCCEx_PeriphCLKConfig>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d001      	beq.n	8002cba <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002cb6:	f7ff fe2d 	bl	8002914 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002cba:	4b45      	ldr	r3, [pc, #276]	@ (8002dd0 <HAL_UART_MspInit+0x164>)
 8002cbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cbe:	4a44      	ldr	r2, [pc, #272]	@ (8002dd0 <HAL_UART_MspInit+0x164>)
 8002cc0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002cc4:	6613      	str	r3, [r2, #96]	@ 0x60
 8002cc6:	4b42      	ldr	r3, [pc, #264]	@ (8002dd0 <HAL_UART_MspInit+0x164>)
 8002cc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cce:	60fb      	str	r3, [r7, #12]
 8002cd0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cd2:	4b3f      	ldr	r3, [pc, #252]	@ (8002dd0 <HAL_UART_MspInit+0x164>)
 8002cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cd6:	4a3e      	ldr	r2, [pc, #248]	@ (8002dd0 <HAL_UART_MspInit+0x164>)
 8002cd8:	f043 0301 	orr.w	r3, r3, #1
 8002cdc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002cde:	4b3c      	ldr	r3, [pc, #240]	@ (8002dd0 <HAL_UART_MspInit+0x164>)
 8002ce0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ce2:	f003 0301 	and.w	r3, r3, #1
 8002ce6:	60bb      	str	r3, [r7, #8]
 8002ce8:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 8002cea:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002cee:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cf0:	2302      	movs	r3, #2
 8002cf2:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002cfc:	2307      	movs	r3, #7
 8002cfe:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d00:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002d04:	4619      	mov	r1, r3
 8002d06:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d0a:	f003 fe0f 	bl	800692c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8002d0e:	4b31      	ldr	r3, [pc, #196]	@ (8002dd4 <HAL_UART_MspInit+0x168>)
 8002d10:	4a31      	ldr	r2, [pc, #196]	@ (8002dd8 <HAL_UART_MspInit+0x16c>)
 8002d12:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8002d14:	4b2f      	ldr	r3, [pc, #188]	@ (8002dd4 <HAL_UART_MspInit+0x168>)
 8002d16:	2218      	movs	r2, #24
 8002d18:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d1a:	4b2e      	ldr	r3, [pc, #184]	@ (8002dd4 <HAL_UART_MspInit+0x168>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d20:	4b2c      	ldr	r3, [pc, #176]	@ (8002dd4 <HAL_UART_MspInit+0x168>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002d26:	4b2b      	ldr	r3, [pc, #172]	@ (8002dd4 <HAL_UART_MspInit+0x168>)
 8002d28:	2280      	movs	r2, #128	@ 0x80
 8002d2a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d2c:	4b29      	ldr	r3, [pc, #164]	@ (8002dd4 <HAL_UART_MspInit+0x168>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d32:	4b28      	ldr	r3, [pc, #160]	@ (8002dd4 <HAL_UART_MspInit+0x168>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002d38:	4b26      	ldr	r3, [pc, #152]	@ (8002dd4 <HAL_UART_MspInit+0x168>)
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002d3e:	4b25      	ldr	r3, [pc, #148]	@ (8002dd4 <HAL_UART_MspInit+0x168>)
 8002d40:	2200      	movs	r2, #0
 8002d42:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002d44:	4823      	ldr	r0, [pc, #140]	@ (8002dd4 <HAL_UART_MspInit+0x168>)
 8002d46:	f003 fabf 	bl	80062c8 <HAL_DMA_Init>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d001      	beq.n	8002d54 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8002d50:	f7ff fde0 	bl	8002914 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	4a1f      	ldr	r2, [pc, #124]	@ (8002dd4 <HAL_UART_MspInit+0x168>)
 8002d58:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002d5c:	4a1d      	ldr	r2, [pc, #116]	@ (8002dd4 <HAL_UART_MspInit+0x168>)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8002d62:	4b1e      	ldr	r3, [pc, #120]	@ (8002ddc <HAL_UART_MspInit+0x170>)
 8002d64:	4a1e      	ldr	r2, [pc, #120]	@ (8002de0 <HAL_UART_MspInit+0x174>)
 8002d66:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8002d68:	4b1c      	ldr	r3, [pc, #112]	@ (8002ddc <HAL_UART_MspInit+0x170>)
 8002d6a:	2219      	movs	r2, #25
 8002d6c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002d6e:	4b1b      	ldr	r3, [pc, #108]	@ (8002ddc <HAL_UART_MspInit+0x170>)
 8002d70:	2210      	movs	r2, #16
 8002d72:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d74:	4b19      	ldr	r3, [pc, #100]	@ (8002ddc <HAL_UART_MspInit+0x170>)
 8002d76:	2200      	movs	r2, #0
 8002d78:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002d7a:	4b18      	ldr	r3, [pc, #96]	@ (8002ddc <HAL_UART_MspInit+0x170>)
 8002d7c:	2280      	movs	r2, #128	@ 0x80
 8002d7e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d80:	4b16      	ldr	r3, [pc, #88]	@ (8002ddc <HAL_UART_MspInit+0x170>)
 8002d82:	2200      	movs	r2, #0
 8002d84:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d86:	4b15      	ldr	r3, [pc, #84]	@ (8002ddc <HAL_UART_MspInit+0x170>)
 8002d88:	2200      	movs	r2, #0
 8002d8a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002d8c:	4b13      	ldr	r3, [pc, #76]	@ (8002ddc <HAL_UART_MspInit+0x170>)
 8002d8e:	2200      	movs	r2, #0
 8002d90:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002d92:	4b12      	ldr	r3, [pc, #72]	@ (8002ddc <HAL_UART_MspInit+0x170>)
 8002d94:	2200      	movs	r2, #0
 8002d96:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002d98:	4810      	ldr	r0, [pc, #64]	@ (8002ddc <HAL_UART_MspInit+0x170>)
 8002d9a:	f003 fa95 	bl	80062c8 <HAL_DMA_Init>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d001      	beq.n	8002da8 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8002da4:	f7ff fdb6 	bl	8002914 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	4a0c      	ldr	r2, [pc, #48]	@ (8002ddc <HAL_UART_MspInit+0x170>)
 8002dac:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002dae:	4a0b      	ldr	r2, [pc, #44]	@ (8002ddc <HAL_UART_MspInit+0x170>)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002db4:	2200      	movs	r2, #0
 8002db6:	2100      	movs	r1, #0
 8002db8:	2025      	movs	r0, #37	@ 0x25
 8002dba:	f002 ffda 	bl	8005d72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002dbe:	2025      	movs	r0, #37	@ 0x25
 8002dc0:	f002 fff1 	bl	8005da6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002dc4:	bf00      	nop
 8002dc6:	3768      	adds	r7, #104	@ 0x68
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}
 8002dcc:	40013800 	.word	0x40013800
 8002dd0:	40021000 	.word	0x40021000
 8002dd4:	200013dc 	.word	0x200013dc
 8002dd8:	40020008 	.word	0x40020008
 8002ddc:	2000143c 	.word	0x2000143c
 8002de0:	4002001c 	.word	0x4002001c

08002de4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002de4:	b480      	push	{r7}
 8002de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002de8:	bf00      	nop
 8002dea:	e7fd      	b.n	8002de8 <NMI_Handler+0x4>

08002dec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002dec:	b480      	push	{r7}
 8002dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002df0:	bf00      	nop
 8002df2:	e7fd      	b.n	8002df0 <HardFault_Handler+0x4>

08002df4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002df4:	b480      	push	{r7}
 8002df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002df8:	bf00      	nop
 8002dfa:	e7fd      	b.n	8002df8 <MemManage_Handler+0x4>

08002dfc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e00:	bf00      	nop
 8002e02:	e7fd      	b.n	8002e00 <BusFault_Handler+0x4>

08002e04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e04:	b480      	push	{r7}
 8002e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e08:	bf00      	nop
 8002e0a:	e7fd      	b.n	8002e08 <UsageFault_Handler+0x4>

08002e0c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e10:	bf00      	nop
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr

08002e1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e1a:	b480      	push	{r7}
 8002e1c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e1e:	bf00      	nop
 8002e20:	46bd      	mov	sp, r7
 8002e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e26:	4770      	bx	lr

08002e28 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e2c:	bf00      	nop
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e34:	4770      	bx	lr

08002e36 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e36:	b580      	push	{r7, lr}
 8002e38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e3a:	f001 fa4f 	bl	80042dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e3e:	bf00      	nop
 8002e40:	bd80      	pop	{r7, pc}
	...

08002e44 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002e48:	4802      	ldr	r0, [pc, #8]	@ (8002e54 <DMA1_Channel1_IRQHandler+0x10>)
 8002e4a:	f003 fc20 	bl	800668e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002e4e:	bf00      	nop
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	bf00      	nop
 8002e54:	200013dc 	.word	0x200013dc

08002e58 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002e5c:	4802      	ldr	r0, [pc, #8]	@ (8002e68 <DMA1_Channel2_IRQHandler+0x10>)
 8002e5e:	f003 fc16 	bl	800668e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002e62:	bf00      	nop
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	2000143c 	.word	0x2000143c

08002e6c <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8002e70:	4802      	ldr	r0, [pc, #8]	@ (8002e7c <USB_LP_IRQHandler+0x10>)
 8002e72:	f004 ff4c 	bl	8007d0e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8002e76:	bf00      	nop
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	200033bc 	.word	0x200033bc

08002e80 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002e84:	480c      	ldr	r0, [pc, #48]	@ (8002eb8 <USART1_IRQHandler+0x38>)
 8002e86:	f007 fca1 	bl	800a7cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 8002e8a:	4b0b      	ldr	r3, [pc, #44]	@ (8002eb8 <USART1_IRQHandler+0x38>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	69db      	ldr	r3, [r3, #28]
 8002e90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e94:	2b40      	cmp	r3, #64	@ 0x40
 8002e96:	d10d      	bne.n	8002eb4 <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 8002e98:	4b07      	ldr	r3, [pc, #28]	@ (8002eb8 <USART1_IRQHandler+0x38>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	2240      	movs	r2, #64	@ 0x40
 8002e9e:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8002ea0:	4b05      	ldr	r3, [pc, #20]	@ (8002eb8 <USART1_IRQHandler+0x38>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	4b04      	ldr	r3, [pc, #16]	@ (8002eb8 <USART1_IRQHandler+0x38>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002eae:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 8002eb0:	f001 f8ba 	bl	8004028 <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 8002eb4:	bf00      	nop
 8002eb6:	bd80      	pop	{r7, pc}
 8002eb8:	20001348 	.word	0x20001348

08002ebc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0
  return 1;
 8002ec0:	2301      	movs	r3, #1
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eca:	4770      	bx	lr

08002ecc <_kill>:

int _kill(int pid, int sig)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b082      	sub	sp, #8
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
 8002ed4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002ed6:	f00d ff95 	bl	8010e04 <__errno>
 8002eda:	4603      	mov	r3, r0
 8002edc:	2216      	movs	r2, #22
 8002ede:	601a      	str	r2, [r3, #0]
  return -1;
 8002ee0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	3708      	adds	r7, #8
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}

08002eec <_exit>:

void _exit (int status)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b082      	sub	sp, #8
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002ef4:	f04f 31ff 	mov.w	r1, #4294967295
 8002ef8:	6878      	ldr	r0, [r7, #4]
 8002efa:	f7ff ffe7 	bl	8002ecc <_kill>
  while (1) {}    /* Make sure we hang here */
 8002efe:	bf00      	nop
 8002f00:	e7fd      	b.n	8002efe <_exit+0x12>

08002f02 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f02:	b580      	push	{r7, lr}
 8002f04:	b086      	sub	sp, #24
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	60f8      	str	r0, [r7, #12]
 8002f0a:	60b9      	str	r1, [r7, #8]
 8002f0c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f0e:	2300      	movs	r3, #0
 8002f10:	617b      	str	r3, [r7, #20]
 8002f12:	e00a      	b.n	8002f2a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002f14:	f3af 8000 	nop.w
 8002f18:	4601      	mov	r1, r0
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	1c5a      	adds	r2, r3, #1
 8002f1e:	60ba      	str	r2, [r7, #8]
 8002f20:	b2ca      	uxtb	r2, r1
 8002f22:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f24:	697b      	ldr	r3, [r7, #20]
 8002f26:	3301      	adds	r3, #1
 8002f28:	617b      	str	r3, [r7, #20]
 8002f2a:	697a      	ldr	r2, [r7, #20]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	429a      	cmp	r2, r3
 8002f30:	dbf0      	blt.n	8002f14 <_read+0x12>
  }

  return len;
 8002f32:	687b      	ldr	r3, [r7, #4]
}
 8002f34:	4618      	mov	r0, r3
 8002f36:	3718      	adds	r7, #24
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}

08002f3c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b086      	sub	sp, #24
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	60f8      	str	r0, [r7, #12]
 8002f44:	60b9      	str	r1, [r7, #8]
 8002f46:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f48:	2300      	movs	r3, #0
 8002f4a:	617b      	str	r3, [r7, #20]
 8002f4c:	e009      	b.n	8002f62 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	1c5a      	adds	r2, r3, #1
 8002f52:	60ba      	str	r2, [r7, #8]
 8002f54:	781b      	ldrb	r3, [r3, #0]
 8002f56:	4618      	mov	r0, r3
 8002f58:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	3301      	adds	r3, #1
 8002f60:	617b      	str	r3, [r7, #20]
 8002f62:	697a      	ldr	r2, [r7, #20]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	429a      	cmp	r2, r3
 8002f68:	dbf1      	blt.n	8002f4e <_write+0x12>
  }
  return len;
 8002f6a:	687b      	ldr	r3, [r7, #4]
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3718      	adds	r7, #24
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}

08002f74 <_close>:

int _close(int file)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b083      	sub	sp, #12
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002f7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	370c      	adds	r7, #12
 8002f84:	46bd      	mov	sp, r7
 8002f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8a:	4770      	bx	lr

08002f8c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b083      	sub	sp, #12
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
 8002f94:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002f9c:	605a      	str	r2, [r3, #4]
  return 0;
 8002f9e:	2300      	movs	r3, #0
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	370c      	adds	r7, #12
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002faa:	4770      	bx	lr

08002fac <_isatty>:

int _isatty(int file)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b083      	sub	sp, #12
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002fb4:	2301      	movs	r3, #1
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	370c      	adds	r7, #12
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr

08002fc2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002fc2:	b480      	push	{r7}
 8002fc4:	b085      	sub	sp, #20
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	60f8      	str	r0, [r7, #12]
 8002fca:	60b9      	str	r1, [r7, #8]
 8002fcc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002fce:	2300      	movs	r3, #0
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	3714      	adds	r7, #20
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr

08002fdc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b086      	sub	sp, #24
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002fe4:	4a14      	ldr	r2, [pc, #80]	@ (8003038 <_sbrk+0x5c>)
 8002fe6:	4b15      	ldr	r3, [pc, #84]	@ (800303c <_sbrk+0x60>)
 8002fe8:	1ad3      	subs	r3, r2, r3
 8002fea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ff0:	4b13      	ldr	r3, [pc, #76]	@ (8003040 <_sbrk+0x64>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d102      	bne.n	8002ffe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ff8:	4b11      	ldr	r3, [pc, #68]	@ (8003040 <_sbrk+0x64>)
 8002ffa:	4a12      	ldr	r2, [pc, #72]	@ (8003044 <_sbrk+0x68>)
 8002ffc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ffe:	4b10      	ldr	r3, [pc, #64]	@ (8003040 <_sbrk+0x64>)
 8003000:	681a      	ldr	r2, [r3, #0]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	4413      	add	r3, r2
 8003006:	693a      	ldr	r2, [r7, #16]
 8003008:	429a      	cmp	r2, r3
 800300a:	d207      	bcs.n	800301c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800300c:	f00d fefa 	bl	8010e04 <__errno>
 8003010:	4603      	mov	r3, r0
 8003012:	220c      	movs	r2, #12
 8003014:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003016:	f04f 33ff 	mov.w	r3, #4294967295
 800301a:	e009      	b.n	8003030 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800301c:	4b08      	ldr	r3, [pc, #32]	@ (8003040 <_sbrk+0x64>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003022:	4b07      	ldr	r3, [pc, #28]	@ (8003040 <_sbrk+0x64>)
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	4413      	add	r3, r2
 800302a:	4a05      	ldr	r2, [pc, #20]	@ (8003040 <_sbrk+0x64>)
 800302c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800302e:	68fb      	ldr	r3, [r7, #12]
}
 8003030:	4618      	mov	r0, r3
 8003032:	3718      	adds	r7, #24
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}
 8003038:	20008000 	.word	0x20008000
 800303c:	00000400 	.word	0x00000400
 8003040:	2000149c 	.word	0x2000149c
 8003044:	20003a08 	.word	0x20003a08

08003048 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003048:	b480      	push	{r7}
 800304a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800304c:	4b06      	ldr	r3, [pc, #24]	@ (8003068 <SystemInit+0x20>)
 800304e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003052:	4a05      	ldr	r2, [pc, #20]	@ (8003068 <SystemInit+0x20>)
 8003054:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003058:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800305c:	bf00      	nop
 800305e:	46bd      	mov	sp, r7
 8003060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003064:	4770      	bx	lr
 8003066:	bf00      	nop
 8003068:	e000ed00 	.word	0xe000ed00

0800306c <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 800306c:	b580      	push	{r7, lr}
 800306e:	b084      	sub	sp, #16
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 8003074:	6878      	ldr	r0, [r7, #4]
 8003076:	f7fd f923 	bl	80002c0 <strlen>
 800307a:	4603      	mov	r3, r0
 800307c:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 800307e:	89fb      	ldrh	r3, [r7, #14]
 8003080:	4619      	mov	r1, r3
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	f00c fc52 	bl	800f92c <CDC_Transmit_FS>
}
 8003088:	bf00      	nop
 800308a:	3710      	adds	r7, #16
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}

08003090 <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 8003090:	b580      	push	{r7, lr}
 8003092:	b0a2      	sub	sp, #136	@ 0x88
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 8003098:	f107 0008 	add.w	r0, r7, #8
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	4a06      	ldr	r2, [pc, #24]	@ (80030b8 <usb_serial_println+0x28>)
 80030a0:	2180      	movs	r1, #128	@ 0x80
 80030a2:	f00d fda7 	bl	8010bf4 <sniprintf>
	usb_serial_print(buffer);
 80030a6:	f107 0308 	add.w	r3, r7, #8
 80030aa:	4618      	mov	r0, r3
 80030ac:	f7ff ffde 	bl	800306c <usb_serial_print>
}
 80030b0:	bf00      	nop
 80030b2:	3788      	adds	r7, #136	@ 0x88
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}
 80030b8:	08012ff8 	.word	0x08012ff8

080030bc <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 80030bc:	b480      	push	{r7}
 80030be:	b083      	sub	sp, #12
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	4603      	mov	r3, r0
 80030c4:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 80030c6:	4a04      	ldr	r2, [pc, #16]	@ (80030d8 <modbus_Setup+0x1c>)
 80030c8:	79fb      	ldrb	r3, [r7, #7]
 80030ca:	7013      	strb	r3, [r2, #0]
}
 80030cc:	bf00      	nop
 80030ce:	370c      	adds	r7, #12
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr
 80030d8:	200014a0 	.word	0x200014a0

080030dc <modbus_handle_frame>:

// Handle a full received modbus frame
void modbus_handle_frame(uint8_t* frame, uint16_t len) {
 80030dc:	b590      	push	{r4, r7, lr}
 80030de:	b0e5      	sub	sp, #404	@ 0x194
 80030e0:	af04      	add	r7, sp, #16
 80030e2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80030e6:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80030ea:	6018      	str	r0, [r3, #0]
 80030ec:	460a      	mov	r2, r1
 80030ee:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80030f2:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80030f6:	801a      	strh	r2, [r3, #0]
	//debug
	static char debug_msg[256];
	snprintf(debug_msg, sizeof(debug_msg), "DEBUG: Frame len = %u, First four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
 80030f8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80030fc:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003100:	881a      	ldrh	r2, [r3, #0]
 8003102:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003106:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	781b      	ldrb	r3, [r3, #0]
 800310e:	4619      	mov	r1, r3
 8003110:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003114:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	3301      	adds	r3, #1
 800311c:	781b      	ldrb	r3, [r3, #0]
 800311e:	4618      	mov	r0, r3
 8003120:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003124:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	3302      	adds	r3, #2
 800312c:	781b      	ldrb	r3, [r3, #0]
 800312e:	461c      	mov	r4, r3
 8003130:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003134:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	3303      	adds	r3, #3
 800313c:	781b      	ldrb	r3, [r3, #0]
 800313e:	9303      	str	r3, [sp, #12]
 8003140:	9402      	str	r4, [sp, #8]
 8003142:	9001      	str	r0, [sp, #4]
 8003144:	9100      	str	r1, [sp, #0]
 8003146:	4613      	mov	r3, r2
 8003148:	4ab2      	ldr	r2, [pc, #712]	@ (8003414 <modbus_handle_frame+0x338>)
 800314a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800314e:	48b2      	ldr	r0, [pc, #712]	@ (8003418 <modbus_handle_frame+0x33c>)
 8003150:	f00d fd50 	bl	8010bf4 <sniprintf>
	CDC_Transmit_FS((uint8_t*)debug_msg, strlen(debug_msg));
 8003154:	48b0      	ldr	r0, [pc, #704]	@ (8003418 <modbus_handle_frame+0x33c>)
 8003156:	f7fd f8b3 	bl	80002c0 <strlen>
 800315a:	4603      	mov	r3, r0
 800315c:	b29b      	uxth	r3, r3
 800315e:	4619      	mov	r1, r3
 8003160:	48ad      	ldr	r0, [pc, #692]	@ (8003418 <modbus_handle_frame+0x33c>)
 8003162:	f00c fbe3 	bl	800f92c <CDC_Transmit_FS>

	if (len < 6) return;
 8003166:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800316a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800316e:	881b      	ldrh	r3, [r3, #0]
 8003170:	2b05      	cmp	r3, #5
 8003172:	f240 85a1 	bls.w	8003cb8 <modbus_handle_frame+0xbdc>

	uint8_t address = frame[0];
 8003176:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800317a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	781b      	ldrb	r3, [r3, #0]
 8003182:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 8003186:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800318a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	785b      	ldrb	r3, [r3, #1]
 8003192:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 8003196:	4ba1      	ldr	r3, [pc, #644]	@ (800341c <modbus_handle_frame+0x340>)
 8003198:	781b      	ldrb	r3, [r3, #0]
 800319a:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 800319e:	429a      	cmp	r2, r3
 80031a0:	f040 858c 	bne.w	8003cbc <modbus_handle_frame+0xbe0>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 80031a4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80031a8:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80031ac:	881b      	ldrh	r3, [r3, #0]
 80031ae:	3b01      	subs	r3, #1
 80031b0:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 80031b4:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80031b8:	6812      	ldr	r2, [r2, #0]
 80031ba:	4413      	add	r3, r2
 80031bc:	781b      	ldrb	r3, [r3, #0]
 80031be:	b21b      	sxth	r3, r3
 80031c0:	021b      	lsls	r3, r3, #8
 80031c2:	b21a      	sxth	r2, r3
 80031c4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80031c8:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80031cc:	881b      	ldrh	r3, [r3, #0]
 80031ce:	3b02      	subs	r3, #2
 80031d0:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 80031d4:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 80031d8:	6809      	ldr	r1, [r1, #0]
 80031da:	440b      	add	r3, r1
 80031dc:	781b      	ldrb	r3, [r3, #0]
 80031de:	b21b      	sxth	r3, r3
 80031e0:	4313      	orrs	r3, r2
 80031e2:	b21b      	sxth	r3, r3
 80031e4:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 80031e8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80031ec:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80031f0:	881b      	ldrh	r3, [r3, #0]
 80031f2:	3b02      	subs	r3, #2
 80031f4:	b29a      	uxth	r2, r3
 80031f6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80031fa:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80031fe:	4611      	mov	r1, r2
 8003200:	6818      	ldr	r0, [r3, #0]
 8003202:	f000 fd65 	bl	8003cd0 <modbus_crc16>
 8003206:	4603      	mov	r3, r0
 8003208:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
	//static char debug_crc[256];
	//snprintf(debug_crc, sizeof(debug_crc), "DEBUG: Received CRC = 0x%02X, Calculated CRC = 0x%02X\r\n", received_crc, calculated_crc);
	//CDC_Transmit_FS((uint8_t*)debug_crc, strlen(debug_crc));

	if (received_crc != calculated_crc) {
 800320c:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 8003210:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 8003214:	429a      	cmp	r2, r3
 8003216:	f040 8553 	bne.w	8003cc0 <modbus_handle_frame+0xbe4>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 800321a:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 800321e:	3b01      	subs	r3, #1
 8003220:	2b0f      	cmp	r3, #15
 8003222:	f200 8540 	bhi.w	8003ca6 <modbus_handle_frame+0xbca>
 8003226:	a201      	add	r2, pc, #4	@ (adr r2, 800322c <modbus_handle_frame+0x150>)
 8003228:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800322c:	0800326d 	.word	0x0800326d
 8003230:	08003425 	.word	0x08003425
 8003234:	080035c9 	.word	0x080035c9
 8003238:	08003733 	.word	0x08003733
 800323c:	080038ad 	.word	0x080038ad
 8003240:	08003959 	.word	0x08003959
 8003244:	08003ca7 	.word	0x08003ca7
 8003248:	08003ca7 	.word	0x08003ca7
 800324c:	08003ca7 	.word	0x08003ca7
 8003250:	08003ca7 	.word	0x08003ca7
 8003254:	08003ca7 	.word	0x08003ca7
 8003258:	08003ca7 	.word	0x08003ca7
 800325c:	08003ca7 	.word	0x08003ca7
 8003260:	08003ca7 	.word	0x08003ca7
 8003264:	080039f1 	.word	0x080039f1
 8003268:	08003b65 	.word	0x08003b65
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 800326c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003270:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	3302      	adds	r3, #2
 8003278:	781b      	ldrb	r3, [r3, #0]
 800327a:	b21b      	sxth	r3, r3
 800327c:	021b      	lsls	r3, r3, #8
 800327e:	b21a      	sxth	r2, r3
 8003280:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003284:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	3303      	adds	r3, #3
 800328c:	781b      	ldrb	r3, [r3, #0]
 800328e:	b21b      	sxth	r3, r3
 8003290:	4313      	orrs	r3, r2
 8003292:	b21b      	sxth	r3, r3
 8003294:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8003298:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800329c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	3304      	adds	r3, #4
 80032a4:	781b      	ldrb	r3, [r3, #0]
 80032a6:	b21b      	sxth	r3, r3
 80032a8:	021b      	lsls	r3, r3, #8
 80032aa:	b21a      	sxth	r2, r3
 80032ac:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80032b0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	3305      	adds	r3, #5
 80032b8:	781b      	ldrb	r3, [r3, #0]
 80032ba:	b21b      	sxth	r3, r3
 80032bc:	4313      	orrs	r3, r2
 80032be:	b21b      	sxth	r3, r3
 80032c0:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 80032c4:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d003      	beq.n	80032d4 <modbus_handle_frame+0x1f8>
 80032cc:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80032d0:	2b04      	cmp	r3, #4
 80032d2:	d909      	bls.n	80032e8 <modbus_handle_frame+0x20c>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80032d4:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80032d8:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80032dc:	2203      	movs	r2, #3
 80032de:	4618      	mov	r0, r3
 80032e0:	f000 fd5e 	bl	8003da0 <send_exception>
				return;
 80032e4:	f000 bced 	b.w	8003cc2 <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 80032e8:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 80032ec:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80032f0:	4413      	add	r3, r2
 80032f2:	b29b      	uxth	r3, r3
 80032f4:	3b01      	subs	r3, #1
 80032f6:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 80032fa:	4b49      	ldr	r3, [pc, #292]	@ (8003420 <modbus_handle_frame+0x344>)
 80032fc:	881b      	ldrh	r3, [r3, #0]
 80032fe:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 8003302:	429a      	cmp	r2, r3
 8003304:	d309      	bcc.n	800331a <modbus_handle_frame+0x23e>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003306:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800330a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800330e:	2202      	movs	r2, #2
 8003310:	4618      	mov	r0, r3
 8003312:	f000 fd45 	bl	8003da0 <send_exception>
				return;
 8003316:	f000 bcd4 	b.w	8003cc2 <modbus_handle_frame+0xbe6>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800331a:	4b40      	ldr	r3, [pc, #256]	@ (800341c <modbus_handle_frame+0x340>)
 800331c:	781a      	ldrb	r2, [r3, #0]
 800331e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003322:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003326:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8003328:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800332c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003330:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8003334:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 8003336:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 800333a:	3307      	adds	r3, #7
 800333c:	2b00      	cmp	r3, #0
 800333e:	da00      	bge.n	8003342 <modbus_handle_frame+0x266>
 8003340:	3307      	adds	r3, #7
 8003342:	10db      	asrs	r3, r3, #3
 8003344:	b2da      	uxtb	r2, r3
 8003346:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800334a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800334e:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8003350:	2303      	movs	r3, #3
 8003352:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8003356:	2300      	movs	r3, #0
 8003358:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 800335c:	2300      	movs	r3, #0
 800335e:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 8003362:	2300      	movs	r3, #0
 8003364:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8003368:	e044      	b.n	80033f4 <modbus_handle_frame+0x318>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 800336a:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 800336e:	4618      	mov	r0, r3
 8003370:	f7fe fcea 	bl	8001d48 <io_coil_read>
 8003374:	4603      	mov	r3, r0
 8003376:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 800337a:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 800337e:	2b01      	cmp	r3, #1
 8003380:	d10b      	bne.n	800339a <modbus_handle_frame+0x2be>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8003382:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8003386:	2201      	movs	r2, #1
 8003388:	fa02 f303 	lsl.w	r3, r2, r3
 800338c:	b25a      	sxtb	r2, r3
 800338e:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 8003392:	4313      	orrs	r3, r2
 8003394:	b25b      	sxtb	r3, r3
 8003396:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 800339a:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 800339e:	3301      	adds	r3, #1
 80033a0:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 80033a4:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 80033a8:	2b08      	cmp	r3, #8
 80033aa:	d006      	beq.n	80033ba <modbus_handle_frame+0x2de>
 80033ac:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80033b0:	3b01      	subs	r3, #1
 80033b2:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80033b6:	429a      	cmp	r2, r3
 80033b8:	d112      	bne.n	80033e0 <modbus_handle_frame+0x304>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 80033ba:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 80033be:	1c5a      	adds	r2, r3, #1
 80033c0:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 80033c4:	4619      	mov	r1, r3
 80033c6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80033ca:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80033ce:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 80033d2:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 80033d4:	2300      	movs	r3, #0
 80033d6:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 80033da:	2300      	movs	r3, #0
 80033dc:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 80033e0:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 80033e4:	3301      	adds	r3, #1
 80033e6:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 80033ea:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 80033ee:	3301      	adds	r3, #1
 80033f0:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 80033f4:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80033f8:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80033fc:	429a      	cmp	r2, r3
 80033fe:	dbb4      	blt.n	800336a <modbus_handle_frame+0x28e>
			}

			send_response(responseData, responseLen);
 8003400:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 8003404:	f107 030c 	add.w	r3, r7, #12
 8003408:	4611      	mov	r1, r2
 800340a:	4618      	mov	r0, r3
 800340c:	f000 fc9e 	bl	8003d4c <send_response>
 8003410:	f000 bc57 	b.w	8003cc2 <modbus_handle_frame+0xbe6>
 8003414:	08013000 	.word	0x08013000
 8003418:	200014a4 	.word	0x200014a4
 800341c:	200014a0 	.word	0x200014a0
 8003420:	200009c8 	.word	0x200009c8
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003424:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003428:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	3302      	adds	r3, #2
 8003430:	781b      	ldrb	r3, [r3, #0]
 8003432:	b21b      	sxth	r3, r3
 8003434:	021b      	lsls	r3, r3, #8
 8003436:	b21a      	sxth	r2, r3
 8003438:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800343c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	3303      	adds	r3, #3
 8003444:	781b      	ldrb	r3, [r3, #0]
 8003446:	b21b      	sxth	r3, r3
 8003448:	4313      	orrs	r3, r2
 800344a:	b21b      	sxth	r3, r3
 800344c:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 8003450:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003454:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	3304      	adds	r3, #4
 800345c:	781b      	ldrb	r3, [r3, #0]
 800345e:	b21b      	sxth	r3, r3
 8003460:	021b      	lsls	r3, r3, #8
 8003462:	b21a      	sxth	r2, r3
 8003464:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003468:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	3305      	adds	r3, #5
 8003470:	781b      	ldrb	r3, [r3, #0]
 8003472:	b21b      	sxth	r3, r3
 8003474:	4313      	orrs	r3, r2
 8003476:	b21b      	sxth	r3, r3
 8003478:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 800347c:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003480:	2b00      	cmp	r3, #0
 8003482:	d003      	beq.n	800348c <modbus_handle_frame+0x3b0>
 8003484:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003488:	2b04      	cmp	r3, #4
 800348a:	d909      	bls.n	80034a0 <modbus_handle_frame+0x3c4>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800348c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003490:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003494:	2203      	movs	r2, #3
 8003496:	4618      	mov	r0, r3
 8003498:	f000 fc82 	bl	8003da0 <send_exception>
				return;
 800349c:	f000 bc11 	b.w	8003cc2 <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 80034a0:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 80034a4:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80034a8:	4413      	add	r3, r2
 80034aa:	b29b      	uxth	r3, r3
 80034ac:	3b01      	subs	r3, #1
 80034ae:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 80034b2:	4bcb      	ldr	r3, [pc, #812]	@ (80037e0 <modbus_handle_frame+0x704>)
 80034b4:	881b      	ldrh	r3, [r3, #0]
 80034b6:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 80034ba:	429a      	cmp	r2, r3
 80034bc:	d308      	bcc.n	80034d0 <modbus_handle_frame+0x3f4>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80034be:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80034c2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80034c6:	2202      	movs	r2, #2
 80034c8:	4618      	mov	r0, r3
 80034ca:	f000 fc69 	bl	8003da0 <send_exception>
				return;
 80034ce:	e3f8      	b.n	8003cc2 <modbus_handle_frame+0xbe6>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80034d0:	4bc4      	ldr	r3, [pc, #784]	@ (80037e4 <modbus_handle_frame+0x708>)
 80034d2:	781a      	ldrb	r2, [r3, #0]
 80034d4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80034d8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80034dc:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80034de:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80034e2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80034e6:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80034ea:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 80034ec:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80034f0:	3307      	adds	r3, #7
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	da00      	bge.n	80034f8 <modbus_handle_frame+0x41c>
 80034f6:	3307      	adds	r3, #7
 80034f8:	10db      	asrs	r3, r3, #3
 80034fa:	b2da      	uxtb	r2, r3
 80034fc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003500:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003504:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8003506:	2303      	movs	r3, #3
 8003508:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 800350c:	2300      	movs	r3, #0
 800350e:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 8003512:	2300      	movs	r3, #0
 8003514:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 8003518:	2300      	movs	r3, #0
 800351a:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 800351e:	e044      	b.n	80035aa <modbus_handle_frame+0x4ce>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 8003520:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8003524:	4618      	mov	r0, r3
 8003526:	f7fe fc89 	bl	8001e3c <io_discrete_in_read>
 800352a:	4603      	mov	r3, r0
 800352c:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 8003530:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8003534:	2b01      	cmp	r3, #1
 8003536:	d10b      	bne.n	8003550 <modbus_handle_frame+0x474>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8003538:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 800353c:	2201      	movs	r2, #1
 800353e:	fa02 f303 	lsl.w	r3, r2, r3
 8003542:	b25a      	sxtb	r2, r3
 8003544:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 8003548:	4313      	orrs	r3, r2
 800354a:	b25b      	sxtb	r3, r3
 800354c:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 8003550:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8003554:	3301      	adds	r3, #1
 8003556:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 800355a:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 800355e:	2b08      	cmp	r3, #8
 8003560:	d006      	beq.n	8003570 <modbus_handle_frame+0x494>
 8003562:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003566:	3b01      	subs	r3, #1
 8003568:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 800356c:	429a      	cmp	r2, r3
 800356e:	d112      	bne.n	8003596 <modbus_handle_frame+0x4ba>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8003570:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8003574:	1c5a      	adds	r2, r3, #1
 8003576:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 800357a:	4619      	mov	r1, r3
 800357c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003580:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003584:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 8003588:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 800358a:	2300      	movs	r3, #0
 800358c:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 8003590:	2300      	movs	r3, #0
 8003592:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 8003596:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 800359a:	3301      	adds	r3, #1
 800359c:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 80035a0:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80035a4:	3301      	adds	r3, #1
 80035a6:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 80035aa:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80035ae:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 80035b2:	429a      	cmp	r2, r3
 80035b4:	dbb4      	blt.n	8003520 <modbus_handle_frame+0x444>
			}

			send_response(responseData, responseLen);
 80035b6:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 80035ba:	f107 030c 	add.w	r3, r7, #12
 80035be:	4611      	mov	r1, r2
 80035c0:	4618      	mov	r0, r3
 80035c2:	f000 fbc3 	bl	8003d4c <send_response>
 80035c6:	e37c      	b.n	8003cc2 <modbus_handle_frame+0xbe6>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 80035c8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80035cc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	3302      	adds	r3, #2
 80035d4:	781b      	ldrb	r3, [r3, #0]
 80035d6:	b21b      	sxth	r3, r3
 80035d8:	021b      	lsls	r3, r3, #8
 80035da:	b21a      	sxth	r2, r3
 80035dc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80035e0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	3303      	adds	r3, #3
 80035e8:	781b      	ldrb	r3, [r3, #0]
 80035ea:	b21b      	sxth	r3, r3
 80035ec:	4313      	orrs	r3, r2
 80035ee:	b21b      	sxth	r3, r3
 80035f0:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 80035f4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80035f8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	3304      	adds	r3, #4
 8003600:	781b      	ldrb	r3, [r3, #0]
 8003602:	b21b      	sxth	r3, r3
 8003604:	021b      	lsls	r3, r3, #8
 8003606:	b21a      	sxth	r2, r3
 8003608:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800360c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	3305      	adds	r3, #5
 8003614:	781b      	ldrb	r3, [r3, #0]
 8003616:	b21b      	sxth	r3, r3
 8003618:	4313      	orrs	r3, r2
 800361a:	b21b      	sxth	r3, r3
 800361c:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 8003620:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8003624:	2b00      	cmp	r3, #0
 8003626:	d005      	beq.n	8003634 <modbus_handle_frame+0x558>
 8003628:	4b6f      	ldr	r3, [pc, #444]	@ (80037e8 <modbus_handle_frame+0x70c>)
 800362a:	881b      	ldrh	r3, [r3, #0]
 800362c:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8003630:	429a      	cmp	r2, r3
 8003632:	d908      	bls.n	8003646 <modbus_handle_frame+0x56a>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003634:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003638:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800363c:	2203      	movs	r2, #3
 800363e:	4618      	mov	r0, r3
 8003640:	f000 fbae 	bl	8003da0 <send_exception>
				return;
 8003644:	e33d      	b.n	8003cc2 <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8003646:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 800364a:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 800364e:	4413      	add	r3, r2
 8003650:	b29b      	uxth	r3, r3
 8003652:	3b01      	subs	r3, #1
 8003654:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 8003658:	4b63      	ldr	r3, [pc, #396]	@ (80037e8 <modbus_handle_frame+0x70c>)
 800365a:	881b      	ldrh	r3, [r3, #0]
 800365c:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 8003660:	429a      	cmp	r2, r3
 8003662:	d308      	bcc.n	8003676 <modbus_handle_frame+0x59a>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003664:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003668:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800366c:	2202      	movs	r2, #2
 800366e:	4618      	mov	r0, r3
 8003670:	f000 fb96 	bl	8003da0 <send_exception>
				return;
 8003674:	e325      	b.n	8003cc2 <modbus_handle_frame+0xbe6>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8003676:	4b5b      	ldr	r3, [pc, #364]	@ (80037e4 <modbus_handle_frame+0x708>)
 8003678:	781a      	ldrb	r2, [r3, #0]
 800367a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800367e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003682:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8003684:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003688:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800368c:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8003690:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 8003692:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8003696:	b2db      	uxtb	r3, r3
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	b2da      	uxtb	r2, r3
 800369c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80036a0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80036a4:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80036a6:	2303      	movs	r3, #3
 80036a8:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80036ac:	2300      	movs	r3, #0
 80036ae:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80036b2:	e02f      	b.n	8003714 <modbus_handle_frame+0x638>
				uint16_t regValue = io_holding_reg_read(startAddress);
 80036b4:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 80036b8:	4618      	mov	r0, r3
 80036ba:	f7fe fc31 	bl	8001f20 <io_holding_reg_read>
 80036be:	4603      	mov	r3, r0
 80036c0:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 80036c4:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80036c8:	0a1b      	lsrs	r3, r3, #8
 80036ca:	b299      	uxth	r1, r3
 80036cc:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 80036d0:	1c5a      	adds	r2, r3, #1
 80036d2:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 80036d6:	461a      	mov	r2, r3
 80036d8:	b2c9      	uxtb	r1, r1
 80036da:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80036de:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80036e2:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 80036e4:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 80036e8:	1c5a      	adds	r2, r3, #1
 80036ea:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 80036ee:	461a      	mov	r2, r3
 80036f0:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80036f4:	b2d9      	uxtb	r1, r3
 80036f6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80036fa:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80036fe:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8003700:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8003704:	3301      	adds	r3, #1
 8003706:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 800370a:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800370e:	3301      	adds	r3, #1
 8003710:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8003714:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8003718:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 800371c:	429a      	cmp	r2, r3
 800371e:	dbc9      	blt.n	80036b4 <modbus_handle_frame+0x5d8>
			}

			send_response(responseData, responseLen);
 8003720:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 8003724:	f107 030c 	add.w	r3, r7, #12
 8003728:	4611      	mov	r1, r2
 800372a:	4618      	mov	r0, r3
 800372c:	f000 fb0e 	bl	8003d4c <send_response>
 8003730:	e2c7      	b.n	8003cc2 <modbus_handle_frame+0xbe6>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003732:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003736:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	3302      	adds	r3, #2
 800373e:	781b      	ldrb	r3, [r3, #0]
 8003740:	b21b      	sxth	r3, r3
 8003742:	021b      	lsls	r3, r3, #8
 8003744:	b21a      	sxth	r2, r3
 8003746:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800374a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	3303      	adds	r3, #3
 8003752:	781b      	ldrb	r3, [r3, #0]
 8003754:	b21b      	sxth	r3, r3
 8003756:	4313      	orrs	r3, r2
 8003758:	b21b      	sxth	r3, r3
 800375a:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 800375e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003762:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	3304      	adds	r3, #4
 800376a:	781b      	ldrb	r3, [r3, #0]
 800376c:	b21b      	sxth	r3, r3
 800376e:	021b      	lsls	r3, r3, #8
 8003770:	b21a      	sxth	r2, r3
 8003772:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003776:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	3305      	adds	r3, #5
 800377e:	781b      	ldrb	r3, [r3, #0]
 8003780:	b21b      	sxth	r3, r3
 8003782:	4313      	orrs	r3, r2
 8003784:	b21b      	sxth	r3, r3
 8003786:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 800378a:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800378e:	2b00      	cmp	r3, #0
 8003790:	d005      	beq.n	800379e <modbus_handle_frame+0x6c2>
 8003792:	4b16      	ldr	r3, [pc, #88]	@ (80037ec <modbus_handle_frame+0x710>)
 8003794:	881b      	ldrh	r3, [r3, #0]
 8003796:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 800379a:	429a      	cmp	r2, r3
 800379c:	d908      	bls.n	80037b0 <modbus_handle_frame+0x6d4>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800379e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80037a2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80037a6:	2203      	movs	r2, #3
 80037a8:	4618      	mov	r0, r3
 80037aa:	f000 faf9 	bl	8003da0 <send_exception>
				return;
 80037ae:	e288      	b.n	8003cc2 <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 80037b0:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 80037b4:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80037b8:	4413      	add	r3, r2
 80037ba:	b29b      	uxth	r3, r3
 80037bc:	3b01      	subs	r3, #1
 80037be:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 80037c2:	4b0a      	ldr	r3, [pc, #40]	@ (80037ec <modbus_handle_frame+0x710>)
 80037c4:	881b      	ldrh	r3, [r3, #0]
 80037c6:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d310      	bcc.n	80037f0 <modbus_handle_frame+0x714>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80037ce:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80037d2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80037d6:	2202      	movs	r2, #2
 80037d8:	4618      	mov	r0, r3
 80037da:	f000 fae1 	bl	8003da0 <send_exception>
				return;
 80037de:	e270      	b.n	8003cc2 <modbus_handle_frame+0xbe6>
 80037e0:	200009ec 	.word	0x200009ec
 80037e4:	200014a0 	.word	0x200014a0
 80037e8:	20000a08 	.word	0x20000a08
 80037ec:	2000120c 	.word	0x2000120c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 80037f0:	4bb2      	ldr	r3, [pc, #712]	@ (8003abc <modbus_handle_frame+0x9e0>)
 80037f2:	781a      	ldrb	r2, [r3, #0]
 80037f4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80037f8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80037fc:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80037fe:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003802:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003806:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 800380a:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 800380c:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8003810:	b2db      	uxtb	r3, r3
 8003812:	005b      	lsls	r3, r3, #1
 8003814:	b2da      	uxtb	r2, r3
 8003816:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800381a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800381e:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8003820:	2303      	movs	r3, #3
 8003822:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8003826:	2300      	movs	r3, #0
 8003828:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 800382c:	e02f      	b.n	800388e <modbus_handle_frame+0x7b2>
				uint16_t regValue = io_input_reg_read(startAddress);
 800382e:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8003832:	4618      	mov	r0, r3
 8003834:	f7fe fc18 	bl	8002068 <io_input_reg_read>
 8003838:	4603      	mov	r3, r0
 800383a:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 800383e:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8003842:	0a1b      	lsrs	r3, r3, #8
 8003844:	b299      	uxth	r1, r3
 8003846:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 800384a:	1c5a      	adds	r2, r3, #1
 800384c:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8003850:	461a      	mov	r2, r3
 8003852:	b2c9      	uxtb	r1, r1
 8003854:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003858:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800385c:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 800385e:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8003862:	1c5a      	adds	r2, r3, #1
 8003864:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8003868:	461a      	mov	r2, r3
 800386a:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800386e:	b2d9      	uxtb	r1, r3
 8003870:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003874:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003878:	5499      	strb	r1, [r3, r2]

				startAddress++;
 800387a:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 800387e:	3301      	adds	r3, #1
 8003880:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 8003884:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8003888:	3301      	adds	r3, #1
 800388a:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 800388e:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8003892:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8003896:	429a      	cmp	r2, r3
 8003898:	dbc9      	blt.n	800382e <modbus_handle_frame+0x752>
			}

			send_response(responseData, responseLen);
 800389a:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 800389e:	f107 030c 	add.w	r3, r7, #12
 80038a2:	4611      	mov	r1, r2
 80038a4:	4618      	mov	r0, r3
 80038a6:	f000 fa51 	bl	8003d4c <send_response>
 80038aa:	e20a      	b.n	8003cc2 <modbus_handle_frame+0xbe6>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 80038ac:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80038b0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	3302      	adds	r3, #2
 80038b8:	781b      	ldrb	r3, [r3, #0]
 80038ba:	b21b      	sxth	r3, r3
 80038bc:	021b      	lsls	r3, r3, #8
 80038be:	b21a      	sxth	r2, r3
 80038c0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80038c4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	3303      	adds	r3, #3
 80038cc:	781b      	ldrb	r3, [r3, #0]
 80038ce:	b21b      	sxth	r3, r3
 80038d0:	4313      	orrs	r3, r2
 80038d2:	b21b      	sxth	r3, r3
 80038d4:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 80038d8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80038dc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	3304      	adds	r3, #4
 80038e4:	781b      	ldrb	r3, [r3, #0]
 80038e6:	b21b      	sxth	r3, r3
 80038e8:	021b      	lsls	r3, r3, #8
 80038ea:	b21a      	sxth	r2, r3
 80038ec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80038f0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	3305      	adds	r3, #5
 80038f8:	781b      	ldrb	r3, [r3, #0]
 80038fa:	b21b      	sxth	r3, r3
 80038fc:	4313      	orrs	r3, r2
 80038fe:	b21b      	sxth	r3, r3
 8003900:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8003904:	4b6e      	ldr	r3, [pc, #440]	@ (8003ac0 <modbus_handle_frame+0x9e4>)
 8003906:	881b      	ldrh	r3, [r3, #0]
 8003908:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 800390c:	429a      	cmp	r2, r3
 800390e:	d308      	bcc.n	8003922 <modbus_handle_frame+0x846>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003910:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003914:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003918:	2202      	movs	r2, #2
 800391a:	4618      	mov	r0, r3
 800391c:	f000 fa40 	bl	8003da0 <send_exception>
				return;
 8003920:	e1cf      	b.n	8003cc2 <modbus_handle_frame+0xbe6>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 8003922:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8003926:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 800392a:	bf0c      	ite	eq
 800392c:	2301      	moveq	r3, #1
 800392e:	2300      	movne	r3, #0
 8003930:	b2db      	uxtb	r3, r3
 8003932:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 8003936:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 800393a:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 800393e:	4611      	mov	r1, r2
 8003940:	4618      	mov	r0, r3
 8003942:	f7fe fa1d 	bl	8001d80 <io_coil_write>

			send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 8003946:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800394a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800394e:	2106      	movs	r1, #6
 8003950:	6818      	ldr	r0, [r3, #0]
 8003952:	f000 f9fb 	bl	8003d4c <send_response>
			break;
 8003956:	e1b4      	b.n	8003cc2 <modbus_handle_frame+0xbe6>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8003958:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800395c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	3302      	adds	r3, #2
 8003964:	781b      	ldrb	r3, [r3, #0]
 8003966:	b21b      	sxth	r3, r3
 8003968:	021b      	lsls	r3, r3, #8
 800396a:	b21a      	sxth	r2, r3
 800396c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003970:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	3303      	adds	r3, #3
 8003978:	781b      	ldrb	r3, [r3, #0]
 800397a:	b21b      	sxth	r3, r3
 800397c:	4313      	orrs	r3, r2
 800397e:	b21b      	sxth	r3, r3
 8003980:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8003984:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003988:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	3304      	adds	r3, #4
 8003990:	781b      	ldrb	r3, [r3, #0]
 8003992:	b21b      	sxth	r3, r3
 8003994:	021b      	lsls	r3, r3, #8
 8003996:	b21a      	sxth	r2, r3
 8003998:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800399c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	3305      	adds	r3, #5
 80039a4:	781b      	ldrb	r3, [r3, #0]
 80039a6:	b21b      	sxth	r3, r3
 80039a8:	4313      	orrs	r3, r2
 80039aa:	b21b      	sxth	r3, r3
 80039ac:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 80039b0:	4b44      	ldr	r3, [pc, #272]	@ (8003ac4 <modbus_handle_frame+0x9e8>)
 80039b2:	881b      	ldrh	r3, [r3, #0]
 80039b4:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d308      	bcc.n	80039ce <modbus_handle_frame+0x8f2>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80039bc:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80039c0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80039c4:	2202      	movs	r2, #2
 80039c6:	4618      	mov	r0, r3
 80039c8:	f000 f9ea 	bl	8003da0 <send_exception>
				return;
 80039cc:	e179      	b.n	8003cc2 <modbus_handle_frame+0xbe6>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 80039ce:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 80039d2:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 80039d6:	4611      	mov	r1, r2
 80039d8:	4618      	mov	r0, r3
 80039da:	f7fe fac1 	bl	8001f60 <io_holding_reg_write>
			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 80039de:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80039e2:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80039e6:	2106      	movs	r1, #6
 80039e8:	6818      	ldr	r0, [r3, #0]
 80039ea:	f000 f9af 	bl	8003d4c <send_response>
			break;
 80039ee:	e168      	b.n	8003cc2 <modbus_handle_frame+0xbe6>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80039f0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80039f4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	3302      	adds	r3, #2
 80039fc:	781b      	ldrb	r3, [r3, #0]
 80039fe:	b21b      	sxth	r3, r3
 8003a00:	021b      	lsls	r3, r3, #8
 8003a02:	b21a      	sxth	r2, r3
 8003a04:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a08:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	3303      	adds	r3, #3
 8003a10:	781b      	ldrb	r3, [r3, #0]
 8003a12:	b21b      	sxth	r3, r3
 8003a14:	4313      	orrs	r3, r2
 8003a16:	b21b      	sxth	r3, r3
 8003a18:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8003a1c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a20:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	3304      	adds	r3, #4
 8003a28:	781b      	ldrb	r3, [r3, #0]
 8003a2a:	b21b      	sxth	r3, r3
 8003a2c:	021b      	lsls	r3, r3, #8
 8003a2e:	b21a      	sxth	r2, r3
 8003a30:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a34:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	3305      	adds	r3, #5
 8003a3c:	781b      	ldrb	r3, [r3, #0]
 8003a3e:	b21b      	sxth	r3, r3
 8003a40:	4313      	orrs	r3, r2
 8003a42:	b21b      	sxth	r3, r3
 8003a44:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 8003a48:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a4c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	799b      	ldrb	r3, [r3, #6]
 8003a54:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 8003a58:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8003a5c:	3307      	adds	r3, #7
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	da00      	bge.n	8003a64 <modbus_handle_frame+0x988>
 8003a62:	3307      	adds	r3, #7
 8003a64:	10db      	asrs	r3, r3, #3
 8003a66:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 8003a6a:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8003a6e:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8003a72:	4413      	add	r3, r2
 8003a74:	4a12      	ldr	r2, [pc, #72]	@ (8003ac0 <modbus_handle_frame+0x9e4>)
 8003a76:	8812      	ldrh	r2, [r2, #0]
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	dd08      	ble.n	8003a8e <modbus_handle_frame+0x9b2>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003a7c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003a80:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003a84:	2202      	movs	r2, #2
 8003a86:	4618      	mov	r0, r3
 8003a88:	f000 f98a 	bl	8003da0 <send_exception>
				return;
 8003a8c:	e119      	b.n	8003cc2 <modbus_handle_frame+0xbe6>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 8003a8e:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 8003a92:	b29b      	uxth	r3, r3
 8003a94:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 8003a98:	429a      	cmp	r2, r3
 8003a9a:	d008      	beq.n	8003aae <modbus_handle_frame+0x9d2>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003a9c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003aa0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003aa4:	2203      	movs	r2, #3
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f000 f97a 	bl	8003da0 <send_exception>
				return;
 8003aac:	e109      	b.n	8003cc2 <modbus_handle_frame+0xbe6>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 8003aae:	2307      	movs	r3, #7
 8003ab0:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8003aba:	e044      	b.n	8003b46 <modbus_handle_frame+0xa6a>
 8003abc:	200014a0 	.word	0x200014a0
 8003ac0:	200009c8 	.word	0x200009c8
 8003ac4:	20000a08 	.word	0x20000a08
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 8003ac8:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8003acc:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8003ad0:	4413      	add	r3, r2
 8003ad2:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 8003ad6:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8003ada:	08db      	lsrs	r3, r3, #3
 8003adc:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 8003ae0:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8003ae4:	f003 0307 	and.w	r3, r3, #7
 8003ae8:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 8003aec:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 8003af0:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8003af4:	4413      	add	r3, r2
 8003af6:	461a      	mov	r2, r3
 8003af8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003afc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4413      	add	r3, r2
 8003b04:	781b      	ldrb	r3, [r3, #0]
 8003b06:	461a      	mov	r2, r3
 8003b08:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8003b0c:	fa42 f303 	asr.w	r3, r2, r3
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	f003 0301 	and.w	r3, r3, #1
 8003b16:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 8003b1a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	bf14      	ite	ne
 8003b22:	2301      	movne	r3, #1
 8003b24:	2300      	moveq	r3, #0
 8003b26:	b2db      	uxtb	r3, r3
 8003b28:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 8003b2c:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 8003b30:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8003b34:	4611      	mov	r1, r2
 8003b36:	4618      	mov	r0, r3
 8003b38:	f7fe f922 	bl	8001d80 <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 8003b3c:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8003b40:	3301      	adds	r3, #1
 8003b42:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8003b46:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8003b4a:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8003b4e:	429a      	cmp	r2, r3
 8003b50:	d3ba      	bcc.n	8003ac8 <modbus_handle_frame+0x9ec>
			}

			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8003b52:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003b56:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003b5a:	2106      	movs	r1, #6
 8003b5c:	6818      	ldr	r0, [r3, #0]
 8003b5e:	f000 f8f5 	bl	8003d4c <send_response>
			break;
 8003b62:	e0ae      	b.n	8003cc2 <modbus_handle_frame+0xbe6>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003b64:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003b68:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	3302      	adds	r3, #2
 8003b70:	781b      	ldrb	r3, [r3, #0]
 8003b72:	b21b      	sxth	r3, r3
 8003b74:	021b      	lsls	r3, r3, #8
 8003b76:	b21a      	sxth	r2, r3
 8003b78:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003b7c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	3303      	adds	r3, #3
 8003b84:	781b      	ldrb	r3, [r3, #0]
 8003b86:	b21b      	sxth	r3, r3
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	b21b      	sxth	r3, r3
 8003b8c:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8003b90:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003b94:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	3304      	adds	r3, #4
 8003b9c:	781b      	ldrb	r3, [r3, #0]
 8003b9e:	b21b      	sxth	r3, r3
 8003ba0:	021b      	lsls	r3, r3, #8
 8003ba2:	b21a      	sxth	r2, r3
 8003ba4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003ba8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	3305      	adds	r3, #5
 8003bb0:	781b      	ldrb	r3, [r3, #0]
 8003bb2:	b21b      	sxth	r3, r3
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	b21b      	sxth	r3, r3
 8003bb8:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 8003bbc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003bc0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	799b      	ldrb	r3, [r3, #6]
 8003bc8:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 8003bcc:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 8003bd0:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8003bd4:	4413      	add	r3, r2
 8003bd6:	4a3d      	ldr	r2, [pc, #244]	@ (8003ccc <modbus_handle_frame+0xbf0>)
 8003bd8:	8812      	ldrh	r2, [r2, #0]
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	dd08      	ble.n	8003bf0 <modbus_handle_frame+0xb14>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003bde:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003be2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003be6:	2202      	movs	r2, #2
 8003be8:	4618      	mov	r0, r3
 8003bea:	f000 f8d9 	bl	8003da0 <send_exception>
				return;
 8003bee:	e068      	b.n	8003cc2 <modbus_handle_frame+0xbe6>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 8003bf0:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 8003bf4:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8003bf8:	005b      	lsls	r3, r3, #1
 8003bfa:	429a      	cmp	r2, r3
 8003bfc:	d008      	beq.n	8003c10 <modbus_handle_frame+0xb34>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003bfe:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003c02:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003c06:	2203      	movs	r2, #3
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f000 f8c9 	bl	8003da0 <send_exception>
				return;
 8003c0e:	e058      	b.n	8003cc2 <modbus_handle_frame+0xbe6>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 8003c10:	2307      	movs	r3, #7
 8003c12:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8003c16:	2300      	movs	r3, #0
 8003c18:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003c1c:	e034      	b.n	8003c88 <modbus_handle_frame+0xbac>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 8003c1e:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003c22:	b29a      	uxth	r2, r3
 8003c24:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8003c28:	4413      	add	r3, r2
 8003c2a:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 8003c2e:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8003c32:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8003c36:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003c3a:	6812      	ldr	r2, [r2, #0]
 8003c3c:	4413      	add	r3, r2
 8003c3e:	781b      	ldrb	r3, [r3, #0]
 8003c40:	b21b      	sxth	r3, r3
 8003c42:	021b      	lsls	r3, r3, #8
 8003c44:	b21a      	sxth	r2, r3
 8003c46:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8003c4a:	3301      	adds	r3, #1
 8003c4c:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8003c50:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8003c54:	6809      	ldr	r1, [r1, #0]
 8003c56:	440b      	add	r3, r1
 8003c58:	781b      	ldrb	r3, [r3, #0]
 8003c5a:	b21b      	sxth	r3, r3
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	b21b      	sxth	r3, r3
 8003c60:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8003c64:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8003c68:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 8003c6c:	4611      	mov	r1, r2
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f7fe f976 	bl	8001f60 <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 8003c74:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8003c78:	3302      	adds	r3, #2
 8003c7a:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 8003c7e:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003c82:	3301      	adds	r3, #1
 8003c84:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003c88:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8003c8c:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8003c90:	429a      	cmp	r2, r3
 8003c92:	dbc4      	blt.n	8003c1e <modbus_handle_frame+0xb42>
			}

			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8003c94:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c98:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c9c:	2106      	movs	r1, #6
 8003c9e:	6818      	ldr	r0, [r3, #0]
 8003ca0:	f000 f854 	bl	8003d4c <send_response>
			break;
 8003ca4:	e00d      	b.n	8003cc2 <modbus_handle_frame+0xbe6>
		}

		default:
			send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 8003ca6:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003caa:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003cae:	2201      	movs	r2, #1
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f000 f875 	bl	8003da0 <send_exception>
			break;
 8003cb6:	e004      	b.n	8003cc2 <modbus_handle_frame+0xbe6>
	if (len < 6) return;
 8003cb8:	bf00      	nop
 8003cba:	e002      	b.n	8003cc2 <modbus_handle_frame+0xbe6>
	if (address != slave_address) return;
 8003cbc:	bf00      	nop
 8003cbe:	e000      	b.n	8003cc2 <modbus_handle_frame+0xbe6>
		return;
 8003cc0:	bf00      	nop
	}
}
 8003cc2:	f507 77c2 	add.w	r7, r7, #388	@ 0x184
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd90      	pop	{r4, r7, pc}
 8003cca:	bf00      	nop
 8003ccc:	20000a08 	.word	0x20000a08

08003cd0 <modbus_crc16>:
}*/


// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
static uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8003cd0:	b480      	push	{r7}
 8003cd2:	b085      	sub	sp, #20
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
 8003cd8:	460b      	mov	r3, r1
 8003cda:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8003cdc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003ce0:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	81bb      	strh	r3, [r7, #12]
 8003ce6:	e026      	b.n	8003d36 <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 8003ce8:	89bb      	ldrh	r3, [r7, #12]
 8003cea:	687a      	ldr	r2, [r7, #4]
 8003cec:	4413      	add	r3, r2
 8003cee:	781b      	ldrb	r3, [r3, #0]
 8003cf0:	461a      	mov	r2, r3
 8003cf2:	89fb      	ldrh	r3, [r7, #14]
 8003cf4:	4053      	eors	r3, r2
 8003cf6:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	72fb      	strb	r3, [r7, #11]
 8003cfc:	e015      	b.n	8003d2a <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 8003cfe:	89fb      	ldrh	r3, [r7, #14]
 8003d00:	f003 0301 	and.w	r3, r3, #1
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d00a      	beq.n	8003d1e <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 8003d08:	89fb      	ldrh	r3, [r7, #14]
 8003d0a:	085b      	lsrs	r3, r3, #1
 8003d0c:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 8003d0e:	89fb      	ldrh	r3, [r7, #14]
 8003d10:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8003d14:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8003d18:	43db      	mvns	r3, r3
 8003d1a:	81fb      	strh	r3, [r7, #14]
 8003d1c:	e002      	b.n	8003d24 <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 8003d1e:	89fb      	ldrh	r3, [r7, #14]
 8003d20:	085b      	lsrs	r3, r3, #1
 8003d22:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8003d24:	7afb      	ldrb	r3, [r7, #11]
 8003d26:	3301      	adds	r3, #1
 8003d28:	72fb      	strb	r3, [r7, #11]
 8003d2a:	7afb      	ldrb	r3, [r7, #11]
 8003d2c:	2b07      	cmp	r3, #7
 8003d2e:	d9e6      	bls.n	8003cfe <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 8003d30:	89bb      	ldrh	r3, [r7, #12]
 8003d32:	3301      	adds	r3, #1
 8003d34:	81bb      	strh	r3, [r7, #12]
 8003d36:	89ba      	ldrh	r2, [r7, #12]
 8003d38:	887b      	ldrh	r3, [r7, #2]
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	d3d4      	bcc.n	8003ce8 <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 8003d3e:	89fb      	ldrh	r3, [r7, #14]
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3714      	adds	r7, #20
 8003d44:	46bd      	mov	sp, r7
 8003d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4a:	4770      	bx	lr

08003d4c <send_response>:

// Send the response over RS485
static void send_response(uint8_t* frame, uint16_t len) {
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b084      	sub	sp, #16
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
 8003d54:	460b      	mov	r3, r1
 8003d56:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 8003d58:	887b      	ldrh	r3, [r7, #2]
 8003d5a:	4619      	mov	r1, r3
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	f7ff ffb7 	bl	8003cd0 <modbus_crc16>
 8003d62:	4603      	mov	r3, r0
 8003d64:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 8003d66:	887b      	ldrh	r3, [r7, #2]
 8003d68:	1c5a      	adds	r2, r3, #1
 8003d6a:	807a      	strh	r2, [r7, #2]
 8003d6c:	461a      	mov	r2, r3
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	4413      	add	r3, r2
 8003d72:	89fa      	ldrh	r2, [r7, #14]
 8003d74:	b2d2      	uxtb	r2, r2
 8003d76:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8003d78:	89fb      	ldrh	r3, [r7, #14]
 8003d7a:	0a1b      	lsrs	r3, r3, #8
 8003d7c:	b29a      	uxth	r2, r3
 8003d7e:	887b      	ldrh	r3, [r7, #2]
 8003d80:	1c59      	adds	r1, r3, #1
 8003d82:	8079      	strh	r1, [r7, #2]
 8003d84:	4619      	mov	r1, r3
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	440b      	add	r3, r1
 8003d8a:	b2d2      	uxtb	r2, r2
 8003d8c:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 8003d8e:	887b      	ldrh	r3, [r7, #2]
 8003d90:	4619      	mov	r1, r3
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f000 f8a6 	bl	8003ee4 <RS485_Transmit>
}
 8003d98:	bf00      	nop
 8003d9a:	3710      	adds	r7, #16
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}

08003da0 <send_exception>:

// Send the exception over RS485
static void send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b084      	sub	sp, #16
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	4603      	mov	r3, r0
 8003da8:	71fb      	strb	r3, [r7, #7]
 8003daa:	460b      	mov	r3, r1
 8003dac:	71bb      	strb	r3, [r7, #6]
 8003dae:	4613      	mov	r3, r2
 8003db0:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 8003db2:	79fb      	ldrb	r3, [r7, #7]
 8003db4:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 8003db6:	79bb      	ldrb	r3, [r7, #6]
 8003db8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 8003dc0:	797b      	ldrb	r3, [r7, #5]
 8003dc2:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 8003dc4:	f107 0308 	add.w	r3, r7, #8
 8003dc8:	2103      	movs	r1, #3
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f7ff ff80 	bl	8003cd0 <modbus_crc16>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 8003dd4:	89fb      	ldrh	r3, [r7, #14]
 8003dd6:	b2db      	uxtb	r3, r3
 8003dd8:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 8003dda:	89fb      	ldrh	r3, [r7, #14]
 8003ddc:	0a1b      	lsrs	r3, r3, #8
 8003dde:	b29b      	uxth	r3, r3
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 8003de4:	f107 0308 	add.w	r3, r7, #8
 8003de8:	2105      	movs	r1, #5
 8003dea:	4618      	mov	r0, r3
 8003dec:	f000 f87a 	bl	8003ee4 <RS485_Transmit>
}
 8003df0:	bf00      	nop
 8003df2:	3710      	adds	r7, #16
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}

08003df8 <modbusGetSlaveAddress>:

uint8_t modbusGetSlaveAddress(void) {
 8003df8:	b480      	push	{r7}
 8003dfa:	af00      	add	r7, sp, #0
	return slave_address;
 8003dfc:	4b03      	ldr	r3, [pc, #12]	@ (8003e0c <modbusGetSlaveAddress+0x14>)
 8003dfe:	781b      	ldrb	r3, [r3, #0]
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	46bd      	mov	sp, r7
 8003e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e08:	4770      	bx	lr
 8003e0a:	bf00      	nop
 8003e0c:	200014a0 	.word	0x200014a0

08003e10 <RS485_SetTransmitMode>:
static volatile uint8_t rs485_rx_frame_tail = 0; // points to where the oldest unprocessed frame is
static volatile uint8_t rs485_tx_frame_head = 0;
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

void RS485_SetTransmitMode(void) {
 8003e10:	b580      	push	{r7, lr}
 8003e12:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 8003e14:	4b07      	ldr	r3, [pc, #28]	@ (8003e34 <RS485_SetTransmitMode+0x24>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a07      	ldr	r2, [pc, #28]	@ (8003e38 <RS485_SetTransmitMode+0x28>)
 8003e1a:	8811      	ldrh	r1, [r2, #0]
 8003e1c:	2201      	movs	r2, #1
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f002 ff1e 	bl	8006c60 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8003e24:	2201      	movs	r2, #1
 8003e26:	2140      	movs	r1, #64	@ 0x40
 8003e28:	4804      	ldr	r0, [pc, #16]	@ (8003e3c <RS485_SetTransmitMode+0x2c>)
 8003e2a:	f002 ff19 	bl	8006c60 <HAL_GPIO_WritePin>
#endif
}
 8003e2e:	bf00      	nop
 8003e30:	bd80      	pop	{r7, pc}
 8003e32:	bf00      	nop
 8003e34:	200015a4 	.word	0x200015a4
 8003e38:	200015a8 	.word	0x200015a8
 8003e3c:	48000800 	.word	0x48000800

08003e40 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8003e40:	b580      	push	{r7, lr}
 8003e42:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8003e44:	4b07      	ldr	r3, [pc, #28]	@ (8003e64 <RS485_SetReceiveMode+0x24>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a07      	ldr	r2, [pc, #28]	@ (8003e68 <RS485_SetReceiveMode+0x28>)
 8003e4a:	8811      	ldrh	r1, [r2, #0]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f002 ff06 	bl	8006c60 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8003e54:	2200      	movs	r2, #0
 8003e56:	2140      	movs	r1, #64	@ 0x40
 8003e58:	4804      	ldr	r0, [pc, #16]	@ (8003e6c <RS485_SetReceiveMode+0x2c>)
 8003e5a:	f002 ff01 	bl	8006c60 <HAL_GPIO_WritePin>
#endif
}
 8003e5e:	bf00      	nop
 8003e60:	bd80      	pop	{r7, pc}
 8003e62:	bf00      	nop
 8003e64:	200015a4 	.word	0x200015a4
 8003e68:	200015a8 	.word	0x200015a8
 8003e6c:	48000800 	.word	0x48000800

08003e70 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b082      	sub	sp, #8
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
 8003e78:	460b      	mov	r3, r1
 8003e7a:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 8003e7c:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8003e80:	2100      	movs	r1, #0
 8003e82:	4810      	ldr	r0, [pc, #64]	@ (8003ec4 <RS485_Setup+0x54>)
 8003e84:	f00c ff6b 	bl	8010d5e <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 8003e88:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8003e8c:	2100      	movs	r1, #0
 8003e8e:	480e      	ldr	r0, [pc, #56]	@ (8003ec8 <RS485_Setup+0x58>)
 8003e90:	f00c ff65 	bl	8010d5e <memset>
	rs485_tx_frame_head = 0;
 8003e94:	4b0d      	ldr	r3, [pc, #52]	@ (8003ecc <RS485_Setup+0x5c>)
 8003e96:	2200      	movs	r2, #0
 8003e98:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 8003e9a:	4b0d      	ldr	r3, [pc, #52]	@ (8003ed0 <RS485_Setup+0x60>)
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 8003ea0:	4a0c      	ldr	r2, [pc, #48]	@ (8003ed4 <RS485_Setup+0x64>)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 8003ea6:	4a0c      	ldr	r2, [pc, #48]	@ (8003ed8 <RS485_Setup+0x68>)
 8003ea8:	887b      	ldrh	r3, [r7, #2]
 8003eaa:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 8003eac:	f7ff ffc8 	bl	8003e40 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8003eb0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003eb4:	4909      	ldr	r1, [pc, #36]	@ (8003edc <RS485_Setup+0x6c>)
 8003eb6:	480a      	ldr	r0, [pc, #40]	@ (8003ee0 <RS485_Setup+0x70>)
 8003eb8:	f008 f82f 	bl	800bf1a <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8003ebc:	bf00      	nop
 8003ebe:	3708      	adds	r7, #8
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}
 8003ec4:	200016ac 	.word	0x200016ac
 8003ec8:	20001ebc 	.word	0x20001ebc
 8003ecc:	200026ce 	.word	0x200026ce
 8003ed0:	200026cf 	.word	0x200026cf
 8003ed4:	200015a4 	.word	0x200015a4
 8003ed8:	200015a8 	.word	0x200015a8
 8003edc:	200015ac 	.word	0x200015ac
 8003ee0:	20001348 	.word	0x20001348

08003ee4 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b084      	sub	sp, #16
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
 8003eec:	460b      	mov	r3, r1
 8003eee:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8003ef0:	887b      	ldrh	r3, [r7, #2]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d036      	beq.n	8003f64 <RS485_Transmit+0x80>
 8003ef6:	887b      	ldrh	r3, [r7, #2]
 8003ef8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003efc:	d832      	bhi.n	8003f64 <RS485_Transmit+0x80>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8003efe:	4b1b      	ldr	r3, [pc, #108]	@ (8003f6c <RS485_Transmit+0x88>)
 8003f00:	781b      	ldrb	r3, [r3, #0]
 8003f02:	b2db      	uxtb	r3, r3
 8003f04:	3301      	adds	r3, #1
 8003f06:	425a      	negs	r2, r3
 8003f08:	f003 0307 	and.w	r3, r3, #7
 8003f0c:	f002 0207 	and.w	r2, r2, #7
 8003f10:	bf58      	it	pl
 8003f12:	4253      	negpl	r3, r2
 8003f14:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 8003f16:	4b16      	ldr	r3, [pc, #88]	@ (8003f70 <RS485_Transmit+0x8c>)
 8003f18:	781b      	ldrb	r3, [r3, #0]
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	7bfa      	ldrb	r2, [r7, #15]
 8003f1e:	429a      	cmp	r2, r3
 8003f20:	d021      	beq.n	8003f66 <RS485_Transmit+0x82>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 8003f22:	4b12      	ldr	r3, [pc, #72]	@ (8003f6c <RS485_Transmit+0x88>)
 8003f24:	781b      	ldrb	r3, [r3, #0]
 8003f26:	b2db      	uxtb	r3, r3
 8003f28:	461a      	mov	r2, r3
 8003f2a:	4613      	mov	r3, r2
 8003f2c:	01db      	lsls	r3, r3, #7
 8003f2e:	4413      	add	r3, r2
 8003f30:	005b      	lsls	r3, r3, #1
 8003f32:	4a10      	ldr	r2, [pc, #64]	@ (8003f74 <RS485_Transmit+0x90>)
 8003f34:	4413      	add	r3, r2
 8003f36:	887a      	ldrh	r2, [r7, #2]
 8003f38:	6879      	ldr	r1, [r7, #4]
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	f00c ff8f 	bl	8010e5e <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 8003f40:	4b0a      	ldr	r3, [pc, #40]	@ (8003f6c <RS485_Transmit+0x88>)
 8003f42:	781b      	ldrb	r3, [r3, #0]
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	4619      	mov	r1, r3
 8003f48:	4a0a      	ldr	r2, [pc, #40]	@ (8003f74 <RS485_Transmit+0x90>)
 8003f4a:	460b      	mov	r3, r1
 8003f4c:	01db      	lsls	r3, r3, #7
 8003f4e:	440b      	add	r3, r1
 8003f50:	005b      	lsls	r3, r3, #1
 8003f52:	4413      	add	r3, r2
 8003f54:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003f58:	887a      	ldrh	r2, [r7, #2]
 8003f5a:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 8003f5c:	4a03      	ldr	r2, [pc, #12]	@ (8003f6c <RS485_Transmit+0x88>)
 8003f5e:	7bfb      	ldrb	r3, [r7, #15]
 8003f60:	7013      	strb	r3, [r2, #0]
 8003f62:	e000      	b.n	8003f66 <RS485_Transmit+0x82>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8003f64:	bf00      	nop
    } else {
    	// TODO: Handle overflow...
    }
}
 8003f66:	3710      	adds	r7, #16
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bd80      	pop	{r7, pc}
 8003f6c:	200026ce 	.word	0x200026ce
 8003f70:	200026cf 	.word	0x200026cf
 8003f74:	20001ebc 	.word	0x20001ebc

08003f78 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b084      	sub	sp, #16
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
 8003f80:	460b      	mov	r3, r1
 8003f82:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a21      	ldr	r2, [pc, #132]	@ (8004010 <HAL_UARTEx_RxEventCallback+0x98>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d13b      	bne.n	8004006 <HAL_UARTEx_RxEventCallback+0x8e>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8003f8e:	4b21      	ldr	r3, [pc, #132]	@ (8004014 <HAL_UARTEx_RxEventCallback+0x9c>)
 8003f90:	781b      	ldrb	r3, [r3, #0]
 8003f92:	b2db      	uxtb	r3, r3
 8003f94:	3301      	adds	r3, #1
 8003f96:	425a      	negs	r2, r3
 8003f98:	f003 0307 	and.w	r3, r3, #7
 8003f9c:	f002 0207 	and.w	r2, r2, #7
 8003fa0:	bf58      	it	pl
 8003fa2:	4253      	negpl	r3, r2
 8003fa4:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 8003fa6:	4b1c      	ldr	r3, [pc, #112]	@ (8004018 <HAL_UARTEx_RxEventCallback+0xa0>)
 8003fa8:	781b      	ldrb	r3, [r3, #0]
 8003faa:	b2db      	uxtb	r3, r3
 8003fac:	7bfa      	ldrb	r2, [r7, #15]
 8003fae:	429a      	cmp	r2, r3
 8003fb0:	d023      	beq.n	8003ffa <HAL_UARTEx_RxEventCallback+0x82>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 8003fb2:	887b      	ldrh	r3, [r7, #2]
 8003fb4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fb8:	d81f      	bhi.n	8003ffa <HAL_UARTEx_RxEventCallback+0x82>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 8003fba:	4b16      	ldr	r3, [pc, #88]	@ (8004014 <HAL_UARTEx_RxEventCallback+0x9c>)
 8003fbc:	781b      	ldrb	r3, [r3, #0]
 8003fbe:	b2db      	uxtb	r3, r3
 8003fc0:	461a      	mov	r2, r3
 8003fc2:	4613      	mov	r3, r2
 8003fc4:	01db      	lsls	r3, r3, #7
 8003fc6:	4413      	add	r3, r2
 8003fc8:	005b      	lsls	r3, r3, #1
 8003fca:	4a14      	ldr	r2, [pc, #80]	@ (800401c <HAL_UARTEx_RxEventCallback+0xa4>)
 8003fcc:	4413      	add	r3, r2
 8003fce:	887a      	ldrh	r2, [r7, #2]
 8003fd0:	4913      	ldr	r1, [pc, #76]	@ (8004020 <HAL_UARTEx_RxEventCallback+0xa8>)
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f00c ff43 	bl	8010e5e <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 8003fd8:	4b0e      	ldr	r3, [pc, #56]	@ (8004014 <HAL_UARTEx_RxEventCallback+0x9c>)
 8003fda:	781b      	ldrb	r3, [r3, #0]
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	4619      	mov	r1, r3
 8003fe0:	4a0e      	ldr	r2, [pc, #56]	@ (800401c <HAL_UARTEx_RxEventCallback+0xa4>)
 8003fe2:	460b      	mov	r3, r1
 8003fe4:	01db      	lsls	r3, r3, #7
 8003fe6:	440b      	add	r3, r1
 8003fe8:	005b      	lsls	r3, r3, #1
 8003fea:	4413      	add	r3, r2
 8003fec:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003ff0:	887a      	ldrh	r2, [r7, #2]
 8003ff2:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 8003ff4:	4a07      	ldr	r2, [pc, #28]	@ (8004014 <HAL_UARTEx_RxEventCallback+0x9c>)
 8003ff6:	7bfb      	ldrb	r3, [r7, #15]
 8003ff8:	7013      	strb	r3, [r2, #0]
		} else {
			// TODO: Handle overflow...
		}

		// Ready for next reception
		HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8003ffa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003ffe:	4908      	ldr	r1, [pc, #32]	@ (8004020 <HAL_UARTEx_RxEventCallback+0xa8>)
 8004000:	4808      	ldr	r0, [pc, #32]	@ (8004024 <HAL_UARTEx_RxEventCallback+0xac>)
 8004002:	f007 ff8a 	bl	800bf1a <HAL_UARTEx_ReceiveToIdle_DMA>
	}
}
 8004006:	bf00      	nop
 8004008:	3710      	adds	r7, #16
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}
 800400e:	bf00      	nop
 8004010:	40013800 	.word	0x40013800
 8004014:	200026cc 	.word	0x200026cc
 8004018:	200026cd 	.word	0x200026cd
 800401c:	200016ac 	.word	0x200016ac
 8004020:	200015ac 	.word	0x200015ac
 8004024:	20001348 	.word	0x20001348

08004028 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 800402c:	4b0a      	ldr	r3, [pc, #40]	@ (8004058 <RS485_TCCallback+0x30>)
 800402e:	2200      	movs	r2, #0
 8004030:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 8004032:	f7ff ff05 	bl	8003e40 <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8004036:	4b09      	ldr	r3, [pc, #36]	@ (800405c <RS485_TCCallback+0x34>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	4b07      	ldr	r3, [pc, #28]	@ (800405c <RS485_TCCallback+0x34>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004044:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8004046:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800404a:	4905      	ldr	r1, [pc, #20]	@ (8004060 <RS485_TCCallback+0x38>)
 800404c:	4803      	ldr	r0, [pc, #12]	@ (800405c <RS485_TCCallback+0x34>)
 800404e:	f007 ff64 	bl	800bf1a <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 8004052:	bf00      	nop
 8004054:	bd80      	pop	{r7, pc}
 8004056:	bf00      	nop
 8004058:	200026d0 	.word	0x200026d0
 800405c:	20001348 	.word	0x20001348
 8004060:	200015ac 	.word	0x200015ac

08004064 <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 8004064:	b580      	push	{r7, lr}
 8004066:	b082      	sub	sp, #8
 8004068:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 800406a:	e02b      	b.n	80040c4 <RS485_ProcessPendingFrames+0x60>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 800406c:	4b1c      	ldr	r3, [pc, #112]	@ (80040e0 <RS485_ProcessPendingFrames+0x7c>)
 800406e:	781b      	ldrb	r3, [r3, #0]
 8004070:	b2db      	uxtb	r3, r3
 8004072:	461a      	mov	r2, r3
 8004074:	4613      	mov	r3, r2
 8004076:	01db      	lsls	r3, r3, #7
 8004078:	4413      	add	r3, r2
 800407a:	005b      	lsls	r3, r3, #1
 800407c:	4a19      	ldr	r2, [pc, #100]	@ (80040e4 <RS485_ProcessPendingFrames+0x80>)
 800407e:	4413      	add	r3, r2
 8004080:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 8004082:	4b17      	ldr	r3, [pc, #92]	@ (80040e0 <RS485_ProcessPendingFrames+0x7c>)
 8004084:	781b      	ldrb	r3, [r3, #0]
 8004086:	b2db      	uxtb	r3, r3
 8004088:	4619      	mov	r1, r3
 800408a:	4a16      	ldr	r2, [pc, #88]	@ (80040e4 <RS485_ProcessPendingFrames+0x80>)
 800408c:	460b      	mov	r3, r1
 800408e:	01db      	lsls	r3, r3, #7
 8004090:	440b      	add	r3, r1
 8004092:	005b      	lsls	r3, r3, #1
 8004094:	4413      	add	r3, r2
 8004096:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800409a:	881b      	ldrh	r3, [r3, #0]
 800409c:	807b      	strh	r3, [r7, #2]

		modbus_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 800409e:	887b      	ldrh	r3, [r7, #2]
 80040a0:	4619      	mov	r1, r3
 80040a2:	6878      	ldr	r0, [r7, #4]
 80040a4:	f7ff f81a 	bl	80030dc <modbus_handle_frame>

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 80040a8:	4b0d      	ldr	r3, [pc, #52]	@ (80040e0 <RS485_ProcessPendingFrames+0x7c>)
 80040aa:	781b      	ldrb	r3, [r3, #0]
 80040ac:	b2db      	uxtb	r3, r3
 80040ae:	3301      	adds	r3, #1
 80040b0:	425a      	negs	r2, r3
 80040b2:	f003 0307 	and.w	r3, r3, #7
 80040b6:	f002 0207 	and.w	r2, r2, #7
 80040ba:	bf58      	it	pl
 80040bc:	4253      	negpl	r3, r2
 80040be:	b2da      	uxtb	r2, r3
 80040c0:	4b07      	ldr	r3, [pc, #28]	@ (80040e0 <RS485_ProcessPendingFrames+0x7c>)
 80040c2:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 80040c4:	4b06      	ldr	r3, [pc, #24]	@ (80040e0 <RS485_ProcessPendingFrames+0x7c>)
 80040c6:	781b      	ldrb	r3, [r3, #0]
 80040c8:	b2da      	uxtb	r2, r3
 80040ca:	4b07      	ldr	r3, [pc, #28]	@ (80040e8 <RS485_ProcessPendingFrames+0x84>)
 80040cc:	781b      	ldrb	r3, [r3, #0]
 80040ce:	b2db      	uxtb	r3, r3
 80040d0:	429a      	cmp	r2, r3
 80040d2:	d1cb      	bne.n	800406c <RS485_ProcessPendingFrames+0x8>
	}
}
 80040d4:	bf00      	nop
 80040d6:	bf00      	nop
 80040d8:	3708      	adds	r7, #8
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}
 80040de:	bf00      	nop
 80040e0:	200026cd 	.word	0x200026cd
 80040e4:	200016ac 	.word	0x200016ac
 80040e8:	200026cc 	.word	0x200026cc

080040ec <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b082      	sub	sp, #8
 80040f0:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 80040f2:	4b36      	ldr	r3, [pc, #216]	@ (80041cc <RS485_TransmitPendingFrames+0xe0>)
 80040f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040f8:	2b20      	cmp	r3, #32
 80040fa:	d163      	bne.n	80041c4 <RS485_TransmitPendingFrames+0xd8>
 80040fc:	4b34      	ldr	r3, [pc, #208]	@ (80041d0 <RS485_TransmitPendingFrames+0xe4>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	2b01      	cmp	r3, #1
 8004102:	d05f      	beq.n	80041c4 <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 8004104:	4b33      	ldr	r3, [pc, #204]	@ (80041d4 <RS485_TransmitPendingFrames+0xe8>)
 8004106:	781b      	ldrb	r3, [r3, #0]
 8004108:	b2da      	uxtb	r2, r3
 800410a:	4b33      	ldr	r3, [pc, #204]	@ (80041d8 <RS485_TransmitPendingFrames+0xec>)
 800410c:	781b      	ldrb	r3, [r3, #0]
 800410e:	b2db      	uxtb	r3, r3
 8004110:	429a      	cmp	r2, r3
 8004112:	d057      	beq.n	80041c4 <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 8004114:	4b2e      	ldr	r3, [pc, #184]	@ (80041d0 <RS485_TransmitPendingFrames+0xe4>)
 8004116:	2201      	movs	r2, #1
 8004118:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 800411a:	4b2e      	ldr	r3, [pc, #184]	@ (80041d4 <RS485_TransmitPendingFrames+0xe8>)
 800411c:	781b      	ldrb	r3, [r3, #0]
 800411e:	b2db      	uxtb	r3, r3
 8004120:	461a      	mov	r2, r3
 8004122:	4613      	mov	r3, r2
 8004124:	01db      	lsls	r3, r3, #7
 8004126:	4413      	add	r3, r2
 8004128:	005b      	lsls	r3, r3, #1
 800412a:	4a2c      	ldr	r2, [pc, #176]	@ (80041dc <RS485_TransmitPendingFrames+0xf0>)
 800412c:	4413      	add	r3, r2
 800412e:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 8004130:	4b28      	ldr	r3, [pc, #160]	@ (80041d4 <RS485_TransmitPendingFrames+0xe8>)
 8004132:	781b      	ldrb	r3, [r3, #0]
 8004134:	b2db      	uxtb	r3, r3
 8004136:	4619      	mov	r1, r3
 8004138:	4a28      	ldr	r2, [pc, #160]	@ (80041dc <RS485_TransmitPendingFrames+0xf0>)
 800413a:	460b      	mov	r3, r1
 800413c:	01db      	lsls	r3, r3, #7
 800413e:	440b      	add	r3, r1
 8004140:	005b      	lsls	r3, r3, #1
 8004142:	4413      	add	r3, r2
 8004144:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004148:	881b      	ldrh	r3, [r3, #0]
 800414a:	807b      	strh	r3, [r7, #2]

			RS485_SetTransmitMode();
 800414c:	f7ff fe60 	bl	8003e10 <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8004150:	4b1e      	ldr	r3, [pc, #120]	@ (80041cc <RS485_TransmitPendingFrames+0xe0>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	4b1d      	ldr	r3, [pc, #116]	@ (80041cc <RS485_TransmitPendingFrames+0xe0>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800415e:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 8004160:	887b      	ldrh	r3, [r7, #2]
 8004162:	461a      	mov	r2, r3
 8004164:	6879      	ldr	r1, [r7, #4]
 8004166:	4819      	ldr	r0, [pc, #100]	@ (80041cc <RS485_TransmitPendingFrames+0xe0>)
 8004168:	f006 fab0 	bl	800a6cc <HAL_UART_Transmit_DMA>
 800416c:	4603      	mov	r3, r0
 800416e:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 8004170:	4b16      	ldr	r3, [pc, #88]	@ (80041cc <RS485_TransmitPendingFrames+0xe0>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	4b15      	ldr	r3, [pc, #84]	@ (80041cc <RS485_TransmitPendingFrames+0xe0>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800417e:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 8004180:	787b      	ldrb	r3, [r7, #1]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d010      	beq.n	80041a8 <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 8004186:	f7ff fe5b 	bl	8003e40 <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 800418a:	4b10      	ldr	r3, [pc, #64]	@ (80041cc <RS485_TransmitPendingFrames+0xe0>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	4b0e      	ldr	r3, [pc, #56]	@ (80041cc <RS485_TransmitPendingFrames+0xe0>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004198:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 800419a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800419e:	4910      	ldr	r1, [pc, #64]	@ (80041e0 <RS485_TransmitPendingFrames+0xf4>)
 80041a0:	480a      	ldr	r0, [pc, #40]	@ (80041cc <RS485_TransmitPendingFrames+0xe0>)
 80041a2:	f007 feba 	bl	800bf1a <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 80041a6:	e00d      	b.n	80041c4 <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 80041a8:	4b0a      	ldr	r3, [pc, #40]	@ (80041d4 <RS485_TransmitPendingFrames+0xe8>)
 80041aa:	781b      	ldrb	r3, [r3, #0]
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	3301      	adds	r3, #1
 80041b0:	425a      	negs	r2, r3
 80041b2:	f003 0307 	and.w	r3, r3, #7
 80041b6:	f002 0207 	and.w	r2, r2, #7
 80041ba:	bf58      	it	pl
 80041bc:	4253      	negpl	r3, r2
 80041be:	b2da      	uxtb	r2, r3
 80041c0:	4b04      	ldr	r3, [pc, #16]	@ (80041d4 <RS485_TransmitPendingFrames+0xe8>)
 80041c2:	701a      	strb	r2, [r3, #0]
}
 80041c4:	bf00      	nop
 80041c6:	3708      	adds	r7, #8
 80041c8:	46bd      	mov	sp, r7
 80041ca:	bd80      	pop	{r7, pc}
 80041cc:	20001348 	.word	0x20001348
 80041d0:	200026d0 	.word	0x200026d0
 80041d4:	200026cf 	.word	0x200026cf
 80041d8:	200026ce 	.word	0x200026ce
 80041dc:	20001ebc 	.word	0x20001ebc
 80041e0:	200015ac 	.word	0x200015ac

080041e4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80041e4:	480d      	ldr	r0, [pc, #52]	@ (800421c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80041e6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80041e8:	f7fe ff2e 	bl	8003048 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80041ec:	480c      	ldr	r0, [pc, #48]	@ (8004220 <LoopForever+0x6>)
  ldr r1, =_edata
 80041ee:	490d      	ldr	r1, [pc, #52]	@ (8004224 <LoopForever+0xa>)
  ldr r2, =_sidata
 80041f0:	4a0d      	ldr	r2, [pc, #52]	@ (8004228 <LoopForever+0xe>)
  movs r3, #0
 80041f2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80041f4:	e002      	b.n	80041fc <LoopCopyDataInit>

080041f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80041f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80041f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80041fa:	3304      	adds	r3, #4

080041fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80041fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80041fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004200:	d3f9      	bcc.n	80041f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004202:	4a0a      	ldr	r2, [pc, #40]	@ (800422c <LoopForever+0x12>)
  ldr r4, =_ebss
 8004204:	4c0a      	ldr	r4, [pc, #40]	@ (8004230 <LoopForever+0x16>)
  movs r3, #0
 8004206:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004208:	e001      	b.n	800420e <LoopFillZerobss>

0800420a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800420a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800420c:	3204      	adds	r2, #4

0800420e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800420e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004210:	d3fb      	bcc.n	800420a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8004212:	f00c fdfd 	bl	8010e10 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004216:	f7fd ff8b 	bl	8002130 <main>

0800421a <LoopForever>:

LoopForever:
    b LoopForever
 800421a:	e7fe      	b.n	800421a <LoopForever>
  ldr   r0, =_estack
 800421c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8004220:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004224:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 8004228:	08014f2c 	.word	0x08014f2c
  ldr r2, =_sbss
 800422c:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 8004230:	20003a04 	.word	0x20003a04

08004234 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004234:	e7fe      	b.n	8004234 <ADC1_2_IRQHandler>

08004236 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004236:	b580      	push	{r7, lr}
 8004238:	b082      	sub	sp, #8
 800423a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800423c:	2300      	movs	r3, #0
 800423e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004240:	2003      	movs	r0, #3
 8004242:	f001 fd8b 	bl	8005d5c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004246:	200f      	movs	r0, #15
 8004248:	f000 f80e 	bl	8004268 <HAL_InitTick>
 800424c:	4603      	mov	r3, r0
 800424e:	2b00      	cmp	r3, #0
 8004250:	d002      	beq.n	8004258 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	71fb      	strb	r3, [r7, #7]
 8004256:	e001      	b.n	800425c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004258:	f7fe fb62 	bl	8002920 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800425c:	79fb      	ldrb	r3, [r7, #7]

}
 800425e:	4618      	mov	r0, r3
 8004260:	3708      	adds	r7, #8
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
	...

08004268 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b084      	sub	sp, #16
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004270:	2300      	movs	r3, #0
 8004272:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8004274:	4b16      	ldr	r3, [pc, #88]	@ (80042d0 <HAL_InitTick+0x68>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d022      	beq.n	80042c2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800427c:	4b15      	ldr	r3, [pc, #84]	@ (80042d4 <HAL_InitTick+0x6c>)
 800427e:	681a      	ldr	r2, [r3, #0]
 8004280:	4b13      	ldr	r3, [pc, #76]	@ (80042d0 <HAL_InitTick+0x68>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004288:	fbb1 f3f3 	udiv	r3, r1, r3
 800428c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004290:	4618      	mov	r0, r3
 8004292:	f001 fd96 	bl	8005dc2 <HAL_SYSTICK_Config>
 8004296:	4603      	mov	r3, r0
 8004298:	2b00      	cmp	r3, #0
 800429a:	d10f      	bne.n	80042bc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2b0f      	cmp	r3, #15
 80042a0:	d809      	bhi.n	80042b6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80042a2:	2200      	movs	r2, #0
 80042a4:	6879      	ldr	r1, [r7, #4]
 80042a6:	f04f 30ff 	mov.w	r0, #4294967295
 80042aa:	f001 fd62 	bl	8005d72 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80042ae:	4a0a      	ldr	r2, [pc, #40]	@ (80042d8 <HAL_InitTick+0x70>)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6013      	str	r3, [r2, #0]
 80042b4:	e007      	b.n	80042c6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	73fb      	strb	r3, [r7, #15]
 80042ba:	e004      	b.n	80042c6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80042bc:	2301      	movs	r3, #1
 80042be:	73fb      	strb	r3, [r7, #15]
 80042c0:	e001      	b.n	80042c6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80042c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	3710      	adds	r7, #16
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}
 80042d0:	2000000c 	.word	0x2000000c
 80042d4:	20000004 	.word	0x20000004
 80042d8:	20000008 	.word	0x20000008

080042dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80042dc:	b480      	push	{r7}
 80042de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80042e0:	4b05      	ldr	r3, [pc, #20]	@ (80042f8 <HAL_IncTick+0x1c>)
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	4b05      	ldr	r3, [pc, #20]	@ (80042fc <HAL_IncTick+0x20>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4413      	add	r3, r2
 80042ea:	4a03      	ldr	r2, [pc, #12]	@ (80042f8 <HAL_IncTick+0x1c>)
 80042ec:	6013      	str	r3, [r2, #0]
}
 80042ee:	bf00      	nop
 80042f0:	46bd      	mov	sp, r7
 80042f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f6:	4770      	bx	lr
 80042f8:	200026d4 	.word	0x200026d4
 80042fc:	2000000c 	.word	0x2000000c

08004300 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004300:	b480      	push	{r7}
 8004302:	af00      	add	r7, sp, #0
  return uwTick;
 8004304:	4b03      	ldr	r3, [pc, #12]	@ (8004314 <HAL_GetTick+0x14>)
 8004306:	681b      	ldr	r3, [r3, #0]
}
 8004308:	4618      	mov	r0, r3
 800430a:	46bd      	mov	sp, r7
 800430c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004310:	4770      	bx	lr
 8004312:	bf00      	nop
 8004314:	200026d4 	.word	0x200026d4

08004318 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b084      	sub	sp, #16
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004320:	f7ff ffee 	bl	8004300 <HAL_GetTick>
 8004324:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004330:	d004      	beq.n	800433c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8004332:	4b09      	ldr	r3, [pc, #36]	@ (8004358 <HAL_Delay+0x40>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	68fa      	ldr	r2, [r7, #12]
 8004338:	4413      	add	r3, r2
 800433a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800433c:	bf00      	nop
 800433e:	f7ff ffdf 	bl	8004300 <HAL_GetTick>
 8004342:	4602      	mov	r2, r0
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	1ad3      	subs	r3, r2, r3
 8004348:	68fa      	ldr	r2, [r7, #12]
 800434a:	429a      	cmp	r2, r3
 800434c:	d8f7      	bhi.n	800433e <HAL_Delay+0x26>
  {
  }
}
 800434e:	bf00      	nop
 8004350:	bf00      	nop
 8004352:	3710      	adds	r7, #16
 8004354:	46bd      	mov	sp, r7
 8004356:	bd80      	pop	{r7, pc}
 8004358:	2000000c 	.word	0x2000000c

0800435c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800435c:	b480      	push	{r7}
 800435e:	b083      	sub	sp, #12
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
 8004364:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	689b      	ldr	r3, [r3, #8]
 800436a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	431a      	orrs	r2, r3
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	609a      	str	r2, [r3, #8]
}
 8004376:	bf00      	nop
 8004378:	370c      	adds	r7, #12
 800437a:	46bd      	mov	sp, r7
 800437c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004380:	4770      	bx	lr

08004382 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004382:	b480      	push	{r7}
 8004384:	b083      	sub	sp, #12
 8004386:	af00      	add	r7, sp, #0
 8004388:	6078      	str	r0, [r7, #4]
 800438a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	431a      	orrs	r2, r3
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	609a      	str	r2, [r3, #8]
}
 800439c:	bf00      	nop
 800439e:	370c      	adds	r7, #12
 80043a0:	46bd      	mov	sp, r7
 80043a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a6:	4770      	bx	lr

080043a8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b083      	sub	sp, #12
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	370c      	adds	r7, #12
 80043bc:	46bd      	mov	sp, r7
 80043be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c2:	4770      	bx	lr

080043c4 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b087      	sub	sp, #28
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	60f8      	str	r0, [r7, #12]
 80043cc:	60b9      	str	r1, [r7, #8]
 80043ce:	607a      	str	r2, [r7, #4]
 80043d0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	3360      	adds	r3, #96	@ 0x60
 80043d6:	461a      	mov	r2, r3
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	009b      	lsls	r3, r3, #2
 80043dc:	4413      	add	r3, r2
 80043de:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	681a      	ldr	r2, [r3, #0]
 80043e4:	4b08      	ldr	r3, [pc, #32]	@ (8004408 <LL_ADC_SetOffset+0x44>)
 80043e6:	4013      	ands	r3, r2
 80043e8:	687a      	ldr	r2, [r7, #4]
 80043ea:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80043ee:	683a      	ldr	r2, [r7, #0]
 80043f0:	430a      	orrs	r2, r1
 80043f2:	4313      	orrs	r3, r2
 80043f4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80043fc:	bf00      	nop
 80043fe:	371c      	adds	r7, #28
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr
 8004408:	03fff000 	.word	0x03fff000

0800440c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800440c:	b480      	push	{r7}
 800440e:	b085      	sub	sp, #20
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
 8004414:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	3360      	adds	r3, #96	@ 0x60
 800441a:	461a      	mov	r2, r3
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	4413      	add	r3, r2
 8004422:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800442c:	4618      	mov	r0, r3
 800442e:	3714      	adds	r7, #20
 8004430:	46bd      	mov	sp, r7
 8004432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004436:	4770      	bx	lr

08004438 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004438:	b480      	push	{r7}
 800443a:	b087      	sub	sp, #28
 800443c:	af00      	add	r7, sp, #0
 800443e:	60f8      	str	r0, [r7, #12]
 8004440:	60b9      	str	r1, [r7, #8]
 8004442:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	3360      	adds	r3, #96	@ 0x60
 8004448:	461a      	mov	r2, r3
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	009b      	lsls	r3, r3, #2
 800444e:	4413      	add	r3, r2
 8004450:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	431a      	orrs	r2, r3
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8004462:	bf00      	nop
 8004464:	371c      	adds	r7, #28
 8004466:	46bd      	mov	sp, r7
 8004468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446c:	4770      	bx	lr

0800446e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800446e:	b480      	push	{r7}
 8004470:	b087      	sub	sp, #28
 8004472:	af00      	add	r7, sp, #0
 8004474:	60f8      	str	r0, [r7, #12]
 8004476:	60b9      	str	r1, [r7, #8]
 8004478:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	3360      	adds	r3, #96	@ 0x60
 800447e:	461a      	mov	r2, r3
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	4413      	add	r3, r2
 8004486:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	431a      	orrs	r2, r3
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8004498:	bf00      	nop
 800449a:	371c      	adds	r7, #28
 800449c:	46bd      	mov	sp, r7
 800449e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a2:	4770      	bx	lr

080044a4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b087      	sub	sp, #28
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	60f8      	str	r0, [r7, #12]
 80044ac:	60b9      	str	r1, [r7, #8]
 80044ae:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	3360      	adds	r3, #96	@ 0x60
 80044b4:	461a      	mov	r2, r3
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	009b      	lsls	r3, r3, #2
 80044ba:	4413      	add	r3, r2
 80044bc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80044be:	697b      	ldr	r3, [r7, #20]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	431a      	orrs	r2, r3
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80044ce:	bf00      	nop
 80044d0:	371c      	adds	r7, #28
 80044d2:	46bd      	mov	sp, r7
 80044d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d8:	4770      	bx	lr

080044da <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80044da:	b480      	push	{r7}
 80044dc:	b083      	sub	sp, #12
 80044de:	af00      	add	r7, sp, #0
 80044e0:	6078      	str	r0, [r7, #4]
 80044e2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	695b      	ldr	r3, [r3, #20]
 80044e8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	431a      	orrs	r2, r3
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	615a      	str	r2, [r3, #20]
}
 80044f4:	bf00      	nop
 80044f6:	370c      	adds	r7, #12
 80044f8:	46bd      	mov	sp, r7
 80044fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fe:	4770      	bx	lr

08004500 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004500:	b480      	push	{r7}
 8004502:	b083      	sub	sp, #12
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	68db      	ldr	r3, [r3, #12]
 800450c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004510:	2b00      	cmp	r3, #0
 8004512:	d101      	bne.n	8004518 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004514:	2301      	movs	r3, #1
 8004516:	e000      	b.n	800451a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004518:	2300      	movs	r3, #0
}
 800451a:	4618      	mov	r0, r3
 800451c:	370c      	adds	r7, #12
 800451e:	46bd      	mov	sp, r7
 8004520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004524:	4770      	bx	lr

08004526 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004526:	b480      	push	{r7}
 8004528:	b087      	sub	sp, #28
 800452a:	af00      	add	r7, sp, #0
 800452c:	60f8      	str	r0, [r7, #12]
 800452e:	60b9      	str	r1, [r7, #8]
 8004530:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	3330      	adds	r3, #48	@ 0x30
 8004536:	461a      	mov	r2, r3
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	0a1b      	lsrs	r3, r3, #8
 800453c:	009b      	lsls	r3, r3, #2
 800453e:	f003 030c 	and.w	r3, r3, #12
 8004542:	4413      	add	r3, r2
 8004544:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	f003 031f 	and.w	r3, r3, #31
 8004550:	211f      	movs	r1, #31
 8004552:	fa01 f303 	lsl.w	r3, r1, r3
 8004556:	43db      	mvns	r3, r3
 8004558:	401a      	ands	r2, r3
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	0e9b      	lsrs	r3, r3, #26
 800455e:	f003 011f 	and.w	r1, r3, #31
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	f003 031f 	and.w	r3, r3, #31
 8004568:	fa01 f303 	lsl.w	r3, r1, r3
 800456c:	431a      	orrs	r2, r3
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004572:	bf00      	nop
 8004574:	371c      	adds	r7, #28
 8004576:	46bd      	mov	sp, r7
 8004578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457c:	4770      	bx	lr

0800457e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800457e:	b480      	push	{r7}
 8004580:	b087      	sub	sp, #28
 8004582:	af00      	add	r7, sp, #0
 8004584:	60f8      	str	r0, [r7, #12]
 8004586:	60b9      	str	r1, [r7, #8]
 8004588:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	3314      	adds	r3, #20
 800458e:	461a      	mov	r2, r3
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	0e5b      	lsrs	r3, r3, #25
 8004594:	009b      	lsls	r3, r3, #2
 8004596:	f003 0304 	and.w	r3, r3, #4
 800459a:	4413      	add	r3, r2
 800459c:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	681a      	ldr	r2, [r3, #0]
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	0d1b      	lsrs	r3, r3, #20
 80045a6:	f003 031f 	and.w	r3, r3, #31
 80045aa:	2107      	movs	r1, #7
 80045ac:	fa01 f303 	lsl.w	r3, r1, r3
 80045b0:	43db      	mvns	r3, r3
 80045b2:	401a      	ands	r2, r3
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	0d1b      	lsrs	r3, r3, #20
 80045b8:	f003 031f 	and.w	r3, r3, #31
 80045bc:	6879      	ldr	r1, [r7, #4]
 80045be:	fa01 f303 	lsl.w	r3, r1, r3
 80045c2:	431a      	orrs	r2, r3
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80045c8:	bf00      	nop
 80045ca:	371c      	adds	r7, #28
 80045cc:	46bd      	mov	sp, r7
 80045ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d2:	4770      	bx	lr

080045d4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b085      	sub	sp, #20
 80045d8:	af00      	add	r7, sp, #0
 80045da:	60f8      	str	r0, [r7, #12]
 80045dc:	60b9      	str	r1, [r7, #8]
 80045de:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045ec:	43db      	mvns	r3, r3
 80045ee:	401a      	ands	r2, r3
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	f003 0318 	and.w	r3, r3, #24
 80045f6:	4908      	ldr	r1, [pc, #32]	@ (8004618 <LL_ADC_SetChannelSingleDiff+0x44>)
 80045f8:	40d9      	lsrs	r1, r3
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	400b      	ands	r3, r1
 80045fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004602:	431a      	orrs	r2, r3
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800460a:	bf00      	nop
 800460c:	3714      	adds	r7, #20
 800460e:	46bd      	mov	sp, r7
 8004610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004614:	4770      	bx	lr
 8004616:	bf00      	nop
 8004618:	0007ffff 	.word	0x0007ffff

0800461c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800461c:	b480      	push	{r7}
 800461e:	b083      	sub	sp, #12
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	f003 031f 	and.w	r3, r3, #31
}
 800462c:	4618      	mov	r0, r3
 800462e:	370c      	adds	r7, #12
 8004630:	46bd      	mov	sp, r7
 8004632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004636:	4770      	bx	lr

08004638 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004638:	b480      	push	{r7}
 800463a:	b083      	sub	sp, #12
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	689b      	ldr	r3, [r3, #8]
 8004644:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8004648:	4618      	mov	r0, r3
 800464a:	370c      	adds	r7, #12
 800464c:	46bd      	mov	sp, r7
 800464e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004652:	4770      	bx	lr

08004654 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004654:	b480      	push	{r7}
 8004656:	b083      	sub	sp, #12
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004664:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004668:	687a      	ldr	r2, [r7, #4]
 800466a:	6093      	str	r3, [r2, #8]
}
 800466c:	bf00      	nop
 800466e:	370c      	adds	r7, #12
 8004670:	46bd      	mov	sp, r7
 8004672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004676:	4770      	bx	lr

08004678 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004678:	b480      	push	{r7}
 800467a:	b083      	sub	sp, #12
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	689b      	ldr	r3, [r3, #8]
 8004684:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004688:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800468c:	d101      	bne.n	8004692 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800468e:	2301      	movs	r3, #1
 8004690:	e000      	b.n	8004694 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004692:	2300      	movs	r3, #0
}
 8004694:	4618      	mov	r0, r3
 8004696:	370c      	adds	r7, #12
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr

080046a0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b083      	sub	sp, #12
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80046b0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80046b4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80046bc:	bf00      	nop
 80046be:	370c      	adds	r7, #12
 80046c0:	46bd      	mov	sp, r7
 80046c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c6:	4770      	bx	lr

080046c8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b083      	sub	sp, #12
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80046dc:	d101      	bne.n	80046e2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80046de:	2301      	movs	r3, #1
 80046e0:	e000      	b.n	80046e4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80046e2:	2300      	movs	r3, #0
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	370c      	adds	r7, #12
 80046e8:	46bd      	mov	sp, r7
 80046ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ee:	4770      	bx	lr

080046f0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80046f0:	b480      	push	{r7}
 80046f2:	b083      	sub	sp, #12
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004700:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004704:	f043 0201 	orr.w	r2, r3, #1
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800470c:	bf00      	nop
 800470e:	370c      	adds	r7, #12
 8004710:	46bd      	mov	sp, r7
 8004712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004716:	4770      	bx	lr

08004718 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004718:	b480      	push	{r7}
 800471a:	b083      	sub	sp, #12
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004728:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800472c:	f043 0202 	orr.w	r2, r3, #2
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004734:	bf00      	nop
 8004736:	370c      	adds	r7, #12
 8004738:	46bd      	mov	sp, r7
 800473a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473e:	4770      	bx	lr

08004740 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004740:	b480      	push	{r7}
 8004742:	b083      	sub	sp, #12
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	689b      	ldr	r3, [r3, #8]
 800474c:	f003 0301 	and.w	r3, r3, #1
 8004750:	2b01      	cmp	r3, #1
 8004752:	d101      	bne.n	8004758 <LL_ADC_IsEnabled+0x18>
 8004754:	2301      	movs	r3, #1
 8004756:	e000      	b.n	800475a <LL_ADC_IsEnabled+0x1a>
 8004758:	2300      	movs	r3, #0
}
 800475a:	4618      	mov	r0, r3
 800475c:	370c      	adds	r7, #12
 800475e:	46bd      	mov	sp, r7
 8004760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004764:	4770      	bx	lr

08004766 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8004766:	b480      	push	{r7}
 8004768:	b083      	sub	sp, #12
 800476a:	af00      	add	r7, sp, #0
 800476c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	689b      	ldr	r3, [r3, #8]
 8004772:	f003 0302 	and.w	r3, r3, #2
 8004776:	2b02      	cmp	r3, #2
 8004778:	d101      	bne.n	800477e <LL_ADC_IsDisableOngoing+0x18>
 800477a:	2301      	movs	r3, #1
 800477c:	e000      	b.n	8004780 <LL_ADC_IsDisableOngoing+0x1a>
 800477e:	2300      	movs	r3, #0
}
 8004780:	4618      	mov	r0, r3
 8004782:	370c      	adds	r7, #12
 8004784:	46bd      	mov	sp, r7
 8004786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478a:	4770      	bx	lr

0800478c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800478c:	b480      	push	{r7}
 800478e:	b083      	sub	sp, #12
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	689b      	ldr	r3, [r3, #8]
 8004798:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800479c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80047a0:	f043 0204 	orr.w	r2, r3, #4
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80047a8:	bf00      	nop
 80047aa:	370c      	adds	r7, #12
 80047ac:	46bd      	mov	sp, r7
 80047ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b2:	4770      	bx	lr

080047b4 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80047b4:	b480      	push	{r7}
 80047b6:	b083      	sub	sp, #12
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80047c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80047c8:	f043 0210 	orr.w	r2, r3, #16
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80047d0:	bf00      	nop
 80047d2:	370c      	adds	r7, #12
 80047d4:	46bd      	mov	sp, r7
 80047d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047da:	4770      	bx	lr

080047dc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80047dc:	b480      	push	{r7}
 80047de:	b083      	sub	sp, #12
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	f003 0304 	and.w	r3, r3, #4
 80047ec:	2b04      	cmp	r3, #4
 80047ee:	d101      	bne.n	80047f4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80047f0:	2301      	movs	r3, #1
 80047f2:	e000      	b.n	80047f6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80047f4:	2300      	movs	r3, #0
}
 80047f6:	4618      	mov	r0, r3
 80047f8:	370c      	adds	r7, #12
 80047fa:	46bd      	mov	sp, r7
 80047fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004800:	4770      	bx	lr

08004802 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8004802:	b480      	push	{r7}
 8004804:	b083      	sub	sp, #12
 8004806:	af00      	add	r7, sp, #0
 8004808:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004812:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004816:	f043 0220 	orr.w	r2, r3, #32
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800481e:	bf00      	nop
 8004820:	370c      	adds	r7, #12
 8004822:	46bd      	mov	sp, r7
 8004824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004828:	4770      	bx	lr

0800482a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800482a:	b480      	push	{r7}
 800482c:	b083      	sub	sp, #12
 800482e:	af00      	add	r7, sp, #0
 8004830:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	f003 0308 	and.w	r3, r3, #8
 800483a:	2b08      	cmp	r3, #8
 800483c:	d101      	bne.n	8004842 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800483e:	2301      	movs	r3, #1
 8004840:	e000      	b.n	8004844 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004842:	2300      	movs	r3, #0
}
 8004844:	4618      	mov	r0, r3
 8004846:	370c      	adds	r7, #12
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr

08004850 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004850:	b590      	push	{r4, r7, lr}
 8004852:	b089      	sub	sp, #36	@ 0x24
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004858:	2300      	movs	r3, #0
 800485a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800485c:	2300      	movs	r3, #0
 800485e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d101      	bne.n	800486a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	e167      	b.n	8004b3a <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	695b      	ldr	r3, [r3, #20]
 800486e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004874:	2b00      	cmp	r3, #0
 8004876:	d109      	bne.n	800488c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004878:	6878      	ldr	r0, [r7, #4]
 800487a:	f7fe f875 	bl	8002968 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2200      	movs	r2, #0
 8004882:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2200      	movs	r2, #0
 8004888:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4618      	mov	r0, r3
 8004892:	f7ff fef1 	bl	8004678 <LL_ADC_IsDeepPowerDownEnabled>
 8004896:	4603      	mov	r3, r0
 8004898:	2b00      	cmp	r3, #0
 800489a:	d004      	beq.n	80048a6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4618      	mov	r0, r3
 80048a2:	f7ff fed7 	bl	8004654 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4618      	mov	r0, r3
 80048ac:	f7ff ff0c 	bl	80046c8 <LL_ADC_IsInternalRegulatorEnabled>
 80048b0:	4603      	mov	r3, r0
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d115      	bne.n	80048e2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4618      	mov	r0, r3
 80048bc:	f7ff fef0 	bl	80046a0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80048c0:	4ba0      	ldr	r3, [pc, #640]	@ (8004b44 <HAL_ADC_Init+0x2f4>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	099b      	lsrs	r3, r3, #6
 80048c6:	4aa0      	ldr	r2, [pc, #640]	@ (8004b48 <HAL_ADC_Init+0x2f8>)
 80048c8:	fba2 2303 	umull	r2, r3, r2, r3
 80048cc:	099b      	lsrs	r3, r3, #6
 80048ce:	3301      	adds	r3, #1
 80048d0:	005b      	lsls	r3, r3, #1
 80048d2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80048d4:	e002      	b.n	80048dc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	3b01      	subs	r3, #1
 80048da:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d1f9      	bne.n	80048d6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4618      	mov	r0, r3
 80048e8:	f7ff feee 	bl	80046c8 <LL_ADC_IsInternalRegulatorEnabled>
 80048ec:	4603      	mov	r3, r0
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d10d      	bne.n	800490e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048f6:	f043 0210 	orr.w	r2, r3, #16
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004902:	f043 0201 	orr.w	r2, r3, #1
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4618      	mov	r0, r3
 8004914:	f7ff ff62 	bl	80047dc <LL_ADC_REG_IsConversionOngoing>
 8004918:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800491e:	f003 0310 	and.w	r3, r3, #16
 8004922:	2b00      	cmp	r3, #0
 8004924:	f040 8100 	bne.w	8004b28 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	2b00      	cmp	r3, #0
 800492c:	f040 80fc 	bne.w	8004b28 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004934:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004938:	f043 0202 	orr.w	r2, r3, #2
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4618      	mov	r0, r3
 8004946:	f7ff fefb 	bl	8004740 <LL_ADC_IsEnabled>
 800494a:	4603      	mov	r3, r0
 800494c:	2b00      	cmp	r3, #0
 800494e:	d111      	bne.n	8004974 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004950:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004954:	f7ff fef4 	bl	8004740 <LL_ADC_IsEnabled>
 8004958:	4604      	mov	r4, r0
 800495a:	487c      	ldr	r0, [pc, #496]	@ (8004b4c <HAL_ADC_Init+0x2fc>)
 800495c:	f7ff fef0 	bl	8004740 <LL_ADC_IsEnabled>
 8004960:	4603      	mov	r3, r0
 8004962:	4323      	orrs	r3, r4
 8004964:	2b00      	cmp	r3, #0
 8004966:	d105      	bne.n	8004974 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	4619      	mov	r1, r3
 800496e:	4878      	ldr	r0, [pc, #480]	@ (8004b50 <HAL_ADC_Init+0x300>)
 8004970:	f7ff fcf4 	bl	800435c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	7f5b      	ldrb	r3, [r3, #29]
 8004978:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800497e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8004984:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800498a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004992:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004994:	4313      	orrs	r3, r2
 8004996:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800499e:	2b01      	cmp	r3, #1
 80049a0:	d106      	bne.n	80049b0 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049a6:	3b01      	subs	r3, #1
 80049a8:	045b      	lsls	r3, r3, #17
 80049aa:	69ba      	ldr	r2, [r7, #24]
 80049ac:	4313      	orrs	r3, r2
 80049ae:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d009      	beq.n	80049cc <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049bc:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049c4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80049c6:	69ba      	ldr	r2, [r7, #24]
 80049c8:	4313      	orrs	r3, r2
 80049ca:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	68da      	ldr	r2, [r3, #12]
 80049d2:	4b60      	ldr	r3, [pc, #384]	@ (8004b54 <HAL_ADC_Init+0x304>)
 80049d4:	4013      	ands	r3, r2
 80049d6:	687a      	ldr	r2, [r7, #4]
 80049d8:	6812      	ldr	r2, [r2, #0]
 80049da:	69b9      	ldr	r1, [r7, #24]
 80049dc:	430b      	orrs	r3, r1
 80049de:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	691b      	ldr	r3, [r3, #16]
 80049e6:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	430a      	orrs	r2, r1
 80049f4:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4618      	mov	r0, r3
 80049fc:	f7ff ff15 	bl	800482a <LL_ADC_INJ_IsConversionOngoing>
 8004a00:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d16d      	bne.n	8004ae4 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004a08:	693b      	ldr	r3, [r7, #16]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d16a      	bne.n	8004ae4 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004a12:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004a1a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004a1c:	4313      	orrs	r3, r2
 8004a1e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	68db      	ldr	r3, [r3, #12]
 8004a26:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004a2a:	f023 0302 	bic.w	r3, r3, #2
 8004a2e:	687a      	ldr	r2, [r7, #4]
 8004a30:	6812      	ldr	r2, [r2, #0]
 8004a32:	69b9      	ldr	r1, [r7, #24]
 8004a34:	430b      	orrs	r3, r1
 8004a36:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	691b      	ldr	r3, [r3, #16]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d017      	beq.n	8004a70 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	691a      	ldr	r2, [r3, #16]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004a4e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004a58:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004a5c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004a60:	687a      	ldr	r2, [r7, #4]
 8004a62:	6911      	ldr	r1, [r2, #16]
 8004a64:	687a      	ldr	r2, [r7, #4]
 8004a66:	6812      	ldr	r2, [r2, #0]
 8004a68:	430b      	orrs	r3, r1
 8004a6a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8004a6e:	e013      	b.n	8004a98 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	691a      	ldr	r2, [r3, #16]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004a7e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004a88:	687a      	ldr	r2, [r7, #4]
 8004a8a:	6812      	ldr	r2, [r2, #0]
 8004a8c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004a90:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004a94:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a9e:	2b01      	cmp	r3, #1
 8004aa0:	d118      	bne.n	8004ad4 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	691b      	ldr	r3, [r3, #16]
 8004aa8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004aac:	f023 0304 	bic.w	r3, r3, #4
 8004ab0:	687a      	ldr	r2, [r7, #4]
 8004ab2:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8004ab4:	687a      	ldr	r2, [r7, #4]
 8004ab6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004ab8:	4311      	orrs	r1, r2
 8004aba:	687a      	ldr	r2, [r7, #4]
 8004abc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004abe:	4311      	orrs	r1, r2
 8004ac0:	687a      	ldr	r2, [r7, #4]
 8004ac2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004ac4:	430a      	orrs	r2, r1
 8004ac6:	431a      	orrs	r2, r3
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f042 0201 	orr.w	r2, r2, #1
 8004ad0:	611a      	str	r2, [r3, #16]
 8004ad2:	e007      	b.n	8004ae4 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	691a      	ldr	r2, [r3, #16]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f022 0201 	bic.w	r2, r2, #1
 8004ae2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	695b      	ldr	r3, [r3, #20]
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	d10c      	bne.n	8004b06 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004af2:	f023 010f 	bic.w	r1, r3, #15
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6a1b      	ldr	r3, [r3, #32]
 8004afa:	1e5a      	subs	r2, r3, #1
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	430a      	orrs	r2, r1
 8004b02:	631a      	str	r2, [r3, #48]	@ 0x30
 8004b04:	e007      	b.n	8004b16 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f022 020f 	bic.w	r2, r2, #15
 8004b14:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b1a:	f023 0303 	bic.w	r3, r3, #3
 8004b1e:	f043 0201 	orr.w	r2, r3, #1
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004b26:	e007      	b.n	8004b38 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b2c:	f043 0210 	orr.w	r2, r3, #16
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004b34:	2301      	movs	r3, #1
 8004b36:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004b38:	7ffb      	ldrb	r3, [r7, #31]
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	3724      	adds	r7, #36	@ 0x24
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd90      	pop	{r4, r7, pc}
 8004b42:	bf00      	nop
 8004b44:	20000004 	.word	0x20000004
 8004b48:	053e2d63 	.word	0x053e2d63
 8004b4c:	50000100 	.word	0x50000100
 8004b50:	50000300 	.word	0x50000300
 8004b54:	fff04007 	.word	0xfff04007

08004b58 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b086      	sub	sp, #24
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004b60:	4859      	ldr	r0, [pc, #356]	@ (8004cc8 <HAL_ADC_Start+0x170>)
 8004b62:	f7ff fd5b 	bl	800461c <LL_ADC_GetMultimode>
 8004b66:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	f7ff fe35 	bl	80047dc <LL_ADC_REG_IsConversionOngoing>
 8004b72:	4603      	mov	r3, r0
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	f040 809f 	bne.w	8004cb8 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004b80:	2b01      	cmp	r3, #1
 8004b82:	d101      	bne.n	8004b88 <HAL_ADC_Start+0x30>
 8004b84:	2302      	movs	r3, #2
 8004b86:	e09a      	b.n	8004cbe <HAL_ADC_Start+0x166>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2201      	movs	r2, #1
 8004b8c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004b90:	6878      	ldr	r0, [r7, #4]
 8004b92:	f000 fe63 	bl	800585c <ADC_Enable>
 8004b96:	4603      	mov	r3, r0
 8004b98:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004b9a:	7dfb      	ldrb	r3, [r7, #23]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	f040 8086 	bne.w	8004cae <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ba6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004baa:	f023 0301 	bic.w	r3, r3, #1
 8004bae:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4a44      	ldr	r2, [pc, #272]	@ (8004ccc <HAL_ADC_Start+0x174>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d002      	beq.n	8004bc6 <HAL_ADC_Start+0x6e>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	e001      	b.n	8004bca <HAL_ADC_Start+0x72>
 8004bc6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004bca:	687a      	ldr	r2, [r7, #4]
 8004bcc:	6812      	ldr	r2, [r2, #0]
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d002      	beq.n	8004bd8 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d105      	bne.n	8004be4 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bdc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004be8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004bec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bf0:	d106      	bne.n	8004c00 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bf6:	f023 0206 	bic.w	r2, r3, #6
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	661a      	str	r2, [r3, #96]	@ 0x60
 8004bfe:	e002      	b.n	8004c06 <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2200      	movs	r2, #0
 8004c04:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	221c      	movs	r2, #28
 8004c0c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2200      	movs	r2, #0
 8004c12:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a2c      	ldr	r2, [pc, #176]	@ (8004ccc <HAL_ADC_Start+0x174>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d002      	beq.n	8004c26 <HAL_ADC_Start+0xce>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	e001      	b.n	8004c2a <HAL_ADC_Start+0xd2>
 8004c26:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004c2a:	687a      	ldr	r2, [r7, #4]
 8004c2c:	6812      	ldr	r2, [r2, #0]
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d008      	beq.n	8004c44 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004c32:	693b      	ldr	r3, [r7, #16]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d005      	beq.n	8004c44 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	2b05      	cmp	r3, #5
 8004c3c:	d002      	beq.n	8004c44 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	2b09      	cmp	r3, #9
 8004c42:	d114      	bne.n	8004c6e <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	68db      	ldr	r3, [r3, #12]
 8004c4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d007      	beq.n	8004c62 <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c56:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004c5a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4618      	mov	r0, r3
 8004c68:	f7ff fd90 	bl	800478c <LL_ADC_REG_StartConversion>
 8004c6c:	e026      	b.n	8004cbc <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c72:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a13      	ldr	r2, [pc, #76]	@ (8004ccc <HAL_ADC_Start+0x174>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d002      	beq.n	8004c8a <HAL_ADC_Start+0x132>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	e001      	b.n	8004c8e <HAL_ADC_Start+0x136>
 8004c8a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004c8e:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	68db      	ldr	r3, [r3, #12]
 8004c94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d00f      	beq.n	8004cbc <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ca0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004ca4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004cac:	e006      	b.n	8004cbc <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8004cb6:	e001      	b.n	8004cbc <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004cb8:	2302      	movs	r3, #2
 8004cba:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004cbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	3718      	adds	r7, #24
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}
 8004cc6:	bf00      	nop
 8004cc8:	50000300 	.word	0x50000300
 8004ccc:	50000100 	.word	0x50000100

08004cd0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b084      	sub	sp, #16
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004cde:	2b01      	cmp	r3, #1
 8004ce0:	d101      	bne.n	8004ce6 <HAL_ADC_Stop+0x16>
 8004ce2:	2302      	movs	r3, #2
 8004ce4:	e023      	b.n	8004d2e <HAL_ADC_Stop+0x5e>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2201      	movs	r2, #1
 8004cea:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8004cee:	2103      	movs	r1, #3
 8004cf0:	6878      	ldr	r0, [r7, #4]
 8004cf2:	f000 fcf7 	bl	80056e4 <ADC_ConversionStop>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8004cfa:	7bfb      	ldrb	r3, [r7, #15]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d111      	bne.n	8004d24 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8004d00:	6878      	ldr	r0, [r7, #4]
 8004d02:	f000 fe31 	bl	8005968 <ADC_Disable>
 8004d06:	4603      	mov	r3, r0
 8004d08:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004d0a:	7bfb      	ldrb	r3, [r7, #15]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d109      	bne.n	8004d24 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d14:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004d18:	f023 0301 	bic.w	r3, r3, #1
 8004d1c:	f043 0201 	orr.w	r2, r3, #1
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2200      	movs	r2, #0
 8004d28:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004d2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3710      	adds	r7, #16
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}
	...

08004d38 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b088      	sub	sp, #32
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
 8004d40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004d42:	4867      	ldr	r0, [pc, #412]	@ (8004ee0 <HAL_ADC_PollForConversion+0x1a8>)
 8004d44:	f7ff fc6a 	bl	800461c <LL_ADC_GetMultimode>
 8004d48:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	699b      	ldr	r3, [r3, #24]
 8004d4e:	2b08      	cmp	r3, #8
 8004d50:	d102      	bne.n	8004d58 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8004d52:	2308      	movs	r3, #8
 8004d54:	61fb      	str	r3, [r7, #28]
 8004d56:	e02a      	b.n	8004dae <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d005      	beq.n	8004d6a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	2b05      	cmp	r3, #5
 8004d62:	d002      	beq.n	8004d6a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004d64:	697b      	ldr	r3, [r7, #20]
 8004d66:	2b09      	cmp	r3, #9
 8004d68:	d111      	bne.n	8004d8e <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	68db      	ldr	r3, [r3, #12]
 8004d70:	f003 0301 	and.w	r3, r3, #1
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d007      	beq.n	8004d88 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d7c:	f043 0220 	orr.w	r2, r3, #32
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8004d84:	2301      	movs	r3, #1
 8004d86:	e0a6      	b.n	8004ed6 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8004d88:	2304      	movs	r3, #4
 8004d8a:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8004d8c:	e00f      	b.n	8004dae <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004d8e:	4854      	ldr	r0, [pc, #336]	@ (8004ee0 <HAL_ADC_PollForConversion+0x1a8>)
 8004d90:	f7ff fc52 	bl	8004638 <LL_ADC_GetMultiDMATransfer>
 8004d94:	4603      	mov	r3, r0
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d007      	beq.n	8004daa <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d9e:	f043 0220 	orr.w	r2, r3, #32
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8004da6:	2301      	movs	r3, #1
 8004da8:	e095      	b.n	8004ed6 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8004daa:	2304      	movs	r3, #4
 8004dac:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8004dae:	f7ff faa7 	bl	8004300 <HAL_GetTick>
 8004db2:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004db4:	e021      	b.n	8004dfa <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dbc:	d01d      	beq.n	8004dfa <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8004dbe:	f7ff fa9f 	bl	8004300 <HAL_GetTick>
 8004dc2:	4602      	mov	r2, r0
 8004dc4:	693b      	ldr	r3, [r7, #16]
 8004dc6:	1ad3      	subs	r3, r2, r3
 8004dc8:	683a      	ldr	r2, [r7, #0]
 8004dca:	429a      	cmp	r2, r3
 8004dcc:	d302      	bcc.n	8004dd4 <HAL_ADC_PollForConversion+0x9c>
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d112      	bne.n	8004dfa <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	69fb      	ldr	r3, [r7, #28]
 8004ddc:	4013      	ands	r3, r2
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d10b      	bne.n	8004dfa <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004de6:	f043 0204 	orr.w	r2, r3, #4
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2200      	movs	r2, #0
 8004df2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8004df6:	2303      	movs	r3, #3
 8004df8:	e06d      	b.n	8004ed6 <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	69fb      	ldr	r3, [r7, #28]
 8004e02:	4013      	ands	r3, r2
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d0d6      	beq.n	8004db6 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e0c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4618      	mov	r0, r3
 8004e1a:	f7ff fb71 	bl	8004500 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d01c      	beq.n	8004e5e <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	7f5b      	ldrb	r3, [r3, #29]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d118      	bne.n	8004e5e <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f003 0308 	and.w	r3, r3, #8
 8004e36:	2b08      	cmp	r3, #8
 8004e38:	d111      	bne.n	8004e5e <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e3e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e4a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d105      	bne.n	8004e5e <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e56:	f043 0201 	orr.w	r2, r3, #1
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4a20      	ldr	r2, [pc, #128]	@ (8004ee4 <HAL_ADC_PollForConversion+0x1ac>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d002      	beq.n	8004e6e <HAL_ADC_PollForConversion+0x136>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	e001      	b.n	8004e72 <HAL_ADC_PollForConversion+0x13a>
 8004e6e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004e72:	687a      	ldr	r2, [r7, #4]
 8004e74:	6812      	ldr	r2, [r2, #0]
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d008      	beq.n	8004e8c <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d005      	beq.n	8004e8c <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	2b05      	cmp	r3, #5
 8004e84:	d002      	beq.n	8004e8c <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	2b09      	cmp	r3, #9
 8004e8a:	d104      	bne.n	8004e96 <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	68db      	ldr	r3, [r3, #12]
 8004e92:	61bb      	str	r3, [r7, #24]
 8004e94:	e00d      	b.n	8004eb2 <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4a12      	ldr	r2, [pc, #72]	@ (8004ee4 <HAL_ADC_PollForConversion+0x1ac>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d002      	beq.n	8004ea6 <HAL_ADC_PollForConversion+0x16e>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	e001      	b.n	8004eaa <HAL_ADC_PollForConversion+0x172>
 8004ea6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004eaa:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	68db      	ldr	r3, [r3, #12]
 8004eb0:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8004eb2:	69fb      	ldr	r3, [r7, #28]
 8004eb4:	2b08      	cmp	r3, #8
 8004eb6:	d104      	bne.n	8004ec2 <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	2208      	movs	r2, #8
 8004ebe:	601a      	str	r2, [r3, #0]
 8004ec0:	e008      	b.n	8004ed4 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8004ec2:	69bb      	ldr	r3, [r7, #24]
 8004ec4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d103      	bne.n	8004ed4 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	220c      	movs	r2, #12
 8004ed2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8004ed4:	2300      	movs	r3, #0
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	3720      	adds	r7, #32
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd80      	pop	{r7, pc}
 8004ede:	bf00      	nop
 8004ee0:	50000300 	.word	0x50000300
 8004ee4:	50000100 	.word	0x50000100

08004ee8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b083      	sub	sp, #12
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	370c      	adds	r7, #12
 8004efa:	46bd      	mov	sp, r7
 8004efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f00:	4770      	bx	lr
	...

08004f04 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b0b6      	sub	sp, #216	@ 0xd8
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
 8004f0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004f14:	2300      	movs	r3, #0
 8004f16:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004f1e:	2b01      	cmp	r3, #1
 8004f20:	d101      	bne.n	8004f26 <HAL_ADC_ConfigChannel+0x22>
 8004f22:	2302      	movs	r3, #2
 8004f24:	e3c8      	b.n	80056b8 <HAL_ADC_ConfigChannel+0x7b4>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2201      	movs	r2, #1
 8004f2a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4618      	mov	r0, r3
 8004f34:	f7ff fc52 	bl	80047dc <LL_ADC_REG_IsConversionOngoing>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	f040 83ad 	bne.w	800569a <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6818      	ldr	r0, [r3, #0]
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	6859      	ldr	r1, [r3, #4]
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	461a      	mov	r2, r3
 8004f4e:	f7ff faea 	bl	8004526 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4618      	mov	r0, r3
 8004f58:	f7ff fc40 	bl	80047dc <LL_ADC_REG_IsConversionOngoing>
 8004f5c:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4618      	mov	r0, r3
 8004f66:	f7ff fc60 	bl	800482a <LL_ADC_INJ_IsConversionOngoing>
 8004f6a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004f6e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	f040 81d9 	bne.w	800532a <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004f78:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	f040 81d4 	bne.w	800532a <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	689b      	ldr	r3, [r3, #8]
 8004f86:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004f8a:	d10f      	bne.n	8004fac <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6818      	ldr	r0, [r3, #0]
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	2200      	movs	r2, #0
 8004f96:	4619      	mov	r1, r3
 8004f98:	f7ff faf1 	bl	800457e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	f7ff fa98 	bl	80044da <LL_ADC_SetSamplingTimeCommonConfig>
 8004faa:	e00e      	b.n	8004fca <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6818      	ldr	r0, [r3, #0]
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	6819      	ldr	r1, [r3, #0]
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	461a      	mov	r2, r3
 8004fba:	f7ff fae0 	bl	800457e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	2100      	movs	r1, #0
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	f7ff fa88 	bl	80044da <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	695a      	ldr	r2, [r3, #20]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	68db      	ldr	r3, [r3, #12]
 8004fd4:	08db      	lsrs	r3, r3, #3
 8004fd6:	f003 0303 	and.w	r3, r3, #3
 8004fda:	005b      	lsls	r3, r3, #1
 8004fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	691b      	ldr	r3, [r3, #16]
 8004fe8:	2b04      	cmp	r3, #4
 8004fea:	d022      	beq.n	8005032 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6818      	ldr	r0, [r3, #0]
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	6919      	ldr	r1, [r3, #16]
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	681a      	ldr	r2, [r3, #0]
 8004ff8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004ffc:	f7ff f9e2 	bl	80043c4 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6818      	ldr	r0, [r3, #0]
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	6919      	ldr	r1, [r3, #16]
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	699b      	ldr	r3, [r3, #24]
 800500c:	461a      	mov	r2, r3
 800500e:	f7ff fa2e 	bl	800446e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6818      	ldr	r0, [r3, #0]
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800501e:	2b01      	cmp	r3, #1
 8005020:	d102      	bne.n	8005028 <HAL_ADC_ConfigChannel+0x124>
 8005022:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005026:	e000      	b.n	800502a <HAL_ADC_ConfigChannel+0x126>
 8005028:	2300      	movs	r3, #0
 800502a:	461a      	mov	r2, r3
 800502c:	f7ff fa3a 	bl	80044a4 <LL_ADC_SetOffsetSaturation>
 8005030:	e17b      	b.n	800532a <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	2100      	movs	r1, #0
 8005038:	4618      	mov	r0, r3
 800503a:	f7ff f9e7 	bl	800440c <LL_ADC_GetOffsetChannel>
 800503e:	4603      	mov	r3, r0
 8005040:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005044:	2b00      	cmp	r3, #0
 8005046:	d10a      	bne.n	800505e <HAL_ADC_ConfigChannel+0x15a>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	2100      	movs	r1, #0
 800504e:	4618      	mov	r0, r3
 8005050:	f7ff f9dc 	bl	800440c <LL_ADC_GetOffsetChannel>
 8005054:	4603      	mov	r3, r0
 8005056:	0e9b      	lsrs	r3, r3, #26
 8005058:	f003 021f 	and.w	r2, r3, #31
 800505c:	e01e      	b.n	800509c <HAL_ADC_ConfigChannel+0x198>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	2100      	movs	r1, #0
 8005064:	4618      	mov	r0, r3
 8005066:	f7ff f9d1 	bl	800440c <LL_ADC_GetOffsetChannel>
 800506a:	4603      	mov	r3, r0
 800506c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005070:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005074:	fa93 f3a3 	rbit	r3, r3
 8005078:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800507c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005080:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005084:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005088:	2b00      	cmp	r3, #0
 800508a:	d101      	bne.n	8005090 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 800508c:	2320      	movs	r3, #32
 800508e:	e004      	b.n	800509a <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8005090:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005094:	fab3 f383 	clz	r3, r3
 8005098:	b2db      	uxtb	r3, r3
 800509a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d105      	bne.n	80050b4 <HAL_ADC_ConfigChannel+0x1b0>
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	0e9b      	lsrs	r3, r3, #26
 80050ae:	f003 031f 	and.w	r3, r3, #31
 80050b2:	e018      	b.n	80050e6 <HAL_ADC_ConfigChannel+0x1e2>
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050bc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80050c0:	fa93 f3a3 	rbit	r3, r3
 80050c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80050c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80050cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80050d0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d101      	bne.n	80050dc <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 80050d8:	2320      	movs	r3, #32
 80050da:	e004      	b.n	80050e6 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 80050dc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80050e0:	fab3 f383 	clz	r3, r3
 80050e4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80050e6:	429a      	cmp	r2, r3
 80050e8:	d106      	bne.n	80050f8 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	2200      	movs	r2, #0
 80050f0:	2100      	movs	r1, #0
 80050f2:	4618      	mov	r0, r3
 80050f4:	f7ff f9a0 	bl	8004438 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	2101      	movs	r1, #1
 80050fe:	4618      	mov	r0, r3
 8005100:	f7ff f984 	bl	800440c <LL_ADC_GetOffsetChannel>
 8005104:	4603      	mov	r3, r0
 8005106:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800510a:	2b00      	cmp	r3, #0
 800510c:	d10a      	bne.n	8005124 <HAL_ADC_ConfigChannel+0x220>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	2101      	movs	r1, #1
 8005114:	4618      	mov	r0, r3
 8005116:	f7ff f979 	bl	800440c <LL_ADC_GetOffsetChannel>
 800511a:	4603      	mov	r3, r0
 800511c:	0e9b      	lsrs	r3, r3, #26
 800511e:	f003 021f 	and.w	r2, r3, #31
 8005122:	e01e      	b.n	8005162 <HAL_ADC_ConfigChannel+0x25e>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	2101      	movs	r1, #1
 800512a:	4618      	mov	r0, r3
 800512c:	f7ff f96e 	bl	800440c <LL_ADC_GetOffsetChannel>
 8005130:	4603      	mov	r3, r0
 8005132:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005136:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800513a:	fa93 f3a3 	rbit	r3, r3
 800513e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8005142:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005146:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800514a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800514e:	2b00      	cmp	r3, #0
 8005150:	d101      	bne.n	8005156 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8005152:	2320      	movs	r3, #32
 8005154:	e004      	b.n	8005160 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8005156:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800515a:	fab3 f383 	clz	r3, r3
 800515e:	b2db      	uxtb	r3, r3
 8005160:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800516a:	2b00      	cmp	r3, #0
 800516c:	d105      	bne.n	800517a <HAL_ADC_ConfigChannel+0x276>
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	0e9b      	lsrs	r3, r3, #26
 8005174:	f003 031f 	and.w	r3, r3, #31
 8005178:	e018      	b.n	80051ac <HAL_ADC_ConfigChannel+0x2a8>
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005182:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005186:	fa93 f3a3 	rbit	r3, r3
 800518a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800518e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005192:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8005196:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800519a:	2b00      	cmp	r3, #0
 800519c:	d101      	bne.n	80051a2 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 800519e:	2320      	movs	r3, #32
 80051a0:	e004      	b.n	80051ac <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 80051a2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80051a6:	fab3 f383 	clz	r3, r3
 80051aa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80051ac:	429a      	cmp	r2, r3
 80051ae:	d106      	bne.n	80051be <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	2200      	movs	r2, #0
 80051b6:	2101      	movs	r1, #1
 80051b8:	4618      	mov	r0, r3
 80051ba:	f7ff f93d 	bl	8004438 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	2102      	movs	r1, #2
 80051c4:	4618      	mov	r0, r3
 80051c6:	f7ff f921 	bl	800440c <LL_ADC_GetOffsetChannel>
 80051ca:	4603      	mov	r3, r0
 80051cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d10a      	bne.n	80051ea <HAL_ADC_ConfigChannel+0x2e6>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	2102      	movs	r1, #2
 80051da:	4618      	mov	r0, r3
 80051dc:	f7ff f916 	bl	800440c <LL_ADC_GetOffsetChannel>
 80051e0:	4603      	mov	r3, r0
 80051e2:	0e9b      	lsrs	r3, r3, #26
 80051e4:	f003 021f 	and.w	r2, r3, #31
 80051e8:	e01e      	b.n	8005228 <HAL_ADC_ConfigChannel+0x324>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	2102      	movs	r1, #2
 80051f0:	4618      	mov	r0, r3
 80051f2:	f7ff f90b 	bl	800440c <LL_ADC_GetOffsetChannel>
 80051f6:	4603      	mov	r3, r0
 80051f8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005200:	fa93 f3a3 	rbit	r3, r3
 8005204:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8005208:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800520c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8005210:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005214:	2b00      	cmp	r3, #0
 8005216:	d101      	bne.n	800521c <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8005218:	2320      	movs	r3, #32
 800521a:	e004      	b.n	8005226 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 800521c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005220:	fab3 f383 	clz	r3, r3
 8005224:	b2db      	uxtb	r3, r3
 8005226:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005230:	2b00      	cmp	r3, #0
 8005232:	d105      	bne.n	8005240 <HAL_ADC_ConfigChannel+0x33c>
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	0e9b      	lsrs	r3, r3, #26
 800523a:	f003 031f 	and.w	r3, r3, #31
 800523e:	e016      	b.n	800526e <HAL_ADC_ConfigChannel+0x36a>
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005248:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800524c:	fa93 f3a3 	rbit	r3, r3
 8005250:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8005252:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005254:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8005258:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800525c:	2b00      	cmp	r3, #0
 800525e:	d101      	bne.n	8005264 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8005260:	2320      	movs	r3, #32
 8005262:	e004      	b.n	800526e <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8005264:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005268:	fab3 f383 	clz	r3, r3
 800526c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800526e:	429a      	cmp	r2, r3
 8005270:	d106      	bne.n	8005280 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	2200      	movs	r2, #0
 8005278:	2102      	movs	r1, #2
 800527a:	4618      	mov	r0, r3
 800527c:	f7ff f8dc 	bl	8004438 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	2103      	movs	r1, #3
 8005286:	4618      	mov	r0, r3
 8005288:	f7ff f8c0 	bl	800440c <LL_ADC_GetOffsetChannel>
 800528c:	4603      	mov	r3, r0
 800528e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005292:	2b00      	cmp	r3, #0
 8005294:	d10a      	bne.n	80052ac <HAL_ADC_ConfigChannel+0x3a8>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	2103      	movs	r1, #3
 800529c:	4618      	mov	r0, r3
 800529e:	f7ff f8b5 	bl	800440c <LL_ADC_GetOffsetChannel>
 80052a2:	4603      	mov	r3, r0
 80052a4:	0e9b      	lsrs	r3, r3, #26
 80052a6:	f003 021f 	and.w	r2, r3, #31
 80052aa:	e017      	b.n	80052dc <HAL_ADC_ConfigChannel+0x3d8>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	2103      	movs	r1, #3
 80052b2:	4618      	mov	r0, r3
 80052b4:	f7ff f8aa 	bl	800440c <LL_ADC_GetOffsetChannel>
 80052b8:	4603      	mov	r3, r0
 80052ba:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052bc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80052be:	fa93 f3a3 	rbit	r3, r3
 80052c2:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80052c4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80052c6:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80052c8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d101      	bne.n	80052d2 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 80052ce:	2320      	movs	r3, #32
 80052d0:	e003      	b.n	80052da <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80052d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80052d4:	fab3 f383 	clz	r3, r3
 80052d8:	b2db      	uxtb	r3, r3
 80052da:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d105      	bne.n	80052f4 <HAL_ADC_ConfigChannel+0x3f0>
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	0e9b      	lsrs	r3, r3, #26
 80052ee:	f003 031f 	and.w	r3, r3, #31
 80052f2:	e011      	b.n	8005318 <HAL_ADC_ConfigChannel+0x414>
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052fa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80052fc:	fa93 f3a3 	rbit	r3, r3
 8005300:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8005302:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005304:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8005306:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005308:	2b00      	cmp	r3, #0
 800530a:	d101      	bne.n	8005310 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 800530c:	2320      	movs	r3, #32
 800530e:	e003      	b.n	8005318 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8005310:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005312:	fab3 f383 	clz	r3, r3
 8005316:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005318:	429a      	cmp	r2, r3
 800531a:	d106      	bne.n	800532a <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	2200      	movs	r2, #0
 8005322:	2103      	movs	r1, #3
 8005324:	4618      	mov	r0, r3
 8005326:	f7ff f887 	bl	8004438 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	4618      	mov	r0, r3
 8005330:	f7ff fa06 	bl	8004740 <LL_ADC_IsEnabled>
 8005334:	4603      	mov	r3, r0
 8005336:	2b00      	cmp	r3, #0
 8005338:	f040 8140 	bne.w	80055bc <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6818      	ldr	r0, [r3, #0]
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	6819      	ldr	r1, [r3, #0]
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	68db      	ldr	r3, [r3, #12]
 8005348:	461a      	mov	r2, r3
 800534a:	f7ff f943 	bl	80045d4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	68db      	ldr	r3, [r3, #12]
 8005352:	4a8f      	ldr	r2, [pc, #572]	@ (8005590 <HAL_ADC_ConfigChannel+0x68c>)
 8005354:	4293      	cmp	r3, r2
 8005356:	f040 8131 	bne.w	80055bc <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005366:	2b00      	cmp	r3, #0
 8005368:	d10b      	bne.n	8005382 <HAL_ADC_ConfigChannel+0x47e>
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	0e9b      	lsrs	r3, r3, #26
 8005370:	3301      	adds	r3, #1
 8005372:	f003 031f 	and.w	r3, r3, #31
 8005376:	2b09      	cmp	r3, #9
 8005378:	bf94      	ite	ls
 800537a:	2301      	movls	r3, #1
 800537c:	2300      	movhi	r3, #0
 800537e:	b2db      	uxtb	r3, r3
 8005380:	e019      	b.n	80053b6 <HAL_ADC_ConfigChannel+0x4b2>
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005388:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800538a:	fa93 f3a3 	rbit	r3, r3
 800538e:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8005390:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005392:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8005394:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005396:	2b00      	cmp	r3, #0
 8005398:	d101      	bne.n	800539e <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 800539a:	2320      	movs	r3, #32
 800539c:	e003      	b.n	80053a6 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 800539e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80053a0:	fab3 f383 	clz	r3, r3
 80053a4:	b2db      	uxtb	r3, r3
 80053a6:	3301      	adds	r3, #1
 80053a8:	f003 031f 	and.w	r3, r3, #31
 80053ac:	2b09      	cmp	r3, #9
 80053ae:	bf94      	ite	ls
 80053b0:	2301      	movls	r3, #1
 80053b2:	2300      	movhi	r3, #0
 80053b4:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d079      	beq.n	80054ae <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d107      	bne.n	80053d6 <HAL_ADC_ConfigChannel+0x4d2>
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	0e9b      	lsrs	r3, r3, #26
 80053cc:	3301      	adds	r3, #1
 80053ce:	069b      	lsls	r3, r3, #26
 80053d0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80053d4:	e015      	b.n	8005402 <HAL_ADC_ConfigChannel+0x4fe>
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80053de:	fa93 f3a3 	rbit	r3, r3
 80053e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80053e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80053e6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80053e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d101      	bne.n	80053f2 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80053ee:	2320      	movs	r3, #32
 80053f0:	e003      	b.n	80053fa <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80053f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80053f4:	fab3 f383 	clz	r3, r3
 80053f8:	b2db      	uxtb	r3, r3
 80053fa:	3301      	adds	r3, #1
 80053fc:	069b      	lsls	r3, r3, #26
 80053fe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800540a:	2b00      	cmp	r3, #0
 800540c:	d109      	bne.n	8005422 <HAL_ADC_ConfigChannel+0x51e>
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	0e9b      	lsrs	r3, r3, #26
 8005414:	3301      	adds	r3, #1
 8005416:	f003 031f 	and.w	r3, r3, #31
 800541a:	2101      	movs	r1, #1
 800541c:	fa01 f303 	lsl.w	r3, r1, r3
 8005420:	e017      	b.n	8005452 <HAL_ADC_ConfigChannel+0x54e>
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005428:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800542a:	fa93 f3a3 	rbit	r3, r3
 800542e:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8005430:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005432:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8005434:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005436:	2b00      	cmp	r3, #0
 8005438:	d101      	bne.n	800543e <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 800543a:	2320      	movs	r3, #32
 800543c:	e003      	b.n	8005446 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800543e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005440:	fab3 f383 	clz	r3, r3
 8005444:	b2db      	uxtb	r3, r3
 8005446:	3301      	adds	r3, #1
 8005448:	f003 031f 	and.w	r3, r3, #31
 800544c:	2101      	movs	r1, #1
 800544e:	fa01 f303 	lsl.w	r3, r1, r3
 8005452:	ea42 0103 	orr.w	r1, r2, r3
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800545e:	2b00      	cmp	r3, #0
 8005460:	d10a      	bne.n	8005478 <HAL_ADC_ConfigChannel+0x574>
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	0e9b      	lsrs	r3, r3, #26
 8005468:	3301      	adds	r3, #1
 800546a:	f003 021f 	and.w	r2, r3, #31
 800546e:	4613      	mov	r3, r2
 8005470:	005b      	lsls	r3, r3, #1
 8005472:	4413      	add	r3, r2
 8005474:	051b      	lsls	r3, r3, #20
 8005476:	e018      	b.n	80054aa <HAL_ADC_ConfigChannel+0x5a6>
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800547e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005480:	fa93 f3a3 	rbit	r3, r3
 8005484:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005486:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005488:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800548a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800548c:	2b00      	cmp	r3, #0
 800548e:	d101      	bne.n	8005494 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8005490:	2320      	movs	r3, #32
 8005492:	e003      	b.n	800549c <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8005494:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005496:	fab3 f383 	clz	r3, r3
 800549a:	b2db      	uxtb	r3, r3
 800549c:	3301      	adds	r3, #1
 800549e:	f003 021f 	and.w	r2, r3, #31
 80054a2:	4613      	mov	r3, r2
 80054a4:	005b      	lsls	r3, r3, #1
 80054a6:	4413      	add	r3, r2
 80054a8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80054aa:	430b      	orrs	r3, r1
 80054ac:	e081      	b.n	80055b2 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d107      	bne.n	80054ca <HAL_ADC_ConfigChannel+0x5c6>
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	0e9b      	lsrs	r3, r3, #26
 80054c0:	3301      	adds	r3, #1
 80054c2:	069b      	lsls	r3, r3, #26
 80054c4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80054c8:	e015      	b.n	80054f6 <HAL_ADC_ConfigChannel+0x5f2>
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054d2:	fa93 f3a3 	rbit	r3, r3
 80054d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80054d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054da:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80054dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d101      	bne.n	80054e6 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80054e2:	2320      	movs	r3, #32
 80054e4:	e003      	b.n	80054ee <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80054e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054e8:	fab3 f383 	clz	r3, r3
 80054ec:	b2db      	uxtb	r3, r3
 80054ee:	3301      	adds	r3, #1
 80054f0:	069b      	lsls	r3, r3, #26
 80054f2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d109      	bne.n	8005516 <HAL_ADC_ConfigChannel+0x612>
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	0e9b      	lsrs	r3, r3, #26
 8005508:	3301      	adds	r3, #1
 800550a:	f003 031f 	and.w	r3, r3, #31
 800550e:	2101      	movs	r1, #1
 8005510:	fa01 f303 	lsl.w	r3, r1, r3
 8005514:	e017      	b.n	8005546 <HAL_ADC_ConfigChannel+0x642>
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800551c:	6a3b      	ldr	r3, [r7, #32]
 800551e:	fa93 f3a3 	rbit	r3, r3
 8005522:	61fb      	str	r3, [r7, #28]
  return result;
 8005524:	69fb      	ldr	r3, [r7, #28]
 8005526:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800552a:	2b00      	cmp	r3, #0
 800552c:	d101      	bne.n	8005532 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 800552e:	2320      	movs	r3, #32
 8005530:	e003      	b.n	800553a <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8005532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005534:	fab3 f383 	clz	r3, r3
 8005538:	b2db      	uxtb	r3, r3
 800553a:	3301      	adds	r3, #1
 800553c:	f003 031f 	and.w	r3, r3, #31
 8005540:	2101      	movs	r1, #1
 8005542:	fa01 f303 	lsl.w	r3, r1, r3
 8005546:	ea42 0103 	orr.w	r1, r2, r3
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005552:	2b00      	cmp	r3, #0
 8005554:	d10d      	bne.n	8005572 <HAL_ADC_ConfigChannel+0x66e>
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	0e9b      	lsrs	r3, r3, #26
 800555c:	3301      	adds	r3, #1
 800555e:	f003 021f 	and.w	r2, r3, #31
 8005562:	4613      	mov	r3, r2
 8005564:	005b      	lsls	r3, r3, #1
 8005566:	4413      	add	r3, r2
 8005568:	3b1e      	subs	r3, #30
 800556a:	051b      	lsls	r3, r3, #20
 800556c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005570:	e01e      	b.n	80055b0 <HAL_ADC_ConfigChannel+0x6ac>
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	fa93 f3a3 	rbit	r3, r3
 800557e:	613b      	str	r3, [r7, #16]
  return result;
 8005580:	693b      	ldr	r3, [r7, #16]
 8005582:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005584:	69bb      	ldr	r3, [r7, #24]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d104      	bne.n	8005594 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 800558a:	2320      	movs	r3, #32
 800558c:	e006      	b.n	800559c <HAL_ADC_ConfigChannel+0x698>
 800558e:	bf00      	nop
 8005590:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8005594:	69bb      	ldr	r3, [r7, #24]
 8005596:	fab3 f383 	clz	r3, r3
 800559a:	b2db      	uxtb	r3, r3
 800559c:	3301      	adds	r3, #1
 800559e:	f003 021f 	and.w	r2, r3, #31
 80055a2:	4613      	mov	r3, r2
 80055a4:	005b      	lsls	r3, r3, #1
 80055a6:	4413      	add	r3, r2
 80055a8:	3b1e      	subs	r3, #30
 80055aa:	051b      	lsls	r3, r3, #20
 80055ac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80055b0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80055b2:	683a      	ldr	r2, [r7, #0]
 80055b4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80055b6:	4619      	mov	r1, r3
 80055b8:	f7fe ffe1 	bl	800457e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	681a      	ldr	r2, [r3, #0]
 80055c0:	4b3f      	ldr	r3, [pc, #252]	@ (80056c0 <HAL_ADC_ConfigChannel+0x7bc>)
 80055c2:	4013      	ands	r3, r2
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d071      	beq.n	80056ac <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80055c8:	483e      	ldr	r0, [pc, #248]	@ (80056c4 <HAL_ADC_ConfigChannel+0x7c0>)
 80055ca:	f7fe feed 	bl	80043a8 <LL_ADC_GetCommonPathInternalCh>
 80055ce:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4a3c      	ldr	r2, [pc, #240]	@ (80056c8 <HAL_ADC_ConfigChannel+0x7c4>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d004      	beq.n	80055e6 <HAL_ADC_ConfigChannel+0x6e2>
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4a3a      	ldr	r2, [pc, #232]	@ (80056cc <HAL_ADC_ConfigChannel+0x7c8>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d127      	bne.n	8005636 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80055e6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80055ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d121      	bne.n	8005636 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80055fa:	d157      	bne.n	80056ac <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80055fc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005600:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005604:	4619      	mov	r1, r3
 8005606:	482f      	ldr	r0, [pc, #188]	@ (80056c4 <HAL_ADC_ConfigChannel+0x7c0>)
 8005608:	f7fe febb 	bl	8004382 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800560c:	4b30      	ldr	r3, [pc, #192]	@ (80056d0 <HAL_ADC_ConfigChannel+0x7cc>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	099b      	lsrs	r3, r3, #6
 8005612:	4a30      	ldr	r2, [pc, #192]	@ (80056d4 <HAL_ADC_ConfigChannel+0x7d0>)
 8005614:	fba2 2303 	umull	r2, r3, r2, r3
 8005618:	099b      	lsrs	r3, r3, #6
 800561a:	1c5a      	adds	r2, r3, #1
 800561c:	4613      	mov	r3, r2
 800561e:	005b      	lsls	r3, r3, #1
 8005620:	4413      	add	r3, r2
 8005622:	009b      	lsls	r3, r3, #2
 8005624:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005626:	e002      	b.n	800562e <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	3b01      	subs	r3, #1
 800562c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d1f9      	bne.n	8005628 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005634:	e03a      	b.n	80056ac <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4a27      	ldr	r2, [pc, #156]	@ (80056d8 <HAL_ADC_ConfigChannel+0x7d4>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d113      	bne.n	8005668 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005640:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005644:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005648:	2b00      	cmp	r3, #0
 800564a:	d10d      	bne.n	8005668 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4a22      	ldr	r2, [pc, #136]	@ (80056dc <HAL_ADC_ConfigChannel+0x7d8>)
 8005652:	4293      	cmp	r3, r2
 8005654:	d02a      	beq.n	80056ac <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005656:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800565a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800565e:	4619      	mov	r1, r3
 8005660:	4818      	ldr	r0, [pc, #96]	@ (80056c4 <HAL_ADC_ConfigChannel+0x7c0>)
 8005662:	f7fe fe8e 	bl	8004382 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005666:	e021      	b.n	80056ac <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a1c      	ldr	r2, [pc, #112]	@ (80056e0 <HAL_ADC_ConfigChannel+0x7dc>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d11c      	bne.n	80056ac <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005672:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005676:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800567a:	2b00      	cmp	r3, #0
 800567c:	d116      	bne.n	80056ac <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4a16      	ldr	r2, [pc, #88]	@ (80056dc <HAL_ADC_ConfigChannel+0x7d8>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d011      	beq.n	80056ac <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005688:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800568c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005690:	4619      	mov	r1, r3
 8005692:	480c      	ldr	r0, [pc, #48]	@ (80056c4 <HAL_ADC_ConfigChannel+0x7c0>)
 8005694:	f7fe fe75 	bl	8004382 <LL_ADC_SetCommonPathInternalCh>
 8005698:	e008      	b.n	80056ac <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800569e:	f043 0220 	orr.w	r2, r3, #32
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80056a6:	2301      	movs	r3, #1
 80056a8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2200      	movs	r2, #0
 80056b0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80056b4:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80056b8:	4618      	mov	r0, r3
 80056ba:	37d8      	adds	r7, #216	@ 0xd8
 80056bc:	46bd      	mov	sp, r7
 80056be:	bd80      	pop	{r7, pc}
 80056c0:	80080000 	.word	0x80080000
 80056c4:	50000300 	.word	0x50000300
 80056c8:	c3210000 	.word	0xc3210000
 80056cc:	90c00010 	.word	0x90c00010
 80056d0:	20000004 	.word	0x20000004
 80056d4:	053e2d63 	.word	0x053e2d63
 80056d8:	c7520000 	.word	0xc7520000
 80056dc:	50000100 	.word	0x50000100
 80056e0:	cb840000 	.word	0xcb840000

080056e4 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b088      	sub	sp, #32
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
 80056ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80056ee:	2300      	movs	r3, #0
 80056f0:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4618      	mov	r0, r3
 80056fc:	f7ff f86e 	bl	80047dc <LL_ADC_REG_IsConversionOngoing>
 8005700:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	4618      	mov	r0, r3
 8005708:	f7ff f88f 	bl	800482a <LL_ADC_INJ_IsConversionOngoing>
 800570c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800570e:	693b      	ldr	r3, [r7, #16]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d103      	bne.n	800571c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2b00      	cmp	r3, #0
 8005718:	f000 8098 	beq.w	800584c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	68db      	ldr	r3, [r3, #12]
 8005722:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005726:	2b00      	cmp	r3, #0
 8005728:	d02a      	beq.n	8005780 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	7f5b      	ldrb	r3, [r3, #29]
 800572e:	2b01      	cmp	r3, #1
 8005730:	d126      	bne.n	8005780 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	7f1b      	ldrb	r3, [r3, #28]
 8005736:	2b01      	cmp	r3, #1
 8005738:	d122      	bne.n	8005780 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800573a:	2301      	movs	r3, #1
 800573c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800573e:	e014      	b.n	800576a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8005740:	69fb      	ldr	r3, [r7, #28]
 8005742:	4a45      	ldr	r2, [pc, #276]	@ (8005858 <ADC_ConversionStop+0x174>)
 8005744:	4293      	cmp	r3, r2
 8005746:	d90d      	bls.n	8005764 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800574c:	f043 0210 	orr.w	r2, r3, #16
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005758:	f043 0201 	orr.w	r2, r3, #1
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005760:	2301      	movs	r3, #1
 8005762:	e074      	b.n	800584e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8005764:	69fb      	ldr	r3, [r7, #28]
 8005766:	3301      	adds	r3, #1
 8005768:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005774:	2b40      	cmp	r3, #64	@ 0x40
 8005776:	d1e3      	bne.n	8005740 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	2240      	movs	r2, #64	@ 0x40
 800577e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8005780:	69bb      	ldr	r3, [r7, #24]
 8005782:	2b02      	cmp	r3, #2
 8005784:	d014      	beq.n	80057b0 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4618      	mov	r0, r3
 800578c:	f7ff f826 	bl	80047dc <LL_ADC_REG_IsConversionOngoing>
 8005790:	4603      	mov	r3, r0
 8005792:	2b00      	cmp	r3, #0
 8005794:	d00c      	beq.n	80057b0 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4618      	mov	r0, r3
 800579c:	f7fe ffe3 	bl	8004766 <LL_ADC_IsDisableOngoing>
 80057a0:	4603      	mov	r3, r0
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d104      	bne.n	80057b0 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4618      	mov	r0, r3
 80057ac:	f7ff f802 	bl	80047b4 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80057b0:	69bb      	ldr	r3, [r7, #24]
 80057b2:	2b01      	cmp	r3, #1
 80057b4:	d014      	beq.n	80057e0 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4618      	mov	r0, r3
 80057bc:	f7ff f835 	bl	800482a <LL_ADC_INJ_IsConversionOngoing>
 80057c0:	4603      	mov	r3, r0
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d00c      	beq.n	80057e0 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4618      	mov	r0, r3
 80057cc:	f7fe ffcb 	bl	8004766 <LL_ADC_IsDisableOngoing>
 80057d0:	4603      	mov	r3, r0
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d104      	bne.n	80057e0 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4618      	mov	r0, r3
 80057dc:	f7ff f811 	bl	8004802 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80057e0:	69bb      	ldr	r3, [r7, #24]
 80057e2:	2b02      	cmp	r3, #2
 80057e4:	d005      	beq.n	80057f2 <ADC_ConversionStop+0x10e>
 80057e6:	69bb      	ldr	r3, [r7, #24]
 80057e8:	2b03      	cmp	r3, #3
 80057ea:	d105      	bne.n	80057f8 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80057ec:	230c      	movs	r3, #12
 80057ee:	617b      	str	r3, [r7, #20]
        break;
 80057f0:	e005      	b.n	80057fe <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80057f2:	2308      	movs	r3, #8
 80057f4:	617b      	str	r3, [r7, #20]
        break;
 80057f6:	e002      	b.n	80057fe <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80057f8:	2304      	movs	r3, #4
 80057fa:	617b      	str	r3, [r7, #20]
        break;
 80057fc:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80057fe:	f7fe fd7f 	bl	8004300 <HAL_GetTick>
 8005802:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005804:	e01b      	b.n	800583e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8005806:	f7fe fd7b 	bl	8004300 <HAL_GetTick>
 800580a:	4602      	mov	r2, r0
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	1ad3      	subs	r3, r2, r3
 8005810:	2b05      	cmp	r3, #5
 8005812:	d914      	bls.n	800583e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	689a      	ldr	r2, [r3, #8]
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	4013      	ands	r3, r2
 800581e:	2b00      	cmp	r3, #0
 8005820:	d00d      	beq.n	800583e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005826:	f043 0210 	orr.w	r2, r3, #16
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005832:	f043 0201 	orr.w	r2, r3, #1
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800583a:	2301      	movs	r3, #1
 800583c:	e007      	b.n	800584e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	689a      	ldr	r2, [r3, #8]
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	4013      	ands	r3, r2
 8005848:	2b00      	cmp	r3, #0
 800584a:	d1dc      	bne.n	8005806 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800584c:	2300      	movs	r3, #0
}
 800584e:	4618      	mov	r0, r3
 8005850:	3720      	adds	r7, #32
 8005852:	46bd      	mov	sp, r7
 8005854:	bd80      	pop	{r7, pc}
 8005856:	bf00      	nop
 8005858:	a33fffff 	.word	0xa33fffff

0800585c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b084      	sub	sp, #16
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005864:	2300      	movs	r3, #0
 8005866:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4618      	mov	r0, r3
 800586e:	f7fe ff67 	bl	8004740 <LL_ADC_IsEnabled>
 8005872:	4603      	mov	r3, r0
 8005874:	2b00      	cmp	r3, #0
 8005876:	d169      	bne.n	800594c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	689a      	ldr	r2, [r3, #8]
 800587e:	4b36      	ldr	r3, [pc, #216]	@ (8005958 <ADC_Enable+0xfc>)
 8005880:	4013      	ands	r3, r2
 8005882:	2b00      	cmp	r3, #0
 8005884:	d00d      	beq.n	80058a2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800588a:	f043 0210 	orr.w	r2, r3, #16
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005896:	f043 0201 	orr.w	r2, r3, #1
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800589e:	2301      	movs	r3, #1
 80058a0:	e055      	b.n	800594e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	4618      	mov	r0, r3
 80058a8:	f7fe ff22 	bl	80046f0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80058ac:	482b      	ldr	r0, [pc, #172]	@ (800595c <ADC_Enable+0x100>)
 80058ae:	f7fe fd7b 	bl	80043a8 <LL_ADC_GetCommonPathInternalCh>
 80058b2:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80058b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d013      	beq.n	80058e4 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80058bc:	4b28      	ldr	r3, [pc, #160]	@ (8005960 <ADC_Enable+0x104>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	099b      	lsrs	r3, r3, #6
 80058c2:	4a28      	ldr	r2, [pc, #160]	@ (8005964 <ADC_Enable+0x108>)
 80058c4:	fba2 2303 	umull	r2, r3, r2, r3
 80058c8:	099b      	lsrs	r3, r3, #6
 80058ca:	1c5a      	adds	r2, r3, #1
 80058cc:	4613      	mov	r3, r2
 80058ce:	005b      	lsls	r3, r3, #1
 80058d0:	4413      	add	r3, r2
 80058d2:	009b      	lsls	r3, r3, #2
 80058d4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80058d6:	e002      	b.n	80058de <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	3b01      	subs	r3, #1
 80058dc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d1f9      	bne.n	80058d8 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80058e4:	f7fe fd0c 	bl	8004300 <HAL_GetTick>
 80058e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80058ea:	e028      	b.n	800593e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4618      	mov	r0, r3
 80058f2:	f7fe ff25 	bl	8004740 <LL_ADC_IsEnabled>
 80058f6:	4603      	mov	r3, r0
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d104      	bne.n	8005906 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4618      	mov	r0, r3
 8005902:	f7fe fef5 	bl	80046f0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005906:	f7fe fcfb 	bl	8004300 <HAL_GetTick>
 800590a:	4602      	mov	r2, r0
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	1ad3      	subs	r3, r2, r3
 8005910:	2b02      	cmp	r3, #2
 8005912:	d914      	bls.n	800593e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f003 0301 	and.w	r3, r3, #1
 800591e:	2b01      	cmp	r3, #1
 8005920:	d00d      	beq.n	800593e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005926:	f043 0210 	orr.w	r2, r3, #16
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005932:	f043 0201 	orr.w	r2, r3, #1
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	e007      	b.n	800594e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f003 0301 	and.w	r3, r3, #1
 8005948:	2b01      	cmp	r3, #1
 800594a:	d1cf      	bne.n	80058ec <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800594c:	2300      	movs	r3, #0
}
 800594e:	4618      	mov	r0, r3
 8005950:	3710      	adds	r7, #16
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}
 8005956:	bf00      	nop
 8005958:	8000003f 	.word	0x8000003f
 800595c:	50000300 	.word	0x50000300
 8005960:	20000004 	.word	0x20000004
 8005964:	053e2d63 	.word	0x053e2d63

08005968 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b084      	sub	sp, #16
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4618      	mov	r0, r3
 8005976:	f7fe fef6 	bl	8004766 <LL_ADC_IsDisableOngoing>
 800597a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4618      	mov	r0, r3
 8005982:	f7fe fedd 	bl	8004740 <LL_ADC_IsEnabled>
 8005986:	4603      	mov	r3, r0
 8005988:	2b00      	cmp	r3, #0
 800598a:	d047      	beq.n	8005a1c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d144      	bne.n	8005a1c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	689b      	ldr	r3, [r3, #8]
 8005998:	f003 030d 	and.w	r3, r3, #13
 800599c:	2b01      	cmp	r3, #1
 800599e:	d10c      	bne.n	80059ba <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	4618      	mov	r0, r3
 80059a6:	f7fe feb7 	bl	8004718 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	2203      	movs	r2, #3
 80059b0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80059b2:	f7fe fca5 	bl	8004300 <HAL_GetTick>
 80059b6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80059b8:	e029      	b.n	8005a0e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059be:	f043 0210 	orr.w	r2, r3, #16
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059ca:	f043 0201 	orr.w	r2, r3, #1
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	e023      	b.n	8005a1e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80059d6:	f7fe fc93 	bl	8004300 <HAL_GetTick>
 80059da:	4602      	mov	r2, r0
 80059dc:	68bb      	ldr	r3, [r7, #8]
 80059de:	1ad3      	subs	r3, r2, r3
 80059e0:	2b02      	cmp	r3, #2
 80059e2:	d914      	bls.n	8005a0e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	f003 0301 	and.w	r3, r3, #1
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d00d      	beq.n	8005a0e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059f6:	f043 0210 	orr.w	r2, r3, #16
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a02:	f043 0201 	orr.w	r2, r3, #1
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	e007      	b.n	8005a1e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	689b      	ldr	r3, [r3, #8]
 8005a14:	f003 0301 	and.w	r3, r3, #1
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d1dc      	bne.n	80059d6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005a1c:	2300      	movs	r3, #0
}
 8005a1e:	4618      	mov	r0, r3
 8005a20:	3710      	adds	r7, #16
 8005a22:	46bd      	mov	sp, r7
 8005a24:	bd80      	pop	{r7, pc}

08005a26 <LL_ADC_IsEnabled>:
{
 8005a26:	b480      	push	{r7}
 8005a28:	b083      	sub	sp, #12
 8005a2a:	af00      	add	r7, sp, #0
 8005a2c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	689b      	ldr	r3, [r3, #8]
 8005a32:	f003 0301 	and.w	r3, r3, #1
 8005a36:	2b01      	cmp	r3, #1
 8005a38:	d101      	bne.n	8005a3e <LL_ADC_IsEnabled+0x18>
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	e000      	b.n	8005a40 <LL_ADC_IsEnabled+0x1a>
 8005a3e:	2300      	movs	r3, #0
}
 8005a40:	4618      	mov	r0, r3
 8005a42:	370c      	adds	r7, #12
 8005a44:	46bd      	mov	sp, r7
 8005a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4a:	4770      	bx	lr

08005a4c <LL_ADC_REG_IsConversionOngoing>:
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b083      	sub	sp, #12
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	689b      	ldr	r3, [r3, #8]
 8005a58:	f003 0304 	and.w	r3, r3, #4
 8005a5c:	2b04      	cmp	r3, #4
 8005a5e:	d101      	bne.n	8005a64 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005a60:	2301      	movs	r3, #1
 8005a62:	e000      	b.n	8005a66 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005a64:	2300      	movs	r3, #0
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	370c      	adds	r7, #12
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a70:	4770      	bx	lr
	...

08005a74 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8005a74:	b590      	push	{r4, r7, lr}
 8005a76:	b0a1      	sub	sp, #132	@ 0x84
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
 8005a7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005a7e:	2300      	movs	r3, #0
 8005a80:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005a8a:	2b01      	cmp	r3, #1
 8005a8c:	d101      	bne.n	8005a92 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005a8e:	2302      	movs	r3, #2
 8005a90:	e08b      	b.n	8005baa <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2201      	movs	r2, #1
 8005a96:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005aaa:	d102      	bne.n	8005ab2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005aac:	4b41      	ldr	r3, [pc, #260]	@ (8005bb4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005aae:	60bb      	str	r3, [r7, #8]
 8005ab0:	e001      	b.n	8005ab6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d10b      	bne.n	8005ad4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ac0:	f043 0220 	orr.w	r2, r3, #32
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2200      	movs	r2, #0
 8005acc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	e06a      	b.n	8005baa <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	f7ff ffb8 	bl	8005a4c <LL_ADC_REG_IsConversionOngoing>
 8005adc:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	f7ff ffb2 	bl	8005a4c <LL_ADC_REG_IsConversionOngoing>
 8005ae8:	4603      	mov	r3, r0
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d14c      	bne.n	8005b88 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8005aee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d149      	bne.n	8005b88 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005af4:	4b30      	ldr	r3, [pc, #192]	@ (8005bb8 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8005af6:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d028      	beq.n	8005b52 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005b00:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b02:	689b      	ldr	r3, [r3, #8]
 8005b04:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	6859      	ldr	r1, [r3, #4]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005b12:	035b      	lsls	r3, r3, #13
 8005b14:	430b      	orrs	r3, r1
 8005b16:	431a      	orrs	r2, r3
 8005b18:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b1a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005b1c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005b20:	f7ff ff81 	bl	8005a26 <LL_ADC_IsEnabled>
 8005b24:	4604      	mov	r4, r0
 8005b26:	4823      	ldr	r0, [pc, #140]	@ (8005bb4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005b28:	f7ff ff7d 	bl	8005a26 <LL_ADC_IsEnabled>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	4323      	orrs	r3, r4
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d133      	bne.n	8005b9c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005b34:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b36:	689b      	ldr	r3, [r3, #8]
 8005b38:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005b3c:	f023 030f 	bic.w	r3, r3, #15
 8005b40:	683a      	ldr	r2, [r7, #0]
 8005b42:	6811      	ldr	r1, [r2, #0]
 8005b44:	683a      	ldr	r2, [r7, #0]
 8005b46:	6892      	ldr	r2, [r2, #8]
 8005b48:	430a      	orrs	r2, r1
 8005b4a:	431a      	orrs	r2, r3
 8005b4c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b4e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005b50:	e024      	b.n	8005b9c <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005b52:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005b5a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b5c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005b5e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005b62:	f7ff ff60 	bl	8005a26 <LL_ADC_IsEnabled>
 8005b66:	4604      	mov	r4, r0
 8005b68:	4812      	ldr	r0, [pc, #72]	@ (8005bb4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005b6a:	f7ff ff5c 	bl	8005a26 <LL_ADC_IsEnabled>
 8005b6e:	4603      	mov	r3, r0
 8005b70:	4323      	orrs	r3, r4
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d112      	bne.n	8005b9c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005b76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b78:	689b      	ldr	r3, [r3, #8]
 8005b7a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005b7e:	f023 030f 	bic.w	r3, r3, #15
 8005b82:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8005b84:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005b86:	e009      	b.n	8005b9c <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b8c:	f043 0220 	orr.w	r2, r3, #32
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005b94:	2301      	movs	r3, #1
 8005b96:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8005b9a:	e000      	b.n	8005b9e <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005b9c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005ba6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	3784      	adds	r7, #132	@ 0x84
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	bd90      	pop	{r4, r7, pc}
 8005bb2:	bf00      	nop
 8005bb4:	50000100 	.word	0x50000100
 8005bb8:	50000300 	.word	0x50000300

08005bbc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b085      	sub	sp, #20
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	f003 0307 	and.w	r3, r3, #7
 8005bca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005bcc:	4b0c      	ldr	r3, [pc, #48]	@ (8005c00 <__NVIC_SetPriorityGrouping+0x44>)
 8005bce:	68db      	ldr	r3, [r3, #12]
 8005bd0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005bd2:	68ba      	ldr	r2, [r7, #8]
 8005bd4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005bd8:	4013      	ands	r3, r2
 8005bda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005be4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005be8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005bec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005bee:	4a04      	ldr	r2, [pc, #16]	@ (8005c00 <__NVIC_SetPriorityGrouping+0x44>)
 8005bf0:	68bb      	ldr	r3, [r7, #8]
 8005bf2:	60d3      	str	r3, [r2, #12]
}
 8005bf4:	bf00      	nop
 8005bf6:	3714      	adds	r7, #20
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfe:	4770      	bx	lr
 8005c00:	e000ed00 	.word	0xe000ed00

08005c04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005c04:	b480      	push	{r7}
 8005c06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005c08:	4b04      	ldr	r3, [pc, #16]	@ (8005c1c <__NVIC_GetPriorityGrouping+0x18>)
 8005c0a:	68db      	ldr	r3, [r3, #12]
 8005c0c:	0a1b      	lsrs	r3, r3, #8
 8005c0e:	f003 0307 	and.w	r3, r3, #7
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	46bd      	mov	sp, r7
 8005c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1a:	4770      	bx	lr
 8005c1c:	e000ed00 	.word	0xe000ed00

08005c20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b083      	sub	sp, #12
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	4603      	mov	r3, r0
 8005c28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	db0b      	blt.n	8005c4a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005c32:	79fb      	ldrb	r3, [r7, #7]
 8005c34:	f003 021f 	and.w	r2, r3, #31
 8005c38:	4907      	ldr	r1, [pc, #28]	@ (8005c58 <__NVIC_EnableIRQ+0x38>)
 8005c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c3e:	095b      	lsrs	r3, r3, #5
 8005c40:	2001      	movs	r0, #1
 8005c42:	fa00 f202 	lsl.w	r2, r0, r2
 8005c46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005c4a:	bf00      	nop
 8005c4c:	370c      	adds	r7, #12
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c54:	4770      	bx	lr
 8005c56:	bf00      	nop
 8005c58:	e000e100 	.word	0xe000e100

08005c5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	b083      	sub	sp, #12
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	4603      	mov	r3, r0
 8005c64:	6039      	str	r1, [r7, #0]
 8005c66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	db0a      	blt.n	8005c86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	b2da      	uxtb	r2, r3
 8005c74:	490c      	ldr	r1, [pc, #48]	@ (8005ca8 <__NVIC_SetPriority+0x4c>)
 8005c76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c7a:	0112      	lsls	r2, r2, #4
 8005c7c:	b2d2      	uxtb	r2, r2
 8005c7e:	440b      	add	r3, r1
 8005c80:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005c84:	e00a      	b.n	8005c9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	b2da      	uxtb	r2, r3
 8005c8a:	4908      	ldr	r1, [pc, #32]	@ (8005cac <__NVIC_SetPriority+0x50>)
 8005c8c:	79fb      	ldrb	r3, [r7, #7]
 8005c8e:	f003 030f 	and.w	r3, r3, #15
 8005c92:	3b04      	subs	r3, #4
 8005c94:	0112      	lsls	r2, r2, #4
 8005c96:	b2d2      	uxtb	r2, r2
 8005c98:	440b      	add	r3, r1
 8005c9a:	761a      	strb	r2, [r3, #24]
}
 8005c9c:	bf00      	nop
 8005c9e:	370c      	adds	r7, #12
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca6:	4770      	bx	lr
 8005ca8:	e000e100 	.word	0xe000e100
 8005cac:	e000ed00 	.word	0xe000ed00

08005cb0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b089      	sub	sp, #36	@ 0x24
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	60f8      	str	r0, [r7, #12]
 8005cb8:	60b9      	str	r1, [r7, #8]
 8005cba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	f003 0307 	and.w	r3, r3, #7
 8005cc2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005cc4:	69fb      	ldr	r3, [r7, #28]
 8005cc6:	f1c3 0307 	rsb	r3, r3, #7
 8005cca:	2b04      	cmp	r3, #4
 8005ccc:	bf28      	it	cs
 8005cce:	2304      	movcs	r3, #4
 8005cd0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005cd2:	69fb      	ldr	r3, [r7, #28]
 8005cd4:	3304      	adds	r3, #4
 8005cd6:	2b06      	cmp	r3, #6
 8005cd8:	d902      	bls.n	8005ce0 <NVIC_EncodePriority+0x30>
 8005cda:	69fb      	ldr	r3, [r7, #28]
 8005cdc:	3b03      	subs	r3, #3
 8005cde:	e000      	b.n	8005ce2 <NVIC_EncodePriority+0x32>
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ce4:	f04f 32ff 	mov.w	r2, #4294967295
 8005ce8:	69bb      	ldr	r3, [r7, #24]
 8005cea:	fa02 f303 	lsl.w	r3, r2, r3
 8005cee:	43da      	mvns	r2, r3
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	401a      	ands	r2, r3
 8005cf4:	697b      	ldr	r3, [r7, #20]
 8005cf6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005cf8:	f04f 31ff 	mov.w	r1, #4294967295
 8005cfc:	697b      	ldr	r3, [r7, #20]
 8005cfe:	fa01 f303 	lsl.w	r3, r1, r3
 8005d02:	43d9      	mvns	r1, r3
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005d08:	4313      	orrs	r3, r2
         );
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	3724      	adds	r7, #36	@ 0x24
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d14:	4770      	bx	lr
	...

08005d18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b082      	sub	sp, #8
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	3b01      	subs	r3, #1
 8005d24:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005d28:	d301      	bcc.n	8005d2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e00f      	b.n	8005d4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005d2e:	4a0a      	ldr	r2, [pc, #40]	@ (8005d58 <SysTick_Config+0x40>)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	3b01      	subs	r3, #1
 8005d34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005d36:	210f      	movs	r1, #15
 8005d38:	f04f 30ff 	mov.w	r0, #4294967295
 8005d3c:	f7ff ff8e 	bl	8005c5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005d40:	4b05      	ldr	r3, [pc, #20]	@ (8005d58 <SysTick_Config+0x40>)
 8005d42:	2200      	movs	r2, #0
 8005d44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005d46:	4b04      	ldr	r3, [pc, #16]	@ (8005d58 <SysTick_Config+0x40>)
 8005d48:	2207      	movs	r2, #7
 8005d4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005d4c:	2300      	movs	r3, #0
}
 8005d4e:	4618      	mov	r0, r3
 8005d50:	3708      	adds	r7, #8
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}
 8005d56:	bf00      	nop
 8005d58:	e000e010 	.word	0xe000e010

08005d5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b082      	sub	sp, #8
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005d64:	6878      	ldr	r0, [r7, #4]
 8005d66:	f7ff ff29 	bl	8005bbc <__NVIC_SetPriorityGrouping>
}
 8005d6a:	bf00      	nop
 8005d6c:	3708      	adds	r7, #8
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bd80      	pop	{r7, pc}

08005d72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005d72:	b580      	push	{r7, lr}
 8005d74:	b086      	sub	sp, #24
 8005d76:	af00      	add	r7, sp, #0
 8005d78:	4603      	mov	r3, r0
 8005d7a:	60b9      	str	r1, [r7, #8]
 8005d7c:	607a      	str	r2, [r7, #4]
 8005d7e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005d80:	f7ff ff40 	bl	8005c04 <__NVIC_GetPriorityGrouping>
 8005d84:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005d86:	687a      	ldr	r2, [r7, #4]
 8005d88:	68b9      	ldr	r1, [r7, #8]
 8005d8a:	6978      	ldr	r0, [r7, #20]
 8005d8c:	f7ff ff90 	bl	8005cb0 <NVIC_EncodePriority>
 8005d90:	4602      	mov	r2, r0
 8005d92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d96:	4611      	mov	r1, r2
 8005d98:	4618      	mov	r0, r3
 8005d9a:	f7ff ff5f 	bl	8005c5c <__NVIC_SetPriority>
}
 8005d9e:	bf00      	nop
 8005da0:	3718      	adds	r7, #24
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}

08005da6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005da6:	b580      	push	{r7, lr}
 8005da8:	b082      	sub	sp, #8
 8005daa:	af00      	add	r7, sp, #0
 8005dac:	4603      	mov	r3, r0
 8005dae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005db0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005db4:	4618      	mov	r0, r3
 8005db6:	f7ff ff33 	bl	8005c20 <__NVIC_EnableIRQ>
}
 8005dba:	bf00      	nop
 8005dbc:	3708      	adds	r7, #8
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	bd80      	pop	{r7, pc}

08005dc2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005dc2:	b580      	push	{r7, lr}
 8005dc4:	b082      	sub	sp, #8
 8005dc6:	af00      	add	r7, sp, #0
 8005dc8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005dca:	6878      	ldr	r0, [r7, #4]
 8005dcc:	f7ff ffa4 	bl	8005d18 <SysTick_Config>
 8005dd0:	4603      	mov	r3, r0
}
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	3708      	adds	r7, #8
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	bd80      	pop	{r7, pc}

08005dda <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005dda:	b580      	push	{r7, lr}
 8005ddc:	b082      	sub	sp, #8
 8005dde:	af00      	add	r7, sp, #0
 8005de0:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d101      	bne.n	8005dec <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8005de8:	2301      	movs	r3, #1
 8005dea:	e014      	b.n	8005e16 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	791b      	ldrb	r3, [r3, #4]
 8005df0:	b2db      	uxtb	r3, r3
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d105      	bne.n	8005e02 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005dfc:	6878      	ldr	r0, [r7, #4]
 8005dfe:	f7fc fe21 	bl	8002a44 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2202      	movs	r2, #2
 8005e06:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2201      	movs	r2, #1
 8005e12:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005e14:	2300      	movs	r3, #0
}
 8005e16:	4618      	mov	r0, r3
 8005e18:	3708      	adds	r7, #8
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	bd80      	pop	{r7, pc}
	...

08005e20 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8005e20:	b480      	push	{r7}
 8005e22:	b085      	sub	sp, #20
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
 8005e28:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d101      	bne.n	8005e34 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8005e30:	2301      	movs	r3, #1
 8005e32:	e056      	b.n	8005ee2 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	795b      	ldrb	r3, [r3, #5]
 8005e38:	2b01      	cmp	r3, #1
 8005e3a:	d101      	bne.n	8005e40 <HAL_DAC_Start+0x20>
 8005e3c:	2302      	movs	r3, #2
 8005e3e:	e050      	b.n	8005ee2 <HAL_DAC_Start+0xc2>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2201      	movs	r2, #1
 8005e44:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2202      	movs	r2, #2
 8005e4a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	6819      	ldr	r1, [r3, #0]
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	f003 0310 	and.w	r3, r3, #16
 8005e58:	2201      	movs	r2, #1
 8005e5a:	409a      	lsls	r2, r3
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	430a      	orrs	r2, r1
 8005e62:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005e64:	4b22      	ldr	r3, [pc, #136]	@ (8005ef0 <HAL_DAC_Start+0xd0>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	099b      	lsrs	r3, r3, #6
 8005e6a:	4a22      	ldr	r2, [pc, #136]	@ (8005ef4 <HAL_DAC_Start+0xd4>)
 8005e6c:	fba2 2303 	umull	r2, r3, r2, r3
 8005e70:	099b      	lsrs	r3, r3, #6
 8005e72:	3301      	adds	r3, #1
 8005e74:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8005e76:	e002      	b.n	8005e7e <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	3b01      	subs	r3, #1
 8005e7c:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d1f9      	bne.n	8005e78 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d10f      	bne.n	8005eaa <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8005e94:	2b02      	cmp	r3, #2
 8005e96:	d11d      	bne.n	8005ed4 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	685a      	ldr	r2, [r3, #4]
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f042 0201 	orr.w	r2, r2, #1
 8005ea6:	605a      	str	r2, [r3, #4]
 8005ea8:	e014      	b.n	8005ed4 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	f003 0310 	and.w	r3, r3, #16
 8005eba:	2102      	movs	r1, #2
 8005ebc:	fa01 f303 	lsl.w	r3, r1, r3
 8005ec0:	429a      	cmp	r2, r3
 8005ec2:	d107      	bne.n	8005ed4 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	685a      	ldr	r2, [r3, #4]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f042 0202 	orr.w	r2, r2, #2
 8005ed2:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2200      	movs	r2, #0
 8005ede:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005ee0:	2300      	movs	r3, #0
}
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	3714      	adds	r7, #20
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eec:	4770      	bx	lr
 8005eee:	bf00      	nop
 8005ef0:	20000004 	.word	0x20000004
 8005ef4:	053e2d63 	.word	0x053e2d63

08005ef8 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8005ef8:	b480      	push	{r7}
 8005efa:	b087      	sub	sp, #28
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	60f8      	str	r0, [r7, #12]
 8005f00:	60b9      	str	r1, [r7, #8]
 8005f02:	607a      	str	r2, [r7, #4]
 8005f04:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8005f06:	2300      	movs	r3, #0
 8005f08:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d101      	bne.n	8005f14 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8005f10:	2301      	movs	r3, #1
 8005f12:	e018      	b.n	8005f46 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d105      	bne.n	8005f32 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8005f26:	697a      	ldr	r2, [r7, #20]
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	4413      	add	r3, r2
 8005f2c:	3308      	adds	r3, #8
 8005f2e:	617b      	str	r3, [r7, #20]
 8005f30:	e004      	b.n	8005f3c <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8005f32:	697a      	ldr	r2, [r7, #20]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	4413      	add	r3, r2
 8005f38:	3314      	adds	r3, #20
 8005f3a:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	461a      	mov	r2, r3
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8005f44:	2300      	movs	r3, #0
}
 8005f46:	4618      	mov	r0, r3
 8005f48:	371c      	adds	r7, #28
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f50:	4770      	bx	lr
	...

08005f54 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b08a      	sub	sp, #40	@ 0x28
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	60f8      	str	r0, [r7, #12]
 8005f5c:	60b9      	str	r1, [r7, #8]
 8005f5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f60:	2300      	movs	r3, #0
 8005f62:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d002      	beq.n	8005f70 <HAL_DAC_ConfigChannel+0x1c>
 8005f6a:	68bb      	ldr	r3, [r7, #8]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d101      	bne.n	8005f74 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8005f70:	2301      	movs	r3, #1
 8005f72:	e1a1      	b.n	80062b8 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	689b      	ldr	r3, [r3, #8]
 8005f78:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	795b      	ldrb	r3, [r3, #5]
 8005f7e:	2b01      	cmp	r3, #1
 8005f80:	d101      	bne.n	8005f86 <HAL_DAC_ConfigChannel+0x32>
 8005f82:	2302      	movs	r3, #2
 8005f84:	e198      	b.n	80062b8 <HAL_DAC_ConfigChannel+0x364>
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	2201      	movs	r2, #1
 8005f8a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	2202      	movs	r2, #2
 8005f90:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	689b      	ldr	r3, [r3, #8]
 8005f96:	2b04      	cmp	r3, #4
 8005f98:	d17a      	bne.n	8006090 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8005f9a:	f7fe f9b1 	bl	8004300 <HAL_GetTick>
 8005f9e:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d13d      	bne.n	8006022 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005fa6:	e018      	b.n	8005fda <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005fa8:	f7fe f9aa 	bl	8004300 <HAL_GetTick>
 8005fac:	4602      	mov	r2, r0
 8005fae:	69bb      	ldr	r3, [r7, #24]
 8005fb0:	1ad3      	subs	r3, r2, r3
 8005fb2:	2b01      	cmp	r3, #1
 8005fb4:	d911      	bls.n	8005fda <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fbc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d00a      	beq.n	8005fda <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	691b      	ldr	r3, [r3, #16]
 8005fc8:	f043 0208 	orr.w	r2, r3, #8
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	2203      	movs	r2, #3
 8005fd4:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005fd6:	2303      	movs	r3, #3
 8005fd8:	e16e      	b.n	80062b8 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fe0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d1df      	bne.n	8005fa8 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	68ba      	ldr	r2, [r7, #8]
 8005fee:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005ff0:	641a      	str	r2, [r3, #64]	@ 0x40
 8005ff2:	e020      	b.n	8006036 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005ff4:	f7fe f984 	bl	8004300 <HAL_GetTick>
 8005ff8:	4602      	mov	r2, r0
 8005ffa:	69bb      	ldr	r3, [r7, #24]
 8005ffc:	1ad3      	subs	r3, r2, r3
 8005ffe:	2b01      	cmp	r3, #1
 8006000:	d90f      	bls.n	8006022 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006008:	2b00      	cmp	r3, #0
 800600a:	da0a      	bge.n	8006022 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	691b      	ldr	r3, [r3, #16]
 8006010:	f043 0208 	orr.w	r2, r3, #8
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	2203      	movs	r2, #3
 800601c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800601e:	2303      	movs	r3, #3
 8006020:	e14a      	b.n	80062b8 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006028:	2b00      	cmp	r3, #0
 800602a:	dbe3      	blt.n	8005ff4 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	68ba      	ldr	r2, [r7, #8]
 8006032:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006034:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	f003 0310 	and.w	r3, r3, #16
 8006042:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8006046:	fa01 f303 	lsl.w	r3, r1, r3
 800604a:	43db      	mvns	r3, r3
 800604c:	ea02 0103 	and.w	r1, r2, r3
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	f003 0310 	and.w	r3, r3, #16
 800605a:	409a      	lsls	r2, r3
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	430a      	orrs	r2, r1
 8006062:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	f003 0310 	and.w	r3, r3, #16
 8006070:	21ff      	movs	r1, #255	@ 0xff
 8006072:	fa01 f303 	lsl.w	r3, r1, r3
 8006076:	43db      	mvns	r3, r3
 8006078:	ea02 0103 	and.w	r1, r2, r3
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	f003 0310 	and.w	r3, r3, #16
 8006086:	409a      	lsls	r2, r3
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	430a      	orrs	r2, r1
 800608e:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8006090:	68bb      	ldr	r3, [r7, #8]
 8006092:	69db      	ldr	r3, [r3, #28]
 8006094:	2b01      	cmp	r3, #1
 8006096:	d11d      	bne.n	80060d4 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800609e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	f003 0310 	and.w	r3, r3, #16
 80060a6:	221f      	movs	r2, #31
 80060a8:	fa02 f303 	lsl.w	r3, r2, r3
 80060ac:	43db      	mvns	r3, r3
 80060ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060b0:	4013      	ands	r3, r2
 80060b2:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	6a1b      	ldr	r3, [r3, #32]
 80060b8:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	f003 0310 	and.w	r3, r3, #16
 80060c0:	697a      	ldr	r2, [r7, #20]
 80060c2:	fa02 f303 	lsl.w	r3, r2, r3
 80060c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060c8:	4313      	orrs	r3, r2
 80060ca:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060d2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060da:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	f003 0310 	and.w	r3, r3, #16
 80060e2:	2207      	movs	r2, #7
 80060e4:	fa02 f303 	lsl.w	r3, r2, r3
 80060e8:	43db      	mvns	r3, r3
 80060ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060ec:	4013      	ands	r3, r2
 80060ee:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	699b      	ldr	r3, [r3, #24]
 80060f4:	2b01      	cmp	r3, #1
 80060f6:	d102      	bne.n	80060fe <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 80060f8:	2300      	movs	r3, #0
 80060fa:	623b      	str	r3, [r7, #32]
 80060fc:	e00f      	b.n	800611e <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	699b      	ldr	r3, [r3, #24]
 8006102:	2b02      	cmp	r3, #2
 8006104:	d102      	bne.n	800610c <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8006106:	2301      	movs	r3, #1
 8006108:	623b      	str	r3, [r7, #32]
 800610a:	e008      	b.n	800611e <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	695b      	ldr	r3, [r3, #20]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d102      	bne.n	800611a <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8006114:	2301      	movs	r3, #1
 8006116:	623b      	str	r3, [r7, #32]
 8006118:	e001      	b.n	800611e <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800611a:	2300      	movs	r3, #0
 800611c:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	689a      	ldr	r2, [r3, #8]
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	695b      	ldr	r3, [r3, #20]
 8006126:	4313      	orrs	r3, r2
 8006128:	6a3a      	ldr	r2, [r7, #32]
 800612a:	4313      	orrs	r3, r2
 800612c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	f003 0310 	and.w	r3, r3, #16
 8006134:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006138:	fa02 f303 	lsl.w	r3, r2, r3
 800613c:	43db      	mvns	r3, r3
 800613e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006140:	4013      	ands	r3, r2
 8006142:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	791b      	ldrb	r3, [r3, #4]
 8006148:	2b01      	cmp	r3, #1
 800614a:	d102      	bne.n	8006152 <HAL_DAC_ConfigChannel+0x1fe>
 800614c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006150:	e000      	b.n	8006154 <HAL_DAC_ConfigChannel+0x200>
 8006152:	2300      	movs	r3, #0
 8006154:	697a      	ldr	r2, [r7, #20]
 8006156:	4313      	orrs	r3, r2
 8006158:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	f003 0310 	and.w	r3, r3, #16
 8006160:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006164:	fa02 f303 	lsl.w	r3, r2, r3
 8006168:	43db      	mvns	r3, r3
 800616a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800616c:	4013      	ands	r3, r2
 800616e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	795b      	ldrb	r3, [r3, #5]
 8006174:	2b01      	cmp	r3, #1
 8006176:	d102      	bne.n	800617e <HAL_DAC_ConfigChannel+0x22a>
 8006178:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800617c:	e000      	b.n	8006180 <HAL_DAC_ConfigChannel+0x22c>
 800617e:	2300      	movs	r3, #0
 8006180:	697a      	ldr	r2, [r7, #20]
 8006182:	4313      	orrs	r3, r2
 8006184:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8006186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006188:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800618c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	2b02      	cmp	r3, #2
 8006194:	d114      	bne.n	80061c0 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8006196:	f003 ff2f 	bl	8009ff8 <HAL_RCC_GetHCLKFreq>
 800619a:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800619c:	693b      	ldr	r3, [r7, #16]
 800619e:	4a48      	ldr	r2, [pc, #288]	@ (80062c0 <HAL_DAC_ConfigChannel+0x36c>)
 80061a0:	4293      	cmp	r3, r2
 80061a2:	d904      	bls.n	80061ae <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80061a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80061aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80061ac:	e00f      	b.n	80061ce <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80061ae:	693b      	ldr	r3, [r7, #16]
 80061b0:	4a44      	ldr	r2, [pc, #272]	@ (80062c4 <HAL_DAC_ConfigChannel+0x370>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d90a      	bls.n	80061cc <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80061b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80061bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80061be:	e006      	b.n	80061ce <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061c6:	4313      	orrs	r3, r2
 80061c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80061ca:	e000      	b.n	80061ce <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 80061cc:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	f003 0310 	and.w	r3, r3, #16
 80061d4:	697a      	ldr	r2, [r7, #20]
 80061d6:	fa02 f303 	lsl.w	r3, r2, r3
 80061da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061dc:	4313      	orrs	r3, r2
 80061de:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061e6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	6819      	ldr	r1, [r3, #0]
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	f003 0310 	and.w	r3, r3, #16
 80061f4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80061f8:	fa02 f303 	lsl.w	r3, r2, r3
 80061fc:	43da      	mvns	r2, r3
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	400a      	ands	r2, r1
 8006204:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	f003 0310 	and.w	r3, r3, #16
 8006214:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8006218:	fa02 f303 	lsl.w	r3, r2, r3
 800621c:	43db      	mvns	r3, r3
 800621e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006220:	4013      	ands	r3, r2
 8006222:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8006224:	68bb      	ldr	r3, [r7, #8]
 8006226:	68db      	ldr	r3, [r3, #12]
 8006228:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	f003 0310 	and.w	r3, r3, #16
 8006230:	697a      	ldr	r2, [r7, #20]
 8006232:	fa02 f303 	lsl.w	r3, r2, r3
 8006236:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006238:	4313      	orrs	r3, r2
 800623a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006242:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	6819      	ldr	r1, [r3, #0]
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	f003 0310 	and.w	r3, r3, #16
 8006250:	22c0      	movs	r2, #192	@ 0xc0
 8006252:	fa02 f303 	lsl.w	r3, r2, r3
 8006256:	43da      	mvns	r2, r3
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	400a      	ands	r2, r1
 800625e:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	68db      	ldr	r3, [r3, #12]
 8006264:	089b      	lsrs	r3, r3, #2
 8006266:	f003 030f 	and.w	r3, r3, #15
 800626a:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800626c:	68bb      	ldr	r3, [r7, #8]
 800626e:	691b      	ldr	r3, [r3, #16]
 8006270:	089b      	lsrs	r3, r3, #2
 8006272:	021b      	lsls	r3, r3, #8
 8006274:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006278:	697a      	ldr	r2, [r7, #20]
 800627a:	4313      	orrs	r3, r2
 800627c:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	f003 0310 	and.w	r3, r3, #16
 800628a:	f640 710f 	movw	r1, #3855	@ 0xf0f
 800628e:	fa01 f303 	lsl.w	r3, r1, r3
 8006292:	43db      	mvns	r3, r3
 8006294:	ea02 0103 	and.w	r1, r2, r3
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	f003 0310 	and.w	r3, r3, #16
 800629e:	697a      	ldr	r2, [r7, #20]
 80062a0:	409a      	lsls	r2, r3
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	430a      	orrs	r2, r1
 80062a8:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	2201      	movs	r2, #1
 80062ae:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	2200      	movs	r2, #0
 80062b4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80062b6:	7ffb      	ldrb	r3, [r7, #31]
}
 80062b8:	4618      	mov	r0, r3
 80062ba:	3728      	adds	r7, #40	@ 0x28
 80062bc:	46bd      	mov	sp, r7
 80062be:	bd80      	pop	{r7, pc}
 80062c0:	09896800 	.word	0x09896800
 80062c4:	04c4b400 	.word	0x04c4b400

080062c8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b084      	sub	sp, #16
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d101      	bne.n	80062da <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80062d6:	2301      	movs	r3, #1
 80062d8:	e08d      	b.n	80063f6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	461a      	mov	r2, r3
 80062e0:	4b47      	ldr	r3, [pc, #284]	@ (8006400 <HAL_DMA_Init+0x138>)
 80062e2:	429a      	cmp	r2, r3
 80062e4:	d80f      	bhi.n	8006306 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	461a      	mov	r2, r3
 80062ec:	4b45      	ldr	r3, [pc, #276]	@ (8006404 <HAL_DMA_Init+0x13c>)
 80062ee:	4413      	add	r3, r2
 80062f0:	4a45      	ldr	r2, [pc, #276]	@ (8006408 <HAL_DMA_Init+0x140>)
 80062f2:	fba2 2303 	umull	r2, r3, r2, r3
 80062f6:	091b      	lsrs	r3, r3, #4
 80062f8:	009a      	lsls	r2, r3, #2
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	4a42      	ldr	r2, [pc, #264]	@ (800640c <HAL_DMA_Init+0x144>)
 8006302:	641a      	str	r2, [r3, #64]	@ 0x40
 8006304:	e00e      	b.n	8006324 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	461a      	mov	r2, r3
 800630c:	4b40      	ldr	r3, [pc, #256]	@ (8006410 <HAL_DMA_Init+0x148>)
 800630e:	4413      	add	r3, r2
 8006310:	4a3d      	ldr	r2, [pc, #244]	@ (8006408 <HAL_DMA_Init+0x140>)
 8006312:	fba2 2303 	umull	r2, r3, r2, r3
 8006316:	091b      	lsrs	r3, r3, #4
 8006318:	009a      	lsls	r2, r3, #2
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	4a3c      	ldr	r2, [pc, #240]	@ (8006414 <HAL_DMA_Init+0x14c>)
 8006322:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2202      	movs	r2, #2
 8006328:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800633a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800633e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006348:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	691b      	ldr	r3, [r3, #16]
 800634e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006354:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	699b      	ldr	r3, [r3, #24]
 800635a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006360:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6a1b      	ldr	r3, [r3, #32]
 8006366:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006368:	68fa      	ldr	r2, [r7, #12]
 800636a:	4313      	orrs	r3, r2
 800636c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	68fa      	ldr	r2, [r7, #12]
 8006374:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006376:	6878      	ldr	r0, [r7, #4]
 8006378:	f000 fa76 	bl	8006868 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	689b      	ldr	r3, [r3, #8]
 8006380:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006384:	d102      	bne.n	800638c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2200      	movs	r2, #0
 800638a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	685a      	ldr	r2, [r3, #4]
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006394:	b2d2      	uxtb	r2, r2
 8006396:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800639c:	687a      	ldr	r2, [r7, #4]
 800639e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80063a0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d010      	beq.n	80063cc <HAL_DMA_Init+0x104>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	685b      	ldr	r3, [r3, #4]
 80063ae:	2b04      	cmp	r3, #4
 80063b0:	d80c      	bhi.n	80063cc <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	f000 fa96 	bl	80068e4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063bc:	2200      	movs	r2, #0
 80063be:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063c4:	687a      	ldr	r2, [r7, #4]
 80063c6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80063c8:	605a      	str	r2, [r3, #4]
 80063ca:	e008      	b.n	80063de <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2200      	movs	r2, #0
 80063d0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2200      	movs	r2, #0
 80063d6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2200      	movs	r2, #0
 80063dc:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2200      	movs	r2, #0
 80063e2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2201      	movs	r2, #1
 80063e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2200      	movs	r2, #0
 80063f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80063f4:	2300      	movs	r3, #0
}
 80063f6:	4618      	mov	r0, r3
 80063f8:	3710      	adds	r7, #16
 80063fa:	46bd      	mov	sp, r7
 80063fc:	bd80      	pop	{r7, pc}
 80063fe:	bf00      	nop
 8006400:	40020407 	.word	0x40020407
 8006404:	bffdfff8 	.word	0xbffdfff8
 8006408:	cccccccd 	.word	0xcccccccd
 800640c:	40020000 	.word	0x40020000
 8006410:	bffdfbf8 	.word	0xbffdfbf8
 8006414:	40020400 	.word	0x40020400

08006418 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b086      	sub	sp, #24
 800641c:	af00      	add	r7, sp, #0
 800641e:	60f8      	str	r0, [r7, #12]
 8006420:	60b9      	str	r1, [r7, #8]
 8006422:	607a      	str	r2, [r7, #4]
 8006424:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006426:	2300      	movs	r3, #0
 8006428:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006430:	2b01      	cmp	r3, #1
 8006432:	d101      	bne.n	8006438 <HAL_DMA_Start_IT+0x20>
 8006434:	2302      	movs	r3, #2
 8006436:	e066      	b.n	8006506 <HAL_DMA_Start_IT+0xee>
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2201      	movs	r2, #1
 800643c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006446:	b2db      	uxtb	r3, r3
 8006448:	2b01      	cmp	r3, #1
 800644a:	d155      	bne.n	80064f8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	2202      	movs	r2, #2
 8006450:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2200      	movs	r2, #0
 8006458:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	681a      	ldr	r2, [r3, #0]
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f022 0201 	bic.w	r2, r2, #1
 8006468:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	687a      	ldr	r2, [r7, #4]
 800646e:	68b9      	ldr	r1, [r7, #8]
 8006470:	68f8      	ldr	r0, [r7, #12]
 8006472:	f000 f9bb 	bl	80067ec <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800647a:	2b00      	cmp	r3, #0
 800647c:	d008      	beq.n	8006490 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	681a      	ldr	r2, [r3, #0]
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f042 020e 	orr.w	r2, r2, #14
 800648c:	601a      	str	r2, [r3, #0]
 800648e:	e00f      	b.n	80064b0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	681a      	ldr	r2, [r3, #0]
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f022 0204 	bic.w	r2, r2, #4
 800649e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	681a      	ldr	r2, [r3, #0]
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f042 020a 	orr.w	r2, r2, #10
 80064ae:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d007      	beq.n	80064ce <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80064c2:	681a      	ldr	r2, [r3, #0]
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80064c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80064cc:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d007      	beq.n	80064e6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064da:	681a      	ldr	r2, [r3, #0]
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80064e4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	681a      	ldr	r2, [r3, #0]
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f042 0201 	orr.w	r2, r2, #1
 80064f4:	601a      	str	r2, [r3, #0]
 80064f6:	e005      	b.n	8006504 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	2200      	movs	r2, #0
 80064fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006500:	2302      	movs	r3, #2
 8006502:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006504:	7dfb      	ldrb	r3, [r7, #23]
}
 8006506:	4618      	mov	r0, r3
 8006508:	3718      	adds	r7, #24
 800650a:	46bd      	mov	sp, r7
 800650c:	bd80      	pop	{r7, pc}

0800650e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800650e:	b480      	push	{r7}
 8006510:	b085      	sub	sp, #20
 8006512:	af00      	add	r7, sp, #0
 8006514:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006516:	2300      	movs	r3, #0
 8006518:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006520:	b2db      	uxtb	r3, r3
 8006522:	2b02      	cmp	r3, #2
 8006524:	d005      	beq.n	8006532 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2204      	movs	r2, #4
 800652a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800652c:	2301      	movs	r3, #1
 800652e:	73fb      	strb	r3, [r7, #15]
 8006530:	e037      	b.n	80065a2 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	681a      	ldr	r2, [r3, #0]
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f022 020e 	bic.w	r2, r2, #14
 8006540:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006546:	681a      	ldr	r2, [r3, #0]
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800654c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006550:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	681a      	ldr	r2, [r3, #0]
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f022 0201 	bic.w	r2, r2, #1
 8006560:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006566:	f003 021f 	and.w	r2, r3, #31
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800656e:	2101      	movs	r1, #1
 8006570:	fa01 f202 	lsl.w	r2, r1, r2
 8006574:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800657a:	687a      	ldr	r2, [r7, #4]
 800657c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800657e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006584:	2b00      	cmp	r3, #0
 8006586:	d00c      	beq.n	80065a2 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800658c:	681a      	ldr	r2, [r3, #0]
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006592:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006596:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800659c:	687a      	ldr	r2, [r7, #4]
 800659e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80065a0:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2201      	movs	r2, #1
 80065a6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2200      	movs	r2, #0
 80065ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80065b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80065b4:	4618      	mov	r0, r3
 80065b6:	3714      	adds	r7, #20
 80065b8:	46bd      	mov	sp, r7
 80065ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065be:	4770      	bx	lr

080065c0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b084      	sub	sp, #16
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80065c8:	2300      	movs	r3, #0
 80065ca:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80065d2:	b2db      	uxtb	r3, r3
 80065d4:	2b02      	cmp	r3, #2
 80065d6:	d00d      	beq.n	80065f4 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2204      	movs	r2, #4
 80065dc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2201      	movs	r2, #1
 80065e2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2200      	movs	r2, #0
 80065ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80065ee:	2301      	movs	r3, #1
 80065f0:	73fb      	strb	r3, [r7, #15]
 80065f2:	e047      	b.n	8006684 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	681a      	ldr	r2, [r3, #0]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f022 020e 	bic.w	r2, r2, #14
 8006602:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	681a      	ldr	r2, [r3, #0]
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f022 0201 	bic.w	r2, r2, #1
 8006612:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006618:	681a      	ldr	r2, [r3, #0]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800661e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006622:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006628:	f003 021f 	and.w	r2, r3, #31
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006630:	2101      	movs	r1, #1
 8006632:	fa01 f202 	lsl.w	r2, r1, r2
 8006636:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800663c:	687a      	ldr	r2, [r7, #4]
 800663e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006640:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006646:	2b00      	cmp	r3, #0
 8006648:	d00c      	beq.n	8006664 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800664e:	681a      	ldr	r2, [r3, #0]
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006654:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006658:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800665e:	687a      	ldr	r2, [r7, #4]
 8006660:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006662:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2201      	movs	r2, #1
 8006668:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2200      	movs	r2, #0
 8006670:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006678:	2b00      	cmp	r3, #0
 800667a:	d003      	beq.n	8006684 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006680:	6878      	ldr	r0, [r7, #4]
 8006682:	4798      	blx	r3
    }
  }
  return status;
 8006684:	7bfb      	ldrb	r3, [r7, #15]
}
 8006686:	4618      	mov	r0, r3
 8006688:	3710      	adds	r7, #16
 800668a:	46bd      	mov	sp, r7
 800668c:	bd80      	pop	{r7, pc}

0800668e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800668e:	b580      	push	{r7, lr}
 8006690:	b084      	sub	sp, #16
 8006692:	af00      	add	r7, sp, #0
 8006694:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066aa:	f003 031f 	and.w	r3, r3, #31
 80066ae:	2204      	movs	r2, #4
 80066b0:	409a      	lsls	r2, r3
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	4013      	ands	r3, r2
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d026      	beq.n	8006708 <HAL_DMA_IRQHandler+0x7a>
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	f003 0304 	and.w	r3, r3, #4
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d021      	beq.n	8006708 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f003 0320 	and.w	r3, r3, #32
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d107      	bne.n	80066e2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	681a      	ldr	r2, [r3, #0]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f022 0204 	bic.w	r2, r2, #4
 80066e0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066e6:	f003 021f 	and.w	r2, r3, #31
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066ee:	2104      	movs	r1, #4
 80066f0:	fa01 f202 	lsl.w	r2, r1, r2
 80066f4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d071      	beq.n	80067e2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006706:	e06c      	b.n	80067e2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800670c:	f003 031f 	and.w	r3, r3, #31
 8006710:	2202      	movs	r2, #2
 8006712:	409a      	lsls	r2, r3
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	4013      	ands	r3, r2
 8006718:	2b00      	cmp	r3, #0
 800671a:	d02e      	beq.n	800677a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800671c:	68bb      	ldr	r3, [r7, #8]
 800671e:	f003 0302 	and.w	r3, r3, #2
 8006722:	2b00      	cmp	r3, #0
 8006724:	d029      	beq.n	800677a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f003 0320 	and.w	r3, r3, #32
 8006730:	2b00      	cmp	r3, #0
 8006732:	d10b      	bne.n	800674c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	681a      	ldr	r2, [r3, #0]
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f022 020a 	bic.w	r2, r2, #10
 8006742:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2201      	movs	r2, #1
 8006748:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006750:	f003 021f 	and.w	r2, r3, #31
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006758:	2102      	movs	r1, #2
 800675a:	fa01 f202 	lsl.w	r2, r1, r2
 800675e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2200      	movs	r2, #0
 8006764:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800676c:	2b00      	cmp	r3, #0
 800676e:	d038      	beq.n	80067e2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006774:	6878      	ldr	r0, [r7, #4]
 8006776:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8006778:	e033      	b.n	80067e2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800677e:	f003 031f 	and.w	r3, r3, #31
 8006782:	2208      	movs	r2, #8
 8006784:	409a      	lsls	r2, r3
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	4013      	ands	r3, r2
 800678a:	2b00      	cmp	r3, #0
 800678c:	d02a      	beq.n	80067e4 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800678e:	68bb      	ldr	r3, [r7, #8]
 8006790:	f003 0308 	and.w	r3, r3, #8
 8006794:	2b00      	cmp	r3, #0
 8006796:	d025      	beq.n	80067e4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f022 020e 	bic.w	r2, r2, #14
 80067a6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067ac:	f003 021f 	and.w	r2, r3, #31
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067b4:	2101      	movs	r1, #1
 80067b6:	fa01 f202 	lsl.w	r2, r1, r2
 80067ba:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2201      	movs	r2, #1
 80067c0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2201      	movs	r2, #1
 80067c6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2200      	movs	r2, #0
 80067ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d004      	beq.n	80067e4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067de:	6878      	ldr	r0, [r7, #4]
 80067e0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80067e2:	bf00      	nop
 80067e4:	bf00      	nop
}
 80067e6:	3710      	adds	r7, #16
 80067e8:	46bd      	mov	sp, r7
 80067ea:	bd80      	pop	{r7, pc}

080067ec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80067ec:	b480      	push	{r7}
 80067ee:	b085      	sub	sp, #20
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	60f8      	str	r0, [r7, #12]
 80067f4:	60b9      	str	r1, [r7, #8]
 80067f6:	607a      	str	r2, [r7, #4]
 80067f8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067fe:	68fa      	ldr	r2, [r7, #12]
 8006800:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006802:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006808:	2b00      	cmp	r3, #0
 800680a:	d004      	beq.n	8006816 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006810:	68fa      	ldr	r2, [r7, #12]
 8006812:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006814:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800681a:	f003 021f 	and.w	r2, r3, #31
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006822:	2101      	movs	r1, #1
 8006824:	fa01 f202 	lsl.w	r2, r1, r2
 8006828:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	683a      	ldr	r2, [r7, #0]
 8006830:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	689b      	ldr	r3, [r3, #8]
 8006836:	2b10      	cmp	r3, #16
 8006838:	d108      	bne.n	800684c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	687a      	ldr	r2, [r7, #4]
 8006840:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	68ba      	ldr	r2, [r7, #8]
 8006848:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800684a:	e007      	b.n	800685c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	68ba      	ldr	r2, [r7, #8]
 8006852:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	687a      	ldr	r2, [r7, #4]
 800685a:	60da      	str	r2, [r3, #12]
}
 800685c:	bf00      	nop
 800685e:	3714      	adds	r7, #20
 8006860:	46bd      	mov	sp, r7
 8006862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006866:	4770      	bx	lr

08006868 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006868:	b480      	push	{r7}
 800686a:	b087      	sub	sp, #28
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	461a      	mov	r2, r3
 8006876:	4b16      	ldr	r3, [pc, #88]	@ (80068d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8006878:	429a      	cmp	r2, r3
 800687a:	d802      	bhi.n	8006882 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800687c:	4b15      	ldr	r3, [pc, #84]	@ (80068d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800687e:	617b      	str	r3, [r7, #20]
 8006880:	e001      	b.n	8006886 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8006882:	4b15      	ldr	r3, [pc, #84]	@ (80068d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8006884:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8006886:	697b      	ldr	r3, [r7, #20]
 8006888:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	b2db      	uxtb	r3, r3
 8006890:	3b08      	subs	r3, #8
 8006892:	4a12      	ldr	r2, [pc, #72]	@ (80068dc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8006894:	fba2 2303 	umull	r2, r3, r2, r3
 8006898:	091b      	lsrs	r3, r3, #4
 800689a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068a0:	089b      	lsrs	r3, r3, #2
 80068a2:	009a      	lsls	r2, r3, #2
 80068a4:	693b      	ldr	r3, [r7, #16]
 80068a6:	4413      	add	r3, r2
 80068a8:	461a      	mov	r2, r3
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	4a0b      	ldr	r2, [pc, #44]	@ (80068e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80068b2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	f003 031f 	and.w	r3, r3, #31
 80068ba:	2201      	movs	r2, #1
 80068bc:	409a      	lsls	r2, r3
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80068c2:	bf00      	nop
 80068c4:	371c      	adds	r7, #28
 80068c6:	46bd      	mov	sp, r7
 80068c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068cc:	4770      	bx	lr
 80068ce:	bf00      	nop
 80068d0:	40020407 	.word	0x40020407
 80068d4:	40020800 	.word	0x40020800
 80068d8:	40020820 	.word	0x40020820
 80068dc:	cccccccd 	.word	0xcccccccd
 80068e0:	40020880 	.word	0x40020880

080068e4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80068e4:	b480      	push	{r7}
 80068e6:	b085      	sub	sp, #20
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	b2db      	uxtb	r3, r3
 80068f2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80068f4:	68fa      	ldr	r2, [r7, #12]
 80068f6:	4b0b      	ldr	r3, [pc, #44]	@ (8006924 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80068f8:	4413      	add	r3, r2
 80068fa:	009b      	lsls	r3, r3, #2
 80068fc:	461a      	mov	r2, r3
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	4a08      	ldr	r2, [pc, #32]	@ (8006928 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8006906:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	3b01      	subs	r3, #1
 800690c:	f003 031f 	and.w	r3, r3, #31
 8006910:	2201      	movs	r2, #1
 8006912:	409a      	lsls	r2, r3
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8006918:	bf00      	nop
 800691a:	3714      	adds	r7, #20
 800691c:	46bd      	mov	sp, r7
 800691e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006922:	4770      	bx	lr
 8006924:	1000823f 	.word	0x1000823f
 8006928:	40020940 	.word	0x40020940

0800692c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800692c:	b480      	push	{r7}
 800692e:	b087      	sub	sp, #28
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
 8006934:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006936:	2300      	movs	r3, #0
 8006938:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800693a:	e15a      	b.n	8006bf2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	681a      	ldr	r2, [r3, #0]
 8006940:	2101      	movs	r1, #1
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	fa01 f303 	lsl.w	r3, r1, r3
 8006948:	4013      	ands	r3, r2
 800694a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	2b00      	cmp	r3, #0
 8006950:	f000 814c 	beq.w	8006bec <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	685b      	ldr	r3, [r3, #4]
 8006958:	f003 0303 	and.w	r3, r3, #3
 800695c:	2b01      	cmp	r3, #1
 800695e:	d005      	beq.n	800696c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	685b      	ldr	r3, [r3, #4]
 8006964:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006968:	2b02      	cmp	r3, #2
 800696a:	d130      	bne.n	80069ce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	689b      	ldr	r3, [r3, #8]
 8006970:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006972:	697b      	ldr	r3, [r7, #20]
 8006974:	005b      	lsls	r3, r3, #1
 8006976:	2203      	movs	r2, #3
 8006978:	fa02 f303 	lsl.w	r3, r2, r3
 800697c:	43db      	mvns	r3, r3
 800697e:	693a      	ldr	r2, [r7, #16]
 8006980:	4013      	ands	r3, r2
 8006982:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	68da      	ldr	r2, [r3, #12]
 8006988:	697b      	ldr	r3, [r7, #20]
 800698a:	005b      	lsls	r3, r3, #1
 800698c:	fa02 f303 	lsl.w	r3, r2, r3
 8006990:	693a      	ldr	r2, [r7, #16]
 8006992:	4313      	orrs	r3, r2
 8006994:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	693a      	ldr	r2, [r7, #16]
 800699a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	685b      	ldr	r3, [r3, #4]
 80069a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80069a2:	2201      	movs	r2, #1
 80069a4:	697b      	ldr	r3, [r7, #20]
 80069a6:	fa02 f303 	lsl.w	r3, r2, r3
 80069aa:	43db      	mvns	r3, r3
 80069ac:	693a      	ldr	r2, [r7, #16]
 80069ae:	4013      	ands	r3, r2
 80069b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	685b      	ldr	r3, [r3, #4]
 80069b6:	091b      	lsrs	r3, r3, #4
 80069b8:	f003 0201 	and.w	r2, r3, #1
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	fa02 f303 	lsl.w	r3, r2, r3
 80069c2:	693a      	ldr	r2, [r7, #16]
 80069c4:	4313      	orrs	r3, r2
 80069c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	693a      	ldr	r2, [r7, #16]
 80069cc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	685b      	ldr	r3, [r3, #4]
 80069d2:	f003 0303 	and.w	r3, r3, #3
 80069d6:	2b03      	cmp	r3, #3
 80069d8:	d017      	beq.n	8006a0a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	68db      	ldr	r3, [r3, #12]
 80069de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80069e0:	697b      	ldr	r3, [r7, #20]
 80069e2:	005b      	lsls	r3, r3, #1
 80069e4:	2203      	movs	r2, #3
 80069e6:	fa02 f303 	lsl.w	r3, r2, r3
 80069ea:	43db      	mvns	r3, r3
 80069ec:	693a      	ldr	r2, [r7, #16]
 80069ee:	4013      	ands	r3, r2
 80069f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	689a      	ldr	r2, [r3, #8]
 80069f6:	697b      	ldr	r3, [r7, #20]
 80069f8:	005b      	lsls	r3, r3, #1
 80069fa:	fa02 f303 	lsl.w	r3, r2, r3
 80069fe:	693a      	ldr	r2, [r7, #16]
 8006a00:	4313      	orrs	r3, r2
 8006a02:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	693a      	ldr	r2, [r7, #16]
 8006a08:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	685b      	ldr	r3, [r3, #4]
 8006a0e:	f003 0303 	and.w	r3, r3, #3
 8006a12:	2b02      	cmp	r3, #2
 8006a14:	d123      	bne.n	8006a5e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006a16:	697b      	ldr	r3, [r7, #20]
 8006a18:	08da      	lsrs	r2, r3, #3
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	3208      	adds	r2, #8
 8006a1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a22:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006a24:	697b      	ldr	r3, [r7, #20]
 8006a26:	f003 0307 	and.w	r3, r3, #7
 8006a2a:	009b      	lsls	r3, r3, #2
 8006a2c:	220f      	movs	r2, #15
 8006a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a32:	43db      	mvns	r3, r3
 8006a34:	693a      	ldr	r2, [r7, #16]
 8006a36:	4013      	ands	r3, r2
 8006a38:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	691a      	ldr	r2, [r3, #16]
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	f003 0307 	and.w	r3, r3, #7
 8006a44:	009b      	lsls	r3, r3, #2
 8006a46:	fa02 f303 	lsl.w	r3, r2, r3
 8006a4a:	693a      	ldr	r2, [r7, #16]
 8006a4c:	4313      	orrs	r3, r2
 8006a4e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006a50:	697b      	ldr	r3, [r7, #20]
 8006a52:	08da      	lsrs	r2, r3, #3
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	3208      	adds	r2, #8
 8006a58:	6939      	ldr	r1, [r7, #16]
 8006a5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006a64:	697b      	ldr	r3, [r7, #20]
 8006a66:	005b      	lsls	r3, r3, #1
 8006a68:	2203      	movs	r2, #3
 8006a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8006a6e:	43db      	mvns	r3, r3
 8006a70:	693a      	ldr	r2, [r7, #16]
 8006a72:	4013      	ands	r3, r2
 8006a74:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	f003 0203 	and.w	r2, r3, #3
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	005b      	lsls	r3, r3, #1
 8006a82:	fa02 f303 	lsl.w	r3, r2, r3
 8006a86:	693a      	ldr	r2, [r7, #16]
 8006a88:	4313      	orrs	r3, r2
 8006a8a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	693a      	ldr	r2, [r7, #16]
 8006a90:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	f000 80a6 	beq.w	8006bec <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006aa0:	4b5b      	ldr	r3, [pc, #364]	@ (8006c10 <HAL_GPIO_Init+0x2e4>)
 8006aa2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006aa4:	4a5a      	ldr	r2, [pc, #360]	@ (8006c10 <HAL_GPIO_Init+0x2e4>)
 8006aa6:	f043 0301 	orr.w	r3, r3, #1
 8006aaa:	6613      	str	r3, [r2, #96]	@ 0x60
 8006aac:	4b58      	ldr	r3, [pc, #352]	@ (8006c10 <HAL_GPIO_Init+0x2e4>)
 8006aae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ab0:	f003 0301 	and.w	r3, r3, #1
 8006ab4:	60bb      	str	r3, [r7, #8]
 8006ab6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006ab8:	4a56      	ldr	r2, [pc, #344]	@ (8006c14 <HAL_GPIO_Init+0x2e8>)
 8006aba:	697b      	ldr	r3, [r7, #20]
 8006abc:	089b      	lsrs	r3, r3, #2
 8006abe:	3302      	adds	r3, #2
 8006ac0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ac4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	f003 0303 	and.w	r3, r3, #3
 8006acc:	009b      	lsls	r3, r3, #2
 8006ace:	220f      	movs	r2, #15
 8006ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ad4:	43db      	mvns	r3, r3
 8006ad6:	693a      	ldr	r2, [r7, #16]
 8006ad8:	4013      	ands	r3, r2
 8006ada:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006ae2:	d01f      	beq.n	8006b24 <HAL_GPIO_Init+0x1f8>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	4a4c      	ldr	r2, [pc, #304]	@ (8006c18 <HAL_GPIO_Init+0x2ec>)
 8006ae8:	4293      	cmp	r3, r2
 8006aea:	d019      	beq.n	8006b20 <HAL_GPIO_Init+0x1f4>
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	4a4b      	ldr	r2, [pc, #300]	@ (8006c1c <HAL_GPIO_Init+0x2f0>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d013      	beq.n	8006b1c <HAL_GPIO_Init+0x1f0>
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	4a4a      	ldr	r2, [pc, #296]	@ (8006c20 <HAL_GPIO_Init+0x2f4>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d00d      	beq.n	8006b18 <HAL_GPIO_Init+0x1ec>
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	4a49      	ldr	r2, [pc, #292]	@ (8006c24 <HAL_GPIO_Init+0x2f8>)
 8006b00:	4293      	cmp	r3, r2
 8006b02:	d007      	beq.n	8006b14 <HAL_GPIO_Init+0x1e8>
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	4a48      	ldr	r2, [pc, #288]	@ (8006c28 <HAL_GPIO_Init+0x2fc>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d101      	bne.n	8006b10 <HAL_GPIO_Init+0x1e4>
 8006b0c:	2305      	movs	r3, #5
 8006b0e:	e00a      	b.n	8006b26 <HAL_GPIO_Init+0x1fa>
 8006b10:	2306      	movs	r3, #6
 8006b12:	e008      	b.n	8006b26 <HAL_GPIO_Init+0x1fa>
 8006b14:	2304      	movs	r3, #4
 8006b16:	e006      	b.n	8006b26 <HAL_GPIO_Init+0x1fa>
 8006b18:	2303      	movs	r3, #3
 8006b1a:	e004      	b.n	8006b26 <HAL_GPIO_Init+0x1fa>
 8006b1c:	2302      	movs	r3, #2
 8006b1e:	e002      	b.n	8006b26 <HAL_GPIO_Init+0x1fa>
 8006b20:	2301      	movs	r3, #1
 8006b22:	e000      	b.n	8006b26 <HAL_GPIO_Init+0x1fa>
 8006b24:	2300      	movs	r3, #0
 8006b26:	697a      	ldr	r2, [r7, #20]
 8006b28:	f002 0203 	and.w	r2, r2, #3
 8006b2c:	0092      	lsls	r2, r2, #2
 8006b2e:	4093      	lsls	r3, r2
 8006b30:	693a      	ldr	r2, [r7, #16]
 8006b32:	4313      	orrs	r3, r2
 8006b34:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006b36:	4937      	ldr	r1, [pc, #220]	@ (8006c14 <HAL_GPIO_Init+0x2e8>)
 8006b38:	697b      	ldr	r3, [r7, #20]
 8006b3a:	089b      	lsrs	r3, r3, #2
 8006b3c:	3302      	adds	r3, #2
 8006b3e:	693a      	ldr	r2, [r7, #16]
 8006b40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006b44:	4b39      	ldr	r3, [pc, #228]	@ (8006c2c <HAL_GPIO_Init+0x300>)
 8006b46:	689b      	ldr	r3, [r3, #8]
 8006b48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	43db      	mvns	r3, r3
 8006b4e:	693a      	ldr	r2, [r7, #16]
 8006b50:	4013      	ands	r3, r2
 8006b52:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	685b      	ldr	r3, [r3, #4]
 8006b58:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d003      	beq.n	8006b68 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006b60:	693a      	ldr	r2, [r7, #16]
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	4313      	orrs	r3, r2
 8006b66:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006b68:	4a30      	ldr	r2, [pc, #192]	@ (8006c2c <HAL_GPIO_Init+0x300>)
 8006b6a:	693b      	ldr	r3, [r7, #16]
 8006b6c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006b6e:	4b2f      	ldr	r3, [pc, #188]	@ (8006c2c <HAL_GPIO_Init+0x300>)
 8006b70:	68db      	ldr	r3, [r3, #12]
 8006b72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	43db      	mvns	r3, r3
 8006b78:	693a      	ldr	r2, [r7, #16]
 8006b7a:	4013      	ands	r3, r2
 8006b7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	685b      	ldr	r3, [r3, #4]
 8006b82:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d003      	beq.n	8006b92 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8006b8a:	693a      	ldr	r2, [r7, #16]
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	4313      	orrs	r3, r2
 8006b90:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006b92:	4a26      	ldr	r2, [pc, #152]	@ (8006c2c <HAL_GPIO_Init+0x300>)
 8006b94:	693b      	ldr	r3, [r7, #16]
 8006b96:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006b98:	4b24      	ldr	r3, [pc, #144]	@ (8006c2c <HAL_GPIO_Init+0x300>)
 8006b9a:	685b      	ldr	r3, [r3, #4]
 8006b9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	43db      	mvns	r3, r3
 8006ba2:	693a      	ldr	r2, [r7, #16]
 8006ba4:	4013      	ands	r3, r2
 8006ba6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d003      	beq.n	8006bbc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006bb4:	693a      	ldr	r2, [r7, #16]
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	4313      	orrs	r3, r2
 8006bba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006bbc:	4a1b      	ldr	r2, [pc, #108]	@ (8006c2c <HAL_GPIO_Init+0x300>)
 8006bbe:	693b      	ldr	r3, [r7, #16]
 8006bc0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006bc2:	4b1a      	ldr	r3, [pc, #104]	@ (8006c2c <HAL_GPIO_Init+0x300>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	43db      	mvns	r3, r3
 8006bcc:	693a      	ldr	r2, [r7, #16]
 8006bce:	4013      	ands	r3, r2
 8006bd0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d003      	beq.n	8006be6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006bde:	693a      	ldr	r2, [r7, #16]
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	4313      	orrs	r3, r2
 8006be4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006be6:	4a11      	ldr	r2, [pc, #68]	@ (8006c2c <HAL_GPIO_Init+0x300>)
 8006be8:	693b      	ldr	r3, [r7, #16]
 8006bea:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006bec:	697b      	ldr	r3, [r7, #20]
 8006bee:	3301      	adds	r3, #1
 8006bf0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	681a      	ldr	r2, [r3, #0]
 8006bf6:	697b      	ldr	r3, [r7, #20]
 8006bf8:	fa22 f303 	lsr.w	r3, r2, r3
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	f47f ae9d 	bne.w	800693c <HAL_GPIO_Init+0x10>
  }
}
 8006c02:	bf00      	nop
 8006c04:	bf00      	nop
 8006c06:	371c      	adds	r7, #28
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0e:	4770      	bx	lr
 8006c10:	40021000 	.word	0x40021000
 8006c14:	40010000 	.word	0x40010000
 8006c18:	48000400 	.word	0x48000400
 8006c1c:	48000800 	.word	0x48000800
 8006c20:	48000c00 	.word	0x48000c00
 8006c24:	48001000 	.word	0x48001000
 8006c28:	48001400 	.word	0x48001400
 8006c2c:	40010400 	.word	0x40010400

08006c30 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006c30:	b480      	push	{r7}
 8006c32:	b085      	sub	sp, #20
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
 8006c38:	460b      	mov	r3, r1
 8006c3a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	691a      	ldr	r2, [r3, #16]
 8006c40:	887b      	ldrh	r3, [r7, #2]
 8006c42:	4013      	ands	r3, r2
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d002      	beq.n	8006c4e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006c48:	2301      	movs	r3, #1
 8006c4a:	73fb      	strb	r3, [r7, #15]
 8006c4c:	e001      	b.n	8006c52 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006c4e:	2300      	movs	r3, #0
 8006c50:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006c52:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c54:	4618      	mov	r0, r3
 8006c56:	3714      	adds	r7, #20
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5e:	4770      	bx	lr

08006c60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006c60:	b480      	push	{r7}
 8006c62:	b083      	sub	sp, #12
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
 8006c68:	460b      	mov	r3, r1
 8006c6a:	807b      	strh	r3, [r7, #2]
 8006c6c:	4613      	mov	r3, r2
 8006c6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006c70:	787b      	ldrb	r3, [r7, #1]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d003      	beq.n	8006c7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006c76:	887a      	ldrh	r2, [r7, #2]
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006c7c:	e002      	b.n	8006c84 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006c7e:	887a      	ldrh	r2, [r7, #2]
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006c84:	bf00      	nop
 8006c86:	370c      	adds	r7, #12
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8e:	4770      	bx	lr

08006c90 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b082      	sub	sp, #8
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d101      	bne.n	8006ca2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	e08d      	b.n	8006dbe <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ca8:	b2db      	uxtb	r3, r3
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d106      	bne.n	8006cbc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006cb6:	6878      	ldr	r0, [r7, #4]
 8006cb8:	f7fb ff02 	bl	8002ac0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2224      	movs	r2, #36	@ 0x24
 8006cc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	681a      	ldr	r2, [r3, #0]
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f022 0201 	bic.w	r2, r2, #1
 8006cd2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	685a      	ldr	r2, [r3, #4]
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006ce0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	689a      	ldr	r2, [r3, #8]
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006cf0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	68db      	ldr	r3, [r3, #12]
 8006cf6:	2b01      	cmp	r3, #1
 8006cf8:	d107      	bne.n	8006d0a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	689a      	ldr	r2, [r3, #8]
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006d06:	609a      	str	r2, [r3, #8]
 8006d08:	e006      	b.n	8006d18 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	689a      	ldr	r2, [r3, #8]
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006d16:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	68db      	ldr	r3, [r3, #12]
 8006d1c:	2b02      	cmp	r3, #2
 8006d1e:	d108      	bne.n	8006d32 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	685a      	ldr	r2, [r3, #4]
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006d2e:	605a      	str	r2, [r3, #4]
 8006d30:	e007      	b.n	8006d42 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	685a      	ldr	r2, [r3, #4]
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006d40:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	687a      	ldr	r2, [r7, #4]
 8006d4a:	6812      	ldr	r2, [r2, #0]
 8006d4c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006d50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d54:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	68da      	ldr	r2, [r3, #12]
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006d64:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	691a      	ldr	r2, [r3, #16]
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	695b      	ldr	r3, [r3, #20]
 8006d6e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	699b      	ldr	r3, [r3, #24]
 8006d76:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	430a      	orrs	r2, r1
 8006d7e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	69d9      	ldr	r1, [r3, #28]
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6a1a      	ldr	r2, [r3, #32]
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	430a      	orrs	r2, r1
 8006d8e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	681a      	ldr	r2, [r3, #0]
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f042 0201 	orr.w	r2, r2, #1
 8006d9e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2200      	movs	r2, #0
 8006da4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	2220      	movs	r2, #32
 8006daa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2200      	movs	r2, #0
 8006db2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2200      	movs	r2, #0
 8006db8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006dbc:	2300      	movs	r3, #0
}
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	3708      	adds	r7, #8
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	bd80      	pop	{r7, pc}
	...

08006dc8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b088      	sub	sp, #32
 8006dcc:	af02      	add	r7, sp, #8
 8006dce:	60f8      	str	r0, [r7, #12]
 8006dd0:	607a      	str	r2, [r7, #4]
 8006dd2:	461a      	mov	r2, r3
 8006dd4:	460b      	mov	r3, r1
 8006dd6:	817b      	strh	r3, [r7, #10]
 8006dd8:	4613      	mov	r3, r2
 8006dda:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006de2:	b2db      	uxtb	r3, r3
 8006de4:	2b20      	cmp	r3, #32
 8006de6:	f040 80fd 	bne.w	8006fe4 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006df0:	2b01      	cmp	r3, #1
 8006df2:	d101      	bne.n	8006df8 <HAL_I2C_Master_Transmit+0x30>
 8006df4:	2302      	movs	r3, #2
 8006df6:	e0f6      	b.n	8006fe6 <HAL_I2C_Master_Transmit+0x21e>
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	2201      	movs	r2, #1
 8006dfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006e00:	f7fd fa7e 	bl	8004300 <HAL_GetTick>
 8006e04:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006e06:	693b      	ldr	r3, [r7, #16]
 8006e08:	9300      	str	r3, [sp, #0]
 8006e0a:	2319      	movs	r3, #25
 8006e0c:	2201      	movs	r2, #1
 8006e0e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006e12:	68f8      	ldr	r0, [r7, #12]
 8006e14:	f000 fb72 	bl	80074fc <I2C_WaitOnFlagUntilTimeout>
 8006e18:	4603      	mov	r3, r0
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d001      	beq.n	8006e22 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8006e1e:	2301      	movs	r3, #1
 8006e20:	e0e1      	b.n	8006fe6 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	2221      	movs	r2, #33	@ 0x21
 8006e26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	2210      	movs	r2, #16
 8006e2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	2200      	movs	r2, #0
 8006e36:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	687a      	ldr	r2, [r7, #4]
 8006e3c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	893a      	ldrh	r2, [r7, #8]
 8006e42:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	2200      	movs	r2, #0
 8006e48:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e4e:	b29b      	uxth	r3, r3
 8006e50:	2bff      	cmp	r3, #255	@ 0xff
 8006e52:	d906      	bls.n	8006e62 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	22ff      	movs	r2, #255	@ 0xff
 8006e58:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8006e5a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006e5e:	617b      	str	r3, [r7, #20]
 8006e60:	e007      	b.n	8006e72 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e66:	b29a      	uxth	r2, r3
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8006e6c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006e70:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d024      	beq.n	8006ec4 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e7e:	781a      	ldrb	r2, [r3, #0]
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e8a:	1c5a      	adds	r2, r3, #1
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e94:	b29b      	uxth	r3, r3
 8006e96:	3b01      	subs	r3, #1
 8006e98:	b29a      	uxth	r2, r3
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ea2:	3b01      	subs	r3, #1
 8006ea4:	b29a      	uxth	r2, r3
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006eae:	b2db      	uxtb	r3, r3
 8006eb0:	3301      	adds	r3, #1
 8006eb2:	b2da      	uxtb	r2, r3
 8006eb4:	8979      	ldrh	r1, [r7, #10]
 8006eb6:	4b4e      	ldr	r3, [pc, #312]	@ (8006ff0 <HAL_I2C_Master_Transmit+0x228>)
 8006eb8:	9300      	str	r3, [sp, #0]
 8006eba:	697b      	ldr	r3, [r7, #20]
 8006ebc:	68f8      	ldr	r0, [r7, #12]
 8006ebe:	f000 fd6d 	bl	800799c <I2C_TransferConfig>
 8006ec2:	e066      	b.n	8006f92 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ec8:	b2da      	uxtb	r2, r3
 8006eca:	8979      	ldrh	r1, [r7, #10]
 8006ecc:	4b48      	ldr	r3, [pc, #288]	@ (8006ff0 <HAL_I2C_Master_Transmit+0x228>)
 8006ece:	9300      	str	r3, [sp, #0]
 8006ed0:	697b      	ldr	r3, [r7, #20]
 8006ed2:	68f8      	ldr	r0, [r7, #12]
 8006ed4:	f000 fd62 	bl	800799c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8006ed8:	e05b      	b.n	8006f92 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006eda:	693a      	ldr	r2, [r7, #16]
 8006edc:	6a39      	ldr	r1, [r7, #32]
 8006ede:	68f8      	ldr	r0, [r7, #12]
 8006ee0:	f000 fb65 	bl	80075ae <I2C_WaitOnTXISFlagUntilTimeout>
 8006ee4:	4603      	mov	r3, r0
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d001      	beq.n	8006eee <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8006eea:	2301      	movs	r3, #1
 8006eec:	e07b      	b.n	8006fe6 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ef2:	781a      	ldrb	r2, [r3, #0]
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006efe:	1c5a      	adds	r2, r3, #1
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f08:	b29b      	uxth	r3, r3
 8006f0a:	3b01      	subs	r3, #1
 8006f0c:	b29a      	uxth	r2, r3
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f16:	3b01      	subs	r3, #1
 8006f18:	b29a      	uxth	r2, r3
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f22:	b29b      	uxth	r3, r3
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d034      	beq.n	8006f92 <HAL_I2C_Master_Transmit+0x1ca>
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d130      	bne.n	8006f92 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006f30:	693b      	ldr	r3, [r7, #16]
 8006f32:	9300      	str	r3, [sp, #0]
 8006f34:	6a3b      	ldr	r3, [r7, #32]
 8006f36:	2200      	movs	r2, #0
 8006f38:	2180      	movs	r1, #128	@ 0x80
 8006f3a:	68f8      	ldr	r0, [r7, #12]
 8006f3c:	f000 fade 	bl	80074fc <I2C_WaitOnFlagUntilTimeout>
 8006f40:	4603      	mov	r3, r0
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d001      	beq.n	8006f4a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8006f46:	2301      	movs	r3, #1
 8006f48:	e04d      	b.n	8006fe6 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f4e:	b29b      	uxth	r3, r3
 8006f50:	2bff      	cmp	r3, #255	@ 0xff
 8006f52:	d90e      	bls.n	8006f72 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	22ff      	movs	r2, #255	@ 0xff
 8006f58:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f5e:	b2da      	uxtb	r2, r3
 8006f60:	8979      	ldrh	r1, [r7, #10]
 8006f62:	2300      	movs	r3, #0
 8006f64:	9300      	str	r3, [sp, #0]
 8006f66:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006f6a:	68f8      	ldr	r0, [r7, #12]
 8006f6c:	f000 fd16 	bl	800799c <I2C_TransferConfig>
 8006f70:	e00f      	b.n	8006f92 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f76:	b29a      	uxth	r2, r3
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f80:	b2da      	uxtb	r2, r3
 8006f82:	8979      	ldrh	r1, [r7, #10]
 8006f84:	2300      	movs	r3, #0
 8006f86:	9300      	str	r3, [sp, #0]
 8006f88:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006f8c:	68f8      	ldr	r0, [r7, #12]
 8006f8e:	f000 fd05 	bl	800799c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f96:	b29b      	uxth	r3, r3
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d19e      	bne.n	8006eda <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006f9c:	693a      	ldr	r2, [r7, #16]
 8006f9e:	6a39      	ldr	r1, [r7, #32]
 8006fa0:	68f8      	ldr	r0, [r7, #12]
 8006fa2:	f000 fb4b 	bl	800763c <I2C_WaitOnSTOPFlagUntilTimeout>
 8006fa6:	4603      	mov	r3, r0
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d001      	beq.n	8006fb0 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8006fac:	2301      	movs	r3, #1
 8006fae:	e01a      	b.n	8006fe6 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	2220      	movs	r2, #32
 8006fb6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	6859      	ldr	r1, [r3, #4]
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681a      	ldr	r2, [r3, #0]
 8006fc2:	4b0c      	ldr	r3, [pc, #48]	@ (8006ff4 <HAL_I2C_Master_Transmit+0x22c>)
 8006fc4:	400b      	ands	r3, r1
 8006fc6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	2220      	movs	r2, #32
 8006fcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	2200      	movs	r2, #0
 8006fdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	e000      	b.n	8006fe6 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8006fe4:	2302      	movs	r3, #2
  }
}
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	3718      	adds	r7, #24
 8006fea:	46bd      	mov	sp, r7
 8006fec:	bd80      	pop	{r7, pc}
 8006fee:	bf00      	nop
 8006ff0:	80002000 	.word	0x80002000
 8006ff4:	fe00e800 	.word	0xfe00e800

08006ff8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b088      	sub	sp, #32
 8006ffc:	af02      	add	r7, sp, #8
 8006ffe:	60f8      	str	r0, [r7, #12]
 8007000:	607a      	str	r2, [r7, #4]
 8007002:	461a      	mov	r2, r3
 8007004:	460b      	mov	r3, r1
 8007006:	817b      	strh	r3, [r7, #10]
 8007008:	4613      	mov	r3, r2
 800700a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007012:	b2db      	uxtb	r3, r3
 8007014:	2b20      	cmp	r3, #32
 8007016:	f040 80db 	bne.w	80071d0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007020:	2b01      	cmp	r3, #1
 8007022:	d101      	bne.n	8007028 <HAL_I2C_Master_Receive+0x30>
 8007024:	2302      	movs	r3, #2
 8007026:	e0d4      	b.n	80071d2 <HAL_I2C_Master_Receive+0x1da>
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	2201      	movs	r2, #1
 800702c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007030:	f7fd f966 	bl	8004300 <HAL_GetTick>
 8007034:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007036:	697b      	ldr	r3, [r7, #20]
 8007038:	9300      	str	r3, [sp, #0]
 800703a:	2319      	movs	r3, #25
 800703c:	2201      	movs	r2, #1
 800703e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007042:	68f8      	ldr	r0, [r7, #12]
 8007044:	f000 fa5a 	bl	80074fc <I2C_WaitOnFlagUntilTimeout>
 8007048:	4603      	mov	r3, r0
 800704a:	2b00      	cmp	r3, #0
 800704c:	d001      	beq.n	8007052 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800704e:	2301      	movs	r3, #1
 8007050:	e0bf      	b.n	80071d2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	2222      	movs	r2, #34	@ 0x22
 8007056:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	2210      	movs	r2, #16
 800705e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	2200      	movs	r2, #0
 8007066:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	687a      	ldr	r2, [r7, #4]
 800706c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	893a      	ldrh	r2, [r7, #8]
 8007072:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	2200      	movs	r2, #0
 8007078:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800707e:	b29b      	uxth	r3, r3
 8007080:	2bff      	cmp	r3, #255	@ 0xff
 8007082:	d90e      	bls.n	80070a2 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	22ff      	movs	r2, #255	@ 0xff
 8007088:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800708e:	b2da      	uxtb	r2, r3
 8007090:	8979      	ldrh	r1, [r7, #10]
 8007092:	4b52      	ldr	r3, [pc, #328]	@ (80071dc <HAL_I2C_Master_Receive+0x1e4>)
 8007094:	9300      	str	r3, [sp, #0]
 8007096:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800709a:	68f8      	ldr	r0, [r7, #12]
 800709c:	f000 fc7e 	bl	800799c <I2C_TransferConfig>
 80070a0:	e06d      	b.n	800717e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070a6:	b29a      	uxth	r2, r3
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070b0:	b2da      	uxtb	r2, r3
 80070b2:	8979      	ldrh	r1, [r7, #10]
 80070b4:	4b49      	ldr	r3, [pc, #292]	@ (80071dc <HAL_I2C_Master_Receive+0x1e4>)
 80070b6:	9300      	str	r3, [sp, #0]
 80070b8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80070bc:	68f8      	ldr	r0, [r7, #12]
 80070be:	f000 fc6d 	bl	800799c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80070c2:	e05c      	b.n	800717e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80070c4:	697a      	ldr	r2, [r7, #20]
 80070c6:	6a39      	ldr	r1, [r7, #32]
 80070c8:	68f8      	ldr	r0, [r7, #12]
 80070ca:	f000 fafb 	bl	80076c4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80070ce:	4603      	mov	r3, r0
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d001      	beq.n	80070d8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80070d4:	2301      	movs	r3, #1
 80070d6:	e07c      	b.n	80071d2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070e2:	b2d2      	uxtb	r2, r2
 80070e4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070ea:	1c5a      	adds	r2, r3, #1
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070f4:	3b01      	subs	r3, #1
 80070f6:	b29a      	uxth	r2, r3
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007100:	b29b      	uxth	r3, r3
 8007102:	3b01      	subs	r3, #1
 8007104:	b29a      	uxth	r2, r3
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800710e:	b29b      	uxth	r3, r3
 8007110:	2b00      	cmp	r3, #0
 8007112:	d034      	beq.n	800717e <HAL_I2C_Master_Receive+0x186>
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007118:	2b00      	cmp	r3, #0
 800711a:	d130      	bne.n	800717e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800711c:	697b      	ldr	r3, [r7, #20]
 800711e:	9300      	str	r3, [sp, #0]
 8007120:	6a3b      	ldr	r3, [r7, #32]
 8007122:	2200      	movs	r2, #0
 8007124:	2180      	movs	r1, #128	@ 0x80
 8007126:	68f8      	ldr	r0, [r7, #12]
 8007128:	f000 f9e8 	bl	80074fc <I2C_WaitOnFlagUntilTimeout>
 800712c:	4603      	mov	r3, r0
 800712e:	2b00      	cmp	r3, #0
 8007130:	d001      	beq.n	8007136 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8007132:	2301      	movs	r3, #1
 8007134:	e04d      	b.n	80071d2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800713a:	b29b      	uxth	r3, r3
 800713c:	2bff      	cmp	r3, #255	@ 0xff
 800713e:	d90e      	bls.n	800715e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	22ff      	movs	r2, #255	@ 0xff
 8007144:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800714a:	b2da      	uxtb	r2, r3
 800714c:	8979      	ldrh	r1, [r7, #10]
 800714e:	2300      	movs	r3, #0
 8007150:	9300      	str	r3, [sp, #0]
 8007152:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007156:	68f8      	ldr	r0, [r7, #12]
 8007158:	f000 fc20 	bl	800799c <I2C_TransferConfig>
 800715c:	e00f      	b.n	800717e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007162:	b29a      	uxth	r2, r3
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800716c:	b2da      	uxtb	r2, r3
 800716e:	8979      	ldrh	r1, [r7, #10]
 8007170:	2300      	movs	r3, #0
 8007172:	9300      	str	r3, [sp, #0]
 8007174:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007178:	68f8      	ldr	r0, [r7, #12]
 800717a:	f000 fc0f 	bl	800799c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007182:	b29b      	uxth	r3, r3
 8007184:	2b00      	cmp	r3, #0
 8007186:	d19d      	bne.n	80070c4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007188:	697a      	ldr	r2, [r7, #20]
 800718a:	6a39      	ldr	r1, [r7, #32]
 800718c:	68f8      	ldr	r0, [r7, #12]
 800718e:	f000 fa55 	bl	800763c <I2C_WaitOnSTOPFlagUntilTimeout>
 8007192:	4603      	mov	r3, r0
 8007194:	2b00      	cmp	r3, #0
 8007196:	d001      	beq.n	800719c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8007198:	2301      	movs	r3, #1
 800719a:	e01a      	b.n	80071d2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	2220      	movs	r2, #32
 80071a2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	6859      	ldr	r1, [r3, #4]
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	681a      	ldr	r2, [r3, #0]
 80071ae:	4b0c      	ldr	r3, [pc, #48]	@ (80071e0 <HAL_I2C_Master_Receive+0x1e8>)
 80071b0:	400b      	ands	r3, r1
 80071b2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	2220      	movs	r2, #32
 80071b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	2200      	movs	r2, #0
 80071c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	2200      	movs	r2, #0
 80071c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80071cc:	2300      	movs	r3, #0
 80071ce:	e000      	b.n	80071d2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80071d0:	2302      	movs	r3, #2
  }
}
 80071d2:	4618      	mov	r0, r3
 80071d4:	3718      	adds	r7, #24
 80071d6:	46bd      	mov	sp, r7
 80071d8:	bd80      	pop	{r7, pc}
 80071da:	bf00      	nop
 80071dc:	80002400 	.word	0x80002400
 80071e0:	fe00e800 	.word	0xfe00e800

080071e4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b088      	sub	sp, #32
 80071e8:	af02      	add	r7, sp, #8
 80071ea:	60f8      	str	r0, [r7, #12]
 80071ec:	4608      	mov	r0, r1
 80071ee:	4611      	mov	r1, r2
 80071f0:	461a      	mov	r2, r3
 80071f2:	4603      	mov	r3, r0
 80071f4:	817b      	strh	r3, [r7, #10]
 80071f6:	460b      	mov	r3, r1
 80071f8:	813b      	strh	r3, [r7, #8]
 80071fa:	4613      	mov	r3, r2
 80071fc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007204:	b2db      	uxtb	r3, r3
 8007206:	2b20      	cmp	r3, #32
 8007208:	f040 80f9 	bne.w	80073fe <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800720c:	6a3b      	ldr	r3, [r7, #32]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d002      	beq.n	8007218 <HAL_I2C_Mem_Write+0x34>
 8007212:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007214:	2b00      	cmp	r3, #0
 8007216:	d105      	bne.n	8007224 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800721e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007220:	2301      	movs	r3, #1
 8007222:	e0ed      	b.n	8007400 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800722a:	2b01      	cmp	r3, #1
 800722c:	d101      	bne.n	8007232 <HAL_I2C_Mem_Write+0x4e>
 800722e:	2302      	movs	r3, #2
 8007230:	e0e6      	b.n	8007400 <HAL_I2C_Mem_Write+0x21c>
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	2201      	movs	r2, #1
 8007236:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800723a:	f7fd f861 	bl	8004300 <HAL_GetTick>
 800723e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007240:	697b      	ldr	r3, [r7, #20]
 8007242:	9300      	str	r3, [sp, #0]
 8007244:	2319      	movs	r3, #25
 8007246:	2201      	movs	r2, #1
 8007248:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800724c:	68f8      	ldr	r0, [r7, #12]
 800724e:	f000 f955 	bl	80074fc <I2C_WaitOnFlagUntilTimeout>
 8007252:	4603      	mov	r3, r0
 8007254:	2b00      	cmp	r3, #0
 8007256:	d001      	beq.n	800725c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007258:	2301      	movs	r3, #1
 800725a:	e0d1      	b.n	8007400 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	2221      	movs	r2, #33	@ 0x21
 8007260:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	2240      	movs	r2, #64	@ 0x40
 8007268:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	2200      	movs	r2, #0
 8007270:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	6a3a      	ldr	r2, [r7, #32]
 8007276:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800727c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	2200      	movs	r2, #0
 8007282:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007284:	88f8      	ldrh	r0, [r7, #6]
 8007286:	893a      	ldrh	r2, [r7, #8]
 8007288:	8979      	ldrh	r1, [r7, #10]
 800728a:	697b      	ldr	r3, [r7, #20]
 800728c:	9301      	str	r3, [sp, #4]
 800728e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007290:	9300      	str	r3, [sp, #0]
 8007292:	4603      	mov	r3, r0
 8007294:	68f8      	ldr	r0, [r7, #12]
 8007296:	f000 f8b9 	bl	800740c <I2C_RequestMemoryWrite>
 800729a:	4603      	mov	r3, r0
 800729c:	2b00      	cmp	r3, #0
 800729e:	d005      	beq.n	80072ac <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	2200      	movs	r2, #0
 80072a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80072a8:	2301      	movs	r3, #1
 80072aa:	e0a9      	b.n	8007400 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80072b0:	b29b      	uxth	r3, r3
 80072b2:	2bff      	cmp	r3, #255	@ 0xff
 80072b4:	d90e      	bls.n	80072d4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	22ff      	movs	r2, #255	@ 0xff
 80072ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80072c0:	b2da      	uxtb	r2, r3
 80072c2:	8979      	ldrh	r1, [r7, #10]
 80072c4:	2300      	movs	r3, #0
 80072c6:	9300      	str	r3, [sp, #0]
 80072c8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80072cc:	68f8      	ldr	r0, [r7, #12]
 80072ce:	f000 fb65 	bl	800799c <I2C_TransferConfig>
 80072d2:	e00f      	b.n	80072f4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80072d8:	b29a      	uxth	r2, r3
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80072e2:	b2da      	uxtb	r2, r3
 80072e4:	8979      	ldrh	r1, [r7, #10]
 80072e6:	2300      	movs	r3, #0
 80072e8:	9300      	str	r3, [sp, #0]
 80072ea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80072ee:	68f8      	ldr	r0, [r7, #12]
 80072f0:	f000 fb54 	bl	800799c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80072f4:	697a      	ldr	r2, [r7, #20]
 80072f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80072f8:	68f8      	ldr	r0, [r7, #12]
 80072fa:	f000 f958 	bl	80075ae <I2C_WaitOnTXISFlagUntilTimeout>
 80072fe:	4603      	mov	r3, r0
 8007300:	2b00      	cmp	r3, #0
 8007302:	d001      	beq.n	8007308 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8007304:	2301      	movs	r3, #1
 8007306:	e07b      	b.n	8007400 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800730c:	781a      	ldrb	r2, [r3, #0]
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007318:	1c5a      	adds	r2, r3, #1
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007322:	b29b      	uxth	r3, r3
 8007324:	3b01      	subs	r3, #1
 8007326:	b29a      	uxth	r2, r3
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007330:	3b01      	subs	r3, #1
 8007332:	b29a      	uxth	r2, r3
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800733c:	b29b      	uxth	r3, r3
 800733e:	2b00      	cmp	r3, #0
 8007340:	d034      	beq.n	80073ac <HAL_I2C_Mem_Write+0x1c8>
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007346:	2b00      	cmp	r3, #0
 8007348:	d130      	bne.n	80073ac <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800734a:	697b      	ldr	r3, [r7, #20]
 800734c:	9300      	str	r3, [sp, #0]
 800734e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007350:	2200      	movs	r2, #0
 8007352:	2180      	movs	r1, #128	@ 0x80
 8007354:	68f8      	ldr	r0, [r7, #12]
 8007356:	f000 f8d1 	bl	80074fc <I2C_WaitOnFlagUntilTimeout>
 800735a:	4603      	mov	r3, r0
 800735c:	2b00      	cmp	r3, #0
 800735e:	d001      	beq.n	8007364 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007360:	2301      	movs	r3, #1
 8007362:	e04d      	b.n	8007400 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007368:	b29b      	uxth	r3, r3
 800736a:	2bff      	cmp	r3, #255	@ 0xff
 800736c:	d90e      	bls.n	800738c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	22ff      	movs	r2, #255	@ 0xff
 8007372:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007378:	b2da      	uxtb	r2, r3
 800737a:	8979      	ldrh	r1, [r7, #10]
 800737c:	2300      	movs	r3, #0
 800737e:	9300      	str	r3, [sp, #0]
 8007380:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007384:	68f8      	ldr	r0, [r7, #12]
 8007386:	f000 fb09 	bl	800799c <I2C_TransferConfig>
 800738a:	e00f      	b.n	80073ac <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007390:	b29a      	uxth	r2, r3
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800739a:	b2da      	uxtb	r2, r3
 800739c:	8979      	ldrh	r1, [r7, #10]
 800739e:	2300      	movs	r3, #0
 80073a0:	9300      	str	r3, [sp, #0]
 80073a2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80073a6:	68f8      	ldr	r0, [r7, #12]
 80073a8:	f000 faf8 	bl	800799c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073b0:	b29b      	uxth	r3, r3
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d19e      	bne.n	80072f4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80073b6:	697a      	ldr	r2, [r7, #20]
 80073b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80073ba:	68f8      	ldr	r0, [r7, #12]
 80073bc:	f000 f93e 	bl	800763c <I2C_WaitOnSTOPFlagUntilTimeout>
 80073c0:	4603      	mov	r3, r0
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d001      	beq.n	80073ca <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80073c6:	2301      	movs	r3, #1
 80073c8:	e01a      	b.n	8007400 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	2220      	movs	r2, #32
 80073d0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	6859      	ldr	r1, [r3, #4]
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	681a      	ldr	r2, [r3, #0]
 80073dc:	4b0a      	ldr	r3, [pc, #40]	@ (8007408 <HAL_I2C_Mem_Write+0x224>)
 80073de:	400b      	ands	r3, r1
 80073e0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	2220      	movs	r2, #32
 80073e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	2200      	movs	r2, #0
 80073ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	2200      	movs	r2, #0
 80073f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80073fa:	2300      	movs	r3, #0
 80073fc:	e000      	b.n	8007400 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80073fe:	2302      	movs	r3, #2
  }
}
 8007400:	4618      	mov	r0, r3
 8007402:	3718      	adds	r7, #24
 8007404:	46bd      	mov	sp, r7
 8007406:	bd80      	pop	{r7, pc}
 8007408:	fe00e800 	.word	0xfe00e800

0800740c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b086      	sub	sp, #24
 8007410:	af02      	add	r7, sp, #8
 8007412:	60f8      	str	r0, [r7, #12]
 8007414:	4608      	mov	r0, r1
 8007416:	4611      	mov	r1, r2
 8007418:	461a      	mov	r2, r3
 800741a:	4603      	mov	r3, r0
 800741c:	817b      	strh	r3, [r7, #10]
 800741e:	460b      	mov	r3, r1
 8007420:	813b      	strh	r3, [r7, #8]
 8007422:	4613      	mov	r3, r2
 8007424:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8007426:	88fb      	ldrh	r3, [r7, #6]
 8007428:	b2da      	uxtb	r2, r3
 800742a:	8979      	ldrh	r1, [r7, #10]
 800742c:	4b20      	ldr	r3, [pc, #128]	@ (80074b0 <I2C_RequestMemoryWrite+0xa4>)
 800742e:	9300      	str	r3, [sp, #0]
 8007430:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007434:	68f8      	ldr	r0, [r7, #12]
 8007436:	f000 fab1 	bl	800799c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800743a:	69fa      	ldr	r2, [r7, #28]
 800743c:	69b9      	ldr	r1, [r7, #24]
 800743e:	68f8      	ldr	r0, [r7, #12]
 8007440:	f000 f8b5 	bl	80075ae <I2C_WaitOnTXISFlagUntilTimeout>
 8007444:	4603      	mov	r3, r0
 8007446:	2b00      	cmp	r3, #0
 8007448:	d001      	beq.n	800744e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800744a:	2301      	movs	r3, #1
 800744c:	e02c      	b.n	80074a8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800744e:	88fb      	ldrh	r3, [r7, #6]
 8007450:	2b01      	cmp	r3, #1
 8007452:	d105      	bne.n	8007460 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007454:	893b      	ldrh	r3, [r7, #8]
 8007456:	b2da      	uxtb	r2, r3
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	629a      	str	r2, [r3, #40]	@ 0x28
 800745e:	e015      	b.n	800748c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007460:	893b      	ldrh	r3, [r7, #8]
 8007462:	0a1b      	lsrs	r3, r3, #8
 8007464:	b29b      	uxth	r3, r3
 8007466:	b2da      	uxtb	r2, r3
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800746e:	69fa      	ldr	r2, [r7, #28]
 8007470:	69b9      	ldr	r1, [r7, #24]
 8007472:	68f8      	ldr	r0, [r7, #12]
 8007474:	f000 f89b 	bl	80075ae <I2C_WaitOnTXISFlagUntilTimeout>
 8007478:	4603      	mov	r3, r0
 800747a:	2b00      	cmp	r3, #0
 800747c:	d001      	beq.n	8007482 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800747e:	2301      	movs	r3, #1
 8007480:	e012      	b.n	80074a8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007482:	893b      	ldrh	r3, [r7, #8]
 8007484:	b2da      	uxtb	r2, r3
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800748c:	69fb      	ldr	r3, [r7, #28]
 800748e:	9300      	str	r3, [sp, #0]
 8007490:	69bb      	ldr	r3, [r7, #24]
 8007492:	2200      	movs	r2, #0
 8007494:	2180      	movs	r1, #128	@ 0x80
 8007496:	68f8      	ldr	r0, [r7, #12]
 8007498:	f000 f830 	bl	80074fc <I2C_WaitOnFlagUntilTimeout>
 800749c:	4603      	mov	r3, r0
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d001      	beq.n	80074a6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80074a2:	2301      	movs	r3, #1
 80074a4:	e000      	b.n	80074a8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80074a6:	2300      	movs	r3, #0
}
 80074a8:	4618      	mov	r0, r3
 80074aa:	3710      	adds	r7, #16
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bd80      	pop	{r7, pc}
 80074b0:	80002000 	.word	0x80002000

080074b4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80074b4:	b480      	push	{r7}
 80074b6:	b083      	sub	sp, #12
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	699b      	ldr	r3, [r3, #24]
 80074c2:	f003 0302 	and.w	r3, r3, #2
 80074c6:	2b02      	cmp	r3, #2
 80074c8:	d103      	bne.n	80074d2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	2200      	movs	r2, #0
 80074d0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	699b      	ldr	r3, [r3, #24]
 80074d8:	f003 0301 	and.w	r3, r3, #1
 80074dc:	2b01      	cmp	r3, #1
 80074de:	d007      	beq.n	80074f0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	699a      	ldr	r2, [r3, #24]
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f042 0201 	orr.w	r2, r2, #1
 80074ee:	619a      	str	r2, [r3, #24]
  }
}
 80074f0:	bf00      	nop
 80074f2:	370c      	adds	r7, #12
 80074f4:	46bd      	mov	sp, r7
 80074f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fa:	4770      	bx	lr

080074fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b084      	sub	sp, #16
 8007500:	af00      	add	r7, sp, #0
 8007502:	60f8      	str	r0, [r7, #12]
 8007504:	60b9      	str	r1, [r7, #8]
 8007506:	603b      	str	r3, [r7, #0]
 8007508:	4613      	mov	r3, r2
 800750a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800750c:	e03b      	b.n	8007586 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800750e:	69ba      	ldr	r2, [r7, #24]
 8007510:	6839      	ldr	r1, [r7, #0]
 8007512:	68f8      	ldr	r0, [r7, #12]
 8007514:	f000 f962 	bl	80077dc <I2C_IsErrorOccurred>
 8007518:	4603      	mov	r3, r0
 800751a:	2b00      	cmp	r3, #0
 800751c:	d001      	beq.n	8007522 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800751e:	2301      	movs	r3, #1
 8007520:	e041      	b.n	80075a6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007528:	d02d      	beq.n	8007586 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800752a:	f7fc fee9 	bl	8004300 <HAL_GetTick>
 800752e:	4602      	mov	r2, r0
 8007530:	69bb      	ldr	r3, [r7, #24]
 8007532:	1ad3      	subs	r3, r2, r3
 8007534:	683a      	ldr	r2, [r7, #0]
 8007536:	429a      	cmp	r2, r3
 8007538:	d302      	bcc.n	8007540 <I2C_WaitOnFlagUntilTimeout+0x44>
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	2b00      	cmp	r3, #0
 800753e:	d122      	bne.n	8007586 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	699a      	ldr	r2, [r3, #24]
 8007546:	68bb      	ldr	r3, [r7, #8]
 8007548:	4013      	ands	r3, r2
 800754a:	68ba      	ldr	r2, [r7, #8]
 800754c:	429a      	cmp	r2, r3
 800754e:	bf0c      	ite	eq
 8007550:	2301      	moveq	r3, #1
 8007552:	2300      	movne	r3, #0
 8007554:	b2db      	uxtb	r3, r3
 8007556:	461a      	mov	r2, r3
 8007558:	79fb      	ldrb	r3, [r7, #7]
 800755a:	429a      	cmp	r2, r3
 800755c:	d113      	bne.n	8007586 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007562:	f043 0220 	orr.w	r2, r3, #32
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	2220      	movs	r2, #32
 800756e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	2200      	movs	r2, #0
 8007576:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	2200      	movs	r2, #0
 800757e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8007582:	2301      	movs	r3, #1
 8007584:	e00f      	b.n	80075a6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	699a      	ldr	r2, [r3, #24]
 800758c:	68bb      	ldr	r3, [r7, #8]
 800758e:	4013      	ands	r3, r2
 8007590:	68ba      	ldr	r2, [r7, #8]
 8007592:	429a      	cmp	r2, r3
 8007594:	bf0c      	ite	eq
 8007596:	2301      	moveq	r3, #1
 8007598:	2300      	movne	r3, #0
 800759a:	b2db      	uxtb	r3, r3
 800759c:	461a      	mov	r2, r3
 800759e:	79fb      	ldrb	r3, [r7, #7]
 80075a0:	429a      	cmp	r2, r3
 80075a2:	d0b4      	beq.n	800750e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80075a4:	2300      	movs	r3, #0
}
 80075a6:	4618      	mov	r0, r3
 80075a8:	3710      	adds	r7, #16
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bd80      	pop	{r7, pc}

080075ae <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80075ae:	b580      	push	{r7, lr}
 80075b0:	b084      	sub	sp, #16
 80075b2:	af00      	add	r7, sp, #0
 80075b4:	60f8      	str	r0, [r7, #12]
 80075b6:	60b9      	str	r1, [r7, #8]
 80075b8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80075ba:	e033      	b.n	8007624 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80075bc:	687a      	ldr	r2, [r7, #4]
 80075be:	68b9      	ldr	r1, [r7, #8]
 80075c0:	68f8      	ldr	r0, [r7, #12]
 80075c2:	f000 f90b 	bl	80077dc <I2C_IsErrorOccurred>
 80075c6:	4603      	mov	r3, r0
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d001      	beq.n	80075d0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80075cc:	2301      	movs	r3, #1
 80075ce:	e031      	b.n	8007634 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075d0:	68bb      	ldr	r3, [r7, #8]
 80075d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075d6:	d025      	beq.n	8007624 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075d8:	f7fc fe92 	bl	8004300 <HAL_GetTick>
 80075dc:	4602      	mov	r2, r0
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	1ad3      	subs	r3, r2, r3
 80075e2:	68ba      	ldr	r2, [r7, #8]
 80075e4:	429a      	cmp	r2, r3
 80075e6:	d302      	bcc.n	80075ee <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d11a      	bne.n	8007624 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	699b      	ldr	r3, [r3, #24]
 80075f4:	f003 0302 	and.w	r3, r3, #2
 80075f8:	2b02      	cmp	r3, #2
 80075fa:	d013      	beq.n	8007624 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007600:	f043 0220 	orr.w	r2, r3, #32
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	2220      	movs	r2, #32
 800760c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	2200      	movs	r2, #0
 8007614:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	2200      	movs	r2, #0
 800761c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007620:	2301      	movs	r3, #1
 8007622:	e007      	b.n	8007634 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	699b      	ldr	r3, [r3, #24]
 800762a:	f003 0302 	and.w	r3, r3, #2
 800762e:	2b02      	cmp	r3, #2
 8007630:	d1c4      	bne.n	80075bc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007632:	2300      	movs	r3, #0
}
 8007634:	4618      	mov	r0, r3
 8007636:	3710      	adds	r7, #16
 8007638:	46bd      	mov	sp, r7
 800763a:	bd80      	pop	{r7, pc}

0800763c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800763c:	b580      	push	{r7, lr}
 800763e:	b084      	sub	sp, #16
 8007640:	af00      	add	r7, sp, #0
 8007642:	60f8      	str	r0, [r7, #12]
 8007644:	60b9      	str	r1, [r7, #8]
 8007646:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007648:	e02f      	b.n	80076aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800764a:	687a      	ldr	r2, [r7, #4]
 800764c:	68b9      	ldr	r1, [r7, #8]
 800764e:	68f8      	ldr	r0, [r7, #12]
 8007650:	f000 f8c4 	bl	80077dc <I2C_IsErrorOccurred>
 8007654:	4603      	mov	r3, r0
 8007656:	2b00      	cmp	r3, #0
 8007658:	d001      	beq.n	800765e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800765a:	2301      	movs	r3, #1
 800765c:	e02d      	b.n	80076ba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800765e:	f7fc fe4f 	bl	8004300 <HAL_GetTick>
 8007662:	4602      	mov	r2, r0
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	1ad3      	subs	r3, r2, r3
 8007668:	68ba      	ldr	r2, [r7, #8]
 800766a:	429a      	cmp	r2, r3
 800766c:	d302      	bcc.n	8007674 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800766e:	68bb      	ldr	r3, [r7, #8]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d11a      	bne.n	80076aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	699b      	ldr	r3, [r3, #24]
 800767a:	f003 0320 	and.w	r3, r3, #32
 800767e:	2b20      	cmp	r3, #32
 8007680:	d013      	beq.n	80076aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007686:	f043 0220 	orr.w	r2, r3, #32
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	2220      	movs	r2, #32
 8007692:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	2200      	movs	r2, #0
 800769a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	2200      	movs	r2, #0
 80076a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80076a6:	2301      	movs	r3, #1
 80076a8:	e007      	b.n	80076ba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	699b      	ldr	r3, [r3, #24]
 80076b0:	f003 0320 	and.w	r3, r3, #32
 80076b4:	2b20      	cmp	r3, #32
 80076b6:	d1c8      	bne.n	800764a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80076b8:	2300      	movs	r3, #0
}
 80076ba:	4618      	mov	r0, r3
 80076bc:	3710      	adds	r7, #16
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd80      	pop	{r7, pc}
	...

080076c4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b086      	sub	sp, #24
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	60f8      	str	r0, [r7, #12]
 80076cc:	60b9      	str	r1, [r7, #8]
 80076ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80076d0:	2300      	movs	r3, #0
 80076d2:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80076d4:	e071      	b.n	80077ba <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80076d6:	687a      	ldr	r2, [r7, #4]
 80076d8:	68b9      	ldr	r1, [r7, #8]
 80076da:	68f8      	ldr	r0, [r7, #12]
 80076dc:	f000 f87e 	bl	80077dc <I2C_IsErrorOccurred>
 80076e0:	4603      	mov	r3, r0
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d001      	beq.n	80076ea <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 80076e6:	2301      	movs	r3, #1
 80076e8:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	699b      	ldr	r3, [r3, #24]
 80076f0:	f003 0320 	and.w	r3, r3, #32
 80076f4:	2b20      	cmp	r3, #32
 80076f6:	d13b      	bne.n	8007770 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 80076f8:	7dfb      	ldrb	r3, [r7, #23]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d138      	bne.n	8007770 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	699b      	ldr	r3, [r3, #24]
 8007704:	f003 0304 	and.w	r3, r3, #4
 8007708:	2b04      	cmp	r3, #4
 800770a:	d105      	bne.n	8007718 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007710:	2b00      	cmp	r3, #0
 8007712:	d001      	beq.n	8007718 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8007714:	2300      	movs	r3, #0
 8007716:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	699b      	ldr	r3, [r3, #24]
 800771e:	f003 0310 	and.w	r3, r3, #16
 8007722:	2b10      	cmp	r3, #16
 8007724:	d121      	bne.n	800776a <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	2210      	movs	r2, #16
 800772c:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	2204      	movs	r2, #4
 8007732:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	2220      	movs	r2, #32
 800773a:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	6859      	ldr	r1, [r3, #4]
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	681a      	ldr	r2, [r3, #0]
 8007746:	4b24      	ldr	r3, [pc, #144]	@ (80077d8 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8007748:	400b      	ands	r3, r1
 800774a:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	2220      	movs	r2, #32
 8007750:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	2200      	movs	r2, #0
 8007758:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	2200      	movs	r2, #0
 8007760:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8007764:	2301      	movs	r3, #1
 8007766:	75fb      	strb	r3, [r7, #23]
 8007768:	e002      	b.n	8007770 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	2200      	movs	r2, #0
 800776e:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8007770:	f7fc fdc6 	bl	8004300 <HAL_GetTick>
 8007774:	4602      	mov	r2, r0
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	1ad3      	subs	r3, r2, r3
 800777a:	68ba      	ldr	r2, [r7, #8]
 800777c:	429a      	cmp	r2, r3
 800777e:	d302      	bcc.n	8007786 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8007780:	68bb      	ldr	r3, [r7, #8]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d119      	bne.n	80077ba <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8007786:	7dfb      	ldrb	r3, [r7, #23]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d116      	bne.n	80077ba <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	699b      	ldr	r3, [r3, #24]
 8007792:	f003 0304 	and.w	r3, r3, #4
 8007796:	2b04      	cmp	r3, #4
 8007798:	d00f      	beq.n	80077ba <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800779e:	f043 0220 	orr.w	r2, r3, #32
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	2220      	movs	r2, #32
 80077aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	2200      	movs	r2, #0
 80077b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80077b6:	2301      	movs	r3, #1
 80077b8:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	699b      	ldr	r3, [r3, #24]
 80077c0:	f003 0304 	and.w	r3, r3, #4
 80077c4:	2b04      	cmp	r3, #4
 80077c6:	d002      	beq.n	80077ce <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80077c8:	7dfb      	ldrb	r3, [r7, #23]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d083      	beq.n	80076d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80077ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80077d0:	4618      	mov	r0, r3
 80077d2:	3718      	adds	r7, #24
 80077d4:	46bd      	mov	sp, r7
 80077d6:	bd80      	pop	{r7, pc}
 80077d8:	fe00e800 	.word	0xfe00e800

080077dc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80077dc:	b580      	push	{r7, lr}
 80077de:	b08a      	sub	sp, #40	@ 0x28
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	60f8      	str	r0, [r7, #12]
 80077e4:	60b9      	str	r1, [r7, #8]
 80077e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80077e8:	2300      	movs	r3, #0
 80077ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	699b      	ldr	r3, [r3, #24]
 80077f4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80077f6:	2300      	movs	r3, #0
 80077f8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80077fe:	69bb      	ldr	r3, [r7, #24]
 8007800:	f003 0310 	and.w	r3, r3, #16
 8007804:	2b00      	cmp	r3, #0
 8007806:	d068      	beq.n	80078da <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	2210      	movs	r2, #16
 800780e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007810:	e049      	b.n	80078a6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007818:	d045      	beq.n	80078a6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800781a:	f7fc fd71 	bl	8004300 <HAL_GetTick>
 800781e:	4602      	mov	r2, r0
 8007820:	69fb      	ldr	r3, [r7, #28]
 8007822:	1ad3      	subs	r3, r2, r3
 8007824:	68ba      	ldr	r2, [r7, #8]
 8007826:	429a      	cmp	r2, r3
 8007828:	d302      	bcc.n	8007830 <I2C_IsErrorOccurred+0x54>
 800782a:	68bb      	ldr	r3, [r7, #8]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d13a      	bne.n	80078a6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	685b      	ldr	r3, [r3, #4]
 8007836:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800783a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007842:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	699b      	ldr	r3, [r3, #24]
 800784a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800784e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007852:	d121      	bne.n	8007898 <I2C_IsErrorOccurred+0xbc>
 8007854:	697b      	ldr	r3, [r7, #20]
 8007856:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800785a:	d01d      	beq.n	8007898 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800785c:	7cfb      	ldrb	r3, [r7, #19]
 800785e:	2b20      	cmp	r3, #32
 8007860:	d01a      	beq.n	8007898 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	685a      	ldr	r2, [r3, #4]
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007870:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007872:	f7fc fd45 	bl	8004300 <HAL_GetTick>
 8007876:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007878:	e00e      	b.n	8007898 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800787a:	f7fc fd41 	bl	8004300 <HAL_GetTick>
 800787e:	4602      	mov	r2, r0
 8007880:	69fb      	ldr	r3, [r7, #28]
 8007882:	1ad3      	subs	r3, r2, r3
 8007884:	2b19      	cmp	r3, #25
 8007886:	d907      	bls.n	8007898 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007888:	6a3b      	ldr	r3, [r7, #32]
 800788a:	f043 0320 	orr.w	r3, r3, #32
 800788e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007890:	2301      	movs	r3, #1
 8007892:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8007896:	e006      	b.n	80078a6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	699b      	ldr	r3, [r3, #24]
 800789e:	f003 0320 	and.w	r3, r3, #32
 80078a2:	2b20      	cmp	r3, #32
 80078a4:	d1e9      	bne.n	800787a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	699b      	ldr	r3, [r3, #24]
 80078ac:	f003 0320 	and.w	r3, r3, #32
 80078b0:	2b20      	cmp	r3, #32
 80078b2:	d003      	beq.n	80078bc <I2C_IsErrorOccurred+0xe0>
 80078b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d0aa      	beq.n	8007812 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80078bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d103      	bne.n	80078cc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	2220      	movs	r2, #32
 80078ca:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80078cc:	6a3b      	ldr	r3, [r7, #32]
 80078ce:	f043 0304 	orr.w	r3, r3, #4
 80078d2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80078d4:	2301      	movs	r3, #1
 80078d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	699b      	ldr	r3, [r3, #24]
 80078e0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80078e2:	69bb      	ldr	r3, [r7, #24]
 80078e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d00b      	beq.n	8007904 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80078ec:	6a3b      	ldr	r3, [r7, #32]
 80078ee:	f043 0301 	orr.w	r3, r3, #1
 80078f2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80078fc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80078fe:	2301      	movs	r3, #1
 8007900:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007904:	69bb      	ldr	r3, [r7, #24]
 8007906:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800790a:	2b00      	cmp	r3, #0
 800790c:	d00b      	beq.n	8007926 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800790e:	6a3b      	ldr	r3, [r7, #32]
 8007910:	f043 0308 	orr.w	r3, r3, #8
 8007914:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800791e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007920:	2301      	movs	r3, #1
 8007922:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007926:	69bb      	ldr	r3, [r7, #24]
 8007928:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800792c:	2b00      	cmp	r3, #0
 800792e:	d00b      	beq.n	8007948 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007930:	6a3b      	ldr	r3, [r7, #32]
 8007932:	f043 0302 	orr.w	r3, r3, #2
 8007936:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007940:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007942:	2301      	movs	r3, #1
 8007944:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8007948:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800794c:	2b00      	cmp	r3, #0
 800794e:	d01c      	beq.n	800798a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007950:	68f8      	ldr	r0, [r7, #12]
 8007952:	f7ff fdaf 	bl	80074b4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	6859      	ldr	r1, [r3, #4]
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	681a      	ldr	r2, [r3, #0]
 8007960:	4b0d      	ldr	r3, [pc, #52]	@ (8007998 <I2C_IsErrorOccurred+0x1bc>)
 8007962:	400b      	ands	r3, r1
 8007964:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800796a:	6a3b      	ldr	r3, [r7, #32]
 800796c:	431a      	orrs	r2, r3
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	2220      	movs	r2, #32
 8007976:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	2200      	movs	r2, #0
 800797e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	2200      	movs	r2, #0
 8007986:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800798a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800798e:	4618      	mov	r0, r3
 8007990:	3728      	adds	r7, #40	@ 0x28
 8007992:	46bd      	mov	sp, r7
 8007994:	bd80      	pop	{r7, pc}
 8007996:	bf00      	nop
 8007998:	fe00e800 	.word	0xfe00e800

0800799c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800799c:	b480      	push	{r7}
 800799e:	b087      	sub	sp, #28
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	60f8      	str	r0, [r7, #12]
 80079a4:	607b      	str	r3, [r7, #4]
 80079a6:	460b      	mov	r3, r1
 80079a8:	817b      	strh	r3, [r7, #10]
 80079aa:	4613      	mov	r3, r2
 80079ac:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80079ae:	897b      	ldrh	r3, [r7, #10]
 80079b0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80079b4:	7a7b      	ldrb	r3, [r7, #9]
 80079b6:	041b      	lsls	r3, r3, #16
 80079b8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80079bc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80079c2:	6a3b      	ldr	r3, [r7, #32]
 80079c4:	4313      	orrs	r3, r2
 80079c6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80079ca:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	685a      	ldr	r2, [r3, #4]
 80079d2:	6a3b      	ldr	r3, [r7, #32]
 80079d4:	0d5b      	lsrs	r3, r3, #21
 80079d6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80079da:	4b08      	ldr	r3, [pc, #32]	@ (80079fc <I2C_TransferConfig+0x60>)
 80079dc:	430b      	orrs	r3, r1
 80079de:	43db      	mvns	r3, r3
 80079e0:	ea02 0103 	and.w	r1, r2, r3
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	697a      	ldr	r2, [r7, #20]
 80079ea:	430a      	orrs	r2, r1
 80079ec:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80079ee:	bf00      	nop
 80079f0:	371c      	adds	r7, #28
 80079f2:	46bd      	mov	sp, r7
 80079f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f8:	4770      	bx	lr
 80079fa:	bf00      	nop
 80079fc:	03ff63ff 	.word	0x03ff63ff

08007a00 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007a00:	b480      	push	{r7}
 8007a02:	b083      	sub	sp, #12
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
 8007a08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a10:	b2db      	uxtb	r3, r3
 8007a12:	2b20      	cmp	r3, #32
 8007a14:	d138      	bne.n	8007a88 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007a1c:	2b01      	cmp	r3, #1
 8007a1e:	d101      	bne.n	8007a24 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007a20:	2302      	movs	r3, #2
 8007a22:	e032      	b.n	8007a8a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2201      	movs	r2, #1
 8007a28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2224      	movs	r2, #36	@ 0x24
 8007a30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	681a      	ldr	r2, [r3, #0]
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f022 0201 	bic.w	r2, r2, #1
 8007a42:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	681a      	ldr	r2, [r3, #0]
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007a52:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	6819      	ldr	r1, [r3, #0]
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	683a      	ldr	r2, [r7, #0]
 8007a60:	430a      	orrs	r2, r1
 8007a62:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	681a      	ldr	r2, [r3, #0]
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f042 0201 	orr.w	r2, r2, #1
 8007a72:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2220      	movs	r2, #32
 8007a78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2200      	movs	r2, #0
 8007a80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007a84:	2300      	movs	r3, #0
 8007a86:	e000      	b.n	8007a8a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007a88:	2302      	movs	r3, #2
  }
}
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	370c      	adds	r7, #12
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a94:	4770      	bx	lr

08007a96 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007a96:	b480      	push	{r7}
 8007a98:	b085      	sub	sp, #20
 8007a9a:	af00      	add	r7, sp, #0
 8007a9c:	6078      	str	r0, [r7, #4]
 8007a9e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007aa6:	b2db      	uxtb	r3, r3
 8007aa8:	2b20      	cmp	r3, #32
 8007aaa:	d139      	bne.n	8007b20 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007ab2:	2b01      	cmp	r3, #1
 8007ab4:	d101      	bne.n	8007aba <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007ab6:	2302      	movs	r3, #2
 8007ab8:	e033      	b.n	8007b22 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2201      	movs	r2, #1
 8007abe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2224      	movs	r2, #36	@ 0x24
 8007ac6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	681a      	ldr	r2, [r3, #0]
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f022 0201 	bic.w	r2, r2, #1
 8007ad8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007ae8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	021b      	lsls	r3, r3, #8
 8007aee:	68fa      	ldr	r2, [r7, #12]
 8007af0:	4313      	orrs	r3, r2
 8007af2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	68fa      	ldr	r2, [r7, #12]
 8007afa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	681a      	ldr	r2, [r3, #0]
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	f042 0201 	orr.w	r2, r2, #1
 8007b0a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2220      	movs	r2, #32
 8007b10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2200      	movs	r2, #0
 8007b18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	e000      	b.n	8007b22 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007b20:	2302      	movs	r3, #2
  }
}
 8007b22:	4618      	mov	r0, r3
 8007b24:	3714      	adds	r7, #20
 8007b26:	46bd      	mov	sp, r7
 8007b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2c:	4770      	bx	lr

08007b2e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007b2e:	b580      	push	{r7, lr}
 8007b30:	b084      	sub	sp, #16
 8007b32:	af00      	add	r7, sp, #0
 8007b34:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d101      	bne.n	8007b40 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007b3c:	2301      	movs	r3, #1
 8007b3e:	e0c0      	b.n	8007cc2 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8007b46:	b2db      	uxtb	r3, r3
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d106      	bne.n	8007b5a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2200      	movs	r2, #0
 8007b50:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007b54:	6878      	ldr	r0, [r7, #4]
 8007b56:	f008 f831 	bl	800fbbc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2203      	movs	r2, #3
 8007b5e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	4618      	mov	r0, r3
 8007b68:	f004 fa91 	bl	800c08e <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	73fb      	strb	r3, [r7, #15]
 8007b70:	e03e      	b.n	8007bf0 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007b72:	7bfa      	ldrb	r2, [r7, #15]
 8007b74:	6879      	ldr	r1, [r7, #4]
 8007b76:	4613      	mov	r3, r2
 8007b78:	009b      	lsls	r3, r3, #2
 8007b7a:	4413      	add	r3, r2
 8007b7c:	00db      	lsls	r3, r3, #3
 8007b7e:	440b      	add	r3, r1
 8007b80:	3311      	adds	r3, #17
 8007b82:	2201      	movs	r2, #1
 8007b84:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007b86:	7bfa      	ldrb	r2, [r7, #15]
 8007b88:	6879      	ldr	r1, [r7, #4]
 8007b8a:	4613      	mov	r3, r2
 8007b8c:	009b      	lsls	r3, r3, #2
 8007b8e:	4413      	add	r3, r2
 8007b90:	00db      	lsls	r3, r3, #3
 8007b92:	440b      	add	r3, r1
 8007b94:	3310      	adds	r3, #16
 8007b96:	7bfa      	ldrb	r2, [r7, #15]
 8007b98:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007b9a:	7bfa      	ldrb	r2, [r7, #15]
 8007b9c:	6879      	ldr	r1, [r7, #4]
 8007b9e:	4613      	mov	r3, r2
 8007ba0:	009b      	lsls	r3, r3, #2
 8007ba2:	4413      	add	r3, r2
 8007ba4:	00db      	lsls	r3, r3, #3
 8007ba6:	440b      	add	r3, r1
 8007ba8:	3313      	adds	r3, #19
 8007baa:	2200      	movs	r2, #0
 8007bac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007bae:	7bfa      	ldrb	r2, [r7, #15]
 8007bb0:	6879      	ldr	r1, [r7, #4]
 8007bb2:	4613      	mov	r3, r2
 8007bb4:	009b      	lsls	r3, r3, #2
 8007bb6:	4413      	add	r3, r2
 8007bb8:	00db      	lsls	r3, r3, #3
 8007bba:	440b      	add	r3, r1
 8007bbc:	3320      	adds	r3, #32
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007bc2:	7bfa      	ldrb	r2, [r7, #15]
 8007bc4:	6879      	ldr	r1, [r7, #4]
 8007bc6:	4613      	mov	r3, r2
 8007bc8:	009b      	lsls	r3, r3, #2
 8007bca:	4413      	add	r3, r2
 8007bcc:	00db      	lsls	r3, r3, #3
 8007bce:	440b      	add	r3, r1
 8007bd0:	3324      	adds	r3, #36	@ 0x24
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8007bd6:	7bfb      	ldrb	r3, [r7, #15]
 8007bd8:	6879      	ldr	r1, [r7, #4]
 8007bda:	1c5a      	adds	r2, r3, #1
 8007bdc:	4613      	mov	r3, r2
 8007bde:	009b      	lsls	r3, r3, #2
 8007be0:	4413      	add	r3, r2
 8007be2:	00db      	lsls	r3, r3, #3
 8007be4:	440b      	add	r3, r1
 8007be6:	2200      	movs	r2, #0
 8007be8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007bea:	7bfb      	ldrb	r3, [r7, #15]
 8007bec:	3301      	adds	r3, #1
 8007bee:	73fb      	strb	r3, [r7, #15]
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	791b      	ldrb	r3, [r3, #4]
 8007bf4:	7bfa      	ldrb	r2, [r7, #15]
 8007bf6:	429a      	cmp	r2, r3
 8007bf8:	d3bb      	bcc.n	8007b72 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	73fb      	strb	r3, [r7, #15]
 8007bfe:	e044      	b.n	8007c8a <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007c00:	7bfa      	ldrb	r2, [r7, #15]
 8007c02:	6879      	ldr	r1, [r7, #4]
 8007c04:	4613      	mov	r3, r2
 8007c06:	009b      	lsls	r3, r3, #2
 8007c08:	4413      	add	r3, r2
 8007c0a:	00db      	lsls	r3, r3, #3
 8007c0c:	440b      	add	r3, r1
 8007c0e:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8007c12:	2200      	movs	r2, #0
 8007c14:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007c16:	7bfa      	ldrb	r2, [r7, #15]
 8007c18:	6879      	ldr	r1, [r7, #4]
 8007c1a:	4613      	mov	r3, r2
 8007c1c:	009b      	lsls	r3, r3, #2
 8007c1e:	4413      	add	r3, r2
 8007c20:	00db      	lsls	r3, r3, #3
 8007c22:	440b      	add	r3, r1
 8007c24:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007c28:	7bfa      	ldrb	r2, [r7, #15]
 8007c2a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007c2c:	7bfa      	ldrb	r2, [r7, #15]
 8007c2e:	6879      	ldr	r1, [r7, #4]
 8007c30:	4613      	mov	r3, r2
 8007c32:	009b      	lsls	r3, r3, #2
 8007c34:	4413      	add	r3, r2
 8007c36:	00db      	lsls	r3, r3, #3
 8007c38:	440b      	add	r3, r1
 8007c3a:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8007c3e:	2200      	movs	r2, #0
 8007c40:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007c42:	7bfa      	ldrb	r2, [r7, #15]
 8007c44:	6879      	ldr	r1, [r7, #4]
 8007c46:	4613      	mov	r3, r2
 8007c48:	009b      	lsls	r3, r3, #2
 8007c4a:	4413      	add	r3, r2
 8007c4c:	00db      	lsls	r3, r3, #3
 8007c4e:	440b      	add	r3, r1
 8007c50:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8007c54:	2200      	movs	r2, #0
 8007c56:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007c58:	7bfa      	ldrb	r2, [r7, #15]
 8007c5a:	6879      	ldr	r1, [r7, #4]
 8007c5c:	4613      	mov	r3, r2
 8007c5e:	009b      	lsls	r3, r3, #2
 8007c60:	4413      	add	r3, r2
 8007c62:	00db      	lsls	r3, r3, #3
 8007c64:	440b      	add	r3, r1
 8007c66:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007c6e:	7bfa      	ldrb	r2, [r7, #15]
 8007c70:	6879      	ldr	r1, [r7, #4]
 8007c72:	4613      	mov	r3, r2
 8007c74:	009b      	lsls	r3, r3, #2
 8007c76:	4413      	add	r3, r2
 8007c78:	00db      	lsls	r3, r3, #3
 8007c7a:	440b      	add	r3, r1
 8007c7c:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8007c80:	2200      	movs	r2, #0
 8007c82:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007c84:	7bfb      	ldrb	r3, [r7, #15]
 8007c86:	3301      	adds	r3, #1
 8007c88:	73fb      	strb	r3, [r7, #15]
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	791b      	ldrb	r3, [r3, #4]
 8007c8e:	7bfa      	ldrb	r2, [r7, #15]
 8007c90:	429a      	cmp	r2, r3
 8007c92:	d3b5      	bcc.n	8007c00 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6818      	ldr	r0, [r3, #0]
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	3304      	adds	r3, #4
 8007c9c:	e893 0006 	ldmia.w	r3, {r1, r2}
 8007ca0:	f004 fa10 	bl	800c0c4 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2201      	movs	r2, #1
 8007cae:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	7a9b      	ldrb	r3, [r3, #10]
 8007cb6:	2b01      	cmp	r3, #1
 8007cb8:	d102      	bne.n	8007cc0 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007cba:	6878      	ldr	r0, [r7, #4]
 8007cbc:	f001 fc0e 	bl	80094dc <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8007cc0:	2300      	movs	r3, #0
}
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	3710      	adds	r7, #16
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	bd80      	pop	{r7, pc}

08007cca <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8007cca:	b580      	push	{r7, lr}
 8007ccc:	b082      	sub	sp, #8
 8007cce:	af00      	add	r7, sp, #0
 8007cd0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007cd8:	2b01      	cmp	r3, #1
 8007cda:	d101      	bne.n	8007ce0 <HAL_PCD_Start+0x16>
 8007cdc:	2302      	movs	r3, #2
 8007cde:	e012      	b.n	8007d06 <HAL_PCD_Start+0x3c>
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2201      	movs	r2, #1
 8007ce4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	4618      	mov	r0, r3
 8007cee:	f004 f9b7 	bl	800c060 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	f005 ff94 	bl	800dc24 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2200      	movs	r2, #0
 8007d00:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007d04:	2300      	movs	r3, #0
}
 8007d06:	4618      	mov	r0, r3
 8007d08:	3708      	adds	r7, #8
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	bd80      	pop	{r7, pc}

08007d0e <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8007d0e:	b580      	push	{r7, lr}
 8007d10:	b084      	sub	sp, #16
 8007d12:	af00      	add	r7, sp, #0
 8007d14:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	f005 ff99 	bl	800dc52 <USB_ReadInterrupts>
 8007d20:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d003      	beq.n	8007d34 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8007d2c:	6878      	ldr	r0, [r7, #4]
 8007d2e:	f000 fb06 	bl	800833e <PCD_EP_ISR_Handler>

    return;
 8007d32:	e110      	b.n	8007f56 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d013      	beq.n	8007d66 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007d46:	b29a      	uxth	r2, r3
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007d50:	b292      	uxth	r2, r2
 8007d52:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8007d56:	6878      	ldr	r0, [r7, #4]
 8007d58:	f007 ffc1 	bl	800fcde <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8007d5c:	2100      	movs	r1, #0
 8007d5e:	6878      	ldr	r0, [r7, #4]
 8007d60:	f000 f8fc 	bl	8007f5c <HAL_PCD_SetAddress>

    return;
 8007d64:	e0f7      	b.n	8007f56 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d00c      	beq.n	8007d8a <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007d78:	b29a      	uxth	r2, r3
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007d82:	b292      	uxth	r2, r2
 8007d84:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007d88:	e0e5      	b.n	8007f56 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d00c      	beq.n	8007dae <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007d9c:	b29a      	uxth	r2, r3
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007da6:	b292      	uxth	r2, r2
 8007da8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007dac:	e0d3      	b.n	8007f56 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d034      	beq.n	8007e22 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007dc0:	b29a      	uxth	r2, r3
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f022 0204 	bic.w	r2, r2, #4
 8007dca:	b292      	uxth	r2, r2
 8007dcc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007dd8:	b29a      	uxth	r2, r3
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f022 0208 	bic.w	r2, r2, #8
 8007de2:	b292      	uxth	r2, r2
 8007de4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8007dee:	2b01      	cmp	r3, #1
 8007df0:	d107      	bne.n	8007e02 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2200      	movs	r2, #0
 8007df6:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007dfa:	2100      	movs	r1, #0
 8007dfc:	6878      	ldr	r0, [r7, #4]
 8007dfe:	f008 f961 	bl	80100c4 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8007e02:	6878      	ldr	r0, [r7, #4]
 8007e04:	f007 ffa4 	bl	800fd50 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007e10:	b29a      	uxth	r2, r3
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007e1a:	b292      	uxth	r2, r2
 8007e1c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007e20:	e099      	b.n	8007f56 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d027      	beq.n	8007e7c <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007e34:	b29a      	uxth	r2, r3
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	f042 0208 	orr.w	r2, r2, #8
 8007e3e:	b292      	uxth	r2, r2
 8007e40:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007e4c:	b29a      	uxth	r2, r3
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007e56:	b292      	uxth	r2, r2
 8007e58:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007e64:	b29a      	uxth	r2, r3
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	f042 0204 	orr.w	r2, r2, #4
 8007e6e:	b292      	uxth	r2, r2
 8007e70:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8007e74:	6878      	ldr	r0, [r7, #4]
 8007e76:	f007 ff51 	bl	800fd1c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8007e7a:	e06c      	b.n	8007f56 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d040      	beq.n	8007f08 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007e8e:	b29a      	uxth	r2, r3
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007e98:	b292      	uxth	r2, r2
 8007e9a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d12b      	bne.n	8007f00 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007eb0:	b29a      	uxth	r2, r3
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	f042 0204 	orr.w	r2, r2, #4
 8007eba:	b292      	uxth	r2, r2
 8007ebc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007ec8:	b29a      	uxth	r2, r3
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f042 0208 	orr.w	r2, r2, #8
 8007ed2:	b292      	uxth	r2, r2
 8007ed4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2201      	movs	r2, #1
 8007edc:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8007ee8:	b29b      	uxth	r3, r3
 8007eea:	089b      	lsrs	r3, r3, #2
 8007eec:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8007ef6:	2101      	movs	r1, #1
 8007ef8:	6878      	ldr	r0, [r7, #4]
 8007efa:	f008 f8e3 	bl	80100c4 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8007efe:	e02a      	b.n	8007f56 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8007f00:	6878      	ldr	r0, [r7, #4]
 8007f02:	f007 ff0b 	bl	800fd1c <HAL_PCD_SuspendCallback>
    return;
 8007f06:	e026      	b.n	8007f56 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d00f      	beq.n	8007f32 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007f1a:	b29a      	uxth	r2, r3
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8007f24:	b292      	uxth	r2, r2
 8007f26:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8007f2a:	6878      	ldr	r0, [r7, #4]
 8007f2c:	f007 fec9 	bl	800fcc2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8007f30:	e011      	b.n	8007f56 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d00c      	beq.n	8007f56 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007f44:	b29a      	uxth	r2, r3
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007f4e:	b292      	uxth	r2, r2
 8007f50:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007f54:	bf00      	nop
  }
}
 8007f56:	3710      	adds	r7, #16
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	bd80      	pop	{r7, pc}

08007f5c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	b082      	sub	sp, #8
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
 8007f64:	460b      	mov	r3, r1
 8007f66:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007f6e:	2b01      	cmp	r3, #1
 8007f70:	d101      	bne.n	8007f76 <HAL_PCD_SetAddress+0x1a>
 8007f72:	2302      	movs	r3, #2
 8007f74:	e012      	b.n	8007f9c <HAL_PCD_SetAddress+0x40>
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2201      	movs	r2, #1
 8007f7a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	78fa      	ldrb	r2, [r7, #3]
 8007f82:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	78fa      	ldrb	r2, [r7, #3]
 8007f8a:	4611      	mov	r1, r2
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	f005 fe35 	bl	800dbfc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2200      	movs	r2, #0
 8007f96:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007f9a:	2300      	movs	r3, #0
}
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	3708      	adds	r7, #8
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	bd80      	pop	{r7, pc}

08007fa4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b084      	sub	sp, #16
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
 8007fac:	4608      	mov	r0, r1
 8007fae:	4611      	mov	r1, r2
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	4603      	mov	r3, r0
 8007fb4:	70fb      	strb	r3, [r7, #3]
 8007fb6:	460b      	mov	r3, r1
 8007fb8:	803b      	strh	r3, [r7, #0]
 8007fba:	4613      	mov	r3, r2
 8007fbc:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007fc2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	da0e      	bge.n	8007fe8 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007fca:	78fb      	ldrb	r3, [r7, #3]
 8007fcc:	f003 0207 	and.w	r2, r3, #7
 8007fd0:	4613      	mov	r3, r2
 8007fd2:	009b      	lsls	r3, r3, #2
 8007fd4:	4413      	add	r3, r2
 8007fd6:	00db      	lsls	r3, r3, #3
 8007fd8:	3310      	adds	r3, #16
 8007fda:	687a      	ldr	r2, [r7, #4]
 8007fdc:	4413      	add	r3, r2
 8007fde:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	2201      	movs	r2, #1
 8007fe4:	705a      	strb	r2, [r3, #1]
 8007fe6:	e00e      	b.n	8008006 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007fe8:	78fb      	ldrb	r3, [r7, #3]
 8007fea:	f003 0207 	and.w	r2, r3, #7
 8007fee:	4613      	mov	r3, r2
 8007ff0:	009b      	lsls	r3, r3, #2
 8007ff2:	4413      	add	r3, r2
 8007ff4:	00db      	lsls	r3, r3, #3
 8007ff6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007ffa:	687a      	ldr	r2, [r7, #4]
 8007ffc:	4413      	add	r3, r2
 8007ffe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	2200      	movs	r2, #0
 8008004:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8008006:	78fb      	ldrb	r3, [r7, #3]
 8008008:	f003 0307 	and.w	r3, r3, #7
 800800c:	b2da      	uxtb	r2, r3
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8008012:	883b      	ldrh	r3, [r7, #0]
 8008014:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	78ba      	ldrb	r2, [r7, #2]
 8008020:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8008022:	78bb      	ldrb	r3, [r7, #2]
 8008024:	2b02      	cmp	r3, #2
 8008026:	d102      	bne.n	800802e <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	2200      	movs	r2, #0
 800802c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008034:	2b01      	cmp	r3, #1
 8008036:	d101      	bne.n	800803c <HAL_PCD_EP_Open+0x98>
 8008038:	2302      	movs	r3, #2
 800803a:	e00e      	b.n	800805a <HAL_PCD_EP_Open+0xb6>
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2201      	movs	r2, #1
 8008040:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	68f9      	ldr	r1, [r7, #12]
 800804a:	4618      	mov	r0, r3
 800804c:	f004 f858 	bl	800c100 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	2200      	movs	r2, #0
 8008054:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8008058:	7afb      	ldrb	r3, [r7, #11]
}
 800805a:	4618      	mov	r0, r3
 800805c:	3710      	adds	r7, #16
 800805e:	46bd      	mov	sp, r7
 8008060:	bd80      	pop	{r7, pc}

08008062 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008062:	b580      	push	{r7, lr}
 8008064:	b084      	sub	sp, #16
 8008066:	af00      	add	r7, sp, #0
 8008068:	6078      	str	r0, [r7, #4]
 800806a:	460b      	mov	r3, r1
 800806c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800806e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008072:	2b00      	cmp	r3, #0
 8008074:	da0e      	bge.n	8008094 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008076:	78fb      	ldrb	r3, [r7, #3]
 8008078:	f003 0207 	and.w	r2, r3, #7
 800807c:	4613      	mov	r3, r2
 800807e:	009b      	lsls	r3, r3, #2
 8008080:	4413      	add	r3, r2
 8008082:	00db      	lsls	r3, r3, #3
 8008084:	3310      	adds	r3, #16
 8008086:	687a      	ldr	r2, [r7, #4]
 8008088:	4413      	add	r3, r2
 800808a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	2201      	movs	r2, #1
 8008090:	705a      	strb	r2, [r3, #1]
 8008092:	e00e      	b.n	80080b2 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008094:	78fb      	ldrb	r3, [r7, #3]
 8008096:	f003 0207 	and.w	r2, r3, #7
 800809a:	4613      	mov	r3, r2
 800809c:	009b      	lsls	r3, r3, #2
 800809e:	4413      	add	r3, r2
 80080a0:	00db      	lsls	r3, r3, #3
 80080a2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80080a6:	687a      	ldr	r2, [r7, #4]
 80080a8:	4413      	add	r3, r2
 80080aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	2200      	movs	r2, #0
 80080b0:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80080b2:	78fb      	ldrb	r3, [r7, #3]
 80080b4:	f003 0307 	and.w	r3, r3, #7
 80080b8:	b2da      	uxtb	r2, r3
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80080c4:	2b01      	cmp	r3, #1
 80080c6:	d101      	bne.n	80080cc <HAL_PCD_EP_Close+0x6a>
 80080c8:	2302      	movs	r3, #2
 80080ca:	e00e      	b.n	80080ea <HAL_PCD_EP_Close+0x88>
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2201      	movs	r2, #1
 80080d0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	68f9      	ldr	r1, [r7, #12]
 80080da:	4618      	mov	r0, r3
 80080dc:	f004 fcf8 	bl	800cad0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2200      	movs	r2, #0
 80080e4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 80080e8:	2300      	movs	r3, #0
}
 80080ea:	4618      	mov	r0, r3
 80080ec:	3710      	adds	r7, #16
 80080ee:	46bd      	mov	sp, r7
 80080f0:	bd80      	pop	{r7, pc}

080080f2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80080f2:	b580      	push	{r7, lr}
 80080f4:	b086      	sub	sp, #24
 80080f6:	af00      	add	r7, sp, #0
 80080f8:	60f8      	str	r0, [r7, #12]
 80080fa:	607a      	str	r2, [r7, #4]
 80080fc:	603b      	str	r3, [r7, #0]
 80080fe:	460b      	mov	r3, r1
 8008100:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008102:	7afb      	ldrb	r3, [r7, #11]
 8008104:	f003 0207 	and.w	r2, r3, #7
 8008108:	4613      	mov	r3, r2
 800810a:	009b      	lsls	r3, r3, #2
 800810c:	4413      	add	r3, r2
 800810e:	00db      	lsls	r3, r3, #3
 8008110:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008114:	68fa      	ldr	r2, [r7, #12]
 8008116:	4413      	add	r3, r2
 8008118:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800811a:	697b      	ldr	r3, [r7, #20]
 800811c:	687a      	ldr	r2, [r7, #4]
 800811e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8008120:	697b      	ldr	r3, [r7, #20]
 8008122:	683a      	ldr	r2, [r7, #0]
 8008124:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8008126:	697b      	ldr	r3, [r7, #20]
 8008128:	2200      	movs	r2, #0
 800812a:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800812c:	697b      	ldr	r3, [r7, #20]
 800812e:	2200      	movs	r2, #0
 8008130:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008132:	7afb      	ldrb	r3, [r7, #11]
 8008134:	f003 0307 	and.w	r3, r3, #7
 8008138:	b2da      	uxtb	r2, r3
 800813a:	697b      	ldr	r3, [r7, #20]
 800813c:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	6979      	ldr	r1, [r7, #20]
 8008144:	4618      	mov	r0, r3
 8008146:	f004 feb0 	bl	800ceaa <USB_EPStartXfer>

  return HAL_OK;
 800814a:	2300      	movs	r3, #0
}
 800814c:	4618      	mov	r0, r3
 800814e:	3718      	adds	r7, #24
 8008150:	46bd      	mov	sp, r7
 8008152:	bd80      	pop	{r7, pc}

08008154 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8008154:	b480      	push	{r7}
 8008156:	b083      	sub	sp, #12
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
 800815c:	460b      	mov	r3, r1
 800815e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8008160:	78fb      	ldrb	r3, [r7, #3]
 8008162:	f003 0207 	and.w	r2, r3, #7
 8008166:	6879      	ldr	r1, [r7, #4]
 8008168:	4613      	mov	r3, r2
 800816a:	009b      	lsls	r3, r3, #2
 800816c:	4413      	add	r3, r2
 800816e:	00db      	lsls	r3, r3, #3
 8008170:	440b      	add	r3, r1
 8008172:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8008176:	681b      	ldr	r3, [r3, #0]
}
 8008178:	4618      	mov	r0, r3
 800817a:	370c      	adds	r7, #12
 800817c:	46bd      	mov	sp, r7
 800817e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008182:	4770      	bx	lr

08008184 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b086      	sub	sp, #24
 8008188:	af00      	add	r7, sp, #0
 800818a:	60f8      	str	r0, [r7, #12]
 800818c:	607a      	str	r2, [r7, #4]
 800818e:	603b      	str	r3, [r7, #0]
 8008190:	460b      	mov	r3, r1
 8008192:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008194:	7afb      	ldrb	r3, [r7, #11]
 8008196:	f003 0207 	and.w	r2, r3, #7
 800819a:	4613      	mov	r3, r2
 800819c:	009b      	lsls	r3, r3, #2
 800819e:	4413      	add	r3, r2
 80081a0:	00db      	lsls	r3, r3, #3
 80081a2:	3310      	adds	r3, #16
 80081a4:	68fa      	ldr	r2, [r7, #12]
 80081a6:	4413      	add	r3, r2
 80081a8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80081aa:	697b      	ldr	r3, [r7, #20]
 80081ac:	687a      	ldr	r2, [r7, #4]
 80081ae:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80081b0:	697b      	ldr	r3, [r7, #20]
 80081b2:	683a      	ldr	r2, [r7, #0]
 80081b4:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80081b6:	697b      	ldr	r3, [r7, #20]
 80081b8:	2201      	movs	r2, #1
 80081ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 80081be:	697b      	ldr	r3, [r7, #20]
 80081c0:	683a      	ldr	r2, [r7, #0]
 80081c2:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80081c4:	697b      	ldr	r3, [r7, #20]
 80081c6:	2200      	movs	r2, #0
 80081c8:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80081ca:	697b      	ldr	r3, [r7, #20]
 80081cc:	2201      	movs	r2, #1
 80081ce:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80081d0:	7afb      	ldrb	r3, [r7, #11]
 80081d2:	f003 0307 	and.w	r3, r3, #7
 80081d6:	b2da      	uxtb	r2, r3
 80081d8:	697b      	ldr	r3, [r7, #20]
 80081da:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	6979      	ldr	r1, [r7, #20]
 80081e2:	4618      	mov	r0, r3
 80081e4:	f004 fe61 	bl	800ceaa <USB_EPStartXfer>

  return HAL_OK;
 80081e8:	2300      	movs	r3, #0
}
 80081ea:	4618      	mov	r0, r3
 80081ec:	3718      	adds	r7, #24
 80081ee:	46bd      	mov	sp, r7
 80081f0:	bd80      	pop	{r7, pc}

080081f2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80081f2:	b580      	push	{r7, lr}
 80081f4:	b084      	sub	sp, #16
 80081f6:	af00      	add	r7, sp, #0
 80081f8:	6078      	str	r0, [r7, #4]
 80081fa:	460b      	mov	r3, r1
 80081fc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80081fe:	78fb      	ldrb	r3, [r7, #3]
 8008200:	f003 0307 	and.w	r3, r3, #7
 8008204:	687a      	ldr	r2, [r7, #4]
 8008206:	7912      	ldrb	r2, [r2, #4]
 8008208:	4293      	cmp	r3, r2
 800820a:	d901      	bls.n	8008210 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800820c:	2301      	movs	r3, #1
 800820e:	e03e      	b.n	800828e <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008210:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008214:	2b00      	cmp	r3, #0
 8008216:	da0e      	bge.n	8008236 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008218:	78fb      	ldrb	r3, [r7, #3]
 800821a:	f003 0207 	and.w	r2, r3, #7
 800821e:	4613      	mov	r3, r2
 8008220:	009b      	lsls	r3, r3, #2
 8008222:	4413      	add	r3, r2
 8008224:	00db      	lsls	r3, r3, #3
 8008226:	3310      	adds	r3, #16
 8008228:	687a      	ldr	r2, [r7, #4]
 800822a:	4413      	add	r3, r2
 800822c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	2201      	movs	r2, #1
 8008232:	705a      	strb	r2, [r3, #1]
 8008234:	e00c      	b.n	8008250 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008236:	78fa      	ldrb	r2, [r7, #3]
 8008238:	4613      	mov	r3, r2
 800823a:	009b      	lsls	r3, r3, #2
 800823c:	4413      	add	r3, r2
 800823e:	00db      	lsls	r3, r3, #3
 8008240:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008244:	687a      	ldr	r2, [r7, #4]
 8008246:	4413      	add	r3, r2
 8008248:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	2200      	movs	r2, #0
 800824e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	2201      	movs	r2, #1
 8008254:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008256:	78fb      	ldrb	r3, [r7, #3]
 8008258:	f003 0307 	and.w	r3, r3, #7
 800825c:	b2da      	uxtb	r2, r3
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008268:	2b01      	cmp	r3, #1
 800826a:	d101      	bne.n	8008270 <HAL_PCD_EP_SetStall+0x7e>
 800826c:	2302      	movs	r3, #2
 800826e:	e00e      	b.n	800828e <HAL_PCD_EP_SetStall+0x9c>
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	2201      	movs	r2, #1
 8008274:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	68f9      	ldr	r1, [r7, #12]
 800827e:	4618      	mov	r0, r3
 8008280:	f005 fbc2 	bl	800da08 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2200      	movs	r2, #0
 8008288:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800828c:	2300      	movs	r3, #0
}
 800828e:	4618      	mov	r0, r3
 8008290:	3710      	adds	r7, #16
 8008292:	46bd      	mov	sp, r7
 8008294:	bd80      	pop	{r7, pc}

08008296 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008296:	b580      	push	{r7, lr}
 8008298:	b084      	sub	sp, #16
 800829a:	af00      	add	r7, sp, #0
 800829c:	6078      	str	r0, [r7, #4]
 800829e:	460b      	mov	r3, r1
 80082a0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80082a2:	78fb      	ldrb	r3, [r7, #3]
 80082a4:	f003 030f 	and.w	r3, r3, #15
 80082a8:	687a      	ldr	r2, [r7, #4]
 80082aa:	7912      	ldrb	r2, [r2, #4]
 80082ac:	4293      	cmp	r3, r2
 80082ae:	d901      	bls.n	80082b4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80082b0:	2301      	movs	r3, #1
 80082b2:	e040      	b.n	8008336 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80082b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	da0e      	bge.n	80082da <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80082bc:	78fb      	ldrb	r3, [r7, #3]
 80082be:	f003 0207 	and.w	r2, r3, #7
 80082c2:	4613      	mov	r3, r2
 80082c4:	009b      	lsls	r3, r3, #2
 80082c6:	4413      	add	r3, r2
 80082c8:	00db      	lsls	r3, r3, #3
 80082ca:	3310      	adds	r3, #16
 80082cc:	687a      	ldr	r2, [r7, #4]
 80082ce:	4413      	add	r3, r2
 80082d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	2201      	movs	r2, #1
 80082d6:	705a      	strb	r2, [r3, #1]
 80082d8:	e00e      	b.n	80082f8 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80082da:	78fb      	ldrb	r3, [r7, #3]
 80082dc:	f003 0207 	and.w	r2, r3, #7
 80082e0:	4613      	mov	r3, r2
 80082e2:	009b      	lsls	r3, r3, #2
 80082e4:	4413      	add	r3, r2
 80082e6:	00db      	lsls	r3, r3, #3
 80082e8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80082ec:	687a      	ldr	r2, [r7, #4]
 80082ee:	4413      	add	r3, r2
 80082f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	2200      	movs	r2, #0
 80082f6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	2200      	movs	r2, #0
 80082fc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80082fe:	78fb      	ldrb	r3, [r7, #3]
 8008300:	f003 0307 	and.w	r3, r3, #7
 8008304:	b2da      	uxtb	r2, r3
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008310:	2b01      	cmp	r3, #1
 8008312:	d101      	bne.n	8008318 <HAL_PCD_EP_ClrStall+0x82>
 8008314:	2302      	movs	r3, #2
 8008316:	e00e      	b.n	8008336 <HAL_PCD_EP_ClrStall+0xa0>
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	2201      	movs	r2, #1
 800831c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	68f9      	ldr	r1, [r7, #12]
 8008326:	4618      	mov	r0, r3
 8008328:	f005 fbbf 	bl	800daaa <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2200      	movs	r2, #0
 8008330:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8008334:	2300      	movs	r3, #0
}
 8008336:	4618      	mov	r0, r3
 8008338:	3710      	adds	r7, #16
 800833a:	46bd      	mov	sp, r7
 800833c:	bd80      	pop	{r7, pc}

0800833e <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800833e:	b580      	push	{r7, lr}
 8008340:	b092      	sub	sp, #72	@ 0x48
 8008342:	af00      	add	r7, sp, #0
 8008344:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8008346:	e333      	b.n	80089b0 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008350:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8008352:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008354:	b2db      	uxtb	r3, r3
 8008356:	f003 030f 	and.w	r3, r3, #15
 800835a:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800835e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008362:	2b00      	cmp	r3, #0
 8008364:	f040 8108 	bne.w	8008578 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8008368:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800836a:	f003 0310 	and.w	r3, r3, #16
 800836e:	2b00      	cmp	r3, #0
 8008370:	d14c      	bne.n	800840c <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	881b      	ldrh	r3, [r3, #0]
 8008378:	b29b      	uxth	r3, r3
 800837a:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800837e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008382:	813b      	strh	r3, [r7, #8]
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681a      	ldr	r2, [r3, #0]
 8008388:	893b      	ldrh	r3, [r7, #8]
 800838a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800838e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008392:	b29b      	uxth	r3, r3
 8008394:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	3310      	adds	r3, #16
 800839a:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80083a4:	b29b      	uxth	r3, r3
 80083a6:	461a      	mov	r2, r3
 80083a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083aa:	781b      	ldrb	r3, [r3, #0]
 80083ac:	00db      	lsls	r3, r3, #3
 80083ae:	4413      	add	r3, r2
 80083b0:	687a      	ldr	r2, [r7, #4]
 80083b2:	6812      	ldr	r2, [r2, #0]
 80083b4:	4413      	add	r3, r2
 80083b6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80083ba:	881b      	ldrh	r3, [r3, #0]
 80083bc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80083c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083c2:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80083c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083c6:	695a      	ldr	r2, [r3, #20]
 80083c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083ca:	69db      	ldr	r3, [r3, #28]
 80083cc:	441a      	add	r2, r3
 80083ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083d0:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80083d2:	2100      	movs	r1, #0
 80083d4:	6878      	ldr	r0, [r7, #4]
 80083d6:	f007 fc5a 	bl	800fc8e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	7b1b      	ldrb	r3, [r3, #12]
 80083de:	b2db      	uxtb	r3, r3
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	f000 82e5 	beq.w	80089b0 <PCD_EP_ISR_Handler+0x672>
 80083e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083e8:	699b      	ldr	r3, [r3, #24]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	f040 82e0 	bne.w	80089b0 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	7b1b      	ldrb	r3, [r3, #12]
 80083f4:	b2db      	uxtb	r3, r3
 80083f6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80083fa:	b2da      	uxtb	r2, r3
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2200      	movs	r2, #0
 8008408:	731a      	strb	r2, [r3, #12]
 800840a:	e2d1      	b.n	80089b0 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008412:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	881b      	ldrh	r3, [r3, #0]
 800841a:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800841c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800841e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008422:	2b00      	cmp	r3, #0
 8008424:	d032      	beq.n	800848c <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800842e:	b29b      	uxth	r3, r3
 8008430:	461a      	mov	r2, r3
 8008432:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008434:	781b      	ldrb	r3, [r3, #0]
 8008436:	00db      	lsls	r3, r3, #3
 8008438:	4413      	add	r3, r2
 800843a:	687a      	ldr	r2, [r7, #4]
 800843c:	6812      	ldr	r2, [r2, #0]
 800843e:	4413      	add	r3, r2
 8008440:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008444:	881b      	ldrh	r3, [r3, #0]
 8008446:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800844a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800844c:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	6818      	ldr	r0, [r3, #0]
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8008458:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800845a:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800845c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800845e:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8008460:	b29b      	uxth	r3, r3
 8008462:	f005 fc49 	bl	800dcf8 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	881b      	ldrh	r3, [r3, #0]
 800846c:	b29a      	uxth	r2, r3
 800846e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8008472:	4013      	ands	r3, r2
 8008474:	817b      	strh	r3, [r7, #10]
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	897a      	ldrh	r2, [r7, #10]
 800847c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008480:	b292      	uxth	r2, r2
 8008482:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8008484:	6878      	ldr	r0, [r7, #4]
 8008486:	f007 fbd5 	bl	800fc34 <HAL_PCD_SetupStageCallback>
 800848a:	e291      	b.n	80089b0 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800848c:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8008490:	2b00      	cmp	r3, #0
 8008492:	f280 828d 	bge.w	80089b0 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	881b      	ldrh	r3, [r3, #0]
 800849c:	b29a      	uxth	r2, r3
 800849e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80084a2:	4013      	ands	r3, r2
 80084a4:	81fb      	strh	r3, [r7, #14]
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	89fa      	ldrh	r2, [r7, #14]
 80084ac:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80084b0:	b292      	uxth	r2, r2
 80084b2:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80084bc:	b29b      	uxth	r3, r3
 80084be:	461a      	mov	r2, r3
 80084c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084c2:	781b      	ldrb	r3, [r3, #0]
 80084c4:	00db      	lsls	r3, r3, #3
 80084c6:	4413      	add	r3, r2
 80084c8:	687a      	ldr	r2, [r7, #4]
 80084ca:	6812      	ldr	r2, [r2, #0]
 80084cc:	4413      	add	r3, r2
 80084ce:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80084d2:	881b      	ldrh	r3, [r3, #0]
 80084d4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80084d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084da:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80084dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084de:	69db      	ldr	r3, [r3, #28]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d019      	beq.n	8008518 <PCD_EP_ISR_Handler+0x1da>
 80084e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084e6:	695b      	ldr	r3, [r3, #20]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d015      	beq.n	8008518 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	6818      	ldr	r0, [r3, #0]
 80084f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084f2:	6959      	ldr	r1, [r3, #20]
 80084f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084f6:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80084f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084fa:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80084fc:	b29b      	uxth	r3, r3
 80084fe:	f005 fbfb 	bl	800dcf8 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8008502:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008504:	695a      	ldr	r2, [r3, #20]
 8008506:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008508:	69db      	ldr	r3, [r3, #28]
 800850a:	441a      	add	r2, r3
 800850c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800850e:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8008510:	2100      	movs	r1, #0
 8008512:	6878      	ldr	r0, [r7, #4]
 8008514:	f007 fba0 	bl	800fc58 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	881b      	ldrh	r3, [r3, #0]
 800851e:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8008520:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008522:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008526:	2b00      	cmp	r3, #0
 8008528:	f040 8242 	bne.w	80089b0 <PCD_EP_ISR_Handler+0x672>
 800852c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800852e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8008532:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008536:	f000 823b 	beq.w	80089b0 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	881b      	ldrh	r3, [r3, #0]
 8008540:	b29b      	uxth	r3, r3
 8008542:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008546:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800854a:	81bb      	strh	r3, [r7, #12]
 800854c:	89bb      	ldrh	r3, [r7, #12]
 800854e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008552:	81bb      	strh	r3, [r7, #12]
 8008554:	89bb      	ldrh	r3, [r7, #12]
 8008556:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800855a:	81bb      	strh	r3, [r7, #12]
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681a      	ldr	r2, [r3, #0]
 8008560:	89bb      	ldrh	r3, [r7, #12]
 8008562:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008566:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800856a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800856e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008572:	b29b      	uxth	r3, r3
 8008574:	8013      	strh	r3, [r2, #0]
 8008576:	e21b      	b.n	80089b0 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	461a      	mov	r2, r3
 800857e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008582:	009b      	lsls	r3, r3, #2
 8008584:	4413      	add	r3, r2
 8008586:	881b      	ldrh	r3, [r3, #0]
 8008588:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800858a:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800858e:	2b00      	cmp	r3, #0
 8008590:	f280 80f1 	bge.w	8008776 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	461a      	mov	r2, r3
 800859a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800859e:	009b      	lsls	r3, r3, #2
 80085a0:	4413      	add	r3, r2
 80085a2:	881b      	ldrh	r3, [r3, #0]
 80085a4:	b29a      	uxth	r2, r3
 80085a6:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80085aa:	4013      	ands	r3, r2
 80085ac:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	461a      	mov	r2, r3
 80085b4:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80085b8:	009b      	lsls	r3, r3, #2
 80085ba:	4413      	add	r3, r2
 80085bc:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80085be:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80085c2:	b292      	uxth	r2, r2
 80085c4:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80085c6:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80085ca:	4613      	mov	r3, r2
 80085cc:	009b      	lsls	r3, r3, #2
 80085ce:	4413      	add	r3, r2
 80085d0:	00db      	lsls	r3, r3, #3
 80085d2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80085d6:	687a      	ldr	r2, [r7, #4]
 80085d8:	4413      	add	r3, r2
 80085da:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80085dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80085de:	7b1b      	ldrb	r3, [r3, #12]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d123      	bne.n	800862c <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80085ec:	b29b      	uxth	r3, r3
 80085ee:	461a      	mov	r2, r3
 80085f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80085f2:	781b      	ldrb	r3, [r3, #0]
 80085f4:	00db      	lsls	r3, r3, #3
 80085f6:	4413      	add	r3, r2
 80085f8:	687a      	ldr	r2, [r7, #4]
 80085fa:	6812      	ldr	r2, [r2, #0]
 80085fc:	4413      	add	r3, r2
 80085fe:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008602:	881b      	ldrh	r3, [r3, #0]
 8008604:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008608:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 800860c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008610:	2b00      	cmp	r3, #0
 8008612:	f000 808b 	beq.w	800872c <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	6818      	ldr	r0, [r3, #0]
 800861a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800861c:	6959      	ldr	r1, [r3, #20]
 800861e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008620:	88da      	ldrh	r2, [r3, #6]
 8008622:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008626:	f005 fb67 	bl	800dcf8 <USB_ReadPMA>
 800862a:	e07f      	b.n	800872c <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800862c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800862e:	78db      	ldrb	r3, [r3, #3]
 8008630:	2b02      	cmp	r3, #2
 8008632:	d109      	bne.n	8008648 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8008634:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008636:	461a      	mov	r2, r3
 8008638:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800863a:	6878      	ldr	r0, [r7, #4]
 800863c:	f000 f9c6 	bl	80089cc <HAL_PCD_EP_DB_Receive>
 8008640:	4603      	mov	r3, r0
 8008642:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8008646:	e071      	b.n	800872c <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	461a      	mov	r2, r3
 800864e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008650:	781b      	ldrb	r3, [r3, #0]
 8008652:	009b      	lsls	r3, r3, #2
 8008654:	4413      	add	r3, r2
 8008656:	881b      	ldrh	r3, [r3, #0]
 8008658:	b29b      	uxth	r3, r3
 800865a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800865e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008662:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	461a      	mov	r2, r3
 800866a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800866c:	781b      	ldrb	r3, [r3, #0]
 800866e:	009b      	lsls	r3, r3, #2
 8008670:	441a      	add	r2, r3
 8008672:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8008674:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008678:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800867c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008680:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008684:	b29b      	uxth	r3, r3
 8008686:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	461a      	mov	r2, r3
 800868e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008690:	781b      	ldrb	r3, [r3, #0]
 8008692:	009b      	lsls	r3, r3, #2
 8008694:	4413      	add	r3, r2
 8008696:	881b      	ldrh	r3, [r3, #0]
 8008698:	b29b      	uxth	r3, r3
 800869a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d022      	beq.n	80086e8 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80086aa:	b29b      	uxth	r3, r3
 80086ac:	461a      	mov	r2, r3
 80086ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086b0:	781b      	ldrb	r3, [r3, #0]
 80086b2:	00db      	lsls	r3, r3, #3
 80086b4:	4413      	add	r3, r2
 80086b6:	687a      	ldr	r2, [r7, #4]
 80086b8:	6812      	ldr	r2, [r2, #0]
 80086ba:	4413      	add	r3, r2
 80086bc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80086c0:	881b      	ldrh	r3, [r3, #0]
 80086c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80086c6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80086ca:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d02c      	beq.n	800872c <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	6818      	ldr	r0, [r3, #0]
 80086d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086d8:	6959      	ldr	r1, [r3, #20]
 80086da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086dc:	891a      	ldrh	r2, [r3, #8]
 80086de:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80086e2:	f005 fb09 	bl	800dcf8 <USB_ReadPMA>
 80086e6:	e021      	b.n	800872c <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80086f0:	b29b      	uxth	r3, r3
 80086f2:	461a      	mov	r2, r3
 80086f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086f6:	781b      	ldrb	r3, [r3, #0]
 80086f8:	00db      	lsls	r3, r3, #3
 80086fa:	4413      	add	r3, r2
 80086fc:	687a      	ldr	r2, [r7, #4]
 80086fe:	6812      	ldr	r2, [r2, #0]
 8008700:	4413      	add	r3, r2
 8008702:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008706:	881b      	ldrh	r3, [r3, #0]
 8008708:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800870c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8008710:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008714:	2b00      	cmp	r3, #0
 8008716:	d009      	beq.n	800872c <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	6818      	ldr	r0, [r3, #0]
 800871c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800871e:	6959      	ldr	r1, [r3, #20]
 8008720:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008722:	895a      	ldrh	r2, [r3, #10]
 8008724:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008728:	f005 fae6 	bl	800dcf8 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800872c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800872e:	69da      	ldr	r2, [r3, #28]
 8008730:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008734:	441a      	add	r2, r3
 8008736:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008738:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800873a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800873c:	695a      	ldr	r2, [r3, #20]
 800873e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008742:	441a      	add	r2, r3
 8008744:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008746:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8008748:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800874a:	699b      	ldr	r3, [r3, #24]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d005      	beq.n	800875c <PCD_EP_ISR_Handler+0x41e>
 8008750:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8008754:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008756:	691b      	ldr	r3, [r3, #16]
 8008758:	429a      	cmp	r2, r3
 800875a:	d206      	bcs.n	800876a <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800875c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800875e:	781b      	ldrb	r3, [r3, #0]
 8008760:	4619      	mov	r1, r3
 8008762:	6878      	ldr	r0, [r7, #4]
 8008764:	f007 fa78 	bl	800fc58 <HAL_PCD_DataOutStageCallback>
 8008768:	e005      	b.n	8008776 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008770:	4618      	mov	r0, r3
 8008772:	f004 fb9a 	bl	800ceaa <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8008776:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008778:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800877c:	2b00      	cmp	r3, #0
 800877e:	f000 8117 	beq.w	80089b0 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8008782:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8008786:	4613      	mov	r3, r2
 8008788:	009b      	lsls	r3, r3, #2
 800878a:	4413      	add	r3, r2
 800878c:	00db      	lsls	r3, r3, #3
 800878e:	3310      	adds	r3, #16
 8008790:	687a      	ldr	r2, [r7, #4]
 8008792:	4413      	add	r3, r2
 8008794:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	461a      	mov	r2, r3
 800879c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80087a0:	009b      	lsls	r3, r3, #2
 80087a2:	4413      	add	r3, r2
 80087a4:	881b      	ldrh	r3, [r3, #0]
 80087a6:	b29b      	uxth	r3, r3
 80087a8:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80087ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80087b0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	461a      	mov	r2, r3
 80087b8:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80087bc:	009b      	lsls	r3, r3, #2
 80087be:	441a      	add	r2, r3
 80087c0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80087c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80087c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80087ca:	b29b      	uxth	r3, r3
 80087cc:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80087ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80087d0:	78db      	ldrb	r3, [r3, #3]
 80087d2:	2b01      	cmp	r3, #1
 80087d4:	f040 80a1 	bne.w	800891a <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 80087d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80087da:	2200      	movs	r2, #0
 80087dc:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80087de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80087e0:	7b1b      	ldrb	r3, [r3, #12]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	f000 8092 	beq.w	800890c <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80087e8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80087ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d046      	beq.n	8008880 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80087f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80087f4:	785b      	ldrb	r3, [r3, #1]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d126      	bne.n	8008848 <PCD_EP_ISR_Handler+0x50a>
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	617b      	str	r3, [r7, #20]
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008808:	b29b      	uxth	r3, r3
 800880a:	461a      	mov	r2, r3
 800880c:	697b      	ldr	r3, [r7, #20]
 800880e:	4413      	add	r3, r2
 8008810:	617b      	str	r3, [r7, #20]
 8008812:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008814:	781b      	ldrb	r3, [r3, #0]
 8008816:	00da      	lsls	r2, r3, #3
 8008818:	697b      	ldr	r3, [r7, #20]
 800881a:	4413      	add	r3, r2
 800881c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008820:	613b      	str	r3, [r7, #16]
 8008822:	693b      	ldr	r3, [r7, #16]
 8008824:	881b      	ldrh	r3, [r3, #0]
 8008826:	b29b      	uxth	r3, r3
 8008828:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800882c:	b29a      	uxth	r2, r3
 800882e:	693b      	ldr	r3, [r7, #16]
 8008830:	801a      	strh	r2, [r3, #0]
 8008832:	693b      	ldr	r3, [r7, #16]
 8008834:	881b      	ldrh	r3, [r3, #0]
 8008836:	b29b      	uxth	r3, r3
 8008838:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800883c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008840:	b29a      	uxth	r2, r3
 8008842:	693b      	ldr	r3, [r7, #16]
 8008844:	801a      	strh	r2, [r3, #0]
 8008846:	e061      	b.n	800890c <PCD_EP_ISR_Handler+0x5ce>
 8008848:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800884a:	785b      	ldrb	r3, [r3, #1]
 800884c:	2b01      	cmp	r3, #1
 800884e:	d15d      	bne.n	800890c <PCD_EP_ISR_Handler+0x5ce>
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	61fb      	str	r3, [r7, #28]
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800885e:	b29b      	uxth	r3, r3
 8008860:	461a      	mov	r2, r3
 8008862:	69fb      	ldr	r3, [r7, #28]
 8008864:	4413      	add	r3, r2
 8008866:	61fb      	str	r3, [r7, #28]
 8008868:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800886a:	781b      	ldrb	r3, [r3, #0]
 800886c:	00da      	lsls	r2, r3, #3
 800886e:	69fb      	ldr	r3, [r7, #28]
 8008870:	4413      	add	r3, r2
 8008872:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008876:	61bb      	str	r3, [r7, #24]
 8008878:	69bb      	ldr	r3, [r7, #24]
 800887a:	2200      	movs	r2, #0
 800887c:	801a      	strh	r2, [r3, #0]
 800887e:	e045      	b.n	800890c <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008886:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008888:	785b      	ldrb	r3, [r3, #1]
 800888a:	2b00      	cmp	r3, #0
 800888c:	d126      	bne.n	80088dc <PCD_EP_ISR_Handler+0x59e>
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	627b      	str	r3, [r7, #36]	@ 0x24
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800889c:	b29b      	uxth	r3, r3
 800889e:	461a      	mov	r2, r3
 80088a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088a2:	4413      	add	r3, r2
 80088a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80088a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80088a8:	781b      	ldrb	r3, [r3, #0]
 80088aa:	00da      	lsls	r2, r3, #3
 80088ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088ae:	4413      	add	r3, r2
 80088b0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80088b4:	623b      	str	r3, [r7, #32]
 80088b6:	6a3b      	ldr	r3, [r7, #32]
 80088b8:	881b      	ldrh	r3, [r3, #0]
 80088ba:	b29b      	uxth	r3, r3
 80088bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80088c0:	b29a      	uxth	r2, r3
 80088c2:	6a3b      	ldr	r3, [r7, #32]
 80088c4:	801a      	strh	r2, [r3, #0]
 80088c6:	6a3b      	ldr	r3, [r7, #32]
 80088c8:	881b      	ldrh	r3, [r3, #0]
 80088ca:	b29b      	uxth	r3, r3
 80088cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80088d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80088d4:	b29a      	uxth	r2, r3
 80088d6:	6a3b      	ldr	r3, [r7, #32]
 80088d8:	801a      	strh	r2, [r3, #0]
 80088da:	e017      	b.n	800890c <PCD_EP_ISR_Handler+0x5ce>
 80088dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80088de:	785b      	ldrb	r3, [r3, #1]
 80088e0:	2b01      	cmp	r3, #1
 80088e2:	d113      	bne.n	800890c <PCD_EP_ISR_Handler+0x5ce>
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80088ec:	b29b      	uxth	r3, r3
 80088ee:	461a      	mov	r2, r3
 80088f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088f2:	4413      	add	r3, r2
 80088f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80088f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80088f8:	781b      	ldrb	r3, [r3, #0]
 80088fa:	00da      	lsls	r2, r3, #3
 80088fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088fe:	4413      	add	r3, r2
 8008900:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008904:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008908:	2200      	movs	r2, #0
 800890a:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800890c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800890e:	781b      	ldrb	r3, [r3, #0]
 8008910:	4619      	mov	r1, r3
 8008912:	6878      	ldr	r0, [r7, #4]
 8008914:	f007 f9bb 	bl	800fc8e <HAL_PCD_DataInStageCallback>
 8008918:	e04a      	b.n	80089b0 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800891a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800891c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008920:	2b00      	cmp	r3, #0
 8008922:	d13f      	bne.n	80089a4 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800892c:	b29b      	uxth	r3, r3
 800892e:	461a      	mov	r2, r3
 8008930:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008932:	781b      	ldrb	r3, [r3, #0]
 8008934:	00db      	lsls	r3, r3, #3
 8008936:	4413      	add	r3, r2
 8008938:	687a      	ldr	r2, [r7, #4]
 800893a:	6812      	ldr	r2, [r2, #0]
 800893c:	4413      	add	r3, r2
 800893e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008942:	881b      	ldrh	r3, [r3, #0]
 8008944:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008948:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 800894a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800894c:	699a      	ldr	r2, [r3, #24]
 800894e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008950:	429a      	cmp	r2, r3
 8008952:	d906      	bls.n	8008962 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8008954:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008956:	699a      	ldr	r2, [r3, #24]
 8008958:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800895a:	1ad2      	subs	r2, r2, r3
 800895c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800895e:	619a      	str	r2, [r3, #24]
 8008960:	e002      	b.n	8008968 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8008962:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008964:	2200      	movs	r2, #0
 8008966:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8008968:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800896a:	699b      	ldr	r3, [r3, #24]
 800896c:	2b00      	cmp	r3, #0
 800896e:	d106      	bne.n	800897e <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008970:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008972:	781b      	ldrb	r3, [r3, #0]
 8008974:	4619      	mov	r1, r3
 8008976:	6878      	ldr	r0, [r7, #4]
 8008978:	f007 f989 	bl	800fc8e <HAL_PCD_DataInStageCallback>
 800897c:	e018      	b.n	80089b0 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800897e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008980:	695a      	ldr	r2, [r3, #20]
 8008982:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008984:	441a      	add	r2, r3
 8008986:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008988:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800898a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800898c:	69da      	ldr	r2, [r3, #28]
 800898e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008990:	441a      	add	r2, r3
 8008992:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008994:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800899c:	4618      	mov	r0, r3
 800899e:	f004 fa84 	bl	800ceaa <USB_EPStartXfer>
 80089a2:	e005      	b.n	80089b0 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80089a4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80089a6:	461a      	mov	r2, r3
 80089a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80089aa:	6878      	ldr	r0, [r7, #4]
 80089ac:	f000 f917 	bl	8008bde <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80089b8:	b29b      	uxth	r3, r3
 80089ba:	b21b      	sxth	r3, r3
 80089bc:	2b00      	cmp	r3, #0
 80089be:	f6ff acc3 	blt.w	8008348 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80089c2:	2300      	movs	r3, #0
}
 80089c4:	4618      	mov	r0, r3
 80089c6:	3748      	adds	r7, #72	@ 0x48
 80089c8:	46bd      	mov	sp, r7
 80089ca:	bd80      	pop	{r7, pc}

080089cc <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80089cc:	b580      	push	{r7, lr}
 80089ce:	b088      	sub	sp, #32
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	60f8      	str	r0, [r7, #12]
 80089d4:	60b9      	str	r1, [r7, #8]
 80089d6:	4613      	mov	r3, r2
 80089d8:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80089da:	88fb      	ldrh	r3, [r7, #6]
 80089dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d07c      	beq.n	8008ade <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80089ec:	b29b      	uxth	r3, r3
 80089ee:	461a      	mov	r2, r3
 80089f0:	68bb      	ldr	r3, [r7, #8]
 80089f2:	781b      	ldrb	r3, [r3, #0]
 80089f4:	00db      	lsls	r3, r3, #3
 80089f6:	4413      	add	r3, r2
 80089f8:	68fa      	ldr	r2, [r7, #12]
 80089fa:	6812      	ldr	r2, [r2, #0]
 80089fc:	4413      	add	r3, r2
 80089fe:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008a02:	881b      	ldrh	r3, [r3, #0]
 8008a04:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008a08:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8008a0a:	68bb      	ldr	r3, [r7, #8]
 8008a0c:	699a      	ldr	r2, [r3, #24]
 8008a0e:	8b7b      	ldrh	r3, [r7, #26]
 8008a10:	429a      	cmp	r2, r3
 8008a12:	d306      	bcc.n	8008a22 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8008a14:	68bb      	ldr	r3, [r7, #8]
 8008a16:	699a      	ldr	r2, [r3, #24]
 8008a18:	8b7b      	ldrh	r3, [r7, #26]
 8008a1a:	1ad2      	subs	r2, r2, r3
 8008a1c:	68bb      	ldr	r3, [r7, #8]
 8008a1e:	619a      	str	r2, [r3, #24]
 8008a20:	e002      	b.n	8008a28 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8008a22:	68bb      	ldr	r3, [r7, #8]
 8008a24:	2200      	movs	r2, #0
 8008a26:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8008a28:	68bb      	ldr	r3, [r7, #8]
 8008a2a:	699b      	ldr	r3, [r3, #24]
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d123      	bne.n	8008a78 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	461a      	mov	r2, r3
 8008a36:	68bb      	ldr	r3, [r7, #8]
 8008a38:	781b      	ldrb	r3, [r3, #0]
 8008a3a:	009b      	lsls	r3, r3, #2
 8008a3c:	4413      	add	r3, r2
 8008a3e:	881b      	ldrh	r3, [r3, #0]
 8008a40:	b29b      	uxth	r3, r3
 8008a42:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008a46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a4a:	833b      	strh	r3, [r7, #24]
 8008a4c:	8b3b      	ldrh	r3, [r7, #24]
 8008a4e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008a52:	833b      	strh	r3, [r7, #24]
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	461a      	mov	r2, r3
 8008a5a:	68bb      	ldr	r3, [r7, #8]
 8008a5c:	781b      	ldrb	r3, [r3, #0]
 8008a5e:	009b      	lsls	r3, r3, #2
 8008a60:	441a      	add	r2, r3
 8008a62:	8b3b      	ldrh	r3, [r7, #24]
 8008a64:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008a68:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008a6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008a70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a74:	b29b      	uxth	r3, r3
 8008a76:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008a78:	88fb      	ldrh	r3, [r7, #6]
 8008a7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d01f      	beq.n	8008ac2 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	461a      	mov	r2, r3
 8008a88:	68bb      	ldr	r3, [r7, #8]
 8008a8a:	781b      	ldrb	r3, [r3, #0]
 8008a8c:	009b      	lsls	r3, r3, #2
 8008a8e:	4413      	add	r3, r2
 8008a90:	881b      	ldrh	r3, [r3, #0]
 8008a92:	b29b      	uxth	r3, r3
 8008a94:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a9c:	82fb      	strh	r3, [r7, #22]
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	461a      	mov	r2, r3
 8008aa4:	68bb      	ldr	r3, [r7, #8]
 8008aa6:	781b      	ldrb	r3, [r3, #0]
 8008aa8:	009b      	lsls	r3, r3, #2
 8008aaa:	441a      	add	r2, r3
 8008aac:	8afb      	ldrh	r3, [r7, #22]
 8008aae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008ab2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008ab6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008aba:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008abe:	b29b      	uxth	r3, r3
 8008ac0:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8008ac2:	8b7b      	ldrh	r3, [r7, #26]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	f000 8085 	beq.w	8008bd4 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	6818      	ldr	r0, [r3, #0]
 8008ace:	68bb      	ldr	r3, [r7, #8]
 8008ad0:	6959      	ldr	r1, [r3, #20]
 8008ad2:	68bb      	ldr	r3, [r7, #8]
 8008ad4:	891a      	ldrh	r2, [r3, #8]
 8008ad6:	8b7b      	ldrh	r3, [r7, #26]
 8008ad8:	f005 f90e 	bl	800dcf8 <USB_ReadPMA>
 8008adc:	e07a      	b.n	8008bd4 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ae6:	b29b      	uxth	r3, r3
 8008ae8:	461a      	mov	r2, r3
 8008aea:	68bb      	ldr	r3, [r7, #8]
 8008aec:	781b      	ldrb	r3, [r3, #0]
 8008aee:	00db      	lsls	r3, r3, #3
 8008af0:	4413      	add	r3, r2
 8008af2:	68fa      	ldr	r2, [r7, #12]
 8008af4:	6812      	ldr	r2, [r2, #0]
 8008af6:	4413      	add	r3, r2
 8008af8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008afc:	881b      	ldrh	r3, [r3, #0]
 8008afe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008b02:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8008b04:	68bb      	ldr	r3, [r7, #8]
 8008b06:	699a      	ldr	r2, [r3, #24]
 8008b08:	8b7b      	ldrh	r3, [r7, #26]
 8008b0a:	429a      	cmp	r2, r3
 8008b0c:	d306      	bcc.n	8008b1c <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8008b0e:	68bb      	ldr	r3, [r7, #8]
 8008b10:	699a      	ldr	r2, [r3, #24]
 8008b12:	8b7b      	ldrh	r3, [r7, #26]
 8008b14:	1ad2      	subs	r2, r2, r3
 8008b16:	68bb      	ldr	r3, [r7, #8]
 8008b18:	619a      	str	r2, [r3, #24]
 8008b1a:	e002      	b.n	8008b22 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	2200      	movs	r2, #0
 8008b20:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8008b22:	68bb      	ldr	r3, [r7, #8]
 8008b24:	699b      	ldr	r3, [r3, #24]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d123      	bne.n	8008b72 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	461a      	mov	r2, r3
 8008b30:	68bb      	ldr	r3, [r7, #8]
 8008b32:	781b      	ldrb	r3, [r3, #0]
 8008b34:	009b      	lsls	r3, r3, #2
 8008b36:	4413      	add	r3, r2
 8008b38:	881b      	ldrh	r3, [r3, #0]
 8008b3a:	b29b      	uxth	r3, r3
 8008b3c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008b40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b44:	83fb      	strh	r3, [r7, #30]
 8008b46:	8bfb      	ldrh	r3, [r7, #30]
 8008b48:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008b4c:	83fb      	strh	r3, [r7, #30]
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	461a      	mov	r2, r3
 8008b54:	68bb      	ldr	r3, [r7, #8]
 8008b56:	781b      	ldrb	r3, [r3, #0]
 8008b58:	009b      	lsls	r3, r3, #2
 8008b5a:	441a      	add	r2, r3
 8008b5c:	8bfb      	ldrh	r3, [r7, #30]
 8008b5e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008b62:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008b66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008b6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b6e:	b29b      	uxth	r3, r3
 8008b70:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8008b72:	88fb      	ldrh	r3, [r7, #6]
 8008b74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d11f      	bne.n	8008bbc <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	461a      	mov	r2, r3
 8008b82:	68bb      	ldr	r3, [r7, #8]
 8008b84:	781b      	ldrb	r3, [r3, #0]
 8008b86:	009b      	lsls	r3, r3, #2
 8008b88:	4413      	add	r3, r2
 8008b8a:	881b      	ldrh	r3, [r3, #0]
 8008b8c:	b29b      	uxth	r3, r3
 8008b8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b96:	83bb      	strh	r3, [r7, #28]
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	461a      	mov	r2, r3
 8008b9e:	68bb      	ldr	r3, [r7, #8]
 8008ba0:	781b      	ldrb	r3, [r3, #0]
 8008ba2:	009b      	lsls	r3, r3, #2
 8008ba4:	441a      	add	r2, r3
 8008ba6:	8bbb      	ldrh	r3, [r7, #28]
 8008ba8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008bac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008bb0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008bb4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008bb8:	b29b      	uxth	r3, r3
 8008bba:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8008bbc:	8b7b      	ldrh	r3, [r7, #26]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d008      	beq.n	8008bd4 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	6818      	ldr	r0, [r3, #0]
 8008bc6:	68bb      	ldr	r3, [r7, #8]
 8008bc8:	6959      	ldr	r1, [r3, #20]
 8008bca:	68bb      	ldr	r3, [r7, #8]
 8008bcc:	895a      	ldrh	r2, [r3, #10]
 8008bce:	8b7b      	ldrh	r3, [r7, #26]
 8008bd0:	f005 f892 	bl	800dcf8 <USB_ReadPMA>
    }
  }

  return count;
 8008bd4:	8b7b      	ldrh	r3, [r7, #26]
}
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	3720      	adds	r7, #32
 8008bda:	46bd      	mov	sp, r7
 8008bdc:	bd80      	pop	{r7, pc}

08008bde <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8008bde:	b580      	push	{r7, lr}
 8008be0:	b0a6      	sub	sp, #152	@ 0x98
 8008be2:	af00      	add	r7, sp, #0
 8008be4:	60f8      	str	r0, [r7, #12]
 8008be6:	60b9      	str	r1, [r7, #8]
 8008be8:	4613      	mov	r3, r2
 8008bea:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008bec:	88fb      	ldrh	r3, [r7, #6]
 8008bee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	f000 81f7 	beq.w	8008fe6 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008c00:	b29b      	uxth	r3, r3
 8008c02:	461a      	mov	r2, r3
 8008c04:	68bb      	ldr	r3, [r7, #8]
 8008c06:	781b      	ldrb	r3, [r3, #0]
 8008c08:	00db      	lsls	r3, r3, #3
 8008c0a:	4413      	add	r3, r2
 8008c0c:	68fa      	ldr	r2, [r7, #12]
 8008c0e:	6812      	ldr	r2, [r2, #0]
 8008c10:	4413      	add	r3, r2
 8008c12:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008c16:	881b      	ldrh	r3, [r3, #0]
 8008c18:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008c1c:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8008c20:	68bb      	ldr	r3, [r7, #8]
 8008c22:	699a      	ldr	r2, [r3, #24]
 8008c24:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008c28:	429a      	cmp	r2, r3
 8008c2a:	d907      	bls.n	8008c3c <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8008c2c:	68bb      	ldr	r3, [r7, #8]
 8008c2e:	699a      	ldr	r2, [r3, #24]
 8008c30:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008c34:	1ad2      	subs	r2, r2, r3
 8008c36:	68bb      	ldr	r3, [r7, #8]
 8008c38:	619a      	str	r2, [r3, #24]
 8008c3a:	e002      	b.n	8008c42 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8008c3c:	68bb      	ldr	r3, [r7, #8]
 8008c3e:	2200      	movs	r2, #0
 8008c40:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8008c42:	68bb      	ldr	r3, [r7, #8]
 8008c44:	699b      	ldr	r3, [r3, #24]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	f040 80e1 	bne.w	8008e0e <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	785b      	ldrb	r3, [r3, #1]
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d126      	bne.n	8008ca2 <HAL_PCD_EP_DB_Transmit+0xc4>
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	633b      	str	r3, [r7, #48]	@ 0x30
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008c62:	b29b      	uxth	r3, r3
 8008c64:	461a      	mov	r2, r3
 8008c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c68:	4413      	add	r3, r2
 8008c6a:	633b      	str	r3, [r7, #48]	@ 0x30
 8008c6c:	68bb      	ldr	r3, [r7, #8]
 8008c6e:	781b      	ldrb	r3, [r3, #0]
 8008c70:	00da      	lsls	r2, r3, #3
 8008c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c74:	4413      	add	r3, r2
 8008c76:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008c7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008c7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c7e:	881b      	ldrh	r3, [r3, #0]
 8008c80:	b29b      	uxth	r3, r3
 8008c82:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008c86:	b29a      	uxth	r2, r3
 8008c88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c8a:	801a      	strh	r2, [r3, #0]
 8008c8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c8e:	881b      	ldrh	r3, [r3, #0]
 8008c90:	b29b      	uxth	r3, r3
 8008c92:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008c96:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008c9a:	b29a      	uxth	r2, r3
 8008c9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c9e:	801a      	strh	r2, [r3, #0]
 8008ca0:	e01a      	b.n	8008cd8 <HAL_PCD_EP_DB_Transmit+0xfa>
 8008ca2:	68bb      	ldr	r3, [r7, #8]
 8008ca4:	785b      	ldrb	r3, [r3, #1]
 8008ca6:	2b01      	cmp	r3, #1
 8008ca8:	d116      	bne.n	8008cd8 <HAL_PCD_EP_DB_Transmit+0xfa>
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008cb8:	b29b      	uxth	r3, r3
 8008cba:	461a      	mov	r2, r3
 8008cbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cbe:	4413      	add	r3, r2
 8008cc0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008cc2:	68bb      	ldr	r3, [r7, #8]
 8008cc4:	781b      	ldrb	r3, [r3, #0]
 8008cc6:	00da      	lsls	r2, r3, #3
 8008cc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cca:	4413      	add	r3, r2
 8008ccc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008cd0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008cde:	68bb      	ldr	r3, [r7, #8]
 8008ce0:	785b      	ldrb	r3, [r3, #1]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d126      	bne.n	8008d34 <HAL_PCD_EP_DB_Transmit+0x156>
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	623b      	str	r3, [r7, #32]
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008cf4:	b29b      	uxth	r3, r3
 8008cf6:	461a      	mov	r2, r3
 8008cf8:	6a3b      	ldr	r3, [r7, #32]
 8008cfa:	4413      	add	r3, r2
 8008cfc:	623b      	str	r3, [r7, #32]
 8008cfe:	68bb      	ldr	r3, [r7, #8]
 8008d00:	781b      	ldrb	r3, [r3, #0]
 8008d02:	00da      	lsls	r2, r3, #3
 8008d04:	6a3b      	ldr	r3, [r7, #32]
 8008d06:	4413      	add	r3, r2
 8008d08:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008d0c:	61fb      	str	r3, [r7, #28]
 8008d0e:	69fb      	ldr	r3, [r7, #28]
 8008d10:	881b      	ldrh	r3, [r3, #0]
 8008d12:	b29b      	uxth	r3, r3
 8008d14:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008d18:	b29a      	uxth	r2, r3
 8008d1a:	69fb      	ldr	r3, [r7, #28]
 8008d1c:	801a      	strh	r2, [r3, #0]
 8008d1e:	69fb      	ldr	r3, [r7, #28]
 8008d20:	881b      	ldrh	r3, [r3, #0]
 8008d22:	b29b      	uxth	r3, r3
 8008d24:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008d28:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008d2c:	b29a      	uxth	r2, r3
 8008d2e:	69fb      	ldr	r3, [r7, #28]
 8008d30:	801a      	strh	r2, [r3, #0]
 8008d32:	e017      	b.n	8008d64 <HAL_PCD_EP_DB_Transmit+0x186>
 8008d34:	68bb      	ldr	r3, [r7, #8]
 8008d36:	785b      	ldrb	r3, [r3, #1]
 8008d38:	2b01      	cmp	r3, #1
 8008d3a:	d113      	bne.n	8008d64 <HAL_PCD_EP_DB_Transmit+0x186>
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008d44:	b29b      	uxth	r3, r3
 8008d46:	461a      	mov	r2, r3
 8008d48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d4a:	4413      	add	r3, r2
 8008d4c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008d4e:	68bb      	ldr	r3, [r7, #8]
 8008d50:	781b      	ldrb	r3, [r3, #0]
 8008d52:	00da      	lsls	r2, r3, #3
 8008d54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d56:	4413      	add	r3, r2
 8008d58:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008d5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8008d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d60:	2200      	movs	r2, #0
 8008d62:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8008d64:	68bb      	ldr	r3, [r7, #8]
 8008d66:	78db      	ldrb	r3, [r3, #3]
 8008d68:	2b02      	cmp	r3, #2
 8008d6a:	d123      	bne.n	8008db4 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	461a      	mov	r2, r3
 8008d72:	68bb      	ldr	r3, [r7, #8]
 8008d74:	781b      	ldrb	r3, [r3, #0]
 8008d76:	009b      	lsls	r3, r3, #2
 8008d78:	4413      	add	r3, r2
 8008d7a:	881b      	ldrh	r3, [r3, #0]
 8008d7c:	b29b      	uxth	r3, r3
 8008d7e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008d82:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d86:	837b      	strh	r3, [r7, #26]
 8008d88:	8b7b      	ldrh	r3, [r7, #26]
 8008d8a:	f083 0320 	eor.w	r3, r3, #32
 8008d8e:	837b      	strh	r3, [r7, #26]
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	461a      	mov	r2, r3
 8008d96:	68bb      	ldr	r3, [r7, #8]
 8008d98:	781b      	ldrb	r3, [r3, #0]
 8008d9a:	009b      	lsls	r3, r3, #2
 8008d9c:	441a      	add	r2, r3
 8008d9e:	8b7b      	ldrh	r3, [r7, #26]
 8008da0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008da4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008da8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008dac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008db0:	b29b      	uxth	r3, r3
 8008db2:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008db4:	68bb      	ldr	r3, [r7, #8]
 8008db6:	781b      	ldrb	r3, [r3, #0]
 8008db8:	4619      	mov	r1, r3
 8008dba:	68f8      	ldr	r0, [r7, #12]
 8008dbc:	f006 ff67 	bl	800fc8e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008dc0:	88fb      	ldrh	r3, [r7, #6]
 8008dc2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d01f      	beq.n	8008e0a <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	461a      	mov	r2, r3
 8008dd0:	68bb      	ldr	r3, [r7, #8]
 8008dd2:	781b      	ldrb	r3, [r3, #0]
 8008dd4:	009b      	lsls	r3, r3, #2
 8008dd6:	4413      	add	r3, r2
 8008dd8:	881b      	ldrh	r3, [r3, #0]
 8008dda:	b29b      	uxth	r3, r3
 8008ddc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008de0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008de4:	833b      	strh	r3, [r7, #24]
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	461a      	mov	r2, r3
 8008dec:	68bb      	ldr	r3, [r7, #8]
 8008dee:	781b      	ldrb	r3, [r3, #0]
 8008df0:	009b      	lsls	r3, r3, #2
 8008df2:	441a      	add	r2, r3
 8008df4:	8b3b      	ldrh	r3, [r7, #24]
 8008df6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008dfa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008dfe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008e02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e06:	b29b      	uxth	r3, r3
 8008e08:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	e31f      	b.n	800944e <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008e0e:	88fb      	ldrh	r3, [r7, #6]
 8008e10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d021      	beq.n	8008e5c <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	461a      	mov	r2, r3
 8008e1e:	68bb      	ldr	r3, [r7, #8]
 8008e20:	781b      	ldrb	r3, [r3, #0]
 8008e22:	009b      	lsls	r3, r3, #2
 8008e24:	4413      	add	r3, r2
 8008e26:	881b      	ldrh	r3, [r3, #0]
 8008e28:	b29b      	uxth	r3, r3
 8008e2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008e2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e32:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	461a      	mov	r2, r3
 8008e3c:	68bb      	ldr	r3, [r7, #8]
 8008e3e:	781b      	ldrb	r3, [r3, #0]
 8008e40:	009b      	lsls	r3, r3, #2
 8008e42:	441a      	add	r2, r3
 8008e44:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008e48:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008e4c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008e50:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008e54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e58:	b29b      	uxth	r3, r3
 8008e5a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8008e5c:	68bb      	ldr	r3, [r7, #8]
 8008e5e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008e62:	2b01      	cmp	r3, #1
 8008e64:	f040 82ca 	bne.w	80093fc <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8008e68:	68bb      	ldr	r3, [r7, #8]
 8008e6a:	695a      	ldr	r2, [r3, #20]
 8008e6c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008e70:	441a      	add	r2, r3
 8008e72:	68bb      	ldr	r3, [r7, #8]
 8008e74:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8008e76:	68bb      	ldr	r3, [r7, #8]
 8008e78:	69da      	ldr	r2, [r3, #28]
 8008e7a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008e7e:	441a      	add	r2, r3
 8008e80:	68bb      	ldr	r3, [r7, #8]
 8008e82:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	6a1a      	ldr	r2, [r3, #32]
 8008e88:	68bb      	ldr	r3, [r7, #8]
 8008e8a:	691b      	ldr	r3, [r3, #16]
 8008e8c:	429a      	cmp	r2, r3
 8008e8e:	d309      	bcc.n	8008ea4 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8008e90:	68bb      	ldr	r3, [r7, #8]
 8008e92:	691b      	ldr	r3, [r3, #16]
 8008e94:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8008e96:	68bb      	ldr	r3, [r7, #8]
 8008e98:	6a1a      	ldr	r2, [r3, #32]
 8008e9a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008e9c:	1ad2      	subs	r2, r2, r3
 8008e9e:	68bb      	ldr	r3, [r7, #8]
 8008ea0:	621a      	str	r2, [r3, #32]
 8008ea2:	e015      	b.n	8008ed0 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8008ea4:	68bb      	ldr	r3, [r7, #8]
 8008ea6:	6a1b      	ldr	r3, [r3, #32]
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d107      	bne.n	8008ebc <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8008eac:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008eb0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8008eb2:	68bb      	ldr	r3, [r7, #8]
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8008eba:	e009      	b.n	8008ed0 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8008ebc:	68bb      	ldr	r3, [r7, #8]
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8008ec4:	68bb      	ldr	r3, [r7, #8]
 8008ec6:	6a1b      	ldr	r3, [r3, #32]
 8008ec8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8008eca:	68bb      	ldr	r3, [r7, #8]
 8008ecc:	2200      	movs	r2, #0
 8008ece:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8008ed0:	68bb      	ldr	r3, [r7, #8]
 8008ed2:	785b      	ldrb	r3, [r3, #1]
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d15f      	bne.n	8008f98 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	643b      	str	r3, [r7, #64]	@ 0x40
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ee6:	b29b      	uxth	r3, r3
 8008ee8:	461a      	mov	r2, r3
 8008eea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008eec:	4413      	add	r3, r2
 8008eee:	643b      	str	r3, [r7, #64]	@ 0x40
 8008ef0:	68bb      	ldr	r3, [r7, #8]
 8008ef2:	781b      	ldrb	r3, [r3, #0]
 8008ef4:	00da      	lsls	r2, r3, #3
 8008ef6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ef8:	4413      	add	r3, r2
 8008efa:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008efe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008f00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f02:	881b      	ldrh	r3, [r3, #0]
 8008f04:	b29b      	uxth	r3, r3
 8008f06:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008f0a:	b29a      	uxth	r2, r3
 8008f0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f0e:	801a      	strh	r2, [r3, #0]
 8008f10:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d10a      	bne.n	8008f2c <HAL_PCD_EP_DB_Transmit+0x34e>
 8008f16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f18:	881b      	ldrh	r3, [r3, #0]
 8008f1a:	b29b      	uxth	r3, r3
 8008f1c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f20:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f24:	b29a      	uxth	r2, r3
 8008f26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f28:	801a      	strh	r2, [r3, #0]
 8008f2a:	e051      	b.n	8008fd0 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8008f2c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008f2e:	2b3e      	cmp	r3, #62	@ 0x3e
 8008f30:	d816      	bhi.n	8008f60 <HAL_PCD_EP_DB_Transmit+0x382>
 8008f32:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008f34:	085b      	lsrs	r3, r3, #1
 8008f36:	653b      	str	r3, [r7, #80]	@ 0x50
 8008f38:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008f3a:	f003 0301 	and.w	r3, r3, #1
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d002      	beq.n	8008f48 <HAL_PCD_EP_DB_Transmit+0x36a>
 8008f42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008f44:	3301      	adds	r3, #1
 8008f46:	653b      	str	r3, [r7, #80]	@ 0x50
 8008f48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f4a:	881b      	ldrh	r3, [r3, #0]
 8008f4c:	b29a      	uxth	r2, r3
 8008f4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008f50:	b29b      	uxth	r3, r3
 8008f52:	029b      	lsls	r3, r3, #10
 8008f54:	b29b      	uxth	r3, r3
 8008f56:	4313      	orrs	r3, r2
 8008f58:	b29a      	uxth	r2, r3
 8008f5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f5c:	801a      	strh	r2, [r3, #0]
 8008f5e:	e037      	b.n	8008fd0 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8008f60:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008f62:	095b      	lsrs	r3, r3, #5
 8008f64:	653b      	str	r3, [r7, #80]	@ 0x50
 8008f66:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008f68:	f003 031f 	and.w	r3, r3, #31
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d102      	bne.n	8008f76 <HAL_PCD_EP_DB_Transmit+0x398>
 8008f70:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008f72:	3b01      	subs	r3, #1
 8008f74:	653b      	str	r3, [r7, #80]	@ 0x50
 8008f76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f78:	881b      	ldrh	r3, [r3, #0]
 8008f7a:	b29a      	uxth	r2, r3
 8008f7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008f7e:	b29b      	uxth	r3, r3
 8008f80:	029b      	lsls	r3, r3, #10
 8008f82:	b29b      	uxth	r3, r3
 8008f84:	4313      	orrs	r3, r2
 8008f86:	b29b      	uxth	r3, r3
 8008f88:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f8c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f90:	b29a      	uxth	r2, r3
 8008f92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f94:	801a      	strh	r2, [r3, #0]
 8008f96:	e01b      	b.n	8008fd0 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8008f98:	68bb      	ldr	r3, [r7, #8]
 8008f9a:	785b      	ldrb	r3, [r3, #1]
 8008f9c:	2b01      	cmp	r3, #1
 8008f9e:	d117      	bne.n	8008fd0 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008fae:	b29b      	uxth	r3, r3
 8008fb0:	461a      	mov	r2, r3
 8008fb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008fb4:	4413      	add	r3, r2
 8008fb6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008fb8:	68bb      	ldr	r3, [r7, #8]
 8008fba:	781b      	ldrb	r3, [r3, #0]
 8008fbc:	00da      	lsls	r2, r3, #3
 8008fbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008fc0:	4413      	add	r3, r2
 8008fc2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008fc6:	647b      	str	r3, [r7, #68]	@ 0x44
 8008fc8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008fca:	b29a      	uxth	r2, r3
 8008fcc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008fce:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	6818      	ldr	r0, [r3, #0]
 8008fd4:	68bb      	ldr	r3, [r7, #8]
 8008fd6:	6959      	ldr	r1, [r3, #20]
 8008fd8:	68bb      	ldr	r3, [r7, #8]
 8008fda:	891a      	ldrh	r2, [r3, #8]
 8008fdc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008fde:	b29b      	uxth	r3, r3
 8008fe0:	f004 fe47 	bl	800dc72 <USB_WritePMA>
 8008fe4:	e20a      	b.n	80093fc <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008fee:	b29b      	uxth	r3, r3
 8008ff0:	461a      	mov	r2, r3
 8008ff2:	68bb      	ldr	r3, [r7, #8]
 8008ff4:	781b      	ldrb	r3, [r3, #0]
 8008ff6:	00db      	lsls	r3, r3, #3
 8008ff8:	4413      	add	r3, r2
 8008ffa:	68fa      	ldr	r2, [r7, #12]
 8008ffc:	6812      	ldr	r2, [r2, #0]
 8008ffe:	4413      	add	r3, r2
 8009000:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009004:	881b      	ldrh	r3, [r3, #0]
 8009006:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800900a:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800900e:	68bb      	ldr	r3, [r7, #8]
 8009010:	699a      	ldr	r2, [r3, #24]
 8009012:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009016:	429a      	cmp	r2, r3
 8009018:	d307      	bcc.n	800902a <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800901a:	68bb      	ldr	r3, [r7, #8]
 800901c:	699a      	ldr	r2, [r3, #24]
 800901e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009022:	1ad2      	subs	r2, r2, r3
 8009024:	68bb      	ldr	r3, [r7, #8]
 8009026:	619a      	str	r2, [r3, #24]
 8009028:	e002      	b.n	8009030 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800902a:	68bb      	ldr	r3, [r7, #8]
 800902c:	2200      	movs	r2, #0
 800902e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8009030:	68bb      	ldr	r3, [r7, #8]
 8009032:	699b      	ldr	r3, [r3, #24]
 8009034:	2b00      	cmp	r3, #0
 8009036:	f040 80f6 	bne.w	8009226 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800903a:	68bb      	ldr	r3, [r7, #8]
 800903c:	785b      	ldrb	r3, [r3, #1]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d126      	bne.n	8009090 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	677b      	str	r3, [r7, #116]	@ 0x74
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009050:	b29b      	uxth	r3, r3
 8009052:	461a      	mov	r2, r3
 8009054:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009056:	4413      	add	r3, r2
 8009058:	677b      	str	r3, [r7, #116]	@ 0x74
 800905a:	68bb      	ldr	r3, [r7, #8]
 800905c:	781b      	ldrb	r3, [r3, #0]
 800905e:	00da      	lsls	r2, r3, #3
 8009060:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009062:	4413      	add	r3, r2
 8009064:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009068:	673b      	str	r3, [r7, #112]	@ 0x70
 800906a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800906c:	881b      	ldrh	r3, [r3, #0]
 800906e:	b29b      	uxth	r3, r3
 8009070:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009074:	b29a      	uxth	r2, r3
 8009076:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009078:	801a      	strh	r2, [r3, #0]
 800907a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800907c:	881b      	ldrh	r3, [r3, #0]
 800907e:	b29b      	uxth	r3, r3
 8009080:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009084:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009088:	b29a      	uxth	r2, r3
 800908a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800908c:	801a      	strh	r2, [r3, #0]
 800908e:	e01a      	b.n	80090c6 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8009090:	68bb      	ldr	r3, [r7, #8]
 8009092:	785b      	ldrb	r3, [r3, #1]
 8009094:	2b01      	cmp	r3, #1
 8009096:	d116      	bne.n	80090c6 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80090a6:	b29b      	uxth	r3, r3
 80090a8:	461a      	mov	r2, r3
 80090aa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80090ac:	4413      	add	r3, r2
 80090ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80090b0:	68bb      	ldr	r3, [r7, #8]
 80090b2:	781b      	ldrb	r3, [r3, #0]
 80090b4:	00da      	lsls	r2, r3, #3
 80090b6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80090b8:	4413      	add	r3, r2
 80090ba:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80090be:	67bb      	str	r3, [r7, #120]	@ 0x78
 80090c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80090c2:	2200      	movs	r2, #0
 80090c4:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80090ce:	68bb      	ldr	r3, [r7, #8]
 80090d0:	785b      	ldrb	r3, [r3, #1]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d12f      	bne.n	8009136 <HAL_PCD_EP_DB_Transmit+0x558>
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80090e6:	b29b      	uxth	r3, r3
 80090e8:	461a      	mov	r2, r3
 80090ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80090ee:	4413      	add	r3, r2
 80090f0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80090f4:	68bb      	ldr	r3, [r7, #8]
 80090f6:	781b      	ldrb	r3, [r3, #0]
 80090f8:	00da      	lsls	r2, r3, #3
 80090fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80090fe:	4413      	add	r3, r2
 8009100:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009104:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009108:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800910c:	881b      	ldrh	r3, [r3, #0]
 800910e:	b29b      	uxth	r3, r3
 8009110:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009114:	b29a      	uxth	r2, r3
 8009116:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800911a:	801a      	strh	r2, [r3, #0]
 800911c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009120:	881b      	ldrh	r3, [r3, #0]
 8009122:	b29b      	uxth	r3, r3
 8009124:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009128:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800912c:	b29a      	uxth	r2, r3
 800912e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009132:	801a      	strh	r2, [r3, #0]
 8009134:	e01c      	b.n	8009170 <HAL_PCD_EP_DB_Transmit+0x592>
 8009136:	68bb      	ldr	r3, [r7, #8]
 8009138:	785b      	ldrb	r3, [r3, #1]
 800913a:	2b01      	cmp	r3, #1
 800913c:	d118      	bne.n	8009170 <HAL_PCD_EP_DB_Transmit+0x592>
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009146:	b29b      	uxth	r3, r3
 8009148:	461a      	mov	r2, r3
 800914a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800914e:	4413      	add	r3, r2
 8009150:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009154:	68bb      	ldr	r3, [r7, #8]
 8009156:	781b      	ldrb	r3, [r3, #0]
 8009158:	00da      	lsls	r2, r3, #3
 800915a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800915e:	4413      	add	r3, r2
 8009160:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009164:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009168:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800916c:	2200      	movs	r2, #0
 800916e:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8009170:	68bb      	ldr	r3, [r7, #8]
 8009172:	78db      	ldrb	r3, [r3, #3]
 8009174:	2b02      	cmp	r3, #2
 8009176:	d127      	bne.n	80091c8 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	461a      	mov	r2, r3
 800917e:	68bb      	ldr	r3, [r7, #8]
 8009180:	781b      	ldrb	r3, [r3, #0]
 8009182:	009b      	lsls	r3, r3, #2
 8009184:	4413      	add	r3, r2
 8009186:	881b      	ldrh	r3, [r3, #0]
 8009188:	b29b      	uxth	r3, r3
 800918a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800918e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009192:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8009196:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800919a:	f083 0320 	eor.w	r3, r3, #32
 800919e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	461a      	mov	r2, r3
 80091a8:	68bb      	ldr	r3, [r7, #8]
 80091aa:	781b      	ldrb	r3, [r3, #0]
 80091ac:	009b      	lsls	r3, r3, #2
 80091ae:	441a      	add	r2, r3
 80091b0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80091b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80091b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80091bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80091c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80091c4:	b29b      	uxth	r3, r3
 80091c6:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80091c8:	68bb      	ldr	r3, [r7, #8]
 80091ca:	781b      	ldrb	r3, [r3, #0]
 80091cc:	4619      	mov	r1, r3
 80091ce:	68f8      	ldr	r0, [r7, #12]
 80091d0:	f006 fd5d 	bl	800fc8e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80091d4:	88fb      	ldrh	r3, [r7, #6]
 80091d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d121      	bne.n	8009222 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	461a      	mov	r2, r3
 80091e4:	68bb      	ldr	r3, [r7, #8]
 80091e6:	781b      	ldrb	r3, [r3, #0]
 80091e8:	009b      	lsls	r3, r3, #2
 80091ea:	4413      	add	r3, r2
 80091ec:	881b      	ldrh	r3, [r3, #0]
 80091ee:	b29b      	uxth	r3, r3
 80091f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80091f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091f8:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	461a      	mov	r2, r3
 8009202:	68bb      	ldr	r3, [r7, #8]
 8009204:	781b      	ldrb	r3, [r3, #0]
 8009206:	009b      	lsls	r3, r3, #2
 8009208:	441a      	add	r2, r3
 800920a:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800920e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009212:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009216:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800921a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800921e:	b29b      	uxth	r3, r3
 8009220:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8009222:	2300      	movs	r3, #0
 8009224:	e113      	b.n	800944e <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8009226:	88fb      	ldrh	r3, [r7, #6]
 8009228:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800922c:	2b00      	cmp	r3, #0
 800922e:	d121      	bne.n	8009274 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	461a      	mov	r2, r3
 8009236:	68bb      	ldr	r3, [r7, #8]
 8009238:	781b      	ldrb	r3, [r3, #0]
 800923a:	009b      	lsls	r3, r3, #2
 800923c:	4413      	add	r3, r2
 800923e:	881b      	ldrh	r3, [r3, #0]
 8009240:	b29b      	uxth	r3, r3
 8009242:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009246:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800924a:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	461a      	mov	r2, r3
 8009254:	68bb      	ldr	r3, [r7, #8]
 8009256:	781b      	ldrb	r3, [r3, #0]
 8009258:	009b      	lsls	r3, r3, #2
 800925a:	441a      	add	r2, r3
 800925c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8009260:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009264:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009268:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800926c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009270:	b29b      	uxth	r3, r3
 8009272:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8009274:	68bb      	ldr	r3, [r7, #8]
 8009276:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800927a:	2b01      	cmp	r3, #1
 800927c:	f040 80be 	bne.w	80093fc <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8009280:	68bb      	ldr	r3, [r7, #8]
 8009282:	695a      	ldr	r2, [r3, #20]
 8009284:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009288:	441a      	add	r2, r3
 800928a:	68bb      	ldr	r3, [r7, #8]
 800928c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800928e:	68bb      	ldr	r3, [r7, #8]
 8009290:	69da      	ldr	r2, [r3, #28]
 8009292:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009296:	441a      	add	r2, r3
 8009298:	68bb      	ldr	r3, [r7, #8]
 800929a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800929c:	68bb      	ldr	r3, [r7, #8]
 800929e:	6a1a      	ldr	r2, [r3, #32]
 80092a0:	68bb      	ldr	r3, [r7, #8]
 80092a2:	691b      	ldr	r3, [r3, #16]
 80092a4:	429a      	cmp	r2, r3
 80092a6:	d309      	bcc.n	80092bc <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 80092a8:	68bb      	ldr	r3, [r7, #8]
 80092aa:	691b      	ldr	r3, [r3, #16]
 80092ac:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80092ae:	68bb      	ldr	r3, [r7, #8]
 80092b0:	6a1a      	ldr	r2, [r3, #32]
 80092b2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80092b4:	1ad2      	subs	r2, r2, r3
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	621a      	str	r2, [r3, #32]
 80092ba:	e015      	b.n	80092e8 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 80092bc:	68bb      	ldr	r3, [r7, #8]
 80092be:	6a1b      	ldr	r3, [r3, #32]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d107      	bne.n	80092d4 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 80092c4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80092c8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80092ca:	68bb      	ldr	r3, [r7, #8]
 80092cc:	2200      	movs	r2, #0
 80092ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80092d2:	e009      	b.n	80092e8 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 80092d4:	68bb      	ldr	r3, [r7, #8]
 80092d6:	6a1b      	ldr	r3, [r3, #32]
 80092d8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80092da:	68bb      	ldr	r3, [r7, #8]
 80092dc:	2200      	movs	r2, #0
 80092de:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80092e0:	68bb      	ldr	r3, [r7, #8]
 80092e2:	2200      	movs	r2, #0
 80092e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80092ee:	68bb      	ldr	r3, [r7, #8]
 80092f0:	785b      	ldrb	r3, [r3, #1]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d15f      	bne.n	80093b6 <HAL_PCD_EP_DB_Transmit+0x7d8>
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	66bb      	str	r3, [r7, #104]	@ 0x68
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009304:	b29b      	uxth	r3, r3
 8009306:	461a      	mov	r2, r3
 8009308:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800930a:	4413      	add	r3, r2
 800930c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800930e:	68bb      	ldr	r3, [r7, #8]
 8009310:	781b      	ldrb	r3, [r3, #0]
 8009312:	00da      	lsls	r2, r3, #3
 8009314:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009316:	4413      	add	r3, r2
 8009318:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800931c:	667b      	str	r3, [r7, #100]	@ 0x64
 800931e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009320:	881b      	ldrh	r3, [r3, #0]
 8009322:	b29b      	uxth	r3, r3
 8009324:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009328:	b29a      	uxth	r2, r3
 800932a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800932c:	801a      	strh	r2, [r3, #0]
 800932e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009330:	2b00      	cmp	r3, #0
 8009332:	d10a      	bne.n	800934a <HAL_PCD_EP_DB_Transmit+0x76c>
 8009334:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009336:	881b      	ldrh	r3, [r3, #0]
 8009338:	b29b      	uxth	r3, r3
 800933a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800933e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009342:	b29a      	uxth	r2, r3
 8009344:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009346:	801a      	strh	r2, [r3, #0]
 8009348:	e04e      	b.n	80093e8 <HAL_PCD_EP_DB_Transmit+0x80a>
 800934a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800934c:	2b3e      	cmp	r3, #62	@ 0x3e
 800934e:	d816      	bhi.n	800937e <HAL_PCD_EP_DB_Transmit+0x7a0>
 8009350:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009352:	085b      	lsrs	r3, r3, #1
 8009354:	663b      	str	r3, [r7, #96]	@ 0x60
 8009356:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009358:	f003 0301 	and.w	r3, r3, #1
 800935c:	2b00      	cmp	r3, #0
 800935e:	d002      	beq.n	8009366 <HAL_PCD_EP_DB_Transmit+0x788>
 8009360:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009362:	3301      	adds	r3, #1
 8009364:	663b      	str	r3, [r7, #96]	@ 0x60
 8009366:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009368:	881b      	ldrh	r3, [r3, #0]
 800936a:	b29a      	uxth	r2, r3
 800936c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800936e:	b29b      	uxth	r3, r3
 8009370:	029b      	lsls	r3, r3, #10
 8009372:	b29b      	uxth	r3, r3
 8009374:	4313      	orrs	r3, r2
 8009376:	b29a      	uxth	r2, r3
 8009378:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800937a:	801a      	strh	r2, [r3, #0]
 800937c:	e034      	b.n	80093e8 <HAL_PCD_EP_DB_Transmit+0x80a>
 800937e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009380:	095b      	lsrs	r3, r3, #5
 8009382:	663b      	str	r3, [r7, #96]	@ 0x60
 8009384:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009386:	f003 031f 	and.w	r3, r3, #31
 800938a:	2b00      	cmp	r3, #0
 800938c:	d102      	bne.n	8009394 <HAL_PCD_EP_DB_Transmit+0x7b6>
 800938e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009390:	3b01      	subs	r3, #1
 8009392:	663b      	str	r3, [r7, #96]	@ 0x60
 8009394:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009396:	881b      	ldrh	r3, [r3, #0]
 8009398:	b29a      	uxth	r2, r3
 800939a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800939c:	b29b      	uxth	r3, r3
 800939e:	029b      	lsls	r3, r3, #10
 80093a0:	b29b      	uxth	r3, r3
 80093a2:	4313      	orrs	r3, r2
 80093a4:	b29b      	uxth	r3, r3
 80093a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80093aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80093ae:	b29a      	uxth	r2, r3
 80093b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80093b2:	801a      	strh	r2, [r3, #0]
 80093b4:	e018      	b.n	80093e8 <HAL_PCD_EP_DB_Transmit+0x80a>
 80093b6:	68bb      	ldr	r3, [r7, #8]
 80093b8:	785b      	ldrb	r3, [r3, #1]
 80093ba:	2b01      	cmp	r3, #1
 80093bc:	d114      	bne.n	80093e8 <HAL_PCD_EP_DB_Transmit+0x80a>
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80093c6:	b29b      	uxth	r3, r3
 80093c8:	461a      	mov	r2, r3
 80093ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80093cc:	4413      	add	r3, r2
 80093ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80093d0:	68bb      	ldr	r3, [r7, #8]
 80093d2:	781b      	ldrb	r3, [r3, #0]
 80093d4:	00da      	lsls	r2, r3, #3
 80093d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80093d8:	4413      	add	r3, r2
 80093da:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80093de:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80093e0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80093e2:	b29a      	uxth	r2, r3
 80093e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80093e6:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	6818      	ldr	r0, [r3, #0]
 80093ec:	68bb      	ldr	r3, [r7, #8]
 80093ee:	6959      	ldr	r1, [r3, #20]
 80093f0:	68bb      	ldr	r3, [r7, #8]
 80093f2:	895a      	ldrh	r2, [r3, #10]
 80093f4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80093f6:	b29b      	uxth	r3, r3
 80093f8:	f004 fc3b 	bl	800dc72 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	461a      	mov	r2, r3
 8009402:	68bb      	ldr	r3, [r7, #8]
 8009404:	781b      	ldrb	r3, [r3, #0]
 8009406:	009b      	lsls	r3, r3, #2
 8009408:	4413      	add	r3, r2
 800940a:	881b      	ldrh	r3, [r3, #0]
 800940c:	b29b      	uxth	r3, r3
 800940e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009412:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009416:	82fb      	strh	r3, [r7, #22]
 8009418:	8afb      	ldrh	r3, [r7, #22]
 800941a:	f083 0310 	eor.w	r3, r3, #16
 800941e:	82fb      	strh	r3, [r7, #22]
 8009420:	8afb      	ldrh	r3, [r7, #22]
 8009422:	f083 0320 	eor.w	r3, r3, #32
 8009426:	82fb      	strh	r3, [r7, #22]
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	461a      	mov	r2, r3
 800942e:	68bb      	ldr	r3, [r7, #8]
 8009430:	781b      	ldrb	r3, [r3, #0]
 8009432:	009b      	lsls	r3, r3, #2
 8009434:	441a      	add	r2, r3
 8009436:	8afb      	ldrh	r3, [r7, #22]
 8009438:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800943c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009440:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009444:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009448:	b29b      	uxth	r3, r3
 800944a:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800944c:	2300      	movs	r3, #0
}
 800944e:	4618      	mov	r0, r3
 8009450:	3798      	adds	r7, #152	@ 0x98
 8009452:	46bd      	mov	sp, r7
 8009454:	bd80      	pop	{r7, pc}

08009456 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8009456:	b480      	push	{r7}
 8009458:	b087      	sub	sp, #28
 800945a:	af00      	add	r7, sp, #0
 800945c:	60f8      	str	r0, [r7, #12]
 800945e:	607b      	str	r3, [r7, #4]
 8009460:	460b      	mov	r3, r1
 8009462:	817b      	strh	r3, [r7, #10]
 8009464:	4613      	mov	r3, r2
 8009466:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8009468:	897b      	ldrh	r3, [r7, #10]
 800946a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800946e:	b29b      	uxth	r3, r3
 8009470:	2b00      	cmp	r3, #0
 8009472:	d00b      	beq.n	800948c <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009474:	897b      	ldrh	r3, [r7, #10]
 8009476:	f003 0207 	and.w	r2, r3, #7
 800947a:	4613      	mov	r3, r2
 800947c:	009b      	lsls	r3, r3, #2
 800947e:	4413      	add	r3, r2
 8009480:	00db      	lsls	r3, r3, #3
 8009482:	3310      	adds	r3, #16
 8009484:	68fa      	ldr	r2, [r7, #12]
 8009486:	4413      	add	r3, r2
 8009488:	617b      	str	r3, [r7, #20]
 800948a:	e009      	b.n	80094a0 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800948c:	897a      	ldrh	r2, [r7, #10]
 800948e:	4613      	mov	r3, r2
 8009490:	009b      	lsls	r3, r3, #2
 8009492:	4413      	add	r3, r2
 8009494:	00db      	lsls	r3, r3, #3
 8009496:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800949a:	68fa      	ldr	r2, [r7, #12]
 800949c:	4413      	add	r3, r2
 800949e:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80094a0:	893b      	ldrh	r3, [r7, #8]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d107      	bne.n	80094b6 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80094a6:	697b      	ldr	r3, [r7, #20]
 80094a8:	2200      	movs	r2, #0
 80094aa:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	b29a      	uxth	r2, r3
 80094b0:	697b      	ldr	r3, [r7, #20]
 80094b2:	80da      	strh	r2, [r3, #6]
 80094b4:	e00b      	b.n	80094ce <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80094b6:	697b      	ldr	r3, [r7, #20]
 80094b8:	2201      	movs	r2, #1
 80094ba:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	b29a      	uxth	r2, r3
 80094c0:	697b      	ldr	r3, [r7, #20]
 80094c2:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	0c1b      	lsrs	r3, r3, #16
 80094c8:	b29a      	uxth	r2, r3
 80094ca:	697b      	ldr	r3, [r7, #20]
 80094cc:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80094ce:	2300      	movs	r3, #0
}
 80094d0:	4618      	mov	r0, r3
 80094d2:	371c      	adds	r7, #28
 80094d4:	46bd      	mov	sp, r7
 80094d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094da:	4770      	bx	lr

080094dc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80094dc:	b480      	push	{r7}
 80094de:	b085      	sub	sp, #20
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	2201      	movs	r2, #1
 80094ee:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	2200      	movs	r2, #0
 80094f6:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8009500:	b29b      	uxth	r3, r3
 8009502:	f043 0301 	orr.w	r3, r3, #1
 8009506:	b29a      	uxth	r2, r3
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8009514:	b29b      	uxth	r3, r3
 8009516:	f043 0302 	orr.w	r3, r3, #2
 800951a:	b29a      	uxth	r2, r3
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8009522:	2300      	movs	r3, #0
}
 8009524:	4618      	mov	r0, r3
 8009526:	3714      	adds	r7, #20
 8009528:	46bd      	mov	sp, r7
 800952a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800952e:	4770      	bx	lr

08009530 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009530:	b480      	push	{r7}
 8009532:	b085      	sub	sp, #20
 8009534:	af00      	add	r7, sp, #0
 8009536:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	2b00      	cmp	r3, #0
 800953c:	d141      	bne.n	80095c2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800953e:	4b4b      	ldr	r3, [pc, #300]	@ (800966c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009546:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800954a:	d131      	bne.n	80095b0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800954c:	4b47      	ldr	r3, [pc, #284]	@ (800966c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800954e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009552:	4a46      	ldr	r2, [pc, #280]	@ (800966c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009554:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009558:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800955c:	4b43      	ldr	r3, [pc, #268]	@ (800966c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009564:	4a41      	ldr	r2, [pc, #260]	@ (800966c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009566:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800956a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800956c:	4b40      	ldr	r3, [pc, #256]	@ (8009670 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	2232      	movs	r2, #50	@ 0x32
 8009572:	fb02 f303 	mul.w	r3, r2, r3
 8009576:	4a3f      	ldr	r2, [pc, #252]	@ (8009674 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009578:	fba2 2303 	umull	r2, r3, r2, r3
 800957c:	0c9b      	lsrs	r3, r3, #18
 800957e:	3301      	adds	r3, #1
 8009580:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009582:	e002      	b.n	800958a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	3b01      	subs	r3, #1
 8009588:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800958a:	4b38      	ldr	r3, [pc, #224]	@ (800966c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800958c:	695b      	ldr	r3, [r3, #20]
 800958e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009592:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009596:	d102      	bne.n	800959e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	2b00      	cmp	r3, #0
 800959c:	d1f2      	bne.n	8009584 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800959e:	4b33      	ldr	r3, [pc, #204]	@ (800966c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80095a0:	695b      	ldr	r3, [r3, #20]
 80095a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80095a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80095aa:	d158      	bne.n	800965e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80095ac:	2303      	movs	r3, #3
 80095ae:	e057      	b.n	8009660 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80095b0:	4b2e      	ldr	r3, [pc, #184]	@ (800966c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80095b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80095b6:	4a2d      	ldr	r2, [pc, #180]	@ (800966c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80095b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80095bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80095c0:	e04d      	b.n	800965e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80095c8:	d141      	bne.n	800964e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80095ca:	4b28      	ldr	r3, [pc, #160]	@ (800966c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80095d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80095d6:	d131      	bne.n	800963c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80095d8:	4b24      	ldr	r3, [pc, #144]	@ (800966c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80095da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80095de:	4a23      	ldr	r2, [pc, #140]	@ (800966c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80095e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80095e4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80095e8:	4b20      	ldr	r3, [pc, #128]	@ (800966c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80095f0:	4a1e      	ldr	r2, [pc, #120]	@ (800966c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80095f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80095f6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80095f8:	4b1d      	ldr	r3, [pc, #116]	@ (8009670 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	2232      	movs	r2, #50	@ 0x32
 80095fe:	fb02 f303 	mul.w	r3, r2, r3
 8009602:	4a1c      	ldr	r2, [pc, #112]	@ (8009674 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009604:	fba2 2303 	umull	r2, r3, r2, r3
 8009608:	0c9b      	lsrs	r3, r3, #18
 800960a:	3301      	adds	r3, #1
 800960c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800960e:	e002      	b.n	8009616 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	3b01      	subs	r3, #1
 8009614:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009616:	4b15      	ldr	r3, [pc, #84]	@ (800966c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009618:	695b      	ldr	r3, [r3, #20]
 800961a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800961e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009622:	d102      	bne.n	800962a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d1f2      	bne.n	8009610 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800962a:	4b10      	ldr	r3, [pc, #64]	@ (800966c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800962c:	695b      	ldr	r3, [r3, #20]
 800962e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009632:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009636:	d112      	bne.n	800965e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009638:	2303      	movs	r3, #3
 800963a:	e011      	b.n	8009660 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800963c:	4b0b      	ldr	r3, [pc, #44]	@ (800966c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800963e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009642:	4a0a      	ldr	r2, [pc, #40]	@ (800966c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009644:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009648:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800964c:	e007      	b.n	800965e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800964e:	4b07      	ldr	r3, [pc, #28]	@ (800966c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009656:	4a05      	ldr	r2, [pc, #20]	@ (800966c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009658:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800965c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800965e:	2300      	movs	r3, #0
}
 8009660:	4618      	mov	r0, r3
 8009662:	3714      	adds	r7, #20
 8009664:	46bd      	mov	sp, r7
 8009666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966a:	4770      	bx	lr
 800966c:	40007000 	.word	0x40007000
 8009670:	20000004 	.word	0x20000004
 8009674:	431bde83 	.word	0x431bde83

08009678 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8009678:	b480      	push	{r7}
 800967a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800967c:	4b05      	ldr	r3, [pc, #20]	@ (8009694 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800967e:	689b      	ldr	r3, [r3, #8]
 8009680:	4a04      	ldr	r2, [pc, #16]	@ (8009694 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8009682:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009686:	6093      	str	r3, [r2, #8]
}
 8009688:	bf00      	nop
 800968a:	46bd      	mov	sp, r7
 800968c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009690:	4770      	bx	lr
 8009692:	bf00      	nop
 8009694:	40007000 	.word	0x40007000

08009698 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009698:	b580      	push	{r7, lr}
 800969a:	b088      	sub	sp, #32
 800969c:	af00      	add	r7, sp, #0
 800969e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d101      	bne.n	80096aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80096a6:	2301      	movs	r3, #1
 80096a8:	e2fe      	b.n	8009ca8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	f003 0301 	and.w	r3, r3, #1
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d075      	beq.n	80097a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80096b6:	4b97      	ldr	r3, [pc, #604]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 80096b8:	689b      	ldr	r3, [r3, #8]
 80096ba:	f003 030c 	and.w	r3, r3, #12
 80096be:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80096c0:	4b94      	ldr	r3, [pc, #592]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 80096c2:	68db      	ldr	r3, [r3, #12]
 80096c4:	f003 0303 	and.w	r3, r3, #3
 80096c8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80096ca:	69bb      	ldr	r3, [r7, #24]
 80096cc:	2b0c      	cmp	r3, #12
 80096ce:	d102      	bne.n	80096d6 <HAL_RCC_OscConfig+0x3e>
 80096d0:	697b      	ldr	r3, [r7, #20]
 80096d2:	2b03      	cmp	r3, #3
 80096d4:	d002      	beq.n	80096dc <HAL_RCC_OscConfig+0x44>
 80096d6:	69bb      	ldr	r3, [r7, #24]
 80096d8:	2b08      	cmp	r3, #8
 80096da:	d10b      	bne.n	80096f4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80096dc:	4b8d      	ldr	r3, [pc, #564]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d05b      	beq.n	80097a0 <HAL_RCC_OscConfig+0x108>
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	685b      	ldr	r3, [r3, #4]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d157      	bne.n	80097a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80096f0:	2301      	movs	r3, #1
 80096f2:	e2d9      	b.n	8009ca8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	685b      	ldr	r3, [r3, #4]
 80096f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80096fc:	d106      	bne.n	800970c <HAL_RCC_OscConfig+0x74>
 80096fe:	4b85      	ldr	r3, [pc, #532]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	4a84      	ldr	r2, [pc, #528]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 8009704:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009708:	6013      	str	r3, [r2, #0]
 800970a:	e01d      	b.n	8009748 <HAL_RCC_OscConfig+0xb0>
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	685b      	ldr	r3, [r3, #4]
 8009710:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009714:	d10c      	bne.n	8009730 <HAL_RCC_OscConfig+0x98>
 8009716:	4b7f      	ldr	r3, [pc, #508]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	4a7e      	ldr	r2, [pc, #504]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 800971c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009720:	6013      	str	r3, [r2, #0]
 8009722:	4b7c      	ldr	r3, [pc, #496]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	4a7b      	ldr	r2, [pc, #492]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 8009728:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800972c:	6013      	str	r3, [r2, #0]
 800972e:	e00b      	b.n	8009748 <HAL_RCC_OscConfig+0xb0>
 8009730:	4b78      	ldr	r3, [pc, #480]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	4a77      	ldr	r2, [pc, #476]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 8009736:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800973a:	6013      	str	r3, [r2, #0]
 800973c:	4b75      	ldr	r3, [pc, #468]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	4a74      	ldr	r2, [pc, #464]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 8009742:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009746:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	685b      	ldr	r3, [r3, #4]
 800974c:	2b00      	cmp	r3, #0
 800974e:	d013      	beq.n	8009778 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009750:	f7fa fdd6 	bl	8004300 <HAL_GetTick>
 8009754:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009756:	e008      	b.n	800976a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009758:	f7fa fdd2 	bl	8004300 <HAL_GetTick>
 800975c:	4602      	mov	r2, r0
 800975e:	693b      	ldr	r3, [r7, #16]
 8009760:	1ad3      	subs	r3, r2, r3
 8009762:	2b64      	cmp	r3, #100	@ 0x64
 8009764:	d901      	bls.n	800976a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009766:	2303      	movs	r3, #3
 8009768:	e29e      	b.n	8009ca8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800976a:	4b6a      	ldr	r3, [pc, #424]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009772:	2b00      	cmp	r3, #0
 8009774:	d0f0      	beq.n	8009758 <HAL_RCC_OscConfig+0xc0>
 8009776:	e014      	b.n	80097a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009778:	f7fa fdc2 	bl	8004300 <HAL_GetTick>
 800977c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800977e:	e008      	b.n	8009792 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009780:	f7fa fdbe 	bl	8004300 <HAL_GetTick>
 8009784:	4602      	mov	r2, r0
 8009786:	693b      	ldr	r3, [r7, #16]
 8009788:	1ad3      	subs	r3, r2, r3
 800978a:	2b64      	cmp	r3, #100	@ 0x64
 800978c:	d901      	bls.n	8009792 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800978e:	2303      	movs	r3, #3
 8009790:	e28a      	b.n	8009ca8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009792:	4b60      	ldr	r3, [pc, #384]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800979a:	2b00      	cmp	r3, #0
 800979c:	d1f0      	bne.n	8009780 <HAL_RCC_OscConfig+0xe8>
 800979e:	e000      	b.n	80097a2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80097a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	f003 0302 	and.w	r3, r3, #2
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d075      	beq.n	800989a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80097ae:	4b59      	ldr	r3, [pc, #356]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 80097b0:	689b      	ldr	r3, [r3, #8]
 80097b2:	f003 030c 	and.w	r3, r3, #12
 80097b6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80097b8:	4b56      	ldr	r3, [pc, #344]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 80097ba:	68db      	ldr	r3, [r3, #12]
 80097bc:	f003 0303 	and.w	r3, r3, #3
 80097c0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80097c2:	69bb      	ldr	r3, [r7, #24]
 80097c4:	2b0c      	cmp	r3, #12
 80097c6:	d102      	bne.n	80097ce <HAL_RCC_OscConfig+0x136>
 80097c8:	697b      	ldr	r3, [r7, #20]
 80097ca:	2b02      	cmp	r3, #2
 80097cc:	d002      	beq.n	80097d4 <HAL_RCC_OscConfig+0x13c>
 80097ce:	69bb      	ldr	r3, [r7, #24]
 80097d0:	2b04      	cmp	r3, #4
 80097d2:	d11f      	bne.n	8009814 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80097d4:	4b4f      	ldr	r3, [pc, #316]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d005      	beq.n	80097ec <HAL_RCC_OscConfig+0x154>
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	68db      	ldr	r3, [r3, #12]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d101      	bne.n	80097ec <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80097e8:	2301      	movs	r3, #1
 80097ea:	e25d      	b.n	8009ca8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80097ec:	4b49      	ldr	r3, [pc, #292]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 80097ee:	685b      	ldr	r3, [r3, #4]
 80097f0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	691b      	ldr	r3, [r3, #16]
 80097f8:	061b      	lsls	r3, r3, #24
 80097fa:	4946      	ldr	r1, [pc, #280]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 80097fc:	4313      	orrs	r3, r2
 80097fe:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009800:	4b45      	ldr	r3, [pc, #276]	@ (8009918 <HAL_RCC_OscConfig+0x280>)
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	4618      	mov	r0, r3
 8009806:	f7fa fd2f 	bl	8004268 <HAL_InitTick>
 800980a:	4603      	mov	r3, r0
 800980c:	2b00      	cmp	r3, #0
 800980e:	d043      	beq.n	8009898 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8009810:	2301      	movs	r3, #1
 8009812:	e249      	b.n	8009ca8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	68db      	ldr	r3, [r3, #12]
 8009818:	2b00      	cmp	r3, #0
 800981a:	d023      	beq.n	8009864 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800981c:	4b3d      	ldr	r3, [pc, #244]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	4a3c      	ldr	r2, [pc, #240]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 8009822:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009826:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009828:	f7fa fd6a 	bl	8004300 <HAL_GetTick>
 800982c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800982e:	e008      	b.n	8009842 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009830:	f7fa fd66 	bl	8004300 <HAL_GetTick>
 8009834:	4602      	mov	r2, r0
 8009836:	693b      	ldr	r3, [r7, #16]
 8009838:	1ad3      	subs	r3, r2, r3
 800983a:	2b02      	cmp	r3, #2
 800983c:	d901      	bls.n	8009842 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800983e:	2303      	movs	r3, #3
 8009840:	e232      	b.n	8009ca8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009842:	4b34      	ldr	r3, [pc, #208]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800984a:	2b00      	cmp	r3, #0
 800984c:	d0f0      	beq.n	8009830 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800984e:	4b31      	ldr	r3, [pc, #196]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 8009850:	685b      	ldr	r3, [r3, #4]
 8009852:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	691b      	ldr	r3, [r3, #16]
 800985a:	061b      	lsls	r3, r3, #24
 800985c:	492d      	ldr	r1, [pc, #180]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 800985e:	4313      	orrs	r3, r2
 8009860:	604b      	str	r3, [r1, #4]
 8009862:	e01a      	b.n	800989a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009864:	4b2b      	ldr	r3, [pc, #172]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	4a2a      	ldr	r2, [pc, #168]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 800986a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800986e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009870:	f7fa fd46 	bl	8004300 <HAL_GetTick>
 8009874:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009876:	e008      	b.n	800988a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009878:	f7fa fd42 	bl	8004300 <HAL_GetTick>
 800987c:	4602      	mov	r2, r0
 800987e:	693b      	ldr	r3, [r7, #16]
 8009880:	1ad3      	subs	r3, r2, r3
 8009882:	2b02      	cmp	r3, #2
 8009884:	d901      	bls.n	800988a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8009886:	2303      	movs	r3, #3
 8009888:	e20e      	b.n	8009ca8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800988a:	4b22      	ldr	r3, [pc, #136]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009892:	2b00      	cmp	r3, #0
 8009894:	d1f0      	bne.n	8009878 <HAL_RCC_OscConfig+0x1e0>
 8009896:	e000      	b.n	800989a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009898:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	f003 0308 	and.w	r3, r3, #8
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d041      	beq.n	800992a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	695b      	ldr	r3, [r3, #20]
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d01c      	beq.n	80098e8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80098ae:	4b19      	ldr	r3, [pc, #100]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 80098b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80098b4:	4a17      	ldr	r2, [pc, #92]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 80098b6:	f043 0301 	orr.w	r3, r3, #1
 80098ba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80098be:	f7fa fd1f 	bl	8004300 <HAL_GetTick>
 80098c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80098c4:	e008      	b.n	80098d8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80098c6:	f7fa fd1b 	bl	8004300 <HAL_GetTick>
 80098ca:	4602      	mov	r2, r0
 80098cc:	693b      	ldr	r3, [r7, #16]
 80098ce:	1ad3      	subs	r3, r2, r3
 80098d0:	2b02      	cmp	r3, #2
 80098d2:	d901      	bls.n	80098d8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80098d4:	2303      	movs	r3, #3
 80098d6:	e1e7      	b.n	8009ca8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80098d8:	4b0e      	ldr	r3, [pc, #56]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 80098da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80098de:	f003 0302 	and.w	r3, r3, #2
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d0ef      	beq.n	80098c6 <HAL_RCC_OscConfig+0x22e>
 80098e6:	e020      	b.n	800992a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80098e8:	4b0a      	ldr	r3, [pc, #40]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 80098ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80098ee:	4a09      	ldr	r2, [pc, #36]	@ (8009914 <HAL_RCC_OscConfig+0x27c>)
 80098f0:	f023 0301 	bic.w	r3, r3, #1
 80098f4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80098f8:	f7fa fd02 	bl	8004300 <HAL_GetTick>
 80098fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80098fe:	e00d      	b.n	800991c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009900:	f7fa fcfe 	bl	8004300 <HAL_GetTick>
 8009904:	4602      	mov	r2, r0
 8009906:	693b      	ldr	r3, [r7, #16]
 8009908:	1ad3      	subs	r3, r2, r3
 800990a:	2b02      	cmp	r3, #2
 800990c:	d906      	bls.n	800991c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800990e:	2303      	movs	r3, #3
 8009910:	e1ca      	b.n	8009ca8 <HAL_RCC_OscConfig+0x610>
 8009912:	bf00      	nop
 8009914:	40021000 	.word	0x40021000
 8009918:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800991c:	4b8c      	ldr	r3, [pc, #560]	@ (8009b50 <HAL_RCC_OscConfig+0x4b8>)
 800991e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009922:	f003 0302 	and.w	r3, r3, #2
 8009926:	2b00      	cmp	r3, #0
 8009928:	d1ea      	bne.n	8009900 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	f003 0304 	and.w	r3, r3, #4
 8009932:	2b00      	cmp	r3, #0
 8009934:	f000 80a6 	beq.w	8009a84 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009938:	2300      	movs	r3, #0
 800993a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800993c:	4b84      	ldr	r3, [pc, #528]	@ (8009b50 <HAL_RCC_OscConfig+0x4b8>)
 800993e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009940:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009944:	2b00      	cmp	r3, #0
 8009946:	d101      	bne.n	800994c <HAL_RCC_OscConfig+0x2b4>
 8009948:	2301      	movs	r3, #1
 800994a:	e000      	b.n	800994e <HAL_RCC_OscConfig+0x2b6>
 800994c:	2300      	movs	r3, #0
 800994e:	2b00      	cmp	r3, #0
 8009950:	d00d      	beq.n	800996e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009952:	4b7f      	ldr	r3, [pc, #508]	@ (8009b50 <HAL_RCC_OscConfig+0x4b8>)
 8009954:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009956:	4a7e      	ldr	r2, [pc, #504]	@ (8009b50 <HAL_RCC_OscConfig+0x4b8>)
 8009958:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800995c:	6593      	str	r3, [r2, #88]	@ 0x58
 800995e:	4b7c      	ldr	r3, [pc, #496]	@ (8009b50 <HAL_RCC_OscConfig+0x4b8>)
 8009960:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009962:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009966:	60fb      	str	r3, [r7, #12]
 8009968:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800996a:	2301      	movs	r3, #1
 800996c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800996e:	4b79      	ldr	r3, [pc, #484]	@ (8009b54 <HAL_RCC_OscConfig+0x4bc>)
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009976:	2b00      	cmp	r3, #0
 8009978:	d118      	bne.n	80099ac <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800997a:	4b76      	ldr	r3, [pc, #472]	@ (8009b54 <HAL_RCC_OscConfig+0x4bc>)
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	4a75      	ldr	r2, [pc, #468]	@ (8009b54 <HAL_RCC_OscConfig+0x4bc>)
 8009980:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009984:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009986:	f7fa fcbb 	bl	8004300 <HAL_GetTick>
 800998a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800998c:	e008      	b.n	80099a0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800998e:	f7fa fcb7 	bl	8004300 <HAL_GetTick>
 8009992:	4602      	mov	r2, r0
 8009994:	693b      	ldr	r3, [r7, #16]
 8009996:	1ad3      	subs	r3, r2, r3
 8009998:	2b02      	cmp	r3, #2
 800999a:	d901      	bls.n	80099a0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800999c:	2303      	movs	r3, #3
 800999e:	e183      	b.n	8009ca8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80099a0:	4b6c      	ldr	r3, [pc, #432]	@ (8009b54 <HAL_RCC_OscConfig+0x4bc>)
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d0f0      	beq.n	800998e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	689b      	ldr	r3, [r3, #8]
 80099b0:	2b01      	cmp	r3, #1
 80099b2:	d108      	bne.n	80099c6 <HAL_RCC_OscConfig+0x32e>
 80099b4:	4b66      	ldr	r3, [pc, #408]	@ (8009b50 <HAL_RCC_OscConfig+0x4b8>)
 80099b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099ba:	4a65      	ldr	r2, [pc, #404]	@ (8009b50 <HAL_RCC_OscConfig+0x4b8>)
 80099bc:	f043 0301 	orr.w	r3, r3, #1
 80099c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80099c4:	e024      	b.n	8009a10 <HAL_RCC_OscConfig+0x378>
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	689b      	ldr	r3, [r3, #8]
 80099ca:	2b05      	cmp	r3, #5
 80099cc:	d110      	bne.n	80099f0 <HAL_RCC_OscConfig+0x358>
 80099ce:	4b60      	ldr	r3, [pc, #384]	@ (8009b50 <HAL_RCC_OscConfig+0x4b8>)
 80099d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099d4:	4a5e      	ldr	r2, [pc, #376]	@ (8009b50 <HAL_RCC_OscConfig+0x4b8>)
 80099d6:	f043 0304 	orr.w	r3, r3, #4
 80099da:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80099de:	4b5c      	ldr	r3, [pc, #368]	@ (8009b50 <HAL_RCC_OscConfig+0x4b8>)
 80099e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099e4:	4a5a      	ldr	r2, [pc, #360]	@ (8009b50 <HAL_RCC_OscConfig+0x4b8>)
 80099e6:	f043 0301 	orr.w	r3, r3, #1
 80099ea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80099ee:	e00f      	b.n	8009a10 <HAL_RCC_OscConfig+0x378>
 80099f0:	4b57      	ldr	r3, [pc, #348]	@ (8009b50 <HAL_RCC_OscConfig+0x4b8>)
 80099f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099f6:	4a56      	ldr	r2, [pc, #344]	@ (8009b50 <HAL_RCC_OscConfig+0x4b8>)
 80099f8:	f023 0301 	bic.w	r3, r3, #1
 80099fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009a00:	4b53      	ldr	r3, [pc, #332]	@ (8009b50 <HAL_RCC_OscConfig+0x4b8>)
 8009a02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a06:	4a52      	ldr	r2, [pc, #328]	@ (8009b50 <HAL_RCC_OscConfig+0x4b8>)
 8009a08:	f023 0304 	bic.w	r3, r3, #4
 8009a0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	689b      	ldr	r3, [r3, #8]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d016      	beq.n	8009a46 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009a18:	f7fa fc72 	bl	8004300 <HAL_GetTick>
 8009a1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009a1e:	e00a      	b.n	8009a36 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009a20:	f7fa fc6e 	bl	8004300 <HAL_GetTick>
 8009a24:	4602      	mov	r2, r0
 8009a26:	693b      	ldr	r3, [r7, #16]
 8009a28:	1ad3      	subs	r3, r2, r3
 8009a2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009a2e:	4293      	cmp	r3, r2
 8009a30:	d901      	bls.n	8009a36 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8009a32:	2303      	movs	r3, #3
 8009a34:	e138      	b.n	8009ca8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009a36:	4b46      	ldr	r3, [pc, #280]	@ (8009b50 <HAL_RCC_OscConfig+0x4b8>)
 8009a38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a3c:	f003 0302 	and.w	r3, r3, #2
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d0ed      	beq.n	8009a20 <HAL_RCC_OscConfig+0x388>
 8009a44:	e015      	b.n	8009a72 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009a46:	f7fa fc5b 	bl	8004300 <HAL_GetTick>
 8009a4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009a4c:	e00a      	b.n	8009a64 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009a4e:	f7fa fc57 	bl	8004300 <HAL_GetTick>
 8009a52:	4602      	mov	r2, r0
 8009a54:	693b      	ldr	r3, [r7, #16]
 8009a56:	1ad3      	subs	r3, r2, r3
 8009a58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009a5c:	4293      	cmp	r3, r2
 8009a5e:	d901      	bls.n	8009a64 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8009a60:	2303      	movs	r3, #3
 8009a62:	e121      	b.n	8009ca8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009a64:	4b3a      	ldr	r3, [pc, #232]	@ (8009b50 <HAL_RCC_OscConfig+0x4b8>)
 8009a66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a6a:	f003 0302 	and.w	r3, r3, #2
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d1ed      	bne.n	8009a4e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009a72:	7ffb      	ldrb	r3, [r7, #31]
 8009a74:	2b01      	cmp	r3, #1
 8009a76:	d105      	bne.n	8009a84 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009a78:	4b35      	ldr	r3, [pc, #212]	@ (8009b50 <HAL_RCC_OscConfig+0x4b8>)
 8009a7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a7c:	4a34      	ldr	r2, [pc, #208]	@ (8009b50 <HAL_RCC_OscConfig+0x4b8>)
 8009a7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009a82:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	f003 0320 	and.w	r3, r3, #32
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d03c      	beq.n	8009b0a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	699b      	ldr	r3, [r3, #24]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d01c      	beq.n	8009ad2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009a98:	4b2d      	ldr	r3, [pc, #180]	@ (8009b50 <HAL_RCC_OscConfig+0x4b8>)
 8009a9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009a9e:	4a2c      	ldr	r2, [pc, #176]	@ (8009b50 <HAL_RCC_OscConfig+0x4b8>)
 8009aa0:	f043 0301 	orr.w	r3, r3, #1
 8009aa4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009aa8:	f7fa fc2a 	bl	8004300 <HAL_GetTick>
 8009aac:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009aae:	e008      	b.n	8009ac2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009ab0:	f7fa fc26 	bl	8004300 <HAL_GetTick>
 8009ab4:	4602      	mov	r2, r0
 8009ab6:	693b      	ldr	r3, [r7, #16]
 8009ab8:	1ad3      	subs	r3, r2, r3
 8009aba:	2b02      	cmp	r3, #2
 8009abc:	d901      	bls.n	8009ac2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8009abe:	2303      	movs	r3, #3
 8009ac0:	e0f2      	b.n	8009ca8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009ac2:	4b23      	ldr	r3, [pc, #140]	@ (8009b50 <HAL_RCC_OscConfig+0x4b8>)
 8009ac4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009ac8:	f003 0302 	and.w	r3, r3, #2
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d0ef      	beq.n	8009ab0 <HAL_RCC_OscConfig+0x418>
 8009ad0:	e01b      	b.n	8009b0a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009ad2:	4b1f      	ldr	r3, [pc, #124]	@ (8009b50 <HAL_RCC_OscConfig+0x4b8>)
 8009ad4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009ad8:	4a1d      	ldr	r2, [pc, #116]	@ (8009b50 <HAL_RCC_OscConfig+0x4b8>)
 8009ada:	f023 0301 	bic.w	r3, r3, #1
 8009ade:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ae2:	f7fa fc0d 	bl	8004300 <HAL_GetTick>
 8009ae6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009ae8:	e008      	b.n	8009afc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009aea:	f7fa fc09 	bl	8004300 <HAL_GetTick>
 8009aee:	4602      	mov	r2, r0
 8009af0:	693b      	ldr	r3, [r7, #16]
 8009af2:	1ad3      	subs	r3, r2, r3
 8009af4:	2b02      	cmp	r3, #2
 8009af6:	d901      	bls.n	8009afc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8009af8:	2303      	movs	r3, #3
 8009afa:	e0d5      	b.n	8009ca8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009afc:	4b14      	ldr	r3, [pc, #80]	@ (8009b50 <HAL_RCC_OscConfig+0x4b8>)
 8009afe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009b02:	f003 0302 	and.w	r3, r3, #2
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d1ef      	bne.n	8009aea <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	69db      	ldr	r3, [r3, #28]
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	f000 80c9 	beq.w	8009ca6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009b14:	4b0e      	ldr	r3, [pc, #56]	@ (8009b50 <HAL_RCC_OscConfig+0x4b8>)
 8009b16:	689b      	ldr	r3, [r3, #8]
 8009b18:	f003 030c 	and.w	r3, r3, #12
 8009b1c:	2b0c      	cmp	r3, #12
 8009b1e:	f000 8083 	beq.w	8009c28 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	69db      	ldr	r3, [r3, #28]
 8009b26:	2b02      	cmp	r3, #2
 8009b28:	d15e      	bne.n	8009be8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009b2a:	4b09      	ldr	r3, [pc, #36]	@ (8009b50 <HAL_RCC_OscConfig+0x4b8>)
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	4a08      	ldr	r2, [pc, #32]	@ (8009b50 <HAL_RCC_OscConfig+0x4b8>)
 8009b30:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009b34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b36:	f7fa fbe3 	bl	8004300 <HAL_GetTick>
 8009b3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009b3c:	e00c      	b.n	8009b58 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009b3e:	f7fa fbdf 	bl	8004300 <HAL_GetTick>
 8009b42:	4602      	mov	r2, r0
 8009b44:	693b      	ldr	r3, [r7, #16]
 8009b46:	1ad3      	subs	r3, r2, r3
 8009b48:	2b02      	cmp	r3, #2
 8009b4a:	d905      	bls.n	8009b58 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8009b4c:	2303      	movs	r3, #3
 8009b4e:	e0ab      	b.n	8009ca8 <HAL_RCC_OscConfig+0x610>
 8009b50:	40021000 	.word	0x40021000
 8009b54:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009b58:	4b55      	ldr	r3, [pc, #340]	@ (8009cb0 <HAL_RCC_OscConfig+0x618>)
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d1ec      	bne.n	8009b3e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009b64:	4b52      	ldr	r3, [pc, #328]	@ (8009cb0 <HAL_RCC_OscConfig+0x618>)
 8009b66:	68da      	ldr	r2, [r3, #12]
 8009b68:	4b52      	ldr	r3, [pc, #328]	@ (8009cb4 <HAL_RCC_OscConfig+0x61c>)
 8009b6a:	4013      	ands	r3, r2
 8009b6c:	687a      	ldr	r2, [r7, #4]
 8009b6e:	6a11      	ldr	r1, [r2, #32]
 8009b70:	687a      	ldr	r2, [r7, #4]
 8009b72:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009b74:	3a01      	subs	r2, #1
 8009b76:	0112      	lsls	r2, r2, #4
 8009b78:	4311      	orrs	r1, r2
 8009b7a:	687a      	ldr	r2, [r7, #4]
 8009b7c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8009b7e:	0212      	lsls	r2, r2, #8
 8009b80:	4311      	orrs	r1, r2
 8009b82:	687a      	ldr	r2, [r7, #4]
 8009b84:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009b86:	0852      	lsrs	r2, r2, #1
 8009b88:	3a01      	subs	r2, #1
 8009b8a:	0552      	lsls	r2, r2, #21
 8009b8c:	4311      	orrs	r1, r2
 8009b8e:	687a      	ldr	r2, [r7, #4]
 8009b90:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009b92:	0852      	lsrs	r2, r2, #1
 8009b94:	3a01      	subs	r2, #1
 8009b96:	0652      	lsls	r2, r2, #25
 8009b98:	4311      	orrs	r1, r2
 8009b9a:	687a      	ldr	r2, [r7, #4]
 8009b9c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8009b9e:	06d2      	lsls	r2, r2, #27
 8009ba0:	430a      	orrs	r2, r1
 8009ba2:	4943      	ldr	r1, [pc, #268]	@ (8009cb0 <HAL_RCC_OscConfig+0x618>)
 8009ba4:	4313      	orrs	r3, r2
 8009ba6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009ba8:	4b41      	ldr	r3, [pc, #260]	@ (8009cb0 <HAL_RCC_OscConfig+0x618>)
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	4a40      	ldr	r2, [pc, #256]	@ (8009cb0 <HAL_RCC_OscConfig+0x618>)
 8009bae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009bb2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009bb4:	4b3e      	ldr	r3, [pc, #248]	@ (8009cb0 <HAL_RCC_OscConfig+0x618>)
 8009bb6:	68db      	ldr	r3, [r3, #12]
 8009bb8:	4a3d      	ldr	r2, [pc, #244]	@ (8009cb0 <HAL_RCC_OscConfig+0x618>)
 8009bba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009bbe:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009bc0:	f7fa fb9e 	bl	8004300 <HAL_GetTick>
 8009bc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009bc6:	e008      	b.n	8009bda <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009bc8:	f7fa fb9a 	bl	8004300 <HAL_GetTick>
 8009bcc:	4602      	mov	r2, r0
 8009bce:	693b      	ldr	r3, [r7, #16]
 8009bd0:	1ad3      	subs	r3, r2, r3
 8009bd2:	2b02      	cmp	r3, #2
 8009bd4:	d901      	bls.n	8009bda <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8009bd6:	2303      	movs	r3, #3
 8009bd8:	e066      	b.n	8009ca8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009bda:	4b35      	ldr	r3, [pc, #212]	@ (8009cb0 <HAL_RCC_OscConfig+0x618>)
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d0f0      	beq.n	8009bc8 <HAL_RCC_OscConfig+0x530>
 8009be6:	e05e      	b.n	8009ca6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009be8:	4b31      	ldr	r3, [pc, #196]	@ (8009cb0 <HAL_RCC_OscConfig+0x618>)
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	4a30      	ldr	r2, [pc, #192]	@ (8009cb0 <HAL_RCC_OscConfig+0x618>)
 8009bee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009bf2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009bf4:	f7fa fb84 	bl	8004300 <HAL_GetTick>
 8009bf8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009bfa:	e008      	b.n	8009c0e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009bfc:	f7fa fb80 	bl	8004300 <HAL_GetTick>
 8009c00:	4602      	mov	r2, r0
 8009c02:	693b      	ldr	r3, [r7, #16]
 8009c04:	1ad3      	subs	r3, r2, r3
 8009c06:	2b02      	cmp	r3, #2
 8009c08:	d901      	bls.n	8009c0e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8009c0a:	2303      	movs	r3, #3
 8009c0c:	e04c      	b.n	8009ca8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009c0e:	4b28      	ldr	r3, [pc, #160]	@ (8009cb0 <HAL_RCC_OscConfig+0x618>)
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d1f0      	bne.n	8009bfc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8009c1a:	4b25      	ldr	r3, [pc, #148]	@ (8009cb0 <HAL_RCC_OscConfig+0x618>)
 8009c1c:	68da      	ldr	r2, [r3, #12]
 8009c1e:	4924      	ldr	r1, [pc, #144]	@ (8009cb0 <HAL_RCC_OscConfig+0x618>)
 8009c20:	4b25      	ldr	r3, [pc, #148]	@ (8009cb8 <HAL_RCC_OscConfig+0x620>)
 8009c22:	4013      	ands	r3, r2
 8009c24:	60cb      	str	r3, [r1, #12]
 8009c26:	e03e      	b.n	8009ca6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	69db      	ldr	r3, [r3, #28]
 8009c2c:	2b01      	cmp	r3, #1
 8009c2e:	d101      	bne.n	8009c34 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8009c30:	2301      	movs	r3, #1
 8009c32:	e039      	b.n	8009ca8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8009c34:	4b1e      	ldr	r3, [pc, #120]	@ (8009cb0 <HAL_RCC_OscConfig+0x618>)
 8009c36:	68db      	ldr	r3, [r3, #12]
 8009c38:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009c3a:	697b      	ldr	r3, [r7, #20]
 8009c3c:	f003 0203 	and.w	r2, r3, #3
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	6a1b      	ldr	r3, [r3, #32]
 8009c44:	429a      	cmp	r2, r3
 8009c46:	d12c      	bne.n	8009ca2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009c48:	697b      	ldr	r3, [r7, #20]
 8009c4a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c52:	3b01      	subs	r3, #1
 8009c54:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009c56:	429a      	cmp	r2, r3
 8009c58:	d123      	bne.n	8009ca2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009c5a:	697b      	ldr	r3, [r7, #20]
 8009c5c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c64:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009c66:	429a      	cmp	r2, r3
 8009c68:	d11b      	bne.n	8009ca2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009c6a:	697b      	ldr	r3, [r7, #20]
 8009c6c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c74:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009c76:	429a      	cmp	r2, r3
 8009c78:	d113      	bne.n	8009ca2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009c7a:	697b      	ldr	r3, [r7, #20]
 8009c7c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c84:	085b      	lsrs	r3, r3, #1
 8009c86:	3b01      	subs	r3, #1
 8009c88:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009c8a:	429a      	cmp	r2, r3
 8009c8c:	d109      	bne.n	8009ca2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009c8e:	697b      	ldr	r3, [r7, #20]
 8009c90:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c98:	085b      	lsrs	r3, r3, #1
 8009c9a:	3b01      	subs	r3, #1
 8009c9c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009c9e:	429a      	cmp	r2, r3
 8009ca0:	d001      	beq.n	8009ca6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8009ca2:	2301      	movs	r3, #1
 8009ca4:	e000      	b.n	8009ca8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8009ca6:	2300      	movs	r3, #0
}
 8009ca8:	4618      	mov	r0, r3
 8009caa:	3720      	adds	r7, #32
 8009cac:	46bd      	mov	sp, r7
 8009cae:	bd80      	pop	{r7, pc}
 8009cb0:	40021000 	.word	0x40021000
 8009cb4:	019f800c 	.word	0x019f800c
 8009cb8:	feeefffc 	.word	0xfeeefffc

08009cbc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009cbc:	b580      	push	{r7, lr}
 8009cbe:	b086      	sub	sp, #24
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	6078      	str	r0, [r7, #4]
 8009cc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8009cc6:	2300      	movs	r3, #0
 8009cc8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d101      	bne.n	8009cd4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8009cd0:	2301      	movs	r3, #1
 8009cd2:	e11e      	b.n	8009f12 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009cd4:	4b91      	ldr	r3, [pc, #580]	@ (8009f1c <HAL_RCC_ClockConfig+0x260>)
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	f003 030f 	and.w	r3, r3, #15
 8009cdc:	683a      	ldr	r2, [r7, #0]
 8009cde:	429a      	cmp	r2, r3
 8009ce0:	d910      	bls.n	8009d04 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009ce2:	4b8e      	ldr	r3, [pc, #568]	@ (8009f1c <HAL_RCC_ClockConfig+0x260>)
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	f023 020f 	bic.w	r2, r3, #15
 8009cea:	498c      	ldr	r1, [pc, #560]	@ (8009f1c <HAL_RCC_ClockConfig+0x260>)
 8009cec:	683b      	ldr	r3, [r7, #0]
 8009cee:	4313      	orrs	r3, r2
 8009cf0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009cf2:	4b8a      	ldr	r3, [pc, #552]	@ (8009f1c <HAL_RCC_ClockConfig+0x260>)
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	f003 030f 	and.w	r3, r3, #15
 8009cfa:	683a      	ldr	r2, [r7, #0]
 8009cfc:	429a      	cmp	r2, r3
 8009cfe:	d001      	beq.n	8009d04 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009d00:	2301      	movs	r3, #1
 8009d02:	e106      	b.n	8009f12 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	f003 0301 	and.w	r3, r3, #1
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d073      	beq.n	8009df8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	685b      	ldr	r3, [r3, #4]
 8009d14:	2b03      	cmp	r3, #3
 8009d16:	d129      	bne.n	8009d6c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009d18:	4b81      	ldr	r3, [pc, #516]	@ (8009f20 <HAL_RCC_ClockConfig+0x264>)
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d101      	bne.n	8009d28 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8009d24:	2301      	movs	r3, #1
 8009d26:	e0f4      	b.n	8009f12 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8009d28:	f000 f99e 	bl	800a068 <RCC_GetSysClockFreqFromPLLSource>
 8009d2c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8009d2e:	693b      	ldr	r3, [r7, #16]
 8009d30:	4a7c      	ldr	r2, [pc, #496]	@ (8009f24 <HAL_RCC_ClockConfig+0x268>)
 8009d32:	4293      	cmp	r3, r2
 8009d34:	d93f      	bls.n	8009db6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009d36:	4b7a      	ldr	r3, [pc, #488]	@ (8009f20 <HAL_RCC_ClockConfig+0x264>)
 8009d38:	689b      	ldr	r3, [r3, #8]
 8009d3a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d009      	beq.n	8009d56 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d033      	beq.n	8009db6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d12f      	bne.n	8009db6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009d56:	4b72      	ldr	r3, [pc, #456]	@ (8009f20 <HAL_RCC_ClockConfig+0x264>)
 8009d58:	689b      	ldr	r3, [r3, #8]
 8009d5a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009d5e:	4a70      	ldr	r2, [pc, #448]	@ (8009f20 <HAL_RCC_ClockConfig+0x264>)
 8009d60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d64:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8009d66:	2380      	movs	r3, #128	@ 0x80
 8009d68:	617b      	str	r3, [r7, #20]
 8009d6a:	e024      	b.n	8009db6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	685b      	ldr	r3, [r3, #4]
 8009d70:	2b02      	cmp	r3, #2
 8009d72:	d107      	bne.n	8009d84 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009d74:	4b6a      	ldr	r3, [pc, #424]	@ (8009f20 <HAL_RCC_ClockConfig+0x264>)
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d109      	bne.n	8009d94 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009d80:	2301      	movs	r3, #1
 8009d82:	e0c6      	b.n	8009f12 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009d84:	4b66      	ldr	r3, [pc, #408]	@ (8009f20 <HAL_RCC_ClockConfig+0x264>)
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d101      	bne.n	8009d94 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009d90:	2301      	movs	r3, #1
 8009d92:	e0be      	b.n	8009f12 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8009d94:	f000 f8ce 	bl	8009f34 <HAL_RCC_GetSysClockFreq>
 8009d98:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8009d9a:	693b      	ldr	r3, [r7, #16]
 8009d9c:	4a61      	ldr	r2, [pc, #388]	@ (8009f24 <HAL_RCC_ClockConfig+0x268>)
 8009d9e:	4293      	cmp	r3, r2
 8009da0:	d909      	bls.n	8009db6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009da2:	4b5f      	ldr	r3, [pc, #380]	@ (8009f20 <HAL_RCC_ClockConfig+0x264>)
 8009da4:	689b      	ldr	r3, [r3, #8]
 8009da6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009daa:	4a5d      	ldr	r2, [pc, #372]	@ (8009f20 <HAL_RCC_ClockConfig+0x264>)
 8009dac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009db0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8009db2:	2380      	movs	r3, #128	@ 0x80
 8009db4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009db6:	4b5a      	ldr	r3, [pc, #360]	@ (8009f20 <HAL_RCC_ClockConfig+0x264>)
 8009db8:	689b      	ldr	r3, [r3, #8]
 8009dba:	f023 0203 	bic.w	r2, r3, #3
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	685b      	ldr	r3, [r3, #4]
 8009dc2:	4957      	ldr	r1, [pc, #348]	@ (8009f20 <HAL_RCC_ClockConfig+0x264>)
 8009dc4:	4313      	orrs	r3, r2
 8009dc6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009dc8:	f7fa fa9a 	bl	8004300 <HAL_GetTick>
 8009dcc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009dce:	e00a      	b.n	8009de6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009dd0:	f7fa fa96 	bl	8004300 <HAL_GetTick>
 8009dd4:	4602      	mov	r2, r0
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	1ad3      	subs	r3, r2, r3
 8009dda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009dde:	4293      	cmp	r3, r2
 8009de0:	d901      	bls.n	8009de6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8009de2:	2303      	movs	r3, #3
 8009de4:	e095      	b.n	8009f12 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009de6:	4b4e      	ldr	r3, [pc, #312]	@ (8009f20 <HAL_RCC_ClockConfig+0x264>)
 8009de8:	689b      	ldr	r3, [r3, #8]
 8009dea:	f003 020c 	and.w	r2, r3, #12
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	685b      	ldr	r3, [r3, #4]
 8009df2:	009b      	lsls	r3, r3, #2
 8009df4:	429a      	cmp	r2, r3
 8009df6:	d1eb      	bne.n	8009dd0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	f003 0302 	and.w	r3, r3, #2
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d023      	beq.n	8009e4c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	f003 0304 	and.w	r3, r3, #4
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d005      	beq.n	8009e1c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009e10:	4b43      	ldr	r3, [pc, #268]	@ (8009f20 <HAL_RCC_ClockConfig+0x264>)
 8009e12:	689b      	ldr	r3, [r3, #8]
 8009e14:	4a42      	ldr	r2, [pc, #264]	@ (8009f20 <HAL_RCC_ClockConfig+0x264>)
 8009e16:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009e1a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	f003 0308 	and.w	r3, r3, #8
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d007      	beq.n	8009e38 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8009e28:	4b3d      	ldr	r3, [pc, #244]	@ (8009f20 <HAL_RCC_ClockConfig+0x264>)
 8009e2a:	689b      	ldr	r3, [r3, #8]
 8009e2c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009e30:	4a3b      	ldr	r2, [pc, #236]	@ (8009f20 <HAL_RCC_ClockConfig+0x264>)
 8009e32:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009e36:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009e38:	4b39      	ldr	r3, [pc, #228]	@ (8009f20 <HAL_RCC_ClockConfig+0x264>)
 8009e3a:	689b      	ldr	r3, [r3, #8]
 8009e3c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	689b      	ldr	r3, [r3, #8]
 8009e44:	4936      	ldr	r1, [pc, #216]	@ (8009f20 <HAL_RCC_ClockConfig+0x264>)
 8009e46:	4313      	orrs	r3, r2
 8009e48:	608b      	str	r3, [r1, #8]
 8009e4a:	e008      	b.n	8009e5e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8009e4c:	697b      	ldr	r3, [r7, #20]
 8009e4e:	2b80      	cmp	r3, #128	@ 0x80
 8009e50:	d105      	bne.n	8009e5e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8009e52:	4b33      	ldr	r3, [pc, #204]	@ (8009f20 <HAL_RCC_ClockConfig+0x264>)
 8009e54:	689b      	ldr	r3, [r3, #8]
 8009e56:	4a32      	ldr	r2, [pc, #200]	@ (8009f20 <HAL_RCC_ClockConfig+0x264>)
 8009e58:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009e5c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009e5e:	4b2f      	ldr	r3, [pc, #188]	@ (8009f1c <HAL_RCC_ClockConfig+0x260>)
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	f003 030f 	and.w	r3, r3, #15
 8009e66:	683a      	ldr	r2, [r7, #0]
 8009e68:	429a      	cmp	r2, r3
 8009e6a:	d21d      	bcs.n	8009ea8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009e6c:	4b2b      	ldr	r3, [pc, #172]	@ (8009f1c <HAL_RCC_ClockConfig+0x260>)
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	f023 020f 	bic.w	r2, r3, #15
 8009e74:	4929      	ldr	r1, [pc, #164]	@ (8009f1c <HAL_RCC_ClockConfig+0x260>)
 8009e76:	683b      	ldr	r3, [r7, #0]
 8009e78:	4313      	orrs	r3, r2
 8009e7a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009e7c:	f7fa fa40 	bl	8004300 <HAL_GetTick>
 8009e80:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009e82:	e00a      	b.n	8009e9a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009e84:	f7fa fa3c 	bl	8004300 <HAL_GetTick>
 8009e88:	4602      	mov	r2, r0
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	1ad3      	subs	r3, r2, r3
 8009e8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009e92:	4293      	cmp	r3, r2
 8009e94:	d901      	bls.n	8009e9a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8009e96:	2303      	movs	r3, #3
 8009e98:	e03b      	b.n	8009f12 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009e9a:	4b20      	ldr	r3, [pc, #128]	@ (8009f1c <HAL_RCC_ClockConfig+0x260>)
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	f003 030f 	and.w	r3, r3, #15
 8009ea2:	683a      	ldr	r2, [r7, #0]
 8009ea4:	429a      	cmp	r2, r3
 8009ea6:	d1ed      	bne.n	8009e84 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	f003 0304 	and.w	r3, r3, #4
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d008      	beq.n	8009ec6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009eb4:	4b1a      	ldr	r3, [pc, #104]	@ (8009f20 <HAL_RCC_ClockConfig+0x264>)
 8009eb6:	689b      	ldr	r3, [r3, #8]
 8009eb8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	68db      	ldr	r3, [r3, #12]
 8009ec0:	4917      	ldr	r1, [pc, #92]	@ (8009f20 <HAL_RCC_ClockConfig+0x264>)
 8009ec2:	4313      	orrs	r3, r2
 8009ec4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	f003 0308 	and.w	r3, r3, #8
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d009      	beq.n	8009ee6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009ed2:	4b13      	ldr	r3, [pc, #76]	@ (8009f20 <HAL_RCC_ClockConfig+0x264>)
 8009ed4:	689b      	ldr	r3, [r3, #8]
 8009ed6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	691b      	ldr	r3, [r3, #16]
 8009ede:	00db      	lsls	r3, r3, #3
 8009ee0:	490f      	ldr	r1, [pc, #60]	@ (8009f20 <HAL_RCC_ClockConfig+0x264>)
 8009ee2:	4313      	orrs	r3, r2
 8009ee4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009ee6:	f000 f825 	bl	8009f34 <HAL_RCC_GetSysClockFreq>
 8009eea:	4602      	mov	r2, r0
 8009eec:	4b0c      	ldr	r3, [pc, #48]	@ (8009f20 <HAL_RCC_ClockConfig+0x264>)
 8009eee:	689b      	ldr	r3, [r3, #8]
 8009ef0:	091b      	lsrs	r3, r3, #4
 8009ef2:	f003 030f 	and.w	r3, r3, #15
 8009ef6:	490c      	ldr	r1, [pc, #48]	@ (8009f28 <HAL_RCC_ClockConfig+0x26c>)
 8009ef8:	5ccb      	ldrb	r3, [r1, r3]
 8009efa:	f003 031f 	and.w	r3, r3, #31
 8009efe:	fa22 f303 	lsr.w	r3, r2, r3
 8009f02:	4a0a      	ldr	r2, [pc, #40]	@ (8009f2c <HAL_RCC_ClockConfig+0x270>)
 8009f04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8009f06:	4b0a      	ldr	r3, [pc, #40]	@ (8009f30 <HAL_RCC_ClockConfig+0x274>)
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	4618      	mov	r0, r3
 8009f0c:	f7fa f9ac 	bl	8004268 <HAL_InitTick>
 8009f10:	4603      	mov	r3, r0
}
 8009f12:	4618      	mov	r0, r3
 8009f14:	3718      	adds	r7, #24
 8009f16:	46bd      	mov	sp, r7
 8009f18:	bd80      	pop	{r7, pc}
 8009f1a:	bf00      	nop
 8009f1c:	40022000 	.word	0x40022000
 8009f20:	40021000 	.word	0x40021000
 8009f24:	04c4b400 	.word	0x04c4b400
 8009f28:	08014b68 	.word	0x08014b68
 8009f2c:	20000004 	.word	0x20000004
 8009f30:	20000008 	.word	0x20000008

08009f34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009f34:	b480      	push	{r7}
 8009f36:	b087      	sub	sp, #28
 8009f38:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009f3a:	4b2c      	ldr	r3, [pc, #176]	@ (8009fec <HAL_RCC_GetSysClockFreq+0xb8>)
 8009f3c:	689b      	ldr	r3, [r3, #8]
 8009f3e:	f003 030c 	and.w	r3, r3, #12
 8009f42:	2b04      	cmp	r3, #4
 8009f44:	d102      	bne.n	8009f4c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009f46:	4b2a      	ldr	r3, [pc, #168]	@ (8009ff0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009f48:	613b      	str	r3, [r7, #16]
 8009f4a:	e047      	b.n	8009fdc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009f4c:	4b27      	ldr	r3, [pc, #156]	@ (8009fec <HAL_RCC_GetSysClockFreq+0xb8>)
 8009f4e:	689b      	ldr	r3, [r3, #8]
 8009f50:	f003 030c 	and.w	r3, r3, #12
 8009f54:	2b08      	cmp	r3, #8
 8009f56:	d102      	bne.n	8009f5e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009f58:	4b26      	ldr	r3, [pc, #152]	@ (8009ff4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8009f5a:	613b      	str	r3, [r7, #16]
 8009f5c:	e03e      	b.n	8009fdc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009f5e:	4b23      	ldr	r3, [pc, #140]	@ (8009fec <HAL_RCC_GetSysClockFreq+0xb8>)
 8009f60:	689b      	ldr	r3, [r3, #8]
 8009f62:	f003 030c 	and.w	r3, r3, #12
 8009f66:	2b0c      	cmp	r3, #12
 8009f68:	d136      	bne.n	8009fd8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009f6a:	4b20      	ldr	r3, [pc, #128]	@ (8009fec <HAL_RCC_GetSysClockFreq+0xb8>)
 8009f6c:	68db      	ldr	r3, [r3, #12]
 8009f6e:	f003 0303 	and.w	r3, r3, #3
 8009f72:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009f74:	4b1d      	ldr	r3, [pc, #116]	@ (8009fec <HAL_RCC_GetSysClockFreq+0xb8>)
 8009f76:	68db      	ldr	r3, [r3, #12]
 8009f78:	091b      	lsrs	r3, r3, #4
 8009f7a:	f003 030f 	and.w	r3, r3, #15
 8009f7e:	3301      	adds	r3, #1
 8009f80:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	2b03      	cmp	r3, #3
 8009f86:	d10c      	bne.n	8009fa2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009f88:	4a1a      	ldr	r2, [pc, #104]	@ (8009ff4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8009f8a:	68bb      	ldr	r3, [r7, #8]
 8009f8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f90:	4a16      	ldr	r2, [pc, #88]	@ (8009fec <HAL_RCC_GetSysClockFreq+0xb8>)
 8009f92:	68d2      	ldr	r2, [r2, #12]
 8009f94:	0a12      	lsrs	r2, r2, #8
 8009f96:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009f9a:	fb02 f303 	mul.w	r3, r2, r3
 8009f9e:	617b      	str	r3, [r7, #20]
      break;
 8009fa0:	e00c      	b.n	8009fbc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009fa2:	4a13      	ldr	r2, [pc, #76]	@ (8009ff0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009fa4:	68bb      	ldr	r3, [r7, #8]
 8009fa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8009faa:	4a10      	ldr	r2, [pc, #64]	@ (8009fec <HAL_RCC_GetSysClockFreq+0xb8>)
 8009fac:	68d2      	ldr	r2, [r2, #12]
 8009fae:	0a12      	lsrs	r2, r2, #8
 8009fb0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009fb4:	fb02 f303 	mul.w	r3, r2, r3
 8009fb8:	617b      	str	r3, [r7, #20]
      break;
 8009fba:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009fbc:	4b0b      	ldr	r3, [pc, #44]	@ (8009fec <HAL_RCC_GetSysClockFreq+0xb8>)
 8009fbe:	68db      	ldr	r3, [r3, #12]
 8009fc0:	0e5b      	lsrs	r3, r3, #25
 8009fc2:	f003 0303 	and.w	r3, r3, #3
 8009fc6:	3301      	adds	r3, #1
 8009fc8:	005b      	lsls	r3, r3, #1
 8009fca:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8009fcc:	697a      	ldr	r2, [r7, #20]
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009fd4:	613b      	str	r3, [r7, #16]
 8009fd6:	e001      	b.n	8009fdc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8009fd8:	2300      	movs	r3, #0
 8009fda:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8009fdc:	693b      	ldr	r3, [r7, #16]
}
 8009fde:	4618      	mov	r0, r3
 8009fe0:	371c      	adds	r7, #28
 8009fe2:	46bd      	mov	sp, r7
 8009fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe8:	4770      	bx	lr
 8009fea:	bf00      	nop
 8009fec:	40021000 	.word	0x40021000
 8009ff0:	00f42400 	.word	0x00f42400
 8009ff4:	007a1200 	.word	0x007a1200

08009ff8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009ff8:	b480      	push	{r7}
 8009ffa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009ffc:	4b03      	ldr	r3, [pc, #12]	@ (800a00c <HAL_RCC_GetHCLKFreq+0x14>)
 8009ffe:	681b      	ldr	r3, [r3, #0]
}
 800a000:	4618      	mov	r0, r3
 800a002:	46bd      	mov	sp, r7
 800a004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a008:	4770      	bx	lr
 800a00a:	bf00      	nop
 800a00c:	20000004 	.word	0x20000004

0800a010 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a010:	b580      	push	{r7, lr}
 800a012:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800a014:	f7ff fff0 	bl	8009ff8 <HAL_RCC_GetHCLKFreq>
 800a018:	4602      	mov	r2, r0
 800a01a:	4b06      	ldr	r3, [pc, #24]	@ (800a034 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a01c:	689b      	ldr	r3, [r3, #8]
 800a01e:	0a1b      	lsrs	r3, r3, #8
 800a020:	f003 0307 	and.w	r3, r3, #7
 800a024:	4904      	ldr	r1, [pc, #16]	@ (800a038 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a026:	5ccb      	ldrb	r3, [r1, r3]
 800a028:	f003 031f 	and.w	r3, r3, #31
 800a02c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a030:	4618      	mov	r0, r3
 800a032:	bd80      	pop	{r7, pc}
 800a034:	40021000 	.word	0x40021000
 800a038:	08014b78 	.word	0x08014b78

0800a03c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a03c:	b580      	push	{r7, lr}
 800a03e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800a040:	f7ff ffda 	bl	8009ff8 <HAL_RCC_GetHCLKFreq>
 800a044:	4602      	mov	r2, r0
 800a046:	4b06      	ldr	r3, [pc, #24]	@ (800a060 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a048:	689b      	ldr	r3, [r3, #8]
 800a04a:	0adb      	lsrs	r3, r3, #11
 800a04c:	f003 0307 	and.w	r3, r3, #7
 800a050:	4904      	ldr	r1, [pc, #16]	@ (800a064 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a052:	5ccb      	ldrb	r3, [r1, r3]
 800a054:	f003 031f 	and.w	r3, r3, #31
 800a058:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a05c:	4618      	mov	r0, r3
 800a05e:	bd80      	pop	{r7, pc}
 800a060:	40021000 	.word	0x40021000
 800a064:	08014b78 	.word	0x08014b78

0800a068 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800a068:	b480      	push	{r7}
 800a06a:	b087      	sub	sp, #28
 800a06c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a06e:	4b1e      	ldr	r3, [pc, #120]	@ (800a0e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a070:	68db      	ldr	r3, [r3, #12]
 800a072:	f003 0303 	and.w	r3, r3, #3
 800a076:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a078:	4b1b      	ldr	r3, [pc, #108]	@ (800a0e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a07a:	68db      	ldr	r3, [r3, #12]
 800a07c:	091b      	lsrs	r3, r3, #4
 800a07e:	f003 030f 	and.w	r3, r3, #15
 800a082:	3301      	adds	r3, #1
 800a084:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800a086:	693b      	ldr	r3, [r7, #16]
 800a088:	2b03      	cmp	r3, #3
 800a08a:	d10c      	bne.n	800a0a6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a08c:	4a17      	ldr	r2, [pc, #92]	@ (800a0ec <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	fbb2 f3f3 	udiv	r3, r2, r3
 800a094:	4a14      	ldr	r2, [pc, #80]	@ (800a0e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a096:	68d2      	ldr	r2, [r2, #12]
 800a098:	0a12      	lsrs	r2, r2, #8
 800a09a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a09e:	fb02 f303 	mul.w	r3, r2, r3
 800a0a2:	617b      	str	r3, [r7, #20]
    break;
 800a0a4:	e00c      	b.n	800a0c0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a0a6:	4a12      	ldr	r2, [pc, #72]	@ (800a0f0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0ae:	4a0e      	ldr	r2, [pc, #56]	@ (800a0e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a0b0:	68d2      	ldr	r2, [r2, #12]
 800a0b2:	0a12      	lsrs	r2, r2, #8
 800a0b4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a0b8:	fb02 f303 	mul.w	r3, r2, r3
 800a0bc:	617b      	str	r3, [r7, #20]
    break;
 800a0be:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a0c0:	4b09      	ldr	r3, [pc, #36]	@ (800a0e8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a0c2:	68db      	ldr	r3, [r3, #12]
 800a0c4:	0e5b      	lsrs	r3, r3, #25
 800a0c6:	f003 0303 	and.w	r3, r3, #3
 800a0ca:	3301      	adds	r3, #1
 800a0cc:	005b      	lsls	r3, r3, #1
 800a0ce:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800a0d0:	697a      	ldr	r2, [r7, #20]
 800a0d2:	68bb      	ldr	r3, [r7, #8]
 800a0d4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0d8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800a0da:	687b      	ldr	r3, [r7, #4]
}
 800a0dc:	4618      	mov	r0, r3
 800a0de:	371c      	adds	r7, #28
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e6:	4770      	bx	lr
 800a0e8:	40021000 	.word	0x40021000
 800a0ec:	007a1200 	.word	0x007a1200
 800a0f0:	00f42400 	.word	0x00f42400

0800a0f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a0f4:	b580      	push	{r7, lr}
 800a0f6:	b086      	sub	sp, #24
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a0fc:	2300      	movs	r3, #0
 800a0fe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a100:	2300      	movs	r3, #0
 800a102:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	f000 8098 	beq.w	800a242 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a112:	2300      	movs	r3, #0
 800a114:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a116:	4b43      	ldr	r3, [pc, #268]	@ (800a224 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a118:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a11a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d10d      	bne.n	800a13e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a122:	4b40      	ldr	r3, [pc, #256]	@ (800a224 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a124:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a126:	4a3f      	ldr	r2, [pc, #252]	@ (800a224 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a128:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a12c:	6593      	str	r3, [r2, #88]	@ 0x58
 800a12e:	4b3d      	ldr	r3, [pc, #244]	@ (800a224 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a130:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a132:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a136:	60bb      	str	r3, [r7, #8]
 800a138:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a13a:	2301      	movs	r3, #1
 800a13c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a13e:	4b3a      	ldr	r3, [pc, #232]	@ (800a228 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	4a39      	ldr	r2, [pc, #228]	@ (800a228 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a144:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a148:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a14a:	f7fa f8d9 	bl	8004300 <HAL_GetTick>
 800a14e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a150:	e009      	b.n	800a166 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a152:	f7fa f8d5 	bl	8004300 <HAL_GetTick>
 800a156:	4602      	mov	r2, r0
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	1ad3      	subs	r3, r2, r3
 800a15c:	2b02      	cmp	r3, #2
 800a15e:	d902      	bls.n	800a166 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800a160:	2303      	movs	r3, #3
 800a162:	74fb      	strb	r3, [r7, #19]
        break;
 800a164:	e005      	b.n	800a172 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a166:	4b30      	ldr	r3, [pc, #192]	@ (800a228 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d0ef      	beq.n	800a152 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800a172:	7cfb      	ldrb	r3, [r7, #19]
 800a174:	2b00      	cmp	r3, #0
 800a176:	d159      	bne.n	800a22c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a178:	4b2a      	ldr	r3, [pc, #168]	@ (800a224 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a17a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a17e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a182:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a184:	697b      	ldr	r3, [r7, #20]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d01e      	beq.n	800a1c8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a18e:	697a      	ldr	r2, [r7, #20]
 800a190:	429a      	cmp	r2, r3
 800a192:	d019      	beq.n	800a1c8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a194:	4b23      	ldr	r3, [pc, #140]	@ (800a224 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a196:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a19a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a19e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a1a0:	4b20      	ldr	r3, [pc, #128]	@ (800a224 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a1a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1a6:	4a1f      	ldr	r2, [pc, #124]	@ (800a224 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a1a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a1ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a1b0:	4b1c      	ldr	r3, [pc, #112]	@ (800a224 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a1b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1b6:	4a1b      	ldr	r2, [pc, #108]	@ (800a224 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a1b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a1bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a1c0:	4a18      	ldr	r2, [pc, #96]	@ (800a224 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a1c2:	697b      	ldr	r3, [r7, #20]
 800a1c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a1c8:	697b      	ldr	r3, [r7, #20]
 800a1ca:	f003 0301 	and.w	r3, r3, #1
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d016      	beq.n	800a200 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a1d2:	f7fa f895 	bl	8004300 <HAL_GetTick>
 800a1d6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a1d8:	e00b      	b.n	800a1f2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a1da:	f7fa f891 	bl	8004300 <HAL_GetTick>
 800a1de:	4602      	mov	r2, r0
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	1ad3      	subs	r3, r2, r3
 800a1e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a1e8:	4293      	cmp	r3, r2
 800a1ea:	d902      	bls.n	800a1f2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800a1ec:	2303      	movs	r3, #3
 800a1ee:	74fb      	strb	r3, [r7, #19]
            break;
 800a1f0:	e006      	b.n	800a200 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a1f2:	4b0c      	ldr	r3, [pc, #48]	@ (800a224 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a1f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1f8:	f003 0302 	and.w	r3, r3, #2
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d0ec      	beq.n	800a1da <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800a200:	7cfb      	ldrb	r3, [r7, #19]
 800a202:	2b00      	cmp	r3, #0
 800a204:	d10b      	bne.n	800a21e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a206:	4b07      	ldr	r3, [pc, #28]	@ (800a224 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a208:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a20c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a214:	4903      	ldr	r1, [pc, #12]	@ (800a224 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a216:	4313      	orrs	r3, r2
 800a218:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800a21c:	e008      	b.n	800a230 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a21e:	7cfb      	ldrb	r3, [r7, #19]
 800a220:	74bb      	strb	r3, [r7, #18]
 800a222:	e005      	b.n	800a230 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800a224:	40021000 	.word	0x40021000
 800a228:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a22c:	7cfb      	ldrb	r3, [r7, #19]
 800a22e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a230:	7c7b      	ldrb	r3, [r7, #17]
 800a232:	2b01      	cmp	r3, #1
 800a234:	d105      	bne.n	800a242 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a236:	4ba6      	ldr	r3, [pc, #664]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a238:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a23a:	4aa5      	ldr	r2, [pc, #660]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a23c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a240:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	f003 0301 	and.w	r3, r3, #1
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d00a      	beq.n	800a264 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a24e:	4ba0      	ldr	r3, [pc, #640]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a250:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a254:	f023 0203 	bic.w	r2, r3, #3
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	685b      	ldr	r3, [r3, #4]
 800a25c:	499c      	ldr	r1, [pc, #624]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a25e:	4313      	orrs	r3, r2
 800a260:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	f003 0302 	and.w	r3, r3, #2
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d00a      	beq.n	800a286 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a270:	4b97      	ldr	r3, [pc, #604]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a272:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a276:	f023 020c 	bic.w	r2, r3, #12
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	689b      	ldr	r3, [r3, #8]
 800a27e:	4994      	ldr	r1, [pc, #592]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a280:	4313      	orrs	r3, r2
 800a282:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	f003 0304 	and.w	r3, r3, #4
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d00a      	beq.n	800a2a8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a292:	4b8f      	ldr	r3, [pc, #572]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a294:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a298:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	68db      	ldr	r3, [r3, #12]
 800a2a0:	498b      	ldr	r1, [pc, #556]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2a2:	4313      	orrs	r3, r2
 800a2a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	f003 0308 	and.w	r3, r3, #8
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d00a      	beq.n	800a2ca <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a2b4:	4b86      	ldr	r3, [pc, #536]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2ba:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	691b      	ldr	r3, [r3, #16]
 800a2c2:	4983      	ldr	r1, [pc, #524]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2c4:	4313      	orrs	r3, r2
 800a2c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	f003 0320 	and.w	r3, r3, #32
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d00a      	beq.n	800a2ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a2d6:	4b7e      	ldr	r3, [pc, #504]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2dc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	695b      	ldr	r3, [r3, #20]
 800a2e4:	497a      	ldr	r1, [pc, #488]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2e6:	4313      	orrs	r3, r2
 800a2e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d00a      	beq.n	800a30e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a2f8:	4b75      	ldr	r3, [pc, #468]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2fe:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	699b      	ldr	r3, [r3, #24]
 800a306:	4972      	ldr	r1, [pc, #456]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a308:	4313      	orrs	r3, r2
 800a30a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a316:	2b00      	cmp	r3, #0
 800a318:	d00a      	beq.n	800a330 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a31a:	4b6d      	ldr	r3, [pc, #436]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a31c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a320:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	69db      	ldr	r3, [r3, #28]
 800a328:	4969      	ldr	r1, [pc, #420]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a32a:	4313      	orrs	r3, r2
 800a32c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d00a      	beq.n	800a352 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a33c:	4b64      	ldr	r3, [pc, #400]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a33e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a342:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	6a1b      	ldr	r3, [r3, #32]
 800a34a:	4961      	ldr	r1, [pc, #388]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a34c:	4313      	orrs	r3, r2
 800a34e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d00a      	beq.n	800a374 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a35e:	4b5c      	ldr	r3, [pc, #368]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a360:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a364:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a36c:	4958      	ldr	r1, [pc, #352]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a36e:	4313      	orrs	r3, r2
 800a370:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d015      	beq.n	800a3ac <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a380:	4b53      	ldr	r3, [pc, #332]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a382:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a386:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a38e:	4950      	ldr	r1, [pc, #320]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a390:	4313      	orrs	r3, r2
 800a392:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a39a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a39e:	d105      	bne.n	800a3ac <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a3a0:	4b4b      	ldr	r3, [pc, #300]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a3a2:	68db      	ldr	r3, [r3, #12]
 800a3a4:	4a4a      	ldr	r2, [pc, #296]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a3a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a3aa:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d015      	beq.n	800a3e4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800a3b8:	4b45      	ldr	r3, [pc, #276]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a3ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a3be:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3c6:	4942      	ldr	r1, [pc, #264]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a3c8:	4313      	orrs	r3, r2
 800a3ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3d2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a3d6:	d105      	bne.n	800a3e4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a3d8:	4b3d      	ldr	r3, [pc, #244]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a3da:	68db      	ldr	r3, [r3, #12]
 800a3dc:	4a3c      	ldr	r2, [pc, #240]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a3de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a3e2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d015      	beq.n	800a41c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a3f0:	4b37      	ldr	r3, [pc, #220]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a3f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a3f6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3fe:	4934      	ldr	r1, [pc, #208]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a400:	4313      	orrs	r3, r2
 800a402:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a40a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a40e:	d105      	bne.n	800a41c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a410:	4b2f      	ldr	r3, [pc, #188]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a412:	68db      	ldr	r3, [r3, #12]
 800a414:	4a2e      	ldr	r2, [pc, #184]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a416:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a41a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a424:	2b00      	cmp	r3, #0
 800a426:	d015      	beq.n	800a454 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a428:	4b29      	ldr	r3, [pc, #164]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a42a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a42e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a436:	4926      	ldr	r1, [pc, #152]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a438:	4313      	orrs	r3, r2
 800a43a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a442:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a446:	d105      	bne.n	800a454 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a448:	4b21      	ldr	r3, [pc, #132]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a44a:	68db      	ldr	r3, [r3, #12]
 800a44c:	4a20      	ldr	r2, [pc, #128]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a44e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a452:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d015      	beq.n	800a48c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a460:	4b1b      	ldr	r3, [pc, #108]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a462:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a466:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a46e:	4918      	ldr	r1, [pc, #96]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a470:	4313      	orrs	r3, r2
 800a472:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a47a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a47e:	d105      	bne.n	800a48c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a480:	4b13      	ldr	r3, [pc, #76]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a482:	68db      	ldr	r3, [r3, #12]
 800a484:	4a12      	ldr	r2, [pc, #72]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a486:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a48a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a494:	2b00      	cmp	r3, #0
 800a496:	d015      	beq.n	800a4c4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800a498:	4b0d      	ldr	r3, [pc, #52]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a49a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a49e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a4a6:	490a      	ldr	r1, [pc, #40]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a4a8:	4313      	orrs	r3, r2
 800a4aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a4b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a4b6:	d105      	bne.n	800a4c4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800a4b8:	4b05      	ldr	r3, [pc, #20]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a4ba:	68db      	ldr	r3, [r3, #12]
 800a4bc:	4a04      	ldr	r2, [pc, #16]	@ (800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a4be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a4c2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800a4c4:	7cbb      	ldrb	r3, [r7, #18]
}
 800a4c6:	4618      	mov	r0, r3
 800a4c8:	3718      	adds	r7, #24
 800a4ca:	46bd      	mov	sp, r7
 800a4cc:	bd80      	pop	{r7, pc}
 800a4ce:	bf00      	nop
 800a4d0:	40021000 	.word	0x40021000

0800a4d4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a4d4:	b580      	push	{r7, lr}
 800a4d6:	b084      	sub	sp, #16
 800a4d8:	af00      	add	r7, sp, #0
 800a4da:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d101      	bne.n	800a4e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a4e2:	2301      	movs	r3, #1
 800a4e4:	e09d      	b.n	800a622 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d108      	bne.n	800a500 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	685b      	ldr	r3, [r3, #4]
 800a4f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a4f6:	d009      	beq.n	800a50c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	2200      	movs	r2, #0
 800a4fc:	61da      	str	r2, [r3, #28]
 800a4fe:	e005      	b.n	800a50c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	2200      	movs	r2, #0
 800a504:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	2200      	movs	r2, #0
 800a50a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	2200      	movs	r2, #0
 800a510:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a518:	b2db      	uxtb	r3, r3
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d106      	bne.n	800a52c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	2200      	movs	r2, #0
 800a522:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a526:	6878      	ldr	r0, [r7, #4]
 800a528:	f7f8 fb40 	bl	8002bac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	2202      	movs	r2, #2
 800a530:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	681a      	ldr	r2, [r3, #0]
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a542:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	68db      	ldr	r3, [r3, #12]
 800a548:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a54c:	d902      	bls.n	800a554 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a54e:	2300      	movs	r3, #0
 800a550:	60fb      	str	r3, [r7, #12]
 800a552:	e002      	b.n	800a55a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800a554:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a558:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	68db      	ldr	r3, [r3, #12]
 800a55e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800a562:	d007      	beq.n	800a574 <HAL_SPI_Init+0xa0>
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	68db      	ldr	r3, [r3, #12]
 800a568:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a56c:	d002      	beq.n	800a574 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	2200      	movs	r2, #0
 800a572:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	685b      	ldr	r3, [r3, #4]
 800a578:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	689b      	ldr	r3, [r3, #8]
 800a580:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800a584:	431a      	orrs	r2, r3
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	691b      	ldr	r3, [r3, #16]
 800a58a:	f003 0302 	and.w	r3, r3, #2
 800a58e:	431a      	orrs	r2, r3
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	695b      	ldr	r3, [r3, #20]
 800a594:	f003 0301 	and.w	r3, r3, #1
 800a598:	431a      	orrs	r2, r3
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	699b      	ldr	r3, [r3, #24]
 800a59e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a5a2:	431a      	orrs	r2, r3
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	69db      	ldr	r3, [r3, #28]
 800a5a8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a5ac:	431a      	orrs	r2, r3
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	6a1b      	ldr	r3, [r3, #32]
 800a5b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a5b6:	ea42 0103 	orr.w	r1, r2, r3
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5be:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	430a      	orrs	r2, r1
 800a5c8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	699b      	ldr	r3, [r3, #24]
 800a5ce:	0c1b      	lsrs	r3, r3, #16
 800a5d0:	f003 0204 	and.w	r2, r3, #4
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5d8:	f003 0310 	and.w	r3, r3, #16
 800a5dc:	431a      	orrs	r2, r3
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a5e2:	f003 0308 	and.w	r3, r3, #8
 800a5e6:	431a      	orrs	r2, r3
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	68db      	ldr	r3, [r3, #12]
 800a5ec:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800a5f0:	ea42 0103 	orr.w	r1, r2, r3
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	430a      	orrs	r2, r1
 800a600:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	69da      	ldr	r2, [r3, #28]
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a610:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	2200      	movs	r2, #0
 800a616:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	2201      	movs	r2, #1
 800a61c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800a620:	2300      	movs	r3, #0
}
 800a622:	4618      	mov	r0, r3
 800a624:	3710      	adds	r7, #16
 800a626:	46bd      	mov	sp, r7
 800a628:	bd80      	pop	{r7, pc}

0800a62a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a62a:	b580      	push	{r7, lr}
 800a62c:	b082      	sub	sp, #8
 800a62e:	af00      	add	r7, sp, #0
 800a630:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	2b00      	cmp	r3, #0
 800a636:	d101      	bne.n	800a63c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a638:	2301      	movs	r3, #1
 800a63a:	e042      	b.n	800a6c2 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a642:	2b00      	cmp	r3, #0
 800a644:	d106      	bne.n	800a654 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	2200      	movs	r2, #0
 800a64a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a64e:	6878      	ldr	r0, [r7, #4]
 800a650:	f7f8 fb0c 	bl	8002c6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	2224      	movs	r2, #36	@ 0x24
 800a658:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	681a      	ldr	r2, [r3, #0]
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	f022 0201 	bic.w	r2, r2, #1
 800a66a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a670:	2b00      	cmp	r3, #0
 800a672:	d002      	beq.n	800a67a <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a674:	6878      	ldr	r0, [r7, #4]
 800a676:	f000 fee9 	bl	800b44c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a67a:	6878      	ldr	r0, [r7, #4]
 800a67c:	f000 fc1a 	bl	800aeb4 <UART_SetConfig>
 800a680:	4603      	mov	r3, r0
 800a682:	2b01      	cmp	r3, #1
 800a684:	d101      	bne.n	800a68a <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a686:	2301      	movs	r3, #1
 800a688:	e01b      	b.n	800a6c2 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	685a      	ldr	r2, [r3, #4]
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a698:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	689a      	ldr	r2, [r3, #8]
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a6a8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	681a      	ldr	r2, [r3, #0]
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	f042 0201 	orr.w	r2, r2, #1
 800a6b8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a6ba:	6878      	ldr	r0, [r7, #4]
 800a6bc:	f000 ff68 	bl	800b590 <UART_CheckIdleState>
 800a6c0:	4603      	mov	r3, r0
}
 800a6c2:	4618      	mov	r0, r3
 800a6c4:	3708      	adds	r7, #8
 800a6c6:	46bd      	mov	sp, r7
 800a6c8:	bd80      	pop	{r7, pc}
	...

0800a6cc <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b08a      	sub	sp, #40	@ 0x28
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	60f8      	str	r0, [r7, #12]
 800a6d4:	60b9      	str	r1, [r7, #8]
 800a6d6:	4613      	mov	r3, r2
 800a6d8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a6e0:	2b20      	cmp	r3, #32
 800a6e2:	d167      	bne.n	800a7b4 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800a6e4:	68bb      	ldr	r3, [r7, #8]
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d002      	beq.n	800a6f0 <HAL_UART_Transmit_DMA+0x24>
 800a6ea:	88fb      	ldrh	r3, [r7, #6]
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d101      	bne.n	800a6f4 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800a6f0:	2301      	movs	r3, #1
 800a6f2:	e060      	b.n	800a7b6 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	68ba      	ldr	r2, [r7, #8]
 800a6f8:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	88fa      	ldrh	r2, [r7, #6]
 800a6fe:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	88fa      	ldrh	r2, [r7, #6]
 800a706:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	2200      	movs	r2, #0
 800a70e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	2221      	movs	r2, #33	@ 0x21
 800a716:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d028      	beq.n	800a774 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a726:	4a26      	ldr	r2, [pc, #152]	@ (800a7c0 <HAL_UART_Transmit_DMA+0xf4>)
 800a728:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a72e:	4a25      	ldr	r2, [pc, #148]	@ (800a7c4 <HAL_UART_Transmit_DMA+0xf8>)
 800a730:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a736:	4a24      	ldr	r2, [pc, #144]	@ (800a7c8 <HAL_UART_Transmit_DMA+0xfc>)
 800a738:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a73e:	2200      	movs	r2, #0
 800a740:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a74a:	4619      	mov	r1, r3
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	3328      	adds	r3, #40	@ 0x28
 800a752:	461a      	mov	r2, r3
 800a754:	88fb      	ldrh	r3, [r7, #6]
 800a756:	f7fb fe5f 	bl	8006418 <HAL_DMA_Start_IT>
 800a75a:	4603      	mov	r3, r0
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d009      	beq.n	800a774 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	2210      	movs	r2, #16
 800a764:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	2220      	movs	r2, #32
 800a76c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800a770:	2301      	movs	r3, #1
 800a772:	e020      	b.n	800a7b6 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	2240      	movs	r2, #64	@ 0x40
 800a77a:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	3308      	adds	r3, #8
 800a782:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a784:	697b      	ldr	r3, [r7, #20]
 800a786:	e853 3f00 	ldrex	r3, [r3]
 800a78a:	613b      	str	r3, [r7, #16]
   return(result);
 800a78c:	693b      	ldr	r3, [r7, #16]
 800a78e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a792:	627b      	str	r3, [r7, #36]	@ 0x24
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	3308      	adds	r3, #8
 800a79a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a79c:	623a      	str	r2, [r7, #32]
 800a79e:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7a0:	69f9      	ldr	r1, [r7, #28]
 800a7a2:	6a3a      	ldr	r2, [r7, #32]
 800a7a4:	e841 2300 	strex	r3, r2, [r1]
 800a7a8:	61bb      	str	r3, [r7, #24]
   return(result);
 800a7aa:	69bb      	ldr	r3, [r7, #24]
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d1e5      	bne.n	800a77c <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	e000      	b.n	800a7b6 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800a7b4:	2302      	movs	r3, #2
  }
}
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	3728      	adds	r7, #40	@ 0x28
 800a7ba:	46bd      	mov	sp, r7
 800a7bc:	bd80      	pop	{r7, pc}
 800a7be:	bf00      	nop
 800a7c0:	0800ba5b 	.word	0x0800ba5b
 800a7c4:	0800baf5 	.word	0x0800baf5
 800a7c8:	0800bc7b 	.word	0x0800bc7b

0800a7cc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b0ba      	sub	sp, #232	@ 0xe8
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	69db      	ldr	r3, [r3, #28]
 800a7da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	689b      	ldr	r3, [r3, #8]
 800a7ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a7f2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800a7f6:	f640 030f 	movw	r3, #2063	@ 0x80f
 800a7fa:	4013      	ands	r3, r2
 800a7fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800a800:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a804:	2b00      	cmp	r3, #0
 800a806:	d11b      	bne.n	800a840 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a808:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a80c:	f003 0320 	and.w	r3, r3, #32
 800a810:	2b00      	cmp	r3, #0
 800a812:	d015      	beq.n	800a840 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a814:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a818:	f003 0320 	and.w	r3, r3, #32
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d105      	bne.n	800a82c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a820:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a824:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d009      	beq.n	800a840 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a830:	2b00      	cmp	r3, #0
 800a832:	f000 8300 	beq.w	800ae36 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a83a:	6878      	ldr	r0, [r7, #4]
 800a83c:	4798      	blx	r3
      }
      return;
 800a83e:	e2fa      	b.n	800ae36 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a840:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a844:	2b00      	cmp	r3, #0
 800a846:	f000 8123 	beq.w	800aa90 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a84a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a84e:	4b8d      	ldr	r3, [pc, #564]	@ (800aa84 <HAL_UART_IRQHandler+0x2b8>)
 800a850:	4013      	ands	r3, r2
 800a852:	2b00      	cmp	r3, #0
 800a854:	d106      	bne.n	800a864 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a856:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800a85a:	4b8b      	ldr	r3, [pc, #556]	@ (800aa88 <HAL_UART_IRQHandler+0x2bc>)
 800a85c:	4013      	ands	r3, r2
 800a85e:	2b00      	cmp	r3, #0
 800a860:	f000 8116 	beq.w	800aa90 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a864:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a868:	f003 0301 	and.w	r3, r3, #1
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d011      	beq.n	800a894 <HAL_UART_IRQHandler+0xc8>
 800a870:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a874:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d00b      	beq.n	800a894 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	2201      	movs	r2, #1
 800a882:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a88a:	f043 0201 	orr.w	r2, r3, #1
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a894:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a898:	f003 0302 	and.w	r3, r3, #2
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d011      	beq.n	800a8c4 <HAL_UART_IRQHandler+0xf8>
 800a8a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a8a4:	f003 0301 	and.w	r3, r3, #1
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d00b      	beq.n	800a8c4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	2202      	movs	r2, #2
 800a8b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8ba:	f043 0204 	orr.w	r2, r3, #4
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a8c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a8c8:	f003 0304 	and.w	r3, r3, #4
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d011      	beq.n	800a8f4 <HAL_UART_IRQHandler+0x128>
 800a8d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a8d4:	f003 0301 	and.w	r3, r3, #1
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d00b      	beq.n	800a8f4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	2204      	movs	r2, #4
 800a8e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8ea:	f043 0202 	orr.w	r2, r3, #2
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a8f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a8f8:	f003 0308 	and.w	r3, r3, #8
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d017      	beq.n	800a930 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a900:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a904:	f003 0320 	and.w	r3, r3, #32
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d105      	bne.n	800a918 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800a90c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a910:	4b5c      	ldr	r3, [pc, #368]	@ (800aa84 <HAL_UART_IRQHandler+0x2b8>)
 800a912:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a914:	2b00      	cmp	r3, #0
 800a916:	d00b      	beq.n	800a930 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	2208      	movs	r2, #8
 800a91e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a926:	f043 0208 	orr.w	r2, r3, #8
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a930:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a934:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d012      	beq.n	800a962 <HAL_UART_IRQHandler+0x196>
 800a93c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a940:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a944:	2b00      	cmp	r3, #0
 800a946:	d00c      	beq.n	800a962 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a950:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a958:	f043 0220 	orr.w	r2, r3, #32
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a968:	2b00      	cmp	r3, #0
 800a96a:	f000 8266 	beq.w	800ae3a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a96e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a972:	f003 0320 	and.w	r3, r3, #32
 800a976:	2b00      	cmp	r3, #0
 800a978:	d013      	beq.n	800a9a2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a97a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a97e:	f003 0320 	and.w	r3, r3, #32
 800a982:	2b00      	cmp	r3, #0
 800a984:	d105      	bne.n	800a992 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a986:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a98a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d007      	beq.n	800a9a2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a996:	2b00      	cmp	r3, #0
 800a998:	d003      	beq.n	800a9a2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a99e:	6878      	ldr	r0, [r7, #4]
 800a9a0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a9a8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	689b      	ldr	r3, [r3, #8]
 800a9b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a9b6:	2b40      	cmp	r3, #64	@ 0x40
 800a9b8:	d005      	beq.n	800a9c6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a9ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a9be:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d054      	beq.n	800aa70 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a9c6:	6878      	ldr	r0, [r7, #4]
 800a9c8:	f000 ffe1 	bl	800b98e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	689b      	ldr	r3, [r3, #8]
 800a9d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a9d6:	2b40      	cmp	r3, #64	@ 0x40
 800a9d8:	d146      	bne.n	800aa68 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	3308      	adds	r3, #8
 800a9e0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a9e8:	e853 3f00 	ldrex	r3, [r3]
 800a9ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a9f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a9f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a9f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	3308      	adds	r3, #8
 800aa02:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800aa06:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800aa0a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa0e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800aa12:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800aa16:	e841 2300 	strex	r3, r2, [r1]
 800aa1a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800aa1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d1d9      	bne.n	800a9da <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d017      	beq.n	800aa60 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa36:	4a15      	ldr	r2, [pc, #84]	@ (800aa8c <HAL_UART_IRQHandler+0x2c0>)
 800aa38:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa40:	4618      	mov	r0, r3
 800aa42:	f7fb fdbd 	bl	80065c0 <HAL_DMA_Abort_IT>
 800aa46:	4603      	mov	r3, r0
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d019      	beq.n	800aa80 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa54:	687a      	ldr	r2, [r7, #4]
 800aa56:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800aa5a:	4610      	mov	r0, r2
 800aa5c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aa5e:	e00f      	b.n	800aa80 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800aa60:	6878      	ldr	r0, [r7, #4]
 800aa62:	f000 fa1d 	bl	800aea0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aa66:	e00b      	b.n	800aa80 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800aa68:	6878      	ldr	r0, [r7, #4]
 800aa6a:	f000 fa19 	bl	800aea0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aa6e:	e007      	b.n	800aa80 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800aa70:	6878      	ldr	r0, [r7, #4]
 800aa72:	f000 fa15 	bl	800aea0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	2200      	movs	r2, #0
 800aa7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800aa7e:	e1dc      	b.n	800ae3a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aa80:	bf00      	nop
    return;
 800aa82:	e1da      	b.n	800ae3a <HAL_UART_IRQHandler+0x66e>
 800aa84:	10000001 	.word	0x10000001
 800aa88:	04000120 	.word	0x04000120
 800aa8c:	0800bcfb 	.word	0x0800bcfb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa94:	2b01      	cmp	r3, #1
 800aa96:	f040 8170 	bne.w	800ad7a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800aa9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aa9e:	f003 0310 	and.w	r3, r3, #16
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	f000 8169 	beq.w	800ad7a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800aaa8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aaac:	f003 0310 	and.w	r3, r3, #16
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	f000 8162 	beq.w	800ad7a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	2210      	movs	r2, #16
 800aabc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	689b      	ldr	r3, [r3, #8]
 800aac4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aac8:	2b40      	cmp	r3, #64	@ 0x40
 800aaca:	f040 80d8 	bne.w	800ac7e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	685b      	ldr	r3, [r3, #4]
 800aad8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800aadc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	f000 80af 	beq.w	800ac44 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800aaec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800aaf0:	429a      	cmp	r2, r3
 800aaf2:	f080 80a7 	bcs.w	800ac44 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800aafc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	f003 0320 	and.w	r3, r3, #32
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	f040 8087 	bne.w	800ac22 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ab20:	e853 3f00 	ldrex	r3, [r3]
 800ab24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800ab28:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ab2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ab30:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	461a      	mov	r2, r3
 800ab3a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ab3e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ab42:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab46:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800ab4a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ab4e:	e841 2300 	strex	r3, r2, [r1]
 800ab52:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ab56:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d1da      	bne.n	800ab14 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	3308      	adds	r3, #8
 800ab64:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ab68:	e853 3f00 	ldrex	r3, [r3]
 800ab6c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ab6e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ab70:	f023 0301 	bic.w	r3, r3, #1
 800ab74:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	3308      	adds	r3, #8
 800ab7e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ab82:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800ab86:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab88:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ab8a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ab8e:	e841 2300 	strex	r3, r2, [r1]
 800ab92:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ab94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d1e1      	bne.n	800ab5e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	3308      	adds	r3, #8
 800aba0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aba2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aba4:	e853 3f00 	ldrex	r3, [r3]
 800aba8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800abaa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800abac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800abb0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	3308      	adds	r3, #8
 800abba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800abbe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800abc0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abc2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800abc4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800abc6:	e841 2300 	strex	r3, r2, [r1]
 800abca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800abcc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d1e3      	bne.n	800ab9a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	2220      	movs	r2, #32
 800abd6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	2200      	movs	r2, #0
 800abde:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abe6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800abe8:	e853 3f00 	ldrex	r3, [r3]
 800abec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800abee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800abf0:	f023 0310 	bic.w	r3, r3, #16
 800abf4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	461a      	mov	r2, r3
 800abfe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac02:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ac04:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac06:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ac08:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ac0a:	e841 2300 	strex	r3, r2, [r1]
 800ac0e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ac10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d1e4      	bne.n	800abe0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	f7fb fc76 	bl	800650e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	2202      	movs	r2, #2
 800ac26:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ac34:	b29b      	uxth	r3, r3
 800ac36:	1ad3      	subs	r3, r2, r3
 800ac38:	b29b      	uxth	r3, r3
 800ac3a:	4619      	mov	r1, r3
 800ac3c:	6878      	ldr	r0, [r7, #4]
 800ac3e:	f7f9 f99b 	bl	8003f78 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800ac42:	e0fc      	b.n	800ae3e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ac4a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ac4e:	429a      	cmp	r2, r3
 800ac50:	f040 80f5 	bne.w	800ae3e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	f003 0320 	and.w	r3, r3, #32
 800ac62:	2b20      	cmp	r3, #32
 800ac64:	f040 80eb 	bne.w	800ae3e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	2202      	movs	r2, #2
 800ac6c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ac74:	4619      	mov	r1, r3
 800ac76:	6878      	ldr	r0, [r7, #4]
 800ac78:	f7f9 f97e 	bl	8003f78 <HAL_UARTEx_RxEventCallback>
      return;
 800ac7c:	e0df      	b.n	800ae3e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ac8a:	b29b      	uxth	r3, r3
 800ac8c:	1ad3      	subs	r3, r2, r3
 800ac8e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ac98:	b29b      	uxth	r3, r3
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	f000 80d1 	beq.w	800ae42 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800aca0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	f000 80cc 	beq.w	800ae42 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acb2:	e853 3f00 	ldrex	r3, [r3]
 800acb6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800acb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800acbe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	461a      	mov	r2, r3
 800acc8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800accc:	647b      	str	r3, [r7, #68]	@ 0x44
 800acce:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acd0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800acd2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800acd4:	e841 2300 	strex	r3, r2, [r1]
 800acd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800acda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d1e4      	bne.n	800acaa <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	3308      	adds	r3, #8
 800ace6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ace8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acea:	e853 3f00 	ldrex	r3, [r3]
 800acee:	623b      	str	r3, [r7, #32]
   return(result);
 800acf0:	6a3b      	ldr	r3, [r7, #32]
 800acf2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800acf6:	f023 0301 	bic.w	r3, r3, #1
 800acfa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	3308      	adds	r3, #8
 800ad04:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800ad08:	633a      	str	r2, [r7, #48]	@ 0x30
 800ad0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad0c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ad0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ad10:	e841 2300 	strex	r3, r2, [r1]
 800ad14:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ad16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d1e1      	bne.n	800ace0 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	2220      	movs	r2, #32
 800ad20:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	2200      	movs	r2, #0
 800ad28:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	2200      	movs	r2, #0
 800ad2e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad36:	693b      	ldr	r3, [r7, #16]
 800ad38:	e853 3f00 	ldrex	r3, [r3]
 800ad3c:	60fb      	str	r3, [r7, #12]
   return(result);
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	f023 0310 	bic.w	r3, r3, #16
 800ad44:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	461a      	mov	r2, r3
 800ad4e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800ad52:	61fb      	str	r3, [r7, #28]
 800ad54:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad56:	69b9      	ldr	r1, [r7, #24]
 800ad58:	69fa      	ldr	r2, [r7, #28]
 800ad5a:	e841 2300 	strex	r3, r2, [r1]
 800ad5e:	617b      	str	r3, [r7, #20]
   return(result);
 800ad60:	697b      	ldr	r3, [r7, #20]
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d1e4      	bne.n	800ad30 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	2202      	movs	r2, #2
 800ad6a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ad6c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ad70:	4619      	mov	r1, r3
 800ad72:	6878      	ldr	r0, [r7, #4]
 800ad74:	f7f9 f900 	bl	8003f78 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800ad78:	e063      	b.n	800ae42 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800ad7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d00e      	beq.n	800ada4 <HAL_UART_IRQHandler+0x5d8>
 800ad86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ad8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d008      	beq.n	800ada4 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800ad9a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800ad9c:	6878      	ldr	r0, [r7, #4]
 800ad9e:	f000 ffe9 	bl	800bd74 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ada2:	e051      	b.n	800ae48 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800ada4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ada8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800adac:	2b00      	cmp	r3, #0
 800adae:	d014      	beq.n	800adda <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800adb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800adb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d105      	bne.n	800adc8 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800adbc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800adc0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d008      	beq.n	800adda <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d03a      	beq.n	800ae46 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800add4:	6878      	ldr	r0, [r7, #4]
 800add6:	4798      	blx	r3
    }
    return;
 800add8:	e035      	b.n	800ae46 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800adda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800adde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d009      	beq.n	800adfa <HAL_UART_IRQHandler+0x62e>
 800ade6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800adea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d003      	beq.n	800adfa <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800adf2:	6878      	ldr	r0, [r7, #4]
 800adf4:	f000 ff93 	bl	800bd1e <UART_EndTransmit_IT>
    return;
 800adf8:	e026      	b.n	800ae48 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800adfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800adfe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d009      	beq.n	800ae1a <HAL_UART_IRQHandler+0x64e>
 800ae06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ae0a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d003      	beq.n	800ae1a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800ae12:	6878      	ldr	r0, [r7, #4]
 800ae14:	f000 ffc2 	bl	800bd9c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ae18:	e016      	b.n	800ae48 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ae1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ae1e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d010      	beq.n	800ae48 <HAL_UART_IRQHandler+0x67c>
 800ae26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	da0c      	bge.n	800ae48 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ae2e:	6878      	ldr	r0, [r7, #4]
 800ae30:	f000 ffaa 	bl	800bd88 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ae34:	e008      	b.n	800ae48 <HAL_UART_IRQHandler+0x67c>
      return;
 800ae36:	bf00      	nop
 800ae38:	e006      	b.n	800ae48 <HAL_UART_IRQHandler+0x67c>
    return;
 800ae3a:	bf00      	nop
 800ae3c:	e004      	b.n	800ae48 <HAL_UART_IRQHandler+0x67c>
      return;
 800ae3e:	bf00      	nop
 800ae40:	e002      	b.n	800ae48 <HAL_UART_IRQHandler+0x67c>
      return;
 800ae42:	bf00      	nop
 800ae44:	e000      	b.n	800ae48 <HAL_UART_IRQHandler+0x67c>
    return;
 800ae46:	bf00      	nop
  }
}
 800ae48:	37e8      	adds	r7, #232	@ 0xe8
 800ae4a:	46bd      	mov	sp, r7
 800ae4c:	bd80      	pop	{r7, pc}
 800ae4e:	bf00      	nop

0800ae50 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ae50:	b480      	push	{r7}
 800ae52:	b083      	sub	sp, #12
 800ae54:	af00      	add	r7, sp, #0
 800ae56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800ae58:	bf00      	nop
 800ae5a:	370c      	adds	r7, #12
 800ae5c:	46bd      	mov	sp, r7
 800ae5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae62:	4770      	bx	lr

0800ae64 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ae64:	b480      	push	{r7}
 800ae66:	b083      	sub	sp, #12
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800ae6c:	bf00      	nop
 800ae6e:	370c      	adds	r7, #12
 800ae70:	46bd      	mov	sp, r7
 800ae72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae76:	4770      	bx	lr

0800ae78 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800ae78:	b480      	push	{r7}
 800ae7a:	b083      	sub	sp, #12
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800ae80:	bf00      	nop
 800ae82:	370c      	adds	r7, #12
 800ae84:	46bd      	mov	sp, r7
 800ae86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae8a:	4770      	bx	lr

0800ae8c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ae8c:	b480      	push	{r7}
 800ae8e:	b083      	sub	sp, #12
 800ae90:	af00      	add	r7, sp, #0
 800ae92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800ae94:	bf00      	nop
 800ae96:	370c      	adds	r7, #12
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae9e:	4770      	bx	lr

0800aea0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800aea0:	b480      	push	{r7}
 800aea2:	b083      	sub	sp, #12
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800aea8:	bf00      	nop
 800aeaa:	370c      	adds	r7, #12
 800aeac:	46bd      	mov	sp, r7
 800aeae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb2:	4770      	bx	lr

0800aeb4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800aeb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800aeb8:	b08c      	sub	sp, #48	@ 0x30
 800aeba:	af00      	add	r7, sp, #0
 800aebc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800aebe:	2300      	movs	r3, #0
 800aec0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800aec4:	697b      	ldr	r3, [r7, #20]
 800aec6:	689a      	ldr	r2, [r3, #8]
 800aec8:	697b      	ldr	r3, [r7, #20]
 800aeca:	691b      	ldr	r3, [r3, #16]
 800aecc:	431a      	orrs	r2, r3
 800aece:	697b      	ldr	r3, [r7, #20]
 800aed0:	695b      	ldr	r3, [r3, #20]
 800aed2:	431a      	orrs	r2, r3
 800aed4:	697b      	ldr	r3, [r7, #20]
 800aed6:	69db      	ldr	r3, [r3, #28]
 800aed8:	4313      	orrs	r3, r2
 800aeda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800aedc:	697b      	ldr	r3, [r7, #20]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	681a      	ldr	r2, [r3, #0]
 800aee2:	4bab      	ldr	r3, [pc, #684]	@ (800b190 <UART_SetConfig+0x2dc>)
 800aee4:	4013      	ands	r3, r2
 800aee6:	697a      	ldr	r2, [r7, #20]
 800aee8:	6812      	ldr	r2, [r2, #0]
 800aeea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800aeec:	430b      	orrs	r3, r1
 800aeee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800aef0:	697b      	ldr	r3, [r7, #20]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	685b      	ldr	r3, [r3, #4]
 800aef6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800aefa:	697b      	ldr	r3, [r7, #20]
 800aefc:	68da      	ldr	r2, [r3, #12]
 800aefe:	697b      	ldr	r3, [r7, #20]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	430a      	orrs	r2, r1
 800af04:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800af06:	697b      	ldr	r3, [r7, #20]
 800af08:	699b      	ldr	r3, [r3, #24]
 800af0a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800af0c:	697b      	ldr	r3, [r7, #20]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	4aa0      	ldr	r2, [pc, #640]	@ (800b194 <UART_SetConfig+0x2e0>)
 800af12:	4293      	cmp	r3, r2
 800af14:	d004      	beq.n	800af20 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800af16:	697b      	ldr	r3, [r7, #20]
 800af18:	6a1b      	ldr	r3, [r3, #32]
 800af1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800af1c:	4313      	orrs	r3, r2
 800af1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800af20:	697b      	ldr	r3, [r7, #20]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	689b      	ldr	r3, [r3, #8]
 800af26:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800af2a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800af2e:	697a      	ldr	r2, [r7, #20]
 800af30:	6812      	ldr	r2, [r2, #0]
 800af32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800af34:	430b      	orrs	r3, r1
 800af36:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800af38:	697b      	ldr	r3, [r7, #20]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af3e:	f023 010f 	bic.w	r1, r3, #15
 800af42:	697b      	ldr	r3, [r7, #20]
 800af44:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800af46:	697b      	ldr	r3, [r7, #20]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	430a      	orrs	r2, r1
 800af4c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800af4e:	697b      	ldr	r3, [r7, #20]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	4a91      	ldr	r2, [pc, #580]	@ (800b198 <UART_SetConfig+0x2e4>)
 800af54:	4293      	cmp	r3, r2
 800af56:	d125      	bne.n	800afa4 <UART_SetConfig+0xf0>
 800af58:	4b90      	ldr	r3, [pc, #576]	@ (800b19c <UART_SetConfig+0x2e8>)
 800af5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800af5e:	f003 0303 	and.w	r3, r3, #3
 800af62:	2b03      	cmp	r3, #3
 800af64:	d81a      	bhi.n	800af9c <UART_SetConfig+0xe8>
 800af66:	a201      	add	r2, pc, #4	@ (adr r2, 800af6c <UART_SetConfig+0xb8>)
 800af68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af6c:	0800af7d 	.word	0x0800af7d
 800af70:	0800af8d 	.word	0x0800af8d
 800af74:	0800af85 	.word	0x0800af85
 800af78:	0800af95 	.word	0x0800af95
 800af7c:	2301      	movs	r3, #1
 800af7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af82:	e0d6      	b.n	800b132 <UART_SetConfig+0x27e>
 800af84:	2302      	movs	r3, #2
 800af86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af8a:	e0d2      	b.n	800b132 <UART_SetConfig+0x27e>
 800af8c:	2304      	movs	r3, #4
 800af8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af92:	e0ce      	b.n	800b132 <UART_SetConfig+0x27e>
 800af94:	2308      	movs	r3, #8
 800af96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af9a:	e0ca      	b.n	800b132 <UART_SetConfig+0x27e>
 800af9c:	2310      	movs	r3, #16
 800af9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800afa2:	e0c6      	b.n	800b132 <UART_SetConfig+0x27e>
 800afa4:	697b      	ldr	r3, [r7, #20]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	4a7d      	ldr	r2, [pc, #500]	@ (800b1a0 <UART_SetConfig+0x2ec>)
 800afaa:	4293      	cmp	r3, r2
 800afac:	d138      	bne.n	800b020 <UART_SetConfig+0x16c>
 800afae:	4b7b      	ldr	r3, [pc, #492]	@ (800b19c <UART_SetConfig+0x2e8>)
 800afb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800afb4:	f003 030c 	and.w	r3, r3, #12
 800afb8:	2b0c      	cmp	r3, #12
 800afba:	d82d      	bhi.n	800b018 <UART_SetConfig+0x164>
 800afbc:	a201      	add	r2, pc, #4	@ (adr r2, 800afc4 <UART_SetConfig+0x110>)
 800afbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afc2:	bf00      	nop
 800afc4:	0800aff9 	.word	0x0800aff9
 800afc8:	0800b019 	.word	0x0800b019
 800afcc:	0800b019 	.word	0x0800b019
 800afd0:	0800b019 	.word	0x0800b019
 800afd4:	0800b009 	.word	0x0800b009
 800afd8:	0800b019 	.word	0x0800b019
 800afdc:	0800b019 	.word	0x0800b019
 800afe0:	0800b019 	.word	0x0800b019
 800afe4:	0800b001 	.word	0x0800b001
 800afe8:	0800b019 	.word	0x0800b019
 800afec:	0800b019 	.word	0x0800b019
 800aff0:	0800b019 	.word	0x0800b019
 800aff4:	0800b011 	.word	0x0800b011
 800aff8:	2300      	movs	r3, #0
 800affa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800affe:	e098      	b.n	800b132 <UART_SetConfig+0x27e>
 800b000:	2302      	movs	r3, #2
 800b002:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b006:	e094      	b.n	800b132 <UART_SetConfig+0x27e>
 800b008:	2304      	movs	r3, #4
 800b00a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b00e:	e090      	b.n	800b132 <UART_SetConfig+0x27e>
 800b010:	2308      	movs	r3, #8
 800b012:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b016:	e08c      	b.n	800b132 <UART_SetConfig+0x27e>
 800b018:	2310      	movs	r3, #16
 800b01a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b01e:	e088      	b.n	800b132 <UART_SetConfig+0x27e>
 800b020:	697b      	ldr	r3, [r7, #20]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	4a5f      	ldr	r2, [pc, #380]	@ (800b1a4 <UART_SetConfig+0x2f0>)
 800b026:	4293      	cmp	r3, r2
 800b028:	d125      	bne.n	800b076 <UART_SetConfig+0x1c2>
 800b02a:	4b5c      	ldr	r3, [pc, #368]	@ (800b19c <UART_SetConfig+0x2e8>)
 800b02c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b030:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800b034:	2b30      	cmp	r3, #48	@ 0x30
 800b036:	d016      	beq.n	800b066 <UART_SetConfig+0x1b2>
 800b038:	2b30      	cmp	r3, #48	@ 0x30
 800b03a:	d818      	bhi.n	800b06e <UART_SetConfig+0x1ba>
 800b03c:	2b20      	cmp	r3, #32
 800b03e:	d00a      	beq.n	800b056 <UART_SetConfig+0x1a2>
 800b040:	2b20      	cmp	r3, #32
 800b042:	d814      	bhi.n	800b06e <UART_SetConfig+0x1ba>
 800b044:	2b00      	cmp	r3, #0
 800b046:	d002      	beq.n	800b04e <UART_SetConfig+0x19a>
 800b048:	2b10      	cmp	r3, #16
 800b04a:	d008      	beq.n	800b05e <UART_SetConfig+0x1aa>
 800b04c:	e00f      	b.n	800b06e <UART_SetConfig+0x1ba>
 800b04e:	2300      	movs	r3, #0
 800b050:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b054:	e06d      	b.n	800b132 <UART_SetConfig+0x27e>
 800b056:	2302      	movs	r3, #2
 800b058:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b05c:	e069      	b.n	800b132 <UART_SetConfig+0x27e>
 800b05e:	2304      	movs	r3, #4
 800b060:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b064:	e065      	b.n	800b132 <UART_SetConfig+0x27e>
 800b066:	2308      	movs	r3, #8
 800b068:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b06c:	e061      	b.n	800b132 <UART_SetConfig+0x27e>
 800b06e:	2310      	movs	r3, #16
 800b070:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b074:	e05d      	b.n	800b132 <UART_SetConfig+0x27e>
 800b076:	697b      	ldr	r3, [r7, #20]
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	4a4b      	ldr	r2, [pc, #300]	@ (800b1a8 <UART_SetConfig+0x2f4>)
 800b07c:	4293      	cmp	r3, r2
 800b07e:	d125      	bne.n	800b0cc <UART_SetConfig+0x218>
 800b080:	4b46      	ldr	r3, [pc, #280]	@ (800b19c <UART_SetConfig+0x2e8>)
 800b082:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b086:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800b08a:	2bc0      	cmp	r3, #192	@ 0xc0
 800b08c:	d016      	beq.n	800b0bc <UART_SetConfig+0x208>
 800b08e:	2bc0      	cmp	r3, #192	@ 0xc0
 800b090:	d818      	bhi.n	800b0c4 <UART_SetConfig+0x210>
 800b092:	2b80      	cmp	r3, #128	@ 0x80
 800b094:	d00a      	beq.n	800b0ac <UART_SetConfig+0x1f8>
 800b096:	2b80      	cmp	r3, #128	@ 0x80
 800b098:	d814      	bhi.n	800b0c4 <UART_SetConfig+0x210>
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d002      	beq.n	800b0a4 <UART_SetConfig+0x1f0>
 800b09e:	2b40      	cmp	r3, #64	@ 0x40
 800b0a0:	d008      	beq.n	800b0b4 <UART_SetConfig+0x200>
 800b0a2:	e00f      	b.n	800b0c4 <UART_SetConfig+0x210>
 800b0a4:	2300      	movs	r3, #0
 800b0a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b0aa:	e042      	b.n	800b132 <UART_SetConfig+0x27e>
 800b0ac:	2302      	movs	r3, #2
 800b0ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b0b2:	e03e      	b.n	800b132 <UART_SetConfig+0x27e>
 800b0b4:	2304      	movs	r3, #4
 800b0b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b0ba:	e03a      	b.n	800b132 <UART_SetConfig+0x27e>
 800b0bc:	2308      	movs	r3, #8
 800b0be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b0c2:	e036      	b.n	800b132 <UART_SetConfig+0x27e>
 800b0c4:	2310      	movs	r3, #16
 800b0c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b0ca:	e032      	b.n	800b132 <UART_SetConfig+0x27e>
 800b0cc:	697b      	ldr	r3, [r7, #20]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	4a30      	ldr	r2, [pc, #192]	@ (800b194 <UART_SetConfig+0x2e0>)
 800b0d2:	4293      	cmp	r3, r2
 800b0d4:	d12a      	bne.n	800b12c <UART_SetConfig+0x278>
 800b0d6:	4b31      	ldr	r3, [pc, #196]	@ (800b19c <UART_SetConfig+0x2e8>)
 800b0d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b0dc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800b0e0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b0e4:	d01a      	beq.n	800b11c <UART_SetConfig+0x268>
 800b0e6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b0ea:	d81b      	bhi.n	800b124 <UART_SetConfig+0x270>
 800b0ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b0f0:	d00c      	beq.n	800b10c <UART_SetConfig+0x258>
 800b0f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b0f6:	d815      	bhi.n	800b124 <UART_SetConfig+0x270>
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d003      	beq.n	800b104 <UART_SetConfig+0x250>
 800b0fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b100:	d008      	beq.n	800b114 <UART_SetConfig+0x260>
 800b102:	e00f      	b.n	800b124 <UART_SetConfig+0x270>
 800b104:	2300      	movs	r3, #0
 800b106:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b10a:	e012      	b.n	800b132 <UART_SetConfig+0x27e>
 800b10c:	2302      	movs	r3, #2
 800b10e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b112:	e00e      	b.n	800b132 <UART_SetConfig+0x27e>
 800b114:	2304      	movs	r3, #4
 800b116:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b11a:	e00a      	b.n	800b132 <UART_SetConfig+0x27e>
 800b11c:	2308      	movs	r3, #8
 800b11e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b122:	e006      	b.n	800b132 <UART_SetConfig+0x27e>
 800b124:	2310      	movs	r3, #16
 800b126:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b12a:	e002      	b.n	800b132 <UART_SetConfig+0x27e>
 800b12c:	2310      	movs	r3, #16
 800b12e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b132:	697b      	ldr	r3, [r7, #20]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	4a17      	ldr	r2, [pc, #92]	@ (800b194 <UART_SetConfig+0x2e0>)
 800b138:	4293      	cmp	r3, r2
 800b13a:	f040 80a8 	bne.w	800b28e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b13e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b142:	2b08      	cmp	r3, #8
 800b144:	d834      	bhi.n	800b1b0 <UART_SetConfig+0x2fc>
 800b146:	a201      	add	r2, pc, #4	@ (adr r2, 800b14c <UART_SetConfig+0x298>)
 800b148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b14c:	0800b171 	.word	0x0800b171
 800b150:	0800b1b1 	.word	0x0800b1b1
 800b154:	0800b179 	.word	0x0800b179
 800b158:	0800b1b1 	.word	0x0800b1b1
 800b15c:	0800b17f 	.word	0x0800b17f
 800b160:	0800b1b1 	.word	0x0800b1b1
 800b164:	0800b1b1 	.word	0x0800b1b1
 800b168:	0800b1b1 	.word	0x0800b1b1
 800b16c:	0800b187 	.word	0x0800b187
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b170:	f7fe ff4e 	bl	800a010 <HAL_RCC_GetPCLK1Freq>
 800b174:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b176:	e021      	b.n	800b1bc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b178:	4b0c      	ldr	r3, [pc, #48]	@ (800b1ac <UART_SetConfig+0x2f8>)
 800b17a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b17c:	e01e      	b.n	800b1bc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b17e:	f7fe fed9 	bl	8009f34 <HAL_RCC_GetSysClockFreq>
 800b182:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b184:	e01a      	b.n	800b1bc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b186:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b18a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b18c:	e016      	b.n	800b1bc <UART_SetConfig+0x308>
 800b18e:	bf00      	nop
 800b190:	cfff69f3 	.word	0xcfff69f3
 800b194:	40008000 	.word	0x40008000
 800b198:	40013800 	.word	0x40013800
 800b19c:	40021000 	.word	0x40021000
 800b1a0:	40004400 	.word	0x40004400
 800b1a4:	40004800 	.word	0x40004800
 800b1a8:	40004c00 	.word	0x40004c00
 800b1ac:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800b1b0:	2300      	movs	r3, #0
 800b1b2:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b1b4:	2301      	movs	r3, #1
 800b1b6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b1ba:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b1bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	f000 812a 	beq.w	800b418 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b1c4:	697b      	ldr	r3, [r7, #20]
 800b1c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1c8:	4a9e      	ldr	r2, [pc, #632]	@ (800b444 <UART_SetConfig+0x590>)
 800b1ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b1ce:	461a      	mov	r2, r3
 800b1d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1d2:	fbb3 f3f2 	udiv	r3, r3, r2
 800b1d6:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b1d8:	697b      	ldr	r3, [r7, #20]
 800b1da:	685a      	ldr	r2, [r3, #4]
 800b1dc:	4613      	mov	r3, r2
 800b1de:	005b      	lsls	r3, r3, #1
 800b1e0:	4413      	add	r3, r2
 800b1e2:	69ba      	ldr	r2, [r7, #24]
 800b1e4:	429a      	cmp	r2, r3
 800b1e6:	d305      	bcc.n	800b1f4 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b1e8:	697b      	ldr	r3, [r7, #20]
 800b1ea:	685b      	ldr	r3, [r3, #4]
 800b1ec:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b1ee:	69ba      	ldr	r2, [r7, #24]
 800b1f0:	429a      	cmp	r2, r3
 800b1f2:	d903      	bls.n	800b1fc <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800b1f4:	2301      	movs	r3, #1
 800b1f6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b1fa:	e10d      	b.n	800b418 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b1fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1fe:	2200      	movs	r2, #0
 800b200:	60bb      	str	r3, [r7, #8]
 800b202:	60fa      	str	r2, [r7, #12]
 800b204:	697b      	ldr	r3, [r7, #20]
 800b206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b208:	4a8e      	ldr	r2, [pc, #568]	@ (800b444 <UART_SetConfig+0x590>)
 800b20a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b20e:	b29b      	uxth	r3, r3
 800b210:	2200      	movs	r2, #0
 800b212:	603b      	str	r3, [r7, #0]
 800b214:	607a      	str	r2, [r7, #4]
 800b216:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b21a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b21e:	f7f5 fceb 	bl	8000bf8 <__aeabi_uldivmod>
 800b222:	4602      	mov	r2, r0
 800b224:	460b      	mov	r3, r1
 800b226:	4610      	mov	r0, r2
 800b228:	4619      	mov	r1, r3
 800b22a:	f04f 0200 	mov.w	r2, #0
 800b22e:	f04f 0300 	mov.w	r3, #0
 800b232:	020b      	lsls	r3, r1, #8
 800b234:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b238:	0202      	lsls	r2, r0, #8
 800b23a:	6979      	ldr	r1, [r7, #20]
 800b23c:	6849      	ldr	r1, [r1, #4]
 800b23e:	0849      	lsrs	r1, r1, #1
 800b240:	2000      	movs	r0, #0
 800b242:	460c      	mov	r4, r1
 800b244:	4605      	mov	r5, r0
 800b246:	eb12 0804 	adds.w	r8, r2, r4
 800b24a:	eb43 0905 	adc.w	r9, r3, r5
 800b24e:	697b      	ldr	r3, [r7, #20]
 800b250:	685b      	ldr	r3, [r3, #4]
 800b252:	2200      	movs	r2, #0
 800b254:	469a      	mov	sl, r3
 800b256:	4693      	mov	fp, r2
 800b258:	4652      	mov	r2, sl
 800b25a:	465b      	mov	r3, fp
 800b25c:	4640      	mov	r0, r8
 800b25e:	4649      	mov	r1, r9
 800b260:	f7f5 fcca 	bl	8000bf8 <__aeabi_uldivmod>
 800b264:	4602      	mov	r2, r0
 800b266:	460b      	mov	r3, r1
 800b268:	4613      	mov	r3, r2
 800b26a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b26c:	6a3b      	ldr	r3, [r7, #32]
 800b26e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b272:	d308      	bcc.n	800b286 <UART_SetConfig+0x3d2>
 800b274:	6a3b      	ldr	r3, [r7, #32]
 800b276:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b27a:	d204      	bcs.n	800b286 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800b27c:	697b      	ldr	r3, [r7, #20]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	6a3a      	ldr	r2, [r7, #32]
 800b282:	60da      	str	r2, [r3, #12]
 800b284:	e0c8      	b.n	800b418 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800b286:	2301      	movs	r3, #1
 800b288:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b28c:	e0c4      	b.n	800b418 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b28e:	697b      	ldr	r3, [r7, #20]
 800b290:	69db      	ldr	r3, [r3, #28]
 800b292:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b296:	d167      	bne.n	800b368 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800b298:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b29c:	2b08      	cmp	r3, #8
 800b29e:	d828      	bhi.n	800b2f2 <UART_SetConfig+0x43e>
 800b2a0:	a201      	add	r2, pc, #4	@ (adr r2, 800b2a8 <UART_SetConfig+0x3f4>)
 800b2a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2a6:	bf00      	nop
 800b2a8:	0800b2cd 	.word	0x0800b2cd
 800b2ac:	0800b2d5 	.word	0x0800b2d5
 800b2b0:	0800b2dd 	.word	0x0800b2dd
 800b2b4:	0800b2f3 	.word	0x0800b2f3
 800b2b8:	0800b2e3 	.word	0x0800b2e3
 800b2bc:	0800b2f3 	.word	0x0800b2f3
 800b2c0:	0800b2f3 	.word	0x0800b2f3
 800b2c4:	0800b2f3 	.word	0x0800b2f3
 800b2c8:	0800b2eb 	.word	0x0800b2eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b2cc:	f7fe fea0 	bl	800a010 <HAL_RCC_GetPCLK1Freq>
 800b2d0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b2d2:	e014      	b.n	800b2fe <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b2d4:	f7fe feb2 	bl	800a03c <HAL_RCC_GetPCLK2Freq>
 800b2d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b2da:	e010      	b.n	800b2fe <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b2dc:	4b5a      	ldr	r3, [pc, #360]	@ (800b448 <UART_SetConfig+0x594>)
 800b2de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b2e0:	e00d      	b.n	800b2fe <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b2e2:	f7fe fe27 	bl	8009f34 <HAL_RCC_GetSysClockFreq>
 800b2e6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b2e8:	e009      	b.n	800b2fe <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b2ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b2ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b2f0:	e005      	b.n	800b2fe <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800b2f2:	2300      	movs	r3, #0
 800b2f4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b2f6:	2301      	movs	r3, #1
 800b2f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b2fc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b2fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b300:	2b00      	cmp	r3, #0
 800b302:	f000 8089 	beq.w	800b418 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b306:	697b      	ldr	r3, [r7, #20]
 800b308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b30a:	4a4e      	ldr	r2, [pc, #312]	@ (800b444 <UART_SetConfig+0x590>)
 800b30c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b310:	461a      	mov	r2, r3
 800b312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b314:	fbb3 f3f2 	udiv	r3, r3, r2
 800b318:	005a      	lsls	r2, r3, #1
 800b31a:	697b      	ldr	r3, [r7, #20]
 800b31c:	685b      	ldr	r3, [r3, #4]
 800b31e:	085b      	lsrs	r3, r3, #1
 800b320:	441a      	add	r2, r3
 800b322:	697b      	ldr	r3, [r7, #20]
 800b324:	685b      	ldr	r3, [r3, #4]
 800b326:	fbb2 f3f3 	udiv	r3, r2, r3
 800b32a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b32c:	6a3b      	ldr	r3, [r7, #32]
 800b32e:	2b0f      	cmp	r3, #15
 800b330:	d916      	bls.n	800b360 <UART_SetConfig+0x4ac>
 800b332:	6a3b      	ldr	r3, [r7, #32]
 800b334:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b338:	d212      	bcs.n	800b360 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b33a:	6a3b      	ldr	r3, [r7, #32]
 800b33c:	b29b      	uxth	r3, r3
 800b33e:	f023 030f 	bic.w	r3, r3, #15
 800b342:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b344:	6a3b      	ldr	r3, [r7, #32]
 800b346:	085b      	lsrs	r3, r3, #1
 800b348:	b29b      	uxth	r3, r3
 800b34a:	f003 0307 	and.w	r3, r3, #7
 800b34e:	b29a      	uxth	r2, r3
 800b350:	8bfb      	ldrh	r3, [r7, #30]
 800b352:	4313      	orrs	r3, r2
 800b354:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800b356:	697b      	ldr	r3, [r7, #20]
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	8bfa      	ldrh	r2, [r7, #30]
 800b35c:	60da      	str	r2, [r3, #12]
 800b35e:	e05b      	b.n	800b418 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800b360:	2301      	movs	r3, #1
 800b362:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b366:	e057      	b.n	800b418 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b368:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b36c:	2b08      	cmp	r3, #8
 800b36e:	d828      	bhi.n	800b3c2 <UART_SetConfig+0x50e>
 800b370:	a201      	add	r2, pc, #4	@ (adr r2, 800b378 <UART_SetConfig+0x4c4>)
 800b372:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b376:	bf00      	nop
 800b378:	0800b39d 	.word	0x0800b39d
 800b37c:	0800b3a5 	.word	0x0800b3a5
 800b380:	0800b3ad 	.word	0x0800b3ad
 800b384:	0800b3c3 	.word	0x0800b3c3
 800b388:	0800b3b3 	.word	0x0800b3b3
 800b38c:	0800b3c3 	.word	0x0800b3c3
 800b390:	0800b3c3 	.word	0x0800b3c3
 800b394:	0800b3c3 	.word	0x0800b3c3
 800b398:	0800b3bb 	.word	0x0800b3bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b39c:	f7fe fe38 	bl	800a010 <HAL_RCC_GetPCLK1Freq>
 800b3a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b3a2:	e014      	b.n	800b3ce <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b3a4:	f7fe fe4a 	bl	800a03c <HAL_RCC_GetPCLK2Freq>
 800b3a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b3aa:	e010      	b.n	800b3ce <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b3ac:	4b26      	ldr	r3, [pc, #152]	@ (800b448 <UART_SetConfig+0x594>)
 800b3ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b3b0:	e00d      	b.n	800b3ce <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b3b2:	f7fe fdbf 	bl	8009f34 <HAL_RCC_GetSysClockFreq>
 800b3b6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b3b8:	e009      	b.n	800b3ce <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b3ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b3be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b3c0:	e005      	b.n	800b3ce <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800b3c2:	2300      	movs	r3, #0
 800b3c4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b3c6:	2301      	movs	r3, #1
 800b3c8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b3cc:	bf00      	nop
    }

    if (pclk != 0U)
 800b3ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d021      	beq.n	800b418 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b3d4:	697b      	ldr	r3, [r7, #20]
 800b3d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3d8:	4a1a      	ldr	r2, [pc, #104]	@ (800b444 <UART_SetConfig+0x590>)
 800b3da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b3de:	461a      	mov	r2, r3
 800b3e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3e2:	fbb3 f2f2 	udiv	r2, r3, r2
 800b3e6:	697b      	ldr	r3, [r7, #20]
 800b3e8:	685b      	ldr	r3, [r3, #4]
 800b3ea:	085b      	lsrs	r3, r3, #1
 800b3ec:	441a      	add	r2, r3
 800b3ee:	697b      	ldr	r3, [r7, #20]
 800b3f0:	685b      	ldr	r3, [r3, #4]
 800b3f2:	fbb2 f3f3 	udiv	r3, r2, r3
 800b3f6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b3f8:	6a3b      	ldr	r3, [r7, #32]
 800b3fa:	2b0f      	cmp	r3, #15
 800b3fc:	d909      	bls.n	800b412 <UART_SetConfig+0x55e>
 800b3fe:	6a3b      	ldr	r3, [r7, #32]
 800b400:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b404:	d205      	bcs.n	800b412 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b406:	6a3b      	ldr	r3, [r7, #32]
 800b408:	b29a      	uxth	r2, r3
 800b40a:	697b      	ldr	r3, [r7, #20]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	60da      	str	r2, [r3, #12]
 800b410:	e002      	b.n	800b418 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800b412:	2301      	movs	r3, #1
 800b414:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b418:	697b      	ldr	r3, [r7, #20]
 800b41a:	2201      	movs	r2, #1
 800b41c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b420:	697b      	ldr	r3, [r7, #20]
 800b422:	2201      	movs	r2, #1
 800b424:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b428:	697b      	ldr	r3, [r7, #20]
 800b42a:	2200      	movs	r2, #0
 800b42c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b42e:	697b      	ldr	r3, [r7, #20]
 800b430:	2200      	movs	r2, #0
 800b432:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b434:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800b438:	4618      	mov	r0, r3
 800b43a:	3730      	adds	r7, #48	@ 0x30
 800b43c:	46bd      	mov	sp, r7
 800b43e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b442:	bf00      	nop
 800b444:	08014b80 	.word	0x08014b80
 800b448:	00f42400 	.word	0x00f42400

0800b44c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b44c:	b480      	push	{r7}
 800b44e:	b083      	sub	sp, #12
 800b450:	af00      	add	r7, sp, #0
 800b452:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b458:	f003 0308 	and.w	r3, r3, #8
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d00a      	beq.n	800b476 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	685b      	ldr	r3, [r3, #4]
 800b466:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	430a      	orrs	r2, r1
 800b474:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b47a:	f003 0301 	and.w	r3, r3, #1
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d00a      	beq.n	800b498 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	685b      	ldr	r3, [r3, #4]
 800b488:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	430a      	orrs	r2, r1
 800b496:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b49c:	f003 0302 	and.w	r3, r3, #2
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d00a      	beq.n	800b4ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	685b      	ldr	r3, [r3, #4]
 800b4aa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	430a      	orrs	r2, r1
 800b4b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4be:	f003 0304 	and.w	r3, r3, #4
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d00a      	beq.n	800b4dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	685b      	ldr	r3, [r3, #4]
 800b4cc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	430a      	orrs	r2, r1
 800b4da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4e0:	f003 0310 	and.w	r3, r3, #16
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d00a      	beq.n	800b4fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	689b      	ldr	r3, [r3, #8]
 800b4ee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	430a      	orrs	r2, r1
 800b4fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b502:	f003 0320 	and.w	r3, r3, #32
 800b506:	2b00      	cmp	r3, #0
 800b508:	d00a      	beq.n	800b520 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	689b      	ldr	r3, [r3, #8]
 800b510:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	430a      	orrs	r2, r1
 800b51e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b524:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d01a      	beq.n	800b562 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	685b      	ldr	r3, [r3, #4]
 800b532:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	430a      	orrs	r2, r1
 800b540:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b546:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b54a:	d10a      	bne.n	800b562 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	685b      	ldr	r3, [r3, #4]
 800b552:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	430a      	orrs	r2, r1
 800b560:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b566:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d00a      	beq.n	800b584 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	685b      	ldr	r3, [r3, #4]
 800b574:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	430a      	orrs	r2, r1
 800b582:	605a      	str	r2, [r3, #4]
  }
}
 800b584:	bf00      	nop
 800b586:	370c      	adds	r7, #12
 800b588:	46bd      	mov	sp, r7
 800b58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b58e:	4770      	bx	lr

0800b590 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b590:	b580      	push	{r7, lr}
 800b592:	b098      	sub	sp, #96	@ 0x60
 800b594:	af02      	add	r7, sp, #8
 800b596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	2200      	movs	r2, #0
 800b59c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b5a0:	f7f8 feae 	bl	8004300 <HAL_GetTick>
 800b5a4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	f003 0308 	and.w	r3, r3, #8
 800b5b0:	2b08      	cmp	r3, #8
 800b5b2:	d12f      	bne.n	800b614 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b5b4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b5b8:	9300      	str	r3, [sp, #0]
 800b5ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b5bc:	2200      	movs	r2, #0
 800b5be:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b5c2:	6878      	ldr	r0, [r7, #4]
 800b5c4:	f000 f88e 	bl	800b6e4 <UART_WaitOnFlagUntilTimeout>
 800b5c8:	4603      	mov	r3, r0
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d022      	beq.n	800b614 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5d6:	e853 3f00 	ldrex	r3, [r3]
 800b5da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b5dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b5de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b5e2:	653b      	str	r3, [r7, #80]	@ 0x50
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	461a      	mov	r2, r3
 800b5ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b5ec:	647b      	str	r3, [r7, #68]	@ 0x44
 800b5ee:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b5f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b5f4:	e841 2300 	strex	r3, r2, [r1]
 800b5f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b5fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d1e6      	bne.n	800b5ce <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	2220      	movs	r2, #32
 800b604:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	2200      	movs	r2, #0
 800b60c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b610:	2303      	movs	r3, #3
 800b612:	e063      	b.n	800b6dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	f003 0304 	and.w	r3, r3, #4
 800b61e:	2b04      	cmp	r3, #4
 800b620:	d149      	bne.n	800b6b6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b622:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b626:	9300      	str	r3, [sp, #0]
 800b628:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b62a:	2200      	movs	r2, #0
 800b62c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b630:	6878      	ldr	r0, [r7, #4]
 800b632:	f000 f857 	bl	800b6e4 <UART_WaitOnFlagUntilTimeout>
 800b636:	4603      	mov	r3, r0
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d03c      	beq.n	800b6b6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b644:	e853 3f00 	ldrex	r3, [r3]
 800b648:	623b      	str	r3, [r7, #32]
   return(result);
 800b64a:	6a3b      	ldr	r3, [r7, #32]
 800b64c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b650:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	461a      	mov	r2, r3
 800b658:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b65a:	633b      	str	r3, [r7, #48]	@ 0x30
 800b65c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b65e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b660:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b662:	e841 2300 	strex	r3, r2, [r1]
 800b666:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d1e6      	bne.n	800b63c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	3308      	adds	r3, #8
 800b674:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b676:	693b      	ldr	r3, [r7, #16]
 800b678:	e853 3f00 	ldrex	r3, [r3]
 800b67c:	60fb      	str	r3, [r7, #12]
   return(result);
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	f023 0301 	bic.w	r3, r3, #1
 800b684:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	3308      	adds	r3, #8
 800b68c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b68e:	61fa      	str	r2, [r7, #28]
 800b690:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b692:	69b9      	ldr	r1, [r7, #24]
 800b694:	69fa      	ldr	r2, [r7, #28]
 800b696:	e841 2300 	strex	r3, r2, [r1]
 800b69a:	617b      	str	r3, [r7, #20]
   return(result);
 800b69c:	697b      	ldr	r3, [r7, #20]
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d1e5      	bne.n	800b66e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	2220      	movs	r2, #32
 800b6a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	2200      	movs	r2, #0
 800b6ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b6b2:	2303      	movs	r3, #3
 800b6b4:	e012      	b.n	800b6dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	2220      	movs	r2, #32
 800b6ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	2220      	movs	r2, #32
 800b6c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	2200      	movs	r2, #0
 800b6ca:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	2200      	movs	r2, #0
 800b6d0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	2200      	movs	r2, #0
 800b6d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b6da:	2300      	movs	r3, #0
}
 800b6dc:	4618      	mov	r0, r3
 800b6de:	3758      	adds	r7, #88	@ 0x58
 800b6e0:	46bd      	mov	sp, r7
 800b6e2:	bd80      	pop	{r7, pc}

0800b6e4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b6e4:	b580      	push	{r7, lr}
 800b6e6:	b084      	sub	sp, #16
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	60f8      	str	r0, [r7, #12]
 800b6ec:	60b9      	str	r1, [r7, #8]
 800b6ee:	603b      	str	r3, [r7, #0]
 800b6f0:	4613      	mov	r3, r2
 800b6f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b6f4:	e04f      	b.n	800b796 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b6f6:	69bb      	ldr	r3, [r7, #24]
 800b6f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6fc:	d04b      	beq.n	800b796 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b6fe:	f7f8 fdff 	bl	8004300 <HAL_GetTick>
 800b702:	4602      	mov	r2, r0
 800b704:	683b      	ldr	r3, [r7, #0]
 800b706:	1ad3      	subs	r3, r2, r3
 800b708:	69ba      	ldr	r2, [r7, #24]
 800b70a:	429a      	cmp	r2, r3
 800b70c:	d302      	bcc.n	800b714 <UART_WaitOnFlagUntilTimeout+0x30>
 800b70e:	69bb      	ldr	r3, [r7, #24]
 800b710:	2b00      	cmp	r3, #0
 800b712:	d101      	bne.n	800b718 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b714:	2303      	movs	r3, #3
 800b716:	e04e      	b.n	800b7b6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	f003 0304 	and.w	r3, r3, #4
 800b722:	2b00      	cmp	r3, #0
 800b724:	d037      	beq.n	800b796 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b726:	68bb      	ldr	r3, [r7, #8]
 800b728:	2b80      	cmp	r3, #128	@ 0x80
 800b72a:	d034      	beq.n	800b796 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b72c:	68bb      	ldr	r3, [r7, #8]
 800b72e:	2b40      	cmp	r3, #64	@ 0x40
 800b730:	d031      	beq.n	800b796 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	69db      	ldr	r3, [r3, #28]
 800b738:	f003 0308 	and.w	r3, r3, #8
 800b73c:	2b08      	cmp	r3, #8
 800b73e:	d110      	bne.n	800b762 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	2208      	movs	r2, #8
 800b746:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b748:	68f8      	ldr	r0, [r7, #12]
 800b74a:	f000 f920 	bl	800b98e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	2208      	movs	r2, #8
 800b752:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	2200      	movs	r2, #0
 800b75a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b75e:	2301      	movs	r3, #1
 800b760:	e029      	b.n	800b7b6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	69db      	ldr	r3, [r3, #28]
 800b768:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b76c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b770:	d111      	bne.n	800b796 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b77a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b77c:	68f8      	ldr	r0, [r7, #12]
 800b77e:	f000 f906 	bl	800b98e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	2220      	movs	r2, #32
 800b786:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	2200      	movs	r2, #0
 800b78e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b792:	2303      	movs	r3, #3
 800b794:	e00f      	b.n	800b7b6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	69da      	ldr	r2, [r3, #28]
 800b79c:	68bb      	ldr	r3, [r7, #8]
 800b79e:	4013      	ands	r3, r2
 800b7a0:	68ba      	ldr	r2, [r7, #8]
 800b7a2:	429a      	cmp	r2, r3
 800b7a4:	bf0c      	ite	eq
 800b7a6:	2301      	moveq	r3, #1
 800b7a8:	2300      	movne	r3, #0
 800b7aa:	b2db      	uxtb	r3, r3
 800b7ac:	461a      	mov	r2, r3
 800b7ae:	79fb      	ldrb	r3, [r7, #7]
 800b7b0:	429a      	cmp	r2, r3
 800b7b2:	d0a0      	beq.n	800b6f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b7b4:	2300      	movs	r3, #0
}
 800b7b6:	4618      	mov	r0, r3
 800b7b8:	3710      	adds	r7, #16
 800b7ba:	46bd      	mov	sp, r7
 800b7bc:	bd80      	pop	{r7, pc}
	...

0800b7c0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b7c0:	b580      	push	{r7, lr}
 800b7c2:	b096      	sub	sp, #88	@ 0x58
 800b7c4:	af00      	add	r7, sp, #0
 800b7c6:	60f8      	str	r0, [r7, #12]
 800b7c8:	60b9      	str	r1, [r7, #8]
 800b7ca:	4613      	mov	r3, r2
 800b7cc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	68ba      	ldr	r2, [r7, #8]
 800b7d2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	88fa      	ldrh	r2, [r7, #6]
 800b7d8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	2200      	movs	r2, #0
 800b7e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	2222      	movs	r2, #34	@ 0x22
 800b7e8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d02d      	beq.n	800b852 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b7fc:	4a40      	ldr	r2, [pc, #256]	@ (800b900 <UART_Start_Receive_DMA+0x140>)
 800b7fe:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b806:	4a3f      	ldr	r2, [pc, #252]	@ (800b904 <UART_Start_Receive_DMA+0x144>)
 800b808:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b810:	4a3d      	ldr	r2, [pc, #244]	@ (800b908 <UART_Start_Receive_DMA+0x148>)
 800b812:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b81a:	2200      	movs	r2, #0
 800b81c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	3324      	adds	r3, #36	@ 0x24
 800b82a:	4619      	mov	r1, r3
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b830:	461a      	mov	r2, r3
 800b832:	88fb      	ldrh	r3, [r7, #6]
 800b834:	f7fa fdf0 	bl	8006418 <HAL_DMA_Start_IT>
 800b838:	4603      	mov	r3, r0
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d009      	beq.n	800b852 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	2210      	movs	r2, #16
 800b842:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	2220      	movs	r2, #32
 800b84a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800b84e:	2301      	movs	r3, #1
 800b850:	e051      	b.n	800b8f6 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	691b      	ldr	r3, [r3, #16]
 800b856:	2b00      	cmp	r3, #0
 800b858:	d018      	beq.n	800b88c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b860:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b862:	e853 3f00 	ldrex	r3, [r3]
 800b866:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b86a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b86e:	657b      	str	r3, [r7, #84]	@ 0x54
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	461a      	mov	r2, r3
 800b876:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b878:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b87a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b87c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b87e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b880:	e841 2300 	strex	r3, r2, [r1]
 800b884:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b886:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d1e6      	bne.n	800b85a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	3308      	adds	r3, #8
 800b892:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b894:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b896:	e853 3f00 	ldrex	r3, [r3]
 800b89a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b89c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b89e:	f043 0301 	orr.w	r3, r3, #1
 800b8a2:	653b      	str	r3, [r7, #80]	@ 0x50
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	3308      	adds	r3, #8
 800b8aa:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b8ac:	637a      	str	r2, [r7, #52]	@ 0x34
 800b8ae:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8b0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b8b2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b8b4:	e841 2300 	strex	r3, r2, [r1]
 800b8b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b8ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d1e5      	bne.n	800b88c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	3308      	adds	r3, #8
 800b8c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8c8:	697b      	ldr	r3, [r7, #20]
 800b8ca:	e853 3f00 	ldrex	r3, [r3]
 800b8ce:	613b      	str	r3, [r7, #16]
   return(result);
 800b8d0:	693b      	ldr	r3, [r7, #16]
 800b8d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b8d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	3308      	adds	r3, #8
 800b8de:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b8e0:	623a      	str	r2, [r7, #32]
 800b8e2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8e4:	69f9      	ldr	r1, [r7, #28]
 800b8e6:	6a3a      	ldr	r2, [r7, #32]
 800b8e8:	e841 2300 	strex	r3, r2, [r1]
 800b8ec:	61bb      	str	r3, [r7, #24]
   return(result);
 800b8ee:	69bb      	ldr	r3, [r7, #24]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d1e5      	bne.n	800b8c0 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800b8f4:	2300      	movs	r3, #0
}
 800b8f6:	4618      	mov	r0, r3
 800b8f8:	3758      	adds	r7, #88	@ 0x58
 800b8fa:	46bd      	mov	sp, r7
 800b8fc:	bd80      	pop	{r7, pc}
 800b8fe:	bf00      	nop
 800b900:	0800bb11 	.word	0x0800bb11
 800b904:	0800bc3d 	.word	0x0800bc3d
 800b908:	0800bc7b 	.word	0x0800bc7b

0800b90c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b90c:	b480      	push	{r7}
 800b90e:	b08f      	sub	sp, #60	@ 0x3c
 800b910:	af00      	add	r7, sp, #0
 800b912:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b91a:	6a3b      	ldr	r3, [r7, #32]
 800b91c:	e853 3f00 	ldrex	r3, [r3]
 800b920:	61fb      	str	r3, [r7, #28]
   return(result);
 800b922:	69fb      	ldr	r3, [r7, #28]
 800b924:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800b928:	637b      	str	r3, [r7, #52]	@ 0x34
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	461a      	mov	r2, r3
 800b930:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b932:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b934:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b936:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b938:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b93a:	e841 2300 	strex	r3, r2, [r1]
 800b93e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b942:	2b00      	cmp	r3, #0
 800b944:	d1e6      	bne.n	800b914 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	3308      	adds	r3, #8
 800b94c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	e853 3f00 	ldrex	r3, [r3]
 800b954:	60bb      	str	r3, [r7, #8]
   return(result);
 800b956:	68bb      	ldr	r3, [r7, #8]
 800b958:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b95c:	633b      	str	r3, [r7, #48]	@ 0x30
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	3308      	adds	r3, #8
 800b964:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b966:	61ba      	str	r2, [r7, #24]
 800b968:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b96a:	6979      	ldr	r1, [r7, #20]
 800b96c:	69ba      	ldr	r2, [r7, #24]
 800b96e:	e841 2300 	strex	r3, r2, [r1]
 800b972:	613b      	str	r3, [r7, #16]
   return(result);
 800b974:	693b      	ldr	r3, [r7, #16]
 800b976:	2b00      	cmp	r3, #0
 800b978:	d1e5      	bne.n	800b946 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	2220      	movs	r2, #32
 800b97e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800b982:	bf00      	nop
 800b984:	373c      	adds	r7, #60	@ 0x3c
 800b986:	46bd      	mov	sp, r7
 800b988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b98c:	4770      	bx	lr

0800b98e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b98e:	b480      	push	{r7}
 800b990:	b095      	sub	sp, #84	@ 0x54
 800b992:	af00      	add	r7, sp, #0
 800b994:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b99c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b99e:	e853 3f00 	ldrex	r3, [r3]
 800b9a2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b9a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9a6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b9aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	461a      	mov	r2, r3
 800b9b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b9b4:	643b      	str	r3, [r7, #64]	@ 0x40
 800b9b6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9b8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b9ba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b9bc:	e841 2300 	strex	r3, r2, [r1]
 800b9c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b9c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d1e6      	bne.n	800b996 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	3308      	adds	r3, #8
 800b9ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9d0:	6a3b      	ldr	r3, [r7, #32]
 800b9d2:	e853 3f00 	ldrex	r3, [r3]
 800b9d6:	61fb      	str	r3, [r7, #28]
   return(result);
 800b9d8:	69fb      	ldr	r3, [r7, #28]
 800b9da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b9de:	f023 0301 	bic.w	r3, r3, #1
 800b9e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	3308      	adds	r3, #8
 800b9ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b9ec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b9ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b9f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b9f4:	e841 2300 	strex	r3, r2, [r1]
 800b9f8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b9fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d1e3      	bne.n	800b9c8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ba04:	2b01      	cmp	r3, #1
 800ba06:	d118      	bne.n	800ba3a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	e853 3f00 	ldrex	r3, [r3]
 800ba14:	60bb      	str	r3, [r7, #8]
   return(result);
 800ba16:	68bb      	ldr	r3, [r7, #8]
 800ba18:	f023 0310 	bic.w	r3, r3, #16
 800ba1c:	647b      	str	r3, [r7, #68]	@ 0x44
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	461a      	mov	r2, r3
 800ba24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ba26:	61bb      	str	r3, [r7, #24]
 800ba28:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba2a:	6979      	ldr	r1, [r7, #20]
 800ba2c:	69ba      	ldr	r2, [r7, #24]
 800ba2e:	e841 2300 	strex	r3, r2, [r1]
 800ba32:	613b      	str	r3, [r7, #16]
   return(result);
 800ba34:	693b      	ldr	r3, [r7, #16]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d1e6      	bne.n	800ba08 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	2220      	movs	r2, #32
 800ba3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	2200      	movs	r2, #0
 800ba46:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	2200      	movs	r2, #0
 800ba4c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800ba4e:	bf00      	nop
 800ba50:	3754      	adds	r7, #84	@ 0x54
 800ba52:	46bd      	mov	sp, r7
 800ba54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba58:	4770      	bx	lr

0800ba5a <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ba5a:	b580      	push	{r7, lr}
 800ba5c:	b090      	sub	sp, #64	@ 0x40
 800ba5e:	af00      	add	r7, sp, #0
 800ba60:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba66:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	f003 0320 	and.w	r3, r3, #32
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d137      	bne.n	800bae6 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800ba76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba78:	2200      	movs	r2, #0
 800ba7a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ba7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	3308      	adds	r3, #8
 800ba84:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba88:	e853 3f00 	ldrex	r3, [r3]
 800ba8c:	623b      	str	r3, [r7, #32]
   return(result);
 800ba8e:	6a3b      	ldr	r3, [r7, #32]
 800ba90:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ba94:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ba96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	3308      	adds	r3, #8
 800ba9c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ba9e:	633a      	str	r2, [r7, #48]	@ 0x30
 800baa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800baa2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800baa4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800baa6:	e841 2300 	strex	r3, r2, [r1]
 800baaa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800baac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d1e5      	bne.n	800ba7e <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bab2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bab8:	693b      	ldr	r3, [r7, #16]
 800baba:	e853 3f00 	ldrex	r3, [r3]
 800babe:	60fb      	str	r3, [r7, #12]
   return(result);
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bac6:	637b      	str	r3, [r7, #52]	@ 0x34
 800bac8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	461a      	mov	r2, r3
 800bace:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bad0:	61fb      	str	r3, [r7, #28]
 800bad2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bad4:	69b9      	ldr	r1, [r7, #24]
 800bad6:	69fa      	ldr	r2, [r7, #28]
 800bad8:	e841 2300 	strex	r3, r2, [r1]
 800badc:	617b      	str	r3, [r7, #20]
   return(result);
 800bade:	697b      	ldr	r3, [r7, #20]
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d1e6      	bne.n	800bab2 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800bae4:	e002      	b.n	800baec <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800bae6:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800bae8:	f7ff f9b2 	bl	800ae50 <HAL_UART_TxCpltCallback>
}
 800baec:	bf00      	nop
 800baee:	3740      	adds	r7, #64	@ 0x40
 800baf0:	46bd      	mov	sp, r7
 800baf2:	bd80      	pop	{r7, pc}

0800baf4 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800baf4:	b580      	push	{r7, lr}
 800baf6:	b084      	sub	sp, #16
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb00:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800bb02:	68f8      	ldr	r0, [r7, #12]
 800bb04:	f7ff f9ae 	bl	800ae64 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bb08:	bf00      	nop
 800bb0a:	3710      	adds	r7, #16
 800bb0c:	46bd      	mov	sp, r7
 800bb0e:	bd80      	pop	{r7, pc}

0800bb10 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800bb10:	b580      	push	{r7, lr}
 800bb12:	b09c      	sub	sp, #112	@ 0x70
 800bb14:	af00      	add	r7, sp, #0
 800bb16:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb1c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	f003 0320 	and.w	r3, r3, #32
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d171      	bne.n	800bc10 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800bb2c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bb2e:	2200      	movs	r2, #0
 800bb30:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bb34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bb3c:	e853 3f00 	ldrex	r3, [r3]
 800bb40:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800bb42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bb44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bb48:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bb4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	461a      	mov	r2, r3
 800bb50:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bb52:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bb54:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb56:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bb58:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bb5a:	e841 2300 	strex	r3, r2, [r1]
 800bb5e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800bb60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d1e6      	bne.n	800bb34 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bb66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	3308      	adds	r3, #8
 800bb6c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb70:	e853 3f00 	ldrex	r3, [r3]
 800bb74:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bb76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb78:	f023 0301 	bic.w	r3, r3, #1
 800bb7c:	667b      	str	r3, [r7, #100]	@ 0x64
 800bb7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	3308      	adds	r3, #8
 800bb84:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800bb86:	647a      	str	r2, [r7, #68]	@ 0x44
 800bb88:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb8a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bb8c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bb8e:	e841 2300 	strex	r3, r2, [r1]
 800bb92:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bb94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d1e5      	bne.n	800bb66 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bb9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	3308      	adds	r3, #8
 800bba0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bba4:	e853 3f00 	ldrex	r3, [r3]
 800bba8:	623b      	str	r3, [r7, #32]
   return(result);
 800bbaa:	6a3b      	ldr	r3, [r7, #32]
 800bbac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bbb0:	663b      	str	r3, [r7, #96]	@ 0x60
 800bbb2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	3308      	adds	r3, #8
 800bbb8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800bbba:	633a      	str	r2, [r7, #48]	@ 0x30
 800bbbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbbe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bbc0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bbc2:	e841 2300 	strex	r3, r2, [r1]
 800bbc6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bbc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d1e5      	bne.n	800bb9a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800bbce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bbd0:	2220      	movs	r2, #32
 800bbd2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bbd6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bbd8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bbda:	2b01      	cmp	r3, #1
 800bbdc:	d118      	bne.n	800bc10 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bbde:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbe4:	693b      	ldr	r3, [r7, #16]
 800bbe6:	e853 3f00 	ldrex	r3, [r3]
 800bbea:	60fb      	str	r3, [r7, #12]
   return(result);
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	f023 0310 	bic.w	r3, r3, #16
 800bbf2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bbf4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	461a      	mov	r2, r3
 800bbfa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bbfc:	61fb      	str	r3, [r7, #28]
 800bbfe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc00:	69b9      	ldr	r1, [r7, #24]
 800bc02:	69fa      	ldr	r2, [r7, #28]
 800bc04:	e841 2300 	strex	r3, r2, [r1]
 800bc08:	617b      	str	r3, [r7, #20]
   return(result);
 800bc0a:	697b      	ldr	r3, [r7, #20]
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d1e6      	bne.n	800bbde <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bc10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bc12:	2200      	movs	r2, #0
 800bc14:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bc16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bc18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bc1a:	2b01      	cmp	r3, #1
 800bc1c:	d107      	bne.n	800bc2e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bc1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bc20:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bc24:	4619      	mov	r1, r3
 800bc26:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800bc28:	f7f8 f9a6 	bl	8003f78 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800bc2c:	e002      	b.n	800bc34 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800bc2e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800bc30:	f7ff f922 	bl	800ae78 <HAL_UART_RxCpltCallback>
}
 800bc34:	bf00      	nop
 800bc36:	3770      	adds	r7, #112	@ 0x70
 800bc38:	46bd      	mov	sp, r7
 800bc3a:	bd80      	pop	{r7, pc}

0800bc3c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800bc3c:	b580      	push	{r7, lr}
 800bc3e:	b084      	sub	sp, #16
 800bc40:	af00      	add	r7, sp, #0
 800bc42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc48:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	2201      	movs	r2, #1
 800bc4e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bc54:	2b01      	cmp	r3, #1
 800bc56:	d109      	bne.n	800bc6c <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bc5e:	085b      	lsrs	r3, r3, #1
 800bc60:	b29b      	uxth	r3, r3
 800bc62:	4619      	mov	r1, r3
 800bc64:	68f8      	ldr	r0, [r7, #12]
 800bc66:	f7f8 f987 	bl	8003f78 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800bc6a:	e002      	b.n	800bc72 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800bc6c:	68f8      	ldr	r0, [r7, #12]
 800bc6e:	f7ff f90d 	bl	800ae8c <HAL_UART_RxHalfCpltCallback>
}
 800bc72:	bf00      	nop
 800bc74:	3710      	adds	r7, #16
 800bc76:	46bd      	mov	sp, r7
 800bc78:	bd80      	pop	{r7, pc}

0800bc7a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800bc7a:	b580      	push	{r7, lr}
 800bc7c:	b086      	sub	sp, #24
 800bc7e:	af00      	add	r7, sp, #0
 800bc80:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc86:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800bc88:	697b      	ldr	r3, [r7, #20]
 800bc8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc8e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800bc90:	697b      	ldr	r3, [r7, #20]
 800bc92:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bc96:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800bc98:	697b      	ldr	r3, [r7, #20]
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	689b      	ldr	r3, [r3, #8]
 800bc9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bca2:	2b80      	cmp	r3, #128	@ 0x80
 800bca4:	d109      	bne.n	800bcba <UART_DMAError+0x40>
 800bca6:	693b      	ldr	r3, [r7, #16]
 800bca8:	2b21      	cmp	r3, #33	@ 0x21
 800bcaa:	d106      	bne.n	800bcba <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800bcac:	697b      	ldr	r3, [r7, #20]
 800bcae:	2200      	movs	r2, #0
 800bcb0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800bcb4:	6978      	ldr	r0, [r7, #20]
 800bcb6:	f7ff fe29 	bl	800b90c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800bcba:	697b      	ldr	r3, [r7, #20]
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	689b      	ldr	r3, [r3, #8]
 800bcc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bcc4:	2b40      	cmp	r3, #64	@ 0x40
 800bcc6:	d109      	bne.n	800bcdc <UART_DMAError+0x62>
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	2b22      	cmp	r3, #34	@ 0x22
 800bccc:	d106      	bne.n	800bcdc <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800bcce:	697b      	ldr	r3, [r7, #20]
 800bcd0:	2200      	movs	r2, #0
 800bcd2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800bcd6:	6978      	ldr	r0, [r7, #20]
 800bcd8:	f7ff fe59 	bl	800b98e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800bcdc:	697b      	ldr	r3, [r7, #20]
 800bcde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bce2:	f043 0210 	orr.w	r2, r3, #16
 800bce6:	697b      	ldr	r3, [r7, #20]
 800bce8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800bcec:	6978      	ldr	r0, [r7, #20]
 800bcee:	f7ff f8d7 	bl	800aea0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bcf2:	bf00      	nop
 800bcf4:	3718      	adds	r7, #24
 800bcf6:	46bd      	mov	sp, r7
 800bcf8:	bd80      	pop	{r7, pc}

0800bcfa <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800bcfa:	b580      	push	{r7, lr}
 800bcfc:	b084      	sub	sp, #16
 800bcfe:	af00      	add	r7, sp, #0
 800bd00:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd06:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	2200      	movs	r2, #0
 800bd0c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800bd10:	68f8      	ldr	r0, [r7, #12]
 800bd12:	f7ff f8c5 	bl	800aea0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bd16:	bf00      	nop
 800bd18:	3710      	adds	r7, #16
 800bd1a:	46bd      	mov	sp, r7
 800bd1c:	bd80      	pop	{r7, pc}

0800bd1e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800bd1e:	b580      	push	{r7, lr}
 800bd20:	b088      	sub	sp, #32
 800bd22:	af00      	add	r7, sp, #0
 800bd24:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	e853 3f00 	ldrex	r3, [r3]
 800bd32:	60bb      	str	r3, [r7, #8]
   return(result);
 800bd34:	68bb      	ldr	r3, [r7, #8]
 800bd36:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bd3a:	61fb      	str	r3, [r7, #28]
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	461a      	mov	r2, r3
 800bd42:	69fb      	ldr	r3, [r7, #28]
 800bd44:	61bb      	str	r3, [r7, #24]
 800bd46:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd48:	6979      	ldr	r1, [r7, #20]
 800bd4a:	69ba      	ldr	r2, [r7, #24]
 800bd4c:	e841 2300 	strex	r3, r2, [r1]
 800bd50:	613b      	str	r3, [r7, #16]
   return(result);
 800bd52:	693b      	ldr	r3, [r7, #16]
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d1e6      	bne.n	800bd26 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	2220      	movs	r2, #32
 800bd5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	2200      	movs	r2, #0
 800bd64:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800bd66:	6878      	ldr	r0, [r7, #4]
 800bd68:	f7ff f872 	bl	800ae50 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bd6c:	bf00      	nop
 800bd6e:	3720      	adds	r7, #32
 800bd70:	46bd      	mov	sp, r7
 800bd72:	bd80      	pop	{r7, pc}

0800bd74 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800bd74:	b480      	push	{r7}
 800bd76:	b083      	sub	sp, #12
 800bd78:	af00      	add	r7, sp, #0
 800bd7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800bd7c:	bf00      	nop
 800bd7e:	370c      	adds	r7, #12
 800bd80:	46bd      	mov	sp, r7
 800bd82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd86:	4770      	bx	lr

0800bd88 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800bd88:	b480      	push	{r7}
 800bd8a:	b083      	sub	sp, #12
 800bd8c:	af00      	add	r7, sp, #0
 800bd8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800bd90:	bf00      	nop
 800bd92:	370c      	adds	r7, #12
 800bd94:	46bd      	mov	sp, r7
 800bd96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd9a:	4770      	bx	lr

0800bd9c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800bd9c:	b480      	push	{r7}
 800bd9e:	b083      	sub	sp, #12
 800bda0:	af00      	add	r7, sp, #0
 800bda2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800bda4:	bf00      	nop
 800bda6:	370c      	adds	r7, #12
 800bda8:	46bd      	mov	sp, r7
 800bdaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdae:	4770      	bx	lr

0800bdb0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800bdb0:	b480      	push	{r7}
 800bdb2:	b085      	sub	sp, #20
 800bdb4:	af00      	add	r7, sp, #0
 800bdb6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bdbe:	2b01      	cmp	r3, #1
 800bdc0:	d101      	bne.n	800bdc6 <HAL_UARTEx_DisableFifoMode+0x16>
 800bdc2:	2302      	movs	r3, #2
 800bdc4:	e027      	b.n	800be16 <HAL_UARTEx_DisableFifoMode+0x66>
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	2201      	movs	r2, #1
 800bdca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	2224      	movs	r2, #36	@ 0x24
 800bdd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	681b      	ldr	r3, [r3, #0]
 800bddc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	681a      	ldr	r2, [r3, #0]
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	f022 0201 	bic.w	r2, r2, #1
 800bdec:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800bdf4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	2200      	movs	r2, #0
 800bdfa:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	68fa      	ldr	r2, [r7, #12]
 800be02:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	2220      	movs	r2, #32
 800be08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	2200      	movs	r2, #0
 800be10:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800be14:	2300      	movs	r3, #0
}
 800be16:	4618      	mov	r0, r3
 800be18:	3714      	adds	r7, #20
 800be1a:	46bd      	mov	sp, r7
 800be1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be20:	4770      	bx	lr

0800be22 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800be22:	b580      	push	{r7, lr}
 800be24:	b084      	sub	sp, #16
 800be26:	af00      	add	r7, sp, #0
 800be28:	6078      	str	r0, [r7, #4]
 800be2a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800be32:	2b01      	cmp	r3, #1
 800be34:	d101      	bne.n	800be3a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800be36:	2302      	movs	r3, #2
 800be38:	e02d      	b.n	800be96 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	2201      	movs	r2, #1
 800be3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	2224      	movs	r2, #36	@ 0x24
 800be46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	681a      	ldr	r2, [r3, #0]
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	f022 0201 	bic.w	r2, r2, #1
 800be60:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	689b      	ldr	r3, [r3, #8]
 800be68:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	683a      	ldr	r2, [r7, #0]
 800be72:	430a      	orrs	r2, r1
 800be74:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800be76:	6878      	ldr	r0, [r7, #4]
 800be78:	f000 f8a4 	bl	800bfc4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	68fa      	ldr	r2, [r7, #12]
 800be82:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	2220      	movs	r2, #32
 800be88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	2200      	movs	r2, #0
 800be90:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800be94:	2300      	movs	r3, #0
}
 800be96:	4618      	mov	r0, r3
 800be98:	3710      	adds	r7, #16
 800be9a:	46bd      	mov	sp, r7
 800be9c:	bd80      	pop	{r7, pc}

0800be9e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800be9e:	b580      	push	{r7, lr}
 800bea0:	b084      	sub	sp, #16
 800bea2:	af00      	add	r7, sp, #0
 800bea4:	6078      	str	r0, [r7, #4]
 800bea6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800beae:	2b01      	cmp	r3, #1
 800beb0:	d101      	bne.n	800beb6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800beb2:	2302      	movs	r3, #2
 800beb4:	e02d      	b.n	800bf12 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	2201      	movs	r2, #1
 800beba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	2224      	movs	r2, #36	@ 0x24
 800bec2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	681a      	ldr	r2, [r3, #0]
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	f022 0201 	bic.w	r2, r2, #1
 800bedc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	689b      	ldr	r3, [r3, #8]
 800bee4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	683a      	ldr	r2, [r7, #0]
 800beee:	430a      	orrs	r2, r1
 800bef0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bef2:	6878      	ldr	r0, [r7, #4]
 800bef4:	f000 f866 	bl	800bfc4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	68fa      	ldr	r2, [r7, #12]
 800befe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	2220      	movs	r2, #32
 800bf04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	2200      	movs	r2, #0
 800bf0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bf10:	2300      	movs	r3, #0
}
 800bf12:	4618      	mov	r0, r3
 800bf14:	3710      	adds	r7, #16
 800bf16:	46bd      	mov	sp, r7
 800bf18:	bd80      	pop	{r7, pc}

0800bf1a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bf1a:	b580      	push	{r7, lr}
 800bf1c:	b08c      	sub	sp, #48	@ 0x30
 800bf1e:	af00      	add	r7, sp, #0
 800bf20:	60f8      	str	r0, [r7, #12]
 800bf22:	60b9      	str	r1, [r7, #8]
 800bf24:	4613      	mov	r3, r2
 800bf26:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bf2e:	2b20      	cmp	r3, #32
 800bf30:	d142      	bne.n	800bfb8 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800bf32:	68bb      	ldr	r3, [r7, #8]
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d002      	beq.n	800bf3e <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800bf38:	88fb      	ldrh	r3, [r7, #6]
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d101      	bne.n	800bf42 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800bf3e:	2301      	movs	r3, #1
 800bf40:	e03b      	b.n	800bfba <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	2201      	movs	r2, #1
 800bf46:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	2200      	movs	r2, #0
 800bf4c:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800bf4e:	88fb      	ldrh	r3, [r7, #6]
 800bf50:	461a      	mov	r2, r3
 800bf52:	68b9      	ldr	r1, [r7, #8]
 800bf54:	68f8      	ldr	r0, [r7, #12]
 800bf56:	f7ff fc33 	bl	800b7c0 <UART_Start_Receive_DMA>
 800bf5a:	4603      	mov	r3, r0
 800bf5c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800bf60:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d124      	bne.n	800bfb2 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bf6c:	2b01      	cmp	r3, #1
 800bf6e:	d11d      	bne.n	800bfac <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bf70:	68fb      	ldr	r3, [r7, #12]
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	2210      	movs	r2, #16
 800bf76:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf7e:	69bb      	ldr	r3, [r7, #24]
 800bf80:	e853 3f00 	ldrex	r3, [r3]
 800bf84:	617b      	str	r3, [r7, #20]
   return(result);
 800bf86:	697b      	ldr	r3, [r7, #20]
 800bf88:	f043 0310 	orr.w	r3, r3, #16
 800bf8c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bf8e:	68fb      	ldr	r3, [r7, #12]
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	461a      	mov	r2, r3
 800bf94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf96:	627b      	str	r3, [r7, #36]	@ 0x24
 800bf98:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf9a:	6a39      	ldr	r1, [r7, #32]
 800bf9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf9e:	e841 2300 	strex	r3, r2, [r1]
 800bfa2:	61fb      	str	r3, [r7, #28]
   return(result);
 800bfa4:	69fb      	ldr	r3, [r7, #28]
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d1e6      	bne.n	800bf78 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800bfaa:	e002      	b.n	800bfb2 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800bfac:	2301      	movs	r3, #1
 800bfae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800bfb2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bfb6:	e000      	b.n	800bfba <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800bfb8:	2302      	movs	r3, #2
  }
}
 800bfba:	4618      	mov	r0, r3
 800bfbc:	3730      	adds	r7, #48	@ 0x30
 800bfbe:	46bd      	mov	sp, r7
 800bfc0:	bd80      	pop	{r7, pc}
	...

0800bfc4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800bfc4:	b480      	push	{r7}
 800bfc6:	b085      	sub	sp, #20
 800bfc8:	af00      	add	r7, sp, #0
 800bfca:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d108      	bne.n	800bfe6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	2201      	movs	r2, #1
 800bfd8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	2201      	movs	r2, #1
 800bfe0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800bfe4:	e031      	b.n	800c04a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800bfe6:	2308      	movs	r3, #8
 800bfe8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800bfea:	2308      	movs	r3, #8
 800bfec:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	689b      	ldr	r3, [r3, #8]
 800bff4:	0e5b      	lsrs	r3, r3, #25
 800bff6:	b2db      	uxtb	r3, r3
 800bff8:	f003 0307 	and.w	r3, r3, #7
 800bffc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	689b      	ldr	r3, [r3, #8]
 800c004:	0f5b      	lsrs	r3, r3, #29
 800c006:	b2db      	uxtb	r3, r3
 800c008:	f003 0307 	and.w	r3, r3, #7
 800c00c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c00e:	7bbb      	ldrb	r3, [r7, #14]
 800c010:	7b3a      	ldrb	r2, [r7, #12]
 800c012:	4911      	ldr	r1, [pc, #68]	@ (800c058 <UARTEx_SetNbDataToProcess+0x94>)
 800c014:	5c8a      	ldrb	r2, [r1, r2]
 800c016:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c01a:	7b3a      	ldrb	r2, [r7, #12]
 800c01c:	490f      	ldr	r1, [pc, #60]	@ (800c05c <UARTEx_SetNbDataToProcess+0x98>)
 800c01e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c020:	fb93 f3f2 	sdiv	r3, r3, r2
 800c024:	b29a      	uxth	r2, r3
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c02c:	7bfb      	ldrb	r3, [r7, #15]
 800c02e:	7b7a      	ldrb	r2, [r7, #13]
 800c030:	4909      	ldr	r1, [pc, #36]	@ (800c058 <UARTEx_SetNbDataToProcess+0x94>)
 800c032:	5c8a      	ldrb	r2, [r1, r2]
 800c034:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c038:	7b7a      	ldrb	r2, [r7, #13]
 800c03a:	4908      	ldr	r1, [pc, #32]	@ (800c05c <UARTEx_SetNbDataToProcess+0x98>)
 800c03c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c03e:	fb93 f3f2 	sdiv	r3, r3, r2
 800c042:	b29a      	uxth	r2, r3
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c04a:	bf00      	nop
 800c04c:	3714      	adds	r7, #20
 800c04e:	46bd      	mov	sp, r7
 800c050:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c054:	4770      	bx	lr
 800c056:	bf00      	nop
 800c058:	08014b98 	.word	0x08014b98
 800c05c:	08014ba0 	.word	0x08014ba0

0800c060 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800c060:	b480      	push	{r7}
 800c062:	b085      	sub	sp, #20
 800c064:	af00      	add	r7, sp, #0
 800c066:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	2200      	movs	r2, #0
 800c06c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800c070:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800c074:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	b29a      	uxth	r2, r3
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800c080:	2300      	movs	r3, #0
}
 800c082:	4618      	mov	r0, r3
 800c084:	3714      	adds	r7, #20
 800c086:	46bd      	mov	sp, r7
 800c088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c08c:	4770      	bx	lr

0800c08e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800c08e:	b480      	push	{r7}
 800c090:	b085      	sub	sp, #20
 800c092:	af00      	add	r7, sp, #0
 800c094:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800c096:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800c09a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c0a2:	b29a      	uxth	r2, r3
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	b29b      	uxth	r3, r3
 800c0a8:	43db      	mvns	r3, r3
 800c0aa:	b29b      	uxth	r3, r3
 800c0ac:	4013      	ands	r3, r2
 800c0ae:	b29a      	uxth	r2, r3
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800c0b6:	2300      	movs	r3, #0
}
 800c0b8:	4618      	mov	r0, r3
 800c0ba:	3714      	adds	r7, #20
 800c0bc:	46bd      	mov	sp, r7
 800c0be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c2:	4770      	bx	lr

0800c0c4 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800c0c4:	b480      	push	{r7}
 800c0c6:	b085      	sub	sp, #20
 800c0c8:	af00      	add	r7, sp, #0
 800c0ca:	60f8      	str	r0, [r7, #12]
 800c0cc:	1d3b      	adds	r3, r7, #4
 800c0ce:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	2201      	movs	r2, #1
 800c0d6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	2200      	movs	r2, #0
 800c0de:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	2200      	movs	r2, #0
 800c0e6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800c0ea:	68fb      	ldr	r3, [r7, #12]
 800c0ec:	2200      	movs	r2, #0
 800c0ee:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800c0f2:	2300      	movs	r3, #0
}
 800c0f4:	4618      	mov	r0, r3
 800c0f6:	3714      	adds	r7, #20
 800c0f8:	46bd      	mov	sp, r7
 800c0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0fe:	4770      	bx	lr

0800c100 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c100:	b480      	push	{r7}
 800c102:	b0a7      	sub	sp, #156	@ 0x9c
 800c104:	af00      	add	r7, sp, #0
 800c106:	6078      	str	r0, [r7, #4]
 800c108:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800c10a:	2300      	movs	r3, #0
 800c10c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800c110:	687a      	ldr	r2, [r7, #4]
 800c112:	683b      	ldr	r3, [r7, #0]
 800c114:	781b      	ldrb	r3, [r3, #0]
 800c116:	009b      	lsls	r3, r3, #2
 800c118:	4413      	add	r3, r2
 800c11a:	881b      	ldrh	r3, [r3, #0]
 800c11c:	b29b      	uxth	r3, r3
 800c11e:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800c122:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c126:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800c12a:	683b      	ldr	r3, [r7, #0]
 800c12c:	78db      	ldrb	r3, [r3, #3]
 800c12e:	2b03      	cmp	r3, #3
 800c130:	d81f      	bhi.n	800c172 <USB_ActivateEndpoint+0x72>
 800c132:	a201      	add	r2, pc, #4	@ (adr r2, 800c138 <USB_ActivateEndpoint+0x38>)
 800c134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c138:	0800c149 	.word	0x0800c149
 800c13c:	0800c165 	.word	0x0800c165
 800c140:	0800c17b 	.word	0x0800c17b
 800c144:	0800c157 	.word	0x0800c157
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800c148:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800c14c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c150:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800c154:	e012      	b.n	800c17c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800c156:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800c15a:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800c15e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800c162:	e00b      	b.n	800c17c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800c164:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800c168:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800c16c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800c170:	e004      	b.n	800c17c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800c172:	2301      	movs	r3, #1
 800c174:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800c178:	e000      	b.n	800c17c <USB_ActivateEndpoint+0x7c>
      break;
 800c17a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800c17c:	687a      	ldr	r2, [r7, #4]
 800c17e:	683b      	ldr	r3, [r7, #0]
 800c180:	781b      	ldrb	r3, [r3, #0]
 800c182:	009b      	lsls	r3, r3, #2
 800c184:	441a      	add	r2, r3
 800c186:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800c18a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c18e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c192:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c196:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c19a:	b29b      	uxth	r3, r3
 800c19c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800c19e:	687a      	ldr	r2, [r7, #4]
 800c1a0:	683b      	ldr	r3, [r7, #0]
 800c1a2:	781b      	ldrb	r3, [r3, #0]
 800c1a4:	009b      	lsls	r3, r3, #2
 800c1a6:	4413      	add	r3, r2
 800c1a8:	881b      	ldrh	r3, [r3, #0]
 800c1aa:	b29b      	uxth	r3, r3
 800c1ac:	b21b      	sxth	r3, r3
 800c1ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c1b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c1b6:	b21a      	sxth	r2, r3
 800c1b8:	683b      	ldr	r3, [r7, #0]
 800c1ba:	781b      	ldrb	r3, [r3, #0]
 800c1bc:	b21b      	sxth	r3, r3
 800c1be:	4313      	orrs	r3, r2
 800c1c0:	b21b      	sxth	r3, r3
 800c1c2:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800c1c6:	687a      	ldr	r2, [r7, #4]
 800c1c8:	683b      	ldr	r3, [r7, #0]
 800c1ca:	781b      	ldrb	r3, [r3, #0]
 800c1cc:	009b      	lsls	r3, r3, #2
 800c1ce:	441a      	add	r2, r3
 800c1d0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800c1d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c1d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c1dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c1e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c1e4:	b29b      	uxth	r3, r3
 800c1e6:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800c1e8:	683b      	ldr	r3, [r7, #0]
 800c1ea:	7b1b      	ldrb	r3, [r3, #12]
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	f040 8180 	bne.w	800c4f2 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800c1f2:	683b      	ldr	r3, [r7, #0]
 800c1f4:	785b      	ldrb	r3, [r3, #1]
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	f000 8084 	beq.w	800c304 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	61bb      	str	r3, [r7, #24]
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c206:	b29b      	uxth	r3, r3
 800c208:	461a      	mov	r2, r3
 800c20a:	69bb      	ldr	r3, [r7, #24]
 800c20c:	4413      	add	r3, r2
 800c20e:	61bb      	str	r3, [r7, #24]
 800c210:	683b      	ldr	r3, [r7, #0]
 800c212:	781b      	ldrb	r3, [r3, #0]
 800c214:	00da      	lsls	r2, r3, #3
 800c216:	69bb      	ldr	r3, [r7, #24]
 800c218:	4413      	add	r3, r2
 800c21a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c21e:	617b      	str	r3, [r7, #20]
 800c220:	683b      	ldr	r3, [r7, #0]
 800c222:	88db      	ldrh	r3, [r3, #6]
 800c224:	085b      	lsrs	r3, r3, #1
 800c226:	b29b      	uxth	r3, r3
 800c228:	005b      	lsls	r3, r3, #1
 800c22a:	b29a      	uxth	r2, r3
 800c22c:	697b      	ldr	r3, [r7, #20]
 800c22e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c230:	687a      	ldr	r2, [r7, #4]
 800c232:	683b      	ldr	r3, [r7, #0]
 800c234:	781b      	ldrb	r3, [r3, #0]
 800c236:	009b      	lsls	r3, r3, #2
 800c238:	4413      	add	r3, r2
 800c23a:	881b      	ldrh	r3, [r3, #0]
 800c23c:	827b      	strh	r3, [r7, #18]
 800c23e:	8a7b      	ldrh	r3, [r7, #18]
 800c240:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c244:	2b00      	cmp	r3, #0
 800c246:	d01b      	beq.n	800c280 <USB_ActivateEndpoint+0x180>
 800c248:	687a      	ldr	r2, [r7, #4]
 800c24a:	683b      	ldr	r3, [r7, #0]
 800c24c:	781b      	ldrb	r3, [r3, #0]
 800c24e:	009b      	lsls	r3, r3, #2
 800c250:	4413      	add	r3, r2
 800c252:	881b      	ldrh	r3, [r3, #0]
 800c254:	b29b      	uxth	r3, r3
 800c256:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c25a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c25e:	823b      	strh	r3, [r7, #16]
 800c260:	687a      	ldr	r2, [r7, #4]
 800c262:	683b      	ldr	r3, [r7, #0]
 800c264:	781b      	ldrb	r3, [r3, #0]
 800c266:	009b      	lsls	r3, r3, #2
 800c268:	441a      	add	r2, r3
 800c26a:	8a3b      	ldrh	r3, [r7, #16]
 800c26c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c270:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c274:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c278:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c27c:	b29b      	uxth	r3, r3
 800c27e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c280:	683b      	ldr	r3, [r7, #0]
 800c282:	78db      	ldrb	r3, [r3, #3]
 800c284:	2b01      	cmp	r3, #1
 800c286:	d020      	beq.n	800c2ca <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800c288:	687a      	ldr	r2, [r7, #4]
 800c28a:	683b      	ldr	r3, [r7, #0]
 800c28c:	781b      	ldrb	r3, [r3, #0]
 800c28e:	009b      	lsls	r3, r3, #2
 800c290:	4413      	add	r3, r2
 800c292:	881b      	ldrh	r3, [r3, #0]
 800c294:	b29b      	uxth	r3, r3
 800c296:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c29a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c29e:	81bb      	strh	r3, [r7, #12]
 800c2a0:	89bb      	ldrh	r3, [r7, #12]
 800c2a2:	f083 0320 	eor.w	r3, r3, #32
 800c2a6:	81bb      	strh	r3, [r7, #12]
 800c2a8:	687a      	ldr	r2, [r7, #4]
 800c2aa:	683b      	ldr	r3, [r7, #0]
 800c2ac:	781b      	ldrb	r3, [r3, #0]
 800c2ae:	009b      	lsls	r3, r3, #2
 800c2b0:	441a      	add	r2, r3
 800c2b2:	89bb      	ldrh	r3, [r7, #12]
 800c2b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c2b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c2bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c2c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c2c4:	b29b      	uxth	r3, r3
 800c2c6:	8013      	strh	r3, [r2, #0]
 800c2c8:	e3f9      	b.n	800cabe <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c2ca:	687a      	ldr	r2, [r7, #4]
 800c2cc:	683b      	ldr	r3, [r7, #0]
 800c2ce:	781b      	ldrb	r3, [r3, #0]
 800c2d0:	009b      	lsls	r3, r3, #2
 800c2d2:	4413      	add	r3, r2
 800c2d4:	881b      	ldrh	r3, [r3, #0]
 800c2d6:	b29b      	uxth	r3, r3
 800c2d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c2dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c2e0:	81fb      	strh	r3, [r7, #14]
 800c2e2:	687a      	ldr	r2, [r7, #4]
 800c2e4:	683b      	ldr	r3, [r7, #0]
 800c2e6:	781b      	ldrb	r3, [r3, #0]
 800c2e8:	009b      	lsls	r3, r3, #2
 800c2ea:	441a      	add	r2, r3
 800c2ec:	89fb      	ldrh	r3, [r7, #14]
 800c2ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c2f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c2f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c2fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c2fe:	b29b      	uxth	r3, r3
 800c300:	8013      	strh	r3, [r2, #0]
 800c302:	e3dc      	b.n	800cabe <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	633b      	str	r3, [r7, #48]	@ 0x30
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c30e:	b29b      	uxth	r3, r3
 800c310:	461a      	mov	r2, r3
 800c312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c314:	4413      	add	r3, r2
 800c316:	633b      	str	r3, [r7, #48]	@ 0x30
 800c318:	683b      	ldr	r3, [r7, #0]
 800c31a:	781b      	ldrb	r3, [r3, #0]
 800c31c:	00da      	lsls	r2, r3, #3
 800c31e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c320:	4413      	add	r3, r2
 800c322:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800c326:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c328:	683b      	ldr	r3, [r7, #0]
 800c32a:	88db      	ldrh	r3, [r3, #6]
 800c32c:	085b      	lsrs	r3, r3, #1
 800c32e:	b29b      	uxth	r3, r3
 800c330:	005b      	lsls	r3, r3, #1
 800c332:	b29a      	uxth	r2, r3
 800c334:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c336:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c342:	b29b      	uxth	r3, r3
 800c344:	461a      	mov	r2, r3
 800c346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c348:	4413      	add	r3, r2
 800c34a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c34c:	683b      	ldr	r3, [r7, #0]
 800c34e:	781b      	ldrb	r3, [r3, #0]
 800c350:	00da      	lsls	r2, r3, #3
 800c352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c354:	4413      	add	r3, r2
 800c356:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c35a:	627b      	str	r3, [r7, #36]	@ 0x24
 800c35c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c35e:	881b      	ldrh	r3, [r3, #0]
 800c360:	b29b      	uxth	r3, r3
 800c362:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c366:	b29a      	uxth	r2, r3
 800c368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c36a:	801a      	strh	r2, [r3, #0]
 800c36c:	683b      	ldr	r3, [r7, #0]
 800c36e:	691b      	ldr	r3, [r3, #16]
 800c370:	2b00      	cmp	r3, #0
 800c372:	d10a      	bne.n	800c38a <USB_ActivateEndpoint+0x28a>
 800c374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c376:	881b      	ldrh	r3, [r3, #0]
 800c378:	b29b      	uxth	r3, r3
 800c37a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c37e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c382:	b29a      	uxth	r2, r3
 800c384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c386:	801a      	strh	r2, [r3, #0]
 800c388:	e041      	b.n	800c40e <USB_ActivateEndpoint+0x30e>
 800c38a:	683b      	ldr	r3, [r7, #0]
 800c38c:	691b      	ldr	r3, [r3, #16]
 800c38e:	2b3e      	cmp	r3, #62	@ 0x3e
 800c390:	d81c      	bhi.n	800c3cc <USB_ActivateEndpoint+0x2cc>
 800c392:	683b      	ldr	r3, [r7, #0]
 800c394:	691b      	ldr	r3, [r3, #16]
 800c396:	085b      	lsrs	r3, r3, #1
 800c398:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c39c:	683b      	ldr	r3, [r7, #0]
 800c39e:	691b      	ldr	r3, [r3, #16]
 800c3a0:	f003 0301 	and.w	r3, r3, #1
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	d004      	beq.n	800c3b2 <USB_ActivateEndpoint+0x2b2>
 800c3a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c3ac:	3301      	adds	r3, #1
 800c3ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c3b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3b4:	881b      	ldrh	r3, [r3, #0]
 800c3b6:	b29a      	uxth	r2, r3
 800c3b8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c3bc:	b29b      	uxth	r3, r3
 800c3be:	029b      	lsls	r3, r3, #10
 800c3c0:	b29b      	uxth	r3, r3
 800c3c2:	4313      	orrs	r3, r2
 800c3c4:	b29a      	uxth	r2, r3
 800c3c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3c8:	801a      	strh	r2, [r3, #0]
 800c3ca:	e020      	b.n	800c40e <USB_ActivateEndpoint+0x30e>
 800c3cc:	683b      	ldr	r3, [r7, #0]
 800c3ce:	691b      	ldr	r3, [r3, #16]
 800c3d0:	095b      	lsrs	r3, r3, #5
 800c3d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c3d6:	683b      	ldr	r3, [r7, #0]
 800c3d8:	691b      	ldr	r3, [r3, #16]
 800c3da:	f003 031f 	and.w	r3, r3, #31
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d104      	bne.n	800c3ec <USB_ActivateEndpoint+0x2ec>
 800c3e2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c3e6:	3b01      	subs	r3, #1
 800c3e8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c3ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3ee:	881b      	ldrh	r3, [r3, #0]
 800c3f0:	b29a      	uxth	r2, r3
 800c3f2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c3f6:	b29b      	uxth	r3, r3
 800c3f8:	029b      	lsls	r3, r3, #10
 800c3fa:	b29b      	uxth	r3, r3
 800c3fc:	4313      	orrs	r3, r2
 800c3fe:	b29b      	uxth	r3, r3
 800c400:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c404:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c408:	b29a      	uxth	r2, r3
 800c40a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c40c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c40e:	687a      	ldr	r2, [r7, #4]
 800c410:	683b      	ldr	r3, [r7, #0]
 800c412:	781b      	ldrb	r3, [r3, #0]
 800c414:	009b      	lsls	r3, r3, #2
 800c416:	4413      	add	r3, r2
 800c418:	881b      	ldrh	r3, [r3, #0]
 800c41a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800c41c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c41e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c422:	2b00      	cmp	r3, #0
 800c424:	d01b      	beq.n	800c45e <USB_ActivateEndpoint+0x35e>
 800c426:	687a      	ldr	r2, [r7, #4]
 800c428:	683b      	ldr	r3, [r7, #0]
 800c42a:	781b      	ldrb	r3, [r3, #0]
 800c42c:	009b      	lsls	r3, r3, #2
 800c42e:	4413      	add	r3, r2
 800c430:	881b      	ldrh	r3, [r3, #0]
 800c432:	b29b      	uxth	r3, r3
 800c434:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c438:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c43c:	843b      	strh	r3, [r7, #32]
 800c43e:	687a      	ldr	r2, [r7, #4]
 800c440:	683b      	ldr	r3, [r7, #0]
 800c442:	781b      	ldrb	r3, [r3, #0]
 800c444:	009b      	lsls	r3, r3, #2
 800c446:	441a      	add	r2, r3
 800c448:	8c3b      	ldrh	r3, [r7, #32]
 800c44a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c44e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c452:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c456:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c45a:	b29b      	uxth	r3, r3
 800c45c:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800c45e:	683b      	ldr	r3, [r7, #0]
 800c460:	781b      	ldrb	r3, [r3, #0]
 800c462:	2b00      	cmp	r3, #0
 800c464:	d124      	bne.n	800c4b0 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c466:	687a      	ldr	r2, [r7, #4]
 800c468:	683b      	ldr	r3, [r7, #0]
 800c46a:	781b      	ldrb	r3, [r3, #0]
 800c46c:	009b      	lsls	r3, r3, #2
 800c46e:	4413      	add	r3, r2
 800c470:	881b      	ldrh	r3, [r3, #0]
 800c472:	b29b      	uxth	r3, r3
 800c474:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c478:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c47c:	83bb      	strh	r3, [r7, #28]
 800c47e:	8bbb      	ldrh	r3, [r7, #28]
 800c480:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c484:	83bb      	strh	r3, [r7, #28]
 800c486:	8bbb      	ldrh	r3, [r7, #28]
 800c488:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c48c:	83bb      	strh	r3, [r7, #28]
 800c48e:	687a      	ldr	r2, [r7, #4]
 800c490:	683b      	ldr	r3, [r7, #0]
 800c492:	781b      	ldrb	r3, [r3, #0]
 800c494:	009b      	lsls	r3, r3, #2
 800c496:	441a      	add	r2, r3
 800c498:	8bbb      	ldrh	r3, [r7, #28]
 800c49a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c49e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c4a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c4a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c4aa:	b29b      	uxth	r3, r3
 800c4ac:	8013      	strh	r3, [r2, #0]
 800c4ae:	e306      	b.n	800cabe <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800c4b0:	687a      	ldr	r2, [r7, #4]
 800c4b2:	683b      	ldr	r3, [r7, #0]
 800c4b4:	781b      	ldrb	r3, [r3, #0]
 800c4b6:	009b      	lsls	r3, r3, #2
 800c4b8:	4413      	add	r3, r2
 800c4ba:	881b      	ldrh	r3, [r3, #0]
 800c4bc:	b29b      	uxth	r3, r3
 800c4be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c4c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c4c6:	83fb      	strh	r3, [r7, #30]
 800c4c8:	8bfb      	ldrh	r3, [r7, #30]
 800c4ca:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c4ce:	83fb      	strh	r3, [r7, #30]
 800c4d0:	687a      	ldr	r2, [r7, #4]
 800c4d2:	683b      	ldr	r3, [r7, #0]
 800c4d4:	781b      	ldrb	r3, [r3, #0]
 800c4d6:	009b      	lsls	r3, r3, #2
 800c4d8:	441a      	add	r2, r3
 800c4da:	8bfb      	ldrh	r3, [r7, #30]
 800c4dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c4e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c4e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c4e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c4ec:	b29b      	uxth	r3, r3
 800c4ee:	8013      	strh	r3, [r2, #0]
 800c4f0:	e2e5      	b.n	800cabe <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800c4f2:	683b      	ldr	r3, [r7, #0]
 800c4f4:	78db      	ldrb	r3, [r3, #3]
 800c4f6:	2b02      	cmp	r3, #2
 800c4f8:	d11e      	bne.n	800c538 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800c4fa:	687a      	ldr	r2, [r7, #4]
 800c4fc:	683b      	ldr	r3, [r7, #0]
 800c4fe:	781b      	ldrb	r3, [r3, #0]
 800c500:	009b      	lsls	r3, r3, #2
 800c502:	4413      	add	r3, r2
 800c504:	881b      	ldrh	r3, [r3, #0]
 800c506:	b29b      	uxth	r3, r3
 800c508:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c50c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c510:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800c514:	687a      	ldr	r2, [r7, #4]
 800c516:	683b      	ldr	r3, [r7, #0]
 800c518:	781b      	ldrb	r3, [r3, #0]
 800c51a:	009b      	lsls	r3, r3, #2
 800c51c:	441a      	add	r2, r3
 800c51e:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800c522:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c526:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c52a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800c52e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c532:	b29b      	uxth	r3, r3
 800c534:	8013      	strh	r3, [r2, #0]
 800c536:	e01d      	b.n	800c574 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800c538:	687a      	ldr	r2, [r7, #4]
 800c53a:	683b      	ldr	r3, [r7, #0]
 800c53c:	781b      	ldrb	r3, [r3, #0]
 800c53e:	009b      	lsls	r3, r3, #2
 800c540:	4413      	add	r3, r2
 800c542:	881b      	ldrh	r3, [r3, #0]
 800c544:	b29b      	uxth	r3, r3
 800c546:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800c54a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c54e:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800c552:	687a      	ldr	r2, [r7, #4]
 800c554:	683b      	ldr	r3, [r7, #0]
 800c556:	781b      	ldrb	r3, [r3, #0]
 800c558:	009b      	lsls	r3, r3, #2
 800c55a:	441a      	add	r2, r3
 800c55c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800c560:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c564:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c568:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c56c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c570:	b29b      	uxth	r3, r3
 800c572:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c57e:	b29b      	uxth	r3, r3
 800c580:	461a      	mov	r2, r3
 800c582:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c584:	4413      	add	r3, r2
 800c586:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c588:	683b      	ldr	r3, [r7, #0]
 800c58a:	781b      	ldrb	r3, [r3, #0]
 800c58c:	00da      	lsls	r2, r3, #3
 800c58e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c590:	4413      	add	r3, r2
 800c592:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c596:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c598:	683b      	ldr	r3, [r7, #0]
 800c59a:	891b      	ldrh	r3, [r3, #8]
 800c59c:	085b      	lsrs	r3, r3, #1
 800c59e:	b29b      	uxth	r3, r3
 800c5a0:	005b      	lsls	r3, r3, #1
 800c5a2:	b29a      	uxth	r2, r3
 800c5a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c5a6:	801a      	strh	r2, [r3, #0]
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	677b      	str	r3, [r7, #116]	@ 0x74
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c5b2:	b29b      	uxth	r3, r3
 800c5b4:	461a      	mov	r2, r3
 800c5b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c5b8:	4413      	add	r3, r2
 800c5ba:	677b      	str	r3, [r7, #116]	@ 0x74
 800c5bc:	683b      	ldr	r3, [r7, #0]
 800c5be:	781b      	ldrb	r3, [r3, #0]
 800c5c0:	00da      	lsls	r2, r3, #3
 800c5c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c5c4:	4413      	add	r3, r2
 800c5c6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800c5ca:	673b      	str	r3, [r7, #112]	@ 0x70
 800c5cc:	683b      	ldr	r3, [r7, #0]
 800c5ce:	895b      	ldrh	r3, [r3, #10]
 800c5d0:	085b      	lsrs	r3, r3, #1
 800c5d2:	b29b      	uxth	r3, r3
 800c5d4:	005b      	lsls	r3, r3, #1
 800c5d6:	b29a      	uxth	r2, r3
 800c5d8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c5da:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800c5dc:	683b      	ldr	r3, [r7, #0]
 800c5de:	785b      	ldrb	r3, [r3, #1]
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	f040 81af 	bne.w	800c944 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c5e6:	687a      	ldr	r2, [r7, #4]
 800c5e8:	683b      	ldr	r3, [r7, #0]
 800c5ea:	781b      	ldrb	r3, [r3, #0]
 800c5ec:	009b      	lsls	r3, r3, #2
 800c5ee:	4413      	add	r3, r2
 800c5f0:	881b      	ldrh	r3, [r3, #0]
 800c5f2:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800c5f6:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800c5fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d01d      	beq.n	800c63e <USB_ActivateEndpoint+0x53e>
 800c602:	687a      	ldr	r2, [r7, #4]
 800c604:	683b      	ldr	r3, [r7, #0]
 800c606:	781b      	ldrb	r3, [r3, #0]
 800c608:	009b      	lsls	r3, r3, #2
 800c60a:	4413      	add	r3, r2
 800c60c:	881b      	ldrh	r3, [r3, #0]
 800c60e:	b29b      	uxth	r3, r3
 800c610:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c614:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c618:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800c61c:	687a      	ldr	r2, [r7, #4]
 800c61e:	683b      	ldr	r3, [r7, #0]
 800c620:	781b      	ldrb	r3, [r3, #0]
 800c622:	009b      	lsls	r3, r3, #2
 800c624:	441a      	add	r2, r3
 800c626:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800c62a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c62e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c632:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c636:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c63a:	b29b      	uxth	r3, r3
 800c63c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c63e:	687a      	ldr	r2, [r7, #4]
 800c640:	683b      	ldr	r3, [r7, #0]
 800c642:	781b      	ldrb	r3, [r3, #0]
 800c644:	009b      	lsls	r3, r3, #2
 800c646:	4413      	add	r3, r2
 800c648:	881b      	ldrh	r3, [r3, #0]
 800c64a:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800c64e:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800c652:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c656:	2b00      	cmp	r3, #0
 800c658:	d01d      	beq.n	800c696 <USB_ActivateEndpoint+0x596>
 800c65a:	687a      	ldr	r2, [r7, #4]
 800c65c:	683b      	ldr	r3, [r7, #0]
 800c65e:	781b      	ldrb	r3, [r3, #0]
 800c660:	009b      	lsls	r3, r3, #2
 800c662:	4413      	add	r3, r2
 800c664:	881b      	ldrh	r3, [r3, #0]
 800c666:	b29b      	uxth	r3, r3
 800c668:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c66c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c670:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800c674:	687a      	ldr	r2, [r7, #4]
 800c676:	683b      	ldr	r3, [r7, #0]
 800c678:	781b      	ldrb	r3, [r3, #0]
 800c67a:	009b      	lsls	r3, r3, #2
 800c67c:	441a      	add	r2, r3
 800c67e:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800c682:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c686:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c68a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c68e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c692:	b29b      	uxth	r3, r3
 800c694:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800c696:	683b      	ldr	r3, [r7, #0]
 800c698:	785b      	ldrb	r3, [r3, #1]
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	d16b      	bne.n	800c776 <USB_ActivateEndpoint+0x676>
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c6a8:	b29b      	uxth	r3, r3
 800c6aa:	461a      	mov	r2, r3
 800c6ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c6ae:	4413      	add	r3, r2
 800c6b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c6b2:	683b      	ldr	r3, [r7, #0]
 800c6b4:	781b      	ldrb	r3, [r3, #0]
 800c6b6:	00da      	lsls	r2, r3, #3
 800c6b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c6ba:	4413      	add	r3, r2
 800c6bc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c6c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c6c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c6c4:	881b      	ldrh	r3, [r3, #0]
 800c6c6:	b29b      	uxth	r3, r3
 800c6c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c6cc:	b29a      	uxth	r2, r3
 800c6ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c6d0:	801a      	strh	r2, [r3, #0]
 800c6d2:	683b      	ldr	r3, [r7, #0]
 800c6d4:	691b      	ldr	r3, [r3, #16]
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d10a      	bne.n	800c6f0 <USB_ActivateEndpoint+0x5f0>
 800c6da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c6dc:	881b      	ldrh	r3, [r3, #0]
 800c6de:	b29b      	uxth	r3, r3
 800c6e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c6e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c6e8:	b29a      	uxth	r2, r3
 800c6ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c6ec:	801a      	strh	r2, [r3, #0]
 800c6ee:	e05d      	b.n	800c7ac <USB_ActivateEndpoint+0x6ac>
 800c6f0:	683b      	ldr	r3, [r7, #0]
 800c6f2:	691b      	ldr	r3, [r3, #16]
 800c6f4:	2b3e      	cmp	r3, #62	@ 0x3e
 800c6f6:	d81c      	bhi.n	800c732 <USB_ActivateEndpoint+0x632>
 800c6f8:	683b      	ldr	r3, [r7, #0]
 800c6fa:	691b      	ldr	r3, [r3, #16]
 800c6fc:	085b      	lsrs	r3, r3, #1
 800c6fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c702:	683b      	ldr	r3, [r7, #0]
 800c704:	691b      	ldr	r3, [r3, #16]
 800c706:	f003 0301 	and.w	r3, r3, #1
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d004      	beq.n	800c718 <USB_ActivateEndpoint+0x618>
 800c70e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c712:	3301      	adds	r3, #1
 800c714:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c718:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c71a:	881b      	ldrh	r3, [r3, #0]
 800c71c:	b29a      	uxth	r2, r3
 800c71e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c722:	b29b      	uxth	r3, r3
 800c724:	029b      	lsls	r3, r3, #10
 800c726:	b29b      	uxth	r3, r3
 800c728:	4313      	orrs	r3, r2
 800c72a:	b29a      	uxth	r2, r3
 800c72c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c72e:	801a      	strh	r2, [r3, #0]
 800c730:	e03c      	b.n	800c7ac <USB_ActivateEndpoint+0x6ac>
 800c732:	683b      	ldr	r3, [r7, #0]
 800c734:	691b      	ldr	r3, [r3, #16]
 800c736:	095b      	lsrs	r3, r3, #5
 800c738:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c73c:	683b      	ldr	r3, [r7, #0]
 800c73e:	691b      	ldr	r3, [r3, #16]
 800c740:	f003 031f 	and.w	r3, r3, #31
 800c744:	2b00      	cmp	r3, #0
 800c746:	d104      	bne.n	800c752 <USB_ActivateEndpoint+0x652>
 800c748:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c74c:	3b01      	subs	r3, #1
 800c74e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c752:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c754:	881b      	ldrh	r3, [r3, #0]
 800c756:	b29a      	uxth	r2, r3
 800c758:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c75c:	b29b      	uxth	r3, r3
 800c75e:	029b      	lsls	r3, r3, #10
 800c760:	b29b      	uxth	r3, r3
 800c762:	4313      	orrs	r3, r2
 800c764:	b29b      	uxth	r3, r3
 800c766:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c76a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c76e:	b29a      	uxth	r2, r3
 800c770:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c772:	801a      	strh	r2, [r3, #0]
 800c774:	e01a      	b.n	800c7ac <USB_ActivateEndpoint+0x6ac>
 800c776:	683b      	ldr	r3, [r7, #0]
 800c778:	785b      	ldrb	r3, [r3, #1]
 800c77a:	2b01      	cmp	r3, #1
 800c77c:	d116      	bne.n	800c7ac <USB_ActivateEndpoint+0x6ac>
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	657b      	str	r3, [r7, #84]	@ 0x54
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c788:	b29b      	uxth	r3, r3
 800c78a:	461a      	mov	r2, r3
 800c78c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c78e:	4413      	add	r3, r2
 800c790:	657b      	str	r3, [r7, #84]	@ 0x54
 800c792:	683b      	ldr	r3, [r7, #0]
 800c794:	781b      	ldrb	r3, [r3, #0]
 800c796:	00da      	lsls	r2, r3, #3
 800c798:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c79a:	4413      	add	r3, r2
 800c79c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c7a0:	653b      	str	r3, [r7, #80]	@ 0x50
 800c7a2:	683b      	ldr	r3, [r7, #0]
 800c7a4:	691b      	ldr	r3, [r3, #16]
 800c7a6:	b29a      	uxth	r2, r3
 800c7a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c7aa:	801a      	strh	r2, [r3, #0]
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	647b      	str	r3, [r7, #68]	@ 0x44
 800c7b0:	683b      	ldr	r3, [r7, #0]
 800c7b2:	785b      	ldrb	r3, [r3, #1]
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d16b      	bne.n	800c890 <USB_ActivateEndpoint+0x790>
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c7c2:	b29b      	uxth	r3, r3
 800c7c4:	461a      	mov	r2, r3
 800c7c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c7c8:	4413      	add	r3, r2
 800c7ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c7cc:	683b      	ldr	r3, [r7, #0]
 800c7ce:	781b      	ldrb	r3, [r3, #0]
 800c7d0:	00da      	lsls	r2, r3, #3
 800c7d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c7d4:	4413      	add	r3, r2
 800c7d6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c7da:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c7dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7de:	881b      	ldrh	r3, [r3, #0]
 800c7e0:	b29b      	uxth	r3, r3
 800c7e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c7e6:	b29a      	uxth	r2, r3
 800c7e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7ea:	801a      	strh	r2, [r3, #0]
 800c7ec:	683b      	ldr	r3, [r7, #0]
 800c7ee:	691b      	ldr	r3, [r3, #16]
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d10a      	bne.n	800c80a <USB_ActivateEndpoint+0x70a>
 800c7f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7f6:	881b      	ldrh	r3, [r3, #0]
 800c7f8:	b29b      	uxth	r3, r3
 800c7fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c7fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c802:	b29a      	uxth	r2, r3
 800c804:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c806:	801a      	strh	r2, [r3, #0]
 800c808:	e05b      	b.n	800c8c2 <USB_ActivateEndpoint+0x7c2>
 800c80a:	683b      	ldr	r3, [r7, #0]
 800c80c:	691b      	ldr	r3, [r3, #16]
 800c80e:	2b3e      	cmp	r3, #62	@ 0x3e
 800c810:	d81c      	bhi.n	800c84c <USB_ActivateEndpoint+0x74c>
 800c812:	683b      	ldr	r3, [r7, #0]
 800c814:	691b      	ldr	r3, [r3, #16]
 800c816:	085b      	lsrs	r3, r3, #1
 800c818:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c81c:	683b      	ldr	r3, [r7, #0]
 800c81e:	691b      	ldr	r3, [r3, #16]
 800c820:	f003 0301 	and.w	r3, r3, #1
 800c824:	2b00      	cmp	r3, #0
 800c826:	d004      	beq.n	800c832 <USB_ActivateEndpoint+0x732>
 800c828:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c82c:	3301      	adds	r3, #1
 800c82e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c832:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c834:	881b      	ldrh	r3, [r3, #0]
 800c836:	b29a      	uxth	r2, r3
 800c838:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c83c:	b29b      	uxth	r3, r3
 800c83e:	029b      	lsls	r3, r3, #10
 800c840:	b29b      	uxth	r3, r3
 800c842:	4313      	orrs	r3, r2
 800c844:	b29a      	uxth	r2, r3
 800c846:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c848:	801a      	strh	r2, [r3, #0]
 800c84a:	e03a      	b.n	800c8c2 <USB_ActivateEndpoint+0x7c2>
 800c84c:	683b      	ldr	r3, [r7, #0]
 800c84e:	691b      	ldr	r3, [r3, #16]
 800c850:	095b      	lsrs	r3, r3, #5
 800c852:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c856:	683b      	ldr	r3, [r7, #0]
 800c858:	691b      	ldr	r3, [r3, #16]
 800c85a:	f003 031f 	and.w	r3, r3, #31
 800c85e:	2b00      	cmp	r3, #0
 800c860:	d104      	bne.n	800c86c <USB_ActivateEndpoint+0x76c>
 800c862:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c866:	3b01      	subs	r3, #1
 800c868:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c86c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c86e:	881b      	ldrh	r3, [r3, #0]
 800c870:	b29a      	uxth	r2, r3
 800c872:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c876:	b29b      	uxth	r3, r3
 800c878:	029b      	lsls	r3, r3, #10
 800c87a:	b29b      	uxth	r3, r3
 800c87c:	4313      	orrs	r3, r2
 800c87e:	b29b      	uxth	r3, r3
 800c880:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c884:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c888:	b29a      	uxth	r2, r3
 800c88a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c88c:	801a      	strh	r2, [r3, #0]
 800c88e:	e018      	b.n	800c8c2 <USB_ActivateEndpoint+0x7c2>
 800c890:	683b      	ldr	r3, [r7, #0]
 800c892:	785b      	ldrb	r3, [r3, #1]
 800c894:	2b01      	cmp	r3, #1
 800c896:	d114      	bne.n	800c8c2 <USB_ActivateEndpoint+0x7c2>
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c89e:	b29b      	uxth	r3, r3
 800c8a0:	461a      	mov	r2, r3
 800c8a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c8a4:	4413      	add	r3, r2
 800c8a6:	647b      	str	r3, [r7, #68]	@ 0x44
 800c8a8:	683b      	ldr	r3, [r7, #0]
 800c8aa:	781b      	ldrb	r3, [r3, #0]
 800c8ac:	00da      	lsls	r2, r3, #3
 800c8ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c8b0:	4413      	add	r3, r2
 800c8b2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c8b6:	643b      	str	r3, [r7, #64]	@ 0x40
 800c8b8:	683b      	ldr	r3, [r7, #0]
 800c8ba:	691b      	ldr	r3, [r3, #16]
 800c8bc:	b29a      	uxth	r2, r3
 800c8be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c8c0:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c8c2:	687a      	ldr	r2, [r7, #4]
 800c8c4:	683b      	ldr	r3, [r7, #0]
 800c8c6:	781b      	ldrb	r3, [r3, #0]
 800c8c8:	009b      	lsls	r3, r3, #2
 800c8ca:	4413      	add	r3, r2
 800c8cc:	881b      	ldrh	r3, [r3, #0]
 800c8ce:	b29b      	uxth	r3, r3
 800c8d0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c8d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c8d8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800c8da:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c8dc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c8e0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800c8e2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c8e4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c8e8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800c8ea:	687a      	ldr	r2, [r7, #4]
 800c8ec:	683b      	ldr	r3, [r7, #0]
 800c8ee:	781b      	ldrb	r3, [r3, #0]
 800c8f0:	009b      	lsls	r3, r3, #2
 800c8f2:	441a      	add	r2, r3
 800c8f4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c8f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c8fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c8fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c902:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c906:	b29b      	uxth	r3, r3
 800c908:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c90a:	687a      	ldr	r2, [r7, #4]
 800c90c:	683b      	ldr	r3, [r7, #0]
 800c90e:	781b      	ldrb	r3, [r3, #0]
 800c910:	009b      	lsls	r3, r3, #2
 800c912:	4413      	add	r3, r2
 800c914:	881b      	ldrh	r3, [r3, #0]
 800c916:	b29b      	uxth	r3, r3
 800c918:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c91c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c920:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800c922:	687a      	ldr	r2, [r7, #4]
 800c924:	683b      	ldr	r3, [r7, #0]
 800c926:	781b      	ldrb	r3, [r3, #0]
 800c928:	009b      	lsls	r3, r3, #2
 800c92a:	441a      	add	r2, r3
 800c92c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800c92e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c932:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c936:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c93a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c93e:	b29b      	uxth	r3, r3
 800c940:	8013      	strh	r3, [r2, #0]
 800c942:	e0bc      	b.n	800cabe <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c944:	687a      	ldr	r2, [r7, #4]
 800c946:	683b      	ldr	r3, [r7, #0]
 800c948:	781b      	ldrb	r3, [r3, #0]
 800c94a:	009b      	lsls	r3, r3, #2
 800c94c:	4413      	add	r3, r2
 800c94e:	881b      	ldrh	r3, [r3, #0]
 800c950:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800c954:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800c958:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	d01d      	beq.n	800c99c <USB_ActivateEndpoint+0x89c>
 800c960:	687a      	ldr	r2, [r7, #4]
 800c962:	683b      	ldr	r3, [r7, #0]
 800c964:	781b      	ldrb	r3, [r3, #0]
 800c966:	009b      	lsls	r3, r3, #2
 800c968:	4413      	add	r3, r2
 800c96a:	881b      	ldrh	r3, [r3, #0]
 800c96c:	b29b      	uxth	r3, r3
 800c96e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c972:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c976:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800c97a:	687a      	ldr	r2, [r7, #4]
 800c97c:	683b      	ldr	r3, [r7, #0]
 800c97e:	781b      	ldrb	r3, [r3, #0]
 800c980:	009b      	lsls	r3, r3, #2
 800c982:	441a      	add	r2, r3
 800c984:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800c988:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c98c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c990:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c994:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c998:	b29b      	uxth	r3, r3
 800c99a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c99c:	687a      	ldr	r2, [r7, #4]
 800c99e:	683b      	ldr	r3, [r7, #0]
 800c9a0:	781b      	ldrb	r3, [r3, #0]
 800c9a2:	009b      	lsls	r3, r3, #2
 800c9a4:	4413      	add	r3, r2
 800c9a6:	881b      	ldrh	r3, [r3, #0]
 800c9a8:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800c9ac:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800c9b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d01d      	beq.n	800c9f4 <USB_ActivateEndpoint+0x8f4>
 800c9b8:	687a      	ldr	r2, [r7, #4]
 800c9ba:	683b      	ldr	r3, [r7, #0]
 800c9bc:	781b      	ldrb	r3, [r3, #0]
 800c9be:	009b      	lsls	r3, r3, #2
 800c9c0:	4413      	add	r3, r2
 800c9c2:	881b      	ldrh	r3, [r3, #0]
 800c9c4:	b29b      	uxth	r3, r3
 800c9c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c9ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c9ce:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800c9d2:	687a      	ldr	r2, [r7, #4]
 800c9d4:	683b      	ldr	r3, [r7, #0]
 800c9d6:	781b      	ldrb	r3, [r3, #0]
 800c9d8:	009b      	lsls	r3, r3, #2
 800c9da:	441a      	add	r2, r3
 800c9dc:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800c9e0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c9e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c9e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c9ec:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c9f0:	b29b      	uxth	r3, r3
 800c9f2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c9f4:	683b      	ldr	r3, [r7, #0]
 800c9f6:	78db      	ldrb	r3, [r3, #3]
 800c9f8:	2b01      	cmp	r3, #1
 800c9fa:	d024      	beq.n	800ca46 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800c9fc:	687a      	ldr	r2, [r7, #4]
 800c9fe:	683b      	ldr	r3, [r7, #0]
 800ca00:	781b      	ldrb	r3, [r3, #0]
 800ca02:	009b      	lsls	r3, r3, #2
 800ca04:	4413      	add	r3, r2
 800ca06:	881b      	ldrh	r3, [r3, #0]
 800ca08:	b29b      	uxth	r3, r3
 800ca0a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ca0e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ca12:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800ca16:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800ca1a:	f083 0320 	eor.w	r3, r3, #32
 800ca1e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800ca22:	687a      	ldr	r2, [r7, #4]
 800ca24:	683b      	ldr	r3, [r7, #0]
 800ca26:	781b      	ldrb	r3, [r3, #0]
 800ca28:	009b      	lsls	r3, r3, #2
 800ca2a:	441a      	add	r2, r3
 800ca2c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800ca30:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ca34:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ca38:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ca3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ca40:	b29b      	uxth	r3, r3
 800ca42:	8013      	strh	r3, [r2, #0]
 800ca44:	e01d      	b.n	800ca82 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ca46:	687a      	ldr	r2, [r7, #4]
 800ca48:	683b      	ldr	r3, [r7, #0]
 800ca4a:	781b      	ldrb	r3, [r3, #0]
 800ca4c:	009b      	lsls	r3, r3, #2
 800ca4e:	4413      	add	r3, r2
 800ca50:	881b      	ldrh	r3, [r3, #0]
 800ca52:	b29b      	uxth	r3, r3
 800ca54:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ca58:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ca5c:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800ca60:	687a      	ldr	r2, [r7, #4]
 800ca62:	683b      	ldr	r3, [r7, #0]
 800ca64:	781b      	ldrb	r3, [r3, #0]
 800ca66:	009b      	lsls	r3, r3, #2
 800ca68:	441a      	add	r2, r3
 800ca6a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800ca6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ca72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ca76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ca7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ca7e:	b29b      	uxth	r3, r3
 800ca80:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ca82:	687a      	ldr	r2, [r7, #4]
 800ca84:	683b      	ldr	r3, [r7, #0]
 800ca86:	781b      	ldrb	r3, [r3, #0]
 800ca88:	009b      	lsls	r3, r3, #2
 800ca8a:	4413      	add	r3, r2
 800ca8c:	881b      	ldrh	r3, [r3, #0]
 800ca8e:	b29b      	uxth	r3, r3
 800ca90:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ca94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ca98:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800ca9c:	687a      	ldr	r2, [r7, #4]
 800ca9e:	683b      	ldr	r3, [r7, #0]
 800caa0:	781b      	ldrb	r3, [r3, #0]
 800caa2:	009b      	lsls	r3, r3, #2
 800caa4:	441a      	add	r2, r3
 800caa6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800caaa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800caae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cab2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cab6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800caba:	b29b      	uxth	r3, r3
 800cabc:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800cabe:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800cac2:	4618      	mov	r0, r3
 800cac4:	379c      	adds	r7, #156	@ 0x9c
 800cac6:	46bd      	mov	sp, r7
 800cac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cacc:	4770      	bx	lr
 800cace:	bf00      	nop

0800cad0 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800cad0:	b480      	push	{r7}
 800cad2:	b08d      	sub	sp, #52	@ 0x34
 800cad4:	af00      	add	r7, sp, #0
 800cad6:	6078      	str	r0, [r7, #4]
 800cad8:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800cada:	683b      	ldr	r3, [r7, #0]
 800cadc:	7b1b      	ldrb	r3, [r3, #12]
 800cade:	2b00      	cmp	r3, #0
 800cae0:	f040 808e 	bne.w	800cc00 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800cae4:	683b      	ldr	r3, [r7, #0]
 800cae6:	785b      	ldrb	r3, [r3, #1]
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d044      	beq.n	800cb76 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800caec:	687a      	ldr	r2, [r7, #4]
 800caee:	683b      	ldr	r3, [r7, #0]
 800caf0:	781b      	ldrb	r3, [r3, #0]
 800caf2:	009b      	lsls	r3, r3, #2
 800caf4:	4413      	add	r3, r2
 800caf6:	881b      	ldrh	r3, [r3, #0]
 800caf8:	81bb      	strh	r3, [r7, #12]
 800cafa:	89bb      	ldrh	r3, [r7, #12]
 800cafc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	d01b      	beq.n	800cb3c <USB_DeactivateEndpoint+0x6c>
 800cb04:	687a      	ldr	r2, [r7, #4]
 800cb06:	683b      	ldr	r3, [r7, #0]
 800cb08:	781b      	ldrb	r3, [r3, #0]
 800cb0a:	009b      	lsls	r3, r3, #2
 800cb0c:	4413      	add	r3, r2
 800cb0e:	881b      	ldrh	r3, [r3, #0]
 800cb10:	b29b      	uxth	r3, r3
 800cb12:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cb16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cb1a:	817b      	strh	r3, [r7, #10]
 800cb1c:	687a      	ldr	r2, [r7, #4]
 800cb1e:	683b      	ldr	r3, [r7, #0]
 800cb20:	781b      	ldrb	r3, [r3, #0]
 800cb22:	009b      	lsls	r3, r3, #2
 800cb24:	441a      	add	r2, r3
 800cb26:	897b      	ldrh	r3, [r7, #10]
 800cb28:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cb2c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cb30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cb34:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cb38:	b29b      	uxth	r3, r3
 800cb3a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800cb3c:	687a      	ldr	r2, [r7, #4]
 800cb3e:	683b      	ldr	r3, [r7, #0]
 800cb40:	781b      	ldrb	r3, [r3, #0]
 800cb42:	009b      	lsls	r3, r3, #2
 800cb44:	4413      	add	r3, r2
 800cb46:	881b      	ldrh	r3, [r3, #0]
 800cb48:	b29b      	uxth	r3, r3
 800cb4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cb4e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cb52:	813b      	strh	r3, [r7, #8]
 800cb54:	687a      	ldr	r2, [r7, #4]
 800cb56:	683b      	ldr	r3, [r7, #0]
 800cb58:	781b      	ldrb	r3, [r3, #0]
 800cb5a:	009b      	lsls	r3, r3, #2
 800cb5c:	441a      	add	r2, r3
 800cb5e:	893b      	ldrh	r3, [r7, #8]
 800cb60:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cb64:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cb68:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cb6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cb70:	b29b      	uxth	r3, r3
 800cb72:	8013      	strh	r3, [r2, #0]
 800cb74:	e192      	b.n	800ce9c <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800cb76:	687a      	ldr	r2, [r7, #4]
 800cb78:	683b      	ldr	r3, [r7, #0]
 800cb7a:	781b      	ldrb	r3, [r3, #0]
 800cb7c:	009b      	lsls	r3, r3, #2
 800cb7e:	4413      	add	r3, r2
 800cb80:	881b      	ldrh	r3, [r3, #0]
 800cb82:	827b      	strh	r3, [r7, #18]
 800cb84:	8a7b      	ldrh	r3, [r7, #18]
 800cb86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d01b      	beq.n	800cbc6 <USB_DeactivateEndpoint+0xf6>
 800cb8e:	687a      	ldr	r2, [r7, #4]
 800cb90:	683b      	ldr	r3, [r7, #0]
 800cb92:	781b      	ldrb	r3, [r3, #0]
 800cb94:	009b      	lsls	r3, r3, #2
 800cb96:	4413      	add	r3, r2
 800cb98:	881b      	ldrh	r3, [r3, #0]
 800cb9a:	b29b      	uxth	r3, r3
 800cb9c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cba0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cba4:	823b      	strh	r3, [r7, #16]
 800cba6:	687a      	ldr	r2, [r7, #4]
 800cba8:	683b      	ldr	r3, [r7, #0]
 800cbaa:	781b      	ldrb	r3, [r3, #0]
 800cbac:	009b      	lsls	r3, r3, #2
 800cbae:	441a      	add	r2, r3
 800cbb0:	8a3b      	ldrh	r3, [r7, #16]
 800cbb2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cbb6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cbba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cbbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cbc2:	b29b      	uxth	r3, r3
 800cbc4:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800cbc6:	687a      	ldr	r2, [r7, #4]
 800cbc8:	683b      	ldr	r3, [r7, #0]
 800cbca:	781b      	ldrb	r3, [r3, #0]
 800cbcc:	009b      	lsls	r3, r3, #2
 800cbce:	4413      	add	r3, r2
 800cbd0:	881b      	ldrh	r3, [r3, #0]
 800cbd2:	b29b      	uxth	r3, r3
 800cbd4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cbd8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cbdc:	81fb      	strh	r3, [r7, #14]
 800cbde:	687a      	ldr	r2, [r7, #4]
 800cbe0:	683b      	ldr	r3, [r7, #0]
 800cbe2:	781b      	ldrb	r3, [r3, #0]
 800cbe4:	009b      	lsls	r3, r3, #2
 800cbe6:	441a      	add	r2, r3
 800cbe8:	89fb      	ldrh	r3, [r7, #14]
 800cbea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cbee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cbf2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cbf6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cbfa:	b29b      	uxth	r3, r3
 800cbfc:	8013      	strh	r3, [r2, #0]
 800cbfe:	e14d      	b.n	800ce9c <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800cc00:	683b      	ldr	r3, [r7, #0]
 800cc02:	785b      	ldrb	r3, [r3, #1]
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	f040 80a5 	bne.w	800cd54 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800cc0a:	687a      	ldr	r2, [r7, #4]
 800cc0c:	683b      	ldr	r3, [r7, #0]
 800cc0e:	781b      	ldrb	r3, [r3, #0]
 800cc10:	009b      	lsls	r3, r3, #2
 800cc12:	4413      	add	r3, r2
 800cc14:	881b      	ldrh	r3, [r3, #0]
 800cc16:	843b      	strh	r3, [r7, #32]
 800cc18:	8c3b      	ldrh	r3, [r7, #32]
 800cc1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d01b      	beq.n	800cc5a <USB_DeactivateEndpoint+0x18a>
 800cc22:	687a      	ldr	r2, [r7, #4]
 800cc24:	683b      	ldr	r3, [r7, #0]
 800cc26:	781b      	ldrb	r3, [r3, #0]
 800cc28:	009b      	lsls	r3, r3, #2
 800cc2a:	4413      	add	r3, r2
 800cc2c:	881b      	ldrh	r3, [r3, #0]
 800cc2e:	b29b      	uxth	r3, r3
 800cc30:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cc34:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc38:	83fb      	strh	r3, [r7, #30]
 800cc3a:	687a      	ldr	r2, [r7, #4]
 800cc3c:	683b      	ldr	r3, [r7, #0]
 800cc3e:	781b      	ldrb	r3, [r3, #0]
 800cc40:	009b      	lsls	r3, r3, #2
 800cc42:	441a      	add	r2, r3
 800cc44:	8bfb      	ldrh	r3, [r7, #30]
 800cc46:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc4a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc4e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cc52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc56:	b29b      	uxth	r3, r3
 800cc58:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800cc5a:	687a      	ldr	r2, [r7, #4]
 800cc5c:	683b      	ldr	r3, [r7, #0]
 800cc5e:	781b      	ldrb	r3, [r3, #0]
 800cc60:	009b      	lsls	r3, r3, #2
 800cc62:	4413      	add	r3, r2
 800cc64:	881b      	ldrh	r3, [r3, #0]
 800cc66:	83bb      	strh	r3, [r7, #28]
 800cc68:	8bbb      	ldrh	r3, [r7, #28]
 800cc6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d01b      	beq.n	800ccaa <USB_DeactivateEndpoint+0x1da>
 800cc72:	687a      	ldr	r2, [r7, #4]
 800cc74:	683b      	ldr	r3, [r7, #0]
 800cc76:	781b      	ldrb	r3, [r3, #0]
 800cc78:	009b      	lsls	r3, r3, #2
 800cc7a:	4413      	add	r3, r2
 800cc7c:	881b      	ldrh	r3, [r3, #0]
 800cc7e:	b29b      	uxth	r3, r3
 800cc80:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cc84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc88:	837b      	strh	r3, [r7, #26]
 800cc8a:	687a      	ldr	r2, [r7, #4]
 800cc8c:	683b      	ldr	r3, [r7, #0]
 800cc8e:	781b      	ldrb	r3, [r3, #0]
 800cc90:	009b      	lsls	r3, r3, #2
 800cc92:	441a      	add	r2, r3
 800cc94:	8b7b      	ldrh	r3, [r7, #26]
 800cc96:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc9a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc9e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cca2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cca6:	b29b      	uxth	r3, r3
 800cca8:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800ccaa:	687a      	ldr	r2, [r7, #4]
 800ccac:	683b      	ldr	r3, [r7, #0]
 800ccae:	781b      	ldrb	r3, [r3, #0]
 800ccb0:	009b      	lsls	r3, r3, #2
 800ccb2:	4413      	add	r3, r2
 800ccb4:	881b      	ldrh	r3, [r3, #0]
 800ccb6:	b29b      	uxth	r3, r3
 800ccb8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ccbc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ccc0:	833b      	strh	r3, [r7, #24]
 800ccc2:	687a      	ldr	r2, [r7, #4]
 800ccc4:	683b      	ldr	r3, [r7, #0]
 800ccc6:	781b      	ldrb	r3, [r3, #0]
 800ccc8:	009b      	lsls	r3, r3, #2
 800ccca:	441a      	add	r2, r3
 800cccc:	8b3b      	ldrh	r3, [r7, #24]
 800ccce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ccd2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ccd6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ccda:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ccde:	b29b      	uxth	r3, r3
 800cce0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800cce2:	687a      	ldr	r2, [r7, #4]
 800cce4:	683b      	ldr	r3, [r7, #0]
 800cce6:	781b      	ldrb	r3, [r3, #0]
 800cce8:	009b      	lsls	r3, r3, #2
 800ccea:	4413      	add	r3, r2
 800ccec:	881b      	ldrh	r3, [r3, #0]
 800ccee:	b29b      	uxth	r3, r3
 800ccf0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ccf4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ccf8:	82fb      	strh	r3, [r7, #22]
 800ccfa:	687a      	ldr	r2, [r7, #4]
 800ccfc:	683b      	ldr	r3, [r7, #0]
 800ccfe:	781b      	ldrb	r3, [r3, #0]
 800cd00:	009b      	lsls	r3, r3, #2
 800cd02:	441a      	add	r2, r3
 800cd04:	8afb      	ldrh	r3, [r7, #22]
 800cd06:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cd0a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cd0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cd12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cd16:	b29b      	uxth	r3, r3
 800cd18:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800cd1a:	687a      	ldr	r2, [r7, #4]
 800cd1c:	683b      	ldr	r3, [r7, #0]
 800cd1e:	781b      	ldrb	r3, [r3, #0]
 800cd20:	009b      	lsls	r3, r3, #2
 800cd22:	4413      	add	r3, r2
 800cd24:	881b      	ldrh	r3, [r3, #0]
 800cd26:	b29b      	uxth	r3, r3
 800cd28:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cd2c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cd30:	82bb      	strh	r3, [r7, #20]
 800cd32:	687a      	ldr	r2, [r7, #4]
 800cd34:	683b      	ldr	r3, [r7, #0]
 800cd36:	781b      	ldrb	r3, [r3, #0]
 800cd38:	009b      	lsls	r3, r3, #2
 800cd3a:	441a      	add	r2, r3
 800cd3c:	8abb      	ldrh	r3, [r7, #20]
 800cd3e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cd42:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cd46:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cd4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cd4e:	b29b      	uxth	r3, r3
 800cd50:	8013      	strh	r3, [r2, #0]
 800cd52:	e0a3      	b.n	800ce9c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800cd54:	687a      	ldr	r2, [r7, #4]
 800cd56:	683b      	ldr	r3, [r7, #0]
 800cd58:	781b      	ldrb	r3, [r3, #0]
 800cd5a:	009b      	lsls	r3, r3, #2
 800cd5c:	4413      	add	r3, r2
 800cd5e:	881b      	ldrh	r3, [r3, #0]
 800cd60:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800cd62:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800cd64:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d01b      	beq.n	800cda4 <USB_DeactivateEndpoint+0x2d4>
 800cd6c:	687a      	ldr	r2, [r7, #4]
 800cd6e:	683b      	ldr	r3, [r7, #0]
 800cd70:	781b      	ldrb	r3, [r3, #0]
 800cd72:	009b      	lsls	r3, r3, #2
 800cd74:	4413      	add	r3, r2
 800cd76:	881b      	ldrh	r3, [r3, #0]
 800cd78:	b29b      	uxth	r3, r3
 800cd7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cd7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cd82:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800cd84:	687a      	ldr	r2, [r7, #4]
 800cd86:	683b      	ldr	r3, [r7, #0]
 800cd88:	781b      	ldrb	r3, [r3, #0]
 800cd8a:	009b      	lsls	r3, r3, #2
 800cd8c:	441a      	add	r2, r3
 800cd8e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800cd90:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cd94:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cd98:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cd9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cda0:	b29b      	uxth	r3, r3
 800cda2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800cda4:	687a      	ldr	r2, [r7, #4]
 800cda6:	683b      	ldr	r3, [r7, #0]
 800cda8:	781b      	ldrb	r3, [r3, #0]
 800cdaa:	009b      	lsls	r3, r3, #2
 800cdac:	4413      	add	r3, r2
 800cdae:	881b      	ldrh	r3, [r3, #0]
 800cdb0:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800cdb2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800cdb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d01b      	beq.n	800cdf4 <USB_DeactivateEndpoint+0x324>
 800cdbc:	687a      	ldr	r2, [r7, #4]
 800cdbe:	683b      	ldr	r3, [r7, #0]
 800cdc0:	781b      	ldrb	r3, [r3, #0]
 800cdc2:	009b      	lsls	r3, r3, #2
 800cdc4:	4413      	add	r3, r2
 800cdc6:	881b      	ldrh	r3, [r3, #0]
 800cdc8:	b29b      	uxth	r3, r3
 800cdca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cdce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cdd2:	853b      	strh	r3, [r7, #40]	@ 0x28
 800cdd4:	687a      	ldr	r2, [r7, #4]
 800cdd6:	683b      	ldr	r3, [r7, #0]
 800cdd8:	781b      	ldrb	r3, [r3, #0]
 800cdda:	009b      	lsls	r3, r3, #2
 800cddc:	441a      	add	r2, r3
 800cdde:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cde0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cde4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cde8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cdec:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cdf0:	b29b      	uxth	r3, r3
 800cdf2:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800cdf4:	687a      	ldr	r2, [r7, #4]
 800cdf6:	683b      	ldr	r3, [r7, #0]
 800cdf8:	781b      	ldrb	r3, [r3, #0]
 800cdfa:	009b      	lsls	r3, r3, #2
 800cdfc:	4413      	add	r3, r2
 800cdfe:	881b      	ldrh	r3, [r3, #0]
 800ce00:	b29b      	uxth	r3, r3
 800ce02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ce06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ce0a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800ce0c:	687a      	ldr	r2, [r7, #4]
 800ce0e:	683b      	ldr	r3, [r7, #0]
 800ce10:	781b      	ldrb	r3, [r3, #0]
 800ce12:	009b      	lsls	r3, r3, #2
 800ce14:	441a      	add	r2, r3
 800ce16:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ce18:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ce1c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ce20:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ce24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ce28:	b29b      	uxth	r3, r3
 800ce2a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ce2c:	687a      	ldr	r2, [r7, #4]
 800ce2e:	683b      	ldr	r3, [r7, #0]
 800ce30:	781b      	ldrb	r3, [r3, #0]
 800ce32:	009b      	lsls	r3, r3, #2
 800ce34:	4413      	add	r3, r2
 800ce36:	881b      	ldrh	r3, [r3, #0]
 800ce38:	b29b      	uxth	r3, r3
 800ce3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ce3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ce42:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800ce44:	687a      	ldr	r2, [r7, #4]
 800ce46:	683b      	ldr	r3, [r7, #0]
 800ce48:	781b      	ldrb	r3, [r3, #0]
 800ce4a:	009b      	lsls	r3, r3, #2
 800ce4c:	441a      	add	r2, r3
 800ce4e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ce50:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ce54:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ce58:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ce5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ce60:	b29b      	uxth	r3, r3
 800ce62:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ce64:	687a      	ldr	r2, [r7, #4]
 800ce66:	683b      	ldr	r3, [r7, #0]
 800ce68:	781b      	ldrb	r3, [r3, #0]
 800ce6a:	009b      	lsls	r3, r3, #2
 800ce6c:	4413      	add	r3, r2
 800ce6e:	881b      	ldrh	r3, [r3, #0]
 800ce70:	b29b      	uxth	r3, r3
 800ce72:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ce76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ce7a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800ce7c:	687a      	ldr	r2, [r7, #4]
 800ce7e:	683b      	ldr	r3, [r7, #0]
 800ce80:	781b      	ldrb	r3, [r3, #0]
 800ce82:	009b      	lsls	r3, r3, #2
 800ce84:	441a      	add	r2, r3
 800ce86:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ce88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ce8c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ce90:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ce94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ce98:	b29b      	uxth	r3, r3
 800ce9a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800ce9c:	2300      	movs	r3, #0
}
 800ce9e:	4618      	mov	r0, r3
 800cea0:	3734      	adds	r7, #52	@ 0x34
 800cea2:	46bd      	mov	sp, r7
 800cea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cea8:	4770      	bx	lr

0800ceaa <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ceaa:	b580      	push	{r7, lr}
 800ceac:	b0ac      	sub	sp, #176	@ 0xb0
 800ceae:	af00      	add	r7, sp, #0
 800ceb0:	6078      	str	r0, [r7, #4]
 800ceb2:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ceb4:	683b      	ldr	r3, [r7, #0]
 800ceb6:	785b      	ldrb	r3, [r3, #1]
 800ceb8:	2b01      	cmp	r3, #1
 800ceba:	f040 84ca 	bne.w	800d852 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800cebe:	683b      	ldr	r3, [r7, #0]
 800cec0:	699a      	ldr	r2, [r3, #24]
 800cec2:	683b      	ldr	r3, [r7, #0]
 800cec4:	691b      	ldr	r3, [r3, #16]
 800cec6:	429a      	cmp	r2, r3
 800cec8:	d904      	bls.n	800ced4 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800ceca:	683b      	ldr	r3, [r7, #0]
 800cecc:	691b      	ldr	r3, [r3, #16]
 800cece:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ced2:	e003      	b.n	800cedc <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800ced4:	683b      	ldr	r3, [r7, #0]
 800ced6:	699b      	ldr	r3, [r3, #24]
 800ced8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800cedc:	683b      	ldr	r3, [r7, #0]
 800cede:	7b1b      	ldrb	r3, [r3, #12]
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	d122      	bne.n	800cf2a <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800cee4:	683b      	ldr	r3, [r7, #0]
 800cee6:	6959      	ldr	r1, [r3, #20]
 800cee8:	683b      	ldr	r3, [r7, #0]
 800ceea:	88da      	ldrh	r2, [r3, #6]
 800ceec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cef0:	b29b      	uxth	r3, r3
 800cef2:	6878      	ldr	r0, [r7, #4]
 800cef4:	f000 febd 	bl	800dc72 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	613b      	str	r3, [r7, #16]
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cf02:	b29b      	uxth	r3, r3
 800cf04:	461a      	mov	r2, r3
 800cf06:	693b      	ldr	r3, [r7, #16]
 800cf08:	4413      	add	r3, r2
 800cf0a:	613b      	str	r3, [r7, #16]
 800cf0c:	683b      	ldr	r3, [r7, #0]
 800cf0e:	781b      	ldrb	r3, [r3, #0]
 800cf10:	00da      	lsls	r2, r3, #3
 800cf12:	693b      	ldr	r3, [r7, #16]
 800cf14:	4413      	add	r3, r2
 800cf16:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cf1a:	60fb      	str	r3, [r7, #12]
 800cf1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cf20:	b29a      	uxth	r2, r3
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	801a      	strh	r2, [r3, #0]
 800cf26:	f000 bc6f 	b.w	800d808 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800cf2a:	683b      	ldr	r3, [r7, #0]
 800cf2c:	78db      	ldrb	r3, [r3, #3]
 800cf2e:	2b02      	cmp	r3, #2
 800cf30:	f040 831e 	bne.w	800d570 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800cf34:	683b      	ldr	r3, [r7, #0]
 800cf36:	6a1a      	ldr	r2, [r3, #32]
 800cf38:	683b      	ldr	r3, [r7, #0]
 800cf3a:	691b      	ldr	r3, [r3, #16]
 800cf3c:	429a      	cmp	r2, r3
 800cf3e:	f240 82cf 	bls.w	800d4e0 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800cf42:	687a      	ldr	r2, [r7, #4]
 800cf44:	683b      	ldr	r3, [r7, #0]
 800cf46:	781b      	ldrb	r3, [r3, #0]
 800cf48:	009b      	lsls	r3, r3, #2
 800cf4a:	4413      	add	r3, r2
 800cf4c:	881b      	ldrh	r3, [r3, #0]
 800cf4e:	b29b      	uxth	r3, r3
 800cf50:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cf54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cf58:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800cf5c:	687a      	ldr	r2, [r7, #4]
 800cf5e:	683b      	ldr	r3, [r7, #0]
 800cf60:	781b      	ldrb	r3, [r3, #0]
 800cf62:	009b      	lsls	r3, r3, #2
 800cf64:	441a      	add	r2, r3
 800cf66:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800cf6a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cf6e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cf72:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800cf76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cf7a:	b29b      	uxth	r3, r3
 800cf7c:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800cf7e:	683b      	ldr	r3, [r7, #0]
 800cf80:	6a1a      	ldr	r2, [r3, #32]
 800cf82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cf86:	1ad2      	subs	r2, r2, r3
 800cf88:	683b      	ldr	r3, [r7, #0]
 800cf8a:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800cf8c:	687a      	ldr	r2, [r7, #4]
 800cf8e:	683b      	ldr	r3, [r7, #0]
 800cf90:	781b      	ldrb	r3, [r3, #0]
 800cf92:	009b      	lsls	r3, r3, #2
 800cf94:	4413      	add	r3, r2
 800cf96:	881b      	ldrh	r3, [r3, #0]
 800cf98:	b29b      	uxth	r3, r3
 800cf9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	f000 814f 	beq.w	800d242 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	633b      	str	r3, [r7, #48]	@ 0x30
 800cfa8:	683b      	ldr	r3, [r7, #0]
 800cfaa:	785b      	ldrb	r3, [r3, #1]
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d16b      	bne.n	800d088 <USB_EPStartXfer+0x1de>
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cfba:	b29b      	uxth	r3, r3
 800cfbc:	461a      	mov	r2, r3
 800cfbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfc0:	4413      	add	r3, r2
 800cfc2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cfc4:	683b      	ldr	r3, [r7, #0]
 800cfc6:	781b      	ldrb	r3, [r3, #0]
 800cfc8:	00da      	lsls	r2, r3, #3
 800cfca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfcc:	4413      	add	r3, r2
 800cfce:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cfd2:	627b      	str	r3, [r7, #36]	@ 0x24
 800cfd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfd6:	881b      	ldrh	r3, [r3, #0]
 800cfd8:	b29b      	uxth	r3, r3
 800cfda:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cfde:	b29a      	uxth	r2, r3
 800cfe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfe2:	801a      	strh	r2, [r3, #0]
 800cfe4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d10a      	bne.n	800d002 <USB_EPStartXfer+0x158>
 800cfec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfee:	881b      	ldrh	r3, [r3, #0]
 800cff0:	b29b      	uxth	r3, r3
 800cff2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cff6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cffa:	b29a      	uxth	r2, r3
 800cffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cffe:	801a      	strh	r2, [r3, #0]
 800d000:	e05b      	b.n	800d0ba <USB_EPStartXfer+0x210>
 800d002:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d006:	2b3e      	cmp	r3, #62	@ 0x3e
 800d008:	d81c      	bhi.n	800d044 <USB_EPStartXfer+0x19a>
 800d00a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d00e:	085b      	lsrs	r3, r3, #1
 800d010:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d014:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d018:	f003 0301 	and.w	r3, r3, #1
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d004      	beq.n	800d02a <USB_EPStartXfer+0x180>
 800d020:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d024:	3301      	adds	r3, #1
 800d026:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d02a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d02c:	881b      	ldrh	r3, [r3, #0]
 800d02e:	b29a      	uxth	r2, r3
 800d030:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d034:	b29b      	uxth	r3, r3
 800d036:	029b      	lsls	r3, r3, #10
 800d038:	b29b      	uxth	r3, r3
 800d03a:	4313      	orrs	r3, r2
 800d03c:	b29a      	uxth	r2, r3
 800d03e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d040:	801a      	strh	r2, [r3, #0]
 800d042:	e03a      	b.n	800d0ba <USB_EPStartXfer+0x210>
 800d044:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d048:	095b      	lsrs	r3, r3, #5
 800d04a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d04e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d052:	f003 031f 	and.w	r3, r3, #31
 800d056:	2b00      	cmp	r3, #0
 800d058:	d104      	bne.n	800d064 <USB_EPStartXfer+0x1ba>
 800d05a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d05e:	3b01      	subs	r3, #1
 800d060:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d066:	881b      	ldrh	r3, [r3, #0]
 800d068:	b29a      	uxth	r2, r3
 800d06a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d06e:	b29b      	uxth	r3, r3
 800d070:	029b      	lsls	r3, r3, #10
 800d072:	b29b      	uxth	r3, r3
 800d074:	4313      	orrs	r3, r2
 800d076:	b29b      	uxth	r3, r3
 800d078:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d07c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d080:	b29a      	uxth	r2, r3
 800d082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d084:	801a      	strh	r2, [r3, #0]
 800d086:	e018      	b.n	800d0ba <USB_EPStartXfer+0x210>
 800d088:	683b      	ldr	r3, [r7, #0]
 800d08a:	785b      	ldrb	r3, [r3, #1]
 800d08c:	2b01      	cmp	r3, #1
 800d08e:	d114      	bne.n	800d0ba <USB_EPStartXfer+0x210>
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d096:	b29b      	uxth	r3, r3
 800d098:	461a      	mov	r2, r3
 800d09a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d09c:	4413      	add	r3, r2
 800d09e:	633b      	str	r3, [r7, #48]	@ 0x30
 800d0a0:	683b      	ldr	r3, [r7, #0]
 800d0a2:	781b      	ldrb	r3, [r3, #0]
 800d0a4:	00da      	lsls	r2, r3, #3
 800d0a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0a8:	4413      	add	r3, r2
 800d0aa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d0ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d0b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d0b4:	b29a      	uxth	r2, r3
 800d0b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0b8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800d0ba:	683b      	ldr	r3, [r7, #0]
 800d0bc:	895b      	ldrh	r3, [r3, #10]
 800d0be:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d0c2:	683b      	ldr	r3, [r7, #0]
 800d0c4:	6959      	ldr	r1, [r3, #20]
 800d0c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d0ca:	b29b      	uxth	r3, r3
 800d0cc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d0d0:	6878      	ldr	r0, [r7, #4]
 800d0d2:	f000 fdce 	bl	800dc72 <USB_WritePMA>
            ep->xfer_buff += len;
 800d0d6:	683b      	ldr	r3, [r7, #0]
 800d0d8:	695a      	ldr	r2, [r3, #20]
 800d0da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d0de:	441a      	add	r2, r3
 800d0e0:	683b      	ldr	r3, [r7, #0]
 800d0e2:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800d0e4:	683b      	ldr	r3, [r7, #0]
 800d0e6:	6a1a      	ldr	r2, [r3, #32]
 800d0e8:	683b      	ldr	r3, [r7, #0]
 800d0ea:	691b      	ldr	r3, [r3, #16]
 800d0ec:	429a      	cmp	r2, r3
 800d0ee:	d907      	bls.n	800d100 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800d0f0:	683b      	ldr	r3, [r7, #0]
 800d0f2:	6a1a      	ldr	r2, [r3, #32]
 800d0f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d0f8:	1ad2      	subs	r2, r2, r3
 800d0fa:	683b      	ldr	r3, [r7, #0]
 800d0fc:	621a      	str	r2, [r3, #32]
 800d0fe:	e006      	b.n	800d10e <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800d100:	683b      	ldr	r3, [r7, #0]
 800d102:	6a1b      	ldr	r3, [r3, #32]
 800d104:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800d108:	683b      	ldr	r3, [r7, #0]
 800d10a:	2200      	movs	r2, #0
 800d10c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800d10e:	683b      	ldr	r3, [r7, #0]
 800d110:	785b      	ldrb	r3, [r3, #1]
 800d112:	2b00      	cmp	r3, #0
 800d114:	d16b      	bne.n	800d1ee <USB_EPStartXfer+0x344>
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	61bb      	str	r3, [r7, #24]
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d120:	b29b      	uxth	r3, r3
 800d122:	461a      	mov	r2, r3
 800d124:	69bb      	ldr	r3, [r7, #24]
 800d126:	4413      	add	r3, r2
 800d128:	61bb      	str	r3, [r7, #24]
 800d12a:	683b      	ldr	r3, [r7, #0]
 800d12c:	781b      	ldrb	r3, [r3, #0]
 800d12e:	00da      	lsls	r2, r3, #3
 800d130:	69bb      	ldr	r3, [r7, #24]
 800d132:	4413      	add	r3, r2
 800d134:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d138:	617b      	str	r3, [r7, #20]
 800d13a:	697b      	ldr	r3, [r7, #20]
 800d13c:	881b      	ldrh	r3, [r3, #0]
 800d13e:	b29b      	uxth	r3, r3
 800d140:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d144:	b29a      	uxth	r2, r3
 800d146:	697b      	ldr	r3, [r7, #20]
 800d148:	801a      	strh	r2, [r3, #0]
 800d14a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d10a      	bne.n	800d168 <USB_EPStartXfer+0x2be>
 800d152:	697b      	ldr	r3, [r7, #20]
 800d154:	881b      	ldrh	r3, [r3, #0]
 800d156:	b29b      	uxth	r3, r3
 800d158:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d15c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d160:	b29a      	uxth	r2, r3
 800d162:	697b      	ldr	r3, [r7, #20]
 800d164:	801a      	strh	r2, [r3, #0]
 800d166:	e05d      	b.n	800d224 <USB_EPStartXfer+0x37a>
 800d168:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d16c:	2b3e      	cmp	r3, #62	@ 0x3e
 800d16e:	d81c      	bhi.n	800d1aa <USB_EPStartXfer+0x300>
 800d170:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d174:	085b      	lsrs	r3, r3, #1
 800d176:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d17a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d17e:	f003 0301 	and.w	r3, r3, #1
 800d182:	2b00      	cmp	r3, #0
 800d184:	d004      	beq.n	800d190 <USB_EPStartXfer+0x2e6>
 800d186:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d18a:	3301      	adds	r3, #1
 800d18c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d190:	697b      	ldr	r3, [r7, #20]
 800d192:	881b      	ldrh	r3, [r3, #0]
 800d194:	b29a      	uxth	r2, r3
 800d196:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d19a:	b29b      	uxth	r3, r3
 800d19c:	029b      	lsls	r3, r3, #10
 800d19e:	b29b      	uxth	r3, r3
 800d1a0:	4313      	orrs	r3, r2
 800d1a2:	b29a      	uxth	r2, r3
 800d1a4:	697b      	ldr	r3, [r7, #20]
 800d1a6:	801a      	strh	r2, [r3, #0]
 800d1a8:	e03c      	b.n	800d224 <USB_EPStartXfer+0x37a>
 800d1aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d1ae:	095b      	lsrs	r3, r3, #5
 800d1b0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d1b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d1b8:	f003 031f 	and.w	r3, r3, #31
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	d104      	bne.n	800d1ca <USB_EPStartXfer+0x320>
 800d1c0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d1c4:	3b01      	subs	r3, #1
 800d1c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d1ca:	697b      	ldr	r3, [r7, #20]
 800d1cc:	881b      	ldrh	r3, [r3, #0]
 800d1ce:	b29a      	uxth	r2, r3
 800d1d0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d1d4:	b29b      	uxth	r3, r3
 800d1d6:	029b      	lsls	r3, r3, #10
 800d1d8:	b29b      	uxth	r3, r3
 800d1da:	4313      	orrs	r3, r2
 800d1dc:	b29b      	uxth	r3, r3
 800d1de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d1e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d1e6:	b29a      	uxth	r2, r3
 800d1e8:	697b      	ldr	r3, [r7, #20]
 800d1ea:	801a      	strh	r2, [r3, #0]
 800d1ec:	e01a      	b.n	800d224 <USB_EPStartXfer+0x37a>
 800d1ee:	683b      	ldr	r3, [r7, #0]
 800d1f0:	785b      	ldrb	r3, [r3, #1]
 800d1f2:	2b01      	cmp	r3, #1
 800d1f4:	d116      	bne.n	800d224 <USB_EPStartXfer+0x37a>
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	623b      	str	r3, [r7, #32]
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d200:	b29b      	uxth	r3, r3
 800d202:	461a      	mov	r2, r3
 800d204:	6a3b      	ldr	r3, [r7, #32]
 800d206:	4413      	add	r3, r2
 800d208:	623b      	str	r3, [r7, #32]
 800d20a:	683b      	ldr	r3, [r7, #0]
 800d20c:	781b      	ldrb	r3, [r3, #0]
 800d20e:	00da      	lsls	r2, r3, #3
 800d210:	6a3b      	ldr	r3, [r7, #32]
 800d212:	4413      	add	r3, r2
 800d214:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d218:	61fb      	str	r3, [r7, #28]
 800d21a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d21e:	b29a      	uxth	r2, r3
 800d220:	69fb      	ldr	r3, [r7, #28]
 800d222:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800d224:	683b      	ldr	r3, [r7, #0]
 800d226:	891b      	ldrh	r3, [r3, #8]
 800d228:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d22c:	683b      	ldr	r3, [r7, #0]
 800d22e:	6959      	ldr	r1, [r3, #20]
 800d230:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d234:	b29b      	uxth	r3, r3
 800d236:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d23a:	6878      	ldr	r0, [r7, #4]
 800d23c:	f000 fd19 	bl	800dc72 <USB_WritePMA>
 800d240:	e2e2      	b.n	800d808 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800d242:	683b      	ldr	r3, [r7, #0]
 800d244:	785b      	ldrb	r3, [r3, #1]
 800d246:	2b00      	cmp	r3, #0
 800d248:	d16b      	bne.n	800d322 <USB_EPStartXfer+0x478>
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d254:	b29b      	uxth	r3, r3
 800d256:	461a      	mov	r2, r3
 800d258:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d25a:	4413      	add	r3, r2
 800d25c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d25e:	683b      	ldr	r3, [r7, #0]
 800d260:	781b      	ldrb	r3, [r3, #0]
 800d262:	00da      	lsls	r2, r3, #3
 800d264:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d266:	4413      	add	r3, r2
 800d268:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d26c:	647b      	str	r3, [r7, #68]	@ 0x44
 800d26e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d270:	881b      	ldrh	r3, [r3, #0]
 800d272:	b29b      	uxth	r3, r3
 800d274:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d278:	b29a      	uxth	r2, r3
 800d27a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d27c:	801a      	strh	r2, [r3, #0]
 800d27e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d282:	2b00      	cmp	r3, #0
 800d284:	d10a      	bne.n	800d29c <USB_EPStartXfer+0x3f2>
 800d286:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d288:	881b      	ldrh	r3, [r3, #0]
 800d28a:	b29b      	uxth	r3, r3
 800d28c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d290:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d294:	b29a      	uxth	r2, r3
 800d296:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d298:	801a      	strh	r2, [r3, #0]
 800d29a:	e05d      	b.n	800d358 <USB_EPStartXfer+0x4ae>
 800d29c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d2a0:	2b3e      	cmp	r3, #62	@ 0x3e
 800d2a2:	d81c      	bhi.n	800d2de <USB_EPStartXfer+0x434>
 800d2a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d2a8:	085b      	lsrs	r3, r3, #1
 800d2aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d2ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d2b2:	f003 0301 	and.w	r3, r3, #1
 800d2b6:	2b00      	cmp	r3, #0
 800d2b8:	d004      	beq.n	800d2c4 <USB_EPStartXfer+0x41a>
 800d2ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d2be:	3301      	adds	r3, #1
 800d2c0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d2c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d2c6:	881b      	ldrh	r3, [r3, #0]
 800d2c8:	b29a      	uxth	r2, r3
 800d2ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d2ce:	b29b      	uxth	r3, r3
 800d2d0:	029b      	lsls	r3, r3, #10
 800d2d2:	b29b      	uxth	r3, r3
 800d2d4:	4313      	orrs	r3, r2
 800d2d6:	b29a      	uxth	r2, r3
 800d2d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d2da:	801a      	strh	r2, [r3, #0]
 800d2dc:	e03c      	b.n	800d358 <USB_EPStartXfer+0x4ae>
 800d2de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d2e2:	095b      	lsrs	r3, r3, #5
 800d2e4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d2e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d2ec:	f003 031f 	and.w	r3, r3, #31
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	d104      	bne.n	800d2fe <USB_EPStartXfer+0x454>
 800d2f4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d2f8:	3b01      	subs	r3, #1
 800d2fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d2fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d300:	881b      	ldrh	r3, [r3, #0]
 800d302:	b29a      	uxth	r2, r3
 800d304:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d308:	b29b      	uxth	r3, r3
 800d30a:	029b      	lsls	r3, r3, #10
 800d30c:	b29b      	uxth	r3, r3
 800d30e:	4313      	orrs	r3, r2
 800d310:	b29b      	uxth	r3, r3
 800d312:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d316:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d31a:	b29a      	uxth	r2, r3
 800d31c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d31e:	801a      	strh	r2, [r3, #0]
 800d320:	e01a      	b.n	800d358 <USB_EPStartXfer+0x4ae>
 800d322:	683b      	ldr	r3, [r7, #0]
 800d324:	785b      	ldrb	r3, [r3, #1]
 800d326:	2b01      	cmp	r3, #1
 800d328:	d116      	bne.n	800d358 <USB_EPStartXfer+0x4ae>
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	653b      	str	r3, [r7, #80]	@ 0x50
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d334:	b29b      	uxth	r3, r3
 800d336:	461a      	mov	r2, r3
 800d338:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d33a:	4413      	add	r3, r2
 800d33c:	653b      	str	r3, [r7, #80]	@ 0x50
 800d33e:	683b      	ldr	r3, [r7, #0]
 800d340:	781b      	ldrb	r3, [r3, #0]
 800d342:	00da      	lsls	r2, r3, #3
 800d344:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d346:	4413      	add	r3, r2
 800d348:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d34c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d34e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d352:	b29a      	uxth	r2, r3
 800d354:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d356:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800d358:	683b      	ldr	r3, [r7, #0]
 800d35a:	891b      	ldrh	r3, [r3, #8]
 800d35c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d360:	683b      	ldr	r3, [r7, #0]
 800d362:	6959      	ldr	r1, [r3, #20]
 800d364:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d368:	b29b      	uxth	r3, r3
 800d36a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d36e:	6878      	ldr	r0, [r7, #4]
 800d370:	f000 fc7f 	bl	800dc72 <USB_WritePMA>
            ep->xfer_buff += len;
 800d374:	683b      	ldr	r3, [r7, #0]
 800d376:	695a      	ldr	r2, [r3, #20]
 800d378:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d37c:	441a      	add	r2, r3
 800d37e:	683b      	ldr	r3, [r7, #0]
 800d380:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800d382:	683b      	ldr	r3, [r7, #0]
 800d384:	6a1a      	ldr	r2, [r3, #32]
 800d386:	683b      	ldr	r3, [r7, #0]
 800d388:	691b      	ldr	r3, [r3, #16]
 800d38a:	429a      	cmp	r2, r3
 800d38c:	d907      	bls.n	800d39e <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800d38e:	683b      	ldr	r3, [r7, #0]
 800d390:	6a1a      	ldr	r2, [r3, #32]
 800d392:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d396:	1ad2      	subs	r2, r2, r3
 800d398:	683b      	ldr	r3, [r7, #0]
 800d39a:	621a      	str	r2, [r3, #32]
 800d39c:	e006      	b.n	800d3ac <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800d39e:	683b      	ldr	r3, [r7, #0]
 800d3a0:	6a1b      	ldr	r3, [r3, #32]
 800d3a2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800d3a6:	683b      	ldr	r3, [r7, #0]
 800d3a8:	2200      	movs	r2, #0
 800d3aa:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	643b      	str	r3, [r7, #64]	@ 0x40
 800d3b0:	683b      	ldr	r3, [r7, #0]
 800d3b2:	785b      	ldrb	r3, [r3, #1]
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d16b      	bne.n	800d490 <USB_EPStartXfer+0x5e6>
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d3c2:	b29b      	uxth	r3, r3
 800d3c4:	461a      	mov	r2, r3
 800d3c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3c8:	4413      	add	r3, r2
 800d3ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d3cc:	683b      	ldr	r3, [r7, #0]
 800d3ce:	781b      	ldrb	r3, [r3, #0]
 800d3d0:	00da      	lsls	r2, r3, #3
 800d3d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3d4:	4413      	add	r3, r2
 800d3d6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d3da:	637b      	str	r3, [r7, #52]	@ 0x34
 800d3dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d3de:	881b      	ldrh	r3, [r3, #0]
 800d3e0:	b29b      	uxth	r3, r3
 800d3e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d3e6:	b29a      	uxth	r2, r3
 800d3e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d3ea:	801a      	strh	r2, [r3, #0]
 800d3ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d10a      	bne.n	800d40a <USB_EPStartXfer+0x560>
 800d3f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d3f6:	881b      	ldrh	r3, [r3, #0]
 800d3f8:	b29b      	uxth	r3, r3
 800d3fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d3fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d402:	b29a      	uxth	r2, r3
 800d404:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d406:	801a      	strh	r2, [r3, #0]
 800d408:	e05b      	b.n	800d4c2 <USB_EPStartXfer+0x618>
 800d40a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d40e:	2b3e      	cmp	r3, #62	@ 0x3e
 800d410:	d81c      	bhi.n	800d44c <USB_EPStartXfer+0x5a2>
 800d412:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d416:	085b      	lsrs	r3, r3, #1
 800d418:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d41c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d420:	f003 0301 	and.w	r3, r3, #1
 800d424:	2b00      	cmp	r3, #0
 800d426:	d004      	beq.n	800d432 <USB_EPStartXfer+0x588>
 800d428:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d42c:	3301      	adds	r3, #1
 800d42e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d432:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d434:	881b      	ldrh	r3, [r3, #0]
 800d436:	b29a      	uxth	r2, r3
 800d438:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d43c:	b29b      	uxth	r3, r3
 800d43e:	029b      	lsls	r3, r3, #10
 800d440:	b29b      	uxth	r3, r3
 800d442:	4313      	orrs	r3, r2
 800d444:	b29a      	uxth	r2, r3
 800d446:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d448:	801a      	strh	r2, [r3, #0]
 800d44a:	e03a      	b.n	800d4c2 <USB_EPStartXfer+0x618>
 800d44c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d450:	095b      	lsrs	r3, r3, #5
 800d452:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d456:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d45a:	f003 031f 	and.w	r3, r3, #31
 800d45e:	2b00      	cmp	r3, #0
 800d460:	d104      	bne.n	800d46c <USB_EPStartXfer+0x5c2>
 800d462:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d466:	3b01      	subs	r3, #1
 800d468:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d46c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d46e:	881b      	ldrh	r3, [r3, #0]
 800d470:	b29a      	uxth	r2, r3
 800d472:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d476:	b29b      	uxth	r3, r3
 800d478:	029b      	lsls	r3, r3, #10
 800d47a:	b29b      	uxth	r3, r3
 800d47c:	4313      	orrs	r3, r2
 800d47e:	b29b      	uxth	r3, r3
 800d480:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d484:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d488:	b29a      	uxth	r2, r3
 800d48a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d48c:	801a      	strh	r2, [r3, #0]
 800d48e:	e018      	b.n	800d4c2 <USB_EPStartXfer+0x618>
 800d490:	683b      	ldr	r3, [r7, #0]
 800d492:	785b      	ldrb	r3, [r3, #1]
 800d494:	2b01      	cmp	r3, #1
 800d496:	d114      	bne.n	800d4c2 <USB_EPStartXfer+0x618>
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d49e:	b29b      	uxth	r3, r3
 800d4a0:	461a      	mov	r2, r3
 800d4a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d4a4:	4413      	add	r3, r2
 800d4a6:	643b      	str	r3, [r7, #64]	@ 0x40
 800d4a8:	683b      	ldr	r3, [r7, #0]
 800d4aa:	781b      	ldrb	r3, [r3, #0]
 800d4ac:	00da      	lsls	r2, r3, #3
 800d4ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d4b0:	4413      	add	r3, r2
 800d4b2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d4b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d4b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d4bc:	b29a      	uxth	r2, r3
 800d4be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d4c0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800d4c2:	683b      	ldr	r3, [r7, #0]
 800d4c4:	895b      	ldrh	r3, [r3, #10]
 800d4c6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d4ca:	683b      	ldr	r3, [r7, #0]
 800d4cc:	6959      	ldr	r1, [r3, #20]
 800d4ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d4d2:	b29b      	uxth	r3, r3
 800d4d4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d4d8:	6878      	ldr	r0, [r7, #4]
 800d4da:	f000 fbca 	bl	800dc72 <USB_WritePMA>
 800d4de:	e193      	b.n	800d808 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800d4e0:	683b      	ldr	r3, [r7, #0]
 800d4e2:	6a1b      	ldr	r3, [r3, #32]
 800d4e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800d4e8:	687a      	ldr	r2, [r7, #4]
 800d4ea:	683b      	ldr	r3, [r7, #0]
 800d4ec:	781b      	ldrb	r3, [r3, #0]
 800d4ee:	009b      	lsls	r3, r3, #2
 800d4f0:	4413      	add	r3, r2
 800d4f2:	881b      	ldrh	r3, [r3, #0]
 800d4f4:	b29b      	uxth	r3, r3
 800d4f6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800d4fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d4fe:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800d502:	687a      	ldr	r2, [r7, #4]
 800d504:	683b      	ldr	r3, [r7, #0]
 800d506:	781b      	ldrb	r3, [r3, #0]
 800d508:	009b      	lsls	r3, r3, #2
 800d50a:	441a      	add	r2, r3
 800d50c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800d510:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d514:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d518:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d51c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d520:	b29b      	uxth	r3, r3
 800d522:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d52e:	b29b      	uxth	r3, r3
 800d530:	461a      	mov	r2, r3
 800d532:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d534:	4413      	add	r3, r2
 800d536:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d538:	683b      	ldr	r3, [r7, #0]
 800d53a:	781b      	ldrb	r3, [r3, #0]
 800d53c:	00da      	lsls	r2, r3, #3
 800d53e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d540:	4413      	add	r3, r2
 800d542:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d546:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d548:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d54c:	b29a      	uxth	r2, r3
 800d54e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d550:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800d552:	683b      	ldr	r3, [r7, #0]
 800d554:	891b      	ldrh	r3, [r3, #8]
 800d556:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d55a:	683b      	ldr	r3, [r7, #0]
 800d55c:	6959      	ldr	r1, [r3, #20]
 800d55e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d562:	b29b      	uxth	r3, r3
 800d564:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d568:	6878      	ldr	r0, [r7, #4]
 800d56a:	f000 fb82 	bl	800dc72 <USB_WritePMA>
 800d56e:	e14b      	b.n	800d808 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800d570:	683b      	ldr	r3, [r7, #0]
 800d572:	6a1a      	ldr	r2, [r3, #32]
 800d574:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d578:	1ad2      	subs	r2, r2, r3
 800d57a:	683b      	ldr	r3, [r7, #0]
 800d57c:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800d57e:	687a      	ldr	r2, [r7, #4]
 800d580:	683b      	ldr	r3, [r7, #0]
 800d582:	781b      	ldrb	r3, [r3, #0]
 800d584:	009b      	lsls	r3, r3, #2
 800d586:	4413      	add	r3, r2
 800d588:	881b      	ldrh	r3, [r3, #0]
 800d58a:	b29b      	uxth	r3, r3
 800d58c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d590:	2b00      	cmp	r3, #0
 800d592:	f000 809a 	beq.w	800d6ca <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	673b      	str	r3, [r7, #112]	@ 0x70
 800d59a:	683b      	ldr	r3, [r7, #0]
 800d59c:	785b      	ldrb	r3, [r3, #1]
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d16b      	bne.n	800d67a <USB_EPStartXfer+0x7d0>
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d5ac:	b29b      	uxth	r3, r3
 800d5ae:	461a      	mov	r2, r3
 800d5b0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d5b2:	4413      	add	r3, r2
 800d5b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d5b6:	683b      	ldr	r3, [r7, #0]
 800d5b8:	781b      	ldrb	r3, [r3, #0]
 800d5ba:	00da      	lsls	r2, r3, #3
 800d5bc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d5be:	4413      	add	r3, r2
 800d5c0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d5c4:	667b      	str	r3, [r7, #100]	@ 0x64
 800d5c6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d5c8:	881b      	ldrh	r3, [r3, #0]
 800d5ca:	b29b      	uxth	r3, r3
 800d5cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d5d0:	b29a      	uxth	r2, r3
 800d5d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d5d4:	801a      	strh	r2, [r3, #0]
 800d5d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	d10a      	bne.n	800d5f4 <USB_EPStartXfer+0x74a>
 800d5de:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d5e0:	881b      	ldrh	r3, [r3, #0]
 800d5e2:	b29b      	uxth	r3, r3
 800d5e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d5e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d5ec:	b29a      	uxth	r2, r3
 800d5ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d5f0:	801a      	strh	r2, [r3, #0]
 800d5f2:	e05b      	b.n	800d6ac <USB_EPStartXfer+0x802>
 800d5f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d5f8:	2b3e      	cmp	r3, #62	@ 0x3e
 800d5fa:	d81c      	bhi.n	800d636 <USB_EPStartXfer+0x78c>
 800d5fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d600:	085b      	lsrs	r3, r3, #1
 800d602:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d606:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d60a:	f003 0301 	and.w	r3, r3, #1
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d004      	beq.n	800d61c <USB_EPStartXfer+0x772>
 800d612:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d616:	3301      	adds	r3, #1
 800d618:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d61c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d61e:	881b      	ldrh	r3, [r3, #0]
 800d620:	b29a      	uxth	r2, r3
 800d622:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d626:	b29b      	uxth	r3, r3
 800d628:	029b      	lsls	r3, r3, #10
 800d62a:	b29b      	uxth	r3, r3
 800d62c:	4313      	orrs	r3, r2
 800d62e:	b29a      	uxth	r2, r3
 800d630:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d632:	801a      	strh	r2, [r3, #0]
 800d634:	e03a      	b.n	800d6ac <USB_EPStartXfer+0x802>
 800d636:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d63a:	095b      	lsrs	r3, r3, #5
 800d63c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d640:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d644:	f003 031f 	and.w	r3, r3, #31
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d104      	bne.n	800d656 <USB_EPStartXfer+0x7ac>
 800d64c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d650:	3b01      	subs	r3, #1
 800d652:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d656:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d658:	881b      	ldrh	r3, [r3, #0]
 800d65a:	b29a      	uxth	r2, r3
 800d65c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d660:	b29b      	uxth	r3, r3
 800d662:	029b      	lsls	r3, r3, #10
 800d664:	b29b      	uxth	r3, r3
 800d666:	4313      	orrs	r3, r2
 800d668:	b29b      	uxth	r3, r3
 800d66a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d66e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d672:	b29a      	uxth	r2, r3
 800d674:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d676:	801a      	strh	r2, [r3, #0]
 800d678:	e018      	b.n	800d6ac <USB_EPStartXfer+0x802>
 800d67a:	683b      	ldr	r3, [r7, #0]
 800d67c:	785b      	ldrb	r3, [r3, #1]
 800d67e:	2b01      	cmp	r3, #1
 800d680:	d114      	bne.n	800d6ac <USB_EPStartXfer+0x802>
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d688:	b29b      	uxth	r3, r3
 800d68a:	461a      	mov	r2, r3
 800d68c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d68e:	4413      	add	r3, r2
 800d690:	673b      	str	r3, [r7, #112]	@ 0x70
 800d692:	683b      	ldr	r3, [r7, #0]
 800d694:	781b      	ldrb	r3, [r3, #0]
 800d696:	00da      	lsls	r2, r3, #3
 800d698:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d69a:	4413      	add	r3, r2
 800d69c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d6a0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d6a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d6a6:	b29a      	uxth	r2, r3
 800d6a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d6aa:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800d6ac:	683b      	ldr	r3, [r7, #0]
 800d6ae:	895b      	ldrh	r3, [r3, #10]
 800d6b0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d6b4:	683b      	ldr	r3, [r7, #0]
 800d6b6:	6959      	ldr	r1, [r3, #20]
 800d6b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d6bc:	b29b      	uxth	r3, r3
 800d6be:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d6c2:	6878      	ldr	r0, [r7, #4]
 800d6c4:	f000 fad5 	bl	800dc72 <USB_WritePMA>
 800d6c8:	e09e      	b.n	800d808 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800d6ca:	683b      	ldr	r3, [r7, #0]
 800d6cc:	785b      	ldrb	r3, [r3, #1]
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d16b      	bne.n	800d7aa <USB_EPStartXfer+0x900>
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d6dc:	b29b      	uxth	r3, r3
 800d6de:	461a      	mov	r2, r3
 800d6e0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d6e2:	4413      	add	r3, r2
 800d6e4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d6e6:	683b      	ldr	r3, [r7, #0]
 800d6e8:	781b      	ldrb	r3, [r3, #0]
 800d6ea:	00da      	lsls	r2, r3, #3
 800d6ec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d6ee:	4413      	add	r3, r2
 800d6f0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d6f4:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d6f6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d6f8:	881b      	ldrh	r3, [r3, #0]
 800d6fa:	b29b      	uxth	r3, r3
 800d6fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d700:	b29a      	uxth	r2, r3
 800d702:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d704:	801a      	strh	r2, [r3, #0]
 800d706:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d10a      	bne.n	800d724 <USB_EPStartXfer+0x87a>
 800d70e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d710:	881b      	ldrh	r3, [r3, #0]
 800d712:	b29b      	uxth	r3, r3
 800d714:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d718:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d71c:	b29a      	uxth	r2, r3
 800d71e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d720:	801a      	strh	r2, [r3, #0]
 800d722:	e063      	b.n	800d7ec <USB_EPStartXfer+0x942>
 800d724:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d728:	2b3e      	cmp	r3, #62	@ 0x3e
 800d72a:	d81c      	bhi.n	800d766 <USB_EPStartXfer+0x8bc>
 800d72c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d730:	085b      	lsrs	r3, r3, #1
 800d732:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d736:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d73a:	f003 0301 	and.w	r3, r3, #1
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d004      	beq.n	800d74c <USB_EPStartXfer+0x8a2>
 800d742:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d746:	3301      	adds	r3, #1
 800d748:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d74c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d74e:	881b      	ldrh	r3, [r3, #0]
 800d750:	b29a      	uxth	r2, r3
 800d752:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d756:	b29b      	uxth	r3, r3
 800d758:	029b      	lsls	r3, r3, #10
 800d75a:	b29b      	uxth	r3, r3
 800d75c:	4313      	orrs	r3, r2
 800d75e:	b29a      	uxth	r2, r3
 800d760:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d762:	801a      	strh	r2, [r3, #0]
 800d764:	e042      	b.n	800d7ec <USB_EPStartXfer+0x942>
 800d766:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d76a:	095b      	lsrs	r3, r3, #5
 800d76c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d770:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d774:	f003 031f 	and.w	r3, r3, #31
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d104      	bne.n	800d786 <USB_EPStartXfer+0x8dc>
 800d77c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d780:	3b01      	subs	r3, #1
 800d782:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d786:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d788:	881b      	ldrh	r3, [r3, #0]
 800d78a:	b29a      	uxth	r2, r3
 800d78c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d790:	b29b      	uxth	r3, r3
 800d792:	029b      	lsls	r3, r3, #10
 800d794:	b29b      	uxth	r3, r3
 800d796:	4313      	orrs	r3, r2
 800d798:	b29b      	uxth	r3, r3
 800d79a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d79e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d7a2:	b29a      	uxth	r2, r3
 800d7a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d7a6:	801a      	strh	r2, [r3, #0]
 800d7a8:	e020      	b.n	800d7ec <USB_EPStartXfer+0x942>
 800d7aa:	683b      	ldr	r3, [r7, #0]
 800d7ac:	785b      	ldrb	r3, [r3, #1]
 800d7ae:	2b01      	cmp	r3, #1
 800d7b0:	d11c      	bne.n	800d7ec <USB_EPStartXfer+0x942>
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d7be:	b29b      	uxth	r3, r3
 800d7c0:	461a      	mov	r2, r3
 800d7c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d7c6:	4413      	add	r3, r2
 800d7c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d7cc:	683b      	ldr	r3, [r7, #0]
 800d7ce:	781b      	ldrb	r3, [r3, #0]
 800d7d0:	00da      	lsls	r2, r3, #3
 800d7d2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d7d6:	4413      	add	r3, r2
 800d7d8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d7dc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d7e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d7e4:	b29a      	uxth	r2, r3
 800d7e6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d7ea:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800d7ec:	683b      	ldr	r3, [r7, #0]
 800d7ee:	891b      	ldrh	r3, [r3, #8]
 800d7f0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d7f4:	683b      	ldr	r3, [r7, #0]
 800d7f6:	6959      	ldr	r1, [r3, #20]
 800d7f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d7fc:	b29b      	uxth	r3, r3
 800d7fe:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d802:	6878      	ldr	r0, [r7, #4]
 800d804:	f000 fa35 	bl	800dc72 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800d808:	687a      	ldr	r2, [r7, #4]
 800d80a:	683b      	ldr	r3, [r7, #0]
 800d80c:	781b      	ldrb	r3, [r3, #0]
 800d80e:	009b      	lsls	r3, r3, #2
 800d810:	4413      	add	r3, r2
 800d812:	881b      	ldrh	r3, [r3, #0]
 800d814:	b29b      	uxth	r3, r3
 800d816:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d81a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d81e:	817b      	strh	r3, [r7, #10]
 800d820:	897b      	ldrh	r3, [r7, #10]
 800d822:	f083 0310 	eor.w	r3, r3, #16
 800d826:	817b      	strh	r3, [r7, #10]
 800d828:	897b      	ldrh	r3, [r7, #10]
 800d82a:	f083 0320 	eor.w	r3, r3, #32
 800d82e:	817b      	strh	r3, [r7, #10]
 800d830:	687a      	ldr	r2, [r7, #4]
 800d832:	683b      	ldr	r3, [r7, #0]
 800d834:	781b      	ldrb	r3, [r3, #0]
 800d836:	009b      	lsls	r3, r3, #2
 800d838:	441a      	add	r2, r3
 800d83a:	897b      	ldrh	r3, [r7, #10]
 800d83c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d840:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d844:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d848:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d84c:	b29b      	uxth	r3, r3
 800d84e:	8013      	strh	r3, [r2, #0]
 800d850:	e0d5      	b.n	800d9fe <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800d852:	683b      	ldr	r3, [r7, #0]
 800d854:	7b1b      	ldrb	r3, [r3, #12]
 800d856:	2b00      	cmp	r3, #0
 800d858:	d156      	bne.n	800d908 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800d85a:	683b      	ldr	r3, [r7, #0]
 800d85c:	699b      	ldr	r3, [r3, #24]
 800d85e:	2b00      	cmp	r3, #0
 800d860:	d122      	bne.n	800d8a8 <USB_EPStartXfer+0x9fe>
 800d862:	683b      	ldr	r3, [r7, #0]
 800d864:	78db      	ldrb	r3, [r3, #3]
 800d866:	2b00      	cmp	r3, #0
 800d868:	d11e      	bne.n	800d8a8 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800d86a:	687a      	ldr	r2, [r7, #4]
 800d86c:	683b      	ldr	r3, [r7, #0]
 800d86e:	781b      	ldrb	r3, [r3, #0]
 800d870:	009b      	lsls	r3, r3, #2
 800d872:	4413      	add	r3, r2
 800d874:	881b      	ldrh	r3, [r3, #0]
 800d876:	b29b      	uxth	r3, r3
 800d878:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d87c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d880:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800d884:	687a      	ldr	r2, [r7, #4]
 800d886:	683b      	ldr	r3, [r7, #0]
 800d888:	781b      	ldrb	r3, [r3, #0]
 800d88a:	009b      	lsls	r3, r3, #2
 800d88c:	441a      	add	r2, r3
 800d88e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800d892:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d896:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d89a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800d89e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d8a2:	b29b      	uxth	r3, r3
 800d8a4:	8013      	strh	r3, [r2, #0]
 800d8a6:	e01d      	b.n	800d8e4 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800d8a8:	687a      	ldr	r2, [r7, #4]
 800d8aa:	683b      	ldr	r3, [r7, #0]
 800d8ac:	781b      	ldrb	r3, [r3, #0]
 800d8ae:	009b      	lsls	r3, r3, #2
 800d8b0:	4413      	add	r3, r2
 800d8b2:	881b      	ldrh	r3, [r3, #0]
 800d8b4:	b29b      	uxth	r3, r3
 800d8b6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800d8ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d8be:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800d8c2:	687a      	ldr	r2, [r7, #4]
 800d8c4:	683b      	ldr	r3, [r7, #0]
 800d8c6:	781b      	ldrb	r3, [r3, #0]
 800d8c8:	009b      	lsls	r3, r3, #2
 800d8ca:	441a      	add	r2, r3
 800d8cc:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800d8d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d8d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d8d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d8dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d8e0:	b29b      	uxth	r3, r3
 800d8e2:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800d8e4:	683b      	ldr	r3, [r7, #0]
 800d8e6:	699a      	ldr	r2, [r3, #24]
 800d8e8:	683b      	ldr	r3, [r7, #0]
 800d8ea:	691b      	ldr	r3, [r3, #16]
 800d8ec:	429a      	cmp	r2, r3
 800d8ee:	d907      	bls.n	800d900 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800d8f0:	683b      	ldr	r3, [r7, #0]
 800d8f2:	699a      	ldr	r2, [r3, #24]
 800d8f4:	683b      	ldr	r3, [r7, #0]
 800d8f6:	691b      	ldr	r3, [r3, #16]
 800d8f8:	1ad2      	subs	r2, r2, r3
 800d8fa:	683b      	ldr	r3, [r7, #0]
 800d8fc:	619a      	str	r2, [r3, #24]
 800d8fe:	e054      	b.n	800d9aa <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800d900:	683b      	ldr	r3, [r7, #0]
 800d902:	2200      	movs	r2, #0
 800d904:	619a      	str	r2, [r3, #24]
 800d906:	e050      	b.n	800d9aa <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800d908:	683b      	ldr	r3, [r7, #0]
 800d90a:	78db      	ldrb	r3, [r3, #3]
 800d90c:	2b02      	cmp	r3, #2
 800d90e:	d142      	bne.n	800d996 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800d910:	683b      	ldr	r3, [r7, #0]
 800d912:	69db      	ldr	r3, [r3, #28]
 800d914:	2b00      	cmp	r3, #0
 800d916:	d048      	beq.n	800d9aa <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800d918:	687a      	ldr	r2, [r7, #4]
 800d91a:	683b      	ldr	r3, [r7, #0]
 800d91c:	781b      	ldrb	r3, [r3, #0]
 800d91e:	009b      	lsls	r3, r3, #2
 800d920:	4413      	add	r3, r2
 800d922:	881b      	ldrh	r3, [r3, #0]
 800d924:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800d928:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800d92c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d930:	2b00      	cmp	r3, #0
 800d932:	d005      	beq.n	800d940 <USB_EPStartXfer+0xa96>
 800d934:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800d938:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d10b      	bne.n	800d958 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800d940:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800d944:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800d948:	2b00      	cmp	r3, #0
 800d94a:	d12e      	bne.n	800d9aa <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800d94c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800d950:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d954:	2b00      	cmp	r3, #0
 800d956:	d128      	bne.n	800d9aa <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800d958:	687a      	ldr	r2, [r7, #4]
 800d95a:	683b      	ldr	r3, [r7, #0]
 800d95c:	781b      	ldrb	r3, [r3, #0]
 800d95e:	009b      	lsls	r3, r3, #2
 800d960:	4413      	add	r3, r2
 800d962:	881b      	ldrh	r3, [r3, #0]
 800d964:	b29b      	uxth	r3, r3
 800d966:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d96a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d96e:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800d972:	687a      	ldr	r2, [r7, #4]
 800d974:	683b      	ldr	r3, [r7, #0]
 800d976:	781b      	ldrb	r3, [r3, #0]
 800d978:	009b      	lsls	r3, r3, #2
 800d97a:	441a      	add	r2, r3
 800d97c:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800d980:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d984:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d988:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d98c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d990:	b29b      	uxth	r3, r3
 800d992:	8013      	strh	r3, [r2, #0]
 800d994:	e009      	b.n	800d9aa <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800d996:	683b      	ldr	r3, [r7, #0]
 800d998:	78db      	ldrb	r3, [r3, #3]
 800d99a:	2b01      	cmp	r3, #1
 800d99c:	d103      	bne.n	800d9a6 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800d99e:	683b      	ldr	r3, [r7, #0]
 800d9a0:	2200      	movs	r2, #0
 800d9a2:	619a      	str	r2, [r3, #24]
 800d9a4:	e001      	b.n	800d9aa <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800d9a6:	2301      	movs	r3, #1
 800d9a8:	e02a      	b.n	800da00 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d9aa:	687a      	ldr	r2, [r7, #4]
 800d9ac:	683b      	ldr	r3, [r7, #0]
 800d9ae:	781b      	ldrb	r3, [r3, #0]
 800d9b0:	009b      	lsls	r3, r3, #2
 800d9b2:	4413      	add	r3, r2
 800d9b4:	881b      	ldrh	r3, [r3, #0]
 800d9b6:	b29b      	uxth	r3, r3
 800d9b8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d9bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d9c0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800d9c4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800d9c8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800d9cc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800d9d0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800d9d4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d9d8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800d9dc:	687a      	ldr	r2, [r7, #4]
 800d9de:	683b      	ldr	r3, [r7, #0]
 800d9e0:	781b      	ldrb	r3, [r3, #0]
 800d9e2:	009b      	lsls	r3, r3, #2
 800d9e4:	441a      	add	r2, r3
 800d9e6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800d9ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d9ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d9f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d9f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d9fa:	b29b      	uxth	r3, r3
 800d9fc:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800d9fe:	2300      	movs	r3, #0
}
 800da00:	4618      	mov	r0, r3
 800da02:	37b0      	adds	r7, #176	@ 0xb0
 800da04:	46bd      	mov	sp, r7
 800da06:	bd80      	pop	{r7, pc}

0800da08 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800da08:	b480      	push	{r7}
 800da0a:	b085      	sub	sp, #20
 800da0c:	af00      	add	r7, sp, #0
 800da0e:	6078      	str	r0, [r7, #4]
 800da10:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800da12:	683b      	ldr	r3, [r7, #0]
 800da14:	785b      	ldrb	r3, [r3, #1]
 800da16:	2b00      	cmp	r3, #0
 800da18:	d020      	beq.n	800da5c <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800da1a:	687a      	ldr	r2, [r7, #4]
 800da1c:	683b      	ldr	r3, [r7, #0]
 800da1e:	781b      	ldrb	r3, [r3, #0]
 800da20:	009b      	lsls	r3, r3, #2
 800da22:	4413      	add	r3, r2
 800da24:	881b      	ldrh	r3, [r3, #0]
 800da26:	b29b      	uxth	r3, r3
 800da28:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800da2c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800da30:	81bb      	strh	r3, [r7, #12]
 800da32:	89bb      	ldrh	r3, [r7, #12]
 800da34:	f083 0310 	eor.w	r3, r3, #16
 800da38:	81bb      	strh	r3, [r7, #12]
 800da3a:	687a      	ldr	r2, [r7, #4]
 800da3c:	683b      	ldr	r3, [r7, #0]
 800da3e:	781b      	ldrb	r3, [r3, #0]
 800da40:	009b      	lsls	r3, r3, #2
 800da42:	441a      	add	r2, r3
 800da44:	89bb      	ldrh	r3, [r7, #12]
 800da46:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800da4a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800da4e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800da52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800da56:	b29b      	uxth	r3, r3
 800da58:	8013      	strh	r3, [r2, #0]
 800da5a:	e01f      	b.n	800da9c <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800da5c:	687a      	ldr	r2, [r7, #4]
 800da5e:	683b      	ldr	r3, [r7, #0]
 800da60:	781b      	ldrb	r3, [r3, #0]
 800da62:	009b      	lsls	r3, r3, #2
 800da64:	4413      	add	r3, r2
 800da66:	881b      	ldrh	r3, [r3, #0]
 800da68:	b29b      	uxth	r3, r3
 800da6a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800da6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800da72:	81fb      	strh	r3, [r7, #14]
 800da74:	89fb      	ldrh	r3, [r7, #14]
 800da76:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800da7a:	81fb      	strh	r3, [r7, #14]
 800da7c:	687a      	ldr	r2, [r7, #4]
 800da7e:	683b      	ldr	r3, [r7, #0]
 800da80:	781b      	ldrb	r3, [r3, #0]
 800da82:	009b      	lsls	r3, r3, #2
 800da84:	441a      	add	r2, r3
 800da86:	89fb      	ldrh	r3, [r7, #14]
 800da88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800da8c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800da90:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800da94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800da98:	b29b      	uxth	r3, r3
 800da9a:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800da9c:	2300      	movs	r3, #0
}
 800da9e:	4618      	mov	r0, r3
 800daa0:	3714      	adds	r7, #20
 800daa2:	46bd      	mov	sp, r7
 800daa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daa8:	4770      	bx	lr

0800daaa <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800daaa:	b480      	push	{r7}
 800daac:	b087      	sub	sp, #28
 800daae:	af00      	add	r7, sp, #0
 800dab0:	6078      	str	r0, [r7, #4]
 800dab2:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800dab4:	683b      	ldr	r3, [r7, #0]
 800dab6:	785b      	ldrb	r3, [r3, #1]
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d04c      	beq.n	800db56 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800dabc:	687a      	ldr	r2, [r7, #4]
 800dabe:	683b      	ldr	r3, [r7, #0]
 800dac0:	781b      	ldrb	r3, [r3, #0]
 800dac2:	009b      	lsls	r3, r3, #2
 800dac4:	4413      	add	r3, r2
 800dac6:	881b      	ldrh	r3, [r3, #0]
 800dac8:	823b      	strh	r3, [r7, #16]
 800daca:	8a3b      	ldrh	r3, [r7, #16]
 800dacc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	d01b      	beq.n	800db0c <USB_EPClearStall+0x62>
 800dad4:	687a      	ldr	r2, [r7, #4]
 800dad6:	683b      	ldr	r3, [r7, #0]
 800dad8:	781b      	ldrb	r3, [r3, #0]
 800dada:	009b      	lsls	r3, r3, #2
 800dadc:	4413      	add	r3, r2
 800dade:	881b      	ldrh	r3, [r3, #0]
 800dae0:	b29b      	uxth	r3, r3
 800dae2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dae6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800daea:	81fb      	strh	r3, [r7, #14]
 800daec:	687a      	ldr	r2, [r7, #4]
 800daee:	683b      	ldr	r3, [r7, #0]
 800daf0:	781b      	ldrb	r3, [r3, #0]
 800daf2:	009b      	lsls	r3, r3, #2
 800daf4:	441a      	add	r2, r3
 800daf6:	89fb      	ldrh	r3, [r7, #14]
 800daf8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dafc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800db00:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800db04:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800db08:	b29b      	uxth	r3, r3
 800db0a:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800db0c:	683b      	ldr	r3, [r7, #0]
 800db0e:	78db      	ldrb	r3, [r3, #3]
 800db10:	2b01      	cmp	r3, #1
 800db12:	d06c      	beq.n	800dbee <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800db14:	687a      	ldr	r2, [r7, #4]
 800db16:	683b      	ldr	r3, [r7, #0]
 800db18:	781b      	ldrb	r3, [r3, #0]
 800db1a:	009b      	lsls	r3, r3, #2
 800db1c:	4413      	add	r3, r2
 800db1e:	881b      	ldrh	r3, [r3, #0]
 800db20:	b29b      	uxth	r3, r3
 800db22:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800db26:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800db2a:	81bb      	strh	r3, [r7, #12]
 800db2c:	89bb      	ldrh	r3, [r7, #12]
 800db2e:	f083 0320 	eor.w	r3, r3, #32
 800db32:	81bb      	strh	r3, [r7, #12]
 800db34:	687a      	ldr	r2, [r7, #4]
 800db36:	683b      	ldr	r3, [r7, #0]
 800db38:	781b      	ldrb	r3, [r3, #0]
 800db3a:	009b      	lsls	r3, r3, #2
 800db3c:	441a      	add	r2, r3
 800db3e:	89bb      	ldrh	r3, [r7, #12]
 800db40:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800db44:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800db48:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800db4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db50:	b29b      	uxth	r3, r3
 800db52:	8013      	strh	r3, [r2, #0]
 800db54:	e04b      	b.n	800dbee <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800db56:	687a      	ldr	r2, [r7, #4]
 800db58:	683b      	ldr	r3, [r7, #0]
 800db5a:	781b      	ldrb	r3, [r3, #0]
 800db5c:	009b      	lsls	r3, r3, #2
 800db5e:	4413      	add	r3, r2
 800db60:	881b      	ldrh	r3, [r3, #0]
 800db62:	82fb      	strh	r3, [r7, #22]
 800db64:	8afb      	ldrh	r3, [r7, #22]
 800db66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	d01b      	beq.n	800dba6 <USB_EPClearStall+0xfc>
 800db6e:	687a      	ldr	r2, [r7, #4]
 800db70:	683b      	ldr	r3, [r7, #0]
 800db72:	781b      	ldrb	r3, [r3, #0]
 800db74:	009b      	lsls	r3, r3, #2
 800db76:	4413      	add	r3, r2
 800db78:	881b      	ldrh	r3, [r3, #0]
 800db7a:	b29b      	uxth	r3, r3
 800db7c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800db80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800db84:	82bb      	strh	r3, [r7, #20]
 800db86:	687a      	ldr	r2, [r7, #4]
 800db88:	683b      	ldr	r3, [r7, #0]
 800db8a:	781b      	ldrb	r3, [r3, #0]
 800db8c:	009b      	lsls	r3, r3, #2
 800db8e:	441a      	add	r2, r3
 800db90:	8abb      	ldrh	r3, [r7, #20]
 800db92:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800db96:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800db9a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800db9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dba2:	b29b      	uxth	r3, r3
 800dba4:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800dba6:	687a      	ldr	r2, [r7, #4]
 800dba8:	683b      	ldr	r3, [r7, #0]
 800dbaa:	781b      	ldrb	r3, [r3, #0]
 800dbac:	009b      	lsls	r3, r3, #2
 800dbae:	4413      	add	r3, r2
 800dbb0:	881b      	ldrh	r3, [r3, #0]
 800dbb2:	b29b      	uxth	r3, r3
 800dbb4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800dbb8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dbbc:	827b      	strh	r3, [r7, #18]
 800dbbe:	8a7b      	ldrh	r3, [r7, #18]
 800dbc0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800dbc4:	827b      	strh	r3, [r7, #18]
 800dbc6:	8a7b      	ldrh	r3, [r7, #18]
 800dbc8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800dbcc:	827b      	strh	r3, [r7, #18]
 800dbce:	687a      	ldr	r2, [r7, #4]
 800dbd0:	683b      	ldr	r3, [r7, #0]
 800dbd2:	781b      	ldrb	r3, [r3, #0]
 800dbd4:	009b      	lsls	r3, r3, #2
 800dbd6:	441a      	add	r2, r3
 800dbd8:	8a7b      	ldrh	r3, [r7, #18]
 800dbda:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dbde:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dbe2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dbe6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dbea:	b29b      	uxth	r3, r3
 800dbec:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800dbee:	2300      	movs	r3, #0
}
 800dbf0:	4618      	mov	r0, r3
 800dbf2:	371c      	adds	r7, #28
 800dbf4:	46bd      	mov	sp, r7
 800dbf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbfa:	4770      	bx	lr

0800dbfc <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800dbfc:	b480      	push	{r7}
 800dbfe:	b083      	sub	sp, #12
 800dc00:	af00      	add	r7, sp, #0
 800dc02:	6078      	str	r0, [r7, #4]
 800dc04:	460b      	mov	r3, r1
 800dc06:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800dc08:	78fb      	ldrb	r3, [r7, #3]
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d103      	bne.n	800dc16 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	2280      	movs	r2, #128	@ 0x80
 800dc12:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800dc16:	2300      	movs	r3, #0
}
 800dc18:	4618      	mov	r0, r3
 800dc1a:	370c      	adds	r7, #12
 800dc1c:	46bd      	mov	sp, r7
 800dc1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc22:	4770      	bx	lr

0800dc24 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800dc24:	b480      	push	{r7}
 800dc26:	b083      	sub	sp, #12
 800dc28:	af00      	add	r7, sp, #0
 800dc2a:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800dc32:	b29b      	uxth	r3, r3
 800dc34:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dc38:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dc3c:	b29a      	uxth	r2, r3
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800dc44:	2300      	movs	r3, #0
}
 800dc46:	4618      	mov	r0, r3
 800dc48:	370c      	adds	r7, #12
 800dc4a:	46bd      	mov	sp, r7
 800dc4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc50:	4770      	bx	lr

0800dc52 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800dc52:	b480      	push	{r7}
 800dc54:	b085      	sub	sp, #20
 800dc56:	af00      	add	r7, sp, #0
 800dc58:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800dc60:	b29b      	uxth	r3, r3
 800dc62:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800dc64:	68fb      	ldr	r3, [r7, #12]
}
 800dc66:	4618      	mov	r0, r3
 800dc68:	3714      	adds	r7, #20
 800dc6a:	46bd      	mov	sp, r7
 800dc6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc70:	4770      	bx	lr

0800dc72 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800dc72:	b480      	push	{r7}
 800dc74:	b08b      	sub	sp, #44	@ 0x2c
 800dc76:	af00      	add	r7, sp, #0
 800dc78:	60f8      	str	r0, [r7, #12]
 800dc7a:	60b9      	str	r1, [r7, #8]
 800dc7c:	4611      	mov	r1, r2
 800dc7e:	461a      	mov	r2, r3
 800dc80:	460b      	mov	r3, r1
 800dc82:	80fb      	strh	r3, [r7, #6]
 800dc84:	4613      	mov	r3, r2
 800dc86:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800dc88:	88bb      	ldrh	r3, [r7, #4]
 800dc8a:	3301      	adds	r3, #1
 800dc8c:	085b      	lsrs	r3, r3, #1
 800dc8e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800dc90:	68fb      	ldr	r3, [r7, #12]
 800dc92:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800dc94:	68bb      	ldr	r3, [r7, #8]
 800dc96:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800dc98:	88fa      	ldrh	r2, [r7, #6]
 800dc9a:	697b      	ldr	r3, [r7, #20]
 800dc9c:	4413      	add	r3, r2
 800dc9e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800dca2:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800dca4:	69bb      	ldr	r3, [r7, #24]
 800dca6:	627b      	str	r3, [r7, #36]	@ 0x24
 800dca8:	e01c      	b.n	800dce4 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800dcaa:	69fb      	ldr	r3, [r7, #28]
 800dcac:	781b      	ldrb	r3, [r3, #0]
 800dcae:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800dcb0:	69fb      	ldr	r3, [r7, #28]
 800dcb2:	3301      	adds	r3, #1
 800dcb4:	781b      	ldrb	r3, [r3, #0]
 800dcb6:	b21b      	sxth	r3, r3
 800dcb8:	021b      	lsls	r3, r3, #8
 800dcba:	b21a      	sxth	r2, r3
 800dcbc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800dcc0:	4313      	orrs	r3, r2
 800dcc2:	b21b      	sxth	r3, r3
 800dcc4:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800dcc6:	6a3b      	ldr	r3, [r7, #32]
 800dcc8:	8a7a      	ldrh	r2, [r7, #18]
 800dcca:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800dccc:	6a3b      	ldr	r3, [r7, #32]
 800dcce:	3302      	adds	r3, #2
 800dcd0:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800dcd2:	69fb      	ldr	r3, [r7, #28]
 800dcd4:	3301      	adds	r3, #1
 800dcd6:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800dcd8:	69fb      	ldr	r3, [r7, #28]
 800dcda:	3301      	adds	r3, #1
 800dcdc:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800dcde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dce0:	3b01      	subs	r3, #1
 800dce2:	627b      	str	r3, [r7, #36]	@ 0x24
 800dce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	d1df      	bne.n	800dcaa <USB_WritePMA+0x38>
  }
}
 800dcea:	bf00      	nop
 800dcec:	bf00      	nop
 800dcee:	372c      	adds	r7, #44	@ 0x2c
 800dcf0:	46bd      	mov	sp, r7
 800dcf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcf6:	4770      	bx	lr

0800dcf8 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800dcf8:	b480      	push	{r7}
 800dcfa:	b08b      	sub	sp, #44	@ 0x2c
 800dcfc:	af00      	add	r7, sp, #0
 800dcfe:	60f8      	str	r0, [r7, #12]
 800dd00:	60b9      	str	r1, [r7, #8]
 800dd02:	4611      	mov	r1, r2
 800dd04:	461a      	mov	r2, r3
 800dd06:	460b      	mov	r3, r1
 800dd08:	80fb      	strh	r3, [r7, #6]
 800dd0a:	4613      	mov	r3, r2
 800dd0c:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800dd0e:	88bb      	ldrh	r3, [r7, #4]
 800dd10:	085b      	lsrs	r3, r3, #1
 800dd12:	b29b      	uxth	r3, r3
 800dd14:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800dd16:	68fb      	ldr	r3, [r7, #12]
 800dd18:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800dd1a:	68bb      	ldr	r3, [r7, #8]
 800dd1c:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800dd1e:	88fa      	ldrh	r2, [r7, #6]
 800dd20:	697b      	ldr	r3, [r7, #20]
 800dd22:	4413      	add	r3, r2
 800dd24:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800dd28:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800dd2a:	69bb      	ldr	r3, [r7, #24]
 800dd2c:	627b      	str	r3, [r7, #36]	@ 0x24
 800dd2e:	e018      	b.n	800dd62 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800dd30:	6a3b      	ldr	r3, [r7, #32]
 800dd32:	881b      	ldrh	r3, [r3, #0]
 800dd34:	b29b      	uxth	r3, r3
 800dd36:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800dd38:	6a3b      	ldr	r3, [r7, #32]
 800dd3a:	3302      	adds	r3, #2
 800dd3c:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800dd3e:	693b      	ldr	r3, [r7, #16]
 800dd40:	b2da      	uxtb	r2, r3
 800dd42:	69fb      	ldr	r3, [r7, #28]
 800dd44:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800dd46:	69fb      	ldr	r3, [r7, #28]
 800dd48:	3301      	adds	r3, #1
 800dd4a:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800dd4c:	693b      	ldr	r3, [r7, #16]
 800dd4e:	0a1b      	lsrs	r3, r3, #8
 800dd50:	b2da      	uxtb	r2, r3
 800dd52:	69fb      	ldr	r3, [r7, #28]
 800dd54:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800dd56:	69fb      	ldr	r3, [r7, #28]
 800dd58:	3301      	adds	r3, #1
 800dd5a:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800dd5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd5e:	3b01      	subs	r3, #1
 800dd60:	627b      	str	r3, [r7, #36]	@ 0x24
 800dd62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d1e3      	bne.n	800dd30 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800dd68:	88bb      	ldrh	r3, [r7, #4]
 800dd6a:	f003 0301 	and.w	r3, r3, #1
 800dd6e:	b29b      	uxth	r3, r3
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d007      	beq.n	800dd84 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800dd74:	6a3b      	ldr	r3, [r7, #32]
 800dd76:	881b      	ldrh	r3, [r3, #0]
 800dd78:	b29b      	uxth	r3, r3
 800dd7a:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800dd7c:	693b      	ldr	r3, [r7, #16]
 800dd7e:	b2da      	uxtb	r2, r3
 800dd80:	69fb      	ldr	r3, [r7, #28]
 800dd82:	701a      	strb	r2, [r3, #0]
  }
}
 800dd84:	bf00      	nop
 800dd86:	372c      	adds	r7, #44	@ 0x2c
 800dd88:	46bd      	mov	sp, r7
 800dd8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd8e:	4770      	bx	lr

0800dd90 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800dd90:	b580      	push	{r7, lr}
 800dd92:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800dd94:	4907      	ldr	r1, [pc, #28]	@ (800ddb4 <MX_FATFS_Init+0x24>)
 800dd96:	4808      	ldr	r0, [pc, #32]	@ (800ddb8 <MX_FATFS_Init+0x28>)
 800dd98:	f001 fcfa 	bl	800f790 <FATFS_LinkDriver>
 800dd9c:	4603      	mov	r3, r0
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	d002      	beq.n	800dda8 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800dda2:	f04f 33ff 	mov.w	r3, #4294967295
 800dda6:	e003      	b.n	800ddb0 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800dda8:	4b04      	ldr	r3, [pc, #16]	@ (800ddbc <MX_FATFS_Init+0x2c>)
 800ddaa:	2201      	movs	r2, #1
 800ddac:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800ddae:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800ddb0:	4618      	mov	r0, r3
 800ddb2:	bd80      	pop	{r7, pc}
 800ddb4:	200026d8 	.word	0x200026d8
 800ddb8:	20000014 	.word	0x20000014
 800ddbc:	200026dc 	.word	0x200026dc

0800ddc0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800ddc0:	b480      	push	{r7}
 800ddc2:	b083      	sub	sp, #12
 800ddc4:	af00      	add	r7, sp, #0
 800ddc6:	4603      	mov	r3, r0
 800ddc8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800ddca:	4b06      	ldr	r3, [pc, #24]	@ (800dde4 <USER_initialize+0x24>)
 800ddcc:	2201      	movs	r2, #1
 800ddce:	701a      	strb	r2, [r3, #0]
    return Stat;
 800ddd0:	4b04      	ldr	r3, [pc, #16]	@ (800dde4 <USER_initialize+0x24>)
 800ddd2:	781b      	ldrb	r3, [r3, #0]
 800ddd4:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800ddd6:	4618      	mov	r0, r3
 800ddd8:	370c      	adds	r7, #12
 800ddda:	46bd      	mov	sp, r7
 800dddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dde0:	4770      	bx	lr
 800dde2:	bf00      	nop
 800dde4:	20000010 	.word	0x20000010

0800dde8 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800dde8:	b480      	push	{r7}
 800ddea:	b083      	sub	sp, #12
 800ddec:	af00      	add	r7, sp, #0
 800ddee:	4603      	mov	r3, r0
 800ddf0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800ddf2:	4b06      	ldr	r3, [pc, #24]	@ (800de0c <USER_status+0x24>)
 800ddf4:	2201      	movs	r2, #1
 800ddf6:	701a      	strb	r2, [r3, #0]
    return Stat;
 800ddf8:	4b04      	ldr	r3, [pc, #16]	@ (800de0c <USER_status+0x24>)
 800ddfa:	781b      	ldrb	r3, [r3, #0]
 800ddfc:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800ddfe:	4618      	mov	r0, r3
 800de00:	370c      	adds	r7, #12
 800de02:	46bd      	mov	sp, r7
 800de04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de08:	4770      	bx	lr
 800de0a:	bf00      	nop
 800de0c:	20000010 	.word	0x20000010

0800de10 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800de10:	b480      	push	{r7}
 800de12:	b085      	sub	sp, #20
 800de14:	af00      	add	r7, sp, #0
 800de16:	60b9      	str	r1, [r7, #8]
 800de18:	607a      	str	r2, [r7, #4]
 800de1a:	603b      	str	r3, [r7, #0]
 800de1c:	4603      	mov	r3, r0
 800de1e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800de20:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800de22:	4618      	mov	r0, r3
 800de24:	3714      	adds	r7, #20
 800de26:	46bd      	mov	sp, r7
 800de28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de2c:	4770      	bx	lr

0800de2e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800de2e:	b480      	push	{r7}
 800de30:	b085      	sub	sp, #20
 800de32:	af00      	add	r7, sp, #0
 800de34:	60b9      	str	r1, [r7, #8]
 800de36:	607a      	str	r2, [r7, #4]
 800de38:	603b      	str	r3, [r7, #0]
 800de3a:	4603      	mov	r3, r0
 800de3c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800de3e:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800de40:	4618      	mov	r0, r3
 800de42:	3714      	adds	r7, #20
 800de44:	46bd      	mov	sp, r7
 800de46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de4a:	4770      	bx	lr

0800de4c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800de4c:	b480      	push	{r7}
 800de4e:	b085      	sub	sp, #20
 800de50:	af00      	add	r7, sp, #0
 800de52:	4603      	mov	r3, r0
 800de54:	603a      	str	r2, [r7, #0]
 800de56:	71fb      	strb	r3, [r7, #7]
 800de58:	460b      	mov	r3, r1
 800de5a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800de5c:	2301      	movs	r3, #1
 800de5e:	73fb      	strb	r3, [r7, #15]
    return res;
 800de60:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800de62:	4618      	mov	r0, r3
 800de64:	3714      	adds	r7, #20
 800de66:	46bd      	mov	sp, r7
 800de68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de6c:	4770      	bx	lr

0800de6e <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800de6e:	b580      	push	{r7, lr}
 800de70:	b084      	sub	sp, #16
 800de72:	af00      	add	r7, sp, #0
 800de74:	6078      	str	r0, [r7, #4]
 800de76:	460b      	mov	r3, r1
 800de78:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800de7a:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800de7e:	f002 f957 	bl	8010130 <USBD_static_malloc>
 800de82:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800de84:	68fb      	ldr	r3, [r7, #12]
 800de86:	2b00      	cmp	r3, #0
 800de88:	d105      	bne.n	800de96 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	2200      	movs	r2, #0
 800de8e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800de92:	2302      	movs	r3, #2
 800de94:	e066      	b.n	800df64 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	68fa      	ldr	r2, [r7, #12]
 800de9a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	7c1b      	ldrb	r3, [r3, #16]
 800dea2:	2b00      	cmp	r3, #0
 800dea4:	d119      	bne.n	800deda <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800dea6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800deaa:	2202      	movs	r2, #2
 800deac:	2181      	movs	r1, #129	@ 0x81
 800deae:	6878      	ldr	r0, [r7, #4]
 800deb0:	f001 ffe5 	bl	800fe7e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	2201      	movs	r2, #1
 800deb8:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800deba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800debe:	2202      	movs	r2, #2
 800dec0:	2101      	movs	r1, #1
 800dec2:	6878      	ldr	r0, [r7, #4]
 800dec4:	f001 ffdb 	bl	800fe7e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	2201      	movs	r2, #1
 800decc:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	2210      	movs	r2, #16
 800ded4:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800ded8:	e016      	b.n	800df08 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800deda:	2340      	movs	r3, #64	@ 0x40
 800dedc:	2202      	movs	r2, #2
 800dede:	2181      	movs	r1, #129	@ 0x81
 800dee0:	6878      	ldr	r0, [r7, #4]
 800dee2:	f001 ffcc 	bl	800fe7e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	2201      	movs	r2, #1
 800deea:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800deec:	2340      	movs	r3, #64	@ 0x40
 800deee:	2202      	movs	r2, #2
 800def0:	2101      	movs	r1, #1
 800def2:	6878      	ldr	r0, [r7, #4]
 800def4:	f001 ffc3 	bl	800fe7e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	2201      	movs	r2, #1
 800defc:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	2210      	movs	r2, #16
 800df04:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800df08:	2308      	movs	r3, #8
 800df0a:	2203      	movs	r2, #3
 800df0c:	2182      	movs	r1, #130	@ 0x82
 800df0e:	6878      	ldr	r0, [r7, #4]
 800df10:	f001 ffb5 	bl	800fe7e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	2201      	movs	r2, #1
 800df18:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800df22:	681b      	ldr	r3, [r3, #0]
 800df24:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800df26:	68fb      	ldr	r3, [r7, #12]
 800df28:	2200      	movs	r2, #0
 800df2a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800df2e:	68fb      	ldr	r3, [r7, #12]
 800df30:	2200      	movs	r2, #0
 800df32:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	7c1b      	ldrb	r3, [r3, #16]
 800df3a:	2b00      	cmp	r3, #0
 800df3c:	d109      	bne.n	800df52 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800df3e:	68fb      	ldr	r3, [r7, #12]
 800df40:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800df44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800df48:	2101      	movs	r1, #1
 800df4a:	6878      	ldr	r0, [r7, #4]
 800df4c:	f002 f886 	bl	801005c <USBD_LL_PrepareReceive>
 800df50:	e007      	b.n	800df62 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800df52:	68fb      	ldr	r3, [r7, #12]
 800df54:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800df58:	2340      	movs	r3, #64	@ 0x40
 800df5a:	2101      	movs	r1, #1
 800df5c:	6878      	ldr	r0, [r7, #4]
 800df5e:	f002 f87d 	bl	801005c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800df62:	2300      	movs	r3, #0
}
 800df64:	4618      	mov	r0, r3
 800df66:	3710      	adds	r7, #16
 800df68:	46bd      	mov	sp, r7
 800df6a:	bd80      	pop	{r7, pc}

0800df6c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800df6c:	b580      	push	{r7, lr}
 800df6e:	b082      	sub	sp, #8
 800df70:	af00      	add	r7, sp, #0
 800df72:	6078      	str	r0, [r7, #4]
 800df74:	460b      	mov	r3, r1
 800df76:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800df78:	2181      	movs	r1, #129	@ 0x81
 800df7a:	6878      	ldr	r0, [r7, #4]
 800df7c:	f001 ffa5 	bl	800feca <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	2200      	movs	r2, #0
 800df84:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800df86:	2101      	movs	r1, #1
 800df88:	6878      	ldr	r0, [r7, #4]
 800df8a:	f001 ff9e 	bl	800feca <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	2200      	movs	r2, #0
 800df92:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800df96:	2182      	movs	r1, #130	@ 0x82
 800df98:	6878      	ldr	r0, [r7, #4]
 800df9a:	f001 ff96 	bl	800feca <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	2200      	movs	r2, #0
 800dfa2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	2200      	movs	r2, #0
 800dfaa:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d00e      	beq.n	800dfd6 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800dfbe:	685b      	ldr	r3, [r3, #4]
 800dfc0:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800dfc8:	4618      	mov	r0, r3
 800dfca:	f002 f8bf 	bl	801014c <USBD_static_free>
    pdev->pClassData = NULL;
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	2200      	movs	r2, #0
 800dfd2:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800dfd6:	2300      	movs	r3, #0
}
 800dfd8:	4618      	mov	r0, r3
 800dfda:	3708      	adds	r7, #8
 800dfdc:	46bd      	mov	sp, r7
 800dfde:	bd80      	pop	{r7, pc}

0800dfe0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800dfe0:	b580      	push	{r7, lr}
 800dfe2:	b086      	sub	sp, #24
 800dfe4:	af00      	add	r7, sp, #0
 800dfe6:	6078      	str	r0, [r7, #4]
 800dfe8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800dff0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800dff2:	2300      	movs	r3, #0
 800dff4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800dff6:	2300      	movs	r3, #0
 800dff8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800dffa:	2300      	movs	r3, #0
 800dffc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800dffe:	693b      	ldr	r3, [r7, #16]
 800e000:	2b00      	cmp	r3, #0
 800e002:	d101      	bne.n	800e008 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800e004:	2303      	movs	r3, #3
 800e006:	e0af      	b.n	800e168 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e008:	683b      	ldr	r3, [r7, #0]
 800e00a:	781b      	ldrb	r3, [r3, #0]
 800e00c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e010:	2b00      	cmp	r3, #0
 800e012:	d03f      	beq.n	800e094 <USBD_CDC_Setup+0xb4>
 800e014:	2b20      	cmp	r3, #32
 800e016:	f040 809f 	bne.w	800e158 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800e01a:	683b      	ldr	r3, [r7, #0]
 800e01c:	88db      	ldrh	r3, [r3, #6]
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d02e      	beq.n	800e080 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800e022:	683b      	ldr	r3, [r7, #0]
 800e024:	781b      	ldrb	r3, [r3, #0]
 800e026:	b25b      	sxtb	r3, r3
 800e028:	2b00      	cmp	r3, #0
 800e02a:	da16      	bge.n	800e05a <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e032:	689b      	ldr	r3, [r3, #8]
 800e034:	683a      	ldr	r2, [r7, #0]
 800e036:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800e038:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e03a:	683a      	ldr	r2, [r7, #0]
 800e03c:	88d2      	ldrh	r2, [r2, #6]
 800e03e:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800e040:	683b      	ldr	r3, [r7, #0]
 800e042:	88db      	ldrh	r3, [r3, #6]
 800e044:	2b07      	cmp	r3, #7
 800e046:	bf28      	it	cs
 800e048:	2307      	movcs	r3, #7
 800e04a:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800e04c:	693b      	ldr	r3, [r7, #16]
 800e04e:	89fa      	ldrh	r2, [r7, #14]
 800e050:	4619      	mov	r1, r3
 800e052:	6878      	ldr	r0, [r7, #4]
 800e054:	f001 facf 	bl	800f5f6 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800e058:	e085      	b.n	800e166 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800e05a:	683b      	ldr	r3, [r7, #0]
 800e05c:	785a      	ldrb	r2, [r3, #1]
 800e05e:	693b      	ldr	r3, [r7, #16]
 800e060:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800e064:	683b      	ldr	r3, [r7, #0]
 800e066:	88db      	ldrh	r3, [r3, #6]
 800e068:	b2da      	uxtb	r2, r3
 800e06a:	693b      	ldr	r3, [r7, #16]
 800e06c:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800e070:	6939      	ldr	r1, [r7, #16]
 800e072:	683b      	ldr	r3, [r7, #0]
 800e074:	88db      	ldrh	r3, [r3, #6]
 800e076:	461a      	mov	r2, r3
 800e078:	6878      	ldr	r0, [r7, #4]
 800e07a:	f001 fae8 	bl	800f64e <USBD_CtlPrepareRx>
      break;
 800e07e:	e072      	b.n	800e166 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e086:	689b      	ldr	r3, [r3, #8]
 800e088:	683a      	ldr	r2, [r7, #0]
 800e08a:	7850      	ldrb	r0, [r2, #1]
 800e08c:	2200      	movs	r2, #0
 800e08e:	6839      	ldr	r1, [r7, #0]
 800e090:	4798      	blx	r3
      break;
 800e092:	e068      	b.n	800e166 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e094:	683b      	ldr	r3, [r7, #0]
 800e096:	785b      	ldrb	r3, [r3, #1]
 800e098:	2b0b      	cmp	r3, #11
 800e09a:	d852      	bhi.n	800e142 <USBD_CDC_Setup+0x162>
 800e09c:	a201      	add	r2, pc, #4	@ (adr r2, 800e0a4 <USBD_CDC_Setup+0xc4>)
 800e09e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0a2:	bf00      	nop
 800e0a4:	0800e0d5 	.word	0x0800e0d5
 800e0a8:	0800e151 	.word	0x0800e151
 800e0ac:	0800e143 	.word	0x0800e143
 800e0b0:	0800e143 	.word	0x0800e143
 800e0b4:	0800e143 	.word	0x0800e143
 800e0b8:	0800e143 	.word	0x0800e143
 800e0bc:	0800e143 	.word	0x0800e143
 800e0c0:	0800e143 	.word	0x0800e143
 800e0c4:	0800e143 	.word	0x0800e143
 800e0c8:	0800e143 	.word	0x0800e143
 800e0cc:	0800e0ff 	.word	0x0800e0ff
 800e0d0:	0800e129 	.word	0x0800e129
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e0da:	b2db      	uxtb	r3, r3
 800e0dc:	2b03      	cmp	r3, #3
 800e0de:	d107      	bne.n	800e0f0 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800e0e0:	f107 030a 	add.w	r3, r7, #10
 800e0e4:	2202      	movs	r2, #2
 800e0e6:	4619      	mov	r1, r3
 800e0e8:	6878      	ldr	r0, [r7, #4]
 800e0ea:	f001 fa84 	bl	800f5f6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e0ee:	e032      	b.n	800e156 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800e0f0:	6839      	ldr	r1, [r7, #0]
 800e0f2:	6878      	ldr	r0, [r7, #4]
 800e0f4:	f001 fa0e 	bl	800f514 <USBD_CtlError>
            ret = USBD_FAIL;
 800e0f8:	2303      	movs	r3, #3
 800e0fa:	75fb      	strb	r3, [r7, #23]
          break;
 800e0fc:	e02b      	b.n	800e156 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e104:	b2db      	uxtb	r3, r3
 800e106:	2b03      	cmp	r3, #3
 800e108:	d107      	bne.n	800e11a <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800e10a:	f107 030d 	add.w	r3, r7, #13
 800e10e:	2201      	movs	r2, #1
 800e110:	4619      	mov	r1, r3
 800e112:	6878      	ldr	r0, [r7, #4]
 800e114:	f001 fa6f 	bl	800f5f6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e118:	e01d      	b.n	800e156 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800e11a:	6839      	ldr	r1, [r7, #0]
 800e11c:	6878      	ldr	r0, [r7, #4]
 800e11e:	f001 f9f9 	bl	800f514 <USBD_CtlError>
            ret = USBD_FAIL;
 800e122:	2303      	movs	r3, #3
 800e124:	75fb      	strb	r3, [r7, #23]
          break;
 800e126:	e016      	b.n	800e156 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e12e:	b2db      	uxtb	r3, r3
 800e130:	2b03      	cmp	r3, #3
 800e132:	d00f      	beq.n	800e154 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800e134:	6839      	ldr	r1, [r7, #0]
 800e136:	6878      	ldr	r0, [r7, #4]
 800e138:	f001 f9ec 	bl	800f514 <USBD_CtlError>
            ret = USBD_FAIL;
 800e13c:	2303      	movs	r3, #3
 800e13e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800e140:	e008      	b.n	800e154 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800e142:	6839      	ldr	r1, [r7, #0]
 800e144:	6878      	ldr	r0, [r7, #4]
 800e146:	f001 f9e5 	bl	800f514 <USBD_CtlError>
          ret = USBD_FAIL;
 800e14a:	2303      	movs	r3, #3
 800e14c:	75fb      	strb	r3, [r7, #23]
          break;
 800e14e:	e002      	b.n	800e156 <USBD_CDC_Setup+0x176>
          break;
 800e150:	bf00      	nop
 800e152:	e008      	b.n	800e166 <USBD_CDC_Setup+0x186>
          break;
 800e154:	bf00      	nop
      }
      break;
 800e156:	e006      	b.n	800e166 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800e158:	6839      	ldr	r1, [r7, #0]
 800e15a:	6878      	ldr	r0, [r7, #4]
 800e15c:	f001 f9da 	bl	800f514 <USBD_CtlError>
      ret = USBD_FAIL;
 800e160:	2303      	movs	r3, #3
 800e162:	75fb      	strb	r3, [r7, #23]
      break;
 800e164:	bf00      	nop
  }

  return (uint8_t)ret;
 800e166:	7dfb      	ldrb	r3, [r7, #23]
}
 800e168:	4618      	mov	r0, r3
 800e16a:	3718      	adds	r7, #24
 800e16c:	46bd      	mov	sp, r7
 800e16e:	bd80      	pop	{r7, pc}

0800e170 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e170:	b580      	push	{r7, lr}
 800e172:	b084      	sub	sp, #16
 800e174:	af00      	add	r7, sp, #0
 800e176:	6078      	str	r0, [r7, #4]
 800e178:	460b      	mov	r3, r1
 800e17a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e182:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d101      	bne.n	800e192 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e18e:	2303      	movs	r3, #3
 800e190:	e04f      	b.n	800e232 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e198:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800e19a:	78fa      	ldrb	r2, [r7, #3]
 800e19c:	6879      	ldr	r1, [r7, #4]
 800e19e:	4613      	mov	r3, r2
 800e1a0:	009b      	lsls	r3, r3, #2
 800e1a2:	4413      	add	r3, r2
 800e1a4:	009b      	lsls	r3, r3, #2
 800e1a6:	440b      	add	r3, r1
 800e1a8:	3318      	adds	r3, #24
 800e1aa:	681b      	ldr	r3, [r3, #0]
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	d029      	beq.n	800e204 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800e1b0:	78fa      	ldrb	r2, [r7, #3]
 800e1b2:	6879      	ldr	r1, [r7, #4]
 800e1b4:	4613      	mov	r3, r2
 800e1b6:	009b      	lsls	r3, r3, #2
 800e1b8:	4413      	add	r3, r2
 800e1ba:	009b      	lsls	r3, r3, #2
 800e1bc:	440b      	add	r3, r1
 800e1be:	3318      	adds	r3, #24
 800e1c0:	681a      	ldr	r2, [r3, #0]
 800e1c2:	78f9      	ldrb	r1, [r7, #3]
 800e1c4:	68f8      	ldr	r0, [r7, #12]
 800e1c6:	460b      	mov	r3, r1
 800e1c8:	009b      	lsls	r3, r3, #2
 800e1ca:	440b      	add	r3, r1
 800e1cc:	00db      	lsls	r3, r3, #3
 800e1ce:	4403      	add	r3, r0
 800e1d0:	3320      	adds	r3, #32
 800e1d2:	681b      	ldr	r3, [r3, #0]
 800e1d4:	fbb2 f1f3 	udiv	r1, r2, r3
 800e1d8:	fb01 f303 	mul.w	r3, r1, r3
 800e1dc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d110      	bne.n	800e204 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800e1e2:	78fa      	ldrb	r2, [r7, #3]
 800e1e4:	6879      	ldr	r1, [r7, #4]
 800e1e6:	4613      	mov	r3, r2
 800e1e8:	009b      	lsls	r3, r3, #2
 800e1ea:	4413      	add	r3, r2
 800e1ec:	009b      	lsls	r3, r3, #2
 800e1ee:	440b      	add	r3, r1
 800e1f0:	3318      	adds	r3, #24
 800e1f2:	2200      	movs	r2, #0
 800e1f4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800e1f6:	78f9      	ldrb	r1, [r7, #3]
 800e1f8:	2300      	movs	r3, #0
 800e1fa:	2200      	movs	r2, #0
 800e1fc:	6878      	ldr	r0, [r7, #4]
 800e1fe:	f001 ff0c 	bl	801001a <USBD_LL_Transmit>
 800e202:	e015      	b.n	800e230 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800e204:	68bb      	ldr	r3, [r7, #8]
 800e206:	2200      	movs	r2, #0
 800e208:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e212:	691b      	ldr	r3, [r3, #16]
 800e214:	2b00      	cmp	r3, #0
 800e216:	d00b      	beq.n	800e230 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e21e:	691b      	ldr	r3, [r3, #16]
 800e220:	68ba      	ldr	r2, [r7, #8]
 800e222:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800e226:	68ba      	ldr	r2, [r7, #8]
 800e228:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800e22c:	78fa      	ldrb	r2, [r7, #3]
 800e22e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800e230:	2300      	movs	r3, #0
}
 800e232:	4618      	mov	r0, r3
 800e234:	3710      	adds	r7, #16
 800e236:	46bd      	mov	sp, r7
 800e238:	bd80      	pop	{r7, pc}

0800e23a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e23a:	b580      	push	{r7, lr}
 800e23c:	b084      	sub	sp, #16
 800e23e:	af00      	add	r7, sp, #0
 800e240:	6078      	str	r0, [r7, #4]
 800e242:	460b      	mov	r3, r1
 800e244:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e24c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e254:	2b00      	cmp	r3, #0
 800e256:	d101      	bne.n	800e25c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e258:	2303      	movs	r3, #3
 800e25a:	e015      	b.n	800e288 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800e25c:	78fb      	ldrb	r3, [r7, #3]
 800e25e:	4619      	mov	r1, r3
 800e260:	6878      	ldr	r0, [r7, #4]
 800e262:	f001 ff1c 	bl	801009e <USBD_LL_GetRxDataSize>
 800e266:	4602      	mov	r2, r0
 800e268:	68fb      	ldr	r3, [r7, #12]
 800e26a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e274:	68db      	ldr	r3, [r3, #12]
 800e276:	68fa      	ldr	r2, [r7, #12]
 800e278:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800e27c:	68fa      	ldr	r2, [r7, #12]
 800e27e:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800e282:	4611      	mov	r1, r2
 800e284:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800e286:	2300      	movs	r3, #0
}
 800e288:	4618      	mov	r0, r3
 800e28a:	3710      	adds	r7, #16
 800e28c:	46bd      	mov	sp, r7
 800e28e:	bd80      	pop	{r7, pc}

0800e290 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800e290:	b580      	push	{r7, lr}
 800e292:	b084      	sub	sp, #16
 800e294:	af00      	add	r7, sp, #0
 800e296:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e29e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	d101      	bne.n	800e2aa <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800e2a6:	2303      	movs	r3, #3
 800e2a8:	e01a      	b.n	800e2e0 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d014      	beq.n	800e2de <USBD_CDC_EP0_RxReady+0x4e>
 800e2b4:	68fb      	ldr	r3, [r7, #12]
 800e2b6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800e2ba:	2bff      	cmp	r3, #255	@ 0xff
 800e2bc:	d00f      	beq.n	800e2de <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e2c4:	689b      	ldr	r3, [r3, #8]
 800e2c6:	68fa      	ldr	r2, [r7, #12]
 800e2c8:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800e2cc:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800e2ce:	68fa      	ldr	r2, [r7, #12]
 800e2d0:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e2d4:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800e2d6:	68fb      	ldr	r3, [r7, #12]
 800e2d8:	22ff      	movs	r2, #255	@ 0xff
 800e2da:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800e2de:	2300      	movs	r3, #0
}
 800e2e0:	4618      	mov	r0, r3
 800e2e2:	3710      	adds	r7, #16
 800e2e4:	46bd      	mov	sp, r7
 800e2e6:	bd80      	pop	{r7, pc}

0800e2e8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800e2e8:	b480      	push	{r7}
 800e2ea:	b083      	sub	sp, #12
 800e2ec:	af00      	add	r7, sp, #0
 800e2ee:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	2243      	movs	r2, #67	@ 0x43
 800e2f4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800e2f6:	4b03      	ldr	r3, [pc, #12]	@ (800e304 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800e2f8:	4618      	mov	r0, r3
 800e2fa:	370c      	adds	r7, #12
 800e2fc:	46bd      	mov	sp, r7
 800e2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e302:	4770      	bx	lr
 800e304:	200000b0 	.word	0x200000b0

0800e308 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800e308:	b480      	push	{r7}
 800e30a:	b083      	sub	sp, #12
 800e30c:	af00      	add	r7, sp, #0
 800e30e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	2243      	movs	r2, #67	@ 0x43
 800e314:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800e316:	4b03      	ldr	r3, [pc, #12]	@ (800e324 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800e318:	4618      	mov	r0, r3
 800e31a:	370c      	adds	r7, #12
 800e31c:	46bd      	mov	sp, r7
 800e31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e322:	4770      	bx	lr
 800e324:	2000006c 	.word	0x2000006c

0800e328 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800e328:	b480      	push	{r7}
 800e32a:	b083      	sub	sp, #12
 800e32c:	af00      	add	r7, sp, #0
 800e32e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	2243      	movs	r2, #67	@ 0x43
 800e334:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800e336:	4b03      	ldr	r3, [pc, #12]	@ (800e344 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800e338:	4618      	mov	r0, r3
 800e33a:	370c      	adds	r7, #12
 800e33c:	46bd      	mov	sp, r7
 800e33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e342:	4770      	bx	lr
 800e344:	200000f4 	.word	0x200000f4

0800e348 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800e348:	b480      	push	{r7}
 800e34a:	b083      	sub	sp, #12
 800e34c:	af00      	add	r7, sp, #0
 800e34e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	220a      	movs	r2, #10
 800e354:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800e356:	4b03      	ldr	r3, [pc, #12]	@ (800e364 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800e358:	4618      	mov	r0, r3
 800e35a:	370c      	adds	r7, #12
 800e35c:	46bd      	mov	sp, r7
 800e35e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e362:	4770      	bx	lr
 800e364:	20000028 	.word	0x20000028

0800e368 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800e368:	b480      	push	{r7}
 800e36a:	b083      	sub	sp, #12
 800e36c:	af00      	add	r7, sp, #0
 800e36e:	6078      	str	r0, [r7, #4]
 800e370:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800e372:	683b      	ldr	r3, [r7, #0]
 800e374:	2b00      	cmp	r3, #0
 800e376:	d101      	bne.n	800e37c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800e378:	2303      	movs	r3, #3
 800e37a:	e004      	b.n	800e386 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	683a      	ldr	r2, [r7, #0]
 800e380:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800e384:	2300      	movs	r3, #0
}
 800e386:	4618      	mov	r0, r3
 800e388:	370c      	adds	r7, #12
 800e38a:	46bd      	mov	sp, r7
 800e38c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e390:	4770      	bx	lr

0800e392 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800e392:	b480      	push	{r7}
 800e394:	b087      	sub	sp, #28
 800e396:	af00      	add	r7, sp, #0
 800e398:	60f8      	str	r0, [r7, #12]
 800e39a:	60b9      	str	r1, [r7, #8]
 800e39c:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e39e:	68fb      	ldr	r3, [r7, #12]
 800e3a0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e3a4:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800e3a6:	697b      	ldr	r3, [r7, #20]
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d101      	bne.n	800e3b0 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800e3ac:	2303      	movs	r3, #3
 800e3ae:	e008      	b.n	800e3c2 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800e3b0:	697b      	ldr	r3, [r7, #20]
 800e3b2:	68ba      	ldr	r2, [r7, #8]
 800e3b4:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800e3b8:	697b      	ldr	r3, [r7, #20]
 800e3ba:	687a      	ldr	r2, [r7, #4]
 800e3bc:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800e3c0:	2300      	movs	r3, #0
}
 800e3c2:	4618      	mov	r0, r3
 800e3c4:	371c      	adds	r7, #28
 800e3c6:	46bd      	mov	sp, r7
 800e3c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3cc:	4770      	bx	lr

0800e3ce <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800e3ce:	b480      	push	{r7}
 800e3d0:	b085      	sub	sp, #20
 800e3d2:	af00      	add	r7, sp, #0
 800e3d4:	6078      	str	r0, [r7, #4]
 800e3d6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e3de:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e3e0:	68fb      	ldr	r3, [r7, #12]
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d101      	bne.n	800e3ea <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800e3e6:	2303      	movs	r3, #3
 800e3e8:	e004      	b.n	800e3f4 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800e3ea:	68fb      	ldr	r3, [r7, #12]
 800e3ec:	683a      	ldr	r2, [r7, #0]
 800e3ee:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800e3f2:	2300      	movs	r3, #0
}
 800e3f4:	4618      	mov	r0, r3
 800e3f6:	3714      	adds	r7, #20
 800e3f8:	46bd      	mov	sp, r7
 800e3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3fe:	4770      	bx	lr

0800e400 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800e400:	b580      	push	{r7, lr}
 800e402:	b084      	sub	sp, #16
 800e404:	af00      	add	r7, sp, #0
 800e406:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e40e:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800e410:	2301      	movs	r3, #1
 800e412:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	d101      	bne.n	800e422 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e41e:	2303      	movs	r3, #3
 800e420:	e01a      	b.n	800e458 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800e422:	68bb      	ldr	r3, [r7, #8]
 800e424:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d114      	bne.n	800e456 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800e42c:	68bb      	ldr	r3, [r7, #8]
 800e42e:	2201      	movs	r2, #1
 800e430:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800e434:	68bb      	ldr	r3, [r7, #8]
 800e436:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800e43e:	68bb      	ldr	r3, [r7, #8]
 800e440:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800e444:	68bb      	ldr	r3, [r7, #8]
 800e446:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800e44a:	2181      	movs	r1, #129	@ 0x81
 800e44c:	6878      	ldr	r0, [r7, #4]
 800e44e:	f001 fde4 	bl	801001a <USBD_LL_Transmit>

    ret = USBD_OK;
 800e452:	2300      	movs	r3, #0
 800e454:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800e456:	7bfb      	ldrb	r3, [r7, #15]
}
 800e458:	4618      	mov	r0, r3
 800e45a:	3710      	adds	r7, #16
 800e45c:	46bd      	mov	sp, r7
 800e45e:	bd80      	pop	{r7, pc}

0800e460 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800e460:	b580      	push	{r7, lr}
 800e462:	b084      	sub	sp, #16
 800e464:	af00      	add	r7, sp, #0
 800e466:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e46e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e476:	2b00      	cmp	r3, #0
 800e478:	d101      	bne.n	800e47e <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800e47a:	2303      	movs	r3, #3
 800e47c:	e016      	b.n	800e4ac <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	7c1b      	ldrb	r3, [r3, #16]
 800e482:	2b00      	cmp	r3, #0
 800e484:	d109      	bne.n	800e49a <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e486:	68fb      	ldr	r3, [r7, #12]
 800e488:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e48c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e490:	2101      	movs	r1, #1
 800e492:	6878      	ldr	r0, [r7, #4]
 800e494:	f001 fde2 	bl	801005c <USBD_LL_PrepareReceive>
 800e498:	e007      	b.n	800e4aa <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e49a:	68fb      	ldr	r3, [r7, #12]
 800e49c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e4a0:	2340      	movs	r3, #64	@ 0x40
 800e4a2:	2101      	movs	r1, #1
 800e4a4:	6878      	ldr	r0, [r7, #4]
 800e4a6:	f001 fdd9 	bl	801005c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e4aa:	2300      	movs	r3, #0
}
 800e4ac:	4618      	mov	r0, r3
 800e4ae:	3710      	adds	r7, #16
 800e4b0:	46bd      	mov	sp, r7
 800e4b2:	bd80      	pop	{r7, pc}

0800e4b4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800e4b4:	b580      	push	{r7, lr}
 800e4b6:	b086      	sub	sp, #24
 800e4b8:	af00      	add	r7, sp, #0
 800e4ba:	60f8      	str	r0, [r7, #12]
 800e4bc:	60b9      	str	r1, [r7, #8]
 800e4be:	4613      	mov	r3, r2
 800e4c0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800e4c2:	68fb      	ldr	r3, [r7, #12]
 800e4c4:	2b00      	cmp	r3, #0
 800e4c6:	d101      	bne.n	800e4cc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800e4c8:	2303      	movs	r3, #3
 800e4ca:	e01f      	b.n	800e50c <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800e4cc:	68fb      	ldr	r3, [r7, #12]
 800e4ce:	2200      	movs	r2, #0
 800e4d0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800e4d4:	68fb      	ldr	r3, [r7, #12]
 800e4d6:	2200      	movs	r2, #0
 800e4d8:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800e4dc:	68fb      	ldr	r3, [r7, #12]
 800e4de:	2200      	movs	r2, #0
 800e4e0:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800e4e4:	68bb      	ldr	r3, [r7, #8]
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	d003      	beq.n	800e4f2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800e4ea:	68fb      	ldr	r3, [r7, #12]
 800e4ec:	68ba      	ldr	r2, [r7, #8]
 800e4ee:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	2201      	movs	r2, #1
 800e4f6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	79fa      	ldrb	r2, [r7, #7]
 800e4fe:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800e500:	68f8      	ldr	r0, [r7, #12]
 800e502:	f001 fc41 	bl	800fd88 <USBD_LL_Init>
 800e506:	4603      	mov	r3, r0
 800e508:	75fb      	strb	r3, [r7, #23]

  return ret;
 800e50a:	7dfb      	ldrb	r3, [r7, #23]
}
 800e50c:	4618      	mov	r0, r3
 800e50e:	3718      	adds	r7, #24
 800e510:	46bd      	mov	sp, r7
 800e512:	bd80      	pop	{r7, pc}

0800e514 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800e514:	b580      	push	{r7, lr}
 800e516:	b084      	sub	sp, #16
 800e518:	af00      	add	r7, sp, #0
 800e51a:	6078      	str	r0, [r7, #4]
 800e51c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e51e:	2300      	movs	r3, #0
 800e520:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800e522:	683b      	ldr	r3, [r7, #0]
 800e524:	2b00      	cmp	r3, #0
 800e526:	d101      	bne.n	800e52c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800e528:	2303      	movs	r3, #3
 800e52a:	e016      	b.n	800e55a <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	683a      	ldr	r2, [r7, #0]
 800e530:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e53a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d00b      	beq.n	800e558 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e546:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e548:	f107 020e 	add.w	r2, r7, #14
 800e54c:	4610      	mov	r0, r2
 800e54e:	4798      	blx	r3
 800e550:	4602      	mov	r2, r0
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800e558:	2300      	movs	r3, #0
}
 800e55a:	4618      	mov	r0, r3
 800e55c:	3710      	adds	r7, #16
 800e55e:	46bd      	mov	sp, r7
 800e560:	bd80      	pop	{r7, pc}

0800e562 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800e562:	b580      	push	{r7, lr}
 800e564:	b082      	sub	sp, #8
 800e566:	af00      	add	r7, sp, #0
 800e568:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800e56a:	6878      	ldr	r0, [r7, #4]
 800e56c:	f001 fc6c 	bl	800fe48 <USBD_LL_Start>
 800e570:	4603      	mov	r3, r0
}
 800e572:	4618      	mov	r0, r3
 800e574:	3708      	adds	r7, #8
 800e576:	46bd      	mov	sp, r7
 800e578:	bd80      	pop	{r7, pc}

0800e57a <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800e57a:	b480      	push	{r7}
 800e57c:	b083      	sub	sp, #12
 800e57e:	af00      	add	r7, sp, #0
 800e580:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e582:	2300      	movs	r3, #0
}
 800e584:	4618      	mov	r0, r3
 800e586:	370c      	adds	r7, #12
 800e588:	46bd      	mov	sp, r7
 800e58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e58e:	4770      	bx	lr

0800e590 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e590:	b580      	push	{r7, lr}
 800e592:	b084      	sub	sp, #16
 800e594:	af00      	add	r7, sp, #0
 800e596:	6078      	str	r0, [r7, #4]
 800e598:	460b      	mov	r3, r1
 800e59a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800e59c:	2303      	movs	r3, #3
 800e59e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	d009      	beq.n	800e5be <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e5b0:	681b      	ldr	r3, [r3, #0]
 800e5b2:	78fa      	ldrb	r2, [r7, #3]
 800e5b4:	4611      	mov	r1, r2
 800e5b6:	6878      	ldr	r0, [r7, #4]
 800e5b8:	4798      	blx	r3
 800e5ba:	4603      	mov	r3, r0
 800e5bc:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800e5be:	7bfb      	ldrb	r3, [r7, #15]
}
 800e5c0:	4618      	mov	r0, r3
 800e5c2:	3710      	adds	r7, #16
 800e5c4:	46bd      	mov	sp, r7
 800e5c6:	bd80      	pop	{r7, pc}

0800e5c8 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e5c8:	b580      	push	{r7, lr}
 800e5ca:	b082      	sub	sp, #8
 800e5cc:	af00      	add	r7, sp, #0
 800e5ce:	6078      	str	r0, [r7, #4]
 800e5d0:	460b      	mov	r3, r1
 800e5d2:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d007      	beq.n	800e5ee <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e5e4:	685b      	ldr	r3, [r3, #4]
 800e5e6:	78fa      	ldrb	r2, [r7, #3]
 800e5e8:	4611      	mov	r1, r2
 800e5ea:	6878      	ldr	r0, [r7, #4]
 800e5ec:	4798      	blx	r3
  }

  return USBD_OK;
 800e5ee:	2300      	movs	r3, #0
}
 800e5f0:	4618      	mov	r0, r3
 800e5f2:	3708      	adds	r7, #8
 800e5f4:	46bd      	mov	sp, r7
 800e5f6:	bd80      	pop	{r7, pc}

0800e5f8 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800e5f8:	b580      	push	{r7, lr}
 800e5fa:	b084      	sub	sp, #16
 800e5fc:	af00      	add	r7, sp, #0
 800e5fe:	6078      	str	r0, [r7, #4]
 800e600:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e608:	6839      	ldr	r1, [r7, #0]
 800e60a:	4618      	mov	r0, r3
 800e60c:	f000 ff48 	bl	800f4a0 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	2201      	movs	r2, #1
 800e614:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800e61e:	461a      	mov	r2, r3
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e62c:	f003 031f 	and.w	r3, r3, #31
 800e630:	2b02      	cmp	r3, #2
 800e632:	d01a      	beq.n	800e66a <USBD_LL_SetupStage+0x72>
 800e634:	2b02      	cmp	r3, #2
 800e636:	d822      	bhi.n	800e67e <USBD_LL_SetupStage+0x86>
 800e638:	2b00      	cmp	r3, #0
 800e63a:	d002      	beq.n	800e642 <USBD_LL_SetupStage+0x4a>
 800e63c:	2b01      	cmp	r3, #1
 800e63e:	d00a      	beq.n	800e656 <USBD_LL_SetupStage+0x5e>
 800e640:	e01d      	b.n	800e67e <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e648:	4619      	mov	r1, r3
 800e64a:	6878      	ldr	r0, [r7, #4]
 800e64c:	f000 f9f0 	bl	800ea30 <USBD_StdDevReq>
 800e650:	4603      	mov	r3, r0
 800e652:	73fb      	strb	r3, [r7, #15]
      break;
 800e654:	e020      	b.n	800e698 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e65c:	4619      	mov	r1, r3
 800e65e:	6878      	ldr	r0, [r7, #4]
 800e660:	f000 fa54 	bl	800eb0c <USBD_StdItfReq>
 800e664:	4603      	mov	r3, r0
 800e666:	73fb      	strb	r3, [r7, #15]
      break;
 800e668:	e016      	b.n	800e698 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e670:	4619      	mov	r1, r3
 800e672:	6878      	ldr	r0, [r7, #4]
 800e674:	f000 fa93 	bl	800eb9e <USBD_StdEPReq>
 800e678:	4603      	mov	r3, r0
 800e67a:	73fb      	strb	r3, [r7, #15]
      break;
 800e67c:	e00c      	b.n	800e698 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e684:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800e688:	b2db      	uxtb	r3, r3
 800e68a:	4619      	mov	r1, r3
 800e68c:	6878      	ldr	r0, [r7, #4]
 800e68e:	f001 fc3b 	bl	800ff08 <USBD_LL_StallEP>
 800e692:	4603      	mov	r3, r0
 800e694:	73fb      	strb	r3, [r7, #15]
      break;
 800e696:	bf00      	nop
  }

  return ret;
 800e698:	7bfb      	ldrb	r3, [r7, #15]
}
 800e69a:	4618      	mov	r0, r3
 800e69c:	3710      	adds	r7, #16
 800e69e:	46bd      	mov	sp, r7
 800e6a0:	bd80      	pop	{r7, pc}

0800e6a2 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800e6a2:	b580      	push	{r7, lr}
 800e6a4:	b086      	sub	sp, #24
 800e6a6:	af00      	add	r7, sp, #0
 800e6a8:	60f8      	str	r0, [r7, #12]
 800e6aa:	460b      	mov	r3, r1
 800e6ac:	607a      	str	r2, [r7, #4]
 800e6ae:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800e6b0:	7afb      	ldrb	r3, [r7, #11]
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	d138      	bne.n	800e728 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800e6b6:	68fb      	ldr	r3, [r7, #12]
 800e6b8:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800e6bc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800e6be:	68fb      	ldr	r3, [r7, #12]
 800e6c0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800e6c4:	2b03      	cmp	r3, #3
 800e6c6:	d14a      	bne.n	800e75e <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800e6c8:	693b      	ldr	r3, [r7, #16]
 800e6ca:	689a      	ldr	r2, [r3, #8]
 800e6cc:	693b      	ldr	r3, [r7, #16]
 800e6ce:	68db      	ldr	r3, [r3, #12]
 800e6d0:	429a      	cmp	r2, r3
 800e6d2:	d913      	bls.n	800e6fc <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800e6d4:	693b      	ldr	r3, [r7, #16]
 800e6d6:	689a      	ldr	r2, [r3, #8]
 800e6d8:	693b      	ldr	r3, [r7, #16]
 800e6da:	68db      	ldr	r3, [r3, #12]
 800e6dc:	1ad2      	subs	r2, r2, r3
 800e6de:	693b      	ldr	r3, [r7, #16]
 800e6e0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800e6e2:	693b      	ldr	r3, [r7, #16]
 800e6e4:	68da      	ldr	r2, [r3, #12]
 800e6e6:	693b      	ldr	r3, [r7, #16]
 800e6e8:	689b      	ldr	r3, [r3, #8]
 800e6ea:	4293      	cmp	r3, r2
 800e6ec:	bf28      	it	cs
 800e6ee:	4613      	movcs	r3, r2
 800e6f0:	461a      	mov	r2, r3
 800e6f2:	6879      	ldr	r1, [r7, #4]
 800e6f4:	68f8      	ldr	r0, [r7, #12]
 800e6f6:	f000 ffc7 	bl	800f688 <USBD_CtlContinueRx>
 800e6fa:	e030      	b.n	800e75e <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e6fc:	68fb      	ldr	r3, [r7, #12]
 800e6fe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e702:	b2db      	uxtb	r3, r3
 800e704:	2b03      	cmp	r3, #3
 800e706:	d10b      	bne.n	800e720 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800e708:	68fb      	ldr	r3, [r7, #12]
 800e70a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e70e:	691b      	ldr	r3, [r3, #16]
 800e710:	2b00      	cmp	r3, #0
 800e712:	d005      	beq.n	800e720 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800e714:	68fb      	ldr	r3, [r7, #12]
 800e716:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e71a:	691b      	ldr	r3, [r3, #16]
 800e71c:	68f8      	ldr	r0, [r7, #12]
 800e71e:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800e720:	68f8      	ldr	r0, [r7, #12]
 800e722:	f000 ffc2 	bl	800f6aa <USBD_CtlSendStatus>
 800e726:	e01a      	b.n	800e75e <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e728:	68fb      	ldr	r3, [r7, #12]
 800e72a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e72e:	b2db      	uxtb	r3, r3
 800e730:	2b03      	cmp	r3, #3
 800e732:	d114      	bne.n	800e75e <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e73a:	699b      	ldr	r3, [r3, #24]
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d00e      	beq.n	800e75e <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800e740:	68fb      	ldr	r3, [r7, #12]
 800e742:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e746:	699b      	ldr	r3, [r3, #24]
 800e748:	7afa      	ldrb	r2, [r7, #11]
 800e74a:	4611      	mov	r1, r2
 800e74c:	68f8      	ldr	r0, [r7, #12]
 800e74e:	4798      	blx	r3
 800e750:	4603      	mov	r3, r0
 800e752:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800e754:	7dfb      	ldrb	r3, [r7, #23]
 800e756:	2b00      	cmp	r3, #0
 800e758:	d001      	beq.n	800e75e <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800e75a:	7dfb      	ldrb	r3, [r7, #23]
 800e75c:	e000      	b.n	800e760 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800e75e:	2300      	movs	r3, #0
}
 800e760:	4618      	mov	r0, r3
 800e762:	3718      	adds	r7, #24
 800e764:	46bd      	mov	sp, r7
 800e766:	bd80      	pop	{r7, pc}

0800e768 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800e768:	b580      	push	{r7, lr}
 800e76a:	b086      	sub	sp, #24
 800e76c:	af00      	add	r7, sp, #0
 800e76e:	60f8      	str	r0, [r7, #12]
 800e770:	460b      	mov	r3, r1
 800e772:	607a      	str	r2, [r7, #4]
 800e774:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800e776:	7afb      	ldrb	r3, [r7, #11]
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d16b      	bne.n	800e854 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800e77c:	68fb      	ldr	r3, [r7, #12]
 800e77e:	3314      	adds	r3, #20
 800e780:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800e782:	68fb      	ldr	r3, [r7, #12]
 800e784:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800e788:	2b02      	cmp	r3, #2
 800e78a:	d156      	bne.n	800e83a <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800e78c:	693b      	ldr	r3, [r7, #16]
 800e78e:	689a      	ldr	r2, [r3, #8]
 800e790:	693b      	ldr	r3, [r7, #16]
 800e792:	68db      	ldr	r3, [r3, #12]
 800e794:	429a      	cmp	r2, r3
 800e796:	d914      	bls.n	800e7c2 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800e798:	693b      	ldr	r3, [r7, #16]
 800e79a:	689a      	ldr	r2, [r3, #8]
 800e79c:	693b      	ldr	r3, [r7, #16]
 800e79e:	68db      	ldr	r3, [r3, #12]
 800e7a0:	1ad2      	subs	r2, r2, r3
 800e7a2:	693b      	ldr	r3, [r7, #16]
 800e7a4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800e7a6:	693b      	ldr	r3, [r7, #16]
 800e7a8:	689b      	ldr	r3, [r3, #8]
 800e7aa:	461a      	mov	r2, r3
 800e7ac:	6879      	ldr	r1, [r7, #4]
 800e7ae:	68f8      	ldr	r0, [r7, #12]
 800e7b0:	f000 ff3c 	bl	800f62c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e7b4:	2300      	movs	r3, #0
 800e7b6:	2200      	movs	r2, #0
 800e7b8:	2100      	movs	r1, #0
 800e7ba:	68f8      	ldr	r0, [r7, #12]
 800e7bc:	f001 fc4e 	bl	801005c <USBD_LL_PrepareReceive>
 800e7c0:	e03b      	b.n	800e83a <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800e7c2:	693b      	ldr	r3, [r7, #16]
 800e7c4:	68da      	ldr	r2, [r3, #12]
 800e7c6:	693b      	ldr	r3, [r7, #16]
 800e7c8:	689b      	ldr	r3, [r3, #8]
 800e7ca:	429a      	cmp	r2, r3
 800e7cc:	d11c      	bne.n	800e808 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800e7ce:	693b      	ldr	r3, [r7, #16]
 800e7d0:	685a      	ldr	r2, [r3, #4]
 800e7d2:	693b      	ldr	r3, [r7, #16]
 800e7d4:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800e7d6:	429a      	cmp	r2, r3
 800e7d8:	d316      	bcc.n	800e808 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800e7da:	693b      	ldr	r3, [r7, #16]
 800e7dc:	685a      	ldr	r2, [r3, #4]
 800e7de:	68fb      	ldr	r3, [r7, #12]
 800e7e0:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800e7e4:	429a      	cmp	r2, r3
 800e7e6:	d20f      	bcs.n	800e808 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800e7e8:	2200      	movs	r2, #0
 800e7ea:	2100      	movs	r1, #0
 800e7ec:	68f8      	ldr	r0, [r7, #12]
 800e7ee:	f000 ff1d 	bl	800f62c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800e7f2:	68fb      	ldr	r3, [r7, #12]
 800e7f4:	2200      	movs	r2, #0
 800e7f6:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e7fa:	2300      	movs	r3, #0
 800e7fc:	2200      	movs	r2, #0
 800e7fe:	2100      	movs	r1, #0
 800e800:	68f8      	ldr	r0, [r7, #12]
 800e802:	f001 fc2b 	bl	801005c <USBD_LL_PrepareReceive>
 800e806:	e018      	b.n	800e83a <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e808:	68fb      	ldr	r3, [r7, #12]
 800e80a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e80e:	b2db      	uxtb	r3, r3
 800e810:	2b03      	cmp	r3, #3
 800e812:	d10b      	bne.n	800e82c <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800e814:	68fb      	ldr	r3, [r7, #12]
 800e816:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e81a:	68db      	ldr	r3, [r3, #12]
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	d005      	beq.n	800e82c <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800e820:	68fb      	ldr	r3, [r7, #12]
 800e822:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e826:	68db      	ldr	r3, [r3, #12]
 800e828:	68f8      	ldr	r0, [r7, #12]
 800e82a:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800e82c:	2180      	movs	r1, #128	@ 0x80
 800e82e:	68f8      	ldr	r0, [r7, #12]
 800e830:	f001 fb6a 	bl	800ff08 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800e834:	68f8      	ldr	r0, [r7, #12]
 800e836:	f000 ff4b 	bl	800f6d0 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800e83a:	68fb      	ldr	r3, [r7, #12]
 800e83c:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800e840:	2b01      	cmp	r3, #1
 800e842:	d122      	bne.n	800e88a <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800e844:	68f8      	ldr	r0, [r7, #12]
 800e846:	f7ff fe98 	bl	800e57a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800e84a:	68fb      	ldr	r3, [r7, #12]
 800e84c:	2200      	movs	r2, #0
 800e84e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800e852:	e01a      	b.n	800e88a <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e854:	68fb      	ldr	r3, [r7, #12]
 800e856:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e85a:	b2db      	uxtb	r3, r3
 800e85c:	2b03      	cmp	r3, #3
 800e85e:	d114      	bne.n	800e88a <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800e860:	68fb      	ldr	r3, [r7, #12]
 800e862:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e866:	695b      	ldr	r3, [r3, #20]
 800e868:	2b00      	cmp	r3, #0
 800e86a:	d00e      	beq.n	800e88a <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800e86c:	68fb      	ldr	r3, [r7, #12]
 800e86e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e872:	695b      	ldr	r3, [r3, #20]
 800e874:	7afa      	ldrb	r2, [r7, #11]
 800e876:	4611      	mov	r1, r2
 800e878:	68f8      	ldr	r0, [r7, #12]
 800e87a:	4798      	blx	r3
 800e87c:	4603      	mov	r3, r0
 800e87e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800e880:	7dfb      	ldrb	r3, [r7, #23]
 800e882:	2b00      	cmp	r3, #0
 800e884:	d001      	beq.n	800e88a <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800e886:	7dfb      	ldrb	r3, [r7, #23]
 800e888:	e000      	b.n	800e88c <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800e88a:	2300      	movs	r3, #0
}
 800e88c:	4618      	mov	r0, r3
 800e88e:	3718      	adds	r7, #24
 800e890:	46bd      	mov	sp, r7
 800e892:	bd80      	pop	{r7, pc}

0800e894 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800e894:	b580      	push	{r7, lr}
 800e896:	b082      	sub	sp, #8
 800e898:	af00      	add	r7, sp, #0
 800e89a:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	2201      	movs	r2, #1
 800e8a0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	2200      	movs	r2, #0
 800e8a8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	2200      	movs	r2, #0
 800e8b0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	2200      	movs	r2, #0
 800e8b6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e8c0:	2b00      	cmp	r3, #0
 800e8c2:	d101      	bne.n	800e8c8 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800e8c4:	2303      	movs	r3, #3
 800e8c6:	e02f      	b.n	800e928 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e8ce:	2b00      	cmp	r3, #0
 800e8d0:	d00f      	beq.n	800e8f2 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e8d8:	685b      	ldr	r3, [r3, #4]
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	d009      	beq.n	800e8f2 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e8e4:	685b      	ldr	r3, [r3, #4]
 800e8e6:	687a      	ldr	r2, [r7, #4]
 800e8e8:	6852      	ldr	r2, [r2, #4]
 800e8ea:	b2d2      	uxtb	r2, r2
 800e8ec:	4611      	mov	r1, r2
 800e8ee:	6878      	ldr	r0, [r7, #4]
 800e8f0:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e8f2:	2340      	movs	r3, #64	@ 0x40
 800e8f4:	2200      	movs	r2, #0
 800e8f6:	2100      	movs	r1, #0
 800e8f8:	6878      	ldr	r0, [r7, #4]
 800e8fa:	f001 fac0 	bl	800fe7e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	2201      	movs	r2, #1
 800e902:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	2240      	movs	r2, #64	@ 0x40
 800e90a:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e90e:	2340      	movs	r3, #64	@ 0x40
 800e910:	2200      	movs	r2, #0
 800e912:	2180      	movs	r1, #128	@ 0x80
 800e914:	6878      	ldr	r0, [r7, #4]
 800e916:	f001 fab2 	bl	800fe7e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	2201      	movs	r2, #1
 800e91e:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	2240      	movs	r2, #64	@ 0x40
 800e924:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800e926:	2300      	movs	r3, #0
}
 800e928:	4618      	mov	r0, r3
 800e92a:	3708      	adds	r7, #8
 800e92c:	46bd      	mov	sp, r7
 800e92e:	bd80      	pop	{r7, pc}

0800e930 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800e930:	b480      	push	{r7}
 800e932:	b083      	sub	sp, #12
 800e934:	af00      	add	r7, sp, #0
 800e936:	6078      	str	r0, [r7, #4]
 800e938:	460b      	mov	r3, r1
 800e93a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	78fa      	ldrb	r2, [r7, #3]
 800e940:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800e942:	2300      	movs	r3, #0
}
 800e944:	4618      	mov	r0, r3
 800e946:	370c      	adds	r7, #12
 800e948:	46bd      	mov	sp, r7
 800e94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e94e:	4770      	bx	lr

0800e950 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800e950:	b480      	push	{r7}
 800e952:	b083      	sub	sp, #12
 800e954:	af00      	add	r7, sp, #0
 800e956:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e95e:	b2da      	uxtb	r2, r3
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	2204      	movs	r2, #4
 800e96a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800e96e:	2300      	movs	r3, #0
}
 800e970:	4618      	mov	r0, r3
 800e972:	370c      	adds	r7, #12
 800e974:	46bd      	mov	sp, r7
 800e976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e97a:	4770      	bx	lr

0800e97c <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800e97c:	b480      	push	{r7}
 800e97e:	b083      	sub	sp, #12
 800e980:	af00      	add	r7, sp, #0
 800e982:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e98a:	b2db      	uxtb	r3, r3
 800e98c:	2b04      	cmp	r3, #4
 800e98e:	d106      	bne.n	800e99e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800e996:	b2da      	uxtb	r2, r3
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800e99e:	2300      	movs	r3, #0
}
 800e9a0:	4618      	mov	r0, r3
 800e9a2:	370c      	adds	r7, #12
 800e9a4:	46bd      	mov	sp, r7
 800e9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9aa:	4770      	bx	lr

0800e9ac <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800e9ac:	b580      	push	{r7, lr}
 800e9ae:	b082      	sub	sp, #8
 800e9b0:	af00      	add	r7, sp, #0
 800e9b2:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d101      	bne.n	800e9c2 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800e9be:	2303      	movs	r3, #3
 800e9c0:	e012      	b.n	800e9e8 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e9c8:	b2db      	uxtb	r3, r3
 800e9ca:	2b03      	cmp	r3, #3
 800e9cc:	d10b      	bne.n	800e9e6 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e9d4:	69db      	ldr	r3, [r3, #28]
 800e9d6:	2b00      	cmp	r3, #0
 800e9d8:	d005      	beq.n	800e9e6 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e9e0:	69db      	ldr	r3, [r3, #28]
 800e9e2:	6878      	ldr	r0, [r7, #4]
 800e9e4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e9e6:	2300      	movs	r3, #0
}
 800e9e8:	4618      	mov	r0, r3
 800e9ea:	3708      	adds	r7, #8
 800e9ec:	46bd      	mov	sp, r7
 800e9ee:	bd80      	pop	{r7, pc}

0800e9f0 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800e9f0:	b480      	push	{r7}
 800e9f2:	b087      	sub	sp, #28
 800e9f4:	af00      	add	r7, sp, #0
 800e9f6:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800e9fc:	697b      	ldr	r3, [r7, #20]
 800e9fe:	781b      	ldrb	r3, [r3, #0]
 800ea00:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800ea02:	697b      	ldr	r3, [r7, #20]
 800ea04:	3301      	adds	r3, #1
 800ea06:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800ea08:	697b      	ldr	r3, [r7, #20]
 800ea0a:	781b      	ldrb	r3, [r3, #0]
 800ea0c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ea0e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800ea12:	021b      	lsls	r3, r3, #8
 800ea14:	b21a      	sxth	r2, r3
 800ea16:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ea1a:	4313      	orrs	r3, r2
 800ea1c:	b21b      	sxth	r3, r3
 800ea1e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800ea20:	89fb      	ldrh	r3, [r7, #14]
}
 800ea22:	4618      	mov	r0, r3
 800ea24:	371c      	adds	r7, #28
 800ea26:	46bd      	mov	sp, r7
 800ea28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea2c:	4770      	bx	lr
	...

0800ea30 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ea30:	b580      	push	{r7, lr}
 800ea32:	b084      	sub	sp, #16
 800ea34:	af00      	add	r7, sp, #0
 800ea36:	6078      	str	r0, [r7, #4]
 800ea38:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ea3a:	2300      	movs	r3, #0
 800ea3c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ea3e:	683b      	ldr	r3, [r7, #0]
 800ea40:	781b      	ldrb	r3, [r3, #0]
 800ea42:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ea46:	2b40      	cmp	r3, #64	@ 0x40
 800ea48:	d005      	beq.n	800ea56 <USBD_StdDevReq+0x26>
 800ea4a:	2b40      	cmp	r3, #64	@ 0x40
 800ea4c:	d853      	bhi.n	800eaf6 <USBD_StdDevReq+0xc6>
 800ea4e:	2b00      	cmp	r3, #0
 800ea50:	d00b      	beq.n	800ea6a <USBD_StdDevReq+0x3a>
 800ea52:	2b20      	cmp	r3, #32
 800ea54:	d14f      	bne.n	800eaf6 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ea5c:	689b      	ldr	r3, [r3, #8]
 800ea5e:	6839      	ldr	r1, [r7, #0]
 800ea60:	6878      	ldr	r0, [r7, #4]
 800ea62:	4798      	blx	r3
 800ea64:	4603      	mov	r3, r0
 800ea66:	73fb      	strb	r3, [r7, #15]
      break;
 800ea68:	e04a      	b.n	800eb00 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ea6a:	683b      	ldr	r3, [r7, #0]
 800ea6c:	785b      	ldrb	r3, [r3, #1]
 800ea6e:	2b09      	cmp	r3, #9
 800ea70:	d83b      	bhi.n	800eaea <USBD_StdDevReq+0xba>
 800ea72:	a201      	add	r2, pc, #4	@ (adr r2, 800ea78 <USBD_StdDevReq+0x48>)
 800ea74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea78:	0800eacd 	.word	0x0800eacd
 800ea7c:	0800eae1 	.word	0x0800eae1
 800ea80:	0800eaeb 	.word	0x0800eaeb
 800ea84:	0800ead7 	.word	0x0800ead7
 800ea88:	0800eaeb 	.word	0x0800eaeb
 800ea8c:	0800eaab 	.word	0x0800eaab
 800ea90:	0800eaa1 	.word	0x0800eaa1
 800ea94:	0800eaeb 	.word	0x0800eaeb
 800ea98:	0800eac3 	.word	0x0800eac3
 800ea9c:	0800eab5 	.word	0x0800eab5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800eaa0:	6839      	ldr	r1, [r7, #0]
 800eaa2:	6878      	ldr	r0, [r7, #4]
 800eaa4:	f000 f9de 	bl	800ee64 <USBD_GetDescriptor>
          break;
 800eaa8:	e024      	b.n	800eaf4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800eaaa:	6839      	ldr	r1, [r7, #0]
 800eaac:	6878      	ldr	r0, [r7, #4]
 800eaae:	f000 fb6d 	bl	800f18c <USBD_SetAddress>
          break;
 800eab2:	e01f      	b.n	800eaf4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800eab4:	6839      	ldr	r1, [r7, #0]
 800eab6:	6878      	ldr	r0, [r7, #4]
 800eab8:	f000 fbac 	bl	800f214 <USBD_SetConfig>
 800eabc:	4603      	mov	r3, r0
 800eabe:	73fb      	strb	r3, [r7, #15]
          break;
 800eac0:	e018      	b.n	800eaf4 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800eac2:	6839      	ldr	r1, [r7, #0]
 800eac4:	6878      	ldr	r0, [r7, #4]
 800eac6:	f000 fc4b 	bl	800f360 <USBD_GetConfig>
          break;
 800eaca:	e013      	b.n	800eaf4 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800eacc:	6839      	ldr	r1, [r7, #0]
 800eace:	6878      	ldr	r0, [r7, #4]
 800ead0:	f000 fc7c 	bl	800f3cc <USBD_GetStatus>
          break;
 800ead4:	e00e      	b.n	800eaf4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800ead6:	6839      	ldr	r1, [r7, #0]
 800ead8:	6878      	ldr	r0, [r7, #4]
 800eada:	f000 fcab 	bl	800f434 <USBD_SetFeature>
          break;
 800eade:	e009      	b.n	800eaf4 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800eae0:	6839      	ldr	r1, [r7, #0]
 800eae2:	6878      	ldr	r0, [r7, #4]
 800eae4:	f000 fcba 	bl	800f45c <USBD_ClrFeature>
          break;
 800eae8:	e004      	b.n	800eaf4 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800eaea:	6839      	ldr	r1, [r7, #0]
 800eaec:	6878      	ldr	r0, [r7, #4]
 800eaee:	f000 fd11 	bl	800f514 <USBD_CtlError>
          break;
 800eaf2:	bf00      	nop
      }
      break;
 800eaf4:	e004      	b.n	800eb00 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800eaf6:	6839      	ldr	r1, [r7, #0]
 800eaf8:	6878      	ldr	r0, [r7, #4]
 800eafa:	f000 fd0b 	bl	800f514 <USBD_CtlError>
      break;
 800eafe:	bf00      	nop
  }

  return ret;
 800eb00:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb02:	4618      	mov	r0, r3
 800eb04:	3710      	adds	r7, #16
 800eb06:	46bd      	mov	sp, r7
 800eb08:	bd80      	pop	{r7, pc}
 800eb0a:	bf00      	nop

0800eb0c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eb0c:	b580      	push	{r7, lr}
 800eb0e:	b084      	sub	sp, #16
 800eb10:	af00      	add	r7, sp, #0
 800eb12:	6078      	str	r0, [r7, #4]
 800eb14:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800eb16:	2300      	movs	r3, #0
 800eb18:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800eb1a:	683b      	ldr	r3, [r7, #0]
 800eb1c:	781b      	ldrb	r3, [r3, #0]
 800eb1e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800eb22:	2b40      	cmp	r3, #64	@ 0x40
 800eb24:	d005      	beq.n	800eb32 <USBD_StdItfReq+0x26>
 800eb26:	2b40      	cmp	r3, #64	@ 0x40
 800eb28:	d82f      	bhi.n	800eb8a <USBD_StdItfReq+0x7e>
 800eb2a:	2b00      	cmp	r3, #0
 800eb2c:	d001      	beq.n	800eb32 <USBD_StdItfReq+0x26>
 800eb2e:	2b20      	cmp	r3, #32
 800eb30:	d12b      	bne.n	800eb8a <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eb38:	b2db      	uxtb	r3, r3
 800eb3a:	3b01      	subs	r3, #1
 800eb3c:	2b02      	cmp	r3, #2
 800eb3e:	d81d      	bhi.n	800eb7c <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800eb40:	683b      	ldr	r3, [r7, #0]
 800eb42:	889b      	ldrh	r3, [r3, #4]
 800eb44:	b2db      	uxtb	r3, r3
 800eb46:	2b01      	cmp	r3, #1
 800eb48:	d813      	bhi.n	800eb72 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eb50:	689b      	ldr	r3, [r3, #8]
 800eb52:	6839      	ldr	r1, [r7, #0]
 800eb54:	6878      	ldr	r0, [r7, #4]
 800eb56:	4798      	blx	r3
 800eb58:	4603      	mov	r3, r0
 800eb5a:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800eb5c:	683b      	ldr	r3, [r7, #0]
 800eb5e:	88db      	ldrh	r3, [r3, #6]
 800eb60:	2b00      	cmp	r3, #0
 800eb62:	d110      	bne.n	800eb86 <USBD_StdItfReq+0x7a>
 800eb64:	7bfb      	ldrb	r3, [r7, #15]
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	d10d      	bne.n	800eb86 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800eb6a:	6878      	ldr	r0, [r7, #4]
 800eb6c:	f000 fd9d 	bl	800f6aa <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800eb70:	e009      	b.n	800eb86 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800eb72:	6839      	ldr	r1, [r7, #0]
 800eb74:	6878      	ldr	r0, [r7, #4]
 800eb76:	f000 fccd 	bl	800f514 <USBD_CtlError>
          break;
 800eb7a:	e004      	b.n	800eb86 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800eb7c:	6839      	ldr	r1, [r7, #0]
 800eb7e:	6878      	ldr	r0, [r7, #4]
 800eb80:	f000 fcc8 	bl	800f514 <USBD_CtlError>
          break;
 800eb84:	e000      	b.n	800eb88 <USBD_StdItfReq+0x7c>
          break;
 800eb86:	bf00      	nop
      }
      break;
 800eb88:	e004      	b.n	800eb94 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800eb8a:	6839      	ldr	r1, [r7, #0]
 800eb8c:	6878      	ldr	r0, [r7, #4]
 800eb8e:	f000 fcc1 	bl	800f514 <USBD_CtlError>
      break;
 800eb92:	bf00      	nop
  }

  return ret;
 800eb94:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb96:	4618      	mov	r0, r3
 800eb98:	3710      	adds	r7, #16
 800eb9a:	46bd      	mov	sp, r7
 800eb9c:	bd80      	pop	{r7, pc}

0800eb9e <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eb9e:	b580      	push	{r7, lr}
 800eba0:	b084      	sub	sp, #16
 800eba2:	af00      	add	r7, sp, #0
 800eba4:	6078      	str	r0, [r7, #4]
 800eba6:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800eba8:	2300      	movs	r3, #0
 800ebaa:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800ebac:	683b      	ldr	r3, [r7, #0]
 800ebae:	889b      	ldrh	r3, [r3, #4]
 800ebb0:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ebb2:	683b      	ldr	r3, [r7, #0]
 800ebb4:	781b      	ldrb	r3, [r3, #0]
 800ebb6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ebba:	2b40      	cmp	r3, #64	@ 0x40
 800ebbc:	d007      	beq.n	800ebce <USBD_StdEPReq+0x30>
 800ebbe:	2b40      	cmp	r3, #64	@ 0x40
 800ebc0:	f200 8145 	bhi.w	800ee4e <USBD_StdEPReq+0x2b0>
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	d00c      	beq.n	800ebe2 <USBD_StdEPReq+0x44>
 800ebc8:	2b20      	cmp	r3, #32
 800ebca:	f040 8140 	bne.w	800ee4e <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ebd4:	689b      	ldr	r3, [r3, #8]
 800ebd6:	6839      	ldr	r1, [r7, #0]
 800ebd8:	6878      	ldr	r0, [r7, #4]
 800ebda:	4798      	blx	r3
 800ebdc:	4603      	mov	r3, r0
 800ebde:	73fb      	strb	r3, [r7, #15]
      break;
 800ebe0:	e13a      	b.n	800ee58 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ebe2:	683b      	ldr	r3, [r7, #0]
 800ebe4:	785b      	ldrb	r3, [r3, #1]
 800ebe6:	2b03      	cmp	r3, #3
 800ebe8:	d007      	beq.n	800ebfa <USBD_StdEPReq+0x5c>
 800ebea:	2b03      	cmp	r3, #3
 800ebec:	f300 8129 	bgt.w	800ee42 <USBD_StdEPReq+0x2a4>
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	d07f      	beq.n	800ecf4 <USBD_StdEPReq+0x156>
 800ebf4:	2b01      	cmp	r3, #1
 800ebf6:	d03c      	beq.n	800ec72 <USBD_StdEPReq+0xd4>
 800ebf8:	e123      	b.n	800ee42 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ec00:	b2db      	uxtb	r3, r3
 800ec02:	2b02      	cmp	r3, #2
 800ec04:	d002      	beq.n	800ec0c <USBD_StdEPReq+0x6e>
 800ec06:	2b03      	cmp	r3, #3
 800ec08:	d016      	beq.n	800ec38 <USBD_StdEPReq+0x9a>
 800ec0a:	e02c      	b.n	800ec66 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ec0c:	7bbb      	ldrb	r3, [r7, #14]
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d00d      	beq.n	800ec2e <USBD_StdEPReq+0x90>
 800ec12:	7bbb      	ldrb	r3, [r7, #14]
 800ec14:	2b80      	cmp	r3, #128	@ 0x80
 800ec16:	d00a      	beq.n	800ec2e <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ec18:	7bbb      	ldrb	r3, [r7, #14]
 800ec1a:	4619      	mov	r1, r3
 800ec1c:	6878      	ldr	r0, [r7, #4]
 800ec1e:	f001 f973 	bl	800ff08 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ec22:	2180      	movs	r1, #128	@ 0x80
 800ec24:	6878      	ldr	r0, [r7, #4]
 800ec26:	f001 f96f 	bl	800ff08 <USBD_LL_StallEP>
 800ec2a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ec2c:	e020      	b.n	800ec70 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800ec2e:	6839      	ldr	r1, [r7, #0]
 800ec30:	6878      	ldr	r0, [r7, #4]
 800ec32:	f000 fc6f 	bl	800f514 <USBD_CtlError>
              break;
 800ec36:	e01b      	b.n	800ec70 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ec38:	683b      	ldr	r3, [r7, #0]
 800ec3a:	885b      	ldrh	r3, [r3, #2]
 800ec3c:	2b00      	cmp	r3, #0
 800ec3e:	d10e      	bne.n	800ec5e <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ec40:	7bbb      	ldrb	r3, [r7, #14]
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	d00b      	beq.n	800ec5e <USBD_StdEPReq+0xc0>
 800ec46:	7bbb      	ldrb	r3, [r7, #14]
 800ec48:	2b80      	cmp	r3, #128	@ 0x80
 800ec4a:	d008      	beq.n	800ec5e <USBD_StdEPReq+0xc0>
 800ec4c:	683b      	ldr	r3, [r7, #0]
 800ec4e:	88db      	ldrh	r3, [r3, #6]
 800ec50:	2b00      	cmp	r3, #0
 800ec52:	d104      	bne.n	800ec5e <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800ec54:	7bbb      	ldrb	r3, [r7, #14]
 800ec56:	4619      	mov	r1, r3
 800ec58:	6878      	ldr	r0, [r7, #4]
 800ec5a:	f001 f955 	bl	800ff08 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800ec5e:	6878      	ldr	r0, [r7, #4]
 800ec60:	f000 fd23 	bl	800f6aa <USBD_CtlSendStatus>

              break;
 800ec64:	e004      	b.n	800ec70 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800ec66:	6839      	ldr	r1, [r7, #0]
 800ec68:	6878      	ldr	r0, [r7, #4]
 800ec6a:	f000 fc53 	bl	800f514 <USBD_CtlError>
              break;
 800ec6e:	bf00      	nop
          }
          break;
 800ec70:	e0ec      	b.n	800ee4c <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ec78:	b2db      	uxtb	r3, r3
 800ec7a:	2b02      	cmp	r3, #2
 800ec7c:	d002      	beq.n	800ec84 <USBD_StdEPReq+0xe6>
 800ec7e:	2b03      	cmp	r3, #3
 800ec80:	d016      	beq.n	800ecb0 <USBD_StdEPReq+0x112>
 800ec82:	e030      	b.n	800ece6 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ec84:	7bbb      	ldrb	r3, [r7, #14]
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	d00d      	beq.n	800eca6 <USBD_StdEPReq+0x108>
 800ec8a:	7bbb      	ldrb	r3, [r7, #14]
 800ec8c:	2b80      	cmp	r3, #128	@ 0x80
 800ec8e:	d00a      	beq.n	800eca6 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ec90:	7bbb      	ldrb	r3, [r7, #14]
 800ec92:	4619      	mov	r1, r3
 800ec94:	6878      	ldr	r0, [r7, #4]
 800ec96:	f001 f937 	bl	800ff08 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ec9a:	2180      	movs	r1, #128	@ 0x80
 800ec9c:	6878      	ldr	r0, [r7, #4]
 800ec9e:	f001 f933 	bl	800ff08 <USBD_LL_StallEP>
 800eca2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800eca4:	e025      	b.n	800ecf2 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800eca6:	6839      	ldr	r1, [r7, #0]
 800eca8:	6878      	ldr	r0, [r7, #4]
 800ecaa:	f000 fc33 	bl	800f514 <USBD_CtlError>
              break;
 800ecae:	e020      	b.n	800ecf2 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ecb0:	683b      	ldr	r3, [r7, #0]
 800ecb2:	885b      	ldrh	r3, [r3, #2]
 800ecb4:	2b00      	cmp	r3, #0
 800ecb6:	d11b      	bne.n	800ecf0 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800ecb8:	7bbb      	ldrb	r3, [r7, #14]
 800ecba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ecbe:	2b00      	cmp	r3, #0
 800ecc0:	d004      	beq.n	800eccc <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800ecc2:	7bbb      	ldrb	r3, [r7, #14]
 800ecc4:	4619      	mov	r1, r3
 800ecc6:	6878      	ldr	r0, [r7, #4]
 800ecc8:	f001 f93d 	bl	800ff46 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800eccc:	6878      	ldr	r0, [r7, #4]
 800ecce:	f000 fcec 	bl	800f6aa <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ecd8:	689b      	ldr	r3, [r3, #8]
 800ecda:	6839      	ldr	r1, [r7, #0]
 800ecdc:	6878      	ldr	r0, [r7, #4]
 800ecde:	4798      	blx	r3
 800ece0:	4603      	mov	r3, r0
 800ece2:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800ece4:	e004      	b.n	800ecf0 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800ece6:	6839      	ldr	r1, [r7, #0]
 800ece8:	6878      	ldr	r0, [r7, #4]
 800ecea:	f000 fc13 	bl	800f514 <USBD_CtlError>
              break;
 800ecee:	e000      	b.n	800ecf2 <USBD_StdEPReq+0x154>
              break;
 800ecf0:	bf00      	nop
          }
          break;
 800ecf2:	e0ab      	b.n	800ee4c <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ecfa:	b2db      	uxtb	r3, r3
 800ecfc:	2b02      	cmp	r3, #2
 800ecfe:	d002      	beq.n	800ed06 <USBD_StdEPReq+0x168>
 800ed00:	2b03      	cmp	r3, #3
 800ed02:	d032      	beq.n	800ed6a <USBD_StdEPReq+0x1cc>
 800ed04:	e097      	b.n	800ee36 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ed06:	7bbb      	ldrb	r3, [r7, #14]
 800ed08:	2b00      	cmp	r3, #0
 800ed0a:	d007      	beq.n	800ed1c <USBD_StdEPReq+0x17e>
 800ed0c:	7bbb      	ldrb	r3, [r7, #14]
 800ed0e:	2b80      	cmp	r3, #128	@ 0x80
 800ed10:	d004      	beq.n	800ed1c <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800ed12:	6839      	ldr	r1, [r7, #0]
 800ed14:	6878      	ldr	r0, [r7, #4]
 800ed16:	f000 fbfd 	bl	800f514 <USBD_CtlError>
                break;
 800ed1a:	e091      	b.n	800ee40 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ed1c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ed20:	2b00      	cmp	r3, #0
 800ed22:	da0b      	bge.n	800ed3c <USBD_StdEPReq+0x19e>
 800ed24:	7bbb      	ldrb	r3, [r7, #14]
 800ed26:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ed2a:	4613      	mov	r3, r2
 800ed2c:	009b      	lsls	r3, r3, #2
 800ed2e:	4413      	add	r3, r2
 800ed30:	009b      	lsls	r3, r3, #2
 800ed32:	3310      	adds	r3, #16
 800ed34:	687a      	ldr	r2, [r7, #4]
 800ed36:	4413      	add	r3, r2
 800ed38:	3304      	adds	r3, #4
 800ed3a:	e00b      	b.n	800ed54 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ed3c:	7bbb      	ldrb	r3, [r7, #14]
 800ed3e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ed42:	4613      	mov	r3, r2
 800ed44:	009b      	lsls	r3, r3, #2
 800ed46:	4413      	add	r3, r2
 800ed48:	009b      	lsls	r3, r3, #2
 800ed4a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ed4e:	687a      	ldr	r2, [r7, #4]
 800ed50:	4413      	add	r3, r2
 800ed52:	3304      	adds	r3, #4
 800ed54:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ed56:	68bb      	ldr	r3, [r7, #8]
 800ed58:	2200      	movs	r2, #0
 800ed5a:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ed5c:	68bb      	ldr	r3, [r7, #8]
 800ed5e:	2202      	movs	r2, #2
 800ed60:	4619      	mov	r1, r3
 800ed62:	6878      	ldr	r0, [r7, #4]
 800ed64:	f000 fc47 	bl	800f5f6 <USBD_CtlSendData>
              break;
 800ed68:	e06a      	b.n	800ee40 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ed6a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ed6e:	2b00      	cmp	r3, #0
 800ed70:	da11      	bge.n	800ed96 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ed72:	7bbb      	ldrb	r3, [r7, #14]
 800ed74:	f003 020f 	and.w	r2, r3, #15
 800ed78:	6879      	ldr	r1, [r7, #4]
 800ed7a:	4613      	mov	r3, r2
 800ed7c:	009b      	lsls	r3, r3, #2
 800ed7e:	4413      	add	r3, r2
 800ed80:	009b      	lsls	r3, r3, #2
 800ed82:	440b      	add	r3, r1
 800ed84:	3324      	adds	r3, #36	@ 0x24
 800ed86:	881b      	ldrh	r3, [r3, #0]
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	d117      	bne.n	800edbc <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800ed8c:	6839      	ldr	r1, [r7, #0]
 800ed8e:	6878      	ldr	r0, [r7, #4]
 800ed90:	f000 fbc0 	bl	800f514 <USBD_CtlError>
                  break;
 800ed94:	e054      	b.n	800ee40 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ed96:	7bbb      	ldrb	r3, [r7, #14]
 800ed98:	f003 020f 	and.w	r2, r3, #15
 800ed9c:	6879      	ldr	r1, [r7, #4]
 800ed9e:	4613      	mov	r3, r2
 800eda0:	009b      	lsls	r3, r3, #2
 800eda2:	4413      	add	r3, r2
 800eda4:	009b      	lsls	r3, r3, #2
 800eda6:	440b      	add	r3, r1
 800eda8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800edac:	881b      	ldrh	r3, [r3, #0]
 800edae:	2b00      	cmp	r3, #0
 800edb0:	d104      	bne.n	800edbc <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800edb2:	6839      	ldr	r1, [r7, #0]
 800edb4:	6878      	ldr	r0, [r7, #4]
 800edb6:	f000 fbad 	bl	800f514 <USBD_CtlError>
                  break;
 800edba:	e041      	b.n	800ee40 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800edbc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	da0b      	bge.n	800eddc <USBD_StdEPReq+0x23e>
 800edc4:	7bbb      	ldrb	r3, [r7, #14]
 800edc6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800edca:	4613      	mov	r3, r2
 800edcc:	009b      	lsls	r3, r3, #2
 800edce:	4413      	add	r3, r2
 800edd0:	009b      	lsls	r3, r3, #2
 800edd2:	3310      	adds	r3, #16
 800edd4:	687a      	ldr	r2, [r7, #4]
 800edd6:	4413      	add	r3, r2
 800edd8:	3304      	adds	r3, #4
 800edda:	e00b      	b.n	800edf4 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800eddc:	7bbb      	ldrb	r3, [r7, #14]
 800edde:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ede2:	4613      	mov	r3, r2
 800ede4:	009b      	lsls	r3, r3, #2
 800ede6:	4413      	add	r3, r2
 800ede8:	009b      	lsls	r3, r3, #2
 800edea:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800edee:	687a      	ldr	r2, [r7, #4]
 800edf0:	4413      	add	r3, r2
 800edf2:	3304      	adds	r3, #4
 800edf4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800edf6:	7bbb      	ldrb	r3, [r7, #14]
 800edf8:	2b00      	cmp	r3, #0
 800edfa:	d002      	beq.n	800ee02 <USBD_StdEPReq+0x264>
 800edfc:	7bbb      	ldrb	r3, [r7, #14]
 800edfe:	2b80      	cmp	r3, #128	@ 0x80
 800ee00:	d103      	bne.n	800ee0a <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800ee02:	68bb      	ldr	r3, [r7, #8]
 800ee04:	2200      	movs	r2, #0
 800ee06:	601a      	str	r2, [r3, #0]
 800ee08:	e00e      	b.n	800ee28 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800ee0a:	7bbb      	ldrb	r3, [r7, #14]
 800ee0c:	4619      	mov	r1, r3
 800ee0e:	6878      	ldr	r0, [r7, #4]
 800ee10:	f001 f8b8 	bl	800ff84 <USBD_LL_IsStallEP>
 800ee14:	4603      	mov	r3, r0
 800ee16:	2b00      	cmp	r3, #0
 800ee18:	d003      	beq.n	800ee22 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800ee1a:	68bb      	ldr	r3, [r7, #8]
 800ee1c:	2201      	movs	r2, #1
 800ee1e:	601a      	str	r2, [r3, #0]
 800ee20:	e002      	b.n	800ee28 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800ee22:	68bb      	ldr	r3, [r7, #8]
 800ee24:	2200      	movs	r2, #0
 800ee26:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ee28:	68bb      	ldr	r3, [r7, #8]
 800ee2a:	2202      	movs	r2, #2
 800ee2c:	4619      	mov	r1, r3
 800ee2e:	6878      	ldr	r0, [r7, #4]
 800ee30:	f000 fbe1 	bl	800f5f6 <USBD_CtlSendData>
              break;
 800ee34:	e004      	b.n	800ee40 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800ee36:	6839      	ldr	r1, [r7, #0]
 800ee38:	6878      	ldr	r0, [r7, #4]
 800ee3a:	f000 fb6b 	bl	800f514 <USBD_CtlError>
              break;
 800ee3e:	bf00      	nop
          }
          break;
 800ee40:	e004      	b.n	800ee4c <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800ee42:	6839      	ldr	r1, [r7, #0]
 800ee44:	6878      	ldr	r0, [r7, #4]
 800ee46:	f000 fb65 	bl	800f514 <USBD_CtlError>
          break;
 800ee4a:	bf00      	nop
      }
      break;
 800ee4c:	e004      	b.n	800ee58 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800ee4e:	6839      	ldr	r1, [r7, #0]
 800ee50:	6878      	ldr	r0, [r7, #4]
 800ee52:	f000 fb5f 	bl	800f514 <USBD_CtlError>
      break;
 800ee56:	bf00      	nop
  }

  return ret;
 800ee58:	7bfb      	ldrb	r3, [r7, #15]
}
 800ee5a:	4618      	mov	r0, r3
 800ee5c:	3710      	adds	r7, #16
 800ee5e:	46bd      	mov	sp, r7
 800ee60:	bd80      	pop	{r7, pc}
	...

0800ee64 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ee64:	b580      	push	{r7, lr}
 800ee66:	b084      	sub	sp, #16
 800ee68:	af00      	add	r7, sp, #0
 800ee6a:	6078      	str	r0, [r7, #4]
 800ee6c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ee6e:	2300      	movs	r3, #0
 800ee70:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ee72:	2300      	movs	r3, #0
 800ee74:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ee76:	2300      	movs	r3, #0
 800ee78:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ee7a:	683b      	ldr	r3, [r7, #0]
 800ee7c:	885b      	ldrh	r3, [r3, #2]
 800ee7e:	0a1b      	lsrs	r3, r3, #8
 800ee80:	b29b      	uxth	r3, r3
 800ee82:	3b01      	subs	r3, #1
 800ee84:	2b0e      	cmp	r3, #14
 800ee86:	f200 8152 	bhi.w	800f12e <USBD_GetDescriptor+0x2ca>
 800ee8a:	a201      	add	r2, pc, #4	@ (adr r2, 800ee90 <USBD_GetDescriptor+0x2c>)
 800ee8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee90:	0800ef01 	.word	0x0800ef01
 800ee94:	0800ef19 	.word	0x0800ef19
 800ee98:	0800ef59 	.word	0x0800ef59
 800ee9c:	0800f12f 	.word	0x0800f12f
 800eea0:	0800f12f 	.word	0x0800f12f
 800eea4:	0800f0cf 	.word	0x0800f0cf
 800eea8:	0800f0fb 	.word	0x0800f0fb
 800eeac:	0800f12f 	.word	0x0800f12f
 800eeb0:	0800f12f 	.word	0x0800f12f
 800eeb4:	0800f12f 	.word	0x0800f12f
 800eeb8:	0800f12f 	.word	0x0800f12f
 800eebc:	0800f12f 	.word	0x0800f12f
 800eec0:	0800f12f 	.word	0x0800f12f
 800eec4:	0800f12f 	.word	0x0800f12f
 800eec8:	0800eecd 	.word	0x0800eecd
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800eed2:	69db      	ldr	r3, [r3, #28]
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	d00b      	beq.n	800eef0 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800eede:	69db      	ldr	r3, [r3, #28]
 800eee0:	687a      	ldr	r2, [r7, #4]
 800eee2:	7c12      	ldrb	r2, [r2, #16]
 800eee4:	f107 0108 	add.w	r1, r7, #8
 800eee8:	4610      	mov	r0, r2
 800eeea:	4798      	blx	r3
 800eeec:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800eeee:	e126      	b.n	800f13e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800eef0:	6839      	ldr	r1, [r7, #0]
 800eef2:	6878      	ldr	r0, [r7, #4]
 800eef4:	f000 fb0e 	bl	800f514 <USBD_CtlError>
        err++;
 800eef8:	7afb      	ldrb	r3, [r7, #11]
 800eefa:	3301      	adds	r3, #1
 800eefc:	72fb      	strb	r3, [r7, #11]
      break;
 800eefe:	e11e      	b.n	800f13e <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ef06:	681b      	ldr	r3, [r3, #0]
 800ef08:	687a      	ldr	r2, [r7, #4]
 800ef0a:	7c12      	ldrb	r2, [r2, #16]
 800ef0c:	f107 0108 	add.w	r1, r7, #8
 800ef10:	4610      	mov	r0, r2
 800ef12:	4798      	blx	r3
 800ef14:	60f8      	str	r0, [r7, #12]
      break;
 800ef16:	e112      	b.n	800f13e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	7c1b      	ldrb	r3, [r3, #16]
 800ef1c:	2b00      	cmp	r3, #0
 800ef1e:	d10d      	bne.n	800ef3c <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ef26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef28:	f107 0208 	add.w	r2, r7, #8
 800ef2c:	4610      	mov	r0, r2
 800ef2e:	4798      	blx	r3
 800ef30:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ef32:	68fb      	ldr	r3, [r7, #12]
 800ef34:	3301      	adds	r3, #1
 800ef36:	2202      	movs	r2, #2
 800ef38:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800ef3a:	e100      	b.n	800f13e <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ef42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef44:	f107 0208 	add.w	r2, r7, #8
 800ef48:	4610      	mov	r0, r2
 800ef4a:	4798      	blx	r3
 800ef4c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ef4e:	68fb      	ldr	r3, [r7, #12]
 800ef50:	3301      	adds	r3, #1
 800ef52:	2202      	movs	r2, #2
 800ef54:	701a      	strb	r2, [r3, #0]
      break;
 800ef56:	e0f2      	b.n	800f13e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ef58:	683b      	ldr	r3, [r7, #0]
 800ef5a:	885b      	ldrh	r3, [r3, #2]
 800ef5c:	b2db      	uxtb	r3, r3
 800ef5e:	2b05      	cmp	r3, #5
 800ef60:	f200 80ac 	bhi.w	800f0bc <USBD_GetDescriptor+0x258>
 800ef64:	a201      	add	r2, pc, #4	@ (adr r2, 800ef6c <USBD_GetDescriptor+0x108>)
 800ef66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef6a:	bf00      	nop
 800ef6c:	0800ef85 	.word	0x0800ef85
 800ef70:	0800efb9 	.word	0x0800efb9
 800ef74:	0800efed 	.word	0x0800efed
 800ef78:	0800f021 	.word	0x0800f021
 800ef7c:	0800f055 	.word	0x0800f055
 800ef80:	0800f089 	.word	0x0800f089
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ef8a:	685b      	ldr	r3, [r3, #4]
 800ef8c:	2b00      	cmp	r3, #0
 800ef8e:	d00b      	beq.n	800efa8 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ef96:	685b      	ldr	r3, [r3, #4]
 800ef98:	687a      	ldr	r2, [r7, #4]
 800ef9a:	7c12      	ldrb	r2, [r2, #16]
 800ef9c:	f107 0108 	add.w	r1, r7, #8
 800efa0:	4610      	mov	r0, r2
 800efa2:	4798      	blx	r3
 800efa4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800efa6:	e091      	b.n	800f0cc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800efa8:	6839      	ldr	r1, [r7, #0]
 800efaa:	6878      	ldr	r0, [r7, #4]
 800efac:	f000 fab2 	bl	800f514 <USBD_CtlError>
            err++;
 800efb0:	7afb      	ldrb	r3, [r7, #11]
 800efb2:	3301      	adds	r3, #1
 800efb4:	72fb      	strb	r3, [r7, #11]
          break;
 800efb6:	e089      	b.n	800f0cc <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800efbe:	689b      	ldr	r3, [r3, #8]
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	d00b      	beq.n	800efdc <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800efca:	689b      	ldr	r3, [r3, #8]
 800efcc:	687a      	ldr	r2, [r7, #4]
 800efce:	7c12      	ldrb	r2, [r2, #16]
 800efd0:	f107 0108 	add.w	r1, r7, #8
 800efd4:	4610      	mov	r0, r2
 800efd6:	4798      	blx	r3
 800efd8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800efda:	e077      	b.n	800f0cc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800efdc:	6839      	ldr	r1, [r7, #0]
 800efde:	6878      	ldr	r0, [r7, #4]
 800efe0:	f000 fa98 	bl	800f514 <USBD_CtlError>
            err++;
 800efe4:	7afb      	ldrb	r3, [r7, #11]
 800efe6:	3301      	adds	r3, #1
 800efe8:	72fb      	strb	r3, [r7, #11]
          break;
 800efea:	e06f      	b.n	800f0cc <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800eff2:	68db      	ldr	r3, [r3, #12]
 800eff4:	2b00      	cmp	r3, #0
 800eff6:	d00b      	beq.n	800f010 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800effe:	68db      	ldr	r3, [r3, #12]
 800f000:	687a      	ldr	r2, [r7, #4]
 800f002:	7c12      	ldrb	r2, [r2, #16]
 800f004:	f107 0108 	add.w	r1, r7, #8
 800f008:	4610      	mov	r0, r2
 800f00a:	4798      	blx	r3
 800f00c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f00e:	e05d      	b.n	800f0cc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f010:	6839      	ldr	r1, [r7, #0]
 800f012:	6878      	ldr	r0, [r7, #4]
 800f014:	f000 fa7e 	bl	800f514 <USBD_CtlError>
            err++;
 800f018:	7afb      	ldrb	r3, [r7, #11]
 800f01a:	3301      	adds	r3, #1
 800f01c:	72fb      	strb	r3, [r7, #11]
          break;
 800f01e:	e055      	b.n	800f0cc <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f026:	691b      	ldr	r3, [r3, #16]
 800f028:	2b00      	cmp	r3, #0
 800f02a:	d00b      	beq.n	800f044 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f032:	691b      	ldr	r3, [r3, #16]
 800f034:	687a      	ldr	r2, [r7, #4]
 800f036:	7c12      	ldrb	r2, [r2, #16]
 800f038:	f107 0108 	add.w	r1, r7, #8
 800f03c:	4610      	mov	r0, r2
 800f03e:	4798      	blx	r3
 800f040:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f042:	e043      	b.n	800f0cc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f044:	6839      	ldr	r1, [r7, #0]
 800f046:	6878      	ldr	r0, [r7, #4]
 800f048:	f000 fa64 	bl	800f514 <USBD_CtlError>
            err++;
 800f04c:	7afb      	ldrb	r3, [r7, #11]
 800f04e:	3301      	adds	r3, #1
 800f050:	72fb      	strb	r3, [r7, #11]
          break;
 800f052:	e03b      	b.n	800f0cc <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800f054:	687b      	ldr	r3, [r7, #4]
 800f056:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f05a:	695b      	ldr	r3, [r3, #20]
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	d00b      	beq.n	800f078 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f066:	695b      	ldr	r3, [r3, #20]
 800f068:	687a      	ldr	r2, [r7, #4]
 800f06a:	7c12      	ldrb	r2, [r2, #16]
 800f06c:	f107 0108 	add.w	r1, r7, #8
 800f070:	4610      	mov	r0, r2
 800f072:	4798      	blx	r3
 800f074:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f076:	e029      	b.n	800f0cc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f078:	6839      	ldr	r1, [r7, #0]
 800f07a:	6878      	ldr	r0, [r7, #4]
 800f07c:	f000 fa4a 	bl	800f514 <USBD_CtlError>
            err++;
 800f080:	7afb      	ldrb	r3, [r7, #11]
 800f082:	3301      	adds	r3, #1
 800f084:	72fb      	strb	r3, [r7, #11]
          break;
 800f086:	e021      	b.n	800f0cc <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f08e:	699b      	ldr	r3, [r3, #24]
 800f090:	2b00      	cmp	r3, #0
 800f092:	d00b      	beq.n	800f0ac <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800f094:	687b      	ldr	r3, [r7, #4]
 800f096:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f09a:	699b      	ldr	r3, [r3, #24]
 800f09c:	687a      	ldr	r2, [r7, #4]
 800f09e:	7c12      	ldrb	r2, [r2, #16]
 800f0a0:	f107 0108 	add.w	r1, r7, #8
 800f0a4:	4610      	mov	r0, r2
 800f0a6:	4798      	blx	r3
 800f0a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f0aa:	e00f      	b.n	800f0cc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f0ac:	6839      	ldr	r1, [r7, #0]
 800f0ae:	6878      	ldr	r0, [r7, #4]
 800f0b0:	f000 fa30 	bl	800f514 <USBD_CtlError>
            err++;
 800f0b4:	7afb      	ldrb	r3, [r7, #11]
 800f0b6:	3301      	adds	r3, #1
 800f0b8:	72fb      	strb	r3, [r7, #11]
          break;
 800f0ba:	e007      	b.n	800f0cc <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800f0bc:	6839      	ldr	r1, [r7, #0]
 800f0be:	6878      	ldr	r0, [r7, #4]
 800f0c0:	f000 fa28 	bl	800f514 <USBD_CtlError>
          err++;
 800f0c4:	7afb      	ldrb	r3, [r7, #11]
 800f0c6:	3301      	adds	r3, #1
 800f0c8:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800f0ca:	bf00      	nop
      }
      break;
 800f0cc:	e037      	b.n	800f13e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	7c1b      	ldrb	r3, [r3, #16]
 800f0d2:	2b00      	cmp	r3, #0
 800f0d4:	d109      	bne.n	800f0ea <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f0dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f0de:	f107 0208 	add.w	r2, r7, #8
 800f0e2:	4610      	mov	r0, r2
 800f0e4:	4798      	blx	r3
 800f0e6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f0e8:	e029      	b.n	800f13e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f0ea:	6839      	ldr	r1, [r7, #0]
 800f0ec:	6878      	ldr	r0, [r7, #4]
 800f0ee:	f000 fa11 	bl	800f514 <USBD_CtlError>
        err++;
 800f0f2:	7afb      	ldrb	r3, [r7, #11]
 800f0f4:	3301      	adds	r3, #1
 800f0f6:	72fb      	strb	r3, [r7, #11]
      break;
 800f0f8:	e021      	b.n	800f13e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	7c1b      	ldrb	r3, [r3, #16]
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	d10d      	bne.n	800f11e <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f10a:	f107 0208 	add.w	r2, r7, #8
 800f10e:	4610      	mov	r0, r2
 800f110:	4798      	blx	r3
 800f112:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800f114:	68fb      	ldr	r3, [r7, #12]
 800f116:	3301      	adds	r3, #1
 800f118:	2207      	movs	r2, #7
 800f11a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f11c:	e00f      	b.n	800f13e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f11e:	6839      	ldr	r1, [r7, #0]
 800f120:	6878      	ldr	r0, [r7, #4]
 800f122:	f000 f9f7 	bl	800f514 <USBD_CtlError>
        err++;
 800f126:	7afb      	ldrb	r3, [r7, #11]
 800f128:	3301      	adds	r3, #1
 800f12a:	72fb      	strb	r3, [r7, #11]
      break;
 800f12c:	e007      	b.n	800f13e <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800f12e:	6839      	ldr	r1, [r7, #0]
 800f130:	6878      	ldr	r0, [r7, #4]
 800f132:	f000 f9ef 	bl	800f514 <USBD_CtlError>
      err++;
 800f136:	7afb      	ldrb	r3, [r7, #11]
 800f138:	3301      	adds	r3, #1
 800f13a:	72fb      	strb	r3, [r7, #11]
      break;
 800f13c:	bf00      	nop
  }

  if (err != 0U)
 800f13e:	7afb      	ldrb	r3, [r7, #11]
 800f140:	2b00      	cmp	r3, #0
 800f142:	d11e      	bne.n	800f182 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800f144:	683b      	ldr	r3, [r7, #0]
 800f146:	88db      	ldrh	r3, [r3, #6]
 800f148:	2b00      	cmp	r3, #0
 800f14a:	d016      	beq.n	800f17a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800f14c:	893b      	ldrh	r3, [r7, #8]
 800f14e:	2b00      	cmp	r3, #0
 800f150:	d00e      	beq.n	800f170 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800f152:	683b      	ldr	r3, [r7, #0]
 800f154:	88da      	ldrh	r2, [r3, #6]
 800f156:	893b      	ldrh	r3, [r7, #8]
 800f158:	4293      	cmp	r3, r2
 800f15a:	bf28      	it	cs
 800f15c:	4613      	movcs	r3, r2
 800f15e:	b29b      	uxth	r3, r3
 800f160:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f162:	893b      	ldrh	r3, [r7, #8]
 800f164:	461a      	mov	r2, r3
 800f166:	68f9      	ldr	r1, [r7, #12]
 800f168:	6878      	ldr	r0, [r7, #4]
 800f16a:	f000 fa44 	bl	800f5f6 <USBD_CtlSendData>
 800f16e:	e009      	b.n	800f184 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800f170:	6839      	ldr	r1, [r7, #0]
 800f172:	6878      	ldr	r0, [r7, #4]
 800f174:	f000 f9ce 	bl	800f514 <USBD_CtlError>
 800f178:	e004      	b.n	800f184 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800f17a:	6878      	ldr	r0, [r7, #4]
 800f17c:	f000 fa95 	bl	800f6aa <USBD_CtlSendStatus>
 800f180:	e000      	b.n	800f184 <USBD_GetDescriptor+0x320>
    return;
 800f182:	bf00      	nop
  }
}
 800f184:	3710      	adds	r7, #16
 800f186:	46bd      	mov	sp, r7
 800f188:	bd80      	pop	{r7, pc}
 800f18a:	bf00      	nop

0800f18c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f18c:	b580      	push	{r7, lr}
 800f18e:	b084      	sub	sp, #16
 800f190:	af00      	add	r7, sp, #0
 800f192:	6078      	str	r0, [r7, #4]
 800f194:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800f196:	683b      	ldr	r3, [r7, #0]
 800f198:	889b      	ldrh	r3, [r3, #4]
 800f19a:	2b00      	cmp	r3, #0
 800f19c:	d131      	bne.n	800f202 <USBD_SetAddress+0x76>
 800f19e:	683b      	ldr	r3, [r7, #0]
 800f1a0:	88db      	ldrh	r3, [r3, #6]
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	d12d      	bne.n	800f202 <USBD_SetAddress+0x76>
 800f1a6:	683b      	ldr	r3, [r7, #0]
 800f1a8:	885b      	ldrh	r3, [r3, #2]
 800f1aa:	2b7f      	cmp	r3, #127	@ 0x7f
 800f1ac:	d829      	bhi.n	800f202 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800f1ae:	683b      	ldr	r3, [r7, #0]
 800f1b0:	885b      	ldrh	r3, [r3, #2]
 800f1b2:	b2db      	uxtb	r3, r3
 800f1b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f1b8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f1c0:	b2db      	uxtb	r3, r3
 800f1c2:	2b03      	cmp	r3, #3
 800f1c4:	d104      	bne.n	800f1d0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800f1c6:	6839      	ldr	r1, [r7, #0]
 800f1c8:	6878      	ldr	r0, [r7, #4]
 800f1ca:	f000 f9a3 	bl	800f514 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f1ce:	e01d      	b.n	800f20c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	7bfa      	ldrb	r2, [r7, #15]
 800f1d4:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800f1d8:	7bfb      	ldrb	r3, [r7, #15]
 800f1da:	4619      	mov	r1, r3
 800f1dc:	6878      	ldr	r0, [r7, #4]
 800f1de:	f000 fefd 	bl	800ffdc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800f1e2:	6878      	ldr	r0, [r7, #4]
 800f1e4:	f000 fa61 	bl	800f6aa <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800f1e8:	7bfb      	ldrb	r3, [r7, #15]
 800f1ea:	2b00      	cmp	r3, #0
 800f1ec:	d004      	beq.n	800f1f8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	2202      	movs	r2, #2
 800f1f2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f1f6:	e009      	b.n	800f20c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	2201      	movs	r2, #1
 800f1fc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f200:	e004      	b.n	800f20c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800f202:	6839      	ldr	r1, [r7, #0]
 800f204:	6878      	ldr	r0, [r7, #4]
 800f206:	f000 f985 	bl	800f514 <USBD_CtlError>
  }
}
 800f20a:	bf00      	nop
 800f20c:	bf00      	nop
 800f20e:	3710      	adds	r7, #16
 800f210:	46bd      	mov	sp, r7
 800f212:	bd80      	pop	{r7, pc}

0800f214 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f214:	b580      	push	{r7, lr}
 800f216:	b084      	sub	sp, #16
 800f218:	af00      	add	r7, sp, #0
 800f21a:	6078      	str	r0, [r7, #4]
 800f21c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f21e:	2300      	movs	r3, #0
 800f220:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800f222:	683b      	ldr	r3, [r7, #0]
 800f224:	885b      	ldrh	r3, [r3, #2]
 800f226:	b2da      	uxtb	r2, r3
 800f228:	4b4c      	ldr	r3, [pc, #304]	@ (800f35c <USBD_SetConfig+0x148>)
 800f22a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800f22c:	4b4b      	ldr	r3, [pc, #300]	@ (800f35c <USBD_SetConfig+0x148>)
 800f22e:	781b      	ldrb	r3, [r3, #0]
 800f230:	2b01      	cmp	r3, #1
 800f232:	d905      	bls.n	800f240 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800f234:	6839      	ldr	r1, [r7, #0]
 800f236:	6878      	ldr	r0, [r7, #4]
 800f238:	f000 f96c 	bl	800f514 <USBD_CtlError>
    return USBD_FAIL;
 800f23c:	2303      	movs	r3, #3
 800f23e:	e088      	b.n	800f352 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f246:	b2db      	uxtb	r3, r3
 800f248:	2b02      	cmp	r3, #2
 800f24a:	d002      	beq.n	800f252 <USBD_SetConfig+0x3e>
 800f24c:	2b03      	cmp	r3, #3
 800f24e:	d025      	beq.n	800f29c <USBD_SetConfig+0x88>
 800f250:	e071      	b.n	800f336 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800f252:	4b42      	ldr	r3, [pc, #264]	@ (800f35c <USBD_SetConfig+0x148>)
 800f254:	781b      	ldrb	r3, [r3, #0]
 800f256:	2b00      	cmp	r3, #0
 800f258:	d01c      	beq.n	800f294 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800f25a:	4b40      	ldr	r3, [pc, #256]	@ (800f35c <USBD_SetConfig+0x148>)
 800f25c:	781b      	ldrb	r3, [r3, #0]
 800f25e:	461a      	mov	r2, r3
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f264:	4b3d      	ldr	r3, [pc, #244]	@ (800f35c <USBD_SetConfig+0x148>)
 800f266:	781b      	ldrb	r3, [r3, #0]
 800f268:	4619      	mov	r1, r3
 800f26a:	6878      	ldr	r0, [r7, #4]
 800f26c:	f7ff f990 	bl	800e590 <USBD_SetClassConfig>
 800f270:	4603      	mov	r3, r0
 800f272:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800f274:	7bfb      	ldrb	r3, [r7, #15]
 800f276:	2b00      	cmp	r3, #0
 800f278:	d004      	beq.n	800f284 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800f27a:	6839      	ldr	r1, [r7, #0]
 800f27c:	6878      	ldr	r0, [r7, #4]
 800f27e:	f000 f949 	bl	800f514 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f282:	e065      	b.n	800f350 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800f284:	6878      	ldr	r0, [r7, #4]
 800f286:	f000 fa10 	bl	800f6aa <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800f28a:	687b      	ldr	r3, [r7, #4]
 800f28c:	2203      	movs	r2, #3
 800f28e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800f292:	e05d      	b.n	800f350 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800f294:	6878      	ldr	r0, [r7, #4]
 800f296:	f000 fa08 	bl	800f6aa <USBD_CtlSendStatus>
      break;
 800f29a:	e059      	b.n	800f350 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800f29c:	4b2f      	ldr	r3, [pc, #188]	@ (800f35c <USBD_SetConfig+0x148>)
 800f29e:	781b      	ldrb	r3, [r3, #0]
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	d112      	bne.n	800f2ca <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	2202      	movs	r2, #2
 800f2a8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800f2ac:	4b2b      	ldr	r3, [pc, #172]	@ (800f35c <USBD_SetConfig+0x148>)
 800f2ae:	781b      	ldrb	r3, [r3, #0]
 800f2b0:	461a      	mov	r2, r3
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f2b6:	4b29      	ldr	r3, [pc, #164]	@ (800f35c <USBD_SetConfig+0x148>)
 800f2b8:	781b      	ldrb	r3, [r3, #0]
 800f2ba:	4619      	mov	r1, r3
 800f2bc:	6878      	ldr	r0, [r7, #4]
 800f2be:	f7ff f983 	bl	800e5c8 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800f2c2:	6878      	ldr	r0, [r7, #4]
 800f2c4:	f000 f9f1 	bl	800f6aa <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f2c8:	e042      	b.n	800f350 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800f2ca:	4b24      	ldr	r3, [pc, #144]	@ (800f35c <USBD_SetConfig+0x148>)
 800f2cc:	781b      	ldrb	r3, [r3, #0]
 800f2ce:	461a      	mov	r2, r3
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	685b      	ldr	r3, [r3, #4]
 800f2d4:	429a      	cmp	r2, r3
 800f2d6:	d02a      	beq.n	800f32e <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	685b      	ldr	r3, [r3, #4]
 800f2dc:	b2db      	uxtb	r3, r3
 800f2de:	4619      	mov	r1, r3
 800f2e0:	6878      	ldr	r0, [r7, #4]
 800f2e2:	f7ff f971 	bl	800e5c8 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800f2e6:	4b1d      	ldr	r3, [pc, #116]	@ (800f35c <USBD_SetConfig+0x148>)
 800f2e8:	781b      	ldrb	r3, [r3, #0]
 800f2ea:	461a      	mov	r2, r3
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f2f0:	4b1a      	ldr	r3, [pc, #104]	@ (800f35c <USBD_SetConfig+0x148>)
 800f2f2:	781b      	ldrb	r3, [r3, #0]
 800f2f4:	4619      	mov	r1, r3
 800f2f6:	6878      	ldr	r0, [r7, #4]
 800f2f8:	f7ff f94a 	bl	800e590 <USBD_SetClassConfig>
 800f2fc:	4603      	mov	r3, r0
 800f2fe:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800f300:	7bfb      	ldrb	r3, [r7, #15]
 800f302:	2b00      	cmp	r3, #0
 800f304:	d00f      	beq.n	800f326 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800f306:	6839      	ldr	r1, [r7, #0]
 800f308:	6878      	ldr	r0, [r7, #4]
 800f30a:	f000 f903 	bl	800f514 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	685b      	ldr	r3, [r3, #4]
 800f312:	b2db      	uxtb	r3, r3
 800f314:	4619      	mov	r1, r3
 800f316:	6878      	ldr	r0, [r7, #4]
 800f318:	f7ff f956 	bl	800e5c8 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	2202      	movs	r2, #2
 800f320:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800f324:	e014      	b.n	800f350 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800f326:	6878      	ldr	r0, [r7, #4]
 800f328:	f000 f9bf 	bl	800f6aa <USBD_CtlSendStatus>
      break;
 800f32c:	e010      	b.n	800f350 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800f32e:	6878      	ldr	r0, [r7, #4]
 800f330:	f000 f9bb 	bl	800f6aa <USBD_CtlSendStatus>
      break;
 800f334:	e00c      	b.n	800f350 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800f336:	6839      	ldr	r1, [r7, #0]
 800f338:	6878      	ldr	r0, [r7, #4]
 800f33a:	f000 f8eb 	bl	800f514 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f33e:	4b07      	ldr	r3, [pc, #28]	@ (800f35c <USBD_SetConfig+0x148>)
 800f340:	781b      	ldrb	r3, [r3, #0]
 800f342:	4619      	mov	r1, r3
 800f344:	6878      	ldr	r0, [r7, #4]
 800f346:	f7ff f93f 	bl	800e5c8 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800f34a:	2303      	movs	r3, #3
 800f34c:	73fb      	strb	r3, [r7, #15]
      break;
 800f34e:	bf00      	nop
  }

  return ret;
 800f350:	7bfb      	ldrb	r3, [r7, #15]
}
 800f352:	4618      	mov	r0, r3
 800f354:	3710      	adds	r7, #16
 800f356:	46bd      	mov	sp, r7
 800f358:	bd80      	pop	{r7, pc}
 800f35a:	bf00      	nop
 800f35c:	200026dd 	.word	0x200026dd

0800f360 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f360:	b580      	push	{r7, lr}
 800f362:	b082      	sub	sp, #8
 800f364:	af00      	add	r7, sp, #0
 800f366:	6078      	str	r0, [r7, #4]
 800f368:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800f36a:	683b      	ldr	r3, [r7, #0]
 800f36c:	88db      	ldrh	r3, [r3, #6]
 800f36e:	2b01      	cmp	r3, #1
 800f370:	d004      	beq.n	800f37c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800f372:	6839      	ldr	r1, [r7, #0]
 800f374:	6878      	ldr	r0, [r7, #4]
 800f376:	f000 f8cd 	bl	800f514 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800f37a:	e023      	b.n	800f3c4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f382:	b2db      	uxtb	r3, r3
 800f384:	2b02      	cmp	r3, #2
 800f386:	dc02      	bgt.n	800f38e <USBD_GetConfig+0x2e>
 800f388:	2b00      	cmp	r3, #0
 800f38a:	dc03      	bgt.n	800f394 <USBD_GetConfig+0x34>
 800f38c:	e015      	b.n	800f3ba <USBD_GetConfig+0x5a>
 800f38e:	2b03      	cmp	r3, #3
 800f390:	d00b      	beq.n	800f3aa <USBD_GetConfig+0x4a>
 800f392:	e012      	b.n	800f3ba <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	2200      	movs	r2, #0
 800f398:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	3308      	adds	r3, #8
 800f39e:	2201      	movs	r2, #1
 800f3a0:	4619      	mov	r1, r3
 800f3a2:	6878      	ldr	r0, [r7, #4]
 800f3a4:	f000 f927 	bl	800f5f6 <USBD_CtlSendData>
        break;
 800f3a8:	e00c      	b.n	800f3c4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	3304      	adds	r3, #4
 800f3ae:	2201      	movs	r2, #1
 800f3b0:	4619      	mov	r1, r3
 800f3b2:	6878      	ldr	r0, [r7, #4]
 800f3b4:	f000 f91f 	bl	800f5f6 <USBD_CtlSendData>
        break;
 800f3b8:	e004      	b.n	800f3c4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800f3ba:	6839      	ldr	r1, [r7, #0]
 800f3bc:	6878      	ldr	r0, [r7, #4]
 800f3be:	f000 f8a9 	bl	800f514 <USBD_CtlError>
        break;
 800f3c2:	bf00      	nop
}
 800f3c4:	bf00      	nop
 800f3c6:	3708      	adds	r7, #8
 800f3c8:	46bd      	mov	sp, r7
 800f3ca:	bd80      	pop	{r7, pc}

0800f3cc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f3cc:	b580      	push	{r7, lr}
 800f3ce:	b082      	sub	sp, #8
 800f3d0:	af00      	add	r7, sp, #0
 800f3d2:	6078      	str	r0, [r7, #4]
 800f3d4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f3dc:	b2db      	uxtb	r3, r3
 800f3de:	3b01      	subs	r3, #1
 800f3e0:	2b02      	cmp	r3, #2
 800f3e2:	d81e      	bhi.n	800f422 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800f3e4:	683b      	ldr	r3, [r7, #0]
 800f3e6:	88db      	ldrh	r3, [r3, #6]
 800f3e8:	2b02      	cmp	r3, #2
 800f3ea:	d004      	beq.n	800f3f6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800f3ec:	6839      	ldr	r1, [r7, #0]
 800f3ee:	6878      	ldr	r0, [r7, #4]
 800f3f0:	f000 f890 	bl	800f514 <USBD_CtlError>
        break;
 800f3f4:	e01a      	b.n	800f42c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	2201      	movs	r2, #1
 800f3fa:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800f402:	2b00      	cmp	r3, #0
 800f404:	d005      	beq.n	800f412 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	68db      	ldr	r3, [r3, #12]
 800f40a:	f043 0202 	orr.w	r2, r3, #2
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	330c      	adds	r3, #12
 800f416:	2202      	movs	r2, #2
 800f418:	4619      	mov	r1, r3
 800f41a:	6878      	ldr	r0, [r7, #4]
 800f41c:	f000 f8eb 	bl	800f5f6 <USBD_CtlSendData>
      break;
 800f420:	e004      	b.n	800f42c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800f422:	6839      	ldr	r1, [r7, #0]
 800f424:	6878      	ldr	r0, [r7, #4]
 800f426:	f000 f875 	bl	800f514 <USBD_CtlError>
      break;
 800f42a:	bf00      	nop
  }
}
 800f42c:	bf00      	nop
 800f42e:	3708      	adds	r7, #8
 800f430:	46bd      	mov	sp, r7
 800f432:	bd80      	pop	{r7, pc}

0800f434 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f434:	b580      	push	{r7, lr}
 800f436:	b082      	sub	sp, #8
 800f438:	af00      	add	r7, sp, #0
 800f43a:	6078      	str	r0, [r7, #4]
 800f43c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f43e:	683b      	ldr	r3, [r7, #0]
 800f440:	885b      	ldrh	r3, [r3, #2]
 800f442:	2b01      	cmp	r3, #1
 800f444:	d106      	bne.n	800f454 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	2201      	movs	r2, #1
 800f44a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800f44e:	6878      	ldr	r0, [r7, #4]
 800f450:	f000 f92b 	bl	800f6aa <USBD_CtlSendStatus>
  }
}
 800f454:	bf00      	nop
 800f456:	3708      	adds	r7, #8
 800f458:	46bd      	mov	sp, r7
 800f45a:	bd80      	pop	{r7, pc}

0800f45c <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f45c:	b580      	push	{r7, lr}
 800f45e:	b082      	sub	sp, #8
 800f460:	af00      	add	r7, sp, #0
 800f462:	6078      	str	r0, [r7, #4]
 800f464:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f46c:	b2db      	uxtb	r3, r3
 800f46e:	3b01      	subs	r3, #1
 800f470:	2b02      	cmp	r3, #2
 800f472:	d80b      	bhi.n	800f48c <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f474:	683b      	ldr	r3, [r7, #0]
 800f476:	885b      	ldrh	r3, [r3, #2]
 800f478:	2b01      	cmp	r3, #1
 800f47a:	d10c      	bne.n	800f496 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	2200      	movs	r2, #0
 800f480:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800f484:	6878      	ldr	r0, [r7, #4]
 800f486:	f000 f910 	bl	800f6aa <USBD_CtlSendStatus>
      }
      break;
 800f48a:	e004      	b.n	800f496 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800f48c:	6839      	ldr	r1, [r7, #0]
 800f48e:	6878      	ldr	r0, [r7, #4]
 800f490:	f000 f840 	bl	800f514 <USBD_CtlError>
      break;
 800f494:	e000      	b.n	800f498 <USBD_ClrFeature+0x3c>
      break;
 800f496:	bf00      	nop
  }
}
 800f498:	bf00      	nop
 800f49a:	3708      	adds	r7, #8
 800f49c:	46bd      	mov	sp, r7
 800f49e:	bd80      	pop	{r7, pc}

0800f4a0 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800f4a0:	b580      	push	{r7, lr}
 800f4a2:	b084      	sub	sp, #16
 800f4a4:	af00      	add	r7, sp, #0
 800f4a6:	6078      	str	r0, [r7, #4]
 800f4a8:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800f4aa:	683b      	ldr	r3, [r7, #0]
 800f4ac:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800f4ae:	68fb      	ldr	r3, [r7, #12]
 800f4b0:	781a      	ldrb	r2, [r3, #0]
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800f4b6:	68fb      	ldr	r3, [r7, #12]
 800f4b8:	3301      	adds	r3, #1
 800f4ba:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800f4bc:	68fb      	ldr	r3, [r7, #12]
 800f4be:	781a      	ldrb	r2, [r3, #0]
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800f4c4:	68fb      	ldr	r3, [r7, #12]
 800f4c6:	3301      	adds	r3, #1
 800f4c8:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800f4ca:	68f8      	ldr	r0, [r7, #12]
 800f4cc:	f7ff fa90 	bl	800e9f0 <SWAPBYTE>
 800f4d0:	4603      	mov	r3, r0
 800f4d2:	461a      	mov	r2, r3
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800f4d8:	68fb      	ldr	r3, [r7, #12]
 800f4da:	3301      	adds	r3, #1
 800f4dc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f4de:	68fb      	ldr	r3, [r7, #12]
 800f4e0:	3301      	adds	r3, #1
 800f4e2:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800f4e4:	68f8      	ldr	r0, [r7, #12]
 800f4e6:	f7ff fa83 	bl	800e9f0 <SWAPBYTE>
 800f4ea:	4603      	mov	r3, r0
 800f4ec:	461a      	mov	r2, r3
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800f4f2:	68fb      	ldr	r3, [r7, #12]
 800f4f4:	3301      	adds	r3, #1
 800f4f6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f4f8:	68fb      	ldr	r3, [r7, #12]
 800f4fa:	3301      	adds	r3, #1
 800f4fc:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800f4fe:	68f8      	ldr	r0, [r7, #12]
 800f500:	f7ff fa76 	bl	800e9f0 <SWAPBYTE>
 800f504:	4603      	mov	r3, r0
 800f506:	461a      	mov	r2, r3
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	80da      	strh	r2, [r3, #6]
}
 800f50c:	bf00      	nop
 800f50e:	3710      	adds	r7, #16
 800f510:	46bd      	mov	sp, r7
 800f512:	bd80      	pop	{r7, pc}

0800f514 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f514:	b580      	push	{r7, lr}
 800f516:	b082      	sub	sp, #8
 800f518:	af00      	add	r7, sp, #0
 800f51a:	6078      	str	r0, [r7, #4]
 800f51c:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800f51e:	2180      	movs	r1, #128	@ 0x80
 800f520:	6878      	ldr	r0, [r7, #4]
 800f522:	f000 fcf1 	bl	800ff08 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800f526:	2100      	movs	r1, #0
 800f528:	6878      	ldr	r0, [r7, #4]
 800f52a:	f000 fced 	bl	800ff08 <USBD_LL_StallEP>
}
 800f52e:	bf00      	nop
 800f530:	3708      	adds	r7, #8
 800f532:	46bd      	mov	sp, r7
 800f534:	bd80      	pop	{r7, pc}

0800f536 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800f536:	b580      	push	{r7, lr}
 800f538:	b086      	sub	sp, #24
 800f53a:	af00      	add	r7, sp, #0
 800f53c:	60f8      	str	r0, [r7, #12]
 800f53e:	60b9      	str	r1, [r7, #8]
 800f540:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800f542:	2300      	movs	r3, #0
 800f544:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800f546:	68fb      	ldr	r3, [r7, #12]
 800f548:	2b00      	cmp	r3, #0
 800f54a:	d036      	beq.n	800f5ba <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800f54c:	68fb      	ldr	r3, [r7, #12]
 800f54e:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800f550:	6938      	ldr	r0, [r7, #16]
 800f552:	f000 f836 	bl	800f5c2 <USBD_GetLen>
 800f556:	4603      	mov	r3, r0
 800f558:	3301      	adds	r3, #1
 800f55a:	b29b      	uxth	r3, r3
 800f55c:	005b      	lsls	r3, r3, #1
 800f55e:	b29a      	uxth	r2, r3
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800f564:	7dfb      	ldrb	r3, [r7, #23]
 800f566:	68ba      	ldr	r2, [r7, #8]
 800f568:	4413      	add	r3, r2
 800f56a:	687a      	ldr	r2, [r7, #4]
 800f56c:	7812      	ldrb	r2, [r2, #0]
 800f56e:	701a      	strb	r2, [r3, #0]
  idx++;
 800f570:	7dfb      	ldrb	r3, [r7, #23]
 800f572:	3301      	adds	r3, #1
 800f574:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800f576:	7dfb      	ldrb	r3, [r7, #23]
 800f578:	68ba      	ldr	r2, [r7, #8]
 800f57a:	4413      	add	r3, r2
 800f57c:	2203      	movs	r2, #3
 800f57e:	701a      	strb	r2, [r3, #0]
  idx++;
 800f580:	7dfb      	ldrb	r3, [r7, #23]
 800f582:	3301      	adds	r3, #1
 800f584:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800f586:	e013      	b.n	800f5b0 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800f588:	7dfb      	ldrb	r3, [r7, #23]
 800f58a:	68ba      	ldr	r2, [r7, #8]
 800f58c:	4413      	add	r3, r2
 800f58e:	693a      	ldr	r2, [r7, #16]
 800f590:	7812      	ldrb	r2, [r2, #0]
 800f592:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800f594:	693b      	ldr	r3, [r7, #16]
 800f596:	3301      	adds	r3, #1
 800f598:	613b      	str	r3, [r7, #16]
    idx++;
 800f59a:	7dfb      	ldrb	r3, [r7, #23]
 800f59c:	3301      	adds	r3, #1
 800f59e:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800f5a0:	7dfb      	ldrb	r3, [r7, #23]
 800f5a2:	68ba      	ldr	r2, [r7, #8]
 800f5a4:	4413      	add	r3, r2
 800f5a6:	2200      	movs	r2, #0
 800f5a8:	701a      	strb	r2, [r3, #0]
    idx++;
 800f5aa:	7dfb      	ldrb	r3, [r7, #23]
 800f5ac:	3301      	adds	r3, #1
 800f5ae:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800f5b0:	693b      	ldr	r3, [r7, #16]
 800f5b2:	781b      	ldrb	r3, [r3, #0]
 800f5b4:	2b00      	cmp	r3, #0
 800f5b6:	d1e7      	bne.n	800f588 <USBD_GetString+0x52>
 800f5b8:	e000      	b.n	800f5bc <USBD_GetString+0x86>
    return;
 800f5ba:	bf00      	nop
  }
}
 800f5bc:	3718      	adds	r7, #24
 800f5be:	46bd      	mov	sp, r7
 800f5c0:	bd80      	pop	{r7, pc}

0800f5c2 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800f5c2:	b480      	push	{r7}
 800f5c4:	b085      	sub	sp, #20
 800f5c6:	af00      	add	r7, sp, #0
 800f5c8:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800f5ca:	2300      	movs	r3, #0
 800f5cc:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800f5d2:	e005      	b.n	800f5e0 <USBD_GetLen+0x1e>
  {
    len++;
 800f5d4:	7bfb      	ldrb	r3, [r7, #15]
 800f5d6:	3301      	adds	r3, #1
 800f5d8:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800f5da:	68bb      	ldr	r3, [r7, #8]
 800f5dc:	3301      	adds	r3, #1
 800f5de:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800f5e0:	68bb      	ldr	r3, [r7, #8]
 800f5e2:	781b      	ldrb	r3, [r3, #0]
 800f5e4:	2b00      	cmp	r3, #0
 800f5e6:	d1f5      	bne.n	800f5d4 <USBD_GetLen+0x12>
  }

  return len;
 800f5e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800f5ea:	4618      	mov	r0, r3
 800f5ec:	3714      	adds	r7, #20
 800f5ee:	46bd      	mov	sp, r7
 800f5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5f4:	4770      	bx	lr

0800f5f6 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800f5f6:	b580      	push	{r7, lr}
 800f5f8:	b084      	sub	sp, #16
 800f5fa:	af00      	add	r7, sp, #0
 800f5fc:	60f8      	str	r0, [r7, #12]
 800f5fe:	60b9      	str	r1, [r7, #8]
 800f600:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800f602:	68fb      	ldr	r3, [r7, #12]
 800f604:	2202      	movs	r2, #2
 800f606:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800f60a:	68fb      	ldr	r3, [r7, #12]
 800f60c:	687a      	ldr	r2, [r7, #4]
 800f60e:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800f610:	68fb      	ldr	r3, [r7, #12]
 800f612:	687a      	ldr	r2, [r7, #4]
 800f614:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	68ba      	ldr	r2, [r7, #8]
 800f61a:	2100      	movs	r1, #0
 800f61c:	68f8      	ldr	r0, [r7, #12]
 800f61e:	f000 fcfc 	bl	801001a <USBD_LL_Transmit>

  return USBD_OK;
 800f622:	2300      	movs	r3, #0
}
 800f624:	4618      	mov	r0, r3
 800f626:	3710      	adds	r7, #16
 800f628:	46bd      	mov	sp, r7
 800f62a:	bd80      	pop	{r7, pc}

0800f62c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800f62c:	b580      	push	{r7, lr}
 800f62e:	b084      	sub	sp, #16
 800f630:	af00      	add	r7, sp, #0
 800f632:	60f8      	str	r0, [r7, #12]
 800f634:	60b9      	str	r1, [r7, #8]
 800f636:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	68ba      	ldr	r2, [r7, #8]
 800f63c:	2100      	movs	r1, #0
 800f63e:	68f8      	ldr	r0, [r7, #12]
 800f640:	f000 fceb 	bl	801001a <USBD_LL_Transmit>

  return USBD_OK;
 800f644:	2300      	movs	r3, #0
}
 800f646:	4618      	mov	r0, r3
 800f648:	3710      	adds	r7, #16
 800f64a:	46bd      	mov	sp, r7
 800f64c:	bd80      	pop	{r7, pc}

0800f64e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800f64e:	b580      	push	{r7, lr}
 800f650:	b084      	sub	sp, #16
 800f652:	af00      	add	r7, sp, #0
 800f654:	60f8      	str	r0, [r7, #12]
 800f656:	60b9      	str	r1, [r7, #8]
 800f658:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800f65a:	68fb      	ldr	r3, [r7, #12]
 800f65c:	2203      	movs	r2, #3
 800f65e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800f662:	68fb      	ldr	r3, [r7, #12]
 800f664:	687a      	ldr	r2, [r7, #4]
 800f666:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800f66a:	68fb      	ldr	r3, [r7, #12]
 800f66c:	687a      	ldr	r2, [r7, #4]
 800f66e:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f672:	687b      	ldr	r3, [r7, #4]
 800f674:	68ba      	ldr	r2, [r7, #8]
 800f676:	2100      	movs	r1, #0
 800f678:	68f8      	ldr	r0, [r7, #12]
 800f67a:	f000 fcef 	bl	801005c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f67e:	2300      	movs	r3, #0
}
 800f680:	4618      	mov	r0, r3
 800f682:	3710      	adds	r7, #16
 800f684:	46bd      	mov	sp, r7
 800f686:	bd80      	pop	{r7, pc}

0800f688 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800f688:	b580      	push	{r7, lr}
 800f68a:	b084      	sub	sp, #16
 800f68c:	af00      	add	r7, sp, #0
 800f68e:	60f8      	str	r0, [r7, #12]
 800f690:	60b9      	str	r1, [r7, #8]
 800f692:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	68ba      	ldr	r2, [r7, #8]
 800f698:	2100      	movs	r1, #0
 800f69a:	68f8      	ldr	r0, [r7, #12]
 800f69c:	f000 fcde 	bl	801005c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f6a0:	2300      	movs	r3, #0
}
 800f6a2:	4618      	mov	r0, r3
 800f6a4:	3710      	adds	r7, #16
 800f6a6:	46bd      	mov	sp, r7
 800f6a8:	bd80      	pop	{r7, pc}

0800f6aa <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800f6aa:	b580      	push	{r7, lr}
 800f6ac:	b082      	sub	sp, #8
 800f6ae:	af00      	add	r7, sp, #0
 800f6b0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	2204      	movs	r2, #4
 800f6b6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800f6ba:	2300      	movs	r3, #0
 800f6bc:	2200      	movs	r2, #0
 800f6be:	2100      	movs	r1, #0
 800f6c0:	6878      	ldr	r0, [r7, #4]
 800f6c2:	f000 fcaa 	bl	801001a <USBD_LL_Transmit>

  return USBD_OK;
 800f6c6:	2300      	movs	r3, #0
}
 800f6c8:	4618      	mov	r0, r3
 800f6ca:	3708      	adds	r7, #8
 800f6cc:	46bd      	mov	sp, r7
 800f6ce:	bd80      	pop	{r7, pc}

0800f6d0 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800f6d0:	b580      	push	{r7, lr}
 800f6d2:	b082      	sub	sp, #8
 800f6d4:	af00      	add	r7, sp, #0
 800f6d6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	2205      	movs	r2, #5
 800f6dc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f6e0:	2300      	movs	r3, #0
 800f6e2:	2200      	movs	r2, #0
 800f6e4:	2100      	movs	r1, #0
 800f6e6:	6878      	ldr	r0, [r7, #4]
 800f6e8:	f000 fcb8 	bl	801005c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f6ec:	2300      	movs	r3, #0
}
 800f6ee:	4618      	mov	r0, r3
 800f6f0:	3708      	adds	r7, #8
 800f6f2:	46bd      	mov	sp, r7
 800f6f4:	bd80      	pop	{r7, pc}
	...

0800f6f8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800f6f8:	b480      	push	{r7}
 800f6fa:	b087      	sub	sp, #28
 800f6fc:	af00      	add	r7, sp, #0
 800f6fe:	60f8      	str	r0, [r7, #12]
 800f700:	60b9      	str	r1, [r7, #8]
 800f702:	4613      	mov	r3, r2
 800f704:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800f706:	2301      	movs	r3, #1
 800f708:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800f70a:	2300      	movs	r3, #0
 800f70c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800f70e:	4b1f      	ldr	r3, [pc, #124]	@ (800f78c <FATFS_LinkDriverEx+0x94>)
 800f710:	7a5b      	ldrb	r3, [r3, #9]
 800f712:	b2db      	uxtb	r3, r3
 800f714:	2b00      	cmp	r3, #0
 800f716:	d131      	bne.n	800f77c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800f718:	4b1c      	ldr	r3, [pc, #112]	@ (800f78c <FATFS_LinkDriverEx+0x94>)
 800f71a:	7a5b      	ldrb	r3, [r3, #9]
 800f71c:	b2db      	uxtb	r3, r3
 800f71e:	461a      	mov	r2, r3
 800f720:	4b1a      	ldr	r3, [pc, #104]	@ (800f78c <FATFS_LinkDriverEx+0x94>)
 800f722:	2100      	movs	r1, #0
 800f724:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800f726:	4b19      	ldr	r3, [pc, #100]	@ (800f78c <FATFS_LinkDriverEx+0x94>)
 800f728:	7a5b      	ldrb	r3, [r3, #9]
 800f72a:	b2db      	uxtb	r3, r3
 800f72c:	4a17      	ldr	r2, [pc, #92]	@ (800f78c <FATFS_LinkDriverEx+0x94>)
 800f72e:	009b      	lsls	r3, r3, #2
 800f730:	4413      	add	r3, r2
 800f732:	68fa      	ldr	r2, [r7, #12]
 800f734:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800f736:	4b15      	ldr	r3, [pc, #84]	@ (800f78c <FATFS_LinkDriverEx+0x94>)
 800f738:	7a5b      	ldrb	r3, [r3, #9]
 800f73a:	b2db      	uxtb	r3, r3
 800f73c:	461a      	mov	r2, r3
 800f73e:	4b13      	ldr	r3, [pc, #76]	@ (800f78c <FATFS_LinkDriverEx+0x94>)
 800f740:	4413      	add	r3, r2
 800f742:	79fa      	ldrb	r2, [r7, #7]
 800f744:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800f746:	4b11      	ldr	r3, [pc, #68]	@ (800f78c <FATFS_LinkDriverEx+0x94>)
 800f748:	7a5b      	ldrb	r3, [r3, #9]
 800f74a:	b2db      	uxtb	r3, r3
 800f74c:	1c5a      	adds	r2, r3, #1
 800f74e:	b2d1      	uxtb	r1, r2
 800f750:	4a0e      	ldr	r2, [pc, #56]	@ (800f78c <FATFS_LinkDriverEx+0x94>)
 800f752:	7251      	strb	r1, [r2, #9]
 800f754:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800f756:	7dbb      	ldrb	r3, [r7, #22]
 800f758:	3330      	adds	r3, #48	@ 0x30
 800f75a:	b2da      	uxtb	r2, r3
 800f75c:	68bb      	ldr	r3, [r7, #8]
 800f75e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800f760:	68bb      	ldr	r3, [r7, #8]
 800f762:	3301      	adds	r3, #1
 800f764:	223a      	movs	r2, #58	@ 0x3a
 800f766:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800f768:	68bb      	ldr	r3, [r7, #8]
 800f76a:	3302      	adds	r3, #2
 800f76c:	222f      	movs	r2, #47	@ 0x2f
 800f76e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800f770:	68bb      	ldr	r3, [r7, #8]
 800f772:	3303      	adds	r3, #3
 800f774:	2200      	movs	r2, #0
 800f776:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800f778:	2300      	movs	r3, #0
 800f77a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800f77c:	7dfb      	ldrb	r3, [r7, #23]
}
 800f77e:	4618      	mov	r0, r3
 800f780:	371c      	adds	r7, #28
 800f782:	46bd      	mov	sp, r7
 800f784:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f788:	4770      	bx	lr
 800f78a:	bf00      	nop
 800f78c:	200026e0 	.word	0x200026e0

0800f790 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800f790:	b580      	push	{r7, lr}
 800f792:	b082      	sub	sp, #8
 800f794:	af00      	add	r7, sp, #0
 800f796:	6078      	str	r0, [r7, #4]
 800f798:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800f79a:	2200      	movs	r2, #0
 800f79c:	6839      	ldr	r1, [r7, #0]
 800f79e:	6878      	ldr	r0, [r7, #4]
 800f7a0:	f7ff ffaa 	bl	800f6f8 <FATFS_LinkDriverEx>
 800f7a4:	4603      	mov	r3, r0
}
 800f7a6:	4618      	mov	r0, r3
 800f7a8:	3708      	adds	r7, #8
 800f7aa:	46bd      	mov	sp, r7
 800f7ac:	bd80      	pop	{r7, pc}
	...

0800f7b0 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800f7b0:	b580      	push	{r7, lr}
 800f7b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800f7b4:	2200      	movs	r2, #0
 800f7b6:	4912      	ldr	r1, [pc, #72]	@ (800f800 <MX_USB_Device_Init+0x50>)
 800f7b8:	4812      	ldr	r0, [pc, #72]	@ (800f804 <MX_USB_Device_Init+0x54>)
 800f7ba:	f7fe fe7b 	bl	800e4b4 <USBD_Init>
 800f7be:	4603      	mov	r3, r0
 800f7c0:	2b00      	cmp	r3, #0
 800f7c2:	d001      	beq.n	800f7c8 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800f7c4:	f7f3 f8a6 	bl	8002914 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800f7c8:	490f      	ldr	r1, [pc, #60]	@ (800f808 <MX_USB_Device_Init+0x58>)
 800f7ca:	480e      	ldr	r0, [pc, #56]	@ (800f804 <MX_USB_Device_Init+0x54>)
 800f7cc:	f7fe fea2 	bl	800e514 <USBD_RegisterClass>
 800f7d0:	4603      	mov	r3, r0
 800f7d2:	2b00      	cmp	r3, #0
 800f7d4:	d001      	beq.n	800f7da <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800f7d6:	f7f3 f89d 	bl	8002914 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800f7da:	490c      	ldr	r1, [pc, #48]	@ (800f80c <MX_USB_Device_Init+0x5c>)
 800f7dc:	4809      	ldr	r0, [pc, #36]	@ (800f804 <MX_USB_Device_Init+0x54>)
 800f7de:	f7fe fdc3 	bl	800e368 <USBD_CDC_RegisterInterface>
 800f7e2:	4603      	mov	r3, r0
 800f7e4:	2b00      	cmp	r3, #0
 800f7e6:	d001      	beq.n	800f7ec <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800f7e8:	f7f3 f894 	bl	8002914 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800f7ec:	4805      	ldr	r0, [pc, #20]	@ (800f804 <MX_USB_Device_Init+0x54>)
 800f7ee:	f7fe feb8 	bl	800e562 <USBD_Start>
 800f7f2:	4603      	mov	r3, r0
 800f7f4:	2b00      	cmp	r3, #0
 800f7f6:	d001      	beq.n	800f7fc <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800f7f8:	f7f3 f88c 	bl	8002914 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800f7fc:	bf00      	nop
 800f7fe:	bd80      	pop	{r7, pc}
 800f800:	2000014c 	.word	0x2000014c
 800f804:	200026ec 	.word	0x200026ec
 800f808:	20000034 	.word	0x20000034
 800f80c:	20000138 	.word	0x20000138

0800f810 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800f810:	b580      	push	{r7, lr}
 800f812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800f814:	2200      	movs	r2, #0
 800f816:	4905      	ldr	r1, [pc, #20]	@ (800f82c <CDC_Init_FS+0x1c>)
 800f818:	4805      	ldr	r0, [pc, #20]	@ (800f830 <CDC_Init_FS+0x20>)
 800f81a:	f7fe fdba 	bl	800e392 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800f81e:	4905      	ldr	r1, [pc, #20]	@ (800f834 <CDC_Init_FS+0x24>)
 800f820:	4803      	ldr	r0, [pc, #12]	@ (800f830 <CDC_Init_FS+0x20>)
 800f822:	f7fe fdd4 	bl	800e3ce <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800f826:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800f828:	4618      	mov	r0, r3
 800f82a:	bd80      	pop	{r7, pc}
 800f82c:	20002dbc 	.word	0x20002dbc
 800f830:	200026ec 	.word	0x200026ec
 800f834:	200029bc 	.word	0x200029bc

0800f838 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800f838:	b480      	push	{r7}
 800f83a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800f83c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800f83e:	4618      	mov	r0, r3
 800f840:	46bd      	mov	sp, r7
 800f842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f846:	4770      	bx	lr

0800f848 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800f848:	b480      	push	{r7}
 800f84a:	b083      	sub	sp, #12
 800f84c:	af00      	add	r7, sp, #0
 800f84e:	4603      	mov	r3, r0
 800f850:	6039      	str	r1, [r7, #0]
 800f852:	71fb      	strb	r3, [r7, #7]
 800f854:	4613      	mov	r3, r2
 800f856:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800f858:	79fb      	ldrb	r3, [r7, #7]
 800f85a:	2b23      	cmp	r3, #35	@ 0x23
 800f85c:	d84a      	bhi.n	800f8f4 <CDC_Control_FS+0xac>
 800f85e:	a201      	add	r2, pc, #4	@ (adr r2, 800f864 <CDC_Control_FS+0x1c>)
 800f860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f864:	0800f8f5 	.word	0x0800f8f5
 800f868:	0800f8f5 	.word	0x0800f8f5
 800f86c:	0800f8f5 	.word	0x0800f8f5
 800f870:	0800f8f5 	.word	0x0800f8f5
 800f874:	0800f8f5 	.word	0x0800f8f5
 800f878:	0800f8f5 	.word	0x0800f8f5
 800f87c:	0800f8f5 	.word	0x0800f8f5
 800f880:	0800f8f5 	.word	0x0800f8f5
 800f884:	0800f8f5 	.word	0x0800f8f5
 800f888:	0800f8f5 	.word	0x0800f8f5
 800f88c:	0800f8f5 	.word	0x0800f8f5
 800f890:	0800f8f5 	.word	0x0800f8f5
 800f894:	0800f8f5 	.word	0x0800f8f5
 800f898:	0800f8f5 	.word	0x0800f8f5
 800f89c:	0800f8f5 	.word	0x0800f8f5
 800f8a0:	0800f8f5 	.word	0x0800f8f5
 800f8a4:	0800f8f5 	.word	0x0800f8f5
 800f8a8:	0800f8f5 	.word	0x0800f8f5
 800f8ac:	0800f8f5 	.word	0x0800f8f5
 800f8b0:	0800f8f5 	.word	0x0800f8f5
 800f8b4:	0800f8f5 	.word	0x0800f8f5
 800f8b8:	0800f8f5 	.word	0x0800f8f5
 800f8bc:	0800f8f5 	.word	0x0800f8f5
 800f8c0:	0800f8f5 	.word	0x0800f8f5
 800f8c4:	0800f8f5 	.word	0x0800f8f5
 800f8c8:	0800f8f5 	.word	0x0800f8f5
 800f8cc:	0800f8f5 	.word	0x0800f8f5
 800f8d0:	0800f8f5 	.word	0x0800f8f5
 800f8d4:	0800f8f5 	.word	0x0800f8f5
 800f8d8:	0800f8f5 	.word	0x0800f8f5
 800f8dc:	0800f8f5 	.word	0x0800f8f5
 800f8e0:	0800f8f5 	.word	0x0800f8f5
 800f8e4:	0800f8f5 	.word	0x0800f8f5
 800f8e8:	0800f8f5 	.word	0x0800f8f5
 800f8ec:	0800f8f5 	.word	0x0800f8f5
 800f8f0:	0800f8f5 	.word	0x0800f8f5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800f8f4:	bf00      	nop
  }

  return (USBD_OK);
 800f8f6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800f8f8:	4618      	mov	r0, r3
 800f8fa:	370c      	adds	r7, #12
 800f8fc:	46bd      	mov	sp, r7
 800f8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f902:	4770      	bx	lr

0800f904 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800f904:	b580      	push	{r7, lr}
 800f906:	b082      	sub	sp, #8
 800f908:	af00      	add	r7, sp, #0
 800f90a:	6078      	str	r0, [r7, #4]
 800f90c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800f90e:	6879      	ldr	r1, [r7, #4]
 800f910:	4805      	ldr	r0, [pc, #20]	@ (800f928 <CDC_Receive_FS+0x24>)
 800f912:	f7fe fd5c 	bl	800e3ce <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800f916:	4804      	ldr	r0, [pc, #16]	@ (800f928 <CDC_Receive_FS+0x24>)
 800f918:	f7fe fda2 	bl	800e460 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800f91c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800f91e:	4618      	mov	r0, r3
 800f920:	3708      	adds	r7, #8
 800f922:	46bd      	mov	sp, r7
 800f924:	bd80      	pop	{r7, pc}
 800f926:	bf00      	nop
 800f928:	200026ec 	.word	0x200026ec

0800f92c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800f92c:	b580      	push	{r7, lr}
 800f92e:	b084      	sub	sp, #16
 800f930:	af00      	add	r7, sp, #0
 800f932:	6078      	str	r0, [r7, #4]
 800f934:	460b      	mov	r3, r1
 800f936:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800f938:	2300      	movs	r3, #0
 800f93a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800f93c:	4b0d      	ldr	r3, [pc, #52]	@ (800f974 <CDC_Transmit_FS+0x48>)
 800f93e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f942:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800f944:	68bb      	ldr	r3, [r7, #8]
 800f946:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800f94a:	2b00      	cmp	r3, #0
 800f94c:	d001      	beq.n	800f952 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800f94e:	2301      	movs	r3, #1
 800f950:	e00b      	b.n	800f96a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800f952:	887b      	ldrh	r3, [r7, #2]
 800f954:	461a      	mov	r2, r3
 800f956:	6879      	ldr	r1, [r7, #4]
 800f958:	4806      	ldr	r0, [pc, #24]	@ (800f974 <CDC_Transmit_FS+0x48>)
 800f95a:	f7fe fd1a 	bl	800e392 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800f95e:	4805      	ldr	r0, [pc, #20]	@ (800f974 <CDC_Transmit_FS+0x48>)
 800f960:	f7fe fd4e 	bl	800e400 <USBD_CDC_TransmitPacket>
 800f964:	4603      	mov	r3, r0
 800f966:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800f968:	7bfb      	ldrb	r3, [r7, #15]
}
 800f96a:	4618      	mov	r0, r3
 800f96c:	3710      	adds	r7, #16
 800f96e:	46bd      	mov	sp, r7
 800f970:	bd80      	pop	{r7, pc}
 800f972:	bf00      	nop
 800f974:	200026ec 	.word	0x200026ec

0800f978 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800f978:	b480      	push	{r7}
 800f97a:	b087      	sub	sp, #28
 800f97c:	af00      	add	r7, sp, #0
 800f97e:	60f8      	str	r0, [r7, #12]
 800f980:	60b9      	str	r1, [r7, #8]
 800f982:	4613      	mov	r3, r2
 800f984:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800f986:	2300      	movs	r3, #0
 800f988:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800f98a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f98e:	4618      	mov	r0, r3
 800f990:	371c      	adds	r7, #28
 800f992:	46bd      	mov	sp, r7
 800f994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f998:	4770      	bx	lr
	...

0800f99c <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f99c:	b480      	push	{r7}
 800f99e:	b083      	sub	sp, #12
 800f9a0:	af00      	add	r7, sp, #0
 800f9a2:	4603      	mov	r3, r0
 800f9a4:	6039      	str	r1, [r7, #0]
 800f9a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800f9a8:	683b      	ldr	r3, [r7, #0]
 800f9aa:	2212      	movs	r2, #18
 800f9ac:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800f9ae:	4b03      	ldr	r3, [pc, #12]	@ (800f9bc <USBD_CDC_DeviceDescriptor+0x20>)
}
 800f9b0:	4618      	mov	r0, r3
 800f9b2:	370c      	adds	r7, #12
 800f9b4:	46bd      	mov	sp, r7
 800f9b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9ba:	4770      	bx	lr
 800f9bc:	2000016c 	.word	0x2000016c

0800f9c0 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f9c0:	b480      	push	{r7}
 800f9c2:	b083      	sub	sp, #12
 800f9c4:	af00      	add	r7, sp, #0
 800f9c6:	4603      	mov	r3, r0
 800f9c8:	6039      	str	r1, [r7, #0]
 800f9ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800f9cc:	683b      	ldr	r3, [r7, #0]
 800f9ce:	2204      	movs	r2, #4
 800f9d0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800f9d2:	4b03      	ldr	r3, [pc, #12]	@ (800f9e0 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800f9d4:	4618      	mov	r0, r3
 800f9d6:	370c      	adds	r7, #12
 800f9d8:	46bd      	mov	sp, r7
 800f9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9de:	4770      	bx	lr
 800f9e0:	20000180 	.word	0x20000180

0800f9e4 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f9e4:	b580      	push	{r7, lr}
 800f9e6:	b082      	sub	sp, #8
 800f9e8:	af00      	add	r7, sp, #0
 800f9ea:	4603      	mov	r3, r0
 800f9ec:	6039      	str	r1, [r7, #0]
 800f9ee:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f9f0:	79fb      	ldrb	r3, [r7, #7]
 800f9f2:	2b00      	cmp	r3, #0
 800f9f4:	d105      	bne.n	800fa02 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800f9f6:	683a      	ldr	r2, [r7, #0]
 800f9f8:	4907      	ldr	r1, [pc, #28]	@ (800fa18 <USBD_CDC_ProductStrDescriptor+0x34>)
 800f9fa:	4808      	ldr	r0, [pc, #32]	@ (800fa1c <USBD_CDC_ProductStrDescriptor+0x38>)
 800f9fc:	f7ff fd9b 	bl	800f536 <USBD_GetString>
 800fa00:	e004      	b.n	800fa0c <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800fa02:	683a      	ldr	r2, [r7, #0]
 800fa04:	4904      	ldr	r1, [pc, #16]	@ (800fa18 <USBD_CDC_ProductStrDescriptor+0x34>)
 800fa06:	4805      	ldr	r0, [pc, #20]	@ (800fa1c <USBD_CDC_ProductStrDescriptor+0x38>)
 800fa08:	f7ff fd95 	bl	800f536 <USBD_GetString>
  }
  return USBD_StrDesc;
 800fa0c:	4b02      	ldr	r3, [pc, #8]	@ (800fa18 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800fa0e:	4618      	mov	r0, r3
 800fa10:	3708      	adds	r7, #8
 800fa12:	46bd      	mov	sp, r7
 800fa14:	bd80      	pop	{r7, pc}
 800fa16:	bf00      	nop
 800fa18:	200031bc 	.word	0x200031bc
 800fa1c:	08013044 	.word	0x08013044

0800fa20 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fa20:	b580      	push	{r7, lr}
 800fa22:	b082      	sub	sp, #8
 800fa24:	af00      	add	r7, sp, #0
 800fa26:	4603      	mov	r3, r0
 800fa28:	6039      	str	r1, [r7, #0]
 800fa2a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800fa2c:	683a      	ldr	r2, [r7, #0]
 800fa2e:	4904      	ldr	r1, [pc, #16]	@ (800fa40 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800fa30:	4804      	ldr	r0, [pc, #16]	@ (800fa44 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800fa32:	f7ff fd80 	bl	800f536 <USBD_GetString>
  return USBD_StrDesc;
 800fa36:	4b02      	ldr	r3, [pc, #8]	@ (800fa40 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800fa38:	4618      	mov	r0, r3
 800fa3a:	3708      	adds	r7, #8
 800fa3c:	46bd      	mov	sp, r7
 800fa3e:	bd80      	pop	{r7, pc}
 800fa40:	200031bc 	.word	0x200031bc
 800fa44:	0801305c 	.word	0x0801305c

0800fa48 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fa48:	b580      	push	{r7, lr}
 800fa4a:	b082      	sub	sp, #8
 800fa4c:	af00      	add	r7, sp, #0
 800fa4e:	4603      	mov	r3, r0
 800fa50:	6039      	str	r1, [r7, #0]
 800fa52:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800fa54:	683b      	ldr	r3, [r7, #0]
 800fa56:	221a      	movs	r2, #26
 800fa58:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800fa5a:	f000 f843 	bl	800fae4 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800fa5e:	4b02      	ldr	r3, [pc, #8]	@ (800fa68 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800fa60:	4618      	mov	r0, r3
 800fa62:	3708      	adds	r7, #8
 800fa64:	46bd      	mov	sp, r7
 800fa66:	bd80      	pop	{r7, pc}
 800fa68:	20000184 	.word	0x20000184

0800fa6c <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fa6c:	b580      	push	{r7, lr}
 800fa6e:	b082      	sub	sp, #8
 800fa70:	af00      	add	r7, sp, #0
 800fa72:	4603      	mov	r3, r0
 800fa74:	6039      	str	r1, [r7, #0]
 800fa76:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800fa78:	79fb      	ldrb	r3, [r7, #7]
 800fa7a:	2b00      	cmp	r3, #0
 800fa7c:	d105      	bne.n	800fa8a <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800fa7e:	683a      	ldr	r2, [r7, #0]
 800fa80:	4907      	ldr	r1, [pc, #28]	@ (800faa0 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800fa82:	4808      	ldr	r0, [pc, #32]	@ (800faa4 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800fa84:	f7ff fd57 	bl	800f536 <USBD_GetString>
 800fa88:	e004      	b.n	800fa94 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800fa8a:	683a      	ldr	r2, [r7, #0]
 800fa8c:	4904      	ldr	r1, [pc, #16]	@ (800faa0 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800fa8e:	4805      	ldr	r0, [pc, #20]	@ (800faa4 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800fa90:	f7ff fd51 	bl	800f536 <USBD_GetString>
  }
  return USBD_StrDesc;
 800fa94:	4b02      	ldr	r3, [pc, #8]	@ (800faa0 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800fa96:	4618      	mov	r0, r3
 800fa98:	3708      	adds	r7, #8
 800fa9a:	46bd      	mov	sp, r7
 800fa9c:	bd80      	pop	{r7, pc}
 800fa9e:	bf00      	nop
 800faa0:	200031bc 	.word	0x200031bc
 800faa4:	08013070 	.word	0x08013070

0800faa8 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800faa8:	b580      	push	{r7, lr}
 800faaa:	b082      	sub	sp, #8
 800faac:	af00      	add	r7, sp, #0
 800faae:	4603      	mov	r3, r0
 800fab0:	6039      	str	r1, [r7, #0]
 800fab2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800fab4:	79fb      	ldrb	r3, [r7, #7]
 800fab6:	2b00      	cmp	r3, #0
 800fab8:	d105      	bne.n	800fac6 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800faba:	683a      	ldr	r2, [r7, #0]
 800fabc:	4907      	ldr	r1, [pc, #28]	@ (800fadc <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800fabe:	4808      	ldr	r0, [pc, #32]	@ (800fae0 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800fac0:	f7ff fd39 	bl	800f536 <USBD_GetString>
 800fac4:	e004      	b.n	800fad0 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800fac6:	683a      	ldr	r2, [r7, #0]
 800fac8:	4904      	ldr	r1, [pc, #16]	@ (800fadc <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800faca:	4805      	ldr	r0, [pc, #20]	@ (800fae0 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800facc:	f7ff fd33 	bl	800f536 <USBD_GetString>
  }
  return USBD_StrDesc;
 800fad0:	4b02      	ldr	r3, [pc, #8]	@ (800fadc <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800fad2:	4618      	mov	r0, r3
 800fad4:	3708      	adds	r7, #8
 800fad6:	46bd      	mov	sp, r7
 800fad8:	bd80      	pop	{r7, pc}
 800fada:	bf00      	nop
 800fadc:	200031bc 	.word	0x200031bc
 800fae0:	0801307c 	.word	0x0801307c

0800fae4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800fae4:	b580      	push	{r7, lr}
 800fae6:	b084      	sub	sp, #16
 800fae8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800faea:	4b0f      	ldr	r3, [pc, #60]	@ (800fb28 <Get_SerialNum+0x44>)
 800faec:	681b      	ldr	r3, [r3, #0]
 800faee:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800faf0:	4b0e      	ldr	r3, [pc, #56]	@ (800fb2c <Get_SerialNum+0x48>)
 800faf2:	681b      	ldr	r3, [r3, #0]
 800faf4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800faf6:	4b0e      	ldr	r3, [pc, #56]	@ (800fb30 <Get_SerialNum+0x4c>)
 800faf8:	681b      	ldr	r3, [r3, #0]
 800fafa:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800fafc:	68fa      	ldr	r2, [r7, #12]
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	4413      	add	r3, r2
 800fb02:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800fb04:	68fb      	ldr	r3, [r7, #12]
 800fb06:	2b00      	cmp	r3, #0
 800fb08:	d009      	beq.n	800fb1e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800fb0a:	2208      	movs	r2, #8
 800fb0c:	4909      	ldr	r1, [pc, #36]	@ (800fb34 <Get_SerialNum+0x50>)
 800fb0e:	68f8      	ldr	r0, [r7, #12]
 800fb10:	f000 f814 	bl	800fb3c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800fb14:	2204      	movs	r2, #4
 800fb16:	4908      	ldr	r1, [pc, #32]	@ (800fb38 <Get_SerialNum+0x54>)
 800fb18:	68b8      	ldr	r0, [r7, #8]
 800fb1a:	f000 f80f 	bl	800fb3c <IntToUnicode>
  }
}
 800fb1e:	bf00      	nop
 800fb20:	3710      	adds	r7, #16
 800fb22:	46bd      	mov	sp, r7
 800fb24:	bd80      	pop	{r7, pc}
 800fb26:	bf00      	nop
 800fb28:	1fff7590 	.word	0x1fff7590
 800fb2c:	1fff7594 	.word	0x1fff7594
 800fb30:	1fff7598 	.word	0x1fff7598
 800fb34:	20000186 	.word	0x20000186
 800fb38:	20000196 	.word	0x20000196

0800fb3c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800fb3c:	b480      	push	{r7}
 800fb3e:	b087      	sub	sp, #28
 800fb40:	af00      	add	r7, sp, #0
 800fb42:	60f8      	str	r0, [r7, #12]
 800fb44:	60b9      	str	r1, [r7, #8]
 800fb46:	4613      	mov	r3, r2
 800fb48:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800fb4a:	2300      	movs	r3, #0
 800fb4c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800fb4e:	2300      	movs	r3, #0
 800fb50:	75fb      	strb	r3, [r7, #23]
 800fb52:	e027      	b.n	800fba4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800fb54:	68fb      	ldr	r3, [r7, #12]
 800fb56:	0f1b      	lsrs	r3, r3, #28
 800fb58:	2b09      	cmp	r3, #9
 800fb5a:	d80b      	bhi.n	800fb74 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800fb5c:	68fb      	ldr	r3, [r7, #12]
 800fb5e:	0f1b      	lsrs	r3, r3, #28
 800fb60:	b2da      	uxtb	r2, r3
 800fb62:	7dfb      	ldrb	r3, [r7, #23]
 800fb64:	005b      	lsls	r3, r3, #1
 800fb66:	4619      	mov	r1, r3
 800fb68:	68bb      	ldr	r3, [r7, #8]
 800fb6a:	440b      	add	r3, r1
 800fb6c:	3230      	adds	r2, #48	@ 0x30
 800fb6e:	b2d2      	uxtb	r2, r2
 800fb70:	701a      	strb	r2, [r3, #0]
 800fb72:	e00a      	b.n	800fb8a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800fb74:	68fb      	ldr	r3, [r7, #12]
 800fb76:	0f1b      	lsrs	r3, r3, #28
 800fb78:	b2da      	uxtb	r2, r3
 800fb7a:	7dfb      	ldrb	r3, [r7, #23]
 800fb7c:	005b      	lsls	r3, r3, #1
 800fb7e:	4619      	mov	r1, r3
 800fb80:	68bb      	ldr	r3, [r7, #8]
 800fb82:	440b      	add	r3, r1
 800fb84:	3237      	adds	r2, #55	@ 0x37
 800fb86:	b2d2      	uxtb	r2, r2
 800fb88:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800fb8a:	68fb      	ldr	r3, [r7, #12]
 800fb8c:	011b      	lsls	r3, r3, #4
 800fb8e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800fb90:	7dfb      	ldrb	r3, [r7, #23]
 800fb92:	005b      	lsls	r3, r3, #1
 800fb94:	3301      	adds	r3, #1
 800fb96:	68ba      	ldr	r2, [r7, #8]
 800fb98:	4413      	add	r3, r2
 800fb9a:	2200      	movs	r2, #0
 800fb9c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800fb9e:	7dfb      	ldrb	r3, [r7, #23]
 800fba0:	3301      	adds	r3, #1
 800fba2:	75fb      	strb	r3, [r7, #23]
 800fba4:	7dfa      	ldrb	r2, [r7, #23]
 800fba6:	79fb      	ldrb	r3, [r7, #7]
 800fba8:	429a      	cmp	r2, r3
 800fbaa:	d3d3      	bcc.n	800fb54 <IntToUnicode+0x18>
  }
}
 800fbac:	bf00      	nop
 800fbae:	bf00      	nop
 800fbb0:	371c      	adds	r7, #28
 800fbb2:	46bd      	mov	sp, r7
 800fbb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbb8:	4770      	bx	lr
	...

0800fbbc <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fbbc:	b580      	push	{r7, lr}
 800fbbe:	b094      	sub	sp, #80	@ 0x50
 800fbc0:	af00      	add	r7, sp, #0
 800fbc2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800fbc4:	f107 030c 	add.w	r3, r7, #12
 800fbc8:	2244      	movs	r2, #68	@ 0x44
 800fbca:	2100      	movs	r1, #0
 800fbcc:	4618      	mov	r0, r3
 800fbce:	f001 f8c6 	bl	8010d5e <memset>
  if(pcdHandle->Instance==USB)
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	681b      	ldr	r3, [r3, #0]
 800fbd6:	4a15      	ldr	r2, [pc, #84]	@ (800fc2c <HAL_PCD_MspInit+0x70>)
 800fbd8:	4293      	cmp	r3, r2
 800fbda:	d123      	bne.n	800fc24 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800fbdc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800fbe0:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800fbe2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800fbe6:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800fbe8:	f107 030c 	add.w	r3, r7, #12
 800fbec:	4618      	mov	r0, r3
 800fbee:	f7fa fa81 	bl	800a0f4 <HAL_RCCEx_PeriphCLKConfig>
 800fbf2:	4603      	mov	r3, r0
 800fbf4:	2b00      	cmp	r3, #0
 800fbf6:	d001      	beq.n	800fbfc <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 800fbf8:	f7f2 fe8c 	bl	8002914 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800fbfc:	4b0c      	ldr	r3, [pc, #48]	@ (800fc30 <HAL_PCD_MspInit+0x74>)
 800fbfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fc00:	4a0b      	ldr	r2, [pc, #44]	@ (800fc30 <HAL_PCD_MspInit+0x74>)
 800fc02:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800fc06:	6593      	str	r3, [r2, #88]	@ 0x58
 800fc08:	4b09      	ldr	r3, [pc, #36]	@ (800fc30 <HAL_PCD_MspInit+0x74>)
 800fc0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fc0c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fc10:	60bb      	str	r3, [r7, #8]
 800fc12:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800fc14:	2200      	movs	r2, #0
 800fc16:	2100      	movs	r1, #0
 800fc18:	2014      	movs	r0, #20
 800fc1a:	f7f6 f8aa 	bl	8005d72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800fc1e:	2014      	movs	r0, #20
 800fc20:	f7f6 f8c1 	bl	8005da6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800fc24:	bf00      	nop
 800fc26:	3750      	adds	r7, #80	@ 0x50
 800fc28:	46bd      	mov	sp, r7
 800fc2a:	bd80      	pop	{r7, pc}
 800fc2c:	40005c00 	.word	0x40005c00
 800fc30:	40021000 	.word	0x40021000

0800fc34 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fc34:	b580      	push	{r7, lr}
 800fc36:	b082      	sub	sp, #8
 800fc38:	af00      	add	r7, sp, #0
 800fc3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800fc48:	4619      	mov	r1, r3
 800fc4a:	4610      	mov	r0, r2
 800fc4c:	f7fe fcd4 	bl	800e5f8 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800fc50:	bf00      	nop
 800fc52:	3708      	adds	r7, #8
 800fc54:	46bd      	mov	sp, r7
 800fc56:	bd80      	pop	{r7, pc}

0800fc58 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fc58:	b580      	push	{r7, lr}
 800fc5a:	b082      	sub	sp, #8
 800fc5c:	af00      	add	r7, sp, #0
 800fc5e:	6078      	str	r0, [r7, #4]
 800fc60:	460b      	mov	r3, r1
 800fc62:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800fc6a:	78fa      	ldrb	r2, [r7, #3]
 800fc6c:	6879      	ldr	r1, [r7, #4]
 800fc6e:	4613      	mov	r3, r2
 800fc70:	009b      	lsls	r3, r3, #2
 800fc72:	4413      	add	r3, r2
 800fc74:	00db      	lsls	r3, r3, #3
 800fc76:	440b      	add	r3, r1
 800fc78:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800fc7c:	681a      	ldr	r2, [r3, #0]
 800fc7e:	78fb      	ldrb	r3, [r7, #3]
 800fc80:	4619      	mov	r1, r3
 800fc82:	f7fe fd0e 	bl	800e6a2 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800fc86:	bf00      	nop
 800fc88:	3708      	adds	r7, #8
 800fc8a:	46bd      	mov	sp, r7
 800fc8c:	bd80      	pop	{r7, pc}

0800fc8e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fc8e:	b580      	push	{r7, lr}
 800fc90:	b082      	sub	sp, #8
 800fc92:	af00      	add	r7, sp, #0
 800fc94:	6078      	str	r0, [r7, #4]
 800fc96:	460b      	mov	r3, r1
 800fc98:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800fca0:	78fa      	ldrb	r2, [r7, #3]
 800fca2:	6879      	ldr	r1, [r7, #4]
 800fca4:	4613      	mov	r3, r2
 800fca6:	009b      	lsls	r3, r3, #2
 800fca8:	4413      	add	r3, r2
 800fcaa:	00db      	lsls	r3, r3, #3
 800fcac:	440b      	add	r3, r1
 800fcae:	3324      	adds	r3, #36	@ 0x24
 800fcb0:	681a      	ldr	r2, [r3, #0]
 800fcb2:	78fb      	ldrb	r3, [r7, #3]
 800fcb4:	4619      	mov	r1, r3
 800fcb6:	f7fe fd57 	bl	800e768 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800fcba:	bf00      	nop
 800fcbc:	3708      	adds	r7, #8
 800fcbe:	46bd      	mov	sp, r7
 800fcc0:	bd80      	pop	{r7, pc}

0800fcc2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fcc2:	b580      	push	{r7, lr}
 800fcc4:	b082      	sub	sp, #8
 800fcc6:	af00      	add	r7, sp, #0
 800fcc8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800fcca:	687b      	ldr	r3, [r7, #4]
 800fccc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fcd0:	4618      	mov	r0, r3
 800fcd2:	f7fe fe6b 	bl	800e9ac <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800fcd6:	bf00      	nop
 800fcd8:	3708      	adds	r7, #8
 800fcda:	46bd      	mov	sp, r7
 800fcdc:	bd80      	pop	{r7, pc}

0800fcde <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fcde:	b580      	push	{r7, lr}
 800fce0:	b084      	sub	sp, #16
 800fce2:	af00      	add	r7, sp, #0
 800fce4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800fce6:	2301      	movs	r3, #1
 800fce8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	795b      	ldrb	r3, [r3, #5]
 800fcee:	2b02      	cmp	r3, #2
 800fcf0:	d001      	beq.n	800fcf6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800fcf2:	f7f2 fe0f 	bl	8002914 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fcfc:	7bfa      	ldrb	r2, [r7, #15]
 800fcfe:	4611      	mov	r1, r2
 800fd00:	4618      	mov	r0, r3
 800fd02:	f7fe fe15 	bl	800e930 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800fd06:	687b      	ldr	r3, [r7, #4]
 800fd08:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fd0c:	4618      	mov	r0, r3
 800fd0e:	f7fe fdc1 	bl	800e894 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800fd12:	bf00      	nop
 800fd14:	3710      	adds	r7, #16
 800fd16:	46bd      	mov	sp, r7
 800fd18:	bd80      	pop	{r7, pc}
	...

0800fd1c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fd1c:	b580      	push	{r7, lr}
 800fd1e:	b082      	sub	sp, #8
 800fd20:	af00      	add	r7, sp, #0
 800fd22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fd2a:	4618      	mov	r0, r3
 800fd2c:	f7fe fe10 	bl	800e950 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	7a5b      	ldrb	r3, [r3, #9]
 800fd34:	2b00      	cmp	r3, #0
 800fd36:	d005      	beq.n	800fd44 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800fd38:	4b04      	ldr	r3, [pc, #16]	@ (800fd4c <HAL_PCD_SuspendCallback+0x30>)
 800fd3a:	691b      	ldr	r3, [r3, #16]
 800fd3c:	4a03      	ldr	r2, [pc, #12]	@ (800fd4c <HAL_PCD_SuspendCallback+0x30>)
 800fd3e:	f043 0306 	orr.w	r3, r3, #6
 800fd42:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800fd44:	bf00      	nop
 800fd46:	3708      	adds	r7, #8
 800fd48:	46bd      	mov	sp, r7
 800fd4a:	bd80      	pop	{r7, pc}
 800fd4c:	e000ed00 	.word	0xe000ed00

0800fd50 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fd50:	b580      	push	{r7, lr}
 800fd52:	b082      	sub	sp, #8
 800fd54:	af00      	add	r7, sp, #0
 800fd56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	7a5b      	ldrb	r3, [r3, #9]
 800fd5c:	2b00      	cmp	r3, #0
 800fd5e:	d007      	beq.n	800fd70 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800fd60:	4b08      	ldr	r3, [pc, #32]	@ (800fd84 <HAL_PCD_ResumeCallback+0x34>)
 800fd62:	691b      	ldr	r3, [r3, #16]
 800fd64:	4a07      	ldr	r2, [pc, #28]	@ (800fd84 <HAL_PCD_ResumeCallback+0x34>)
 800fd66:	f023 0306 	bic.w	r3, r3, #6
 800fd6a:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800fd6c:	f000 f9f8 	bl	8010160 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fd76:	4618      	mov	r0, r3
 800fd78:	f7fe fe00 	bl	800e97c <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800fd7c:	bf00      	nop
 800fd7e:	3708      	adds	r7, #8
 800fd80:	46bd      	mov	sp, r7
 800fd82:	bd80      	pop	{r7, pc}
 800fd84:	e000ed00 	.word	0xe000ed00

0800fd88 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800fd88:	b580      	push	{r7, lr}
 800fd8a:	b082      	sub	sp, #8
 800fd8c:	af00      	add	r7, sp, #0
 800fd8e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800fd90:	4a2b      	ldr	r2, [pc, #172]	@ (800fe40 <USBD_LL_Init+0xb8>)
 800fd92:	687b      	ldr	r3, [r7, #4]
 800fd94:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	4a29      	ldr	r2, [pc, #164]	@ (800fe40 <USBD_LL_Init+0xb8>)
 800fd9c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800fda0:	4b27      	ldr	r3, [pc, #156]	@ (800fe40 <USBD_LL_Init+0xb8>)
 800fda2:	4a28      	ldr	r2, [pc, #160]	@ (800fe44 <USBD_LL_Init+0xbc>)
 800fda4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800fda6:	4b26      	ldr	r3, [pc, #152]	@ (800fe40 <USBD_LL_Init+0xb8>)
 800fda8:	2208      	movs	r2, #8
 800fdaa:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800fdac:	4b24      	ldr	r3, [pc, #144]	@ (800fe40 <USBD_LL_Init+0xb8>)
 800fdae:	2202      	movs	r2, #2
 800fdb0:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800fdb2:	4b23      	ldr	r3, [pc, #140]	@ (800fe40 <USBD_LL_Init+0xb8>)
 800fdb4:	2202      	movs	r2, #2
 800fdb6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800fdb8:	4b21      	ldr	r3, [pc, #132]	@ (800fe40 <USBD_LL_Init+0xb8>)
 800fdba:	2200      	movs	r2, #0
 800fdbc:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800fdbe:	4b20      	ldr	r3, [pc, #128]	@ (800fe40 <USBD_LL_Init+0xb8>)
 800fdc0:	2200      	movs	r2, #0
 800fdc2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800fdc4:	4b1e      	ldr	r3, [pc, #120]	@ (800fe40 <USBD_LL_Init+0xb8>)
 800fdc6:	2200      	movs	r2, #0
 800fdc8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800fdca:	4b1d      	ldr	r3, [pc, #116]	@ (800fe40 <USBD_LL_Init+0xb8>)
 800fdcc:	2200      	movs	r2, #0
 800fdce:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800fdd0:	481b      	ldr	r0, [pc, #108]	@ (800fe40 <USBD_LL_Init+0xb8>)
 800fdd2:	f7f7 feac 	bl	8007b2e <HAL_PCD_Init>
 800fdd6:	4603      	mov	r3, r0
 800fdd8:	2b00      	cmp	r3, #0
 800fdda:	d001      	beq.n	800fde0 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800fddc:	f7f2 fd9a 	bl	8002914 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800fde6:	2318      	movs	r3, #24
 800fde8:	2200      	movs	r2, #0
 800fdea:	2100      	movs	r1, #0
 800fdec:	f7f9 fb33 	bl	8009456 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800fdf0:	687b      	ldr	r3, [r7, #4]
 800fdf2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800fdf6:	2358      	movs	r3, #88	@ 0x58
 800fdf8:	2200      	movs	r2, #0
 800fdfa:	2180      	movs	r1, #128	@ 0x80
 800fdfc:	f7f9 fb2b 	bl	8009456 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800fe06:	23c0      	movs	r3, #192	@ 0xc0
 800fe08:	2200      	movs	r2, #0
 800fe0a:	2181      	movs	r1, #129	@ 0x81
 800fe0c:	f7f9 fb23 	bl	8009456 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800fe16:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800fe1a:	2200      	movs	r2, #0
 800fe1c:	2101      	movs	r1, #1
 800fe1e:	f7f9 fb1a 	bl	8009456 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800fe28:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800fe2c:	2200      	movs	r2, #0
 800fe2e:	2182      	movs	r1, #130	@ 0x82
 800fe30:	f7f9 fb11 	bl	8009456 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800fe34:	2300      	movs	r3, #0
}
 800fe36:	4618      	mov	r0, r3
 800fe38:	3708      	adds	r7, #8
 800fe3a:	46bd      	mov	sp, r7
 800fe3c:	bd80      	pop	{r7, pc}
 800fe3e:	bf00      	nop
 800fe40:	200033bc 	.word	0x200033bc
 800fe44:	40005c00 	.word	0x40005c00

0800fe48 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800fe48:	b580      	push	{r7, lr}
 800fe4a:	b084      	sub	sp, #16
 800fe4c:	af00      	add	r7, sp, #0
 800fe4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fe50:	2300      	movs	r3, #0
 800fe52:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fe54:	2300      	movs	r3, #0
 800fe56:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800fe5e:	4618      	mov	r0, r3
 800fe60:	f7f7 ff33 	bl	8007cca <HAL_PCD_Start>
 800fe64:	4603      	mov	r3, r0
 800fe66:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fe68:	7bfb      	ldrb	r3, [r7, #15]
 800fe6a:	4618      	mov	r0, r3
 800fe6c:	f000 f97e 	bl	801016c <USBD_Get_USB_Status>
 800fe70:	4603      	mov	r3, r0
 800fe72:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fe74:	7bbb      	ldrb	r3, [r7, #14]
}
 800fe76:	4618      	mov	r0, r3
 800fe78:	3710      	adds	r7, #16
 800fe7a:	46bd      	mov	sp, r7
 800fe7c:	bd80      	pop	{r7, pc}

0800fe7e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800fe7e:	b580      	push	{r7, lr}
 800fe80:	b084      	sub	sp, #16
 800fe82:	af00      	add	r7, sp, #0
 800fe84:	6078      	str	r0, [r7, #4]
 800fe86:	4608      	mov	r0, r1
 800fe88:	4611      	mov	r1, r2
 800fe8a:	461a      	mov	r2, r3
 800fe8c:	4603      	mov	r3, r0
 800fe8e:	70fb      	strb	r3, [r7, #3]
 800fe90:	460b      	mov	r3, r1
 800fe92:	70bb      	strb	r3, [r7, #2]
 800fe94:	4613      	mov	r3, r2
 800fe96:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fe98:	2300      	movs	r3, #0
 800fe9a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fe9c:	2300      	movs	r3, #0
 800fe9e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800fea0:	687b      	ldr	r3, [r7, #4]
 800fea2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800fea6:	78bb      	ldrb	r3, [r7, #2]
 800fea8:	883a      	ldrh	r2, [r7, #0]
 800feaa:	78f9      	ldrb	r1, [r7, #3]
 800feac:	f7f8 f87a 	bl	8007fa4 <HAL_PCD_EP_Open>
 800feb0:	4603      	mov	r3, r0
 800feb2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800feb4:	7bfb      	ldrb	r3, [r7, #15]
 800feb6:	4618      	mov	r0, r3
 800feb8:	f000 f958 	bl	801016c <USBD_Get_USB_Status>
 800febc:	4603      	mov	r3, r0
 800febe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fec0:	7bbb      	ldrb	r3, [r7, #14]
}
 800fec2:	4618      	mov	r0, r3
 800fec4:	3710      	adds	r7, #16
 800fec6:	46bd      	mov	sp, r7
 800fec8:	bd80      	pop	{r7, pc}

0800feca <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800feca:	b580      	push	{r7, lr}
 800fecc:	b084      	sub	sp, #16
 800fece:	af00      	add	r7, sp, #0
 800fed0:	6078      	str	r0, [r7, #4]
 800fed2:	460b      	mov	r3, r1
 800fed4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fed6:	2300      	movs	r3, #0
 800fed8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800feda:	2300      	movs	r3, #0
 800fedc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800fede:	687b      	ldr	r3, [r7, #4]
 800fee0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800fee4:	78fa      	ldrb	r2, [r7, #3]
 800fee6:	4611      	mov	r1, r2
 800fee8:	4618      	mov	r0, r3
 800feea:	f7f8 f8ba 	bl	8008062 <HAL_PCD_EP_Close>
 800feee:	4603      	mov	r3, r0
 800fef0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fef2:	7bfb      	ldrb	r3, [r7, #15]
 800fef4:	4618      	mov	r0, r3
 800fef6:	f000 f939 	bl	801016c <USBD_Get_USB_Status>
 800fefa:	4603      	mov	r3, r0
 800fefc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fefe:	7bbb      	ldrb	r3, [r7, #14]
}
 800ff00:	4618      	mov	r0, r3
 800ff02:	3710      	adds	r7, #16
 800ff04:	46bd      	mov	sp, r7
 800ff06:	bd80      	pop	{r7, pc}

0800ff08 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ff08:	b580      	push	{r7, lr}
 800ff0a:	b084      	sub	sp, #16
 800ff0c:	af00      	add	r7, sp, #0
 800ff0e:	6078      	str	r0, [r7, #4]
 800ff10:	460b      	mov	r3, r1
 800ff12:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ff14:	2300      	movs	r3, #0
 800ff16:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ff18:	2300      	movs	r3, #0
 800ff1a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800ff22:	78fa      	ldrb	r2, [r7, #3]
 800ff24:	4611      	mov	r1, r2
 800ff26:	4618      	mov	r0, r3
 800ff28:	f7f8 f963 	bl	80081f2 <HAL_PCD_EP_SetStall>
 800ff2c:	4603      	mov	r3, r0
 800ff2e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ff30:	7bfb      	ldrb	r3, [r7, #15]
 800ff32:	4618      	mov	r0, r3
 800ff34:	f000 f91a 	bl	801016c <USBD_Get_USB_Status>
 800ff38:	4603      	mov	r3, r0
 800ff3a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ff3c:	7bbb      	ldrb	r3, [r7, #14]
}
 800ff3e:	4618      	mov	r0, r3
 800ff40:	3710      	adds	r7, #16
 800ff42:	46bd      	mov	sp, r7
 800ff44:	bd80      	pop	{r7, pc}

0800ff46 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ff46:	b580      	push	{r7, lr}
 800ff48:	b084      	sub	sp, #16
 800ff4a:	af00      	add	r7, sp, #0
 800ff4c:	6078      	str	r0, [r7, #4]
 800ff4e:	460b      	mov	r3, r1
 800ff50:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ff52:	2300      	movs	r3, #0
 800ff54:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ff56:	2300      	movs	r3, #0
 800ff58:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800ff60:	78fa      	ldrb	r2, [r7, #3]
 800ff62:	4611      	mov	r1, r2
 800ff64:	4618      	mov	r0, r3
 800ff66:	f7f8 f996 	bl	8008296 <HAL_PCD_EP_ClrStall>
 800ff6a:	4603      	mov	r3, r0
 800ff6c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ff6e:	7bfb      	ldrb	r3, [r7, #15]
 800ff70:	4618      	mov	r0, r3
 800ff72:	f000 f8fb 	bl	801016c <USBD_Get_USB_Status>
 800ff76:	4603      	mov	r3, r0
 800ff78:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ff7a:	7bbb      	ldrb	r3, [r7, #14]
}
 800ff7c:	4618      	mov	r0, r3
 800ff7e:	3710      	adds	r7, #16
 800ff80:	46bd      	mov	sp, r7
 800ff82:	bd80      	pop	{r7, pc}

0800ff84 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ff84:	b480      	push	{r7}
 800ff86:	b085      	sub	sp, #20
 800ff88:	af00      	add	r7, sp, #0
 800ff8a:	6078      	str	r0, [r7, #4]
 800ff8c:	460b      	mov	r3, r1
 800ff8e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800ff96:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ff98:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ff9c:	2b00      	cmp	r3, #0
 800ff9e:	da0b      	bge.n	800ffb8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ffa0:	78fb      	ldrb	r3, [r7, #3]
 800ffa2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ffa6:	68f9      	ldr	r1, [r7, #12]
 800ffa8:	4613      	mov	r3, r2
 800ffaa:	009b      	lsls	r3, r3, #2
 800ffac:	4413      	add	r3, r2
 800ffae:	00db      	lsls	r3, r3, #3
 800ffb0:	440b      	add	r3, r1
 800ffb2:	3312      	adds	r3, #18
 800ffb4:	781b      	ldrb	r3, [r3, #0]
 800ffb6:	e00b      	b.n	800ffd0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ffb8:	78fb      	ldrb	r3, [r7, #3]
 800ffba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ffbe:	68f9      	ldr	r1, [r7, #12]
 800ffc0:	4613      	mov	r3, r2
 800ffc2:	009b      	lsls	r3, r3, #2
 800ffc4:	4413      	add	r3, r2
 800ffc6:	00db      	lsls	r3, r3, #3
 800ffc8:	440b      	add	r3, r1
 800ffca:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800ffce:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ffd0:	4618      	mov	r0, r3
 800ffd2:	3714      	adds	r7, #20
 800ffd4:	46bd      	mov	sp, r7
 800ffd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffda:	4770      	bx	lr

0800ffdc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ffdc:	b580      	push	{r7, lr}
 800ffde:	b084      	sub	sp, #16
 800ffe0:	af00      	add	r7, sp, #0
 800ffe2:	6078      	str	r0, [r7, #4]
 800ffe4:	460b      	mov	r3, r1
 800ffe6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ffe8:	2300      	movs	r3, #0
 800ffea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ffec:	2300      	movs	r3, #0
 800ffee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800fff0:	687b      	ldr	r3, [r7, #4]
 800fff2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800fff6:	78fa      	ldrb	r2, [r7, #3]
 800fff8:	4611      	mov	r1, r2
 800fffa:	4618      	mov	r0, r3
 800fffc:	f7f7 ffae 	bl	8007f5c <HAL_PCD_SetAddress>
 8010000:	4603      	mov	r3, r0
 8010002:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010004:	7bfb      	ldrb	r3, [r7, #15]
 8010006:	4618      	mov	r0, r3
 8010008:	f000 f8b0 	bl	801016c <USBD_Get_USB_Status>
 801000c:	4603      	mov	r3, r0
 801000e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010010:	7bbb      	ldrb	r3, [r7, #14]
}
 8010012:	4618      	mov	r0, r3
 8010014:	3710      	adds	r7, #16
 8010016:	46bd      	mov	sp, r7
 8010018:	bd80      	pop	{r7, pc}

0801001a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801001a:	b580      	push	{r7, lr}
 801001c:	b086      	sub	sp, #24
 801001e:	af00      	add	r7, sp, #0
 8010020:	60f8      	str	r0, [r7, #12]
 8010022:	607a      	str	r2, [r7, #4]
 8010024:	603b      	str	r3, [r7, #0]
 8010026:	460b      	mov	r3, r1
 8010028:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801002a:	2300      	movs	r3, #0
 801002c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801002e:	2300      	movs	r3, #0
 8010030:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8010032:	68fb      	ldr	r3, [r7, #12]
 8010034:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010038:	7af9      	ldrb	r1, [r7, #11]
 801003a:	683b      	ldr	r3, [r7, #0]
 801003c:	687a      	ldr	r2, [r7, #4]
 801003e:	f7f8 f8a1 	bl	8008184 <HAL_PCD_EP_Transmit>
 8010042:	4603      	mov	r3, r0
 8010044:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010046:	7dfb      	ldrb	r3, [r7, #23]
 8010048:	4618      	mov	r0, r3
 801004a:	f000 f88f 	bl	801016c <USBD_Get_USB_Status>
 801004e:	4603      	mov	r3, r0
 8010050:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010052:	7dbb      	ldrb	r3, [r7, #22]
}
 8010054:	4618      	mov	r0, r3
 8010056:	3718      	adds	r7, #24
 8010058:	46bd      	mov	sp, r7
 801005a:	bd80      	pop	{r7, pc}

0801005c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801005c:	b580      	push	{r7, lr}
 801005e:	b086      	sub	sp, #24
 8010060:	af00      	add	r7, sp, #0
 8010062:	60f8      	str	r0, [r7, #12]
 8010064:	607a      	str	r2, [r7, #4]
 8010066:	603b      	str	r3, [r7, #0]
 8010068:	460b      	mov	r3, r1
 801006a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801006c:	2300      	movs	r3, #0
 801006e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010070:	2300      	movs	r3, #0
 8010072:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8010074:	68fb      	ldr	r3, [r7, #12]
 8010076:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801007a:	7af9      	ldrb	r1, [r7, #11]
 801007c:	683b      	ldr	r3, [r7, #0]
 801007e:	687a      	ldr	r2, [r7, #4]
 8010080:	f7f8 f837 	bl	80080f2 <HAL_PCD_EP_Receive>
 8010084:	4603      	mov	r3, r0
 8010086:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010088:	7dfb      	ldrb	r3, [r7, #23]
 801008a:	4618      	mov	r0, r3
 801008c:	f000 f86e 	bl	801016c <USBD_Get_USB_Status>
 8010090:	4603      	mov	r3, r0
 8010092:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010094:	7dbb      	ldrb	r3, [r7, #22]
}
 8010096:	4618      	mov	r0, r3
 8010098:	3718      	adds	r7, #24
 801009a:	46bd      	mov	sp, r7
 801009c:	bd80      	pop	{r7, pc}

0801009e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801009e:	b580      	push	{r7, lr}
 80100a0:	b082      	sub	sp, #8
 80100a2:	af00      	add	r7, sp, #0
 80100a4:	6078      	str	r0, [r7, #4]
 80100a6:	460b      	mov	r3, r1
 80100a8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80100aa:	687b      	ldr	r3, [r7, #4]
 80100ac:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80100b0:	78fa      	ldrb	r2, [r7, #3]
 80100b2:	4611      	mov	r1, r2
 80100b4:	4618      	mov	r0, r3
 80100b6:	f7f8 f84d 	bl	8008154 <HAL_PCD_EP_GetRxCount>
 80100ba:	4603      	mov	r3, r0
}
 80100bc:	4618      	mov	r0, r3
 80100be:	3708      	adds	r7, #8
 80100c0:	46bd      	mov	sp, r7
 80100c2:	bd80      	pop	{r7, pc}

080100c4 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80100c4:	b580      	push	{r7, lr}
 80100c6:	b082      	sub	sp, #8
 80100c8:	af00      	add	r7, sp, #0
 80100ca:	6078      	str	r0, [r7, #4]
 80100cc:	460b      	mov	r3, r1
 80100ce:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 80100d0:	78fb      	ldrb	r3, [r7, #3]
 80100d2:	2b00      	cmp	r3, #0
 80100d4:	d002      	beq.n	80100dc <HAL_PCDEx_LPM_Callback+0x18>
 80100d6:	2b01      	cmp	r3, #1
 80100d8:	d013      	beq.n	8010102 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 80100da:	e023      	b.n	8010124 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 80100dc:	687b      	ldr	r3, [r7, #4]
 80100de:	7a5b      	ldrb	r3, [r3, #9]
 80100e0:	2b00      	cmp	r3, #0
 80100e2:	d007      	beq.n	80100f4 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80100e4:	f000 f83c 	bl	8010160 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80100e8:	4b10      	ldr	r3, [pc, #64]	@ (801012c <HAL_PCDEx_LPM_Callback+0x68>)
 80100ea:	691b      	ldr	r3, [r3, #16]
 80100ec:	4a0f      	ldr	r2, [pc, #60]	@ (801012c <HAL_PCDEx_LPM_Callback+0x68>)
 80100ee:	f023 0306 	bic.w	r3, r3, #6
 80100f2:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80100fa:	4618      	mov	r0, r3
 80100fc:	f7fe fc3e 	bl	800e97c <USBD_LL_Resume>
    break;
 8010100:	e010      	b.n	8010124 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8010102:	687b      	ldr	r3, [r7, #4]
 8010104:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010108:	4618      	mov	r0, r3
 801010a:	f7fe fc21 	bl	800e950 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	7a5b      	ldrb	r3, [r3, #9]
 8010112:	2b00      	cmp	r3, #0
 8010114:	d005      	beq.n	8010122 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010116:	4b05      	ldr	r3, [pc, #20]	@ (801012c <HAL_PCDEx_LPM_Callback+0x68>)
 8010118:	691b      	ldr	r3, [r3, #16]
 801011a:	4a04      	ldr	r2, [pc, #16]	@ (801012c <HAL_PCDEx_LPM_Callback+0x68>)
 801011c:	f043 0306 	orr.w	r3, r3, #6
 8010120:	6113      	str	r3, [r2, #16]
    break;
 8010122:	bf00      	nop
}
 8010124:	bf00      	nop
 8010126:	3708      	adds	r7, #8
 8010128:	46bd      	mov	sp, r7
 801012a:	bd80      	pop	{r7, pc}
 801012c:	e000ed00 	.word	0xe000ed00

08010130 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8010130:	b480      	push	{r7}
 8010132:	b083      	sub	sp, #12
 8010134:	af00      	add	r7, sp, #0
 8010136:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8010138:	4b03      	ldr	r3, [pc, #12]	@ (8010148 <USBD_static_malloc+0x18>)
}
 801013a:	4618      	mov	r0, r3
 801013c:	370c      	adds	r7, #12
 801013e:	46bd      	mov	sp, r7
 8010140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010144:	4770      	bx	lr
 8010146:	bf00      	nop
 8010148:	20003698 	.word	0x20003698

0801014c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 801014c:	b480      	push	{r7}
 801014e:	b083      	sub	sp, #12
 8010150:	af00      	add	r7, sp, #0
 8010152:	6078      	str	r0, [r7, #4]

}
 8010154:	bf00      	nop
 8010156:	370c      	adds	r7, #12
 8010158:	46bd      	mov	sp, r7
 801015a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801015e:	4770      	bx	lr

08010160 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8010160:	b580      	push	{r7, lr}
 8010162:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8010164:	f7f2 f932 	bl	80023cc <SystemClock_Config>
}
 8010168:	bf00      	nop
 801016a:	bd80      	pop	{r7, pc}

0801016c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801016c:	b480      	push	{r7}
 801016e:	b085      	sub	sp, #20
 8010170:	af00      	add	r7, sp, #0
 8010172:	4603      	mov	r3, r0
 8010174:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010176:	2300      	movs	r3, #0
 8010178:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801017a:	79fb      	ldrb	r3, [r7, #7]
 801017c:	2b03      	cmp	r3, #3
 801017e:	d817      	bhi.n	80101b0 <USBD_Get_USB_Status+0x44>
 8010180:	a201      	add	r2, pc, #4	@ (adr r2, 8010188 <USBD_Get_USB_Status+0x1c>)
 8010182:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010186:	bf00      	nop
 8010188:	08010199 	.word	0x08010199
 801018c:	0801019f 	.word	0x0801019f
 8010190:	080101a5 	.word	0x080101a5
 8010194:	080101ab 	.word	0x080101ab
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8010198:	2300      	movs	r3, #0
 801019a:	73fb      	strb	r3, [r7, #15]
    break;
 801019c:	e00b      	b.n	80101b6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801019e:	2303      	movs	r3, #3
 80101a0:	73fb      	strb	r3, [r7, #15]
    break;
 80101a2:	e008      	b.n	80101b6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80101a4:	2301      	movs	r3, #1
 80101a6:	73fb      	strb	r3, [r7, #15]
    break;
 80101a8:	e005      	b.n	80101b6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80101aa:	2303      	movs	r3, #3
 80101ac:	73fb      	strb	r3, [r7, #15]
    break;
 80101ae:	e002      	b.n	80101b6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80101b0:	2303      	movs	r3, #3
 80101b2:	73fb      	strb	r3, [r7, #15]
    break;
 80101b4:	bf00      	nop
  }
  return usb_status;
 80101b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80101b8:	4618      	mov	r0, r3
 80101ba:	3714      	adds	r7, #20
 80101bc:	46bd      	mov	sp, r7
 80101be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101c2:	4770      	bx	lr

080101c4 <__cvt>:
 80101c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80101c8:	ec57 6b10 	vmov	r6, r7, d0
 80101cc:	2f00      	cmp	r7, #0
 80101ce:	460c      	mov	r4, r1
 80101d0:	4619      	mov	r1, r3
 80101d2:	463b      	mov	r3, r7
 80101d4:	bfbb      	ittet	lt
 80101d6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80101da:	461f      	movlt	r7, r3
 80101dc:	2300      	movge	r3, #0
 80101de:	232d      	movlt	r3, #45	@ 0x2d
 80101e0:	700b      	strb	r3, [r1, #0]
 80101e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80101e4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80101e8:	4691      	mov	r9, r2
 80101ea:	f023 0820 	bic.w	r8, r3, #32
 80101ee:	bfbc      	itt	lt
 80101f0:	4632      	movlt	r2, r6
 80101f2:	4616      	movlt	r6, r2
 80101f4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80101f8:	d005      	beq.n	8010206 <__cvt+0x42>
 80101fa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80101fe:	d100      	bne.n	8010202 <__cvt+0x3e>
 8010200:	3401      	adds	r4, #1
 8010202:	2102      	movs	r1, #2
 8010204:	e000      	b.n	8010208 <__cvt+0x44>
 8010206:	2103      	movs	r1, #3
 8010208:	ab03      	add	r3, sp, #12
 801020a:	9301      	str	r3, [sp, #4]
 801020c:	ab02      	add	r3, sp, #8
 801020e:	9300      	str	r3, [sp, #0]
 8010210:	ec47 6b10 	vmov	d0, r6, r7
 8010214:	4653      	mov	r3, sl
 8010216:	4622      	mov	r2, r4
 8010218:	f000 feba 	bl	8010f90 <_dtoa_r>
 801021c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8010220:	4605      	mov	r5, r0
 8010222:	d119      	bne.n	8010258 <__cvt+0x94>
 8010224:	f019 0f01 	tst.w	r9, #1
 8010228:	d00e      	beq.n	8010248 <__cvt+0x84>
 801022a:	eb00 0904 	add.w	r9, r0, r4
 801022e:	2200      	movs	r2, #0
 8010230:	2300      	movs	r3, #0
 8010232:	4630      	mov	r0, r6
 8010234:	4639      	mov	r1, r7
 8010236:	f7f0 fc6f 	bl	8000b18 <__aeabi_dcmpeq>
 801023a:	b108      	cbz	r0, 8010240 <__cvt+0x7c>
 801023c:	f8cd 900c 	str.w	r9, [sp, #12]
 8010240:	2230      	movs	r2, #48	@ 0x30
 8010242:	9b03      	ldr	r3, [sp, #12]
 8010244:	454b      	cmp	r3, r9
 8010246:	d31e      	bcc.n	8010286 <__cvt+0xc2>
 8010248:	9b03      	ldr	r3, [sp, #12]
 801024a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801024c:	1b5b      	subs	r3, r3, r5
 801024e:	4628      	mov	r0, r5
 8010250:	6013      	str	r3, [r2, #0]
 8010252:	b004      	add	sp, #16
 8010254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010258:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801025c:	eb00 0904 	add.w	r9, r0, r4
 8010260:	d1e5      	bne.n	801022e <__cvt+0x6a>
 8010262:	7803      	ldrb	r3, [r0, #0]
 8010264:	2b30      	cmp	r3, #48	@ 0x30
 8010266:	d10a      	bne.n	801027e <__cvt+0xba>
 8010268:	2200      	movs	r2, #0
 801026a:	2300      	movs	r3, #0
 801026c:	4630      	mov	r0, r6
 801026e:	4639      	mov	r1, r7
 8010270:	f7f0 fc52 	bl	8000b18 <__aeabi_dcmpeq>
 8010274:	b918      	cbnz	r0, 801027e <__cvt+0xba>
 8010276:	f1c4 0401 	rsb	r4, r4, #1
 801027a:	f8ca 4000 	str.w	r4, [sl]
 801027e:	f8da 3000 	ldr.w	r3, [sl]
 8010282:	4499      	add	r9, r3
 8010284:	e7d3      	b.n	801022e <__cvt+0x6a>
 8010286:	1c59      	adds	r1, r3, #1
 8010288:	9103      	str	r1, [sp, #12]
 801028a:	701a      	strb	r2, [r3, #0]
 801028c:	e7d9      	b.n	8010242 <__cvt+0x7e>

0801028e <__exponent>:
 801028e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010290:	2900      	cmp	r1, #0
 8010292:	bfba      	itte	lt
 8010294:	4249      	neglt	r1, r1
 8010296:	232d      	movlt	r3, #45	@ 0x2d
 8010298:	232b      	movge	r3, #43	@ 0x2b
 801029a:	2909      	cmp	r1, #9
 801029c:	7002      	strb	r2, [r0, #0]
 801029e:	7043      	strb	r3, [r0, #1]
 80102a0:	dd29      	ble.n	80102f6 <__exponent+0x68>
 80102a2:	f10d 0307 	add.w	r3, sp, #7
 80102a6:	461d      	mov	r5, r3
 80102a8:	270a      	movs	r7, #10
 80102aa:	461a      	mov	r2, r3
 80102ac:	fbb1 f6f7 	udiv	r6, r1, r7
 80102b0:	fb07 1416 	mls	r4, r7, r6, r1
 80102b4:	3430      	adds	r4, #48	@ 0x30
 80102b6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80102ba:	460c      	mov	r4, r1
 80102bc:	2c63      	cmp	r4, #99	@ 0x63
 80102be:	f103 33ff 	add.w	r3, r3, #4294967295
 80102c2:	4631      	mov	r1, r6
 80102c4:	dcf1      	bgt.n	80102aa <__exponent+0x1c>
 80102c6:	3130      	adds	r1, #48	@ 0x30
 80102c8:	1e94      	subs	r4, r2, #2
 80102ca:	f803 1c01 	strb.w	r1, [r3, #-1]
 80102ce:	1c41      	adds	r1, r0, #1
 80102d0:	4623      	mov	r3, r4
 80102d2:	42ab      	cmp	r3, r5
 80102d4:	d30a      	bcc.n	80102ec <__exponent+0x5e>
 80102d6:	f10d 0309 	add.w	r3, sp, #9
 80102da:	1a9b      	subs	r3, r3, r2
 80102dc:	42ac      	cmp	r4, r5
 80102de:	bf88      	it	hi
 80102e0:	2300      	movhi	r3, #0
 80102e2:	3302      	adds	r3, #2
 80102e4:	4403      	add	r3, r0
 80102e6:	1a18      	subs	r0, r3, r0
 80102e8:	b003      	add	sp, #12
 80102ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80102ec:	f813 6b01 	ldrb.w	r6, [r3], #1
 80102f0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80102f4:	e7ed      	b.n	80102d2 <__exponent+0x44>
 80102f6:	2330      	movs	r3, #48	@ 0x30
 80102f8:	3130      	adds	r1, #48	@ 0x30
 80102fa:	7083      	strb	r3, [r0, #2]
 80102fc:	70c1      	strb	r1, [r0, #3]
 80102fe:	1d03      	adds	r3, r0, #4
 8010300:	e7f1      	b.n	80102e6 <__exponent+0x58>
	...

08010304 <_printf_float>:
 8010304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010308:	b08d      	sub	sp, #52	@ 0x34
 801030a:	460c      	mov	r4, r1
 801030c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8010310:	4616      	mov	r6, r2
 8010312:	461f      	mov	r7, r3
 8010314:	4605      	mov	r5, r0
 8010316:	f000 fd2b 	bl	8010d70 <_localeconv_r>
 801031a:	6803      	ldr	r3, [r0, #0]
 801031c:	9304      	str	r3, [sp, #16]
 801031e:	4618      	mov	r0, r3
 8010320:	f7ef ffce 	bl	80002c0 <strlen>
 8010324:	2300      	movs	r3, #0
 8010326:	930a      	str	r3, [sp, #40]	@ 0x28
 8010328:	f8d8 3000 	ldr.w	r3, [r8]
 801032c:	9005      	str	r0, [sp, #20]
 801032e:	3307      	adds	r3, #7
 8010330:	f023 0307 	bic.w	r3, r3, #7
 8010334:	f103 0208 	add.w	r2, r3, #8
 8010338:	f894 a018 	ldrb.w	sl, [r4, #24]
 801033c:	f8d4 b000 	ldr.w	fp, [r4]
 8010340:	f8c8 2000 	str.w	r2, [r8]
 8010344:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010348:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 801034c:	9307      	str	r3, [sp, #28]
 801034e:	f8cd 8018 	str.w	r8, [sp, #24]
 8010352:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8010356:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801035a:	4b9c      	ldr	r3, [pc, #624]	@ (80105cc <_printf_float+0x2c8>)
 801035c:	f04f 32ff 	mov.w	r2, #4294967295
 8010360:	f7f0 fc0c 	bl	8000b7c <__aeabi_dcmpun>
 8010364:	bb70      	cbnz	r0, 80103c4 <_printf_float+0xc0>
 8010366:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801036a:	4b98      	ldr	r3, [pc, #608]	@ (80105cc <_printf_float+0x2c8>)
 801036c:	f04f 32ff 	mov.w	r2, #4294967295
 8010370:	f7f0 fbe6 	bl	8000b40 <__aeabi_dcmple>
 8010374:	bb30      	cbnz	r0, 80103c4 <_printf_float+0xc0>
 8010376:	2200      	movs	r2, #0
 8010378:	2300      	movs	r3, #0
 801037a:	4640      	mov	r0, r8
 801037c:	4649      	mov	r1, r9
 801037e:	f7f0 fbd5 	bl	8000b2c <__aeabi_dcmplt>
 8010382:	b110      	cbz	r0, 801038a <_printf_float+0x86>
 8010384:	232d      	movs	r3, #45	@ 0x2d
 8010386:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801038a:	4a91      	ldr	r2, [pc, #580]	@ (80105d0 <_printf_float+0x2cc>)
 801038c:	4b91      	ldr	r3, [pc, #580]	@ (80105d4 <_printf_float+0x2d0>)
 801038e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8010392:	bf8c      	ite	hi
 8010394:	4690      	movhi	r8, r2
 8010396:	4698      	movls	r8, r3
 8010398:	2303      	movs	r3, #3
 801039a:	6123      	str	r3, [r4, #16]
 801039c:	f02b 0304 	bic.w	r3, fp, #4
 80103a0:	6023      	str	r3, [r4, #0]
 80103a2:	f04f 0900 	mov.w	r9, #0
 80103a6:	9700      	str	r7, [sp, #0]
 80103a8:	4633      	mov	r3, r6
 80103aa:	aa0b      	add	r2, sp, #44	@ 0x2c
 80103ac:	4621      	mov	r1, r4
 80103ae:	4628      	mov	r0, r5
 80103b0:	f000 f9d2 	bl	8010758 <_printf_common>
 80103b4:	3001      	adds	r0, #1
 80103b6:	f040 808d 	bne.w	80104d4 <_printf_float+0x1d0>
 80103ba:	f04f 30ff 	mov.w	r0, #4294967295
 80103be:	b00d      	add	sp, #52	@ 0x34
 80103c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80103c4:	4642      	mov	r2, r8
 80103c6:	464b      	mov	r3, r9
 80103c8:	4640      	mov	r0, r8
 80103ca:	4649      	mov	r1, r9
 80103cc:	f7f0 fbd6 	bl	8000b7c <__aeabi_dcmpun>
 80103d0:	b140      	cbz	r0, 80103e4 <_printf_float+0xe0>
 80103d2:	464b      	mov	r3, r9
 80103d4:	2b00      	cmp	r3, #0
 80103d6:	bfbc      	itt	lt
 80103d8:	232d      	movlt	r3, #45	@ 0x2d
 80103da:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80103de:	4a7e      	ldr	r2, [pc, #504]	@ (80105d8 <_printf_float+0x2d4>)
 80103e0:	4b7e      	ldr	r3, [pc, #504]	@ (80105dc <_printf_float+0x2d8>)
 80103e2:	e7d4      	b.n	801038e <_printf_float+0x8a>
 80103e4:	6863      	ldr	r3, [r4, #4]
 80103e6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80103ea:	9206      	str	r2, [sp, #24]
 80103ec:	1c5a      	adds	r2, r3, #1
 80103ee:	d13b      	bne.n	8010468 <_printf_float+0x164>
 80103f0:	2306      	movs	r3, #6
 80103f2:	6063      	str	r3, [r4, #4]
 80103f4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80103f8:	2300      	movs	r3, #0
 80103fa:	6022      	str	r2, [r4, #0]
 80103fc:	9303      	str	r3, [sp, #12]
 80103fe:	ab0a      	add	r3, sp, #40	@ 0x28
 8010400:	e9cd a301 	strd	sl, r3, [sp, #4]
 8010404:	ab09      	add	r3, sp, #36	@ 0x24
 8010406:	9300      	str	r3, [sp, #0]
 8010408:	6861      	ldr	r1, [r4, #4]
 801040a:	ec49 8b10 	vmov	d0, r8, r9
 801040e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8010412:	4628      	mov	r0, r5
 8010414:	f7ff fed6 	bl	80101c4 <__cvt>
 8010418:	9b06      	ldr	r3, [sp, #24]
 801041a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801041c:	2b47      	cmp	r3, #71	@ 0x47
 801041e:	4680      	mov	r8, r0
 8010420:	d129      	bne.n	8010476 <_printf_float+0x172>
 8010422:	1cc8      	adds	r0, r1, #3
 8010424:	db02      	blt.n	801042c <_printf_float+0x128>
 8010426:	6863      	ldr	r3, [r4, #4]
 8010428:	4299      	cmp	r1, r3
 801042a:	dd41      	ble.n	80104b0 <_printf_float+0x1ac>
 801042c:	f1aa 0a02 	sub.w	sl, sl, #2
 8010430:	fa5f fa8a 	uxtb.w	sl, sl
 8010434:	3901      	subs	r1, #1
 8010436:	4652      	mov	r2, sl
 8010438:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801043c:	9109      	str	r1, [sp, #36]	@ 0x24
 801043e:	f7ff ff26 	bl	801028e <__exponent>
 8010442:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010444:	1813      	adds	r3, r2, r0
 8010446:	2a01      	cmp	r2, #1
 8010448:	4681      	mov	r9, r0
 801044a:	6123      	str	r3, [r4, #16]
 801044c:	dc02      	bgt.n	8010454 <_printf_float+0x150>
 801044e:	6822      	ldr	r2, [r4, #0]
 8010450:	07d2      	lsls	r2, r2, #31
 8010452:	d501      	bpl.n	8010458 <_printf_float+0x154>
 8010454:	3301      	adds	r3, #1
 8010456:	6123      	str	r3, [r4, #16]
 8010458:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801045c:	2b00      	cmp	r3, #0
 801045e:	d0a2      	beq.n	80103a6 <_printf_float+0xa2>
 8010460:	232d      	movs	r3, #45	@ 0x2d
 8010462:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010466:	e79e      	b.n	80103a6 <_printf_float+0xa2>
 8010468:	9a06      	ldr	r2, [sp, #24]
 801046a:	2a47      	cmp	r2, #71	@ 0x47
 801046c:	d1c2      	bne.n	80103f4 <_printf_float+0xf0>
 801046e:	2b00      	cmp	r3, #0
 8010470:	d1c0      	bne.n	80103f4 <_printf_float+0xf0>
 8010472:	2301      	movs	r3, #1
 8010474:	e7bd      	b.n	80103f2 <_printf_float+0xee>
 8010476:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801047a:	d9db      	bls.n	8010434 <_printf_float+0x130>
 801047c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8010480:	d118      	bne.n	80104b4 <_printf_float+0x1b0>
 8010482:	2900      	cmp	r1, #0
 8010484:	6863      	ldr	r3, [r4, #4]
 8010486:	dd0b      	ble.n	80104a0 <_printf_float+0x19c>
 8010488:	6121      	str	r1, [r4, #16]
 801048a:	b913      	cbnz	r3, 8010492 <_printf_float+0x18e>
 801048c:	6822      	ldr	r2, [r4, #0]
 801048e:	07d0      	lsls	r0, r2, #31
 8010490:	d502      	bpl.n	8010498 <_printf_float+0x194>
 8010492:	3301      	adds	r3, #1
 8010494:	440b      	add	r3, r1
 8010496:	6123      	str	r3, [r4, #16]
 8010498:	65a1      	str	r1, [r4, #88]	@ 0x58
 801049a:	f04f 0900 	mov.w	r9, #0
 801049e:	e7db      	b.n	8010458 <_printf_float+0x154>
 80104a0:	b913      	cbnz	r3, 80104a8 <_printf_float+0x1a4>
 80104a2:	6822      	ldr	r2, [r4, #0]
 80104a4:	07d2      	lsls	r2, r2, #31
 80104a6:	d501      	bpl.n	80104ac <_printf_float+0x1a8>
 80104a8:	3302      	adds	r3, #2
 80104aa:	e7f4      	b.n	8010496 <_printf_float+0x192>
 80104ac:	2301      	movs	r3, #1
 80104ae:	e7f2      	b.n	8010496 <_printf_float+0x192>
 80104b0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80104b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80104b6:	4299      	cmp	r1, r3
 80104b8:	db05      	blt.n	80104c6 <_printf_float+0x1c2>
 80104ba:	6823      	ldr	r3, [r4, #0]
 80104bc:	6121      	str	r1, [r4, #16]
 80104be:	07d8      	lsls	r0, r3, #31
 80104c0:	d5ea      	bpl.n	8010498 <_printf_float+0x194>
 80104c2:	1c4b      	adds	r3, r1, #1
 80104c4:	e7e7      	b.n	8010496 <_printf_float+0x192>
 80104c6:	2900      	cmp	r1, #0
 80104c8:	bfd4      	ite	le
 80104ca:	f1c1 0202 	rsble	r2, r1, #2
 80104ce:	2201      	movgt	r2, #1
 80104d0:	4413      	add	r3, r2
 80104d2:	e7e0      	b.n	8010496 <_printf_float+0x192>
 80104d4:	6823      	ldr	r3, [r4, #0]
 80104d6:	055a      	lsls	r2, r3, #21
 80104d8:	d407      	bmi.n	80104ea <_printf_float+0x1e6>
 80104da:	6923      	ldr	r3, [r4, #16]
 80104dc:	4642      	mov	r2, r8
 80104de:	4631      	mov	r1, r6
 80104e0:	4628      	mov	r0, r5
 80104e2:	47b8      	blx	r7
 80104e4:	3001      	adds	r0, #1
 80104e6:	d12b      	bne.n	8010540 <_printf_float+0x23c>
 80104e8:	e767      	b.n	80103ba <_printf_float+0xb6>
 80104ea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80104ee:	f240 80dd 	bls.w	80106ac <_printf_float+0x3a8>
 80104f2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80104f6:	2200      	movs	r2, #0
 80104f8:	2300      	movs	r3, #0
 80104fa:	f7f0 fb0d 	bl	8000b18 <__aeabi_dcmpeq>
 80104fe:	2800      	cmp	r0, #0
 8010500:	d033      	beq.n	801056a <_printf_float+0x266>
 8010502:	4a37      	ldr	r2, [pc, #220]	@ (80105e0 <_printf_float+0x2dc>)
 8010504:	2301      	movs	r3, #1
 8010506:	4631      	mov	r1, r6
 8010508:	4628      	mov	r0, r5
 801050a:	47b8      	blx	r7
 801050c:	3001      	adds	r0, #1
 801050e:	f43f af54 	beq.w	80103ba <_printf_float+0xb6>
 8010512:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8010516:	4543      	cmp	r3, r8
 8010518:	db02      	blt.n	8010520 <_printf_float+0x21c>
 801051a:	6823      	ldr	r3, [r4, #0]
 801051c:	07d8      	lsls	r0, r3, #31
 801051e:	d50f      	bpl.n	8010540 <_printf_float+0x23c>
 8010520:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010524:	4631      	mov	r1, r6
 8010526:	4628      	mov	r0, r5
 8010528:	47b8      	blx	r7
 801052a:	3001      	adds	r0, #1
 801052c:	f43f af45 	beq.w	80103ba <_printf_float+0xb6>
 8010530:	f04f 0900 	mov.w	r9, #0
 8010534:	f108 38ff 	add.w	r8, r8, #4294967295
 8010538:	f104 0a1a 	add.w	sl, r4, #26
 801053c:	45c8      	cmp	r8, r9
 801053e:	dc09      	bgt.n	8010554 <_printf_float+0x250>
 8010540:	6823      	ldr	r3, [r4, #0]
 8010542:	079b      	lsls	r3, r3, #30
 8010544:	f100 8103 	bmi.w	801074e <_printf_float+0x44a>
 8010548:	68e0      	ldr	r0, [r4, #12]
 801054a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801054c:	4298      	cmp	r0, r3
 801054e:	bfb8      	it	lt
 8010550:	4618      	movlt	r0, r3
 8010552:	e734      	b.n	80103be <_printf_float+0xba>
 8010554:	2301      	movs	r3, #1
 8010556:	4652      	mov	r2, sl
 8010558:	4631      	mov	r1, r6
 801055a:	4628      	mov	r0, r5
 801055c:	47b8      	blx	r7
 801055e:	3001      	adds	r0, #1
 8010560:	f43f af2b 	beq.w	80103ba <_printf_float+0xb6>
 8010564:	f109 0901 	add.w	r9, r9, #1
 8010568:	e7e8      	b.n	801053c <_printf_float+0x238>
 801056a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801056c:	2b00      	cmp	r3, #0
 801056e:	dc39      	bgt.n	80105e4 <_printf_float+0x2e0>
 8010570:	4a1b      	ldr	r2, [pc, #108]	@ (80105e0 <_printf_float+0x2dc>)
 8010572:	2301      	movs	r3, #1
 8010574:	4631      	mov	r1, r6
 8010576:	4628      	mov	r0, r5
 8010578:	47b8      	blx	r7
 801057a:	3001      	adds	r0, #1
 801057c:	f43f af1d 	beq.w	80103ba <_printf_float+0xb6>
 8010580:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8010584:	ea59 0303 	orrs.w	r3, r9, r3
 8010588:	d102      	bne.n	8010590 <_printf_float+0x28c>
 801058a:	6823      	ldr	r3, [r4, #0]
 801058c:	07d9      	lsls	r1, r3, #31
 801058e:	d5d7      	bpl.n	8010540 <_printf_float+0x23c>
 8010590:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010594:	4631      	mov	r1, r6
 8010596:	4628      	mov	r0, r5
 8010598:	47b8      	blx	r7
 801059a:	3001      	adds	r0, #1
 801059c:	f43f af0d 	beq.w	80103ba <_printf_float+0xb6>
 80105a0:	f04f 0a00 	mov.w	sl, #0
 80105a4:	f104 0b1a 	add.w	fp, r4, #26
 80105a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80105aa:	425b      	negs	r3, r3
 80105ac:	4553      	cmp	r3, sl
 80105ae:	dc01      	bgt.n	80105b4 <_printf_float+0x2b0>
 80105b0:	464b      	mov	r3, r9
 80105b2:	e793      	b.n	80104dc <_printf_float+0x1d8>
 80105b4:	2301      	movs	r3, #1
 80105b6:	465a      	mov	r2, fp
 80105b8:	4631      	mov	r1, r6
 80105ba:	4628      	mov	r0, r5
 80105bc:	47b8      	blx	r7
 80105be:	3001      	adds	r0, #1
 80105c0:	f43f aefb 	beq.w	80103ba <_printf_float+0xb6>
 80105c4:	f10a 0a01 	add.w	sl, sl, #1
 80105c8:	e7ee      	b.n	80105a8 <_printf_float+0x2a4>
 80105ca:	bf00      	nop
 80105cc:	7fefffff 	.word	0x7fefffff
 80105d0:	08014bac 	.word	0x08014bac
 80105d4:	08014ba8 	.word	0x08014ba8
 80105d8:	08014bb4 	.word	0x08014bb4
 80105dc:	08014bb0 	.word	0x08014bb0
 80105e0:	08014bb8 	.word	0x08014bb8
 80105e4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80105e6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80105ea:	4553      	cmp	r3, sl
 80105ec:	bfa8      	it	ge
 80105ee:	4653      	movge	r3, sl
 80105f0:	2b00      	cmp	r3, #0
 80105f2:	4699      	mov	r9, r3
 80105f4:	dc36      	bgt.n	8010664 <_printf_float+0x360>
 80105f6:	f04f 0b00 	mov.w	fp, #0
 80105fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80105fe:	f104 021a 	add.w	r2, r4, #26
 8010602:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010604:	9306      	str	r3, [sp, #24]
 8010606:	eba3 0309 	sub.w	r3, r3, r9
 801060a:	455b      	cmp	r3, fp
 801060c:	dc31      	bgt.n	8010672 <_printf_float+0x36e>
 801060e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010610:	459a      	cmp	sl, r3
 8010612:	dc3a      	bgt.n	801068a <_printf_float+0x386>
 8010614:	6823      	ldr	r3, [r4, #0]
 8010616:	07da      	lsls	r2, r3, #31
 8010618:	d437      	bmi.n	801068a <_printf_float+0x386>
 801061a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801061c:	ebaa 0903 	sub.w	r9, sl, r3
 8010620:	9b06      	ldr	r3, [sp, #24]
 8010622:	ebaa 0303 	sub.w	r3, sl, r3
 8010626:	4599      	cmp	r9, r3
 8010628:	bfa8      	it	ge
 801062a:	4699      	movge	r9, r3
 801062c:	f1b9 0f00 	cmp.w	r9, #0
 8010630:	dc33      	bgt.n	801069a <_printf_float+0x396>
 8010632:	f04f 0800 	mov.w	r8, #0
 8010636:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801063a:	f104 0b1a 	add.w	fp, r4, #26
 801063e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010640:	ebaa 0303 	sub.w	r3, sl, r3
 8010644:	eba3 0309 	sub.w	r3, r3, r9
 8010648:	4543      	cmp	r3, r8
 801064a:	f77f af79 	ble.w	8010540 <_printf_float+0x23c>
 801064e:	2301      	movs	r3, #1
 8010650:	465a      	mov	r2, fp
 8010652:	4631      	mov	r1, r6
 8010654:	4628      	mov	r0, r5
 8010656:	47b8      	blx	r7
 8010658:	3001      	adds	r0, #1
 801065a:	f43f aeae 	beq.w	80103ba <_printf_float+0xb6>
 801065e:	f108 0801 	add.w	r8, r8, #1
 8010662:	e7ec      	b.n	801063e <_printf_float+0x33a>
 8010664:	4642      	mov	r2, r8
 8010666:	4631      	mov	r1, r6
 8010668:	4628      	mov	r0, r5
 801066a:	47b8      	blx	r7
 801066c:	3001      	adds	r0, #1
 801066e:	d1c2      	bne.n	80105f6 <_printf_float+0x2f2>
 8010670:	e6a3      	b.n	80103ba <_printf_float+0xb6>
 8010672:	2301      	movs	r3, #1
 8010674:	4631      	mov	r1, r6
 8010676:	4628      	mov	r0, r5
 8010678:	9206      	str	r2, [sp, #24]
 801067a:	47b8      	blx	r7
 801067c:	3001      	adds	r0, #1
 801067e:	f43f ae9c 	beq.w	80103ba <_printf_float+0xb6>
 8010682:	9a06      	ldr	r2, [sp, #24]
 8010684:	f10b 0b01 	add.w	fp, fp, #1
 8010688:	e7bb      	b.n	8010602 <_printf_float+0x2fe>
 801068a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801068e:	4631      	mov	r1, r6
 8010690:	4628      	mov	r0, r5
 8010692:	47b8      	blx	r7
 8010694:	3001      	adds	r0, #1
 8010696:	d1c0      	bne.n	801061a <_printf_float+0x316>
 8010698:	e68f      	b.n	80103ba <_printf_float+0xb6>
 801069a:	9a06      	ldr	r2, [sp, #24]
 801069c:	464b      	mov	r3, r9
 801069e:	4442      	add	r2, r8
 80106a0:	4631      	mov	r1, r6
 80106a2:	4628      	mov	r0, r5
 80106a4:	47b8      	blx	r7
 80106a6:	3001      	adds	r0, #1
 80106a8:	d1c3      	bne.n	8010632 <_printf_float+0x32e>
 80106aa:	e686      	b.n	80103ba <_printf_float+0xb6>
 80106ac:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80106b0:	f1ba 0f01 	cmp.w	sl, #1
 80106b4:	dc01      	bgt.n	80106ba <_printf_float+0x3b6>
 80106b6:	07db      	lsls	r3, r3, #31
 80106b8:	d536      	bpl.n	8010728 <_printf_float+0x424>
 80106ba:	2301      	movs	r3, #1
 80106bc:	4642      	mov	r2, r8
 80106be:	4631      	mov	r1, r6
 80106c0:	4628      	mov	r0, r5
 80106c2:	47b8      	blx	r7
 80106c4:	3001      	adds	r0, #1
 80106c6:	f43f ae78 	beq.w	80103ba <_printf_float+0xb6>
 80106ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80106ce:	4631      	mov	r1, r6
 80106d0:	4628      	mov	r0, r5
 80106d2:	47b8      	blx	r7
 80106d4:	3001      	adds	r0, #1
 80106d6:	f43f ae70 	beq.w	80103ba <_printf_float+0xb6>
 80106da:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80106de:	2200      	movs	r2, #0
 80106e0:	2300      	movs	r3, #0
 80106e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80106e6:	f7f0 fa17 	bl	8000b18 <__aeabi_dcmpeq>
 80106ea:	b9c0      	cbnz	r0, 801071e <_printf_float+0x41a>
 80106ec:	4653      	mov	r3, sl
 80106ee:	f108 0201 	add.w	r2, r8, #1
 80106f2:	4631      	mov	r1, r6
 80106f4:	4628      	mov	r0, r5
 80106f6:	47b8      	blx	r7
 80106f8:	3001      	adds	r0, #1
 80106fa:	d10c      	bne.n	8010716 <_printf_float+0x412>
 80106fc:	e65d      	b.n	80103ba <_printf_float+0xb6>
 80106fe:	2301      	movs	r3, #1
 8010700:	465a      	mov	r2, fp
 8010702:	4631      	mov	r1, r6
 8010704:	4628      	mov	r0, r5
 8010706:	47b8      	blx	r7
 8010708:	3001      	adds	r0, #1
 801070a:	f43f ae56 	beq.w	80103ba <_printf_float+0xb6>
 801070e:	f108 0801 	add.w	r8, r8, #1
 8010712:	45d0      	cmp	r8, sl
 8010714:	dbf3      	blt.n	80106fe <_printf_float+0x3fa>
 8010716:	464b      	mov	r3, r9
 8010718:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801071c:	e6df      	b.n	80104de <_printf_float+0x1da>
 801071e:	f04f 0800 	mov.w	r8, #0
 8010722:	f104 0b1a 	add.w	fp, r4, #26
 8010726:	e7f4      	b.n	8010712 <_printf_float+0x40e>
 8010728:	2301      	movs	r3, #1
 801072a:	4642      	mov	r2, r8
 801072c:	e7e1      	b.n	80106f2 <_printf_float+0x3ee>
 801072e:	2301      	movs	r3, #1
 8010730:	464a      	mov	r2, r9
 8010732:	4631      	mov	r1, r6
 8010734:	4628      	mov	r0, r5
 8010736:	47b8      	blx	r7
 8010738:	3001      	adds	r0, #1
 801073a:	f43f ae3e 	beq.w	80103ba <_printf_float+0xb6>
 801073e:	f108 0801 	add.w	r8, r8, #1
 8010742:	68e3      	ldr	r3, [r4, #12]
 8010744:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010746:	1a5b      	subs	r3, r3, r1
 8010748:	4543      	cmp	r3, r8
 801074a:	dcf0      	bgt.n	801072e <_printf_float+0x42a>
 801074c:	e6fc      	b.n	8010548 <_printf_float+0x244>
 801074e:	f04f 0800 	mov.w	r8, #0
 8010752:	f104 0919 	add.w	r9, r4, #25
 8010756:	e7f4      	b.n	8010742 <_printf_float+0x43e>

08010758 <_printf_common>:
 8010758:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801075c:	4616      	mov	r6, r2
 801075e:	4698      	mov	r8, r3
 8010760:	688a      	ldr	r2, [r1, #8]
 8010762:	690b      	ldr	r3, [r1, #16]
 8010764:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010768:	4293      	cmp	r3, r2
 801076a:	bfb8      	it	lt
 801076c:	4613      	movlt	r3, r2
 801076e:	6033      	str	r3, [r6, #0]
 8010770:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010774:	4607      	mov	r7, r0
 8010776:	460c      	mov	r4, r1
 8010778:	b10a      	cbz	r2, 801077e <_printf_common+0x26>
 801077a:	3301      	adds	r3, #1
 801077c:	6033      	str	r3, [r6, #0]
 801077e:	6823      	ldr	r3, [r4, #0]
 8010780:	0699      	lsls	r1, r3, #26
 8010782:	bf42      	ittt	mi
 8010784:	6833      	ldrmi	r3, [r6, #0]
 8010786:	3302      	addmi	r3, #2
 8010788:	6033      	strmi	r3, [r6, #0]
 801078a:	6825      	ldr	r5, [r4, #0]
 801078c:	f015 0506 	ands.w	r5, r5, #6
 8010790:	d106      	bne.n	80107a0 <_printf_common+0x48>
 8010792:	f104 0a19 	add.w	sl, r4, #25
 8010796:	68e3      	ldr	r3, [r4, #12]
 8010798:	6832      	ldr	r2, [r6, #0]
 801079a:	1a9b      	subs	r3, r3, r2
 801079c:	42ab      	cmp	r3, r5
 801079e:	dc26      	bgt.n	80107ee <_printf_common+0x96>
 80107a0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80107a4:	6822      	ldr	r2, [r4, #0]
 80107a6:	3b00      	subs	r3, #0
 80107a8:	bf18      	it	ne
 80107aa:	2301      	movne	r3, #1
 80107ac:	0692      	lsls	r2, r2, #26
 80107ae:	d42b      	bmi.n	8010808 <_printf_common+0xb0>
 80107b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80107b4:	4641      	mov	r1, r8
 80107b6:	4638      	mov	r0, r7
 80107b8:	47c8      	blx	r9
 80107ba:	3001      	adds	r0, #1
 80107bc:	d01e      	beq.n	80107fc <_printf_common+0xa4>
 80107be:	6823      	ldr	r3, [r4, #0]
 80107c0:	6922      	ldr	r2, [r4, #16]
 80107c2:	f003 0306 	and.w	r3, r3, #6
 80107c6:	2b04      	cmp	r3, #4
 80107c8:	bf02      	ittt	eq
 80107ca:	68e5      	ldreq	r5, [r4, #12]
 80107cc:	6833      	ldreq	r3, [r6, #0]
 80107ce:	1aed      	subeq	r5, r5, r3
 80107d0:	68a3      	ldr	r3, [r4, #8]
 80107d2:	bf0c      	ite	eq
 80107d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80107d8:	2500      	movne	r5, #0
 80107da:	4293      	cmp	r3, r2
 80107dc:	bfc4      	itt	gt
 80107de:	1a9b      	subgt	r3, r3, r2
 80107e0:	18ed      	addgt	r5, r5, r3
 80107e2:	2600      	movs	r6, #0
 80107e4:	341a      	adds	r4, #26
 80107e6:	42b5      	cmp	r5, r6
 80107e8:	d11a      	bne.n	8010820 <_printf_common+0xc8>
 80107ea:	2000      	movs	r0, #0
 80107ec:	e008      	b.n	8010800 <_printf_common+0xa8>
 80107ee:	2301      	movs	r3, #1
 80107f0:	4652      	mov	r2, sl
 80107f2:	4641      	mov	r1, r8
 80107f4:	4638      	mov	r0, r7
 80107f6:	47c8      	blx	r9
 80107f8:	3001      	adds	r0, #1
 80107fa:	d103      	bne.n	8010804 <_printf_common+0xac>
 80107fc:	f04f 30ff 	mov.w	r0, #4294967295
 8010800:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010804:	3501      	adds	r5, #1
 8010806:	e7c6      	b.n	8010796 <_printf_common+0x3e>
 8010808:	18e1      	adds	r1, r4, r3
 801080a:	1c5a      	adds	r2, r3, #1
 801080c:	2030      	movs	r0, #48	@ 0x30
 801080e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010812:	4422      	add	r2, r4
 8010814:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010818:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801081c:	3302      	adds	r3, #2
 801081e:	e7c7      	b.n	80107b0 <_printf_common+0x58>
 8010820:	2301      	movs	r3, #1
 8010822:	4622      	mov	r2, r4
 8010824:	4641      	mov	r1, r8
 8010826:	4638      	mov	r0, r7
 8010828:	47c8      	blx	r9
 801082a:	3001      	adds	r0, #1
 801082c:	d0e6      	beq.n	80107fc <_printf_common+0xa4>
 801082e:	3601      	adds	r6, #1
 8010830:	e7d9      	b.n	80107e6 <_printf_common+0x8e>
	...

08010834 <_printf_i>:
 8010834:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010838:	7e0f      	ldrb	r7, [r1, #24]
 801083a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801083c:	2f78      	cmp	r7, #120	@ 0x78
 801083e:	4691      	mov	r9, r2
 8010840:	4680      	mov	r8, r0
 8010842:	460c      	mov	r4, r1
 8010844:	469a      	mov	sl, r3
 8010846:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801084a:	d807      	bhi.n	801085c <_printf_i+0x28>
 801084c:	2f62      	cmp	r7, #98	@ 0x62
 801084e:	d80a      	bhi.n	8010866 <_printf_i+0x32>
 8010850:	2f00      	cmp	r7, #0
 8010852:	f000 80d1 	beq.w	80109f8 <_printf_i+0x1c4>
 8010856:	2f58      	cmp	r7, #88	@ 0x58
 8010858:	f000 80b8 	beq.w	80109cc <_printf_i+0x198>
 801085c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010860:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010864:	e03a      	b.n	80108dc <_printf_i+0xa8>
 8010866:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801086a:	2b15      	cmp	r3, #21
 801086c:	d8f6      	bhi.n	801085c <_printf_i+0x28>
 801086e:	a101      	add	r1, pc, #4	@ (adr r1, 8010874 <_printf_i+0x40>)
 8010870:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010874:	080108cd 	.word	0x080108cd
 8010878:	080108e1 	.word	0x080108e1
 801087c:	0801085d 	.word	0x0801085d
 8010880:	0801085d 	.word	0x0801085d
 8010884:	0801085d 	.word	0x0801085d
 8010888:	0801085d 	.word	0x0801085d
 801088c:	080108e1 	.word	0x080108e1
 8010890:	0801085d 	.word	0x0801085d
 8010894:	0801085d 	.word	0x0801085d
 8010898:	0801085d 	.word	0x0801085d
 801089c:	0801085d 	.word	0x0801085d
 80108a0:	080109df 	.word	0x080109df
 80108a4:	0801090b 	.word	0x0801090b
 80108a8:	08010999 	.word	0x08010999
 80108ac:	0801085d 	.word	0x0801085d
 80108b0:	0801085d 	.word	0x0801085d
 80108b4:	08010a01 	.word	0x08010a01
 80108b8:	0801085d 	.word	0x0801085d
 80108bc:	0801090b 	.word	0x0801090b
 80108c0:	0801085d 	.word	0x0801085d
 80108c4:	0801085d 	.word	0x0801085d
 80108c8:	080109a1 	.word	0x080109a1
 80108cc:	6833      	ldr	r3, [r6, #0]
 80108ce:	1d1a      	adds	r2, r3, #4
 80108d0:	681b      	ldr	r3, [r3, #0]
 80108d2:	6032      	str	r2, [r6, #0]
 80108d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80108d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80108dc:	2301      	movs	r3, #1
 80108de:	e09c      	b.n	8010a1a <_printf_i+0x1e6>
 80108e0:	6833      	ldr	r3, [r6, #0]
 80108e2:	6820      	ldr	r0, [r4, #0]
 80108e4:	1d19      	adds	r1, r3, #4
 80108e6:	6031      	str	r1, [r6, #0]
 80108e8:	0606      	lsls	r6, r0, #24
 80108ea:	d501      	bpl.n	80108f0 <_printf_i+0xbc>
 80108ec:	681d      	ldr	r5, [r3, #0]
 80108ee:	e003      	b.n	80108f8 <_printf_i+0xc4>
 80108f0:	0645      	lsls	r5, r0, #25
 80108f2:	d5fb      	bpl.n	80108ec <_printf_i+0xb8>
 80108f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80108f8:	2d00      	cmp	r5, #0
 80108fa:	da03      	bge.n	8010904 <_printf_i+0xd0>
 80108fc:	232d      	movs	r3, #45	@ 0x2d
 80108fe:	426d      	negs	r5, r5
 8010900:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010904:	4858      	ldr	r0, [pc, #352]	@ (8010a68 <_printf_i+0x234>)
 8010906:	230a      	movs	r3, #10
 8010908:	e011      	b.n	801092e <_printf_i+0xfa>
 801090a:	6821      	ldr	r1, [r4, #0]
 801090c:	6833      	ldr	r3, [r6, #0]
 801090e:	0608      	lsls	r0, r1, #24
 8010910:	f853 5b04 	ldr.w	r5, [r3], #4
 8010914:	d402      	bmi.n	801091c <_printf_i+0xe8>
 8010916:	0649      	lsls	r1, r1, #25
 8010918:	bf48      	it	mi
 801091a:	b2ad      	uxthmi	r5, r5
 801091c:	2f6f      	cmp	r7, #111	@ 0x6f
 801091e:	4852      	ldr	r0, [pc, #328]	@ (8010a68 <_printf_i+0x234>)
 8010920:	6033      	str	r3, [r6, #0]
 8010922:	bf14      	ite	ne
 8010924:	230a      	movne	r3, #10
 8010926:	2308      	moveq	r3, #8
 8010928:	2100      	movs	r1, #0
 801092a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801092e:	6866      	ldr	r6, [r4, #4]
 8010930:	60a6      	str	r6, [r4, #8]
 8010932:	2e00      	cmp	r6, #0
 8010934:	db05      	blt.n	8010942 <_printf_i+0x10e>
 8010936:	6821      	ldr	r1, [r4, #0]
 8010938:	432e      	orrs	r6, r5
 801093a:	f021 0104 	bic.w	r1, r1, #4
 801093e:	6021      	str	r1, [r4, #0]
 8010940:	d04b      	beq.n	80109da <_printf_i+0x1a6>
 8010942:	4616      	mov	r6, r2
 8010944:	fbb5 f1f3 	udiv	r1, r5, r3
 8010948:	fb03 5711 	mls	r7, r3, r1, r5
 801094c:	5dc7      	ldrb	r7, [r0, r7]
 801094e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010952:	462f      	mov	r7, r5
 8010954:	42bb      	cmp	r3, r7
 8010956:	460d      	mov	r5, r1
 8010958:	d9f4      	bls.n	8010944 <_printf_i+0x110>
 801095a:	2b08      	cmp	r3, #8
 801095c:	d10b      	bne.n	8010976 <_printf_i+0x142>
 801095e:	6823      	ldr	r3, [r4, #0]
 8010960:	07df      	lsls	r7, r3, #31
 8010962:	d508      	bpl.n	8010976 <_printf_i+0x142>
 8010964:	6923      	ldr	r3, [r4, #16]
 8010966:	6861      	ldr	r1, [r4, #4]
 8010968:	4299      	cmp	r1, r3
 801096a:	bfde      	ittt	le
 801096c:	2330      	movle	r3, #48	@ 0x30
 801096e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010972:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010976:	1b92      	subs	r2, r2, r6
 8010978:	6122      	str	r2, [r4, #16]
 801097a:	f8cd a000 	str.w	sl, [sp]
 801097e:	464b      	mov	r3, r9
 8010980:	aa03      	add	r2, sp, #12
 8010982:	4621      	mov	r1, r4
 8010984:	4640      	mov	r0, r8
 8010986:	f7ff fee7 	bl	8010758 <_printf_common>
 801098a:	3001      	adds	r0, #1
 801098c:	d14a      	bne.n	8010a24 <_printf_i+0x1f0>
 801098e:	f04f 30ff 	mov.w	r0, #4294967295
 8010992:	b004      	add	sp, #16
 8010994:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010998:	6823      	ldr	r3, [r4, #0]
 801099a:	f043 0320 	orr.w	r3, r3, #32
 801099e:	6023      	str	r3, [r4, #0]
 80109a0:	4832      	ldr	r0, [pc, #200]	@ (8010a6c <_printf_i+0x238>)
 80109a2:	2778      	movs	r7, #120	@ 0x78
 80109a4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80109a8:	6823      	ldr	r3, [r4, #0]
 80109aa:	6831      	ldr	r1, [r6, #0]
 80109ac:	061f      	lsls	r7, r3, #24
 80109ae:	f851 5b04 	ldr.w	r5, [r1], #4
 80109b2:	d402      	bmi.n	80109ba <_printf_i+0x186>
 80109b4:	065f      	lsls	r7, r3, #25
 80109b6:	bf48      	it	mi
 80109b8:	b2ad      	uxthmi	r5, r5
 80109ba:	6031      	str	r1, [r6, #0]
 80109bc:	07d9      	lsls	r1, r3, #31
 80109be:	bf44      	itt	mi
 80109c0:	f043 0320 	orrmi.w	r3, r3, #32
 80109c4:	6023      	strmi	r3, [r4, #0]
 80109c6:	b11d      	cbz	r5, 80109d0 <_printf_i+0x19c>
 80109c8:	2310      	movs	r3, #16
 80109ca:	e7ad      	b.n	8010928 <_printf_i+0xf4>
 80109cc:	4826      	ldr	r0, [pc, #152]	@ (8010a68 <_printf_i+0x234>)
 80109ce:	e7e9      	b.n	80109a4 <_printf_i+0x170>
 80109d0:	6823      	ldr	r3, [r4, #0]
 80109d2:	f023 0320 	bic.w	r3, r3, #32
 80109d6:	6023      	str	r3, [r4, #0]
 80109d8:	e7f6      	b.n	80109c8 <_printf_i+0x194>
 80109da:	4616      	mov	r6, r2
 80109dc:	e7bd      	b.n	801095a <_printf_i+0x126>
 80109de:	6833      	ldr	r3, [r6, #0]
 80109e0:	6825      	ldr	r5, [r4, #0]
 80109e2:	6961      	ldr	r1, [r4, #20]
 80109e4:	1d18      	adds	r0, r3, #4
 80109e6:	6030      	str	r0, [r6, #0]
 80109e8:	062e      	lsls	r6, r5, #24
 80109ea:	681b      	ldr	r3, [r3, #0]
 80109ec:	d501      	bpl.n	80109f2 <_printf_i+0x1be>
 80109ee:	6019      	str	r1, [r3, #0]
 80109f0:	e002      	b.n	80109f8 <_printf_i+0x1c4>
 80109f2:	0668      	lsls	r0, r5, #25
 80109f4:	d5fb      	bpl.n	80109ee <_printf_i+0x1ba>
 80109f6:	8019      	strh	r1, [r3, #0]
 80109f8:	2300      	movs	r3, #0
 80109fa:	6123      	str	r3, [r4, #16]
 80109fc:	4616      	mov	r6, r2
 80109fe:	e7bc      	b.n	801097a <_printf_i+0x146>
 8010a00:	6833      	ldr	r3, [r6, #0]
 8010a02:	1d1a      	adds	r2, r3, #4
 8010a04:	6032      	str	r2, [r6, #0]
 8010a06:	681e      	ldr	r6, [r3, #0]
 8010a08:	6862      	ldr	r2, [r4, #4]
 8010a0a:	2100      	movs	r1, #0
 8010a0c:	4630      	mov	r0, r6
 8010a0e:	f7ef fc07 	bl	8000220 <memchr>
 8010a12:	b108      	cbz	r0, 8010a18 <_printf_i+0x1e4>
 8010a14:	1b80      	subs	r0, r0, r6
 8010a16:	6060      	str	r0, [r4, #4]
 8010a18:	6863      	ldr	r3, [r4, #4]
 8010a1a:	6123      	str	r3, [r4, #16]
 8010a1c:	2300      	movs	r3, #0
 8010a1e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010a22:	e7aa      	b.n	801097a <_printf_i+0x146>
 8010a24:	6923      	ldr	r3, [r4, #16]
 8010a26:	4632      	mov	r2, r6
 8010a28:	4649      	mov	r1, r9
 8010a2a:	4640      	mov	r0, r8
 8010a2c:	47d0      	blx	sl
 8010a2e:	3001      	adds	r0, #1
 8010a30:	d0ad      	beq.n	801098e <_printf_i+0x15a>
 8010a32:	6823      	ldr	r3, [r4, #0]
 8010a34:	079b      	lsls	r3, r3, #30
 8010a36:	d413      	bmi.n	8010a60 <_printf_i+0x22c>
 8010a38:	68e0      	ldr	r0, [r4, #12]
 8010a3a:	9b03      	ldr	r3, [sp, #12]
 8010a3c:	4298      	cmp	r0, r3
 8010a3e:	bfb8      	it	lt
 8010a40:	4618      	movlt	r0, r3
 8010a42:	e7a6      	b.n	8010992 <_printf_i+0x15e>
 8010a44:	2301      	movs	r3, #1
 8010a46:	4632      	mov	r2, r6
 8010a48:	4649      	mov	r1, r9
 8010a4a:	4640      	mov	r0, r8
 8010a4c:	47d0      	blx	sl
 8010a4e:	3001      	adds	r0, #1
 8010a50:	d09d      	beq.n	801098e <_printf_i+0x15a>
 8010a52:	3501      	adds	r5, #1
 8010a54:	68e3      	ldr	r3, [r4, #12]
 8010a56:	9903      	ldr	r1, [sp, #12]
 8010a58:	1a5b      	subs	r3, r3, r1
 8010a5a:	42ab      	cmp	r3, r5
 8010a5c:	dcf2      	bgt.n	8010a44 <_printf_i+0x210>
 8010a5e:	e7eb      	b.n	8010a38 <_printf_i+0x204>
 8010a60:	2500      	movs	r5, #0
 8010a62:	f104 0619 	add.w	r6, r4, #25
 8010a66:	e7f5      	b.n	8010a54 <_printf_i+0x220>
 8010a68:	08014bba 	.word	0x08014bba
 8010a6c:	08014bcb 	.word	0x08014bcb

08010a70 <std>:
 8010a70:	2300      	movs	r3, #0
 8010a72:	b510      	push	{r4, lr}
 8010a74:	4604      	mov	r4, r0
 8010a76:	e9c0 3300 	strd	r3, r3, [r0]
 8010a7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010a7e:	6083      	str	r3, [r0, #8]
 8010a80:	8181      	strh	r1, [r0, #12]
 8010a82:	6643      	str	r3, [r0, #100]	@ 0x64
 8010a84:	81c2      	strh	r2, [r0, #14]
 8010a86:	6183      	str	r3, [r0, #24]
 8010a88:	4619      	mov	r1, r3
 8010a8a:	2208      	movs	r2, #8
 8010a8c:	305c      	adds	r0, #92	@ 0x5c
 8010a8e:	f000 f966 	bl	8010d5e <memset>
 8010a92:	4b0d      	ldr	r3, [pc, #52]	@ (8010ac8 <std+0x58>)
 8010a94:	6263      	str	r3, [r4, #36]	@ 0x24
 8010a96:	4b0d      	ldr	r3, [pc, #52]	@ (8010acc <std+0x5c>)
 8010a98:	62a3      	str	r3, [r4, #40]	@ 0x28
 8010a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8010ad0 <std+0x60>)
 8010a9c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8010a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8010ad4 <std+0x64>)
 8010aa0:	6323      	str	r3, [r4, #48]	@ 0x30
 8010aa2:	4b0d      	ldr	r3, [pc, #52]	@ (8010ad8 <std+0x68>)
 8010aa4:	6224      	str	r4, [r4, #32]
 8010aa6:	429c      	cmp	r4, r3
 8010aa8:	d006      	beq.n	8010ab8 <std+0x48>
 8010aaa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8010aae:	4294      	cmp	r4, r2
 8010ab0:	d002      	beq.n	8010ab8 <std+0x48>
 8010ab2:	33d0      	adds	r3, #208	@ 0xd0
 8010ab4:	429c      	cmp	r4, r3
 8010ab6:	d105      	bne.n	8010ac4 <std+0x54>
 8010ab8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8010abc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010ac0:	f000 b9ca 	b.w	8010e58 <__retarget_lock_init_recursive>
 8010ac4:	bd10      	pop	{r4, pc}
 8010ac6:	bf00      	nop
 8010ac8:	08010ca5 	.word	0x08010ca5
 8010acc:	08010cc7 	.word	0x08010cc7
 8010ad0:	08010cff 	.word	0x08010cff
 8010ad4:	08010d23 	.word	0x08010d23
 8010ad8:	200038b8 	.word	0x200038b8

08010adc <stdio_exit_handler>:
 8010adc:	4a02      	ldr	r2, [pc, #8]	@ (8010ae8 <stdio_exit_handler+0xc>)
 8010ade:	4903      	ldr	r1, [pc, #12]	@ (8010aec <stdio_exit_handler+0x10>)
 8010ae0:	4803      	ldr	r0, [pc, #12]	@ (8010af0 <stdio_exit_handler+0x14>)
 8010ae2:	f000 b869 	b.w	8010bb8 <_fwalk_sglue>
 8010ae6:	bf00      	nop
 8010ae8:	200001a0 	.word	0x200001a0
 8010aec:	080127dd 	.word	0x080127dd
 8010af0:	200001b0 	.word	0x200001b0

08010af4 <cleanup_stdio>:
 8010af4:	6841      	ldr	r1, [r0, #4]
 8010af6:	4b0c      	ldr	r3, [pc, #48]	@ (8010b28 <cleanup_stdio+0x34>)
 8010af8:	4299      	cmp	r1, r3
 8010afa:	b510      	push	{r4, lr}
 8010afc:	4604      	mov	r4, r0
 8010afe:	d001      	beq.n	8010b04 <cleanup_stdio+0x10>
 8010b00:	f001 fe6c 	bl	80127dc <_fflush_r>
 8010b04:	68a1      	ldr	r1, [r4, #8]
 8010b06:	4b09      	ldr	r3, [pc, #36]	@ (8010b2c <cleanup_stdio+0x38>)
 8010b08:	4299      	cmp	r1, r3
 8010b0a:	d002      	beq.n	8010b12 <cleanup_stdio+0x1e>
 8010b0c:	4620      	mov	r0, r4
 8010b0e:	f001 fe65 	bl	80127dc <_fflush_r>
 8010b12:	68e1      	ldr	r1, [r4, #12]
 8010b14:	4b06      	ldr	r3, [pc, #24]	@ (8010b30 <cleanup_stdio+0x3c>)
 8010b16:	4299      	cmp	r1, r3
 8010b18:	d004      	beq.n	8010b24 <cleanup_stdio+0x30>
 8010b1a:	4620      	mov	r0, r4
 8010b1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010b20:	f001 be5c 	b.w	80127dc <_fflush_r>
 8010b24:	bd10      	pop	{r4, pc}
 8010b26:	bf00      	nop
 8010b28:	200038b8 	.word	0x200038b8
 8010b2c:	20003920 	.word	0x20003920
 8010b30:	20003988 	.word	0x20003988

08010b34 <global_stdio_init.part.0>:
 8010b34:	b510      	push	{r4, lr}
 8010b36:	4b0b      	ldr	r3, [pc, #44]	@ (8010b64 <global_stdio_init.part.0+0x30>)
 8010b38:	4c0b      	ldr	r4, [pc, #44]	@ (8010b68 <global_stdio_init.part.0+0x34>)
 8010b3a:	4a0c      	ldr	r2, [pc, #48]	@ (8010b6c <global_stdio_init.part.0+0x38>)
 8010b3c:	601a      	str	r2, [r3, #0]
 8010b3e:	4620      	mov	r0, r4
 8010b40:	2200      	movs	r2, #0
 8010b42:	2104      	movs	r1, #4
 8010b44:	f7ff ff94 	bl	8010a70 <std>
 8010b48:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8010b4c:	2201      	movs	r2, #1
 8010b4e:	2109      	movs	r1, #9
 8010b50:	f7ff ff8e 	bl	8010a70 <std>
 8010b54:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8010b58:	2202      	movs	r2, #2
 8010b5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010b5e:	2112      	movs	r1, #18
 8010b60:	f7ff bf86 	b.w	8010a70 <std>
 8010b64:	200039f0 	.word	0x200039f0
 8010b68:	200038b8 	.word	0x200038b8
 8010b6c:	08010add 	.word	0x08010add

08010b70 <__sfp_lock_acquire>:
 8010b70:	4801      	ldr	r0, [pc, #4]	@ (8010b78 <__sfp_lock_acquire+0x8>)
 8010b72:	f000 b972 	b.w	8010e5a <__retarget_lock_acquire_recursive>
 8010b76:	bf00      	nop
 8010b78:	200039f9 	.word	0x200039f9

08010b7c <__sfp_lock_release>:
 8010b7c:	4801      	ldr	r0, [pc, #4]	@ (8010b84 <__sfp_lock_release+0x8>)
 8010b7e:	f000 b96d 	b.w	8010e5c <__retarget_lock_release_recursive>
 8010b82:	bf00      	nop
 8010b84:	200039f9 	.word	0x200039f9

08010b88 <__sinit>:
 8010b88:	b510      	push	{r4, lr}
 8010b8a:	4604      	mov	r4, r0
 8010b8c:	f7ff fff0 	bl	8010b70 <__sfp_lock_acquire>
 8010b90:	6a23      	ldr	r3, [r4, #32]
 8010b92:	b11b      	cbz	r3, 8010b9c <__sinit+0x14>
 8010b94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010b98:	f7ff bff0 	b.w	8010b7c <__sfp_lock_release>
 8010b9c:	4b04      	ldr	r3, [pc, #16]	@ (8010bb0 <__sinit+0x28>)
 8010b9e:	6223      	str	r3, [r4, #32]
 8010ba0:	4b04      	ldr	r3, [pc, #16]	@ (8010bb4 <__sinit+0x2c>)
 8010ba2:	681b      	ldr	r3, [r3, #0]
 8010ba4:	2b00      	cmp	r3, #0
 8010ba6:	d1f5      	bne.n	8010b94 <__sinit+0xc>
 8010ba8:	f7ff ffc4 	bl	8010b34 <global_stdio_init.part.0>
 8010bac:	e7f2      	b.n	8010b94 <__sinit+0xc>
 8010bae:	bf00      	nop
 8010bb0:	08010af5 	.word	0x08010af5
 8010bb4:	200039f0 	.word	0x200039f0

08010bb8 <_fwalk_sglue>:
 8010bb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010bbc:	4607      	mov	r7, r0
 8010bbe:	4688      	mov	r8, r1
 8010bc0:	4614      	mov	r4, r2
 8010bc2:	2600      	movs	r6, #0
 8010bc4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010bc8:	f1b9 0901 	subs.w	r9, r9, #1
 8010bcc:	d505      	bpl.n	8010bda <_fwalk_sglue+0x22>
 8010bce:	6824      	ldr	r4, [r4, #0]
 8010bd0:	2c00      	cmp	r4, #0
 8010bd2:	d1f7      	bne.n	8010bc4 <_fwalk_sglue+0xc>
 8010bd4:	4630      	mov	r0, r6
 8010bd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010bda:	89ab      	ldrh	r3, [r5, #12]
 8010bdc:	2b01      	cmp	r3, #1
 8010bde:	d907      	bls.n	8010bf0 <_fwalk_sglue+0x38>
 8010be0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010be4:	3301      	adds	r3, #1
 8010be6:	d003      	beq.n	8010bf0 <_fwalk_sglue+0x38>
 8010be8:	4629      	mov	r1, r5
 8010bea:	4638      	mov	r0, r7
 8010bec:	47c0      	blx	r8
 8010bee:	4306      	orrs	r6, r0
 8010bf0:	3568      	adds	r5, #104	@ 0x68
 8010bf2:	e7e9      	b.n	8010bc8 <_fwalk_sglue+0x10>

08010bf4 <sniprintf>:
 8010bf4:	b40c      	push	{r2, r3}
 8010bf6:	b530      	push	{r4, r5, lr}
 8010bf8:	4b18      	ldr	r3, [pc, #96]	@ (8010c5c <sniprintf+0x68>)
 8010bfa:	1e0c      	subs	r4, r1, #0
 8010bfc:	681d      	ldr	r5, [r3, #0]
 8010bfe:	b09d      	sub	sp, #116	@ 0x74
 8010c00:	da08      	bge.n	8010c14 <sniprintf+0x20>
 8010c02:	238b      	movs	r3, #139	@ 0x8b
 8010c04:	602b      	str	r3, [r5, #0]
 8010c06:	f04f 30ff 	mov.w	r0, #4294967295
 8010c0a:	b01d      	add	sp, #116	@ 0x74
 8010c0c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010c10:	b002      	add	sp, #8
 8010c12:	4770      	bx	lr
 8010c14:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8010c18:	f8ad 3014 	strh.w	r3, [sp, #20]
 8010c1c:	f04f 0300 	mov.w	r3, #0
 8010c20:	931b      	str	r3, [sp, #108]	@ 0x6c
 8010c22:	bf14      	ite	ne
 8010c24:	f104 33ff 	addne.w	r3, r4, #4294967295
 8010c28:	4623      	moveq	r3, r4
 8010c2a:	9304      	str	r3, [sp, #16]
 8010c2c:	9307      	str	r3, [sp, #28]
 8010c2e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010c32:	9002      	str	r0, [sp, #8]
 8010c34:	9006      	str	r0, [sp, #24]
 8010c36:	f8ad 3016 	strh.w	r3, [sp, #22]
 8010c3a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8010c3c:	ab21      	add	r3, sp, #132	@ 0x84
 8010c3e:	a902      	add	r1, sp, #8
 8010c40:	4628      	mov	r0, r5
 8010c42:	9301      	str	r3, [sp, #4]
 8010c44:	f001 fc4a 	bl	80124dc <_svfiprintf_r>
 8010c48:	1c43      	adds	r3, r0, #1
 8010c4a:	bfbc      	itt	lt
 8010c4c:	238b      	movlt	r3, #139	@ 0x8b
 8010c4e:	602b      	strlt	r3, [r5, #0]
 8010c50:	2c00      	cmp	r4, #0
 8010c52:	d0da      	beq.n	8010c0a <sniprintf+0x16>
 8010c54:	9b02      	ldr	r3, [sp, #8]
 8010c56:	2200      	movs	r2, #0
 8010c58:	701a      	strb	r2, [r3, #0]
 8010c5a:	e7d6      	b.n	8010c0a <sniprintf+0x16>
 8010c5c:	200001ac 	.word	0x200001ac

08010c60 <siprintf>:
 8010c60:	b40e      	push	{r1, r2, r3}
 8010c62:	b510      	push	{r4, lr}
 8010c64:	b09d      	sub	sp, #116	@ 0x74
 8010c66:	ab1f      	add	r3, sp, #124	@ 0x7c
 8010c68:	9002      	str	r0, [sp, #8]
 8010c6a:	9006      	str	r0, [sp, #24]
 8010c6c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8010c70:	480a      	ldr	r0, [pc, #40]	@ (8010c9c <siprintf+0x3c>)
 8010c72:	9107      	str	r1, [sp, #28]
 8010c74:	9104      	str	r1, [sp, #16]
 8010c76:	490a      	ldr	r1, [pc, #40]	@ (8010ca0 <siprintf+0x40>)
 8010c78:	f853 2b04 	ldr.w	r2, [r3], #4
 8010c7c:	9105      	str	r1, [sp, #20]
 8010c7e:	2400      	movs	r4, #0
 8010c80:	a902      	add	r1, sp, #8
 8010c82:	6800      	ldr	r0, [r0, #0]
 8010c84:	9301      	str	r3, [sp, #4]
 8010c86:	941b      	str	r4, [sp, #108]	@ 0x6c
 8010c88:	f001 fc28 	bl	80124dc <_svfiprintf_r>
 8010c8c:	9b02      	ldr	r3, [sp, #8]
 8010c8e:	701c      	strb	r4, [r3, #0]
 8010c90:	b01d      	add	sp, #116	@ 0x74
 8010c92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010c96:	b003      	add	sp, #12
 8010c98:	4770      	bx	lr
 8010c9a:	bf00      	nop
 8010c9c:	200001ac 	.word	0x200001ac
 8010ca0:	ffff0208 	.word	0xffff0208

08010ca4 <__sread>:
 8010ca4:	b510      	push	{r4, lr}
 8010ca6:	460c      	mov	r4, r1
 8010ca8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010cac:	f000 f886 	bl	8010dbc <_read_r>
 8010cb0:	2800      	cmp	r0, #0
 8010cb2:	bfab      	itete	ge
 8010cb4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8010cb6:	89a3      	ldrhlt	r3, [r4, #12]
 8010cb8:	181b      	addge	r3, r3, r0
 8010cba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8010cbe:	bfac      	ite	ge
 8010cc0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8010cc2:	81a3      	strhlt	r3, [r4, #12]
 8010cc4:	bd10      	pop	{r4, pc}

08010cc6 <__swrite>:
 8010cc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010cca:	461f      	mov	r7, r3
 8010ccc:	898b      	ldrh	r3, [r1, #12]
 8010cce:	05db      	lsls	r3, r3, #23
 8010cd0:	4605      	mov	r5, r0
 8010cd2:	460c      	mov	r4, r1
 8010cd4:	4616      	mov	r6, r2
 8010cd6:	d505      	bpl.n	8010ce4 <__swrite+0x1e>
 8010cd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010cdc:	2302      	movs	r3, #2
 8010cde:	2200      	movs	r2, #0
 8010ce0:	f000 f85a 	bl	8010d98 <_lseek_r>
 8010ce4:	89a3      	ldrh	r3, [r4, #12]
 8010ce6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010cea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010cee:	81a3      	strh	r3, [r4, #12]
 8010cf0:	4632      	mov	r2, r6
 8010cf2:	463b      	mov	r3, r7
 8010cf4:	4628      	mov	r0, r5
 8010cf6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010cfa:	f000 b871 	b.w	8010de0 <_write_r>

08010cfe <__sseek>:
 8010cfe:	b510      	push	{r4, lr}
 8010d00:	460c      	mov	r4, r1
 8010d02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010d06:	f000 f847 	bl	8010d98 <_lseek_r>
 8010d0a:	1c43      	adds	r3, r0, #1
 8010d0c:	89a3      	ldrh	r3, [r4, #12]
 8010d0e:	bf15      	itete	ne
 8010d10:	6560      	strne	r0, [r4, #84]	@ 0x54
 8010d12:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8010d16:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8010d1a:	81a3      	strheq	r3, [r4, #12]
 8010d1c:	bf18      	it	ne
 8010d1e:	81a3      	strhne	r3, [r4, #12]
 8010d20:	bd10      	pop	{r4, pc}

08010d22 <__sclose>:
 8010d22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010d26:	f000 b827 	b.w	8010d78 <_close_r>

08010d2a <memmove>:
 8010d2a:	4288      	cmp	r0, r1
 8010d2c:	b510      	push	{r4, lr}
 8010d2e:	eb01 0402 	add.w	r4, r1, r2
 8010d32:	d902      	bls.n	8010d3a <memmove+0x10>
 8010d34:	4284      	cmp	r4, r0
 8010d36:	4623      	mov	r3, r4
 8010d38:	d807      	bhi.n	8010d4a <memmove+0x20>
 8010d3a:	1e43      	subs	r3, r0, #1
 8010d3c:	42a1      	cmp	r1, r4
 8010d3e:	d008      	beq.n	8010d52 <memmove+0x28>
 8010d40:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010d44:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010d48:	e7f8      	b.n	8010d3c <memmove+0x12>
 8010d4a:	4402      	add	r2, r0
 8010d4c:	4601      	mov	r1, r0
 8010d4e:	428a      	cmp	r2, r1
 8010d50:	d100      	bne.n	8010d54 <memmove+0x2a>
 8010d52:	bd10      	pop	{r4, pc}
 8010d54:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010d58:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010d5c:	e7f7      	b.n	8010d4e <memmove+0x24>

08010d5e <memset>:
 8010d5e:	4402      	add	r2, r0
 8010d60:	4603      	mov	r3, r0
 8010d62:	4293      	cmp	r3, r2
 8010d64:	d100      	bne.n	8010d68 <memset+0xa>
 8010d66:	4770      	bx	lr
 8010d68:	f803 1b01 	strb.w	r1, [r3], #1
 8010d6c:	e7f9      	b.n	8010d62 <memset+0x4>
	...

08010d70 <_localeconv_r>:
 8010d70:	4800      	ldr	r0, [pc, #0]	@ (8010d74 <_localeconv_r+0x4>)
 8010d72:	4770      	bx	lr
 8010d74:	200002ec 	.word	0x200002ec

08010d78 <_close_r>:
 8010d78:	b538      	push	{r3, r4, r5, lr}
 8010d7a:	4d06      	ldr	r5, [pc, #24]	@ (8010d94 <_close_r+0x1c>)
 8010d7c:	2300      	movs	r3, #0
 8010d7e:	4604      	mov	r4, r0
 8010d80:	4608      	mov	r0, r1
 8010d82:	602b      	str	r3, [r5, #0]
 8010d84:	f7f2 f8f6 	bl	8002f74 <_close>
 8010d88:	1c43      	adds	r3, r0, #1
 8010d8a:	d102      	bne.n	8010d92 <_close_r+0x1a>
 8010d8c:	682b      	ldr	r3, [r5, #0]
 8010d8e:	b103      	cbz	r3, 8010d92 <_close_r+0x1a>
 8010d90:	6023      	str	r3, [r4, #0]
 8010d92:	bd38      	pop	{r3, r4, r5, pc}
 8010d94:	200039f4 	.word	0x200039f4

08010d98 <_lseek_r>:
 8010d98:	b538      	push	{r3, r4, r5, lr}
 8010d9a:	4d07      	ldr	r5, [pc, #28]	@ (8010db8 <_lseek_r+0x20>)
 8010d9c:	4604      	mov	r4, r0
 8010d9e:	4608      	mov	r0, r1
 8010da0:	4611      	mov	r1, r2
 8010da2:	2200      	movs	r2, #0
 8010da4:	602a      	str	r2, [r5, #0]
 8010da6:	461a      	mov	r2, r3
 8010da8:	f7f2 f90b 	bl	8002fc2 <_lseek>
 8010dac:	1c43      	adds	r3, r0, #1
 8010dae:	d102      	bne.n	8010db6 <_lseek_r+0x1e>
 8010db0:	682b      	ldr	r3, [r5, #0]
 8010db2:	b103      	cbz	r3, 8010db6 <_lseek_r+0x1e>
 8010db4:	6023      	str	r3, [r4, #0]
 8010db6:	bd38      	pop	{r3, r4, r5, pc}
 8010db8:	200039f4 	.word	0x200039f4

08010dbc <_read_r>:
 8010dbc:	b538      	push	{r3, r4, r5, lr}
 8010dbe:	4d07      	ldr	r5, [pc, #28]	@ (8010ddc <_read_r+0x20>)
 8010dc0:	4604      	mov	r4, r0
 8010dc2:	4608      	mov	r0, r1
 8010dc4:	4611      	mov	r1, r2
 8010dc6:	2200      	movs	r2, #0
 8010dc8:	602a      	str	r2, [r5, #0]
 8010dca:	461a      	mov	r2, r3
 8010dcc:	f7f2 f899 	bl	8002f02 <_read>
 8010dd0:	1c43      	adds	r3, r0, #1
 8010dd2:	d102      	bne.n	8010dda <_read_r+0x1e>
 8010dd4:	682b      	ldr	r3, [r5, #0]
 8010dd6:	b103      	cbz	r3, 8010dda <_read_r+0x1e>
 8010dd8:	6023      	str	r3, [r4, #0]
 8010dda:	bd38      	pop	{r3, r4, r5, pc}
 8010ddc:	200039f4 	.word	0x200039f4

08010de0 <_write_r>:
 8010de0:	b538      	push	{r3, r4, r5, lr}
 8010de2:	4d07      	ldr	r5, [pc, #28]	@ (8010e00 <_write_r+0x20>)
 8010de4:	4604      	mov	r4, r0
 8010de6:	4608      	mov	r0, r1
 8010de8:	4611      	mov	r1, r2
 8010dea:	2200      	movs	r2, #0
 8010dec:	602a      	str	r2, [r5, #0]
 8010dee:	461a      	mov	r2, r3
 8010df0:	f7f2 f8a4 	bl	8002f3c <_write>
 8010df4:	1c43      	adds	r3, r0, #1
 8010df6:	d102      	bne.n	8010dfe <_write_r+0x1e>
 8010df8:	682b      	ldr	r3, [r5, #0]
 8010dfa:	b103      	cbz	r3, 8010dfe <_write_r+0x1e>
 8010dfc:	6023      	str	r3, [r4, #0]
 8010dfe:	bd38      	pop	{r3, r4, r5, pc}
 8010e00:	200039f4 	.word	0x200039f4

08010e04 <__errno>:
 8010e04:	4b01      	ldr	r3, [pc, #4]	@ (8010e0c <__errno+0x8>)
 8010e06:	6818      	ldr	r0, [r3, #0]
 8010e08:	4770      	bx	lr
 8010e0a:	bf00      	nop
 8010e0c:	200001ac 	.word	0x200001ac

08010e10 <__libc_init_array>:
 8010e10:	b570      	push	{r4, r5, r6, lr}
 8010e12:	4d0d      	ldr	r5, [pc, #52]	@ (8010e48 <__libc_init_array+0x38>)
 8010e14:	4c0d      	ldr	r4, [pc, #52]	@ (8010e4c <__libc_init_array+0x3c>)
 8010e16:	1b64      	subs	r4, r4, r5
 8010e18:	10a4      	asrs	r4, r4, #2
 8010e1a:	2600      	movs	r6, #0
 8010e1c:	42a6      	cmp	r6, r4
 8010e1e:	d109      	bne.n	8010e34 <__libc_init_array+0x24>
 8010e20:	4d0b      	ldr	r5, [pc, #44]	@ (8010e50 <__libc_init_array+0x40>)
 8010e22:	4c0c      	ldr	r4, [pc, #48]	@ (8010e54 <__libc_init_array+0x44>)
 8010e24:	f002 f850 	bl	8012ec8 <_init>
 8010e28:	1b64      	subs	r4, r4, r5
 8010e2a:	10a4      	asrs	r4, r4, #2
 8010e2c:	2600      	movs	r6, #0
 8010e2e:	42a6      	cmp	r6, r4
 8010e30:	d105      	bne.n	8010e3e <__libc_init_array+0x2e>
 8010e32:	bd70      	pop	{r4, r5, r6, pc}
 8010e34:	f855 3b04 	ldr.w	r3, [r5], #4
 8010e38:	4798      	blx	r3
 8010e3a:	3601      	adds	r6, #1
 8010e3c:	e7ee      	b.n	8010e1c <__libc_init_array+0xc>
 8010e3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8010e42:	4798      	blx	r3
 8010e44:	3601      	adds	r6, #1
 8010e46:	e7f2      	b.n	8010e2e <__libc_init_array+0x1e>
 8010e48:	08014f24 	.word	0x08014f24
 8010e4c:	08014f24 	.word	0x08014f24
 8010e50:	08014f24 	.word	0x08014f24
 8010e54:	08014f28 	.word	0x08014f28

08010e58 <__retarget_lock_init_recursive>:
 8010e58:	4770      	bx	lr

08010e5a <__retarget_lock_acquire_recursive>:
 8010e5a:	4770      	bx	lr

08010e5c <__retarget_lock_release_recursive>:
 8010e5c:	4770      	bx	lr

08010e5e <memcpy>:
 8010e5e:	440a      	add	r2, r1
 8010e60:	4291      	cmp	r1, r2
 8010e62:	f100 33ff 	add.w	r3, r0, #4294967295
 8010e66:	d100      	bne.n	8010e6a <memcpy+0xc>
 8010e68:	4770      	bx	lr
 8010e6a:	b510      	push	{r4, lr}
 8010e6c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010e70:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010e74:	4291      	cmp	r1, r2
 8010e76:	d1f9      	bne.n	8010e6c <memcpy+0xe>
 8010e78:	bd10      	pop	{r4, pc}

08010e7a <quorem>:
 8010e7a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e7e:	6903      	ldr	r3, [r0, #16]
 8010e80:	690c      	ldr	r4, [r1, #16]
 8010e82:	42a3      	cmp	r3, r4
 8010e84:	4607      	mov	r7, r0
 8010e86:	db7e      	blt.n	8010f86 <quorem+0x10c>
 8010e88:	3c01      	subs	r4, #1
 8010e8a:	f101 0814 	add.w	r8, r1, #20
 8010e8e:	00a3      	lsls	r3, r4, #2
 8010e90:	f100 0514 	add.w	r5, r0, #20
 8010e94:	9300      	str	r3, [sp, #0]
 8010e96:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010e9a:	9301      	str	r3, [sp, #4]
 8010e9c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010ea0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010ea4:	3301      	adds	r3, #1
 8010ea6:	429a      	cmp	r2, r3
 8010ea8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010eac:	fbb2 f6f3 	udiv	r6, r2, r3
 8010eb0:	d32e      	bcc.n	8010f10 <quorem+0x96>
 8010eb2:	f04f 0a00 	mov.w	sl, #0
 8010eb6:	46c4      	mov	ip, r8
 8010eb8:	46ae      	mov	lr, r5
 8010eba:	46d3      	mov	fp, sl
 8010ebc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8010ec0:	b298      	uxth	r0, r3
 8010ec2:	fb06 a000 	mla	r0, r6, r0, sl
 8010ec6:	0c02      	lsrs	r2, r0, #16
 8010ec8:	0c1b      	lsrs	r3, r3, #16
 8010eca:	fb06 2303 	mla	r3, r6, r3, r2
 8010ece:	f8de 2000 	ldr.w	r2, [lr]
 8010ed2:	b280      	uxth	r0, r0
 8010ed4:	b292      	uxth	r2, r2
 8010ed6:	1a12      	subs	r2, r2, r0
 8010ed8:	445a      	add	r2, fp
 8010eda:	f8de 0000 	ldr.w	r0, [lr]
 8010ede:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010ee2:	b29b      	uxth	r3, r3
 8010ee4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8010ee8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8010eec:	b292      	uxth	r2, r2
 8010eee:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8010ef2:	45e1      	cmp	r9, ip
 8010ef4:	f84e 2b04 	str.w	r2, [lr], #4
 8010ef8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8010efc:	d2de      	bcs.n	8010ebc <quorem+0x42>
 8010efe:	9b00      	ldr	r3, [sp, #0]
 8010f00:	58eb      	ldr	r3, [r5, r3]
 8010f02:	b92b      	cbnz	r3, 8010f10 <quorem+0x96>
 8010f04:	9b01      	ldr	r3, [sp, #4]
 8010f06:	3b04      	subs	r3, #4
 8010f08:	429d      	cmp	r5, r3
 8010f0a:	461a      	mov	r2, r3
 8010f0c:	d32f      	bcc.n	8010f6e <quorem+0xf4>
 8010f0e:	613c      	str	r4, [r7, #16]
 8010f10:	4638      	mov	r0, r7
 8010f12:	f001 f97f 	bl	8012214 <__mcmp>
 8010f16:	2800      	cmp	r0, #0
 8010f18:	db25      	blt.n	8010f66 <quorem+0xec>
 8010f1a:	4629      	mov	r1, r5
 8010f1c:	2000      	movs	r0, #0
 8010f1e:	f858 2b04 	ldr.w	r2, [r8], #4
 8010f22:	f8d1 c000 	ldr.w	ip, [r1]
 8010f26:	fa1f fe82 	uxth.w	lr, r2
 8010f2a:	fa1f f38c 	uxth.w	r3, ip
 8010f2e:	eba3 030e 	sub.w	r3, r3, lr
 8010f32:	4403      	add	r3, r0
 8010f34:	0c12      	lsrs	r2, r2, #16
 8010f36:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8010f3a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8010f3e:	b29b      	uxth	r3, r3
 8010f40:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010f44:	45c1      	cmp	r9, r8
 8010f46:	f841 3b04 	str.w	r3, [r1], #4
 8010f4a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8010f4e:	d2e6      	bcs.n	8010f1e <quorem+0xa4>
 8010f50:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010f54:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010f58:	b922      	cbnz	r2, 8010f64 <quorem+0xea>
 8010f5a:	3b04      	subs	r3, #4
 8010f5c:	429d      	cmp	r5, r3
 8010f5e:	461a      	mov	r2, r3
 8010f60:	d30b      	bcc.n	8010f7a <quorem+0x100>
 8010f62:	613c      	str	r4, [r7, #16]
 8010f64:	3601      	adds	r6, #1
 8010f66:	4630      	mov	r0, r6
 8010f68:	b003      	add	sp, #12
 8010f6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f6e:	6812      	ldr	r2, [r2, #0]
 8010f70:	3b04      	subs	r3, #4
 8010f72:	2a00      	cmp	r2, #0
 8010f74:	d1cb      	bne.n	8010f0e <quorem+0x94>
 8010f76:	3c01      	subs	r4, #1
 8010f78:	e7c6      	b.n	8010f08 <quorem+0x8e>
 8010f7a:	6812      	ldr	r2, [r2, #0]
 8010f7c:	3b04      	subs	r3, #4
 8010f7e:	2a00      	cmp	r2, #0
 8010f80:	d1ef      	bne.n	8010f62 <quorem+0xe8>
 8010f82:	3c01      	subs	r4, #1
 8010f84:	e7ea      	b.n	8010f5c <quorem+0xe2>
 8010f86:	2000      	movs	r0, #0
 8010f88:	e7ee      	b.n	8010f68 <quorem+0xee>
 8010f8a:	0000      	movs	r0, r0
 8010f8c:	0000      	movs	r0, r0
	...

08010f90 <_dtoa_r>:
 8010f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f94:	69c7      	ldr	r7, [r0, #28]
 8010f96:	b097      	sub	sp, #92	@ 0x5c
 8010f98:	ed8d 0b04 	vstr	d0, [sp, #16]
 8010f9c:	ec55 4b10 	vmov	r4, r5, d0
 8010fa0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8010fa2:	9107      	str	r1, [sp, #28]
 8010fa4:	4681      	mov	r9, r0
 8010fa6:	920c      	str	r2, [sp, #48]	@ 0x30
 8010fa8:	9311      	str	r3, [sp, #68]	@ 0x44
 8010faa:	b97f      	cbnz	r7, 8010fcc <_dtoa_r+0x3c>
 8010fac:	2010      	movs	r0, #16
 8010fae:	f000 fe09 	bl	8011bc4 <malloc>
 8010fb2:	4602      	mov	r2, r0
 8010fb4:	f8c9 001c 	str.w	r0, [r9, #28]
 8010fb8:	b920      	cbnz	r0, 8010fc4 <_dtoa_r+0x34>
 8010fba:	4ba9      	ldr	r3, [pc, #676]	@ (8011260 <_dtoa_r+0x2d0>)
 8010fbc:	21ef      	movs	r1, #239	@ 0xef
 8010fbe:	48a9      	ldr	r0, [pc, #676]	@ (8011264 <_dtoa_r+0x2d4>)
 8010fc0:	f001 fc44 	bl	801284c <__assert_func>
 8010fc4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8010fc8:	6007      	str	r7, [r0, #0]
 8010fca:	60c7      	str	r7, [r0, #12]
 8010fcc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010fd0:	6819      	ldr	r1, [r3, #0]
 8010fd2:	b159      	cbz	r1, 8010fec <_dtoa_r+0x5c>
 8010fd4:	685a      	ldr	r2, [r3, #4]
 8010fd6:	604a      	str	r2, [r1, #4]
 8010fd8:	2301      	movs	r3, #1
 8010fda:	4093      	lsls	r3, r2
 8010fdc:	608b      	str	r3, [r1, #8]
 8010fde:	4648      	mov	r0, r9
 8010fe0:	f000 fee6 	bl	8011db0 <_Bfree>
 8010fe4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010fe8:	2200      	movs	r2, #0
 8010fea:	601a      	str	r2, [r3, #0]
 8010fec:	1e2b      	subs	r3, r5, #0
 8010fee:	bfb9      	ittee	lt
 8010ff0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8010ff4:	9305      	strlt	r3, [sp, #20]
 8010ff6:	2300      	movge	r3, #0
 8010ff8:	6033      	strge	r3, [r6, #0]
 8010ffa:	9f05      	ldr	r7, [sp, #20]
 8010ffc:	4b9a      	ldr	r3, [pc, #616]	@ (8011268 <_dtoa_r+0x2d8>)
 8010ffe:	bfbc      	itt	lt
 8011000:	2201      	movlt	r2, #1
 8011002:	6032      	strlt	r2, [r6, #0]
 8011004:	43bb      	bics	r3, r7
 8011006:	d112      	bne.n	801102e <_dtoa_r+0x9e>
 8011008:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801100a:	f242 730f 	movw	r3, #9999	@ 0x270f
 801100e:	6013      	str	r3, [r2, #0]
 8011010:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8011014:	4323      	orrs	r3, r4
 8011016:	f000 855a 	beq.w	8011ace <_dtoa_r+0xb3e>
 801101a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801101c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 801127c <_dtoa_r+0x2ec>
 8011020:	2b00      	cmp	r3, #0
 8011022:	f000 855c 	beq.w	8011ade <_dtoa_r+0xb4e>
 8011026:	f10a 0303 	add.w	r3, sl, #3
 801102a:	f000 bd56 	b.w	8011ada <_dtoa_r+0xb4a>
 801102e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8011032:	2200      	movs	r2, #0
 8011034:	ec51 0b17 	vmov	r0, r1, d7
 8011038:	2300      	movs	r3, #0
 801103a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 801103e:	f7ef fd6b 	bl	8000b18 <__aeabi_dcmpeq>
 8011042:	4680      	mov	r8, r0
 8011044:	b158      	cbz	r0, 801105e <_dtoa_r+0xce>
 8011046:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8011048:	2301      	movs	r3, #1
 801104a:	6013      	str	r3, [r2, #0]
 801104c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801104e:	b113      	cbz	r3, 8011056 <_dtoa_r+0xc6>
 8011050:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8011052:	4b86      	ldr	r3, [pc, #536]	@ (801126c <_dtoa_r+0x2dc>)
 8011054:	6013      	str	r3, [r2, #0]
 8011056:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8011280 <_dtoa_r+0x2f0>
 801105a:	f000 bd40 	b.w	8011ade <_dtoa_r+0xb4e>
 801105e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8011062:	aa14      	add	r2, sp, #80	@ 0x50
 8011064:	a915      	add	r1, sp, #84	@ 0x54
 8011066:	4648      	mov	r0, r9
 8011068:	f001 f984 	bl	8012374 <__d2b>
 801106c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8011070:	9002      	str	r0, [sp, #8]
 8011072:	2e00      	cmp	r6, #0
 8011074:	d078      	beq.n	8011168 <_dtoa_r+0x1d8>
 8011076:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011078:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 801107c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011080:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011084:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8011088:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801108c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8011090:	4619      	mov	r1, r3
 8011092:	2200      	movs	r2, #0
 8011094:	4b76      	ldr	r3, [pc, #472]	@ (8011270 <_dtoa_r+0x2e0>)
 8011096:	f7ef f91f 	bl	80002d8 <__aeabi_dsub>
 801109a:	a36b      	add	r3, pc, #428	@ (adr r3, 8011248 <_dtoa_r+0x2b8>)
 801109c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110a0:	f7ef fad2 	bl	8000648 <__aeabi_dmul>
 80110a4:	a36a      	add	r3, pc, #424	@ (adr r3, 8011250 <_dtoa_r+0x2c0>)
 80110a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110aa:	f7ef f917 	bl	80002dc <__adddf3>
 80110ae:	4604      	mov	r4, r0
 80110b0:	4630      	mov	r0, r6
 80110b2:	460d      	mov	r5, r1
 80110b4:	f7ef fa5e 	bl	8000574 <__aeabi_i2d>
 80110b8:	a367      	add	r3, pc, #412	@ (adr r3, 8011258 <_dtoa_r+0x2c8>)
 80110ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110be:	f7ef fac3 	bl	8000648 <__aeabi_dmul>
 80110c2:	4602      	mov	r2, r0
 80110c4:	460b      	mov	r3, r1
 80110c6:	4620      	mov	r0, r4
 80110c8:	4629      	mov	r1, r5
 80110ca:	f7ef f907 	bl	80002dc <__adddf3>
 80110ce:	4604      	mov	r4, r0
 80110d0:	460d      	mov	r5, r1
 80110d2:	f7ef fd69 	bl	8000ba8 <__aeabi_d2iz>
 80110d6:	2200      	movs	r2, #0
 80110d8:	4607      	mov	r7, r0
 80110da:	2300      	movs	r3, #0
 80110dc:	4620      	mov	r0, r4
 80110de:	4629      	mov	r1, r5
 80110e0:	f7ef fd24 	bl	8000b2c <__aeabi_dcmplt>
 80110e4:	b140      	cbz	r0, 80110f8 <_dtoa_r+0x168>
 80110e6:	4638      	mov	r0, r7
 80110e8:	f7ef fa44 	bl	8000574 <__aeabi_i2d>
 80110ec:	4622      	mov	r2, r4
 80110ee:	462b      	mov	r3, r5
 80110f0:	f7ef fd12 	bl	8000b18 <__aeabi_dcmpeq>
 80110f4:	b900      	cbnz	r0, 80110f8 <_dtoa_r+0x168>
 80110f6:	3f01      	subs	r7, #1
 80110f8:	2f16      	cmp	r7, #22
 80110fa:	d852      	bhi.n	80111a2 <_dtoa_r+0x212>
 80110fc:	4b5d      	ldr	r3, [pc, #372]	@ (8011274 <_dtoa_r+0x2e4>)
 80110fe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011106:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801110a:	f7ef fd0f 	bl	8000b2c <__aeabi_dcmplt>
 801110e:	2800      	cmp	r0, #0
 8011110:	d049      	beq.n	80111a6 <_dtoa_r+0x216>
 8011112:	3f01      	subs	r7, #1
 8011114:	2300      	movs	r3, #0
 8011116:	9310      	str	r3, [sp, #64]	@ 0x40
 8011118:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801111a:	1b9b      	subs	r3, r3, r6
 801111c:	1e5a      	subs	r2, r3, #1
 801111e:	bf45      	ittet	mi
 8011120:	f1c3 0301 	rsbmi	r3, r3, #1
 8011124:	9300      	strmi	r3, [sp, #0]
 8011126:	2300      	movpl	r3, #0
 8011128:	2300      	movmi	r3, #0
 801112a:	9206      	str	r2, [sp, #24]
 801112c:	bf54      	ite	pl
 801112e:	9300      	strpl	r3, [sp, #0]
 8011130:	9306      	strmi	r3, [sp, #24]
 8011132:	2f00      	cmp	r7, #0
 8011134:	db39      	blt.n	80111aa <_dtoa_r+0x21a>
 8011136:	9b06      	ldr	r3, [sp, #24]
 8011138:	970d      	str	r7, [sp, #52]	@ 0x34
 801113a:	443b      	add	r3, r7
 801113c:	9306      	str	r3, [sp, #24]
 801113e:	2300      	movs	r3, #0
 8011140:	9308      	str	r3, [sp, #32]
 8011142:	9b07      	ldr	r3, [sp, #28]
 8011144:	2b09      	cmp	r3, #9
 8011146:	d863      	bhi.n	8011210 <_dtoa_r+0x280>
 8011148:	2b05      	cmp	r3, #5
 801114a:	bfc4      	itt	gt
 801114c:	3b04      	subgt	r3, #4
 801114e:	9307      	strgt	r3, [sp, #28]
 8011150:	9b07      	ldr	r3, [sp, #28]
 8011152:	f1a3 0302 	sub.w	r3, r3, #2
 8011156:	bfcc      	ite	gt
 8011158:	2400      	movgt	r4, #0
 801115a:	2401      	movle	r4, #1
 801115c:	2b03      	cmp	r3, #3
 801115e:	d863      	bhi.n	8011228 <_dtoa_r+0x298>
 8011160:	e8df f003 	tbb	[pc, r3]
 8011164:	2b375452 	.word	0x2b375452
 8011168:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 801116c:	441e      	add	r6, r3
 801116e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8011172:	2b20      	cmp	r3, #32
 8011174:	bfc1      	itttt	gt
 8011176:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801117a:	409f      	lslgt	r7, r3
 801117c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8011180:	fa24 f303 	lsrgt.w	r3, r4, r3
 8011184:	bfd6      	itet	le
 8011186:	f1c3 0320 	rsble	r3, r3, #32
 801118a:	ea47 0003 	orrgt.w	r0, r7, r3
 801118e:	fa04 f003 	lslle.w	r0, r4, r3
 8011192:	f7ef f9df 	bl	8000554 <__aeabi_ui2d>
 8011196:	2201      	movs	r2, #1
 8011198:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801119c:	3e01      	subs	r6, #1
 801119e:	9212      	str	r2, [sp, #72]	@ 0x48
 80111a0:	e776      	b.n	8011090 <_dtoa_r+0x100>
 80111a2:	2301      	movs	r3, #1
 80111a4:	e7b7      	b.n	8011116 <_dtoa_r+0x186>
 80111a6:	9010      	str	r0, [sp, #64]	@ 0x40
 80111a8:	e7b6      	b.n	8011118 <_dtoa_r+0x188>
 80111aa:	9b00      	ldr	r3, [sp, #0]
 80111ac:	1bdb      	subs	r3, r3, r7
 80111ae:	9300      	str	r3, [sp, #0]
 80111b0:	427b      	negs	r3, r7
 80111b2:	9308      	str	r3, [sp, #32]
 80111b4:	2300      	movs	r3, #0
 80111b6:	930d      	str	r3, [sp, #52]	@ 0x34
 80111b8:	e7c3      	b.n	8011142 <_dtoa_r+0x1b2>
 80111ba:	2301      	movs	r3, #1
 80111bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80111be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80111c0:	eb07 0b03 	add.w	fp, r7, r3
 80111c4:	f10b 0301 	add.w	r3, fp, #1
 80111c8:	2b01      	cmp	r3, #1
 80111ca:	9303      	str	r3, [sp, #12]
 80111cc:	bfb8      	it	lt
 80111ce:	2301      	movlt	r3, #1
 80111d0:	e006      	b.n	80111e0 <_dtoa_r+0x250>
 80111d2:	2301      	movs	r3, #1
 80111d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80111d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80111d8:	2b00      	cmp	r3, #0
 80111da:	dd28      	ble.n	801122e <_dtoa_r+0x29e>
 80111dc:	469b      	mov	fp, r3
 80111de:	9303      	str	r3, [sp, #12]
 80111e0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80111e4:	2100      	movs	r1, #0
 80111e6:	2204      	movs	r2, #4
 80111e8:	f102 0514 	add.w	r5, r2, #20
 80111ec:	429d      	cmp	r5, r3
 80111ee:	d926      	bls.n	801123e <_dtoa_r+0x2ae>
 80111f0:	6041      	str	r1, [r0, #4]
 80111f2:	4648      	mov	r0, r9
 80111f4:	f000 fd9c 	bl	8011d30 <_Balloc>
 80111f8:	4682      	mov	sl, r0
 80111fa:	2800      	cmp	r0, #0
 80111fc:	d142      	bne.n	8011284 <_dtoa_r+0x2f4>
 80111fe:	4b1e      	ldr	r3, [pc, #120]	@ (8011278 <_dtoa_r+0x2e8>)
 8011200:	4602      	mov	r2, r0
 8011202:	f240 11af 	movw	r1, #431	@ 0x1af
 8011206:	e6da      	b.n	8010fbe <_dtoa_r+0x2e>
 8011208:	2300      	movs	r3, #0
 801120a:	e7e3      	b.n	80111d4 <_dtoa_r+0x244>
 801120c:	2300      	movs	r3, #0
 801120e:	e7d5      	b.n	80111bc <_dtoa_r+0x22c>
 8011210:	2401      	movs	r4, #1
 8011212:	2300      	movs	r3, #0
 8011214:	9307      	str	r3, [sp, #28]
 8011216:	9409      	str	r4, [sp, #36]	@ 0x24
 8011218:	f04f 3bff 	mov.w	fp, #4294967295
 801121c:	2200      	movs	r2, #0
 801121e:	f8cd b00c 	str.w	fp, [sp, #12]
 8011222:	2312      	movs	r3, #18
 8011224:	920c      	str	r2, [sp, #48]	@ 0x30
 8011226:	e7db      	b.n	80111e0 <_dtoa_r+0x250>
 8011228:	2301      	movs	r3, #1
 801122a:	9309      	str	r3, [sp, #36]	@ 0x24
 801122c:	e7f4      	b.n	8011218 <_dtoa_r+0x288>
 801122e:	f04f 0b01 	mov.w	fp, #1
 8011232:	f8cd b00c 	str.w	fp, [sp, #12]
 8011236:	465b      	mov	r3, fp
 8011238:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 801123c:	e7d0      	b.n	80111e0 <_dtoa_r+0x250>
 801123e:	3101      	adds	r1, #1
 8011240:	0052      	lsls	r2, r2, #1
 8011242:	e7d1      	b.n	80111e8 <_dtoa_r+0x258>
 8011244:	f3af 8000 	nop.w
 8011248:	636f4361 	.word	0x636f4361
 801124c:	3fd287a7 	.word	0x3fd287a7
 8011250:	8b60c8b3 	.word	0x8b60c8b3
 8011254:	3fc68a28 	.word	0x3fc68a28
 8011258:	509f79fb 	.word	0x509f79fb
 801125c:	3fd34413 	.word	0x3fd34413
 8011260:	08014be9 	.word	0x08014be9
 8011264:	08014c00 	.word	0x08014c00
 8011268:	7ff00000 	.word	0x7ff00000
 801126c:	08014bb9 	.word	0x08014bb9
 8011270:	3ff80000 	.word	0x3ff80000
 8011274:	08014d50 	.word	0x08014d50
 8011278:	08014c58 	.word	0x08014c58
 801127c:	08014be5 	.word	0x08014be5
 8011280:	08014bb8 	.word	0x08014bb8
 8011284:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011288:	6018      	str	r0, [r3, #0]
 801128a:	9b03      	ldr	r3, [sp, #12]
 801128c:	2b0e      	cmp	r3, #14
 801128e:	f200 80a1 	bhi.w	80113d4 <_dtoa_r+0x444>
 8011292:	2c00      	cmp	r4, #0
 8011294:	f000 809e 	beq.w	80113d4 <_dtoa_r+0x444>
 8011298:	2f00      	cmp	r7, #0
 801129a:	dd33      	ble.n	8011304 <_dtoa_r+0x374>
 801129c:	4b9c      	ldr	r3, [pc, #624]	@ (8011510 <_dtoa_r+0x580>)
 801129e:	f007 020f 	and.w	r2, r7, #15
 80112a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80112a6:	ed93 7b00 	vldr	d7, [r3]
 80112aa:	05f8      	lsls	r0, r7, #23
 80112ac:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80112b0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80112b4:	d516      	bpl.n	80112e4 <_dtoa_r+0x354>
 80112b6:	4b97      	ldr	r3, [pc, #604]	@ (8011514 <_dtoa_r+0x584>)
 80112b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80112bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80112c0:	f7ef faec 	bl	800089c <__aeabi_ddiv>
 80112c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80112c8:	f004 040f 	and.w	r4, r4, #15
 80112cc:	2603      	movs	r6, #3
 80112ce:	4d91      	ldr	r5, [pc, #580]	@ (8011514 <_dtoa_r+0x584>)
 80112d0:	b954      	cbnz	r4, 80112e8 <_dtoa_r+0x358>
 80112d2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80112d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80112da:	f7ef fadf 	bl	800089c <__aeabi_ddiv>
 80112de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80112e2:	e028      	b.n	8011336 <_dtoa_r+0x3a6>
 80112e4:	2602      	movs	r6, #2
 80112e6:	e7f2      	b.n	80112ce <_dtoa_r+0x33e>
 80112e8:	07e1      	lsls	r1, r4, #31
 80112ea:	d508      	bpl.n	80112fe <_dtoa_r+0x36e>
 80112ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80112f0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80112f4:	f7ef f9a8 	bl	8000648 <__aeabi_dmul>
 80112f8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80112fc:	3601      	adds	r6, #1
 80112fe:	1064      	asrs	r4, r4, #1
 8011300:	3508      	adds	r5, #8
 8011302:	e7e5      	b.n	80112d0 <_dtoa_r+0x340>
 8011304:	f000 80af 	beq.w	8011466 <_dtoa_r+0x4d6>
 8011308:	427c      	negs	r4, r7
 801130a:	4b81      	ldr	r3, [pc, #516]	@ (8011510 <_dtoa_r+0x580>)
 801130c:	4d81      	ldr	r5, [pc, #516]	@ (8011514 <_dtoa_r+0x584>)
 801130e:	f004 020f 	and.w	r2, r4, #15
 8011312:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011316:	e9d3 2300 	ldrd	r2, r3, [r3]
 801131a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801131e:	f7ef f993 	bl	8000648 <__aeabi_dmul>
 8011322:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011326:	1124      	asrs	r4, r4, #4
 8011328:	2300      	movs	r3, #0
 801132a:	2602      	movs	r6, #2
 801132c:	2c00      	cmp	r4, #0
 801132e:	f040 808f 	bne.w	8011450 <_dtoa_r+0x4c0>
 8011332:	2b00      	cmp	r3, #0
 8011334:	d1d3      	bne.n	80112de <_dtoa_r+0x34e>
 8011336:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011338:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801133c:	2b00      	cmp	r3, #0
 801133e:	f000 8094 	beq.w	801146a <_dtoa_r+0x4da>
 8011342:	4b75      	ldr	r3, [pc, #468]	@ (8011518 <_dtoa_r+0x588>)
 8011344:	2200      	movs	r2, #0
 8011346:	4620      	mov	r0, r4
 8011348:	4629      	mov	r1, r5
 801134a:	f7ef fbef 	bl	8000b2c <__aeabi_dcmplt>
 801134e:	2800      	cmp	r0, #0
 8011350:	f000 808b 	beq.w	801146a <_dtoa_r+0x4da>
 8011354:	9b03      	ldr	r3, [sp, #12]
 8011356:	2b00      	cmp	r3, #0
 8011358:	f000 8087 	beq.w	801146a <_dtoa_r+0x4da>
 801135c:	f1bb 0f00 	cmp.w	fp, #0
 8011360:	dd34      	ble.n	80113cc <_dtoa_r+0x43c>
 8011362:	4620      	mov	r0, r4
 8011364:	4b6d      	ldr	r3, [pc, #436]	@ (801151c <_dtoa_r+0x58c>)
 8011366:	2200      	movs	r2, #0
 8011368:	4629      	mov	r1, r5
 801136a:	f7ef f96d 	bl	8000648 <__aeabi_dmul>
 801136e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011372:	f107 38ff 	add.w	r8, r7, #4294967295
 8011376:	3601      	adds	r6, #1
 8011378:	465c      	mov	r4, fp
 801137a:	4630      	mov	r0, r6
 801137c:	f7ef f8fa 	bl	8000574 <__aeabi_i2d>
 8011380:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011384:	f7ef f960 	bl	8000648 <__aeabi_dmul>
 8011388:	4b65      	ldr	r3, [pc, #404]	@ (8011520 <_dtoa_r+0x590>)
 801138a:	2200      	movs	r2, #0
 801138c:	f7ee ffa6 	bl	80002dc <__adddf3>
 8011390:	4605      	mov	r5, r0
 8011392:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8011396:	2c00      	cmp	r4, #0
 8011398:	d16a      	bne.n	8011470 <_dtoa_r+0x4e0>
 801139a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801139e:	4b61      	ldr	r3, [pc, #388]	@ (8011524 <_dtoa_r+0x594>)
 80113a0:	2200      	movs	r2, #0
 80113a2:	f7ee ff99 	bl	80002d8 <__aeabi_dsub>
 80113a6:	4602      	mov	r2, r0
 80113a8:	460b      	mov	r3, r1
 80113aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80113ae:	462a      	mov	r2, r5
 80113b0:	4633      	mov	r3, r6
 80113b2:	f7ef fbd9 	bl	8000b68 <__aeabi_dcmpgt>
 80113b6:	2800      	cmp	r0, #0
 80113b8:	f040 8298 	bne.w	80118ec <_dtoa_r+0x95c>
 80113bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80113c0:	462a      	mov	r2, r5
 80113c2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80113c6:	f7ef fbb1 	bl	8000b2c <__aeabi_dcmplt>
 80113ca:	bb38      	cbnz	r0, 801141c <_dtoa_r+0x48c>
 80113cc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80113d0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80113d4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80113d6:	2b00      	cmp	r3, #0
 80113d8:	f2c0 8157 	blt.w	801168a <_dtoa_r+0x6fa>
 80113dc:	2f0e      	cmp	r7, #14
 80113de:	f300 8154 	bgt.w	801168a <_dtoa_r+0x6fa>
 80113e2:	4b4b      	ldr	r3, [pc, #300]	@ (8011510 <_dtoa_r+0x580>)
 80113e4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80113e8:	ed93 7b00 	vldr	d7, [r3]
 80113ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80113ee:	2b00      	cmp	r3, #0
 80113f0:	ed8d 7b00 	vstr	d7, [sp]
 80113f4:	f280 80e5 	bge.w	80115c2 <_dtoa_r+0x632>
 80113f8:	9b03      	ldr	r3, [sp, #12]
 80113fa:	2b00      	cmp	r3, #0
 80113fc:	f300 80e1 	bgt.w	80115c2 <_dtoa_r+0x632>
 8011400:	d10c      	bne.n	801141c <_dtoa_r+0x48c>
 8011402:	4b48      	ldr	r3, [pc, #288]	@ (8011524 <_dtoa_r+0x594>)
 8011404:	2200      	movs	r2, #0
 8011406:	ec51 0b17 	vmov	r0, r1, d7
 801140a:	f7ef f91d 	bl	8000648 <__aeabi_dmul>
 801140e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011412:	f7ef fb9f 	bl	8000b54 <__aeabi_dcmpge>
 8011416:	2800      	cmp	r0, #0
 8011418:	f000 8266 	beq.w	80118e8 <_dtoa_r+0x958>
 801141c:	2400      	movs	r4, #0
 801141e:	4625      	mov	r5, r4
 8011420:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011422:	4656      	mov	r6, sl
 8011424:	ea6f 0803 	mvn.w	r8, r3
 8011428:	2700      	movs	r7, #0
 801142a:	4621      	mov	r1, r4
 801142c:	4648      	mov	r0, r9
 801142e:	f000 fcbf 	bl	8011db0 <_Bfree>
 8011432:	2d00      	cmp	r5, #0
 8011434:	f000 80bd 	beq.w	80115b2 <_dtoa_r+0x622>
 8011438:	b12f      	cbz	r7, 8011446 <_dtoa_r+0x4b6>
 801143a:	42af      	cmp	r7, r5
 801143c:	d003      	beq.n	8011446 <_dtoa_r+0x4b6>
 801143e:	4639      	mov	r1, r7
 8011440:	4648      	mov	r0, r9
 8011442:	f000 fcb5 	bl	8011db0 <_Bfree>
 8011446:	4629      	mov	r1, r5
 8011448:	4648      	mov	r0, r9
 801144a:	f000 fcb1 	bl	8011db0 <_Bfree>
 801144e:	e0b0      	b.n	80115b2 <_dtoa_r+0x622>
 8011450:	07e2      	lsls	r2, r4, #31
 8011452:	d505      	bpl.n	8011460 <_dtoa_r+0x4d0>
 8011454:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011458:	f7ef f8f6 	bl	8000648 <__aeabi_dmul>
 801145c:	3601      	adds	r6, #1
 801145e:	2301      	movs	r3, #1
 8011460:	1064      	asrs	r4, r4, #1
 8011462:	3508      	adds	r5, #8
 8011464:	e762      	b.n	801132c <_dtoa_r+0x39c>
 8011466:	2602      	movs	r6, #2
 8011468:	e765      	b.n	8011336 <_dtoa_r+0x3a6>
 801146a:	9c03      	ldr	r4, [sp, #12]
 801146c:	46b8      	mov	r8, r7
 801146e:	e784      	b.n	801137a <_dtoa_r+0x3ea>
 8011470:	4b27      	ldr	r3, [pc, #156]	@ (8011510 <_dtoa_r+0x580>)
 8011472:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011474:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011478:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801147c:	4454      	add	r4, sl
 801147e:	2900      	cmp	r1, #0
 8011480:	d054      	beq.n	801152c <_dtoa_r+0x59c>
 8011482:	4929      	ldr	r1, [pc, #164]	@ (8011528 <_dtoa_r+0x598>)
 8011484:	2000      	movs	r0, #0
 8011486:	f7ef fa09 	bl	800089c <__aeabi_ddiv>
 801148a:	4633      	mov	r3, r6
 801148c:	462a      	mov	r2, r5
 801148e:	f7ee ff23 	bl	80002d8 <__aeabi_dsub>
 8011492:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011496:	4656      	mov	r6, sl
 8011498:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801149c:	f7ef fb84 	bl	8000ba8 <__aeabi_d2iz>
 80114a0:	4605      	mov	r5, r0
 80114a2:	f7ef f867 	bl	8000574 <__aeabi_i2d>
 80114a6:	4602      	mov	r2, r0
 80114a8:	460b      	mov	r3, r1
 80114aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80114ae:	f7ee ff13 	bl	80002d8 <__aeabi_dsub>
 80114b2:	3530      	adds	r5, #48	@ 0x30
 80114b4:	4602      	mov	r2, r0
 80114b6:	460b      	mov	r3, r1
 80114b8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80114bc:	f806 5b01 	strb.w	r5, [r6], #1
 80114c0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80114c4:	f7ef fb32 	bl	8000b2c <__aeabi_dcmplt>
 80114c8:	2800      	cmp	r0, #0
 80114ca:	d172      	bne.n	80115b2 <_dtoa_r+0x622>
 80114cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80114d0:	4911      	ldr	r1, [pc, #68]	@ (8011518 <_dtoa_r+0x588>)
 80114d2:	2000      	movs	r0, #0
 80114d4:	f7ee ff00 	bl	80002d8 <__aeabi_dsub>
 80114d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80114dc:	f7ef fb26 	bl	8000b2c <__aeabi_dcmplt>
 80114e0:	2800      	cmp	r0, #0
 80114e2:	f040 80b4 	bne.w	801164e <_dtoa_r+0x6be>
 80114e6:	42a6      	cmp	r6, r4
 80114e8:	f43f af70 	beq.w	80113cc <_dtoa_r+0x43c>
 80114ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80114f0:	4b0a      	ldr	r3, [pc, #40]	@ (801151c <_dtoa_r+0x58c>)
 80114f2:	2200      	movs	r2, #0
 80114f4:	f7ef f8a8 	bl	8000648 <__aeabi_dmul>
 80114f8:	4b08      	ldr	r3, [pc, #32]	@ (801151c <_dtoa_r+0x58c>)
 80114fa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80114fe:	2200      	movs	r2, #0
 8011500:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011504:	f7ef f8a0 	bl	8000648 <__aeabi_dmul>
 8011508:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801150c:	e7c4      	b.n	8011498 <_dtoa_r+0x508>
 801150e:	bf00      	nop
 8011510:	08014d50 	.word	0x08014d50
 8011514:	08014d28 	.word	0x08014d28
 8011518:	3ff00000 	.word	0x3ff00000
 801151c:	40240000 	.word	0x40240000
 8011520:	401c0000 	.word	0x401c0000
 8011524:	40140000 	.word	0x40140000
 8011528:	3fe00000 	.word	0x3fe00000
 801152c:	4631      	mov	r1, r6
 801152e:	4628      	mov	r0, r5
 8011530:	f7ef f88a 	bl	8000648 <__aeabi_dmul>
 8011534:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011538:	9413      	str	r4, [sp, #76]	@ 0x4c
 801153a:	4656      	mov	r6, sl
 801153c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011540:	f7ef fb32 	bl	8000ba8 <__aeabi_d2iz>
 8011544:	4605      	mov	r5, r0
 8011546:	f7ef f815 	bl	8000574 <__aeabi_i2d>
 801154a:	4602      	mov	r2, r0
 801154c:	460b      	mov	r3, r1
 801154e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011552:	f7ee fec1 	bl	80002d8 <__aeabi_dsub>
 8011556:	3530      	adds	r5, #48	@ 0x30
 8011558:	f806 5b01 	strb.w	r5, [r6], #1
 801155c:	4602      	mov	r2, r0
 801155e:	460b      	mov	r3, r1
 8011560:	42a6      	cmp	r6, r4
 8011562:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011566:	f04f 0200 	mov.w	r2, #0
 801156a:	d124      	bne.n	80115b6 <_dtoa_r+0x626>
 801156c:	4baf      	ldr	r3, [pc, #700]	@ (801182c <_dtoa_r+0x89c>)
 801156e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011572:	f7ee feb3 	bl	80002dc <__adddf3>
 8011576:	4602      	mov	r2, r0
 8011578:	460b      	mov	r3, r1
 801157a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801157e:	f7ef faf3 	bl	8000b68 <__aeabi_dcmpgt>
 8011582:	2800      	cmp	r0, #0
 8011584:	d163      	bne.n	801164e <_dtoa_r+0x6be>
 8011586:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801158a:	49a8      	ldr	r1, [pc, #672]	@ (801182c <_dtoa_r+0x89c>)
 801158c:	2000      	movs	r0, #0
 801158e:	f7ee fea3 	bl	80002d8 <__aeabi_dsub>
 8011592:	4602      	mov	r2, r0
 8011594:	460b      	mov	r3, r1
 8011596:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801159a:	f7ef fac7 	bl	8000b2c <__aeabi_dcmplt>
 801159e:	2800      	cmp	r0, #0
 80115a0:	f43f af14 	beq.w	80113cc <_dtoa_r+0x43c>
 80115a4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80115a6:	1e73      	subs	r3, r6, #1
 80115a8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80115aa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80115ae:	2b30      	cmp	r3, #48	@ 0x30
 80115b0:	d0f8      	beq.n	80115a4 <_dtoa_r+0x614>
 80115b2:	4647      	mov	r7, r8
 80115b4:	e03b      	b.n	801162e <_dtoa_r+0x69e>
 80115b6:	4b9e      	ldr	r3, [pc, #632]	@ (8011830 <_dtoa_r+0x8a0>)
 80115b8:	f7ef f846 	bl	8000648 <__aeabi_dmul>
 80115bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80115c0:	e7bc      	b.n	801153c <_dtoa_r+0x5ac>
 80115c2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80115c6:	4656      	mov	r6, sl
 80115c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80115cc:	4620      	mov	r0, r4
 80115ce:	4629      	mov	r1, r5
 80115d0:	f7ef f964 	bl	800089c <__aeabi_ddiv>
 80115d4:	f7ef fae8 	bl	8000ba8 <__aeabi_d2iz>
 80115d8:	4680      	mov	r8, r0
 80115da:	f7ee ffcb 	bl	8000574 <__aeabi_i2d>
 80115de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80115e2:	f7ef f831 	bl	8000648 <__aeabi_dmul>
 80115e6:	4602      	mov	r2, r0
 80115e8:	460b      	mov	r3, r1
 80115ea:	4620      	mov	r0, r4
 80115ec:	4629      	mov	r1, r5
 80115ee:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80115f2:	f7ee fe71 	bl	80002d8 <__aeabi_dsub>
 80115f6:	f806 4b01 	strb.w	r4, [r6], #1
 80115fa:	9d03      	ldr	r5, [sp, #12]
 80115fc:	eba6 040a 	sub.w	r4, r6, sl
 8011600:	42a5      	cmp	r5, r4
 8011602:	4602      	mov	r2, r0
 8011604:	460b      	mov	r3, r1
 8011606:	d133      	bne.n	8011670 <_dtoa_r+0x6e0>
 8011608:	f7ee fe68 	bl	80002dc <__adddf3>
 801160c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011610:	4604      	mov	r4, r0
 8011612:	460d      	mov	r5, r1
 8011614:	f7ef faa8 	bl	8000b68 <__aeabi_dcmpgt>
 8011618:	b9c0      	cbnz	r0, 801164c <_dtoa_r+0x6bc>
 801161a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801161e:	4620      	mov	r0, r4
 8011620:	4629      	mov	r1, r5
 8011622:	f7ef fa79 	bl	8000b18 <__aeabi_dcmpeq>
 8011626:	b110      	cbz	r0, 801162e <_dtoa_r+0x69e>
 8011628:	f018 0f01 	tst.w	r8, #1
 801162c:	d10e      	bne.n	801164c <_dtoa_r+0x6bc>
 801162e:	9902      	ldr	r1, [sp, #8]
 8011630:	4648      	mov	r0, r9
 8011632:	f000 fbbd 	bl	8011db0 <_Bfree>
 8011636:	2300      	movs	r3, #0
 8011638:	7033      	strb	r3, [r6, #0]
 801163a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801163c:	3701      	adds	r7, #1
 801163e:	601f      	str	r7, [r3, #0]
 8011640:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011642:	2b00      	cmp	r3, #0
 8011644:	f000 824b 	beq.w	8011ade <_dtoa_r+0xb4e>
 8011648:	601e      	str	r6, [r3, #0]
 801164a:	e248      	b.n	8011ade <_dtoa_r+0xb4e>
 801164c:	46b8      	mov	r8, r7
 801164e:	4633      	mov	r3, r6
 8011650:	461e      	mov	r6, r3
 8011652:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011656:	2a39      	cmp	r2, #57	@ 0x39
 8011658:	d106      	bne.n	8011668 <_dtoa_r+0x6d8>
 801165a:	459a      	cmp	sl, r3
 801165c:	d1f8      	bne.n	8011650 <_dtoa_r+0x6c0>
 801165e:	2230      	movs	r2, #48	@ 0x30
 8011660:	f108 0801 	add.w	r8, r8, #1
 8011664:	f88a 2000 	strb.w	r2, [sl]
 8011668:	781a      	ldrb	r2, [r3, #0]
 801166a:	3201      	adds	r2, #1
 801166c:	701a      	strb	r2, [r3, #0]
 801166e:	e7a0      	b.n	80115b2 <_dtoa_r+0x622>
 8011670:	4b6f      	ldr	r3, [pc, #444]	@ (8011830 <_dtoa_r+0x8a0>)
 8011672:	2200      	movs	r2, #0
 8011674:	f7ee ffe8 	bl	8000648 <__aeabi_dmul>
 8011678:	2200      	movs	r2, #0
 801167a:	2300      	movs	r3, #0
 801167c:	4604      	mov	r4, r0
 801167e:	460d      	mov	r5, r1
 8011680:	f7ef fa4a 	bl	8000b18 <__aeabi_dcmpeq>
 8011684:	2800      	cmp	r0, #0
 8011686:	d09f      	beq.n	80115c8 <_dtoa_r+0x638>
 8011688:	e7d1      	b.n	801162e <_dtoa_r+0x69e>
 801168a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801168c:	2a00      	cmp	r2, #0
 801168e:	f000 80ea 	beq.w	8011866 <_dtoa_r+0x8d6>
 8011692:	9a07      	ldr	r2, [sp, #28]
 8011694:	2a01      	cmp	r2, #1
 8011696:	f300 80cd 	bgt.w	8011834 <_dtoa_r+0x8a4>
 801169a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801169c:	2a00      	cmp	r2, #0
 801169e:	f000 80c1 	beq.w	8011824 <_dtoa_r+0x894>
 80116a2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80116a6:	9c08      	ldr	r4, [sp, #32]
 80116a8:	9e00      	ldr	r6, [sp, #0]
 80116aa:	9a00      	ldr	r2, [sp, #0]
 80116ac:	441a      	add	r2, r3
 80116ae:	9200      	str	r2, [sp, #0]
 80116b0:	9a06      	ldr	r2, [sp, #24]
 80116b2:	2101      	movs	r1, #1
 80116b4:	441a      	add	r2, r3
 80116b6:	4648      	mov	r0, r9
 80116b8:	9206      	str	r2, [sp, #24]
 80116ba:	f000 fc2d 	bl	8011f18 <__i2b>
 80116be:	4605      	mov	r5, r0
 80116c0:	b166      	cbz	r6, 80116dc <_dtoa_r+0x74c>
 80116c2:	9b06      	ldr	r3, [sp, #24]
 80116c4:	2b00      	cmp	r3, #0
 80116c6:	dd09      	ble.n	80116dc <_dtoa_r+0x74c>
 80116c8:	42b3      	cmp	r3, r6
 80116ca:	9a00      	ldr	r2, [sp, #0]
 80116cc:	bfa8      	it	ge
 80116ce:	4633      	movge	r3, r6
 80116d0:	1ad2      	subs	r2, r2, r3
 80116d2:	9200      	str	r2, [sp, #0]
 80116d4:	9a06      	ldr	r2, [sp, #24]
 80116d6:	1af6      	subs	r6, r6, r3
 80116d8:	1ad3      	subs	r3, r2, r3
 80116da:	9306      	str	r3, [sp, #24]
 80116dc:	9b08      	ldr	r3, [sp, #32]
 80116de:	b30b      	cbz	r3, 8011724 <_dtoa_r+0x794>
 80116e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80116e2:	2b00      	cmp	r3, #0
 80116e4:	f000 80c6 	beq.w	8011874 <_dtoa_r+0x8e4>
 80116e8:	2c00      	cmp	r4, #0
 80116ea:	f000 80c0 	beq.w	801186e <_dtoa_r+0x8de>
 80116ee:	4629      	mov	r1, r5
 80116f0:	4622      	mov	r2, r4
 80116f2:	4648      	mov	r0, r9
 80116f4:	f000 fcc8 	bl	8012088 <__pow5mult>
 80116f8:	9a02      	ldr	r2, [sp, #8]
 80116fa:	4601      	mov	r1, r0
 80116fc:	4605      	mov	r5, r0
 80116fe:	4648      	mov	r0, r9
 8011700:	f000 fc20 	bl	8011f44 <__multiply>
 8011704:	9902      	ldr	r1, [sp, #8]
 8011706:	4680      	mov	r8, r0
 8011708:	4648      	mov	r0, r9
 801170a:	f000 fb51 	bl	8011db0 <_Bfree>
 801170e:	9b08      	ldr	r3, [sp, #32]
 8011710:	1b1b      	subs	r3, r3, r4
 8011712:	9308      	str	r3, [sp, #32]
 8011714:	f000 80b1 	beq.w	801187a <_dtoa_r+0x8ea>
 8011718:	9a08      	ldr	r2, [sp, #32]
 801171a:	4641      	mov	r1, r8
 801171c:	4648      	mov	r0, r9
 801171e:	f000 fcb3 	bl	8012088 <__pow5mult>
 8011722:	9002      	str	r0, [sp, #8]
 8011724:	2101      	movs	r1, #1
 8011726:	4648      	mov	r0, r9
 8011728:	f000 fbf6 	bl	8011f18 <__i2b>
 801172c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801172e:	4604      	mov	r4, r0
 8011730:	2b00      	cmp	r3, #0
 8011732:	f000 81d8 	beq.w	8011ae6 <_dtoa_r+0xb56>
 8011736:	461a      	mov	r2, r3
 8011738:	4601      	mov	r1, r0
 801173a:	4648      	mov	r0, r9
 801173c:	f000 fca4 	bl	8012088 <__pow5mult>
 8011740:	9b07      	ldr	r3, [sp, #28]
 8011742:	2b01      	cmp	r3, #1
 8011744:	4604      	mov	r4, r0
 8011746:	f300 809f 	bgt.w	8011888 <_dtoa_r+0x8f8>
 801174a:	9b04      	ldr	r3, [sp, #16]
 801174c:	2b00      	cmp	r3, #0
 801174e:	f040 8097 	bne.w	8011880 <_dtoa_r+0x8f0>
 8011752:	9b05      	ldr	r3, [sp, #20]
 8011754:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011758:	2b00      	cmp	r3, #0
 801175a:	f040 8093 	bne.w	8011884 <_dtoa_r+0x8f4>
 801175e:	9b05      	ldr	r3, [sp, #20]
 8011760:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011764:	0d1b      	lsrs	r3, r3, #20
 8011766:	051b      	lsls	r3, r3, #20
 8011768:	b133      	cbz	r3, 8011778 <_dtoa_r+0x7e8>
 801176a:	9b00      	ldr	r3, [sp, #0]
 801176c:	3301      	adds	r3, #1
 801176e:	9300      	str	r3, [sp, #0]
 8011770:	9b06      	ldr	r3, [sp, #24]
 8011772:	3301      	adds	r3, #1
 8011774:	9306      	str	r3, [sp, #24]
 8011776:	2301      	movs	r3, #1
 8011778:	9308      	str	r3, [sp, #32]
 801177a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801177c:	2b00      	cmp	r3, #0
 801177e:	f000 81b8 	beq.w	8011af2 <_dtoa_r+0xb62>
 8011782:	6923      	ldr	r3, [r4, #16]
 8011784:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011788:	6918      	ldr	r0, [r3, #16]
 801178a:	f000 fb79 	bl	8011e80 <__hi0bits>
 801178e:	f1c0 0020 	rsb	r0, r0, #32
 8011792:	9b06      	ldr	r3, [sp, #24]
 8011794:	4418      	add	r0, r3
 8011796:	f010 001f 	ands.w	r0, r0, #31
 801179a:	f000 8082 	beq.w	80118a2 <_dtoa_r+0x912>
 801179e:	f1c0 0320 	rsb	r3, r0, #32
 80117a2:	2b04      	cmp	r3, #4
 80117a4:	dd73      	ble.n	801188e <_dtoa_r+0x8fe>
 80117a6:	9b00      	ldr	r3, [sp, #0]
 80117a8:	f1c0 001c 	rsb	r0, r0, #28
 80117ac:	4403      	add	r3, r0
 80117ae:	9300      	str	r3, [sp, #0]
 80117b0:	9b06      	ldr	r3, [sp, #24]
 80117b2:	4403      	add	r3, r0
 80117b4:	4406      	add	r6, r0
 80117b6:	9306      	str	r3, [sp, #24]
 80117b8:	9b00      	ldr	r3, [sp, #0]
 80117ba:	2b00      	cmp	r3, #0
 80117bc:	dd05      	ble.n	80117ca <_dtoa_r+0x83a>
 80117be:	9902      	ldr	r1, [sp, #8]
 80117c0:	461a      	mov	r2, r3
 80117c2:	4648      	mov	r0, r9
 80117c4:	f000 fcba 	bl	801213c <__lshift>
 80117c8:	9002      	str	r0, [sp, #8]
 80117ca:	9b06      	ldr	r3, [sp, #24]
 80117cc:	2b00      	cmp	r3, #0
 80117ce:	dd05      	ble.n	80117dc <_dtoa_r+0x84c>
 80117d0:	4621      	mov	r1, r4
 80117d2:	461a      	mov	r2, r3
 80117d4:	4648      	mov	r0, r9
 80117d6:	f000 fcb1 	bl	801213c <__lshift>
 80117da:	4604      	mov	r4, r0
 80117dc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80117de:	2b00      	cmp	r3, #0
 80117e0:	d061      	beq.n	80118a6 <_dtoa_r+0x916>
 80117e2:	9802      	ldr	r0, [sp, #8]
 80117e4:	4621      	mov	r1, r4
 80117e6:	f000 fd15 	bl	8012214 <__mcmp>
 80117ea:	2800      	cmp	r0, #0
 80117ec:	da5b      	bge.n	80118a6 <_dtoa_r+0x916>
 80117ee:	2300      	movs	r3, #0
 80117f0:	9902      	ldr	r1, [sp, #8]
 80117f2:	220a      	movs	r2, #10
 80117f4:	4648      	mov	r0, r9
 80117f6:	f000 fafd 	bl	8011df4 <__multadd>
 80117fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80117fc:	9002      	str	r0, [sp, #8]
 80117fe:	f107 38ff 	add.w	r8, r7, #4294967295
 8011802:	2b00      	cmp	r3, #0
 8011804:	f000 8177 	beq.w	8011af6 <_dtoa_r+0xb66>
 8011808:	4629      	mov	r1, r5
 801180a:	2300      	movs	r3, #0
 801180c:	220a      	movs	r2, #10
 801180e:	4648      	mov	r0, r9
 8011810:	f000 faf0 	bl	8011df4 <__multadd>
 8011814:	f1bb 0f00 	cmp.w	fp, #0
 8011818:	4605      	mov	r5, r0
 801181a:	dc6f      	bgt.n	80118fc <_dtoa_r+0x96c>
 801181c:	9b07      	ldr	r3, [sp, #28]
 801181e:	2b02      	cmp	r3, #2
 8011820:	dc49      	bgt.n	80118b6 <_dtoa_r+0x926>
 8011822:	e06b      	b.n	80118fc <_dtoa_r+0x96c>
 8011824:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011826:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801182a:	e73c      	b.n	80116a6 <_dtoa_r+0x716>
 801182c:	3fe00000 	.word	0x3fe00000
 8011830:	40240000 	.word	0x40240000
 8011834:	9b03      	ldr	r3, [sp, #12]
 8011836:	1e5c      	subs	r4, r3, #1
 8011838:	9b08      	ldr	r3, [sp, #32]
 801183a:	42a3      	cmp	r3, r4
 801183c:	db09      	blt.n	8011852 <_dtoa_r+0x8c2>
 801183e:	1b1c      	subs	r4, r3, r4
 8011840:	9b03      	ldr	r3, [sp, #12]
 8011842:	2b00      	cmp	r3, #0
 8011844:	f6bf af30 	bge.w	80116a8 <_dtoa_r+0x718>
 8011848:	9b00      	ldr	r3, [sp, #0]
 801184a:	9a03      	ldr	r2, [sp, #12]
 801184c:	1a9e      	subs	r6, r3, r2
 801184e:	2300      	movs	r3, #0
 8011850:	e72b      	b.n	80116aa <_dtoa_r+0x71a>
 8011852:	9b08      	ldr	r3, [sp, #32]
 8011854:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011856:	9408      	str	r4, [sp, #32]
 8011858:	1ae3      	subs	r3, r4, r3
 801185a:	441a      	add	r2, r3
 801185c:	9e00      	ldr	r6, [sp, #0]
 801185e:	9b03      	ldr	r3, [sp, #12]
 8011860:	920d      	str	r2, [sp, #52]	@ 0x34
 8011862:	2400      	movs	r4, #0
 8011864:	e721      	b.n	80116aa <_dtoa_r+0x71a>
 8011866:	9c08      	ldr	r4, [sp, #32]
 8011868:	9e00      	ldr	r6, [sp, #0]
 801186a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801186c:	e728      	b.n	80116c0 <_dtoa_r+0x730>
 801186e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8011872:	e751      	b.n	8011718 <_dtoa_r+0x788>
 8011874:	9a08      	ldr	r2, [sp, #32]
 8011876:	9902      	ldr	r1, [sp, #8]
 8011878:	e750      	b.n	801171c <_dtoa_r+0x78c>
 801187a:	f8cd 8008 	str.w	r8, [sp, #8]
 801187e:	e751      	b.n	8011724 <_dtoa_r+0x794>
 8011880:	2300      	movs	r3, #0
 8011882:	e779      	b.n	8011778 <_dtoa_r+0x7e8>
 8011884:	9b04      	ldr	r3, [sp, #16]
 8011886:	e777      	b.n	8011778 <_dtoa_r+0x7e8>
 8011888:	2300      	movs	r3, #0
 801188a:	9308      	str	r3, [sp, #32]
 801188c:	e779      	b.n	8011782 <_dtoa_r+0x7f2>
 801188e:	d093      	beq.n	80117b8 <_dtoa_r+0x828>
 8011890:	9a00      	ldr	r2, [sp, #0]
 8011892:	331c      	adds	r3, #28
 8011894:	441a      	add	r2, r3
 8011896:	9200      	str	r2, [sp, #0]
 8011898:	9a06      	ldr	r2, [sp, #24]
 801189a:	441a      	add	r2, r3
 801189c:	441e      	add	r6, r3
 801189e:	9206      	str	r2, [sp, #24]
 80118a0:	e78a      	b.n	80117b8 <_dtoa_r+0x828>
 80118a2:	4603      	mov	r3, r0
 80118a4:	e7f4      	b.n	8011890 <_dtoa_r+0x900>
 80118a6:	9b03      	ldr	r3, [sp, #12]
 80118a8:	2b00      	cmp	r3, #0
 80118aa:	46b8      	mov	r8, r7
 80118ac:	dc20      	bgt.n	80118f0 <_dtoa_r+0x960>
 80118ae:	469b      	mov	fp, r3
 80118b0:	9b07      	ldr	r3, [sp, #28]
 80118b2:	2b02      	cmp	r3, #2
 80118b4:	dd1e      	ble.n	80118f4 <_dtoa_r+0x964>
 80118b6:	f1bb 0f00 	cmp.w	fp, #0
 80118ba:	f47f adb1 	bne.w	8011420 <_dtoa_r+0x490>
 80118be:	4621      	mov	r1, r4
 80118c0:	465b      	mov	r3, fp
 80118c2:	2205      	movs	r2, #5
 80118c4:	4648      	mov	r0, r9
 80118c6:	f000 fa95 	bl	8011df4 <__multadd>
 80118ca:	4601      	mov	r1, r0
 80118cc:	4604      	mov	r4, r0
 80118ce:	9802      	ldr	r0, [sp, #8]
 80118d0:	f000 fca0 	bl	8012214 <__mcmp>
 80118d4:	2800      	cmp	r0, #0
 80118d6:	f77f ada3 	ble.w	8011420 <_dtoa_r+0x490>
 80118da:	4656      	mov	r6, sl
 80118dc:	2331      	movs	r3, #49	@ 0x31
 80118de:	f806 3b01 	strb.w	r3, [r6], #1
 80118e2:	f108 0801 	add.w	r8, r8, #1
 80118e6:	e59f      	b.n	8011428 <_dtoa_r+0x498>
 80118e8:	9c03      	ldr	r4, [sp, #12]
 80118ea:	46b8      	mov	r8, r7
 80118ec:	4625      	mov	r5, r4
 80118ee:	e7f4      	b.n	80118da <_dtoa_r+0x94a>
 80118f0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80118f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80118f6:	2b00      	cmp	r3, #0
 80118f8:	f000 8101 	beq.w	8011afe <_dtoa_r+0xb6e>
 80118fc:	2e00      	cmp	r6, #0
 80118fe:	dd05      	ble.n	801190c <_dtoa_r+0x97c>
 8011900:	4629      	mov	r1, r5
 8011902:	4632      	mov	r2, r6
 8011904:	4648      	mov	r0, r9
 8011906:	f000 fc19 	bl	801213c <__lshift>
 801190a:	4605      	mov	r5, r0
 801190c:	9b08      	ldr	r3, [sp, #32]
 801190e:	2b00      	cmp	r3, #0
 8011910:	d05c      	beq.n	80119cc <_dtoa_r+0xa3c>
 8011912:	6869      	ldr	r1, [r5, #4]
 8011914:	4648      	mov	r0, r9
 8011916:	f000 fa0b 	bl	8011d30 <_Balloc>
 801191a:	4606      	mov	r6, r0
 801191c:	b928      	cbnz	r0, 801192a <_dtoa_r+0x99a>
 801191e:	4b82      	ldr	r3, [pc, #520]	@ (8011b28 <_dtoa_r+0xb98>)
 8011920:	4602      	mov	r2, r0
 8011922:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8011926:	f7ff bb4a 	b.w	8010fbe <_dtoa_r+0x2e>
 801192a:	692a      	ldr	r2, [r5, #16]
 801192c:	3202      	adds	r2, #2
 801192e:	0092      	lsls	r2, r2, #2
 8011930:	f105 010c 	add.w	r1, r5, #12
 8011934:	300c      	adds	r0, #12
 8011936:	f7ff fa92 	bl	8010e5e <memcpy>
 801193a:	2201      	movs	r2, #1
 801193c:	4631      	mov	r1, r6
 801193e:	4648      	mov	r0, r9
 8011940:	f000 fbfc 	bl	801213c <__lshift>
 8011944:	f10a 0301 	add.w	r3, sl, #1
 8011948:	9300      	str	r3, [sp, #0]
 801194a:	eb0a 030b 	add.w	r3, sl, fp
 801194e:	9308      	str	r3, [sp, #32]
 8011950:	9b04      	ldr	r3, [sp, #16]
 8011952:	f003 0301 	and.w	r3, r3, #1
 8011956:	462f      	mov	r7, r5
 8011958:	9306      	str	r3, [sp, #24]
 801195a:	4605      	mov	r5, r0
 801195c:	9b00      	ldr	r3, [sp, #0]
 801195e:	9802      	ldr	r0, [sp, #8]
 8011960:	4621      	mov	r1, r4
 8011962:	f103 3bff 	add.w	fp, r3, #4294967295
 8011966:	f7ff fa88 	bl	8010e7a <quorem>
 801196a:	4603      	mov	r3, r0
 801196c:	3330      	adds	r3, #48	@ 0x30
 801196e:	9003      	str	r0, [sp, #12]
 8011970:	4639      	mov	r1, r7
 8011972:	9802      	ldr	r0, [sp, #8]
 8011974:	9309      	str	r3, [sp, #36]	@ 0x24
 8011976:	f000 fc4d 	bl	8012214 <__mcmp>
 801197a:	462a      	mov	r2, r5
 801197c:	9004      	str	r0, [sp, #16]
 801197e:	4621      	mov	r1, r4
 8011980:	4648      	mov	r0, r9
 8011982:	f000 fc63 	bl	801224c <__mdiff>
 8011986:	68c2      	ldr	r2, [r0, #12]
 8011988:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801198a:	4606      	mov	r6, r0
 801198c:	bb02      	cbnz	r2, 80119d0 <_dtoa_r+0xa40>
 801198e:	4601      	mov	r1, r0
 8011990:	9802      	ldr	r0, [sp, #8]
 8011992:	f000 fc3f 	bl	8012214 <__mcmp>
 8011996:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011998:	4602      	mov	r2, r0
 801199a:	4631      	mov	r1, r6
 801199c:	4648      	mov	r0, r9
 801199e:	920c      	str	r2, [sp, #48]	@ 0x30
 80119a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80119a2:	f000 fa05 	bl	8011db0 <_Bfree>
 80119a6:	9b07      	ldr	r3, [sp, #28]
 80119a8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80119aa:	9e00      	ldr	r6, [sp, #0]
 80119ac:	ea42 0103 	orr.w	r1, r2, r3
 80119b0:	9b06      	ldr	r3, [sp, #24]
 80119b2:	4319      	orrs	r1, r3
 80119b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80119b6:	d10d      	bne.n	80119d4 <_dtoa_r+0xa44>
 80119b8:	2b39      	cmp	r3, #57	@ 0x39
 80119ba:	d027      	beq.n	8011a0c <_dtoa_r+0xa7c>
 80119bc:	9a04      	ldr	r2, [sp, #16]
 80119be:	2a00      	cmp	r2, #0
 80119c0:	dd01      	ble.n	80119c6 <_dtoa_r+0xa36>
 80119c2:	9b03      	ldr	r3, [sp, #12]
 80119c4:	3331      	adds	r3, #49	@ 0x31
 80119c6:	f88b 3000 	strb.w	r3, [fp]
 80119ca:	e52e      	b.n	801142a <_dtoa_r+0x49a>
 80119cc:	4628      	mov	r0, r5
 80119ce:	e7b9      	b.n	8011944 <_dtoa_r+0x9b4>
 80119d0:	2201      	movs	r2, #1
 80119d2:	e7e2      	b.n	801199a <_dtoa_r+0xa0a>
 80119d4:	9904      	ldr	r1, [sp, #16]
 80119d6:	2900      	cmp	r1, #0
 80119d8:	db04      	blt.n	80119e4 <_dtoa_r+0xa54>
 80119da:	9807      	ldr	r0, [sp, #28]
 80119dc:	4301      	orrs	r1, r0
 80119de:	9806      	ldr	r0, [sp, #24]
 80119e0:	4301      	orrs	r1, r0
 80119e2:	d120      	bne.n	8011a26 <_dtoa_r+0xa96>
 80119e4:	2a00      	cmp	r2, #0
 80119e6:	ddee      	ble.n	80119c6 <_dtoa_r+0xa36>
 80119e8:	9902      	ldr	r1, [sp, #8]
 80119ea:	9300      	str	r3, [sp, #0]
 80119ec:	2201      	movs	r2, #1
 80119ee:	4648      	mov	r0, r9
 80119f0:	f000 fba4 	bl	801213c <__lshift>
 80119f4:	4621      	mov	r1, r4
 80119f6:	9002      	str	r0, [sp, #8]
 80119f8:	f000 fc0c 	bl	8012214 <__mcmp>
 80119fc:	2800      	cmp	r0, #0
 80119fe:	9b00      	ldr	r3, [sp, #0]
 8011a00:	dc02      	bgt.n	8011a08 <_dtoa_r+0xa78>
 8011a02:	d1e0      	bne.n	80119c6 <_dtoa_r+0xa36>
 8011a04:	07da      	lsls	r2, r3, #31
 8011a06:	d5de      	bpl.n	80119c6 <_dtoa_r+0xa36>
 8011a08:	2b39      	cmp	r3, #57	@ 0x39
 8011a0a:	d1da      	bne.n	80119c2 <_dtoa_r+0xa32>
 8011a0c:	2339      	movs	r3, #57	@ 0x39
 8011a0e:	f88b 3000 	strb.w	r3, [fp]
 8011a12:	4633      	mov	r3, r6
 8011a14:	461e      	mov	r6, r3
 8011a16:	3b01      	subs	r3, #1
 8011a18:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8011a1c:	2a39      	cmp	r2, #57	@ 0x39
 8011a1e:	d04e      	beq.n	8011abe <_dtoa_r+0xb2e>
 8011a20:	3201      	adds	r2, #1
 8011a22:	701a      	strb	r2, [r3, #0]
 8011a24:	e501      	b.n	801142a <_dtoa_r+0x49a>
 8011a26:	2a00      	cmp	r2, #0
 8011a28:	dd03      	ble.n	8011a32 <_dtoa_r+0xaa2>
 8011a2a:	2b39      	cmp	r3, #57	@ 0x39
 8011a2c:	d0ee      	beq.n	8011a0c <_dtoa_r+0xa7c>
 8011a2e:	3301      	adds	r3, #1
 8011a30:	e7c9      	b.n	80119c6 <_dtoa_r+0xa36>
 8011a32:	9a00      	ldr	r2, [sp, #0]
 8011a34:	9908      	ldr	r1, [sp, #32]
 8011a36:	f802 3c01 	strb.w	r3, [r2, #-1]
 8011a3a:	428a      	cmp	r2, r1
 8011a3c:	d028      	beq.n	8011a90 <_dtoa_r+0xb00>
 8011a3e:	9902      	ldr	r1, [sp, #8]
 8011a40:	2300      	movs	r3, #0
 8011a42:	220a      	movs	r2, #10
 8011a44:	4648      	mov	r0, r9
 8011a46:	f000 f9d5 	bl	8011df4 <__multadd>
 8011a4a:	42af      	cmp	r7, r5
 8011a4c:	9002      	str	r0, [sp, #8]
 8011a4e:	f04f 0300 	mov.w	r3, #0
 8011a52:	f04f 020a 	mov.w	r2, #10
 8011a56:	4639      	mov	r1, r7
 8011a58:	4648      	mov	r0, r9
 8011a5a:	d107      	bne.n	8011a6c <_dtoa_r+0xadc>
 8011a5c:	f000 f9ca 	bl	8011df4 <__multadd>
 8011a60:	4607      	mov	r7, r0
 8011a62:	4605      	mov	r5, r0
 8011a64:	9b00      	ldr	r3, [sp, #0]
 8011a66:	3301      	adds	r3, #1
 8011a68:	9300      	str	r3, [sp, #0]
 8011a6a:	e777      	b.n	801195c <_dtoa_r+0x9cc>
 8011a6c:	f000 f9c2 	bl	8011df4 <__multadd>
 8011a70:	4629      	mov	r1, r5
 8011a72:	4607      	mov	r7, r0
 8011a74:	2300      	movs	r3, #0
 8011a76:	220a      	movs	r2, #10
 8011a78:	4648      	mov	r0, r9
 8011a7a:	f000 f9bb 	bl	8011df4 <__multadd>
 8011a7e:	4605      	mov	r5, r0
 8011a80:	e7f0      	b.n	8011a64 <_dtoa_r+0xad4>
 8011a82:	f1bb 0f00 	cmp.w	fp, #0
 8011a86:	bfcc      	ite	gt
 8011a88:	465e      	movgt	r6, fp
 8011a8a:	2601      	movle	r6, #1
 8011a8c:	4456      	add	r6, sl
 8011a8e:	2700      	movs	r7, #0
 8011a90:	9902      	ldr	r1, [sp, #8]
 8011a92:	9300      	str	r3, [sp, #0]
 8011a94:	2201      	movs	r2, #1
 8011a96:	4648      	mov	r0, r9
 8011a98:	f000 fb50 	bl	801213c <__lshift>
 8011a9c:	4621      	mov	r1, r4
 8011a9e:	9002      	str	r0, [sp, #8]
 8011aa0:	f000 fbb8 	bl	8012214 <__mcmp>
 8011aa4:	2800      	cmp	r0, #0
 8011aa6:	dcb4      	bgt.n	8011a12 <_dtoa_r+0xa82>
 8011aa8:	d102      	bne.n	8011ab0 <_dtoa_r+0xb20>
 8011aaa:	9b00      	ldr	r3, [sp, #0]
 8011aac:	07db      	lsls	r3, r3, #31
 8011aae:	d4b0      	bmi.n	8011a12 <_dtoa_r+0xa82>
 8011ab0:	4633      	mov	r3, r6
 8011ab2:	461e      	mov	r6, r3
 8011ab4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011ab8:	2a30      	cmp	r2, #48	@ 0x30
 8011aba:	d0fa      	beq.n	8011ab2 <_dtoa_r+0xb22>
 8011abc:	e4b5      	b.n	801142a <_dtoa_r+0x49a>
 8011abe:	459a      	cmp	sl, r3
 8011ac0:	d1a8      	bne.n	8011a14 <_dtoa_r+0xa84>
 8011ac2:	2331      	movs	r3, #49	@ 0x31
 8011ac4:	f108 0801 	add.w	r8, r8, #1
 8011ac8:	f88a 3000 	strb.w	r3, [sl]
 8011acc:	e4ad      	b.n	801142a <_dtoa_r+0x49a>
 8011ace:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011ad0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8011b2c <_dtoa_r+0xb9c>
 8011ad4:	b11b      	cbz	r3, 8011ade <_dtoa_r+0xb4e>
 8011ad6:	f10a 0308 	add.w	r3, sl, #8
 8011ada:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8011adc:	6013      	str	r3, [r2, #0]
 8011ade:	4650      	mov	r0, sl
 8011ae0:	b017      	add	sp, #92	@ 0x5c
 8011ae2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ae6:	9b07      	ldr	r3, [sp, #28]
 8011ae8:	2b01      	cmp	r3, #1
 8011aea:	f77f ae2e 	ble.w	801174a <_dtoa_r+0x7ba>
 8011aee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011af0:	9308      	str	r3, [sp, #32]
 8011af2:	2001      	movs	r0, #1
 8011af4:	e64d      	b.n	8011792 <_dtoa_r+0x802>
 8011af6:	f1bb 0f00 	cmp.w	fp, #0
 8011afa:	f77f aed9 	ble.w	80118b0 <_dtoa_r+0x920>
 8011afe:	4656      	mov	r6, sl
 8011b00:	9802      	ldr	r0, [sp, #8]
 8011b02:	4621      	mov	r1, r4
 8011b04:	f7ff f9b9 	bl	8010e7a <quorem>
 8011b08:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8011b0c:	f806 3b01 	strb.w	r3, [r6], #1
 8011b10:	eba6 020a 	sub.w	r2, r6, sl
 8011b14:	4593      	cmp	fp, r2
 8011b16:	ddb4      	ble.n	8011a82 <_dtoa_r+0xaf2>
 8011b18:	9902      	ldr	r1, [sp, #8]
 8011b1a:	2300      	movs	r3, #0
 8011b1c:	220a      	movs	r2, #10
 8011b1e:	4648      	mov	r0, r9
 8011b20:	f000 f968 	bl	8011df4 <__multadd>
 8011b24:	9002      	str	r0, [sp, #8]
 8011b26:	e7eb      	b.n	8011b00 <_dtoa_r+0xb70>
 8011b28:	08014c58 	.word	0x08014c58
 8011b2c:	08014bdc 	.word	0x08014bdc

08011b30 <_free_r>:
 8011b30:	b538      	push	{r3, r4, r5, lr}
 8011b32:	4605      	mov	r5, r0
 8011b34:	2900      	cmp	r1, #0
 8011b36:	d041      	beq.n	8011bbc <_free_r+0x8c>
 8011b38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011b3c:	1f0c      	subs	r4, r1, #4
 8011b3e:	2b00      	cmp	r3, #0
 8011b40:	bfb8      	it	lt
 8011b42:	18e4      	addlt	r4, r4, r3
 8011b44:	f000 f8e8 	bl	8011d18 <__malloc_lock>
 8011b48:	4a1d      	ldr	r2, [pc, #116]	@ (8011bc0 <_free_r+0x90>)
 8011b4a:	6813      	ldr	r3, [r2, #0]
 8011b4c:	b933      	cbnz	r3, 8011b5c <_free_r+0x2c>
 8011b4e:	6063      	str	r3, [r4, #4]
 8011b50:	6014      	str	r4, [r2, #0]
 8011b52:	4628      	mov	r0, r5
 8011b54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011b58:	f000 b8e4 	b.w	8011d24 <__malloc_unlock>
 8011b5c:	42a3      	cmp	r3, r4
 8011b5e:	d908      	bls.n	8011b72 <_free_r+0x42>
 8011b60:	6820      	ldr	r0, [r4, #0]
 8011b62:	1821      	adds	r1, r4, r0
 8011b64:	428b      	cmp	r3, r1
 8011b66:	bf01      	itttt	eq
 8011b68:	6819      	ldreq	r1, [r3, #0]
 8011b6a:	685b      	ldreq	r3, [r3, #4]
 8011b6c:	1809      	addeq	r1, r1, r0
 8011b6e:	6021      	streq	r1, [r4, #0]
 8011b70:	e7ed      	b.n	8011b4e <_free_r+0x1e>
 8011b72:	461a      	mov	r2, r3
 8011b74:	685b      	ldr	r3, [r3, #4]
 8011b76:	b10b      	cbz	r3, 8011b7c <_free_r+0x4c>
 8011b78:	42a3      	cmp	r3, r4
 8011b7a:	d9fa      	bls.n	8011b72 <_free_r+0x42>
 8011b7c:	6811      	ldr	r1, [r2, #0]
 8011b7e:	1850      	adds	r0, r2, r1
 8011b80:	42a0      	cmp	r0, r4
 8011b82:	d10b      	bne.n	8011b9c <_free_r+0x6c>
 8011b84:	6820      	ldr	r0, [r4, #0]
 8011b86:	4401      	add	r1, r0
 8011b88:	1850      	adds	r0, r2, r1
 8011b8a:	4283      	cmp	r3, r0
 8011b8c:	6011      	str	r1, [r2, #0]
 8011b8e:	d1e0      	bne.n	8011b52 <_free_r+0x22>
 8011b90:	6818      	ldr	r0, [r3, #0]
 8011b92:	685b      	ldr	r3, [r3, #4]
 8011b94:	6053      	str	r3, [r2, #4]
 8011b96:	4408      	add	r0, r1
 8011b98:	6010      	str	r0, [r2, #0]
 8011b9a:	e7da      	b.n	8011b52 <_free_r+0x22>
 8011b9c:	d902      	bls.n	8011ba4 <_free_r+0x74>
 8011b9e:	230c      	movs	r3, #12
 8011ba0:	602b      	str	r3, [r5, #0]
 8011ba2:	e7d6      	b.n	8011b52 <_free_r+0x22>
 8011ba4:	6820      	ldr	r0, [r4, #0]
 8011ba6:	1821      	adds	r1, r4, r0
 8011ba8:	428b      	cmp	r3, r1
 8011baa:	bf04      	itt	eq
 8011bac:	6819      	ldreq	r1, [r3, #0]
 8011bae:	685b      	ldreq	r3, [r3, #4]
 8011bb0:	6063      	str	r3, [r4, #4]
 8011bb2:	bf04      	itt	eq
 8011bb4:	1809      	addeq	r1, r1, r0
 8011bb6:	6021      	streq	r1, [r4, #0]
 8011bb8:	6054      	str	r4, [r2, #4]
 8011bba:	e7ca      	b.n	8011b52 <_free_r+0x22>
 8011bbc:	bd38      	pop	{r3, r4, r5, pc}
 8011bbe:	bf00      	nop
 8011bc0:	20003a00 	.word	0x20003a00

08011bc4 <malloc>:
 8011bc4:	4b02      	ldr	r3, [pc, #8]	@ (8011bd0 <malloc+0xc>)
 8011bc6:	4601      	mov	r1, r0
 8011bc8:	6818      	ldr	r0, [r3, #0]
 8011bca:	f000 b825 	b.w	8011c18 <_malloc_r>
 8011bce:	bf00      	nop
 8011bd0:	200001ac 	.word	0x200001ac

08011bd4 <sbrk_aligned>:
 8011bd4:	b570      	push	{r4, r5, r6, lr}
 8011bd6:	4e0f      	ldr	r6, [pc, #60]	@ (8011c14 <sbrk_aligned+0x40>)
 8011bd8:	460c      	mov	r4, r1
 8011bda:	6831      	ldr	r1, [r6, #0]
 8011bdc:	4605      	mov	r5, r0
 8011bde:	b911      	cbnz	r1, 8011be6 <sbrk_aligned+0x12>
 8011be0:	f000 fe24 	bl	801282c <_sbrk_r>
 8011be4:	6030      	str	r0, [r6, #0]
 8011be6:	4621      	mov	r1, r4
 8011be8:	4628      	mov	r0, r5
 8011bea:	f000 fe1f 	bl	801282c <_sbrk_r>
 8011bee:	1c43      	adds	r3, r0, #1
 8011bf0:	d103      	bne.n	8011bfa <sbrk_aligned+0x26>
 8011bf2:	f04f 34ff 	mov.w	r4, #4294967295
 8011bf6:	4620      	mov	r0, r4
 8011bf8:	bd70      	pop	{r4, r5, r6, pc}
 8011bfa:	1cc4      	adds	r4, r0, #3
 8011bfc:	f024 0403 	bic.w	r4, r4, #3
 8011c00:	42a0      	cmp	r0, r4
 8011c02:	d0f8      	beq.n	8011bf6 <sbrk_aligned+0x22>
 8011c04:	1a21      	subs	r1, r4, r0
 8011c06:	4628      	mov	r0, r5
 8011c08:	f000 fe10 	bl	801282c <_sbrk_r>
 8011c0c:	3001      	adds	r0, #1
 8011c0e:	d1f2      	bne.n	8011bf6 <sbrk_aligned+0x22>
 8011c10:	e7ef      	b.n	8011bf2 <sbrk_aligned+0x1e>
 8011c12:	bf00      	nop
 8011c14:	200039fc 	.word	0x200039fc

08011c18 <_malloc_r>:
 8011c18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011c1c:	1ccd      	adds	r5, r1, #3
 8011c1e:	f025 0503 	bic.w	r5, r5, #3
 8011c22:	3508      	adds	r5, #8
 8011c24:	2d0c      	cmp	r5, #12
 8011c26:	bf38      	it	cc
 8011c28:	250c      	movcc	r5, #12
 8011c2a:	2d00      	cmp	r5, #0
 8011c2c:	4606      	mov	r6, r0
 8011c2e:	db01      	blt.n	8011c34 <_malloc_r+0x1c>
 8011c30:	42a9      	cmp	r1, r5
 8011c32:	d904      	bls.n	8011c3e <_malloc_r+0x26>
 8011c34:	230c      	movs	r3, #12
 8011c36:	6033      	str	r3, [r6, #0]
 8011c38:	2000      	movs	r0, #0
 8011c3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011c3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011d14 <_malloc_r+0xfc>
 8011c42:	f000 f869 	bl	8011d18 <__malloc_lock>
 8011c46:	f8d8 3000 	ldr.w	r3, [r8]
 8011c4a:	461c      	mov	r4, r3
 8011c4c:	bb44      	cbnz	r4, 8011ca0 <_malloc_r+0x88>
 8011c4e:	4629      	mov	r1, r5
 8011c50:	4630      	mov	r0, r6
 8011c52:	f7ff ffbf 	bl	8011bd4 <sbrk_aligned>
 8011c56:	1c43      	adds	r3, r0, #1
 8011c58:	4604      	mov	r4, r0
 8011c5a:	d158      	bne.n	8011d0e <_malloc_r+0xf6>
 8011c5c:	f8d8 4000 	ldr.w	r4, [r8]
 8011c60:	4627      	mov	r7, r4
 8011c62:	2f00      	cmp	r7, #0
 8011c64:	d143      	bne.n	8011cee <_malloc_r+0xd6>
 8011c66:	2c00      	cmp	r4, #0
 8011c68:	d04b      	beq.n	8011d02 <_malloc_r+0xea>
 8011c6a:	6823      	ldr	r3, [r4, #0]
 8011c6c:	4639      	mov	r1, r7
 8011c6e:	4630      	mov	r0, r6
 8011c70:	eb04 0903 	add.w	r9, r4, r3
 8011c74:	f000 fdda 	bl	801282c <_sbrk_r>
 8011c78:	4581      	cmp	r9, r0
 8011c7a:	d142      	bne.n	8011d02 <_malloc_r+0xea>
 8011c7c:	6821      	ldr	r1, [r4, #0]
 8011c7e:	1a6d      	subs	r5, r5, r1
 8011c80:	4629      	mov	r1, r5
 8011c82:	4630      	mov	r0, r6
 8011c84:	f7ff ffa6 	bl	8011bd4 <sbrk_aligned>
 8011c88:	3001      	adds	r0, #1
 8011c8a:	d03a      	beq.n	8011d02 <_malloc_r+0xea>
 8011c8c:	6823      	ldr	r3, [r4, #0]
 8011c8e:	442b      	add	r3, r5
 8011c90:	6023      	str	r3, [r4, #0]
 8011c92:	f8d8 3000 	ldr.w	r3, [r8]
 8011c96:	685a      	ldr	r2, [r3, #4]
 8011c98:	bb62      	cbnz	r2, 8011cf4 <_malloc_r+0xdc>
 8011c9a:	f8c8 7000 	str.w	r7, [r8]
 8011c9e:	e00f      	b.n	8011cc0 <_malloc_r+0xa8>
 8011ca0:	6822      	ldr	r2, [r4, #0]
 8011ca2:	1b52      	subs	r2, r2, r5
 8011ca4:	d420      	bmi.n	8011ce8 <_malloc_r+0xd0>
 8011ca6:	2a0b      	cmp	r2, #11
 8011ca8:	d917      	bls.n	8011cda <_malloc_r+0xc2>
 8011caa:	1961      	adds	r1, r4, r5
 8011cac:	42a3      	cmp	r3, r4
 8011cae:	6025      	str	r5, [r4, #0]
 8011cb0:	bf18      	it	ne
 8011cb2:	6059      	strne	r1, [r3, #4]
 8011cb4:	6863      	ldr	r3, [r4, #4]
 8011cb6:	bf08      	it	eq
 8011cb8:	f8c8 1000 	streq.w	r1, [r8]
 8011cbc:	5162      	str	r2, [r4, r5]
 8011cbe:	604b      	str	r3, [r1, #4]
 8011cc0:	4630      	mov	r0, r6
 8011cc2:	f000 f82f 	bl	8011d24 <__malloc_unlock>
 8011cc6:	f104 000b 	add.w	r0, r4, #11
 8011cca:	1d23      	adds	r3, r4, #4
 8011ccc:	f020 0007 	bic.w	r0, r0, #7
 8011cd0:	1ac2      	subs	r2, r0, r3
 8011cd2:	bf1c      	itt	ne
 8011cd4:	1a1b      	subne	r3, r3, r0
 8011cd6:	50a3      	strne	r3, [r4, r2]
 8011cd8:	e7af      	b.n	8011c3a <_malloc_r+0x22>
 8011cda:	6862      	ldr	r2, [r4, #4]
 8011cdc:	42a3      	cmp	r3, r4
 8011cde:	bf0c      	ite	eq
 8011ce0:	f8c8 2000 	streq.w	r2, [r8]
 8011ce4:	605a      	strne	r2, [r3, #4]
 8011ce6:	e7eb      	b.n	8011cc0 <_malloc_r+0xa8>
 8011ce8:	4623      	mov	r3, r4
 8011cea:	6864      	ldr	r4, [r4, #4]
 8011cec:	e7ae      	b.n	8011c4c <_malloc_r+0x34>
 8011cee:	463c      	mov	r4, r7
 8011cf0:	687f      	ldr	r7, [r7, #4]
 8011cf2:	e7b6      	b.n	8011c62 <_malloc_r+0x4a>
 8011cf4:	461a      	mov	r2, r3
 8011cf6:	685b      	ldr	r3, [r3, #4]
 8011cf8:	42a3      	cmp	r3, r4
 8011cfa:	d1fb      	bne.n	8011cf4 <_malloc_r+0xdc>
 8011cfc:	2300      	movs	r3, #0
 8011cfe:	6053      	str	r3, [r2, #4]
 8011d00:	e7de      	b.n	8011cc0 <_malloc_r+0xa8>
 8011d02:	230c      	movs	r3, #12
 8011d04:	6033      	str	r3, [r6, #0]
 8011d06:	4630      	mov	r0, r6
 8011d08:	f000 f80c 	bl	8011d24 <__malloc_unlock>
 8011d0c:	e794      	b.n	8011c38 <_malloc_r+0x20>
 8011d0e:	6005      	str	r5, [r0, #0]
 8011d10:	e7d6      	b.n	8011cc0 <_malloc_r+0xa8>
 8011d12:	bf00      	nop
 8011d14:	20003a00 	.word	0x20003a00

08011d18 <__malloc_lock>:
 8011d18:	4801      	ldr	r0, [pc, #4]	@ (8011d20 <__malloc_lock+0x8>)
 8011d1a:	f7ff b89e 	b.w	8010e5a <__retarget_lock_acquire_recursive>
 8011d1e:	bf00      	nop
 8011d20:	200039f8 	.word	0x200039f8

08011d24 <__malloc_unlock>:
 8011d24:	4801      	ldr	r0, [pc, #4]	@ (8011d2c <__malloc_unlock+0x8>)
 8011d26:	f7ff b899 	b.w	8010e5c <__retarget_lock_release_recursive>
 8011d2a:	bf00      	nop
 8011d2c:	200039f8 	.word	0x200039f8

08011d30 <_Balloc>:
 8011d30:	b570      	push	{r4, r5, r6, lr}
 8011d32:	69c6      	ldr	r6, [r0, #28]
 8011d34:	4604      	mov	r4, r0
 8011d36:	460d      	mov	r5, r1
 8011d38:	b976      	cbnz	r6, 8011d58 <_Balloc+0x28>
 8011d3a:	2010      	movs	r0, #16
 8011d3c:	f7ff ff42 	bl	8011bc4 <malloc>
 8011d40:	4602      	mov	r2, r0
 8011d42:	61e0      	str	r0, [r4, #28]
 8011d44:	b920      	cbnz	r0, 8011d50 <_Balloc+0x20>
 8011d46:	4b18      	ldr	r3, [pc, #96]	@ (8011da8 <_Balloc+0x78>)
 8011d48:	4818      	ldr	r0, [pc, #96]	@ (8011dac <_Balloc+0x7c>)
 8011d4a:	216b      	movs	r1, #107	@ 0x6b
 8011d4c:	f000 fd7e 	bl	801284c <__assert_func>
 8011d50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011d54:	6006      	str	r6, [r0, #0]
 8011d56:	60c6      	str	r6, [r0, #12]
 8011d58:	69e6      	ldr	r6, [r4, #28]
 8011d5a:	68f3      	ldr	r3, [r6, #12]
 8011d5c:	b183      	cbz	r3, 8011d80 <_Balloc+0x50>
 8011d5e:	69e3      	ldr	r3, [r4, #28]
 8011d60:	68db      	ldr	r3, [r3, #12]
 8011d62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011d66:	b9b8      	cbnz	r0, 8011d98 <_Balloc+0x68>
 8011d68:	2101      	movs	r1, #1
 8011d6a:	fa01 f605 	lsl.w	r6, r1, r5
 8011d6e:	1d72      	adds	r2, r6, #5
 8011d70:	0092      	lsls	r2, r2, #2
 8011d72:	4620      	mov	r0, r4
 8011d74:	f000 fd88 	bl	8012888 <_calloc_r>
 8011d78:	b160      	cbz	r0, 8011d94 <_Balloc+0x64>
 8011d7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011d7e:	e00e      	b.n	8011d9e <_Balloc+0x6e>
 8011d80:	2221      	movs	r2, #33	@ 0x21
 8011d82:	2104      	movs	r1, #4
 8011d84:	4620      	mov	r0, r4
 8011d86:	f000 fd7f 	bl	8012888 <_calloc_r>
 8011d8a:	69e3      	ldr	r3, [r4, #28]
 8011d8c:	60f0      	str	r0, [r6, #12]
 8011d8e:	68db      	ldr	r3, [r3, #12]
 8011d90:	2b00      	cmp	r3, #0
 8011d92:	d1e4      	bne.n	8011d5e <_Balloc+0x2e>
 8011d94:	2000      	movs	r0, #0
 8011d96:	bd70      	pop	{r4, r5, r6, pc}
 8011d98:	6802      	ldr	r2, [r0, #0]
 8011d9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011d9e:	2300      	movs	r3, #0
 8011da0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011da4:	e7f7      	b.n	8011d96 <_Balloc+0x66>
 8011da6:	bf00      	nop
 8011da8:	08014be9 	.word	0x08014be9
 8011dac:	08014c69 	.word	0x08014c69

08011db0 <_Bfree>:
 8011db0:	b570      	push	{r4, r5, r6, lr}
 8011db2:	69c6      	ldr	r6, [r0, #28]
 8011db4:	4605      	mov	r5, r0
 8011db6:	460c      	mov	r4, r1
 8011db8:	b976      	cbnz	r6, 8011dd8 <_Bfree+0x28>
 8011dba:	2010      	movs	r0, #16
 8011dbc:	f7ff ff02 	bl	8011bc4 <malloc>
 8011dc0:	4602      	mov	r2, r0
 8011dc2:	61e8      	str	r0, [r5, #28]
 8011dc4:	b920      	cbnz	r0, 8011dd0 <_Bfree+0x20>
 8011dc6:	4b09      	ldr	r3, [pc, #36]	@ (8011dec <_Bfree+0x3c>)
 8011dc8:	4809      	ldr	r0, [pc, #36]	@ (8011df0 <_Bfree+0x40>)
 8011dca:	218f      	movs	r1, #143	@ 0x8f
 8011dcc:	f000 fd3e 	bl	801284c <__assert_func>
 8011dd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011dd4:	6006      	str	r6, [r0, #0]
 8011dd6:	60c6      	str	r6, [r0, #12]
 8011dd8:	b13c      	cbz	r4, 8011dea <_Bfree+0x3a>
 8011dda:	69eb      	ldr	r3, [r5, #28]
 8011ddc:	6862      	ldr	r2, [r4, #4]
 8011dde:	68db      	ldr	r3, [r3, #12]
 8011de0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011de4:	6021      	str	r1, [r4, #0]
 8011de6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011dea:	bd70      	pop	{r4, r5, r6, pc}
 8011dec:	08014be9 	.word	0x08014be9
 8011df0:	08014c69 	.word	0x08014c69

08011df4 <__multadd>:
 8011df4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011df8:	690d      	ldr	r5, [r1, #16]
 8011dfa:	4607      	mov	r7, r0
 8011dfc:	460c      	mov	r4, r1
 8011dfe:	461e      	mov	r6, r3
 8011e00:	f101 0c14 	add.w	ip, r1, #20
 8011e04:	2000      	movs	r0, #0
 8011e06:	f8dc 3000 	ldr.w	r3, [ip]
 8011e0a:	b299      	uxth	r1, r3
 8011e0c:	fb02 6101 	mla	r1, r2, r1, r6
 8011e10:	0c1e      	lsrs	r6, r3, #16
 8011e12:	0c0b      	lsrs	r3, r1, #16
 8011e14:	fb02 3306 	mla	r3, r2, r6, r3
 8011e18:	b289      	uxth	r1, r1
 8011e1a:	3001      	adds	r0, #1
 8011e1c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011e20:	4285      	cmp	r5, r0
 8011e22:	f84c 1b04 	str.w	r1, [ip], #4
 8011e26:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011e2a:	dcec      	bgt.n	8011e06 <__multadd+0x12>
 8011e2c:	b30e      	cbz	r6, 8011e72 <__multadd+0x7e>
 8011e2e:	68a3      	ldr	r3, [r4, #8]
 8011e30:	42ab      	cmp	r3, r5
 8011e32:	dc19      	bgt.n	8011e68 <__multadd+0x74>
 8011e34:	6861      	ldr	r1, [r4, #4]
 8011e36:	4638      	mov	r0, r7
 8011e38:	3101      	adds	r1, #1
 8011e3a:	f7ff ff79 	bl	8011d30 <_Balloc>
 8011e3e:	4680      	mov	r8, r0
 8011e40:	b928      	cbnz	r0, 8011e4e <__multadd+0x5a>
 8011e42:	4602      	mov	r2, r0
 8011e44:	4b0c      	ldr	r3, [pc, #48]	@ (8011e78 <__multadd+0x84>)
 8011e46:	480d      	ldr	r0, [pc, #52]	@ (8011e7c <__multadd+0x88>)
 8011e48:	21ba      	movs	r1, #186	@ 0xba
 8011e4a:	f000 fcff 	bl	801284c <__assert_func>
 8011e4e:	6922      	ldr	r2, [r4, #16]
 8011e50:	3202      	adds	r2, #2
 8011e52:	f104 010c 	add.w	r1, r4, #12
 8011e56:	0092      	lsls	r2, r2, #2
 8011e58:	300c      	adds	r0, #12
 8011e5a:	f7ff f800 	bl	8010e5e <memcpy>
 8011e5e:	4621      	mov	r1, r4
 8011e60:	4638      	mov	r0, r7
 8011e62:	f7ff ffa5 	bl	8011db0 <_Bfree>
 8011e66:	4644      	mov	r4, r8
 8011e68:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011e6c:	3501      	adds	r5, #1
 8011e6e:	615e      	str	r6, [r3, #20]
 8011e70:	6125      	str	r5, [r4, #16]
 8011e72:	4620      	mov	r0, r4
 8011e74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011e78:	08014c58 	.word	0x08014c58
 8011e7c:	08014c69 	.word	0x08014c69

08011e80 <__hi0bits>:
 8011e80:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8011e84:	4603      	mov	r3, r0
 8011e86:	bf36      	itet	cc
 8011e88:	0403      	lslcc	r3, r0, #16
 8011e8a:	2000      	movcs	r0, #0
 8011e8c:	2010      	movcc	r0, #16
 8011e8e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011e92:	bf3c      	itt	cc
 8011e94:	021b      	lslcc	r3, r3, #8
 8011e96:	3008      	addcc	r0, #8
 8011e98:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011e9c:	bf3c      	itt	cc
 8011e9e:	011b      	lslcc	r3, r3, #4
 8011ea0:	3004      	addcc	r0, #4
 8011ea2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011ea6:	bf3c      	itt	cc
 8011ea8:	009b      	lslcc	r3, r3, #2
 8011eaa:	3002      	addcc	r0, #2
 8011eac:	2b00      	cmp	r3, #0
 8011eae:	db05      	blt.n	8011ebc <__hi0bits+0x3c>
 8011eb0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8011eb4:	f100 0001 	add.w	r0, r0, #1
 8011eb8:	bf08      	it	eq
 8011eba:	2020      	moveq	r0, #32
 8011ebc:	4770      	bx	lr

08011ebe <__lo0bits>:
 8011ebe:	6803      	ldr	r3, [r0, #0]
 8011ec0:	4602      	mov	r2, r0
 8011ec2:	f013 0007 	ands.w	r0, r3, #7
 8011ec6:	d00b      	beq.n	8011ee0 <__lo0bits+0x22>
 8011ec8:	07d9      	lsls	r1, r3, #31
 8011eca:	d421      	bmi.n	8011f10 <__lo0bits+0x52>
 8011ecc:	0798      	lsls	r0, r3, #30
 8011ece:	bf49      	itett	mi
 8011ed0:	085b      	lsrmi	r3, r3, #1
 8011ed2:	089b      	lsrpl	r3, r3, #2
 8011ed4:	2001      	movmi	r0, #1
 8011ed6:	6013      	strmi	r3, [r2, #0]
 8011ed8:	bf5c      	itt	pl
 8011eda:	6013      	strpl	r3, [r2, #0]
 8011edc:	2002      	movpl	r0, #2
 8011ede:	4770      	bx	lr
 8011ee0:	b299      	uxth	r1, r3
 8011ee2:	b909      	cbnz	r1, 8011ee8 <__lo0bits+0x2a>
 8011ee4:	0c1b      	lsrs	r3, r3, #16
 8011ee6:	2010      	movs	r0, #16
 8011ee8:	b2d9      	uxtb	r1, r3
 8011eea:	b909      	cbnz	r1, 8011ef0 <__lo0bits+0x32>
 8011eec:	3008      	adds	r0, #8
 8011eee:	0a1b      	lsrs	r3, r3, #8
 8011ef0:	0719      	lsls	r1, r3, #28
 8011ef2:	bf04      	itt	eq
 8011ef4:	091b      	lsreq	r3, r3, #4
 8011ef6:	3004      	addeq	r0, #4
 8011ef8:	0799      	lsls	r1, r3, #30
 8011efa:	bf04      	itt	eq
 8011efc:	089b      	lsreq	r3, r3, #2
 8011efe:	3002      	addeq	r0, #2
 8011f00:	07d9      	lsls	r1, r3, #31
 8011f02:	d403      	bmi.n	8011f0c <__lo0bits+0x4e>
 8011f04:	085b      	lsrs	r3, r3, #1
 8011f06:	f100 0001 	add.w	r0, r0, #1
 8011f0a:	d003      	beq.n	8011f14 <__lo0bits+0x56>
 8011f0c:	6013      	str	r3, [r2, #0]
 8011f0e:	4770      	bx	lr
 8011f10:	2000      	movs	r0, #0
 8011f12:	4770      	bx	lr
 8011f14:	2020      	movs	r0, #32
 8011f16:	4770      	bx	lr

08011f18 <__i2b>:
 8011f18:	b510      	push	{r4, lr}
 8011f1a:	460c      	mov	r4, r1
 8011f1c:	2101      	movs	r1, #1
 8011f1e:	f7ff ff07 	bl	8011d30 <_Balloc>
 8011f22:	4602      	mov	r2, r0
 8011f24:	b928      	cbnz	r0, 8011f32 <__i2b+0x1a>
 8011f26:	4b05      	ldr	r3, [pc, #20]	@ (8011f3c <__i2b+0x24>)
 8011f28:	4805      	ldr	r0, [pc, #20]	@ (8011f40 <__i2b+0x28>)
 8011f2a:	f240 1145 	movw	r1, #325	@ 0x145
 8011f2e:	f000 fc8d 	bl	801284c <__assert_func>
 8011f32:	2301      	movs	r3, #1
 8011f34:	6144      	str	r4, [r0, #20]
 8011f36:	6103      	str	r3, [r0, #16]
 8011f38:	bd10      	pop	{r4, pc}
 8011f3a:	bf00      	nop
 8011f3c:	08014c58 	.word	0x08014c58
 8011f40:	08014c69 	.word	0x08014c69

08011f44 <__multiply>:
 8011f44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f48:	4617      	mov	r7, r2
 8011f4a:	690a      	ldr	r2, [r1, #16]
 8011f4c:	693b      	ldr	r3, [r7, #16]
 8011f4e:	429a      	cmp	r2, r3
 8011f50:	bfa8      	it	ge
 8011f52:	463b      	movge	r3, r7
 8011f54:	4689      	mov	r9, r1
 8011f56:	bfa4      	itt	ge
 8011f58:	460f      	movge	r7, r1
 8011f5a:	4699      	movge	r9, r3
 8011f5c:	693d      	ldr	r5, [r7, #16]
 8011f5e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8011f62:	68bb      	ldr	r3, [r7, #8]
 8011f64:	6879      	ldr	r1, [r7, #4]
 8011f66:	eb05 060a 	add.w	r6, r5, sl
 8011f6a:	42b3      	cmp	r3, r6
 8011f6c:	b085      	sub	sp, #20
 8011f6e:	bfb8      	it	lt
 8011f70:	3101      	addlt	r1, #1
 8011f72:	f7ff fedd 	bl	8011d30 <_Balloc>
 8011f76:	b930      	cbnz	r0, 8011f86 <__multiply+0x42>
 8011f78:	4602      	mov	r2, r0
 8011f7a:	4b41      	ldr	r3, [pc, #260]	@ (8012080 <__multiply+0x13c>)
 8011f7c:	4841      	ldr	r0, [pc, #260]	@ (8012084 <__multiply+0x140>)
 8011f7e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8011f82:	f000 fc63 	bl	801284c <__assert_func>
 8011f86:	f100 0414 	add.w	r4, r0, #20
 8011f8a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8011f8e:	4623      	mov	r3, r4
 8011f90:	2200      	movs	r2, #0
 8011f92:	4573      	cmp	r3, lr
 8011f94:	d320      	bcc.n	8011fd8 <__multiply+0x94>
 8011f96:	f107 0814 	add.w	r8, r7, #20
 8011f9a:	f109 0114 	add.w	r1, r9, #20
 8011f9e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8011fa2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8011fa6:	9302      	str	r3, [sp, #8]
 8011fa8:	1beb      	subs	r3, r5, r7
 8011faa:	3b15      	subs	r3, #21
 8011fac:	f023 0303 	bic.w	r3, r3, #3
 8011fb0:	3304      	adds	r3, #4
 8011fb2:	3715      	adds	r7, #21
 8011fb4:	42bd      	cmp	r5, r7
 8011fb6:	bf38      	it	cc
 8011fb8:	2304      	movcc	r3, #4
 8011fba:	9301      	str	r3, [sp, #4]
 8011fbc:	9b02      	ldr	r3, [sp, #8]
 8011fbe:	9103      	str	r1, [sp, #12]
 8011fc0:	428b      	cmp	r3, r1
 8011fc2:	d80c      	bhi.n	8011fde <__multiply+0x9a>
 8011fc4:	2e00      	cmp	r6, #0
 8011fc6:	dd03      	ble.n	8011fd0 <__multiply+0x8c>
 8011fc8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8011fcc:	2b00      	cmp	r3, #0
 8011fce:	d055      	beq.n	801207c <__multiply+0x138>
 8011fd0:	6106      	str	r6, [r0, #16]
 8011fd2:	b005      	add	sp, #20
 8011fd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011fd8:	f843 2b04 	str.w	r2, [r3], #4
 8011fdc:	e7d9      	b.n	8011f92 <__multiply+0x4e>
 8011fde:	f8b1 a000 	ldrh.w	sl, [r1]
 8011fe2:	f1ba 0f00 	cmp.w	sl, #0
 8011fe6:	d01f      	beq.n	8012028 <__multiply+0xe4>
 8011fe8:	46c4      	mov	ip, r8
 8011fea:	46a1      	mov	r9, r4
 8011fec:	2700      	movs	r7, #0
 8011fee:	f85c 2b04 	ldr.w	r2, [ip], #4
 8011ff2:	f8d9 3000 	ldr.w	r3, [r9]
 8011ff6:	fa1f fb82 	uxth.w	fp, r2
 8011ffa:	b29b      	uxth	r3, r3
 8011ffc:	fb0a 330b 	mla	r3, sl, fp, r3
 8012000:	443b      	add	r3, r7
 8012002:	f8d9 7000 	ldr.w	r7, [r9]
 8012006:	0c12      	lsrs	r2, r2, #16
 8012008:	0c3f      	lsrs	r7, r7, #16
 801200a:	fb0a 7202 	mla	r2, sl, r2, r7
 801200e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8012012:	b29b      	uxth	r3, r3
 8012014:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012018:	4565      	cmp	r5, ip
 801201a:	f849 3b04 	str.w	r3, [r9], #4
 801201e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8012022:	d8e4      	bhi.n	8011fee <__multiply+0xaa>
 8012024:	9b01      	ldr	r3, [sp, #4]
 8012026:	50e7      	str	r7, [r4, r3]
 8012028:	9b03      	ldr	r3, [sp, #12]
 801202a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801202e:	3104      	adds	r1, #4
 8012030:	f1b9 0f00 	cmp.w	r9, #0
 8012034:	d020      	beq.n	8012078 <__multiply+0x134>
 8012036:	6823      	ldr	r3, [r4, #0]
 8012038:	4647      	mov	r7, r8
 801203a:	46a4      	mov	ip, r4
 801203c:	f04f 0a00 	mov.w	sl, #0
 8012040:	f8b7 b000 	ldrh.w	fp, [r7]
 8012044:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8012048:	fb09 220b 	mla	r2, r9, fp, r2
 801204c:	4452      	add	r2, sl
 801204e:	b29b      	uxth	r3, r3
 8012050:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012054:	f84c 3b04 	str.w	r3, [ip], #4
 8012058:	f857 3b04 	ldr.w	r3, [r7], #4
 801205c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012060:	f8bc 3000 	ldrh.w	r3, [ip]
 8012064:	fb09 330a 	mla	r3, r9, sl, r3
 8012068:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801206c:	42bd      	cmp	r5, r7
 801206e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012072:	d8e5      	bhi.n	8012040 <__multiply+0xfc>
 8012074:	9a01      	ldr	r2, [sp, #4]
 8012076:	50a3      	str	r3, [r4, r2]
 8012078:	3404      	adds	r4, #4
 801207a:	e79f      	b.n	8011fbc <__multiply+0x78>
 801207c:	3e01      	subs	r6, #1
 801207e:	e7a1      	b.n	8011fc4 <__multiply+0x80>
 8012080:	08014c58 	.word	0x08014c58
 8012084:	08014c69 	.word	0x08014c69

08012088 <__pow5mult>:
 8012088:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801208c:	4615      	mov	r5, r2
 801208e:	f012 0203 	ands.w	r2, r2, #3
 8012092:	4607      	mov	r7, r0
 8012094:	460e      	mov	r6, r1
 8012096:	d007      	beq.n	80120a8 <__pow5mult+0x20>
 8012098:	4c25      	ldr	r4, [pc, #148]	@ (8012130 <__pow5mult+0xa8>)
 801209a:	3a01      	subs	r2, #1
 801209c:	2300      	movs	r3, #0
 801209e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80120a2:	f7ff fea7 	bl	8011df4 <__multadd>
 80120a6:	4606      	mov	r6, r0
 80120a8:	10ad      	asrs	r5, r5, #2
 80120aa:	d03d      	beq.n	8012128 <__pow5mult+0xa0>
 80120ac:	69fc      	ldr	r4, [r7, #28]
 80120ae:	b97c      	cbnz	r4, 80120d0 <__pow5mult+0x48>
 80120b0:	2010      	movs	r0, #16
 80120b2:	f7ff fd87 	bl	8011bc4 <malloc>
 80120b6:	4602      	mov	r2, r0
 80120b8:	61f8      	str	r0, [r7, #28]
 80120ba:	b928      	cbnz	r0, 80120c8 <__pow5mult+0x40>
 80120bc:	4b1d      	ldr	r3, [pc, #116]	@ (8012134 <__pow5mult+0xac>)
 80120be:	481e      	ldr	r0, [pc, #120]	@ (8012138 <__pow5mult+0xb0>)
 80120c0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80120c4:	f000 fbc2 	bl	801284c <__assert_func>
 80120c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80120cc:	6004      	str	r4, [r0, #0]
 80120ce:	60c4      	str	r4, [r0, #12]
 80120d0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80120d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80120d8:	b94c      	cbnz	r4, 80120ee <__pow5mult+0x66>
 80120da:	f240 2171 	movw	r1, #625	@ 0x271
 80120de:	4638      	mov	r0, r7
 80120e0:	f7ff ff1a 	bl	8011f18 <__i2b>
 80120e4:	2300      	movs	r3, #0
 80120e6:	f8c8 0008 	str.w	r0, [r8, #8]
 80120ea:	4604      	mov	r4, r0
 80120ec:	6003      	str	r3, [r0, #0]
 80120ee:	f04f 0900 	mov.w	r9, #0
 80120f2:	07eb      	lsls	r3, r5, #31
 80120f4:	d50a      	bpl.n	801210c <__pow5mult+0x84>
 80120f6:	4631      	mov	r1, r6
 80120f8:	4622      	mov	r2, r4
 80120fa:	4638      	mov	r0, r7
 80120fc:	f7ff ff22 	bl	8011f44 <__multiply>
 8012100:	4631      	mov	r1, r6
 8012102:	4680      	mov	r8, r0
 8012104:	4638      	mov	r0, r7
 8012106:	f7ff fe53 	bl	8011db0 <_Bfree>
 801210a:	4646      	mov	r6, r8
 801210c:	106d      	asrs	r5, r5, #1
 801210e:	d00b      	beq.n	8012128 <__pow5mult+0xa0>
 8012110:	6820      	ldr	r0, [r4, #0]
 8012112:	b938      	cbnz	r0, 8012124 <__pow5mult+0x9c>
 8012114:	4622      	mov	r2, r4
 8012116:	4621      	mov	r1, r4
 8012118:	4638      	mov	r0, r7
 801211a:	f7ff ff13 	bl	8011f44 <__multiply>
 801211e:	6020      	str	r0, [r4, #0]
 8012120:	f8c0 9000 	str.w	r9, [r0]
 8012124:	4604      	mov	r4, r0
 8012126:	e7e4      	b.n	80120f2 <__pow5mult+0x6a>
 8012128:	4630      	mov	r0, r6
 801212a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801212e:	bf00      	nop
 8012130:	08014d1c 	.word	0x08014d1c
 8012134:	08014be9 	.word	0x08014be9
 8012138:	08014c69 	.word	0x08014c69

0801213c <__lshift>:
 801213c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012140:	460c      	mov	r4, r1
 8012142:	6849      	ldr	r1, [r1, #4]
 8012144:	6923      	ldr	r3, [r4, #16]
 8012146:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801214a:	68a3      	ldr	r3, [r4, #8]
 801214c:	4607      	mov	r7, r0
 801214e:	4691      	mov	r9, r2
 8012150:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012154:	f108 0601 	add.w	r6, r8, #1
 8012158:	42b3      	cmp	r3, r6
 801215a:	db0b      	blt.n	8012174 <__lshift+0x38>
 801215c:	4638      	mov	r0, r7
 801215e:	f7ff fde7 	bl	8011d30 <_Balloc>
 8012162:	4605      	mov	r5, r0
 8012164:	b948      	cbnz	r0, 801217a <__lshift+0x3e>
 8012166:	4602      	mov	r2, r0
 8012168:	4b28      	ldr	r3, [pc, #160]	@ (801220c <__lshift+0xd0>)
 801216a:	4829      	ldr	r0, [pc, #164]	@ (8012210 <__lshift+0xd4>)
 801216c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8012170:	f000 fb6c 	bl	801284c <__assert_func>
 8012174:	3101      	adds	r1, #1
 8012176:	005b      	lsls	r3, r3, #1
 8012178:	e7ee      	b.n	8012158 <__lshift+0x1c>
 801217a:	2300      	movs	r3, #0
 801217c:	f100 0114 	add.w	r1, r0, #20
 8012180:	f100 0210 	add.w	r2, r0, #16
 8012184:	4618      	mov	r0, r3
 8012186:	4553      	cmp	r3, sl
 8012188:	db33      	blt.n	80121f2 <__lshift+0xb6>
 801218a:	6920      	ldr	r0, [r4, #16]
 801218c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012190:	f104 0314 	add.w	r3, r4, #20
 8012194:	f019 091f 	ands.w	r9, r9, #31
 8012198:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801219c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80121a0:	d02b      	beq.n	80121fa <__lshift+0xbe>
 80121a2:	f1c9 0e20 	rsb	lr, r9, #32
 80121a6:	468a      	mov	sl, r1
 80121a8:	2200      	movs	r2, #0
 80121aa:	6818      	ldr	r0, [r3, #0]
 80121ac:	fa00 f009 	lsl.w	r0, r0, r9
 80121b0:	4310      	orrs	r0, r2
 80121b2:	f84a 0b04 	str.w	r0, [sl], #4
 80121b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80121ba:	459c      	cmp	ip, r3
 80121bc:	fa22 f20e 	lsr.w	r2, r2, lr
 80121c0:	d8f3      	bhi.n	80121aa <__lshift+0x6e>
 80121c2:	ebac 0304 	sub.w	r3, ip, r4
 80121c6:	3b15      	subs	r3, #21
 80121c8:	f023 0303 	bic.w	r3, r3, #3
 80121cc:	3304      	adds	r3, #4
 80121ce:	f104 0015 	add.w	r0, r4, #21
 80121d2:	4560      	cmp	r0, ip
 80121d4:	bf88      	it	hi
 80121d6:	2304      	movhi	r3, #4
 80121d8:	50ca      	str	r2, [r1, r3]
 80121da:	b10a      	cbz	r2, 80121e0 <__lshift+0xa4>
 80121dc:	f108 0602 	add.w	r6, r8, #2
 80121e0:	3e01      	subs	r6, #1
 80121e2:	4638      	mov	r0, r7
 80121e4:	612e      	str	r6, [r5, #16]
 80121e6:	4621      	mov	r1, r4
 80121e8:	f7ff fde2 	bl	8011db0 <_Bfree>
 80121ec:	4628      	mov	r0, r5
 80121ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80121f2:	f842 0f04 	str.w	r0, [r2, #4]!
 80121f6:	3301      	adds	r3, #1
 80121f8:	e7c5      	b.n	8012186 <__lshift+0x4a>
 80121fa:	3904      	subs	r1, #4
 80121fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8012200:	f841 2f04 	str.w	r2, [r1, #4]!
 8012204:	459c      	cmp	ip, r3
 8012206:	d8f9      	bhi.n	80121fc <__lshift+0xc0>
 8012208:	e7ea      	b.n	80121e0 <__lshift+0xa4>
 801220a:	bf00      	nop
 801220c:	08014c58 	.word	0x08014c58
 8012210:	08014c69 	.word	0x08014c69

08012214 <__mcmp>:
 8012214:	690a      	ldr	r2, [r1, #16]
 8012216:	4603      	mov	r3, r0
 8012218:	6900      	ldr	r0, [r0, #16]
 801221a:	1a80      	subs	r0, r0, r2
 801221c:	b530      	push	{r4, r5, lr}
 801221e:	d10e      	bne.n	801223e <__mcmp+0x2a>
 8012220:	3314      	adds	r3, #20
 8012222:	3114      	adds	r1, #20
 8012224:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8012228:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801222c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8012230:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8012234:	4295      	cmp	r5, r2
 8012236:	d003      	beq.n	8012240 <__mcmp+0x2c>
 8012238:	d205      	bcs.n	8012246 <__mcmp+0x32>
 801223a:	f04f 30ff 	mov.w	r0, #4294967295
 801223e:	bd30      	pop	{r4, r5, pc}
 8012240:	42a3      	cmp	r3, r4
 8012242:	d3f3      	bcc.n	801222c <__mcmp+0x18>
 8012244:	e7fb      	b.n	801223e <__mcmp+0x2a>
 8012246:	2001      	movs	r0, #1
 8012248:	e7f9      	b.n	801223e <__mcmp+0x2a>
	...

0801224c <__mdiff>:
 801224c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012250:	4689      	mov	r9, r1
 8012252:	4606      	mov	r6, r0
 8012254:	4611      	mov	r1, r2
 8012256:	4648      	mov	r0, r9
 8012258:	4614      	mov	r4, r2
 801225a:	f7ff ffdb 	bl	8012214 <__mcmp>
 801225e:	1e05      	subs	r5, r0, #0
 8012260:	d112      	bne.n	8012288 <__mdiff+0x3c>
 8012262:	4629      	mov	r1, r5
 8012264:	4630      	mov	r0, r6
 8012266:	f7ff fd63 	bl	8011d30 <_Balloc>
 801226a:	4602      	mov	r2, r0
 801226c:	b928      	cbnz	r0, 801227a <__mdiff+0x2e>
 801226e:	4b3f      	ldr	r3, [pc, #252]	@ (801236c <__mdiff+0x120>)
 8012270:	f240 2137 	movw	r1, #567	@ 0x237
 8012274:	483e      	ldr	r0, [pc, #248]	@ (8012370 <__mdiff+0x124>)
 8012276:	f000 fae9 	bl	801284c <__assert_func>
 801227a:	2301      	movs	r3, #1
 801227c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012280:	4610      	mov	r0, r2
 8012282:	b003      	add	sp, #12
 8012284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012288:	bfbc      	itt	lt
 801228a:	464b      	movlt	r3, r9
 801228c:	46a1      	movlt	r9, r4
 801228e:	4630      	mov	r0, r6
 8012290:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8012294:	bfba      	itte	lt
 8012296:	461c      	movlt	r4, r3
 8012298:	2501      	movlt	r5, #1
 801229a:	2500      	movge	r5, #0
 801229c:	f7ff fd48 	bl	8011d30 <_Balloc>
 80122a0:	4602      	mov	r2, r0
 80122a2:	b918      	cbnz	r0, 80122ac <__mdiff+0x60>
 80122a4:	4b31      	ldr	r3, [pc, #196]	@ (801236c <__mdiff+0x120>)
 80122a6:	f240 2145 	movw	r1, #581	@ 0x245
 80122aa:	e7e3      	b.n	8012274 <__mdiff+0x28>
 80122ac:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80122b0:	6926      	ldr	r6, [r4, #16]
 80122b2:	60c5      	str	r5, [r0, #12]
 80122b4:	f109 0310 	add.w	r3, r9, #16
 80122b8:	f109 0514 	add.w	r5, r9, #20
 80122bc:	f104 0e14 	add.w	lr, r4, #20
 80122c0:	f100 0b14 	add.w	fp, r0, #20
 80122c4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80122c8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80122cc:	9301      	str	r3, [sp, #4]
 80122ce:	46d9      	mov	r9, fp
 80122d0:	f04f 0c00 	mov.w	ip, #0
 80122d4:	9b01      	ldr	r3, [sp, #4]
 80122d6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80122da:	f853 af04 	ldr.w	sl, [r3, #4]!
 80122de:	9301      	str	r3, [sp, #4]
 80122e0:	fa1f f38a 	uxth.w	r3, sl
 80122e4:	4619      	mov	r1, r3
 80122e6:	b283      	uxth	r3, r0
 80122e8:	1acb      	subs	r3, r1, r3
 80122ea:	0c00      	lsrs	r0, r0, #16
 80122ec:	4463      	add	r3, ip
 80122ee:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80122f2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80122f6:	b29b      	uxth	r3, r3
 80122f8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80122fc:	4576      	cmp	r6, lr
 80122fe:	f849 3b04 	str.w	r3, [r9], #4
 8012302:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012306:	d8e5      	bhi.n	80122d4 <__mdiff+0x88>
 8012308:	1b33      	subs	r3, r6, r4
 801230a:	3b15      	subs	r3, #21
 801230c:	f023 0303 	bic.w	r3, r3, #3
 8012310:	3415      	adds	r4, #21
 8012312:	3304      	adds	r3, #4
 8012314:	42a6      	cmp	r6, r4
 8012316:	bf38      	it	cc
 8012318:	2304      	movcc	r3, #4
 801231a:	441d      	add	r5, r3
 801231c:	445b      	add	r3, fp
 801231e:	461e      	mov	r6, r3
 8012320:	462c      	mov	r4, r5
 8012322:	4544      	cmp	r4, r8
 8012324:	d30e      	bcc.n	8012344 <__mdiff+0xf8>
 8012326:	f108 0103 	add.w	r1, r8, #3
 801232a:	1b49      	subs	r1, r1, r5
 801232c:	f021 0103 	bic.w	r1, r1, #3
 8012330:	3d03      	subs	r5, #3
 8012332:	45a8      	cmp	r8, r5
 8012334:	bf38      	it	cc
 8012336:	2100      	movcc	r1, #0
 8012338:	440b      	add	r3, r1
 801233a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801233e:	b191      	cbz	r1, 8012366 <__mdiff+0x11a>
 8012340:	6117      	str	r7, [r2, #16]
 8012342:	e79d      	b.n	8012280 <__mdiff+0x34>
 8012344:	f854 1b04 	ldr.w	r1, [r4], #4
 8012348:	46e6      	mov	lr, ip
 801234a:	0c08      	lsrs	r0, r1, #16
 801234c:	fa1c fc81 	uxtah	ip, ip, r1
 8012350:	4471      	add	r1, lr
 8012352:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8012356:	b289      	uxth	r1, r1
 8012358:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801235c:	f846 1b04 	str.w	r1, [r6], #4
 8012360:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012364:	e7dd      	b.n	8012322 <__mdiff+0xd6>
 8012366:	3f01      	subs	r7, #1
 8012368:	e7e7      	b.n	801233a <__mdiff+0xee>
 801236a:	bf00      	nop
 801236c:	08014c58 	.word	0x08014c58
 8012370:	08014c69 	.word	0x08014c69

08012374 <__d2b>:
 8012374:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012378:	460f      	mov	r7, r1
 801237a:	2101      	movs	r1, #1
 801237c:	ec59 8b10 	vmov	r8, r9, d0
 8012380:	4616      	mov	r6, r2
 8012382:	f7ff fcd5 	bl	8011d30 <_Balloc>
 8012386:	4604      	mov	r4, r0
 8012388:	b930      	cbnz	r0, 8012398 <__d2b+0x24>
 801238a:	4602      	mov	r2, r0
 801238c:	4b23      	ldr	r3, [pc, #140]	@ (801241c <__d2b+0xa8>)
 801238e:	4824      	ldr	r0, [pc, #144]	@ (8012420 <__d2b+0xac>)
 8012390:	f240 310f 	movw	r1, #783	@ 0x30f
 8012394:	f000 fa5a 	bl	801284c <__assert_func>
 8012398:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801239c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80123a0:	b10d      	cbz	r5, 80123a6 <__d2b+0x32>
 80123a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80123a6:	9301      	str	r3, [sp, #4]
 80123a8:	f1b8 0300 	subs.w	r3, r8, #0
 80123ac:	d023      	beq.n	80123f6 <__d2b+0x82>
 80123ae:	4668      	mov	r0, sp
 80123b0:	9300      	str	r3, [sp, #0]
 80123b2:	f7ff fd84 	bl	8011ebe <__lo0bits>
 80123b6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80123ba:	b1d0      	cbz	r0, 80123f2 <__d2b+0x7e>
 80123bc:	f1c0 0320 	rsb	r3, r0, #32
 80123c0:	fa02 f303 	lsl.w	r3, r2, r3
 80123c4:	430b      	orrs	r3, r1
 80123c6:	40c2      	lsrs	r2, r0
 80123c8:	6163      	str	r3, [r4, #20]
 80123ca:	9201      	str	r2, [sp, #4]
 80123cc:	9b01      	ldr	r3, [sp, #4]
 80123ce:	61a3      	str	r3, [r4, #24]
 80123d0:	2b00      	cmp	r3, #0
 80123d2:	bf0c      	ite	eq
 80123d4:	2201      	moveq	r2, #1
 80123d6:	2202      	movne	r2, #2
 80123d8:	6122      	str	r2, [r4, #16]
 80123da:	b1a5      	cbz	r5, 8012406 <__d2b+0x92>
 80123dc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80123e0:	4405      	add	r5, r0
 80123e2:	603d      	str	r5, [r7, #0]
 80123e4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80123e8:	6030      	str	r0, [r6, #0]
 80123ea:	4620      	mov	r0, r4
 80123ec:	b003      	add	sp, #12
 80123ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80123f2:	6161      	str	r1, [r4, #20]
 80123f4:	e7ea      	b.n	80123cc <__d2b+0x58>
 80123f6:	a801      	add	r0, sp, #4
 80123f8:	f7ff fd61 	bl	8011ebe <__lo0bits>
 80123fc:	9b01      	ldr	r3, [sp, #4]
 80123fe:	6163      	str	r3, [r4, #20]
 8012400:	3020      	adds	r0, #32
 8012402:	2201      	movs	r2, #1
 8012404:	e7e8      	b.n	80123d8 <__d2b+0x64>
 8012406:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801240a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801240e:	6038      	str	r0, [r7, #0]
 8012410:	6918      	ldr	r0, [r3, #16]
 8012412:	f7ff fd35 	bl	8011e80 <__hi0bits>
 8012416:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801241a:	e7e5      	b.n	80123e8 <__d2b+0x74>
 801241c:	08014c58 	.word	0x08014c58
 8012420:	08014c69 	.word	0x08014c69

08012424 <__ssputs_r>:
 8012424:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012428:	688e      	ldr	r6, [r1, #8]
 801242a:	461f      	mov	r7, r3
 801242c:	42be      	cmp	r6, r7
 801242e:	680b      	ldr	r3, [r1, #0]
 8012430:	4682      	mov	sl, r0
 8012432:	460c      	mov	r4, r1
 8012434:	4690      	mov	r8, r2
 8012436:	d82d      	bhi.n	8012494 <__ssputs_r+0x70>
 8012438:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801243c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012440:	d026      	beq.n	8012490 <__ssputs_r+0x6c>
 8012442:	6965      	ldr	r5, [r4, #20]
 8012444:	6909      	ldr	r1, [r1, #16]
 8012446:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801244a:	eba3 0901 	sub.w	r9, r3, r1
 801244e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012452:	1c7b      	adds	r3, r7, #1
 8012454:	444b      	add	r3, r9
 8012456:	106d      	asrs	r5, r5, #1
 8012458:	429d      	cmp	r5, r3
 801245a:	bf38      	it	cc
 801245c:	461d      	movcc	r5, r3
 801245e:	0553      	lsls	r3, r2, #21
 8012460:	d527      	bpl.n	80124b2 <__ssputs_r+0x8e>
 8012462:	4629      	mov	r1, r5
 8012464:	f7ff fbd8 	bl	8011c18 <_malloc_r>
 8012468:	4606      	mov	r6, r0
 801246a:	b360      	cbz	r0, 80124c6 <__ssputs_r+0xa2>
 801246c:	6921      	ldr	r1, [r4, #16]
 801246e:	464a      	mov	r2, r9
 8012470:	f7fe fcf5 	bl	8010e5e <memcpy>
 8012474:	89a3      	ldrh	r3, [r4, #12]
 8012476:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801247a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801247e:	81a3      	strh	r3, [r4, #12]
 8012480:	6126      	str	r6, [r4, #16]
 8012482:	6165      	str	r5, [r4, #20]
 8012484:	444e      	add	r6, r9
 8012486:	eba5 0509 	sub.w	r5, r5, r9
 801248a:	6026      	str	r6, [r4, #0]
 801248c:	60a5      	str	r5, [r4, #8]
 801248e:	463e      	mov	r6, r7
 8012490:	42be      	cmp	r6, r7
 8012492:	d900      	bls.n	8012496 <__ssputs_r+0x72>
 8012494:	463e      	mov	r6, r7
 8012496:	6820      	ldr	r0, [r4, #0]
 8012498:	4632      	mov	r2, r6
 801249a:	4641      	mov	r1, r8
 801249c:	f7fe fc45 	bl	8010d2a <memmove>
 80124a0:	68a3      	ldr	r3, [r4, #8]
 80124a2:	1b9b      	subs	r3, r3, r6
 80124a4:	60a3      	str	r3, [r4, #8]
 80124a6:	6823      	ldr	r3, [r4, #0]
 80124a8:	4433      	add	r3, r6
 80124aa:	6023      	str	r3, [r4, #0]
 80124ac:	2000      	movs	r0, #0
 80124ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80124b2:	462a      	mov	r2, r5
 80124b4:	f000 fa0e 	bl	80128d4 <_realloc_r>
 80124b8:	4606      	mov	r6, r0
 80124ba:	2800      	cmp	r0, #0
 80124bc:	d1e0      	bne.n	8012480 <__ssputs_r+0x5c>
 80124be:	6921      	ldr	r1, [r4, #16]
 80124c0:	4650      	mov	r0, sl
 80124c2:	f7ff fb35 	bl	8011b30 <_free_r>
 80124c6:	230c      	movs	r3, #12
 80124c8:	f8ca 3000 	str.w	r3, [sl]
 80124cc:	89a3      	ldrh	r3, [r4, #12]
 80124ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80124d2:	81a3      	strh	r3, [r4, #12]
 80124d4:	f04f 30ff 	mov.w	r0, #4294967295
 80124d8:	e7e9      	b.n	80124ae <__ssputs_r+0x8a>
	...

080124dc <_svfiprintf_r>:
 80124dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124e0:	4698      	mov	r8, r3
 80124e2:	898b      	ldrh	r3, [r1, #12]
 80124e4:	061b      	lsls	r3, r3, #24
 80124e6:	b09d      	sub	sp, #116	@ 0x74
 80124e8:	4607      	mov	r7, r0
 80124ea:	460d      	mov	r5, r1
 80124ec:	4614      	mov	r4, r2
 80124ee:	d510      	bpl.n	8012512 <_svfiprintf_r+0x36>
 80124f0:	690b      	ldr	r3, [r1, #16]
 80124f2:	b973      	cbnz	r3, 8012512 <_svfiprintf_r+0x36>
 80124f4:	2140      	movs	r1, #64	@ 0x40
 80124f6:	f7ff fb8f 	bl	8011c18 <_malloc_r>
 80124fa:	6028      	str	r0, [r5, #0]
 80124fc:	6128      	str	r0, [r5, #16]
 80124fe:	b930      	cbnz	r0, 801250e <_svfiprintf_r+0x32>
 8012500:	230c      	movs	r3, #12
 8012502:	603b      	str	r3, [r7, #0]
 8012504:	f04f 30ff 	mov.w	r0, #4294967295
 8012508:	b01d      	add	sp, #116	@ 0x74
 801250a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801250e:	2340      	movs	r3, #64	@ 0x40
 8012510:	616b      	str	r3, [r5, #20]
 8012512:	2300      	movs	r3, #0
 8012514:	9309      	str	r3, [sp, #36]	@ 0x24
 8012516:	2320      	movs	r3, #32
 8012518:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801251c:	f8cd 800c 	str.w	r8, [sp, #12]
 8012520:	2330      	movs	r3, #48	@ 0x30
 8012522:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80126c0 <_svfiprintf_r+0x1e4>
 8012526:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801252a:	f04f 0901 	mov.w	r9, #1
 801252e:	4623      	mov	r3, r4
 8012530:	469a      	mov	sl, r3
 8012532:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012536:	b10a      	cbz	r2, 801253c <_svfiprintf_r+0x60>
 8012538:	2a25      	cmp	r2, #37	@ 0x25
 801253a:	d1f9      	bne.n	8012530 <_svfiprintf_r+0x54>
 801253c:	ebba 0b04 	subs.w	fp, sl, r4
 8012540:	d00b      	beq.n	801255a <_svfiprintf_r+0x7e>
 8012542:	465b      	mov	r3, fp
 8012544:	4622      	mov	r2, r4
 8012546:	4629      	mov	r1, r5
 8012548:	4638      	mov	r0, r7
 801254a:	f7ff ff6b 	bl	8012424 <__ssputs_r>
 801254e:	3001      	adds	r0, #1
 8012550:	f000 80a7 	beq.w	80126a2 <_svfiprintf_r+0x1c6>
 8012554:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012556:	445a      	add	r2, fp
 8012558:	9209      	str	r2, [sp, #36]	@ 0x24
 801255a:	f89a 3000 	ldrb.w	r3, [sl]
 801255e:	2b00      	cmp	r3, #0
 8012560:	f000 809f 	beq.w	80126a2 <_svfiprintf_r+0x1c6>
 8012564:	2300      	movs	r3, #0
 8012566:	f04f 32ff 	mov.w	r2, #4294967295
 801256a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801256e:	f10a 0a01 	add.w	sl, sl, #1
 8012572:	9304      	str	r3, [sp, #16]
 8012574:	9307      	str	r3, [sp, #28]
 8012576:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801257a:	931a      	str	r3, [sp, #104]	@ 0x68
 801257c:	4654      	mov	r4, sl
 801257e:	2205      	movs	r2, #5
 8012580:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012584:	484e      	ldr	r0, [pc, #312]	@ (80126c0 <_svfiprintf_r+0x1e4>)
 8012586:	f7ed fe4b 	bl	8000220 <memchr>
 801258a:	9a04      	ldr	r2, [sp, #16]
 801258c:	b9d8      	cbnz	r0, 80125c6 <_svfiprintf_r+0xea>
 801258e:	06d0      	lsls	r0, r2, #27
 8012590:	bf44      	itt	mi
 8012592:	2320      	movmi	r3, #32
 8012594:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012598:	0711      	lsls	r1, r2, #28
 801259a:	bf44      	itt	mi
 801259c:	232b      	movmi	r3, #43	@ 0x2b
 801259e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80125a2:	f89a 3000 	ldrb.w	r3, [sl]
 80125a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80125a8:	d015      	beq.n	80125d6 <_svfiprintf_r+0xfa>
 80125aa:	9a07      	ldr	r2, [sp, #28]
 80125ac:	4654      	mov	r4, sl
 80125ae:	2000      	movs	r0, #0
 80125b0:	f04f 0c0a 	mov.w	ip, #10
 80125b4:	4621      	mov	r1, r4
 80125b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80125ba:	3b30      	subs	r3, #48	@ 0x30
 80125bc:	2b09      	cmp	r3, #9
 80125be:	d94b      	bls.n	8012658 <_svfiprintf_r+0x17c>
 80125c0:	b1b0      	cbz	r0, 80125f0 <_svfiprintf_r+0x114>
 80125c2:	9207      	str	r2, [sp, #28]
 80125c4:	e014      	b.n	80125f0 <_svfiprintf_r+0x114>
 80125c6:	eba0 0308 	sub.w	r3, r0, r8
 80125ca:	fa09 f303 	lsl.w	r3, r9, r3
 80125ce:	4313      	orrs	r3, r2
 80125d0:	9304      	str	r3, [sp, #16]
 80125d2:	46a2      	mov	sl, r4
 80125d4:	e7d2      	b.n	801257c <_svfiprintf_r+0xa0>
 80125d6:	9b03      	ldr	r3, [sp, #12]
 80125d8:	1d19      	adds	r1, r3, #4
 80125da:	681b      	ldr	r3, [r3, #0]
 80125dc:	9103      	str	r1, [sp, #12]
 80125de:	2b00      	cmp	r3, #0
 80125e0:	bfbb      	ittet	lt
 80125e2:	425b      	neglt	r3, r3
 80125e4:	f042 0202 	orrlt.w	r2, r2, #2
 80125e8:	9307      	strge	r3, [sp, #28]
 80125ea:	9307      	strlt	r3, [sp, #28]
 80125ec:	bfb8      	it	lt
 80125ee:	9204      	strlt	r2, [sp, #16]
 80125f0:	7823      	ldrb	r3, [r4, #0]
 80125f2:	2b2e      	cmp	r3, #46	@ 0x2e
 80125f4:	d10a      	bne.n	801260c <_svfiprintf_r+0x130>
 80125f6:	7863      	ldrb	r3, [r4, #1]
 80125f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80125fa:	d132      	bne.n	8012662 <_svfiprintf_r+0x186>
 80125fc:	9b03      	ldr	r3, [sp, #12]
 80125fe:	1d1a      	adds	r2, r3, #4
 8012600:	681b      	ldr	r3, [r3, #0]
 8012602:	9203      	str	r2, [sp, #12]
 8012604:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012608:	3402      	adds	r4, #2
 801260a:	9305      	str	r3, [sp, #20]
 801260c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80126d0 <_svfiprintf_r+0x1f4>
 8012610:	7821      	ldrb	r1, [r4, #0]
 8012612:	2203      	movs	r2, #3
 8012614:	4650      	mov	r0, sl
 8012616:	f7ed fe03 	bl	8000220 <memchr>
 801261a:	b138      	cbz	r0, 801262c <_svfiprintf_r+0x150>
 801261c:	9b04      	ldr	r3, [sp, #16]
 801261e:	eba0 000a 	sub.w	r0, r0, sl
 8012622:	2240      	movs	r2, #64	@ 0x40
 8012624:	4082      	lsls	r2, r0
 8012626:	4313      	orrs	r3, r2
 8012628:	3401      	adds	r4, #1
 801262a:	9304      	str	r3, [sp, #16]
 801262c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012630:	4824      	ldr	r0, [pc, #144]	@ (80126c4 <_svfiprintf_r+0x1e8>)
 8012632:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012636:	2206      	movs	r2, #6
 8012638:	f7ed fdf2 	bl	8000220 <memchr>
 801263c:	2800      	cmp	r0, #0
 801263e:	d036      	beq.n	80126ae <_svfiprintf_r+0x1d2>
 8012640:	4b21      	ldr	r3, [pc, #132]	@ (80126c8 <_svfiprintf_r+0x1ec>)
 8012642:	bb1b      	cbnz	r3, 801268c <_svfiprintf_r+0x1b0>
 8012644:	9b03      	ldr	r3, [sp, #12]
 8012646:	3307      	adds	r3, #7
 8012648:	f023 0307 	bic.w	r3, r3, #7
 801264c:	3308      	adds	r3, #8
 801264e:	9303      	str	r3, [sp, #12]
 8012650:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012652:	4433      	add	r3, r6
 8012654:	9309      	str	r3, [sp, #36]	@ 0x24
 8012656:	e76a      	b.n	801252e <_svfiprintf_r+0x52>
 8012658:	fb0c 3202 	mla	r2, ip, r2, r3
 801265c:	460c      	mov	r4, r1
 801265e:	2001      	movs	r0, #1
 8012660:	e7a8      	b.n	80125b4 <_svfiprintf_r+0xd8>
 8012662:	2300      	movs	r3, #0
 8012664:	3401      	adds	r4, #1
 8012666:	9305      	str	r3, [sp, #20]
 8012668:	4619      	mov	r1, r3
 801266a:	f04f 0c0a 	mov.w	ip, #10
 801266e:	4620      	mov	r0, r4
 8012670:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012674:	3a30      	subs	r2, #48	@ 0x30
 8012676:	2a09      	cmp	r2, #9
 8012678:	d903      	bls.n	8012682 <_svfiprintf_r+0x1a6>
 801267a:	2b00      	cmp	r3, #0
 801267c:	d0c6      	beq.n	801260c <_svfiprintf_r+0x130>
 801267e:	9105      	str	r1, [sp, #20]
 8012680:	e7c4      	b.n	801260c <_svfiprintf_r+0x130>
 8012682:	fb0c 2101 	mla	r1, ip, r1, r2
 8012686:	4604      	mov	r4, r0
 8012688:	2301      	movs	r3, #1
 801268a:	e7f0      	b.n	801266e <_svfiprintf_r+0x192>
 801268c:	ab03      	add	r3, sp, #12
 801268e:	9300      	str	r3, [sp, #0]
 8012690:	462a      	mov	r2, r5
 8012692:	4b0e      	ldr	r3, [pc, #56]	@ (80126cc <_svfiprintf_r+0x1f0>)
 8012694:	a904      	add	r1, sp, #16
 8012696:	4638      	mov	r0, r7
 8012698:	f7fd fe34 	bl	8010304 <_printf_float>
 801269c:	1c42      	adds	r2, r0, #1
 801269e:	4606      	mov	r6, r0
 80126a0:	d1d6      	bne.n	8012650 <_svfiprintf_r+0x174>
 80126a2:	89ab      	ldrh	r3, [r5, #12]
 80126a4:	065b      	lsls	r3, r3, #25
 80126a6:	f53f af2d 	bmi.w	8012504 <_svfiprintf_r+0x28>
 80126aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80126ac:	e72c      	b.n	8012508 <_svfiprintf_r+0x2c>
 80126ae:	ab03      	add	r3, sp, #12
 80126b0:	9300      	str	r3, [sp, #0]
 80126b2:	462a      	mov	r2, r5
 80126b4:	4b05      	ldr	r3, [pc, #20]	@ (80126cc <_svfiprintf_r+0x1f0>)
 80126b6:	a904      	add	r1, sp, #16
 80126b8:	4638      	mov	r0, r7
 80126ba:	f7fe f8bb 	bl	8010834 <_printf_i>
 80126be:	e7ed      	b.n	801269c <_svfiprintf_r+0x1c0>
 80126c0:	08014cc2 	.word	0x08014cc2
 80126c4:	08014ccc 	.word	0x08014ccc
 80126c8:	08010305 	.word	0x08010305
 80126cc:	08012425 	.word	0x08012425
 80126d0:	08014cc8 	.word	0x08014cc8

080126d4 <__sflush_r>:
 80126d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80126d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80126dc:	0716      	lsls	r6, r2, #28
 80126de:	4605      	mov	r5, r0
 80126e0:	460c      	mov	r4, r1
 80126e2:	d454      	bmi.n	801278e <__sflush_r+0xba>
 80126e4:	684b      	ldr	r3, [r1, #4]
 80126e6:	2b00      	cmp	r3, #0
 80126e8:	dc02      	bgt.n	80126f0 <__sflush_r+0x1c>
 80126ea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80126ec:	2b00      	cmp	r3, #0
 80126ee:	dd48      	ble.n	8012782 <__sflush_r+0xae>
 80126f0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80126f2:	2e00      	cmp	r6, #0
 80126f4:	d045      	beq.n	8012782 <__sflush_r+0xae>
 80126f6:	2300      	movs	r3, #0
 80126f8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80126fc:	682f      	ldr	r7, [r5, #0]
 80126fe:	6a21      	ldr	r1, [r4, #32]
 8012700:	602b      	str	r3, [r5, #0]
 8012702:	d030      	beq.n	8012766 <__sflush_r+0x92>
 8012704:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012706:	89a3      	ldrh	r3, [r4, #12]
 8012708:	0759      	lsls	r1, r3, #29
 801270a:	d505      	bpl.n	8012718 <__sflush_r+0x44>
 801270c:	6863      	ldr	r3, [r4, #4]
 801270e:	1ad2      	subs	r2, r2, r3
 8012710:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012712:	b10b      	cbz	r3, 8012718 <__sflush_r+0x44>
 8012714:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012716:	1ad2      	subs	r2, r2, r3
 8012718:	2300      	movs	r3, #0
 801271a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801271c:	6a21      	ldr	r1, [r4, #32]
 801271e:	4628      	mov	r0, r5
 8012720:	47b0      	blx	r6
 8012722:	1c43      	adds	r3, r0, #1
 8012724:	89a3      	ldrh	r3, [r4, #12]
 8012726:	d106      	bne.n	8012736 <__sflush_r+0x62>
 8012728:	6829      	ldr	r1, [r5, #0]
 801272a:	291d      	cmp	r1, #29
 801272c:	d82b      	bhi.n	8012786 <__sflush_r+0xb2>
 801272e:	4a2a      	ldr	r2, [pc, #168]	@ (80127d8 <__sflush_r+0x104>)
 8012730:	40ca      	lsrs	r2, r1
 8012732:	07d6      	lsls	r6, r2, #31
 8012734:	d527      	bpl.n	8012786 <__sflush_r+0xb2>
 8012736:	2200      	movs	r2, #0
 8012738:	6062      	str	r2, [r4, #4]
 801273a:	04d9      	lsls	r1, r3, #19
 801273c:	6922      	ldr	r2, [r4, #16]
 801273e:	6022      	str	r2, [r4, #0]
 8012740:	d504      	bpl.n	801274c <__sflush_r+0x78>
 8012742:	1c42      	adds	r2, r0, #1
 8012744:	d101      	bne.n	801274a <__sflush_r+0x76>
 8012746:	682b      	ldr	r3, [r5, #0]
 8012748:	b903      	cbnz	r3, 801274c <__sflush_r+0x78>
 801274a:	6560      	str	r0, [r4, #84]	@ 0x54
 801274c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801274e:	602f      	str	r7, [r5, #0]
 8012750:	b1b9      	cbz	r1, 8012782 <__sflush_r+0xae>
 8012752:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012756:	4299      	cmp	r1, r3
 8012758:	d002      	beq.n	8012760 <__sflush_r+0x8c>
 801275a:	4628      	mov	r0, r5
 801275c:	f7ff f9e8 	bl	8011b30 <_free_r>
 8012760:	2300      	movs	r3, #0
 8012762:	6363      	str	r3, [r4, #52]	@ 0x34
 8012764:	e00d      	b.n	8012782 <__sflush_r+0xae>
 8012766:	2301      	movs	r3, #1
 8012768:	4628      	mov	r0, r5
 801276a:	47b0      	blx	r6
 801276c:	4602      	mov	r2, r0
 801276e:	1c50      	adds	r0, r2, #1
 8012770:	d1c9      	bne.n	8012706 <__sflush_r+0x32>
 8012772:	682b      	ldr	r3, [r5, #0]
 8012774:	2b00      	cmp	r3, #0
 8012776:	d0c6      	beq.n	8012706 <__sflush_r+0x32>
 8012778:	2b1d      	cmp	r3, #29
 801277a:	d001      	beq.n	8012780 <__sflush_r+0xac>
 801277c:	2b16      	cmp	r3, #22
 801277e:	d11e      	bne.n	80127be <__sflush_r+0xea>
 8012780:	602f      	str	r7, [r5, #0]
 8012782:	2000      	movs	r0, #0
 8012784:	e022      	b.n	80127cc <__sflush_r+0xf8>
 8012786:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801278a:	b21b      	sxth	r3, r3
 801278c:	e01b      	b.n	80127c6 <__sflush_r+0xf2>
 801278e:	690f      	ldr	r7, [r1, #16]
 8012790:	2f00      	cmp	r7, #0
 8012792:	d0f6      	beq.n	8012782 <__sflush_r+0xae>
 8012794:	0793      	lsls	r3, r2, #30
 8012796:	680e      	ldr	r6, [r1, #0]
 8012798:	bf08      	it	eq
 801279a:	694b      	ldreq	r3, [r1, #20]
 801279c:	600f      	str	r7, [r1, #0]
 801279e:	bf18      	it	ne
 80127a0:	2300      	movne	r3, #0
 80127a2:	eba6 0807 	sub.w	r8, r6, r7
 80127a6:	608b      	str	r3, [r1, #8]
 80127a8:	f1b8 0f00 	cmp.w	r8, #0
 80127ac:	dde9      	ble.n	8012782 <__sflush_r+0xae>
 80127ae:	6a21      	ldr	r1, [r4, #32]
 80127b0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80127b2:	4643      	mov	r3, r8
 80127b4:	463a      	mov	r2, r7
 80127b6:	4628      	mov	r0, r5
 80127b8:	47b0      	blx	r6
 80127ba:	2800      	cmp	r0, #0
 80127bc:	dc08      	bgt.n	80127d0 <__sflush_r+0xfc>
 80127be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80127c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80127c6:	81a3      	strh	r3, [r4, #12]
 80127c8:	f04f 30ff 	mov.w	r0, #4294967295
 80127cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80127d0:	4407      	add	r7, r0
 80127d2:	eba8 0800 	sub.w	r8, r8, r0
 80127d6:	e7e7      	b.n	80127a8 <__sflush_r+0xd4>
 80127d8:	20400001 	.word	0x20400001

080127dc <_fflush_r>:
 80127dc:	b538      	push	{r3, r4, r5, lr}
 80127de:	690b      	ldr	r3, [r1, #16]
 80127e0:	4605      	mov	r5, r0
 80127e2:	460c      	mov	r4, r1
 80127e4:	b913      	cbnz	r3, 80127ec <_fflush_r+0x10>
 80127e6:	2500      	movs	r5, #0
 80127e8:	4628      	mov	r0, r5
 80127ea:	bd38      	pop	{r3, r4, r5, pc}
 80127ec:	b118      	cbz	r0, 80127f6 <_fflush_r+0x1a>
 80127ee:	6a03      	ldr	r3, [r0, #32]
 80127f0:	b90b      	cbnz	r3, 80127f6 <_fflush_r+0x1a>
 80127f2:	f7fe f9c9 	bl	8010b88 <__sinit>
 80127f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80127fa:	2b00      	cmp	r3, #0
 80127fc:	d0f3      	beq.n	80127e6 <_fflush_r+0xa>
 80127fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012800:	07d0      	lsls	r0, r2, #31
 8012802:	d404      	bmi.n	801280e <_fflush_r+0x32>
 8012804:	0599      	lsls	r1, r3, #22
 8012806:	d402      	bmi.n	801280e <_fflush_r+0x32>
 8012808:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801280a:	f7fe fb26 	bl	8010e5a <__retarget_lock_acquire_recursive>
 801280e:	4628      	mov	r0, r5
 8012810:	4621      	mov	r1, r4
 8012812:	f7ff ff5f 	bl	80126d4 <__sflush_r>
 8012816:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012818:	07da      	lsls	r2, r3, #31
 801281a:	4605      	mov	r5, r0
 801281c:	d4e4      	bmi.n	80127e8 <_fflush_r+0xc>
 801281e:	89a3      	ldrh	r3, [r4, #12]
 8012820:	059b      	lsls	r3, r3, #22
 8012822:	d4e1      	bmi.n	80127e8 <_fflush_r+0xc>
 8012824:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012826:	f7fe fb19 	bl	8010e5c <__retarget_lock_release_recursive>
 801282a:	e7dd      	b.n	80127e8 <_fflush_r+0xc>

0801282c <_sbrk_r>:
 801282c:	b538      	push	{r3, r4, r5, lr}
 801282e:	4d06      	ldr	r5, [pc, #24]	@ (8012848 <_sbrk_r+0x1c>)
 8012830:	2300      	movs	r3, #0
 8012832:	4604      	mov	r4, r0
 8012834:	4608      	mov	r0, r1
 8012836:	602b      	str	r3, [r5, #0]
 8012838:	f7f0 fbd0 	bl	8002fdc <_sbrk>
 801283c:	1c43      	adds	r3, r0, #1
 801283e:	d102      	bne.n	8012846 <_sbrk_r+0x1a>
 8012840:	682b      	ldr	r3, [r5, #0]
 8012842:	b103      	cbz	r3, 8012846 <_sbrk_r+0x1a>
 8012844:	6023      	str	r3, [r4, #0]
 8012846:	bd38      	pop	{r3, r4, r5, pc}
 8012848:	200039f4 	.word	0x200039f4

0801284c <__assert_func>:
 801284c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801284e:	4614      	mov	r4, r2
 8012850:	461a      	mov	r2, r3
 8012852:	4b09      	ldr	r3, [pc, #36]	@ (8012878 <__assert_func+0x2c>)
 8012854:	681b      	ldr	r3, [r3, #0]
 8012856:	4605      	mov	r5, r0
 8012858:	68d8      	ldr	r0, [r3, #12]
 801285a:	b14c      	cbz	r4, 8012870 <__assert_func+0x24>
 801285c:	4b07      	ldr	r3, [pc, #28]	@ (801287c <__assert_func+0x30>)
 801285e:	9100      	str	r1, [sp, #0]
 8012860:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012864:	4906      	ldr	r1, [pc, #24]	@ (8012880 <__assert_func+0x34>)
 8012866:	462b      	mov	r3, r5
 8012868:	f000 f870 	bl	801294c <fiprintf>
 801286c:	f000 f880 	bl	8012970 <abort>
 8012870:	4b04      	ldr	r3, [pc, #16]	@ (8012884 <__assert_func+0x38>)
 8012872:	461c      	mov	r4, r3
 8012874:	e7f3      	b.n	801285e <__assert_func+0x12>
 8012876:	bf00      	nop
 8012878:	200001ac 	.word	0x200001ac
 801287c:	08014cdd 	.word	0x08014cdd
 8012880:	08014cea 	.word	0x08014cea
 8012884:	08014d18 	.word	0x08014d18

08012888 <_calloc_r>:
 8012888:	b570      	push	{r4, r5, r6, lr}
 801288a:	fba1 5402 	umull	r5, r4, r1, r2
 801288e:	b934      	cbnz	r4, 801289e <_calloc_r+0x16>
 8012890:	4629      	mov	r1, r5
 8012892:	f7ff f9c1 	bl	8011c18 <_malloc_r>
 8012896:	4606      	mov	r6, r0
 8012898:	b928      	cbnz	r0, 80128a6 <_calloc_r+0x1e>
 801289a:	4630      	mov	r0, r6
 801289c:	bd70      	pop	{r4, r5, r6, pc}
 801289e:	220c      	movs	r2, #12
 80128a0:	6002      	str	r2, [r0, #0]
 80128a2:	2600      	movs	r6, #0
 80128a4:	e7f9      	b.n	801289a <_calloc_r+0x12>
 80128a6:	462a      	mov	r2, r5
 80128a8:	4621      	mov	r1, r4
 80128aa:	f7fe fa58 	bl	8010d5e <memset>
 80128ae:	e7f4      	b.n	801289a <_calloc_r+0x12>

080128b0 <__ascii_mbtowc>:
 80128b0:	b082      	sub	sp, #8
 80128b2:	b901      	cbnz	r1, 80128b6 <__ascii_mbtowc+0x6>
 80128b4:	a901      	add	r1, sp, #4
 80128b6:	b142      	cbz	r2, 80128ca <__ascii_mbtowc+0x1a>
 80128b8:	b14b      	cbz	r3, 80128ce <__ascii_mbtowc+0x1e>
 80128ba:	7813      	ldrb	r3, [r2, #0]
 80128bc:	600b      	str	r3, [r1, #0]
 80128be:	7812      	ldrb	r2, [r2, #0]
 80128c0:	1e10      	subs	r0, r2, #0
 80128c2:	bf18      	it	ne
 80128c4:	2001      	movne	r0, #1
 80128c6:	b002      	add	sp, #8
 80128c8:	4770      	bx	lr
 80128ca:	4610      	mov	r0, r2
 80128cc:	e7fb      	b.n	80128c6 <__ascii_mbtowc+0x16>
 80128ce:	f06f 0001 	mvn.w	r0, #1
 80128d2:	e7f8      	b.n	80128c6 <__ascii_mbtowc+0x16>

080128d4 <_realloc_r>:
 80128d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80128d8:	4607      	mov	r7, r0
 80128da:	4614      	mov	r4, r2
 80128dc:	460d      	mov	r5, r1
 80128de:	b921      	cbnz	r1, 80128ea <_realloc_r+0x16>
 80128e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80128e4:	4611      	mov	r1, r2
 80128e6:	f7ff b997 	b.w	8011c18 <_malloc_r>
 80128ea:	b92a      	cbnz	r2, 80128f8 <_realloc_r+0x24>
 80128ec:	f7ff f920 	bl	8011b30 <_free_r>
 80128f0:	4625      	mov	r5, r4
 80128f2:	4628      	mov	r0, r5
 80128f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80128f8:	f000 f841 	bl	801297e <_malloc_usable_size_r>
 80128fc:	4284      	cmp	r4, r0
 80128fe:	4606      	mov	r6, r0
 8012900:	d802      	bhi.n	8012908 <_realloc_r+0x34>
 8012902:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012906:	d8f4      	bhi.n	80128f2 <_realloc_r+0x1e>
 8012908:	4621      	mov	r1, r4
 801290a:	4638      	mov	r0, r7
 801290c:	f7ff f984 	bl	8011c18 <_malloc_r>
 8012910:	4680      	mov	r8, r0
 8012912:	b908      	cbnz	r0, 8012918 <_realloc_r+0x44>
 8012914:	4645      	mov	r5, r8
 8012916:	e7ec      	b.n	80128f2 <_realloc_r+0x1e>
 8012918:	42b4      	cmp	r4, r6
 801291a:	4622      	mov	r2, r4
 801291c:	4629      	mov	r1, r5
 801291e:	bf28      	it	cs
 8012920:	4632      	movcs	r2, r6
 8012922:	f7fe fa9c 	bl	8010e5e <memcpy>
 8012926:	4629      	mov	r1, r5
 8012928:	4638      	mov	r0, r7
 801292a:	f7ff f901 	bl	8011b30 <_free_r>
 801292e:	e7f1      	b.n	8012914 <_realloc_r+0x40>

08012930 <__ascii_wctomb>:
 8012930:	4603      	mov	r3, r0
 8012932:	4608      	mov	r0, r1
 8012934:	b141      	cbz	r1, 8012948 <__ascii_wctomb+0x18>
 8012936:	2aff      	cmp	r2, #255	@ 0xff
 8012938:	d904      	bls.n	8012944 <__ascii_wctomb+0x14>
 801293a:	228a      	movs	r2, #138	@ 0x8a
 801293c:	601a      	str	r2, [r3, #0]
 801293e:	f04f 30ff 	mov.w	r0, #4294967295
 8012942:	4770      	bx	lr
 8012944:	700a      	strb	r2, [r1, #0]
 8012946:	2001      	movs	r0, #1
 8012948:	4770      	bx	lr
	...

0801294c <fiprintf>:
 801294c:	b40e      	push	{r1, r2, r3}
 801294e:	b503      	push	{r0, r1, lr}
 8012950:	4601      	mov	r1, r0
 8012952:	ab03      	add	r3, sp, #12
 8012954:	4805      	ldr	r0, [pc, #20]	@ (801296c <fiprintf+0x20>)
 8012956:	f853 2b04 	ldr.w	r2, [r3], #4
 801295a:	6800      	ldr	r0, [r0, #0]
 801295c:	9301      	str	r3, [sp, #4]
 801295e:	f000 f83f 	bl	80129e0 <_vfiprintf_r>
 8012962:	b002      	add	sp, #8
 8012964:	f85d eb04 	ldr.w	lr, [sp], #4
 8012968:	b003      	add	sp, #12
 801296a:	4770      	bx	lr
 801296c:	200001ac 	.word	0x200001ac

08012970 <abort>:
 8012970:	b508      	push	{r3, lr}
 8012972:	2006      	movs	r0, #6
 8012974:	f000 fa08 	bl	8012d88 <raise>
 8012978:	2001      	movs	r0, #1
 801297a:	f7f0 fab7 	bl	8002eec <_exit>

0801297e <_malloc_usable_size_r>:
 801297e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012982:	1f18      	subs	r0, r3, #4
 8012984:	2b00      	cmp	r3, #0
 8012986:	bfbc      	itt	lt
 8012988:	580b      	ldrlt	r3, [r1, r0]
 801298a:	18c0      	addlt	r0, r0, r3
 801298c:	4770      	bx	lr

0801298e <__sfputc_r>:
 801298e:	6893      	ldr	r3, [r2, #8]
 8012990:	3b01      	subs	r3, #1
 8012992:	2b00      	cmp	r3, #0
 8012994:	b410      	push	{r4}
 8012996:	6093      	str	r3, [r2, #8]
 8012998:	da08      	bge.n	80129ac <__sfputc_r+0x1e>
 801299a:	6994      	ldr	r4, [r2, #24]
 801299c:	42a3      	cmp	r3, r4
 801299e:	db01      	blt.n	80129a4 <__sfputc_r+0x16>
 80129a0:	290a      	cmp	r1, #10
 80129a2:	d103      	bne.n	80129ac <__sfputc_r+0x1e>
 80129a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80129a8:	f000 b932 	b.w	8012c10 <__swbuf_r>
 80129ac:	6813      	ldr	r3, [r2, #0]
 80129ae:	1c58      	adds	r0, r3, #1
 80129b0:	6010      	str	r0, [r2, #0]
 80129b2:	7019      	strb	r1, [r3, #0]
 80129b4:	4608      	mov	r0, r1
 80129b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80129ba:	4770      	bx	lr

080129bc <__sfputs_r>:
 80129bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80129be:	4606      	mov	r6, r0
 80129c0:	460f      	mov	r7, r1
 80129c2:	4614      	mov	r4, r2
 80129c4:	18d5      	adds	r5, r2, r3
 80129c6:	42ac      	cmp	r4, r5
 80129c8:	d101      	bne.n	80129ce <__sfputs_r+0x12>
 80129ca:	2000      	movs	r0, #0
 80129cc:	e007      	b.n	80129de <__sfputs_r+0x22>
 80129ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80129d2:	463a      	mov	r2, r7
 80129d4:	4630      	mov	r0, r6
 80129d6:	f7ff ffda 	bl	801298e <__sfputc_r>
 80129da:	1c43      	adds	r3, r0, #1
 80129dc:	d1f3      	bne.n	80129c6 <__sfputs_r+0xa>
 80129de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080129e0 <_vfiprintf_r>:
 80129e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80129e4:	460d      	mov	r5, r1
 80129e6:	b09d      	sub	sp, #116	@ 0x74
 80129e8:	4614      	mov	r4, r2
 80129ea:	4698      	mov	r8, r3
 80129ec:	4606      	mov	r6, r0
 80129ee:	b118      	cbz	r0, 80129f8 <_vfiprintf_r+0x18>
 80129f0:	6a03      	ldr	r3, [r0, #32]
 80129f2:	b90b      	cbnz	r3, 80129f8 <_vfiprintf_r+0x18>
 80129f4:	f7fe f8c8 	bl	8010b88 <__sinit>
 80129f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80129fa:	07d9      	lsls	r1, r3, #31
 80129fc:	d405      	bmi.n	8012a0a <_vfiprintf_r+0x2a>
 80129fe:	89ab      	ldrh	r3, [r5, #12]
 8012a00:	059a      	lsls	r2, r3, #22
 8012a02:	d402      	bmi.n	8012a0a <_vfiprintf_r+0x2a>
 8012a04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012a06:	f7fe fa28 	bl	8010e5a <__retarget_lock_acquire_recursive>
 8012a0a:	89ab      	ldrh	r3, [r5, #12]
 8012a0c:	071b      	lsls	r3, r3, #28
 8012a0e:	d501      	bpl.n	8012a14 <_vfiprintf_r+0x34>
 8012a10:	692b      	ldr	r3, [r5, #16]
 8012a12:	b99b      	cbnz	r3, 8012a3c <_vfiprintf_r+0x5c>
 8012a14:	4629      	mov	r1, r5
 8012a16:	4630      	mov	r0, r6
 8012a18:	f000 f938 	bl	8012c8c <__swsetup_r>
 8012a1c:	b170      	cbz	r0, 8012a3c <_vfiprintf_r+0x5c>
 8012a1e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012a20:	07dc      	lsls	r4, r3, #31
 8012a22:	d504      	bpl.n	8012a2e <_vfiprintf_r+0x4e>
 8012a24:	f04f 30ff 	mov.w	r0, #4294967295
 8012a28:	b01d      	add	sp, #116	@ 0x74
 8012a2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a2e:	89ab      	ldrh	r3, [r5, #12]
 8012a30:	0598      	lsls	r0, r3, #22
 8012a32:	d4f7      	bmi.n	8012a24 <_vfiprintf_r+0x44>
 8012a34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012a36:	f7fe fa11 	bl	8010e5c <__retarget_lock_release_recursive>
 8012a3a:	e7f3      	b.n	8012a24 <_vfiprintf_r+0x44>
 8012a3c:	2300      	movs	r3, #0
 8012a3e:	9309      	str	r3, [sp, #36]	@ 0x24
 8012a40:	2320      	movs	r3, #32
 8012a42:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012a46:	f8cd 800c 	str.w	r8, [sp, #12]
 8012a4a:	2330      	movs	r3, #48	@ 0x30
 8012a4c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012bfc <_vfiprintf_r+0x21c>
 8012a50:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012a54:	f04f 0901 	mov.w	r9, #1
 8012a58:	4623      	mov	r3, r4
 8012a5a:	469a      	mov	sl, r3
 8012a5c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012a60:	b10a      	cbz	r2, 8012a66 <_vfiprintf_r+0x86>
 8012a62:	2a25      	cmp	r2, #37	@ 0x25
 8012a64:	d1f9      	bne.n	8012a5a <_vfiprintf_r+0x7a>
 8012a66:	ebba 0b04 	subs.w	fp, sl, r4
 8012a6a:	d00b      	beq.n	8012a84 <_vfiprintf_r+0xa4>
 8012a6c:	465b      	mov	r3, fp
 8012a6e:	4622      	mov	r2, r4
 8012a70:	4629      	mov	r1, r5
 8012a72:	4630      	mov	r0, r6
 8012a74:	f7ff ffa2 	bl	80129bc <__sfputs_r>
 8012a78:	3001      	adds	r0, #1
 8012a7a:	f000 80a7 	beq.w	8012bcc <_vfiprintf_r+0x1ec>
 8012a7e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012a80:	445a      	add	r2, fp
 8012a82:	9209      	str	r2, [sp, #36]	@ 0x24
 8012a84:	f89a 3000 	ldrb.w	r3, [sl]
 8012a88:	2b00      	cmp	r3, #0
 8012a8a:	f000 809f 	beq.w	8012bcc <_vfiprintf_r+0x1ec>
 8012a8e:	2300      	movs	r3, #0
 8012a90:	f04f 32ff 	mov.w	r2, #4294967295
 8012a94:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012a98:	f10a 0a01 	add.w	sl, sl, #1
 8012a9c:	9304      	str	r3, [sp, #16]
 8012a9e:	9307      	str	r3, [sp, #28]
 8012aa0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012aa4:	931a      	str	r3, [sp, #104]	@ 0x68
 8012aa6:	4654      	mov	r4, sl
 8012aa8:	2205      	movs	r2, #5
 8012aaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012aae:	4853      	ldr	r0, [pc, #332]	@ (8012bfc <_vfiprintf_r+0x21c>)
 8012ab0:	f7ed fbb6 	bl	8000220 <memchr>
 8012ab4:	9a04      	ldr	r2, [sp, #16]
 8012ab6:	b9d8      	cbnz	r0, 8012af0 <_vfiprintf_r+0x110>
 8012ab8:	06d1      	lsls	r1, r2, #27
 8012aba:	bf44      	itt	mi
 8012abc:	2320      	movmi	r3, #32
 8012abe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012ac2:	0713      	lsls	r3, r2, #28
 8012ac4:	bf44      	itt	mi
 8012ac6:	232b      	movmi	r3, #43	@ 0x2b
 8012ac8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012acc:	f89a 3000 	ldrb.w	r3, [sl]
 8012ad0:	2b2a      	cmp	r3, #42	@ 0x2a
 8012ad2:	d015      	beq.n	8012b00 <_vfiprintf_r+0x120>
 8012ad4:	9a07      	ldr	r2, [sp, #28]
 8012ad6:	4654      	mov	r4, sl
 8012ad8:	2000      	movs	r0, #0
 8012ada:	f04f 0c0a 	mov.w	ip, #10
 8012ade:	4621      	mov	r1, r4
 8012ae0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012ae4:	3b30      	subs	r3, #48	@ 0x30
 8012ae6:	2b09      	cmp	r3, #9
 8012ae8:	d94b      	bls.n	8012b82 <_vfiprintf_r+0x1a2>
 8012aea:	b1b0      	cbz	r0, 8012b1a <_vfiprintf_r+0x13a>
 8012aec:	9207      	str	r2, [sp, #28]
 8012aee:	e014      	b.n	8012b1a <_vfiprintf_r+0x13a>
 8012af0:	eba0 0308 	sub.w	r3, r0, r8
 8012af4:	fa09 f303 	lsl.w	r3, r9, r3
 8012af8:	4313      	orrs	r3, r2
 8012afa:	9304      	str	r3, [sp, #16]
 8012afc:	46a2      	mov	sl, r4
 8012afe:	e7d2      	b.n	8012aa6 <_vfiprintf_r+0xc6>
 8012b00:	9b03      	ldr	r3, [sp, #12]
 8012b02:	1d19      	adds	r1, r3, #4
 8012b04:	681b      	ldr	r3, [r3, #0]
 8012b06:	9103      	str	r1, [sp, #12]
 8012b08:	2b00      	cmp	r3, #0
 8012b0a:	bfbb      	ittet	lt
 8012b0c:	425b      	neglt	r3, r3
 8012b0e:	f042 0202 	orrlt.w	r2, r2, #2
 8012b12:	9307      	strge	r3, [sp, #28]
 8012b14:	9307      	strlt	r3, [sp, #28]
 8012b16:	bfb8      	it	lt
 8012b18:	9204      	strlt	r2, [sp, #16]
 8012b1a:	7823      	ldrb	r3, [r4, #0]
 8012b1c:	2b2e      	cmp	r3, #46	@ 0x2e
 8012b1e:	d10a      	bne.n	8012b36 <_vfiprintf_r+0x156>
 8012b20:	7863      	ldrb	r3, [r4, #1]
 8012b22:	2b2a      	cmp	r3, #42	@ 0x2a
 8012b24:	d132      	bne.n	8012b8c <_vfiprintf_r+0x1ac>
 8012b26:	9b03      	ldr	r3, [sp, #12]
 8012b28:	1d1a      	adds	r2, r3, #4
 8012b2a:	681b      	ldr	r3, [r3, #0]
 8012b2c:	9203      	str	r2, [sp, #12]
 8012b2e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012b32:	3402      	adds	r4, #2
 8012b34:	9305      	str	r3, [sp, #20]
 8012b36:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012c0c <_vfiprintf_r+0x22c>
 8012b3a:	7821      	ldrb	r1, [r4, #0]
 8012b3c:	2203      	movs	r2, #3
 8012b3e:	4650      	mov	r0, sl
 8012b40:	f7ed fb6e 	bl	8000220 <memchr>
 8012b44:	b138      	cbz	r0, 8012b56 <_vfiprintf_r+0x176>
 8012b46:	9b04      	ldr	r3, [sp, #16]
 8012b48:	eba0 000a 	sub.w	r0, r0, sl
 8012b4c:	2240      	movs	r2, #64	@ 0x40
 8012b4e:	4082      	lsls	r2, r0
 8012b50:	4313      	orrs	r3, r2
 8012b52:	3401      	adds	r4, #1
 8012b54:	9304      	str	r3, [sp, #16]
 8012b56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012b5a:	4829      	ldr	r0, [pc, #164]	@ (8012c00 <_vfiprintf_r+0x220>)
 8012b5c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012b60:	2206      	movs	r2, #6
 8012b62:	f7ed fb5d 	bl	8000220 <memchr>
 8012b66:	2800      	cmp	r0, #0
 8012b68:	d03f      	beq.n	8012bea <_vfiprintf_r+0x20a>
 8012b6a:	4b26      	ldr	r3, [pc, #152]	@ (8012c04 <_vfiprintf_r+0x224>)
 8012b6c:	bb1b      	cbnz	r3, 8012bb6 <_vfiprintf_r+0x1d6>
 8012b6e:	9b03      	ldr	r3, [sp, #12]
 8012b70:	3307      	adds	r3, #7
 8012b72:	f023 0307 	bic.w	r3, r3, #7
 8012b76:	3308      	adds	r3, #8
 8012b78:	9303      	str	r3, [sp, #12]
 8012b7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012b7c:	443b      	add	r3, r7
 8012b7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8012b80:	e76a      	b.n	8012a58 <_vfiprintf_r+0x78>
 8012b82:	fb0c 3202 	mla	r2, ip, r2, r3
 8012b86:	460c      	mov	r4, r1
 8012b88:	2001      	movs	r0, #1
 8012b8a:	e7a8      	b.n	8012ade <_vfiprintf_r+0xfe>
 8012b8c:	2300      	movs	r3, #0
 8012b8e:	3401      	adds	r4, #1
 8012b90:	9305      	str	r3, [sp, #20]
 8012b92:	4619      	mov	r1, r3
 8012b94:	f04f 0c0a 	mov.w	ip, #10
 8012b98:	4620      	mov	r0, r4
 8012b9a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012b9e:	3a30      	subs	r2, #48	@ 0x30
 8012ba0:	2a09      	cmp	r2, #9
 8012ba2:	d903      	bls.n	8012bac <_vfiprintf_r+0x1cc>
 8012ba4:	2b00      	cmp	r3, #0
 8012ba6:	d0c6      	beq.n	8012b36 <_vfiprintf_r+0x156>
 8012ba8:	9105      	str	r1, [sp, #20]
 8012baa:	e7c4      	b.n	8012b36 <_vfiprintf_r+0x156>
 8012bac:	fb0c 2101 	mla	r1, ip, r1, r2
 8012bb0:	4604      	mov	r4, r0
 8012bb2:	2301      	movs	r3, #1
 8012bb4:	e7f0      	b.n	8012b98 <_vfiprintf_r+0x1b8>
 8012bb6:	ab03      	add	r3, sp, #12
 8012bb8:	9300      	str	r3, [sp, #0]
 8012bba:	462a      	mov	r2, r5
 8012bbc:	4b12      	ldr	r3, [pc, #72]	@ (8012c08 <_vfiprintf_r+0x228>)
 8012bbe:	a904      	add	r1, sp, #16
 8012bc0:	4630      	mov	r0, r6
 8012bc2:	f7fd fb9f 	bl	8010304 <_printf_float>
 8012bc6:	4607      	mov	r7, r0
 8012bc8:	1c78      	adds	r0, r7, #1
 8012bca:	d1d6      	bne.n	8012b7a <_vfiprintf_r+0x19a>
 8012bcc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012bce:	07d9      	lsls	r1, r3, #31
 8012bd0:	d405      	bmi.n	8012bde <_vfiprintf_r+0x1fe>
 8012bd2:	89ab      	ldrh	r3, [r5, #12]
 8012bd4:	059a      	lsls	r2, r3, #22
 8012bd6:	d402      	bmi.n	8012bde <_vfiprintf_r+0x1fe>
 8012bd8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012bda:	f7fe f93f 	bl	8010e5c <__retarget_lock_release_recursive>
 8012bde:	89ab      	ldrh	r3, [r5, #12]
 8012be0:	065b      	lsls	r3, r3, #25
 8012be2:	f53f af1f 	bmi.w	8012a24 <_vfiprintf_r+0x44>
 8012be6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012be8:	e71e      	b.n	8012a28 <_vfiprintf_r+0x48>
 8012bea:	ab03      	add	r3, sp, #12
 8012bec:	9300      	str	r3, [sp, #0]
 8012bee:	462a      	mov	r2, r5
 8012bf0:	4b05      	ldr	r3, [pc, #20]	@ (8012c08 <_vfiprintf_r+0x228>)
 8012bf2:	a904      	add	r1, sp, #16
 8012bf4:	4630      	mov	r0, r6
 8012bf6:	f7fd fe1d 	bl	8010834 <_printf_i>
 8012bfa:	e7e4      	b.n	8012bc6 <_vfiprintf_r+0x1e6>
 8012bfc:	08014cc2 	.word	0x08014cc2
 8012c00:	08014ccc 	.word	0x08014ccc
 8012c04:	08010305 	.word	0x08010305
 8012c08:	080129bd 	.word	0x080129bd
 8012c0c:	08014cc8 	.word	0x08014cc8

08012c10 <__swbuf_r>:
 8012c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012c12:	460e      	mov	r6, r1
 8012c14:	4614      	mov	r4, r2
 8012c16:	4605      	mov	r5, r0
 8012c18:	b118      	cbz	r0, 8012c22 <__swbuf_r+0x12>
 8012c1a:	6a03      	ldr	r3, [r0, #32]
 8012c1c:	b90b      	cbnz	r3, 8012c22 <__swbuf_r+0x12>
 8012c1e:	f7fd ffb3 	bl	8010b88 <__sinit>
 8012c22:	69a3      	ldr	r3, [r4, #24]
 8012c24:	60a3      	str	r3, [r4, #8]
 8012c26:	89a3      	ldrh	r3, [r4, #12]
 8012c28:	071a      	lsls	r2, r3, #28
 8012c2a:	d501      	bpl.n	8012c30 <__swbuf_r+0x20>
 8012c2c:	6923      	ldr	r3, [r4, #16]
 8012c2e:	b943      	cbnz	r3, 8012c42 <__swbuf_r+0x32>
 8012c30:	4621      	mov	r1, r4
 8012c32:	4628      	mov	r0, r5
 8012c34:	f000 f82a 	bl	8012c8c <__swsetup_r>
 8012c38:	b118      	cbz	r0, 8012c42 <__swbuf_r+0x32>
 8012c3a:	f04f 37ff 	mov.w	r7, #4294967295
 8012c3e:	4638      	mov	r0, r7
 8012c40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012c42:	6823      	ldr	r3, [r4, #0]
 8012c44:	6922      	ldr	r2, [r4, #16]
 8012c46:	1a98      	subs	r0, r3, r2
 8012c48:	6963      	ldr	r3, [r4, #20]
 8012c4a:	b2f6      	uxtb	r6, r6
 8012c4c:	4283      	cmp	r3, r0
 8012c4e:	4637      	mov	r7, r6
 8012c50:	dc05      	bgt.n	8012c5e <__swbuf_r+0x4e>
 8012c52:	4621      	mov	r1, r4
 8012c54:	4628      	mov	r0, r5
 8012c56:	f7ff fdc1 	bl	80127dc <_fflush_r>
 8012c5a:	2800      	cmp	r0, #0
 8012c5c:	d1ed      	bne.n	8012c3a <__swbuf_r+0x2a>
 8012c5e:	68a3      	ldr	r3, [r4, #8]
 8012c60:	3b01      	subs	r3, #1
 8012c62:	60a3      	str	r3, [r4, #8]
 8012c64:	6823      	ldr	r3, [r4, #0]
 8012c66:	1c5a      	adds	r2, r3, #1
 8012c68:	6022      	str	r2, [r4, #0]
 8012c6a:	701e      	strb	r6, [r3, #0]
 8012c6c:	6962      	ldr	r2, [r4, #20]
 8012c6e:	1c43      	adds	r3, r0, #1
 8012c70:	429a      	cmp	r2, r3
 8012c72:	d004      	beq.n	8012c7e <__swbuf_r+0x6e>
 8012c74:	89a3      	ldrh	r3, [r4, #12]
 8012c76:	07db      	lsls	r3, r3, #31
 8012c78:	d5e1      	bpl.n	8012c3e <__swbuf_r+0x2e>
 8012c7a:	2e0a      	cmp	r6, #10
 8012c7c:	d1df      	bne.n	8012c3e <__swbuf_r+0x2e>
 8012c7e:	4621      	mov	r1, r4
 8012c80:	4628      	mov	r0, r5
 8012c82:	f7ff fdab 	bl	80127dc <_fflush_r>
 8012c86:	2800      	cmp	r0, #0
 8012c88:	d0d9      	beq.n	8012c3e <__swbuf_r+0x2e>
 8012c8a:	e7d6      	b.n	8012c3a <__swbuf_r+0x2a>

08012c8c <__swsetup_r>:
 8012c8c:	b538      	push	{r3, r4, r5, lr}
 8012c8e:	4b29      	ldr	r3, [pc, #164]	@ (8012d34 <__swsetup_r+0xa8>)
 8012c90:	4605      	mov	r5, r0
 8012c92:	6818      	ldr	r0, [r3, #0]
 8012c94:	460c      	mov	r4, r1
 8012c96:	b118      	cbz	r0, 8012ca0 <__swsetup_r+0x14>
 8012c98:	6a03      	ldr	r3, [r0, #32]
 8012c9a:	b90b      	cbnz	r3, 8012ca0 <__swsetup_r+0x14>
 8012c9c:	f7fd ff74 	bl	8010b88 <__sinit>
 8012ca0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012ca4:	0719      	lsls	r1, r3, #28
 8012ca6:	d422      	bmi.n	8012cee <__swsetup_r+0x62>
 8012ca8:	06da      	lsls	r2, r3, #27
 8012caa:	d407      	bmi.n	8012cbc <__swsetup_r+0x30>
 8012cac:	2209      	movs	r2, #9
 8012cae:	602a      	str	r2, [r5, #0]
 8012cb0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012cb4:	81a3      	strh	r3, [r4, #12]
 8012cb6:	f04f 30ff 	mov.w	r0, #4294967295
 8012cba:	e033      	b.n	8012d24 <__swsetup_r+0x98>
 8012cbc:	0758      	lsls	r0, r3, #29
 8012cbe:	d512      	bpl.n	8012ce6 <__swsetup_r+0x5a>
 8012cc0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012cc2:	b141      	cbz	r1, 8012cd6 <__swsetup_r+0x4a>
 8012cc4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012cc8:	4299      	cmp	r1, r3
 8012cca:	d002      	beq.n	8012cd2 <__swsetup_r+0x46>
 8012ccc:	4628      	mov	r0, r5
 8012cce:	f7fe ff2f 	bl	8011b30 <_free_r>
 8012cd2:	2300      	movs	r3, #0
 8012cd4:	6363      	str	r3, [r4, #52]	@ 0x34
 8012cd6:	89a3      	ldrh	r3, [r4, #12]
 8012cd8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012cdc:	81a3      	strh	r3, [r4, #12]
 8012cde:	2300      	movs	r3, #0
 8012ce0:	6063      	str	r3, [r4, #4]
 8012ce2:	6923      	ldr	r3, [r4, #16]
 8012ce4:	6023      	str	r3, [r4, #0]
 8012ce6:	89a3      	ldrh	r3, [r4, #12]
 8012ce8:	f043 0308 	orr.w	r3, r3, #8
 8012cec:	81a3      	strh	r3, [r4, #12]
 8012cee:	6923      	ldr	r3, [r4, #16]
 8012cf0:	b94b      	cbnz	r3, 8012d06 <__swsetup_r+0x7a>
 8012cf2:	89a3      	ldrh	r3, [r4, #12]
 8012cf4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012cf8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012cfc:	d003      	beq.n	8012d06 <__swsetup_r+0x7a>
 8012cfe:	4621      	mov	r1, r4
 8012d00:	4628      	mov	r0, r5
 8012d02:	f000 f883 	bl	8012e0c <__smakebuf_r>
 8012d06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012d0a:	f013 0201 	ands.w	r2, r3, #1
 8012d0e:	d00a      	beq.n	8012d26 <__swsetup_r+0x9a>
 8012d10:	2200      	movs	r2, #0
 8012d12:	60a2      	str	r2, [r4, #8]
 8012d14:	6962      	ldr	r2, [r4, #20]
 8012d16:	4252      	negs	r2, r2
 8012d18:	61a2      	str	r2, [r4, #24]
 8012d1a:	6922      	ldr	r2, [r4, #16]
 8012d1c:	b942      	cbnz	r2, 8012d30 <__swsetup_r+0xa4>
 8012d1e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012d22:	d1c5      	bne.n	8012cb0 <__swsetup_r+0x24>
 8012d24:	bd38      	pop	{r3, r4, r5, pc}
 8012d26:	0799      	lsls	r1, r3, #30
 8012d28:	bf58      	it	pl
 8012d2a:	6962      	ldrpl	r2, [r4, #20]
 8012d2c:	60a2      	str	r2, [r4, #8]
 8012d2e:	e7f4      	b.n	8012d1a <__swsetup_r+0x8e>
 8012d30:	2000      	movs	r0, #0
 8012d32:	e7f7      	b.n	8012d24 <__swsetup_r+0x98>
 8012d34:	200001ac 	.word	0x200001ac

08012d38 <_raise_r>:
 8012d38:	291f      	cmp	r1, #31
 8012d3a:	b538      	push	{r3, r4, r5, lr}
 8012d3c:	4605      	mov	r5, r0
 8012d3e:	460c      	mov	r4, r1
 8012d40:	d904      	bls.n	8012d4c <_raise_r+0x14>
 8012d42:	2316      	movs	r3, #22
 8012d44:	6003      	str	r3, [r0, #0]
 8012d46:	f04f 30ff 	mov.w	r0, #4294967295
 8012d4a:	bd38      	pop	{r3, r4, r5, pc}
 8012d4c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8012d4e:	b112      	cbz	r2, 8012d56 <_raise_r+0x1e>
 8012d50:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012d54:	b94b      	cbnz	r3, 8012d6a <_raise_r+0x32>
 8012d56:	4628      	mov	r0, r5
 8012d58:	f000 f830 	bl	8012dbc <_getpid_r>
 8012d5c:	4622      	mov	r2, r4
 8012d5e:	4601      	mov	r1, r0
 8012d60:	4628      	mov	r0, r5
 8012d62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012d66:	f000 b817 	b.w	8012d98 <_kill_r>
 8012d6a:	2b01      	cmp	r3, #1
 8012d6c:	d00a      	beq.n	8012d84 <_raise_r+0x4c>
 8012d6e:	1c59      	adds	r1, r3, #1
 8012d70:	d103      	bne.n	8012d7a <_raise_r+0x42>
 8012d72:	2316      	movs	r3, #22
 8012d74:	6003      	str	r3, [r0, #0]
 8012d76:	2001      	movs	r0, #1
 8012d78:	e7e7      	b.n	8012d4a <_raise_r+0x12>
 8012d7a:	2100      	movs	r1, #0
 8012d7c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8012d80:	4620      	mov	r0, r4
 8012d82:	4798      	blx	r3
 8012d84:	2000      	movs	r0, #0
 8012d86:	e7e0      	b.n	8012d4a <_raise_r+0x12>

08012d88 <raise>:
 8012d88:	4b02      	ldr	r3, [pc, #8]	@ (8012d94 <raise+0xc>)
 8012d8a:	4601      	mov	r1, r0
 8012d8c:	6818      	ldr	r0, [r3, #0]
 8012d8e:	f7ff bfd3 	b.w	8012d38 <_raise_r>
 8012d92:	bf00      	nop
 8012d94:	200001ac 	.word	0x200001ac

08012d98 <_kill_r>:
 8012d98:	b538      	push	{r3, r4, r5, lr}
 8012d9a:	4d07      	ldr	r5, [pc, #28]	@ (8012db8 <_kill_r+0x20>)
 8012d9c:	2300      	movs	r3, #0
 8012d9e:	4604      	mov	r4, r0
 8012da0:	4608      	mov	r0, r1
 8012da2:	4611      	mov	r1, r2
 8012da4:	602b      	str	r3, [r5, #0]
 8012da6:	f7f0 f891 	bl	8002ecc <_kill>
 8012daa:	1c43      	adds	r3, r0, #1
 8012dac:	d102      	bne.n	8012db4 <_kill_r+0x1c>
 8012dae:	682b      	ldr	r3, [r5, #0]
 8012db0:	b103      	cbz	r3, 8012db4 <_kill_r+0x1c>
 8012db2:	6023      	str	r3, [r4, #0]
 8012db4:	bd38      	pop	{r3, r4, r5, pc}
 8012db6:	bf00      	nop
 8012db8:	200039f4 	.word	0x200039f4

08012dbc <_getpid_r>:
 8012dbc:	f7f0 b87e 	b.w	8002ebc <_getpid>

08012dc0 <__swhatbuf_r>:
 8012dc0:	b570      	push	{r4, r5, r6, lr}
 8012dc2:	460c      	mov	r4, r1
 8012dc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012dc8:	2900      	cmp	r1, #0
 8012dca:	b096      	sub	sp, #88	@ 0x58
 8012dcc:	4615      	mov	r5, r2
 8012dce:	461e      	mov	r6, r3
 8012dd0:	da0d      	bge.n	8012dee <__swhatbuf_r+0x2e>
 8012dd2:	89a3      	ldrh	r3, [r4, #12]
 8012dd4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012dd8:	f04f 0100 	mov.w	r1, #0
 8012ddc:	bf14      	ite	ne
 8012dde:	2340      	movne	r3, #64	@ 0x40
 8012de0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012de4:	2000      	movs	r0, #0
 8012de6:	6031      	str	r1, [r6, #0]
 8012de8:	602b      	str	r3, [r5, #0]
 8012dea:	b016      	add	sp, #88	@ 0x58
 8012dec:	bd70      	pop	{r4, r5, r6, pc}
 8012dee:	466a      	mov	r2, sp
 8012df0:	f000 f848 	bl	8012e84 <_fstat_r>
 8012df4:	2800      	cmp	r0, #0
 8012df6:	dbec      	blt.n	8012dd2 <__swhatbuf_r+0x12>
 8012df8:	9901      	ldr	r1, [sp, #4]
 8012dfa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8012dfe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012e02:	4259      	negs	r1, r3
 8012e04:	4159      	adcs	r1, r3
 8012e06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012e0a:	e7eb      	b.n	8012de4 <__swhatbuf_r+0x24>

08012e0c <__smakebuf_r>:
 8012e0c:	898b      	ldrh	r3, [r1, #12]
 8012e0e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012e10:	079d      	lsls	r5, r3, #30
 8012e12:	4606      	mov	r6, r0
 8012e14:	460c      	mov	r4, r1
 8012e16:	d507      	bpl.n	8012e28 <__smakebuf_r+0x1c>
 8012e18:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012e1c:	6023      	str	r3, [r4, #0]
 8012e1e:	6123      	str	r3, [r4, #16]
 8012e20:	2301      	movs	r3, #1
 8012e22:	6163      	str	r3, [r4, #20]
 8012e24:	b003      	add	sp, #12
 8012e26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012e28:	ab01      	add	r3, sp, #4
 8012e2a:	466a      	mov	r2, sp
 8012e2c:	f7ff ffc8 	bl	8012dc0 <__swhatbuf_r>
 8012e30:	9f00      	ldr	r7, [sp, #0]
 8012e32:	4605      	mov	r5, r0
 8012e34:	4639      	mov	r1, r7
 8012e36:	4630      	mov	r0, r6
 8012e38:	f7fe feee 	bl	8011c18 <_malloc_r>
 8012e3c:	b948      	cbnz	r0, 8012e52 <__smakebuf_r+0x46>
 8012e3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012e42:	059a      	lsls	r2, r3, #22
 8012e44:	d4ee      	bmi.n	8012e24 <__smakebuf_r+0x18>
 8012e46:	f023 0303 	bic.w	r3, r3, #3
 8012e4a:	f043 0302 	orr.w	r3, r3, #2
 8012e4e:	81a3      	strh	r3, [r4, #12]
 8012e50:	e7e2      	b.n	8012e18 <__smakebuf_r+0xc>
 8012e52:	89a3      	ldrh	r3, [r4, #12]
 8012e54:	6020      	str	r0, [r4, #0]
 8012e56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012e5a:	81a3      	strh	r3, [r4, #12]
 8012e5c:	9b01      	ldr	r3, [sp, #4]
 8012e5e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012e62:	b15b      	cbz	r3, 8012e7c <__smakebuf_r+0x70>
 8012e64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012e68:	4630      	mov	r0, r6
 8012e6a:	f000 f81d 	bl	8012ea8 <_isatty_r>
 8012e6e:	b128      	cbz	r0, 8012e7c <__smakebuf_r+0x70>
 8012e70:	89a3      	ldrh	r3, [r4, #12]
 8012e72:	f023 0303 	bic.w	r3, r3, #3
 8012e76:	f043 0301 	orr.w	r3, r3, #1
 8012e7a:	81a3      	strh	r3, [r4, #12]
 8012e7c:	89a3      	ldrh	r3, [r4, #12]
 8012e7e:	431d      	orrs	r5, r3
 8012e80:	81a5      	strh	r5, [r4, #12]
 8012e82:	e7cf      	b.n	8012e24 <__smakebuf_r+0x18>

08012e84 <_fstat_r>:
 8012e84:	b538      	push	{r3, r4, r5, lr}
 8012e86:	4d07      	ldr	r5, [pc, #28]	@ (8012ea4 <_fstat_r+0x20>)
 8012e88:	2300      	movs	r3, #0
 8012e8a:	4604      	mov	r4, r0
 8012e8c:	4608      	mov	r0, r1
 8012e8e:	4611      	mov	r1, r2
 8012e90:	602b      	str	r3, [r5, #0]
 8012e92:	f7f0 f87b 	bl	8002f8c <_fstat>
 8012e96:	1c43      	adds	r3, r0, #1
 8012e98:	d102      	bne.n	8012ea0 <_fstat_r+0x1c>
 8012e9a:	682b      	ldr	r3, [r5, #0]
 8012e9c:	b103      	cbz	r3, 8012ea0 <_fstat_r+0x1c>
 8012e9e:	6023      	str	r3, [r4, #0]
 8012ea0:	bd38      	pop	{r3, r4, r5, pc}
 8012ea2:	bf00      	nop
 8012ea4:	200039f4 	.word	0x200039f4

08012ea8 <_isatty_r>:
 8012ea8:	b538      	push	{r3, r4, r5, lr}
 8012eaa:	4d06      	ldr	r5, [pc, #24]	@ (8012ec4 <_isatty_r+0x1c>)
 8012eac:	2300      	movs	r3, #0
 8012eae:	4604      	mov	r4, r0
 8012eb0:	4608      	mov	r0, r1
 8012eb2:	602b      	str	r3, [r5, #0]
 8012eb4:	f7f0 f87a 	bl	8002fac <_isatty>
 8012eb8:	1c43      	adds	r3, r0, #1
 8012eba:	d102      	bne.n	8012ec2 <_isatty_r+0x1a>
 8012ebc:	682b      	ldr	r3, [r5, #0]
 8012ebe:	b103      	cbz	r3, 8012ec2 <_isatty_r+0x1a>
 8012ec0:	6023      	str	r3, [r4, #0]
 8012ec2:	bd38      	pop	{r3, r4, r5, pc}
 8012ec4:	200039f4 	.word	0x200039f4

08012ec8 <_init>:
 8012ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012eca:	bf00      	nop
 8012ecc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012ece:	bc08      	pop	{r3}
 8012ed0:	469e      	mov	lr, r3
 8012ed2:	4770      	bx	lr

08012ed4 <_fini>:
 8012ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012ed6:	bf00      	nop
 8012ed8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012eda:	bc08      	pop	{r3}
 8012edc:	469e      	mov	lr, r3
 8012ede:	4770      	bx	lr
