#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Feb  3 11:10:36 2023
# Process ID: 1218087
# Current directory: /home/lnc3770a/Cours/MASTER/Simul_archi_mat
# Command line: vivado
# Log file: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/vivado.log
# Journal file: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/vivado.jou
# Running On: pc-u3-305-09, OS: Linux, CPU Frequency: 3591.197 MHz, CPU Physical cores: 8, Host memory: 16483 MB
#-----------------------------------------------------------
start_gui
open_project /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_2/project_2.xpr
update_compile_order -fileset sources_1
launch_simulation
source test_log2.tcl
restart
run 10 s
close_sim
launch_simulation
source test_log2.tcl
restart
run 10 s
close_sim
close_project
create_project project_3_tp5 /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_3_tp5 -part xc7z020clg400-1
set_property board_part digilentinc.com:zybo-z7-20:part0:1.1 [current_project]
set_property  ip_repo_paths  /nfs/xilinx/vivado-library [current_project]
update_ip_catalog
set_property target_language VHDL [current_project]
add_files -norecurse /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp5/registres.0.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp5/test_registres.0.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
