#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Oct 28 19:43:14 2021
# Process ID: 11824
# Current directory: C:/Users/admin/VIVADO project/project_32bit_risc_processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent976 C:\Users\admin\VIVADO project\project_32bit_risc_processor\project_32bit_risc_processor.xpr
# Log file: C:/Users/admin/VIVADO project/project_32bit_risc_processor/vivado.log
# Journal file: C:/Users/admin/VIVADO project/project_32bit_risc_processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project {C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_mips32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_mips32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sources_1/new/pipe_MIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_MIPS32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mips32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto e57a3cfda56047689519b37d975e4248 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mips32_behav xil_defaultlib.test_mips32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_MIPS32
Compiling module xil_defaultlib.test_mips32
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mips32_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/VIVADO -notrace
couldn't read file "C:/Users/admin/VIVADO": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 28 22:02:28 2021...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_mips32_behav -key {Behavioral:sim_1:Functional:test_mips32} -tclbatch {test_mips32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source test_mips32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
R2:    2
R2:    1
R2:    7
R2:   42
R2:  210
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_mips32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 924.625 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_mips32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_mips32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sources_1/new/pipe_MIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_MIPS32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mips32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto e57a3cfda56047689519b37d975e4248 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mips32_behav xil_defaultlib.test_mips32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_MIPS32
Compiling module xil_defaultlib.test_mips32
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mips32_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/VIVADO -notrace
couldn't read file "C:/Users/admin/VIVADO": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 28 22:06:08 2021...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_mips32_behav -key {Behavioral:sim_1:Functional:test_mips32} -tclbatch {test_mips32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source test_mips32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
R2:    2
R2:    1
R2:    7
R2:   42
R2:  210
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_mips32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 962.488 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_mips32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_mips32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sources_1/new/pipe_MIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_MIPS32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mips32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto e57a3cfda56047689519b37d975e4248 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mips32_behav xil_defaultlib.test_mips32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_MIPS32
Compiling module xil_defaultlib.test_mips32
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mips32_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/VIVADO -notrace
couldn't read file "C:/Users/admin/VIVADO": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 28 22:09:50 2021...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_mips32_behav -key {Behavioral:sim_1:Functional:test_mips32} -tclbatch {test_mips32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source test_mips32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
R2:    2
R2:    1
R2:    7
R2:   42
R2:  210
R2:  840
R2: 2520
R2: 5040
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_mips32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 970.320 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_mips32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_mips32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sources_1/new/pipe_MIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_MIPS32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mips32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto e57a3cfda56047689519b37d975e4248 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mips32_behav xil_defaultlib.test_mips32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_MIPS32
Compiling module xil_defaultlib.test_mips32
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mips32_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/VIVADO -notrace
couldn't read file "C:/Users/admin/VIVADO": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 28 22:16:09 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 971.168 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_mips32_behav -key {Behavioral:sim_1:Functional:test_mips32} -tclbatch {test_mips32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source test_mips32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
R2:    2
R2:    1
R2:    7
R2:   42
R2:  210
R2:  840
R2: 2520
R2: 5040
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_mips32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 971.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_mips32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_mips32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sources_1/new/pipe_MIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_MIPS32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mips32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto e57a3cfda56047689519b37d975e4248 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mips32_behav xil_defaultlib.test_mips32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_MIPS32
Compiling module xil_defaultlib.test_mips32
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mips32_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/VIVADO -notrace
couldn't read file "C:/Users/admin/VIVADO": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 28 22:22:37 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 971.168 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_mips32_behav -key {Behavioral:sim_1:Functional:test_mips32} -tclbatch {test_mips32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source test_mips32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
R2:    2
R2:    1
R2:    7
R2:   42
R2:  210
R2:  840
R2: 2520
R2: 5040
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_mips32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 971.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_mips32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_mips32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sources_1/new/pipe_MIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_MIPS32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mips32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto e57a3cfda56047689519b37d975e4248 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mips32_behav xil_defaultlib.test_mips32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_MIPS32
Compiling module xil_defaultlib.test_mips32
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mips32_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/VIVADO -notrace
couldn't read file "C:/Users/admin/VIVADO": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 28 22:24:16 2021...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_mips32_behav -key {Behavioral:sim_1:Functional:test_mips32} -tclbatch {test_mips32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source test_mips32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
R2:    2
R2:    1
R2:    7
R2:   42
R2:  210
R2:  840
R2: 2520
R2: 5040
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_mips32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 971.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_mips32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_mips32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sources_1/new/pipe_MIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_MIPS32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mips32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto e57a3cfda56047689519b37d975e4248 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mips32_behav xil_defaultlib.test_mips32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_MIPS32
Compiling module xil_defaultlib.test_mips32
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mips32_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/VIVADO -notrace
couldn't read file "C:/Users/admin/VIVADO": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 28 22:25:15 2021...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_mips32_behav -key {Behavioral:sim_1:Functional:test_mips32} -tclbatch {test_mips32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source test_mips32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
R2:    2
R2:    1
R2:    7
R2:   42
R2:  210
R2:  840
R2: 2520
R2: 5040
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_mips32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 988.781 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_mips32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_mips32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sources_1/new/pipe_MIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_MIPS32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mips32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto e57a3cfda56047689519b37d975e4248 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mips32_behav xil_defaultlib.test_mips32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_MIPS32
Compiling module xil_defaultlib.test_mips32
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mips32_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/VIVADO -notrace
couldn't read file "C:/Users/admin/VIVADO": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 28 22:28:01 2021...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_mips32_behav -key {Behavioral:sim_1:Functional:test_mips32} -tclbatch {test_mips32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source test_mips32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
R0 -  0
R1 -  1
R2 - x
R3 - x
R4 -  4
R5 -  5
$finish called at time : 300 ns : File "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v" Line 68
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_mips32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 988.781 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_mips32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_mips32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sources_1/new/pipe_MIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_MIPS32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mips32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto e57a3cfda56047689519b37d975e4248 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mips32_behav xil_defaultlib.test_mips32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_MIPS32
Compiling module xil_defaultlib.test_mips32
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mips32_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/VIVADO -notrace
couldn't read file "C:/Users/admin/VIVADO": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 28 22:31:05 2021...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_mips32_behav -key {Behavioral:sim_1:Functional:test_mips32} -tclbatch {test_mips32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source test_mips32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Mem[120]:   85 
Mem[121]:  130
$finish called at time : 600 ns : File "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_mips32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 988.781 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_mips32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_mips32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sources_1/new/pipe_MIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_MIPS32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mips32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto e57a3cfda56047689519b37d975e4248 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mips32_behav xil_defaultlib.test_mips32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_MIPS32
Compiling module xil_defaultlib.test_mips32
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mips32_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/VIVADO -notrace
couldn't read file "C:/Users/admin/VIVADO": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 28 22:32:25 2021...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_mips32_behav -key {Behavioral:sim_1:Functional:test_mips32} -tclbatch {test_mips32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source test_mips32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Mem[120]:   85 
Mem[121]:  130
$finish called at time : 600 ns : File "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v" Line 66
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_mips32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 988.781 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_mips32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_mips32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sources_1/new/pipe_MIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_MIPS32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mips32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto e57a3cfda56047689519b37d975e4248 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mips32_behav xil_defaultlib.test_mips32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_MIPS32
Compiling module xil_defaultlib.test_mips32
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mips32_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/VIVADO -notrace
couldn't read file "C:/Users/admin/VIVADO": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 28 22:34:44 2021...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_mips32_behav -key {Behavioral:sim_1:Functional:test_mips32} -tclbatch {test_mips32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source test_mips32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Mem[120]:   85 
Mem[121]:  130
$finish called at time : 600 ns : File "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v" Line 66
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_mips32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 988.781 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_mips32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_mips32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sources_1/new/pipe_MIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_MIPS32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mips32
ERROR: [VRFC 10-431] cannot have packed dimensions of type integer [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:25]
ERROR: [VRFC 10-1040] module test_mips32 ignored due to previous errors [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:23]
INFO: [USF-XSim-99] Step results log file:'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_mips32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_mips32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sources_1/new/pipe_MIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_MIPS32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mips32
ERROR: [VRFC 10-431] cannot have packed dimensions of type integer [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:25]
ERROR: [VRFC 10-1040] module test_mips32 ignored due to previous errors [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:23]
INFO: [USF-XSim-99] Step results log file:'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_mips32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_mips32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sources_1/new/pipe_MIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_MIPS32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mips32
ERROR: [VRFC 10-431] cannot have packed dimensions of type integer [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:25]
ERROR: [VRFC 10-1040] module test_mips32 ignored due to previous errors [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:23]
INFO: [USF-XSim-99] Step results log file:'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_mips32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_mips32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sources_1/new/pipe_MIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_MIPS32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mips32
INFO: [VRFC 10-2458] undeclared symbol PC, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_IR, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_NPC, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_IR, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_NPC, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_A, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_B, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_Imm, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_type, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:34]
INFO: [VRFC 10-2458] undeclared symbol EX_MEM_type, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:34]
INFO: [VRFC 10-2458] undeclared symbol MEM_WB_type, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:34]
INFO: [VRFC 10-2458] undeclared symbol EX_MEM_IR, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:34]
INFO: [VRFC 10-2458] undeclared symbol EX_MEM_ALUOut, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:34]
INFO: [VRFC 10-2458] undeclared symbol EX_MEM_B, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:34]
INFO: [VRFC 10-2458] undeclared symbol EX_MEM_cond, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto e57a3cfda56047689519b37d975e4248 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mips32_behav xil_defaultlib.test_mips32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-29] pipe_MIPS32 expects 2 arguments [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_mips32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_mips32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sources_1/new/pipe_MIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_MIPS32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mips32
INFO: [VRFC 10-2458] undeclared symbol PC, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_IR, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_NPC, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_IR, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_NPC, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_A, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_B, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_Imm, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_type, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:34]
INFO: [VRFC 10-2458] undeclared symbol EX_MEM_type, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:34]
INFO: [VRFC 10-2458] undeclared symbol MEM_WB_type, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:34]
INFO: [VRFC 10-2458] undeclared symbol EX_MEM_IR, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:34]
INFO: [VRFC 10-2458] undeclared symbol EX_MEM_ALUOut, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:34]
INFO: [VRFC 10-2458] undeclared symbol EX_MEM_B, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:34]
INFO: [VRFC 10-2458] undeclared symbol EX_MEM_cond, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto e57a3cfda56047689519b37d975e4248 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mips32_behav xil_defaultlib.test_mips32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-29] pipe_MIPS32 expects 2 arguments [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_mips32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_mips32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sources_1/new/pipe_MIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_MIPS32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mips32
INFO: [VRFC 10-2458] undeclared symbol PC, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_IR, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_NPC, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_IR, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_NPC, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_A, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_B, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_Imm, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_type, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol EX_MEM_type, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol MEM_WB_type, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol EX_MEM_IR, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol EX_MEM_ALUOut, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol EX_MEM_B, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol EX_MEM_cond, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto e57a3cfda56047689519b37d975e4248 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mips32_behav xil_defaultlib.test_mips32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-29] pipe_MIPS32 expects 2 arguments [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_mips32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_mips32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sources_1/new/pipe_MIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_MIPS32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mips32
INFO: [VRFC 10-2458] undeclared symbol PC, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_A, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_B, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_Imm, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_type, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol EX_MEM_type, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:34]
INFO: [VRFC 10-2458] undeclared symbol MEM_WB_type, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:34]
INFO: [VRFC 10-2458] undeclared symbol EX_MEM_IR, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:34]
INFO: [VRFC 10-2458] undeclared symbol EX_MEM_ALUOut, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:34]
INFO: [VRFC 10-2458] undeclared symbol EX_MEM_B, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:34]
INFO: [VRFC 10-2458] undeclared symbol EX_MEM_cond, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto e57a3cfda56047689519b37d975e4248 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mips32_behav xil_defaultlib.test_mips32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-29] pipe_MIPS32 expects 2 arguments [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_mips32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_mips32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sources_1/new/pipe_MIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_MIPS32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mips32
INFO: [VRFC 10-2458] undeclared symbol PC, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_A, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_B, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_Imm, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_type, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol EX_MEM_type, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:34]
INFO: [VRFC 10-2458] undeclared symbol MEM_WB_type, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:34]
INFO: [VRFC 10-2458] undeclared symbol EX_MEM_IR, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto e57a3cfda56047689519b37d975e4248 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mips32_behav xil_defaultlib.test_mips32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-29] pipe_MIPS32 expects 2 arguments [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_mips32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_mips32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sources_1/new/pipe_MIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_MIPS32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mips32
INFO: [VRFC 10-2458] undeclared symbol PC, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_A, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_B, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_Imm, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_type, assumed default net type wire [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto e57a3cfda56047689519b37d975e4248 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mips32_behav xil_defaultlib.test_mips32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-29] pipe_MIPS32 expects 2 arguments [C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.srcs/sim_1/new/test_mips32.v:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/admin/VIVADO project/32bit_RISC_processor_with_pipeline/32bit_RISC_processor_with_pipeline.sim/sim_1/behav/elaborate.log' file for more information.
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 29 01:01:25 2021...
