/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_mdi_fcn_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/17/12 3:49p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Jan 17 13:26:48 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b2/bchp_mdi_fcn_0.h $
 * 
 * Hydra_Software_Devel/1   1/17/12 3:49p vanessah
 * SW7425-2202: add B2 headers
 *
 ***************************************************************************/

#ifndef BCHP_MDI_FCN_0_H__
#define BCHP_MDI_FCN_0_H__

/***************************************************************************
 *MDI_FCN_0 - MADR Field Control Block Registers only valid in MADR 0
 ***************************************************************************/
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0 0x00662c00 /* Field State FIFO Status 0 */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1 0x00662c04 /* Field State FIFO Status 1 */
#define BCHP_MDI_FCN_0_OBTS_STATUS               0x00662c08 /* OBTS Status */
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS 0x00662c0c /* Inverse Telecine Statistics Store Status */
#define BCHP_MDI_FCN_0_DEBUG_IT_PHASE_0_CORRELATION_COUNTER 0x00662c10 /* Inverse Telecine Phase 0 Correlation Counter */
#define BCHP_MDI_FCN_0_DEBUG_IT_PHASE_1_CORRELATION_COUNTER 0x00662c14 /* Inverse Telecine Phase 1 Correlation Counter */
#define BCHP_MDI_FCN_0_DEBUG_IT_PHASE_2_CORRELATION_COUNTER 0x00662c18 /* Inverse Telecine Phase 2 Correlation Counter */
#define BCHP_MDI_FCN_0_DEBUG_IT_PHASE_3_CORRELATION_COUNTER 0x00662c1c /* Inverse Telecine Phase 3 Correlation Counter */
#define BCHP_MDI_FCN_0_DEBUG_IT_PHASE_4_CORRELATION_COUNTER 0x00662c20 /* Inverse Telecine Phase 4 Correlation Counter */
#define BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_0        0x00662c24 /* Inverse Telecine Histogram Bin 0 */
#define BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_1        0x00662c28 /* Inverse Telecine Histogram Bin 1 */
#define BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_2        0x00662c2c /* Inverse Telecine Histogram Bin 2 */
#define BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_3        0x00662c30 /* Inverse Telecine Histogram Bin 3 */
#define BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_4        0x00662c34 /* Inverse Telecine Histogram Bin 4 */
#define BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_0 0x00662c38 /* Inverse Telecine Frame Unexpected Motion 0 */
#define BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_1 0x00662c3c /* Inverse Telecine Frame Unexpected Motion 1 */
#define BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_2 0x00662c40 /* Inverse Telecine Frame Unexpected Motion 2 */
#define BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_3 0x00662c44 /* Inverse Telecine Frame Unexpected Motion 3 */
#define BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_4 0x00662c48 /* Inverse Telecine Frame Unexpected Motion 4 */
#define BCHP_MDI_FCN_0_DEBUG_IT_REV22_PHASE_0_COUNTER 0x00662c4c /* Inverse Telecine Reverse 2:2 Phase 0 Correlation Counter */
#define BCHP_MDI_FCN_0_DEBUG_IT_REV22_PHASE_1_COUNTER 0x00662c50 /* Inverse Telecine Reverse 2:2 Phase 1 Correlation Counter */
#define BCHP_MDI_FCN_0_IT_PCC_LUMA_BWD           0x00662c54 /* Inverse Telecine Polarity-Change Luma BWD Count */
#define BCHP_MDI_FCN_0_IT_PCC_LUMA_BBWD          0x00662c58 /* Inverse Telecine Polarity-Change Luma BBWD Count */
#define BCHP_MDI_FCN_0_IT_BAD_22_PHASE_DETECT    0x00662c5c /* Inverse Bad 2:2 Phase Detection Counter */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0 0x00662c60 /* Current Field Control set 0 */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1 0x00662c64 /* Current Field Control set 1 */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_2 0x00662c68 /* Current Field Control set 2 */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_0 0x00662c70 /* Inverse Telecine Field Phase Calculation Control Set 0 */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_1 0x00662c74 /* Inverse Telecine Field Phase Calculation Control Set 1 */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_2 0x00662c78 /* Inverse Telecine Field Phase Calculation Control Set 2 */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_3 0x00662c7c /* Inverse Telecine Field Phase Calculation Control Set 3 */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_4 0x00662c80 /* Inverse Telecine Field Phase Calculation Control Set 4 */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_5 0x00662c84 /* Inverse Telecine Field Phase Calculation Control Set 5 */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_8 0x00662c88 /* Inverse Telecine Field Phase Calculation Control Set 8 */
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL         0x00662c8c /* Inverse Telecine Output Control */
#define BCHP_MDI_FCN_0_OBTS_DECAY                0x00662c90 /* OBTS Decay */
#define BCHP_MDI_FCN_0_OBTS_HOLDOFF              0x00662c94 /* OBTS Hold Off */
#define BCHP_MDI_FCN_0_OBTS_MAX_HOLDOFF          0x00662c98 /* OBTS Maximum Hold Off */
#define BCHP_MDI_FCN_0_OBTS_CONTROL              0x00662c9c /* OBTS Control */
#define BCHP_MDI_FCN_0_MODE_CONTROL_0            0x00662ca0 /* Operation Mode Set 0 */
#define BCHP_MDI_FCN_0_MODE_CONTROL_1            0x00662ca4 /* Operation Mode Set 1 */
#define BCHP_MDI_FCN_0_SCRATCH_0                 0x00662ffc /* Scratch register 0 */

/***************************************************************************
 *FIELD_STATE_FIFO_STATUS_0 - Field State FIFO Status 0
 ***************************************************************************/
/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_0 :: H0 [31:31] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_H0_MASK           0x80000000
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_H0_SHIFT          31
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_H0_DEFAULT        0x00000000

/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_0 :: FS0 [30:30] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FS0_MASK          0x40000000
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FS0_SHIFT         30
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FS0_DEFAULT       0x00000000

/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_0 :: FL0 [29:29] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FL0_MASK          0x20000000
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FL0_SHIFT         29
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FL0_DEFAULT       0x00000000

/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_0 :: FT0 [28:28] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FT0_MASK          0x10000000
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FT0_SHIFT         28
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FT0_DEFAULT       0x00000000

/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_0 :: H1 [27:27] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_H1_MASK           0x08000000
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_H1_SHIFT          27
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_H1_DEFAULT        0x00000000

/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_0 :: FS1 [26:26] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FS1_MASK          0x04000000
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FS1_SHIFT         26
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FS1_DEFAULT       0x00000000

/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_0 :: reserved0 [25:25] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_reserved0_MASK    0x02000000
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_reserved0_SHIFT   25

/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_0 :: FT1 [24:24] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FT1_MASK          0x01000000
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FT1_SHIFT         24
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FT1_DEFAULT       0x00000000

/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_0 :: reserved1 [23:23] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_reserved1_MASK    0x00800000
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_reserved1_SHIFT   23

/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_0 :: FS2 [22:22] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FS2_MASK          0x00400000
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FS2_SHIFT         22
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FS2_DEFAULT       0x00000000

/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_0 :: reserved2 [21:21] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_reserved2_MASK    0x00200000
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_reserved2_SHIFT   21

/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_0 :: FT2 [20:20] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FT2_MASK          0x00100000
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FT2_SHIFT         20
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FT2_DEFAULT       0x00000000

/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_0 :: reserved3 [19:19] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_reserved3_MASK    0x00080000
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_reserved3_SHIFT   19

/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_0 :: FS3 [18:18] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FS3_MASK          0x00040000
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FS3_SHIFT         18
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FS3_DEFAULT       0x00000000

/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_0 :: reserved4 [17:17] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_reserved4_MASK    0x00020000
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_reserved4_SHIFT   17

/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_0 :: FS4 [16:16] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FS4_MASK          0x00010000
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FS4_SHIFT         16
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FS4_DEFAULT       0x00000000

/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_0 :: reserved5 [15:14] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_reserved5_MASK    0x0000c000
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_reserved5_SHIFT   14

/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_0 :: FIELD_STORE0 [13:12] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FIELD_STORE0_MASK 0x00003000
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FIELD_STORE0_SHIFT 12
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FIELD_STORE0_DEFAULT 0x00000002
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FIELD_STORE0_FIELD_0_ADDR 0
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FIELD_STORE0_FIELD_1_ADDR 1
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FIELD_STORE0_FIELD_2_ADDR 2
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FIELD_STORE0_FIELD_3_ADDR 3

/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_0 :: FIELD_STORE1 [11:10] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FIELD_STORE1_MASK 0x00000c00
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FIELD_STORE1_SHIFT 10
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FIELD_STORE1_DEFAULT 0x00000001
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FIELD_STORE1_FIELD_0_ADDR 0
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FIELD_STORE1_FIELD_1_ADDR 1
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FIELD_STORE1_FIELD_2_ADDR 2
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FIELD_STORE1_FIELD_3_ADDR 3

/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_0 :: FIELD_STORE2 [09:08] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FIELD_STORE2_MASK 0x00000300
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FIELD_STORE2_SHIFT 8
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FIELD_STORE2_DEFAULT 0x00000000
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FIELD_STORE2_FIELD_0_ADDR 0
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FIELD_STORE2_FIELD_1_ADDR 1
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FIELD_STORE2_FIELD_2_ADDR 2
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_FIELD_STORE2_FIELD_3_ADDR 3

/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_0 :: QM_STORE1 [07:06] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_QM_STORE1_MASK    0x000000c0
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_QM_STORE1_SHIFT   6
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_QM_STORE1_DEFAULT 0x00000003
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_QM_STORE1_FIELD_0_ADDR 0
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_QM_STORE1_FIELD_1_ADDR 1
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_QM_STORE1_FIELD_2_ADDR 2
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_QM_STORE1_FIELD_3_ADDR 3

/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_0 :: QM_STORE2 [05:04] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_QM_STORE2_MASK    0x00000030
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_QM_STORE2_SHIFT   4
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_QM_STORE2_DEFAULT 0x00000002
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_QM_STORE2_FIELD_0_ADDR 0
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_QM_STORE2_FIELD_1_ADDR 1
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_QM_STORE2_FIELD_2_ADDR 2
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_QM_STORE2_FIELD_3_ADDR 3

/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_0 :: QM_STORE3 [03:02] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_QM_STORE3_MASK    0x0000000c
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_QM_STORE3_SHIFT   2
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_QM_STORE3_DEFAULT 0x00000001
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_QM_STORE3_FIELD_0_ADDR 0
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_QM_STORE3_FIELD_1_ADDR 1
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_QM_STORE3_FIELD_2_ADDR 2
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_QM_STORE3_FIELD_3_ADDR 3

/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_0 :: QM_STORE4 [01:00] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_QM_STORE4_MASK    0x00000003
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_QM_STORE4_SHIFT   0
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_QM_STORE4_DEFAULT 0x00000000
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_QM_STORE4_FIELD_0_ADDR 0
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_QM_STORE4_FIELD_1_ADDR 1
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_QM_STORE4_FIELD_2_ADDR 2
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0_QM_STORE4_FIELD_3_ADDR 3

/***************************************************************************
 *FIELD_STATE_FIFO_STATUS_1 - Field State FIFO Status 1
 ***************************************************************************/
/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_1 :: reserved0 [31:26] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1_reserved0_MASK    0xfc000000
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1_reserved0_SHIFT   26

/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_1 :: DC_TRANSITION [25:24] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1_DC_TRANSITION_MASK 0x03000000
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1_DC_TRANSITION_SHIFT 24
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1_DC_TRANSITION_DEFAULT 0x00000000
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1_DC_TRANSITION_ALL_NON_DC 0
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1_DC_TRANSITION_ALL_DC 1
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1_DC_TRANSITION_MIXED 2
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1_DC_TRANSITION_RESERVED_TYPE 3

/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_1 :: reserved1 [23:21] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1_reserved1_MASK    0x00e00000
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1_reserved1_SHIFT   21

/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_1 :: DC_CAPTURE [20:20] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1_DC_CAPTURE_MASK   0x00100000
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1_DC_CAPTURE_SHIFT  20
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1_DC_CAPTURE_DEFAULT 0x00000000
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1_DC_CAPTURE_OFF    0
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1_DC_CAPTURE_ON     1

/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_1 :: reserved2 [19:18] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1_reserved2_MASK    0x000c0000
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1_reserved2_SHIFT   18

/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_1 :: DC_FEED_J [17:17] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1_DC_FEED_J_MASK    0x00020000
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1_DC_FEED_J_SHIFT   17
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1_DC_FEED_J_DEFAULT 0x00000000
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1_DC_FEED_J_OFF     0
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1_DC_FEED_J_ON      1

/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_1 :: DC_FEED_G [16:16] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1_DC_FEED_G_MASK    0x00010000
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1_DC_FEED_G_SHIFT   16
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1_DC_FEED_G_DEFAULT 0x00000000
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1_DC_FEED_G_OFF     0
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1_DC_FEED_G_ON      1

/* MDI_FCN_0 :: FIELD_STATE_FIFO_STATUS_1 :: reserved3 [15:00] */
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1_reserved3_MASK    0x0000ffff
#define BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1_reserved3_SHIFT   0

/***************************************************************************
 *OBTS_STATUS - OBTS Status
 ***************************************************************************/
/* MDI_FCN_0 :: OBTS_STATUS :: reserved0 [31:29] */
#define BCHP_MDI_FCN_0_OBTS_STATUS_reserved0_MASK                  0xe0000000
#define BCHP_MDI_FCN_0_OBTS_STATUS_reserved0_SHIFT                 29

/* MDI_FCN_0 :: OBTS_STATUS :: INCREASE [28:28] */
#define BCHP_MDI_FCN_0_OBTS_STATUS_INCREASE_MASK                   0x10000000
#define BCHP_MDI_FCN_0_OBTS_STATUS_INCREASE_SHIFT                  28
#define BCHP_MDI_FCN_0_OBTS_STATUS_INCREASE_DEFAULT                0x00000000

/* MDI_FCN_0 :: OBTS_STATUS :: reserved1 [27:18] */
#define BCHP_MDI_FCN_0_OBTS_STATUS_reserved1_MASK                  0x0ffc0000
#define BCHP_MDI_FCN_0_OBTS_STATUS_reserved1_SHIFT                 18

/* MDI_FCN_0 :: OBTS_STATUS :: COUNTER [17:00] */
#define BCHP_MDI_FCN_0_OBTS_STATUS_COUNTER_MASK                    0x0003ffff
#define BCHP_MDI_FCN_0_OBTS_STATUS_COUNTER_SHIFT                   0
#define BCHP_MDI_FCN_0_OBTS_STATUS_COUNTER_DEFAULT                 0x00000000

/***************************************************************************
 *IT_STATISTICS_STORE_STATUS - Inverse Telecine Statistics Store Status
 ***************************************************************************/
/* MDI_FCN_0 :: IT_STATISTICS_STORE_STATUS :: reserved0 [31:29] */
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_reserved0_MASK   0xe0000000
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_reserved0_SHIFT  29

/* MDI_FCN_0 :: IT_STATISTICS_STORE_STATUS :: REV22_LOCKED [28:28] */
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_REV22_LOCKED_MASK 0x10000000
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_REV22_LOCKED_SHIFT 28
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_REV22_LOCKED_DEFAULT 0x00000000

/* MDI_FCN_0 :: IT_STATISTICS_STORE_STATUS :: reserved1 [27:25] */
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_reserved1_MASK   0x0e000000
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_reserved1_SHIFT  25

/* MDI_FCN_0 :: IT_STATISTICS_STORE_STATUS :: REV22_FIELD_PHASE [24:24] */
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_REV22_FIELD_PHASE_MASK 0x01000000
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_REV22_FIELD_PHASE_SHIFT 24
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_REV22_FIELD_PHASE_DEFAULT 0x00000000

/* MDI_FCN_0 :: IT_STATISTICS_STORE_STATUS :: reserved2 [23:21] */
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_reserved2_MASK   0x00e00000
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_reserved2_SHIFT  21

/* MDI_FCN_0 :: IT_STATISTICS_STORE_STATUS :: REV32_LOCKED [20:20] */
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_REV32_LOCKED_MASK 0x00100000
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_REV32_LOCKED_SHIFT 20
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_REV32_LOCKED_DEFAULT 0x00000000

/* MDI_FCN_0 :: IT_STATISTICS_STORE_STATUS :: reserved3 [19:19] */
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_reserved3_MASK   0x00080000
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_reserved3_SHIFT  19

/* MDI_FCN_0 :: IT_STATISTICS_STORE_STATUS :: REV32_FIELD_PHASE [18:16] */
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_MASK 0x00070000
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_SHIFT 16
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_DEFAULT 0x00000000
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_PHASE_0 0
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_PHASE_1 1
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_PHASE_2 2
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_PHASE_3 3
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_PHASE_4 4
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_RESERVED_5 5
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_RESERVED_6 6
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_RESERVED_7 7

/* MDI_FCN_0 :: IT_STATISTICS_STORE_STATUS :: reserved4 [15:06] */
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_reserved4_MASK   0x0000ffc0
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_reserved4_SHIFT  6

/* MDI_FCN_0 :: IT_STATISTICS_STORE_STATUS :: SELECTED_LOCK [05:04] */
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_SELECTED_LOCK_MASK 0x00000030
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_SELECTED_LOCK_SHIFT 4
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_SELECTED_LOCK_DEFAULT 0x00000000
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_SELECTED_LOCK_NO_LOCK 0
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_SELECTED_LOCK_REV32_LOCK 1
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_SELECTED_LOCK_REV22_LOCK 2
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_SELECTED_LOCK_RESERVED_LOCK 3

/* MDI_FCN_0 :: IT_STATISTICS_STORE_STATUS :: reserved5 [03:02] */
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_reserved5_MASK   0x0000000c
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_reserved5_SHIFT  2

/* MDI_FCN_0 :: IT_STATISTICS_STORE_STATUS :: LOOPS_RESET [01:00] */
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_LOOPS_RESET_MASK 0x00000003
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_LOOPS_RESET_SHIFT 0
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_LOOPS_RESET_DEFAULT 0x00000000
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_LOOPS_RESET_NEITHER 0
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_LOOPS_RESET_REV32 1
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_LOOPS_RESET_REV22 2
#define BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS_LOOPS_RESET_BOTH 3

/***************************************************************************
 *DEBUG_IT_PHASE_0_CORRELATION_COUNTER - Inverse Telecine Phase 0 Correlation Counter
 ***************************************************************************/
/* MDI_FCN_0 :: DEBUG_IT_PHASE_0_CORRELATION_COUNTER :: reserved0 [31:11] */
#define BCHP_MDI_FCN_0_DEBUG_IT_PHASE_0_CORRELATION_COUNTER_reserved0_MASK 0xfffff800
#define BCHP_MDI_FCN_0_DEBUG_IT_PHASE_0_CORRELATION_COUNTER_reserved0_SHIFT 11

/* MDI_FCN_0 :: DEBUG_IT_PHASE_0_CORRELATION_COUNTER :: VALUE [10:00] */
#define BCHP_MDI_FCN_0_DEBUG_IT_PHASE_0_CORRELATION_COUNTER_VALUE_MASK 0x000007ff
#define BCHP_MDI_FCN_0_DEBUG_IT_PHASE_0_CORRELATION_COUNTER_VALUE_SHIFT 0
#define BCHP_MDI_FCN_0_DEBUG_IT_PHASE_0_CORRELATION_COUNTER_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *DEBUG_IT_PHASE_1_CORRELATION_COUNTER - Inverse Telecine Phase 1 Correlation Counter
 ***************************************************************************/
/* MDI_FCN_0 :: DEBUG_IT_PHASE_1_CORRELATION_COUNTER :: reserved0 [31:11] */
#define BCHP_MDI_FCN_0_DEBUG_IT_PHASE_1_CORRELATION_COUNTER_reserved0_MASK 0xfffff800
#define BCHP_MDI_FCN_0_DEBUG_IT_PHASE_1_CORRELATION_COUNTER_reserved0_SHIFT 11

/* MDI_FCN_0 :: DEBUG_IT_PHASE_1_CORRELATION_COUNTER :: VALUE [10:00] */
#define BCHP_MDI_FCN_0_DEBUG_IT_PHASE_1_CORRELATION_COUNTER_VALUE_MASK 0x000007ff
#define BCHP_MDI_FCN_0_DEBUG_IT_PHASE_1_CORRELATION_COUNTER_VALUE_SHIFT 0
#define BCHP_MDI_FCN_0_DEBUG_IT_PHASE_1_CORRELATION_COUNTER_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *DEBUG_IT_PHASE_2_CORRELATION_COUNTER - Inverse Telecine Phase 2 Correlation Counter
 ***************************************************************************/
/* MDI_FCN_0 :: DEBUG_IT_PHASE_2_CORRELATION_COUNTER :: reserved0 [31:11] */
#define BCHP_MDI_FCN_0_DEBUG_IT_PHASE_2_CORRELATION_COUNTER_reserved0_MASK 0xfffff800
#define BCHP_MDI_FCN_0_DEBUG_IT_PHASE_2_CORRELATION_COUNTER_reserved0_SHIFT 11

/* MDI_FCN_0 :: DEBUG_IT_PHASE_2_CORRELATION_COUNTER :: VALUE [10:00] */
#define BCHP_MDI_FCN_0_DEBUG_IT_PHASE_2_CORRELATION_COUNTER_VALUE_MASK 0x000007ff
#define BCHP_MDI_FCN_0_DEBUG_IT_PHASE_2_CORRELATION_COUNTER_VALUE_SHIFT 0
#define BCHP_MDI_FCN_0_DEBUG_IT_PHASE_2_CORRELATION_COUNTER_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *DEBUG_IT_PHASE_3_CORRELATION_COUNTER - Inverse Telecine Phase 3 Correlation Counter
 ***************************************************************************/
/* MDI_FCN_0 :: DEBUG_IT_PHASE_3_CORRELATION_COUNTER :: reserved0 [31:11] */
#define BCHP_MDI_FCN_0_DEBUG_IT_PHASE_3_CORRELATION_COUNTER_reserved0_MASK 0xfffff800
#define BCHP_MDI_FCN_0_DEBUG_IT_PHASE_3_CORRELATION_COUNTER_reserved0_SHIFT 11

/* MDI_FCN_0 :: DEBUG_IT_PHASE_3_CORRELATION_COUNTER :: VALUE [10:00] */
#define BCHP_MDI_FCN_0_DEBUG_IT_PHASE_3_CORRELATION_COUNTER_VALUE_MASK 0x000007ff
#define BCHP_MDI_FCN_0_DEBUG_IT_PHASE_3_CORRELATION_COUNTER_VALUE_SHIFT 0
#define BCHP_MDI_FCN_0_DEBUG_IT_PHASE_3_CORRELATION_COUNTER_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *DEBUG_IT_PHASE_4_CORRELATION_COUNTER - Inverse Telecine Phase 4 Correlation Counter
 ***************************************************************************/
/* MDI_FCN_0 :: DEBUG_IT_PHASE_4_CORRELATION_COUNTER :: reserved0 [31:11] */
#define BCHP_MDI_FCN_0_DEBUG_IT_PHASE_4_CORRELATION_COUNTER_reserved0_MASK 0xfffff800
#define BCHP_MDI_FCN_0_DEBUG_IT_PHASE_4_CORRELATION_COUNTER_reserved0_SHIFT 11

/* MDI_FCN_0 :: DEBUG_IT_PHASE_4_CORRELATION_COUNTER :: VALUE [10:00] */
#define BCHP_MDI_FCN_0_DEBUG_IT_PHASE_4_CORRELATION_COUNTER_VALUE_MASK 0x000007ff
#define BCHP_MDI_FCN_0_DEBUG_IT_PHASE_4_CORRELATION_COUNTER_VALUE_SHIFT 0
#define BCHP_MDI_FCN_0_DEBUG_IT_PHASE_4_CORRELATION_COUNTER_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *IT_HISTOGRAM_BIN_0 - Inverse Telecine Histogram Bin 0
 ***************************************************************************/
/* MDI_FCN_0 :: IT_HISTOGRAM_BIN_0 :: reserved0 [31:19] */
#define BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_0_reserved0_MASK           0xfff80000
#define BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_0_reserved0_SHIFT          19

/* MDI_FCN_0 :: IT_HISTOGRAM_BIN_0 :: BIN [18:00] */
#define BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_0_BIN_MASK                 0x0007ffff
#define BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_0_BIN_SHIFT                0
#define BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_0_BIN_DEFAULT              0x00000000

/***************************************************************************
 *IT_HISTOGRAM_BIN_1 - Inverse Telecine Histogram Bin 1
 ***************************************************************************/
/* MDI_FCN_0 :: IT_HISTOGRAM_BIN_1 :: reserved0 [31:19] */
#define BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_1_reserved0_MASK           0xfff80000
#define BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_1_reserved0_SHIFT          19

/* MDI_FCN_0 :: IT_HISTOGRAM_BIN_1 :: BIN [18:00] */
#define BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_1_BIN_MASK                 0x0007ffff
#define BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_1_BIN_SHIFT                0
#define BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_1_BIN_DEFAULT              0x00000000

/***************************************************************************
 *IT_HISTOGRAM_BIN_2 - Inverse Telecine Histogram Bin 2
 ***************************************************************************/
/* MDI_FCN_0 :: IT_HISTOGRAM_BIN_2 :: reserved0 [31:19] */
#define BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_2_reserved0_MASK           0xfff80000
#define BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_2_reserved0_SHIFT          19

/* MDI_FCN_0 :: IT_HISTOGRAM_BIN_2 :: BIN [18:00] */
#define BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_2_BIN_MASK                 0x0007ffff
#define BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_2_BIN_SHIFT                0
#define BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_2_BIN_DEFAULT              0x00000000

/***************************************************************************
 *IT_HISTOGRAM_BIN_3 - Inverse Telecine Histogram Bin 3
 ***************************************************************************/
/* MDI_FCN_0 :: IT_HISTOGRAM_BIN_3 :: reserved0 [31:19] */
#define BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_3_reserved0_MASK           0xfff80000
#define BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_3_reserved0_SHIFT          19

/* MDI_FCN_0 :: IT_HISTOGRAM_BIN_3 :: BIN [18:00] */
#define BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_3_BIN_MASK                 0x0007ffff
#define BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_3_BIN_SHIFT                0
#define BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_3_BIN_DEFAULT              0x00000000

/***************************************************************************
 *IT_HISTOGRAM_BIN_4 - Inverse Telecine Histogram Bin 4
 ***************************************************************************/
/* MDI_FCN_0 :: IT_HISTOGRAM_BIN_4 :: reserved0 [31:19] */
#define BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_4_reserved0_MASK           0xfff80000
#define BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_4_reserved0_SHIFT          19

/* MDI_FCN_0 :: IT_HISTOGRAM_BIN_4 :: BIN [18:00] */
#define BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_4_BIN_MASK                 0x0007ffff
#define BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_4_BIN_SHIFT                0
#define BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_4_BIN_DEFAULT              0x00000000

/***************************************************************************
 *IT_FRAME_UNEXPECTED_MOTION_0 - Inverse Telecine Frame Unexpected Motion 0
 ***************************************************************************/
/* MDI_FCN_0 :: IT_FRAME_UNEXPECTED_MOTION_0 :: reserved0 [31:22] */
#define BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_0_reserved0_MASK 0xffc00000
#define BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_0_reserved0_SHIFT 22

/* MDI_FCN_0 :: IT_FRAME_UNEXPECTED_MOTION_0 :: VALUE [21:00] */
#define BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_0_VALUE_MASK     0x003fffff
#define BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_0_VALUE_SHIFT    0
#define BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_0_VALUE_DEFAULT  0x00000000

/***************************************************************************
 *IT_FRAME_UNEXPECTED_MOTION_1 - Inverse Telecine Frame Unexpected Motion 1
 ***************************************************************************/
/* MDI_FCN_0 :: IT_FRAME_UNEXPECTED_MOTION_1 :: reserved0 [31:22] */
#define BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_1_reserved0_MASK 0xffc00000
#define BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_1_reserved0_SHIFT 22

/* MDI_FCN_0 :: IT_FRAME_UNEXPECTED_MOTION_1 :: VALUE [21:00] */
#define BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_1_VALUE_MASK     0x003fffff
#define BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_1_VALUE_SHIFT    0
#define BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_1_VALUE_DEFAULT  0x00000000

/***************************************************************************
 *IT_FRAME_UNEXPECTED_MOTION_2 - Inverse Telecine Frame Unexpected Motion 2
 ***************************************************************************/
/* MDI_FCN_0 :: IT_FRAME_UNEXPECTED_MOTION_2 :: reserved0 [31:22] */
#define BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_2_reserved0_MASK 0xffc00000
#define BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_2_reserved0_SHIFT 22

/* MDI_FCN_0 :: IT_FRAME_UNEXPECTED_MOTION_2 :: VALUE [21:00] */
#define BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_2_VALUE_MASK     0x003fffff
#define BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_2_VALUE_SHIFT    0
#define BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_2_VALUE_DEFAULT  0x00000000

/***************************************************************************
 *IT_FRAME_UNEXPECTED_MOTION_3 - Inverse Telecine Frame Unexpected Motion 3
 ***************************************************************************/
/* MDI_FCN_0 :: IT_FRAME_UNEXPECTED_MOTION_3 :: reserved0 [31:22] */
#define BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_3_reserved0_MASK 0xffc00000
#define BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_3_reserved0_SHIFT 22

/* MDI_FCN_0 :: IT_FRAME_UNEXPECTED_MOTION_3 :: VALUE [21:00] */
#define BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_3_VALUE_MASK     0x003fffff
#define BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_3_VALUE_SHIFT    0
#define BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_3_VALUE_DEFAULT  0x00000000

/***************************************************************************
 *IT_FRAME_UNEXPECTED_MOTION_4 - Inverse Telecine Frame Unexpected Motion 4
 ***************************************************************************/
/* MDI_FCN_0 :: IT_FRAME_UNEXPECTED_MOTION_4 :: reserved0 [31:22] */
#define BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_4_reserved0_MASK 0xffc00000
#define BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_4_reserved0_SHIFT 22

/* MDI_FCN_0 :: IT_FRAME_UNEXPECTED_MOTION_4 :: VALUE [21:00] */
#define BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_4_VALUE_MASK     0x003fffff
#define BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_4_VALUE_SHIFT    0
#define BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_4_VALUE_DEFAULT  0x00000000

/***************************************************************************
 *DEBUG_IT_REV22_PHASE_0_COUNTER - Inverse Telecine Reverse 2:2 Phase 0 Correlation Counter
 ***************************************************************************/
/* MDI_FCN_0 :: DEBUG_IT_REV22_PHASE_0_COUNTER :: reserved0 [31:11] */
#define BCHP_MDI_FCN_0_DEBUG_IT_REV22_PHASE_0_COUNTER_reserved0_MASK 0xfffff800
#define BCHP_MDI_FCN_0_DEBUG_IT_REV22_PHASE_0_COUNTER_reserved0_SHIFT 11

/* MDI_FCN_0 :: DEBUG_IT_REV22_PHASE_0_COUNTER :: VALUE [10:00] */
#define BCHP_MDI_FCN_0_DEBUG_IT_REV22_PHASE_0_COUNTER_VALUE_MASK   0x000007ff
#define BCHP_MDI_FCN_0_DEBUG_IT_REV22_PHASE_0_COUNTER_VALUE_SHIFT  0
#define BCHP_MDI_FCN_0_DEBUG_IT_REV22_PHASE_0_COUNTER_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *DEBUG_IT_REV22_PHASE_1_COUNTER - Inverse Telecine Reverse 2:2 Phase 1 Correlation Counter
 ***************************************************************************/
/* MDI_FCN_0 :: DEBUG_IT_REV22_PHASE_1_COUNTER :: reserved0 [31:11] */
#define BCHP_MDI_FCN_0_DEBUG_IT_REV22_PHASE_1_COUNTER_reserved0_MASK 0xfffff800
#define BCHP_MDI_FCN_0_DEBUG_IT_REV22_PHASE_1_COUNTER_reserved0_SHIFT 11

/* MDI_FCN_0 :: DEBUG_IT_REV22_PHASE_1_COUNTER :: VALUE [10:00] */
#define BCHP_MDI_FCN_0_DEBUG_IT_REV22_PHASE_1_COUNTER_VALUE_MASK   0x000007ff
#define BCHP_MDI_FCN_0_DEBUG_IT_REV22_PHASE_1_COUNTER_VALUE_SHIFT  0
#define BCHP_MDI_FCN_0_DEBUG_IT_REV22_PHASE_1_COUNTER_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *IT_PCC_LUMA_BWD - Inverse Telecine Polarity-Change Luma BWD Count
 ***************************************************************************/
/* MDI_FCN_0 :: IT_PCC_LUMA_BWD :: reserved0 [31:18] */
#define BCHP_MDI_FCN_0_IT_PCC_LUMA_BWD_reserved0_MASK              0xfffc0000
#define BCHP_MDI_FCN_0_IT_PCC_LUMA_BWD_reserved0_SHIFT             18

/* MDI_FCN_0 :: IT_PCC_LUMA_BWD :: VALUE [17:00] */
#define BCHP_MDI_FCN_0_IT_PCC_LUMA_BWD_VALUE_MASK                  0x0003ffff
#define BCHP_MDI_FCN_0_IT_PCC_LUMA_BWD_VALUE_SHIFT                 0
#define BCHP_MDI_FCN_0_IT_PCC_LUMA_BWD_VALUE_DEFAULT               0x00000000

/***************************************************************************
 *IT_PCC_LUMA_BBWD - Inverse Telecine Polarity-Change Luma BBWD Count
 ***************************************************************************/
/* MDI_FCN_0 :: IT_PCC_LUMA_BBWD :: reserved0 [31:18] */
#define BCHP_MDI_FCN_0_IT_PCC_LUMA_BBWD_reserved0_MASK             0xfffc0000
#define BCHP_MDI_FCN_0_IT_PCC_LUMA_BBWD_reserved0_SHIFT            18

/* MDI_FCN_0 :: IT_PCC_LUMA_BBWD :: VALUE [17:00] */
#define BCHP_MDI_FCN_0_IT_PCC_LUMA_BBWD_VALUE_MASK                 0x0003ffff
#define BCHP_MDI_FCN_0_IT_PCC_LUMA_BBWD_VALUE_SHIFT                0
#define BCHP_MDI_FCN_0_IT_PCC_LUMA_BBWD_VALUE_DEFAULT              0x00000000

/***************************************************************************
 *IT_BAD_22_PHASE_DETECT - Inverse Bad 2:2 Phase Detection Counter
 ***************************************************************************/
/* MDI_FCN_0 :: IT_BAD_22_PHASE_DETECT :: reserved0 [31:18] */
#define BCHP_MDI_FCN_0_IT_BAD_22_PHASE_DETECT_reserved0_MASK       0xfffc0000
#define BCHP_MDI_FCN_0_IT_BAD_22_PHASE_DETECT_reserved0_SHIFT      18

/* MDI_FCN_0 :: IT_BAD_22_PHASE_DETECT :: VALUE [17:00] */
#define BCHP_MDI_FCN_0_IT_BAD_22_PHASE_DETECT_VALUE_MASK           0x0003ffff
#define BCHP_MDI_FCN_0_IT_BAD_22_PHASE_DETECT_VALUE_SHIFT          0
#define BCHP_MDI_FCN_0_IT_BAD_22_PHASE_DETECT_VALUE_DEFAULT        0x00000000

/***************************************************************************
 *DEBUG_CURRENT_FIELD_CONTROL_0 - Current Field Control set 0
 ***************************************************************************/
/* MDI_FCN_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: reserved0 [31:29] */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_reserved0_MASK 0xe0000000
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_reserved0_SHIFT 29

/* MDI_FCN_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: PDB_LOW_DELAY_MODE [28:28] */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_PDB_LOW_DELAY_MODE_MASK 0x10000000
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_PDB_LOW_DELAY_MODE_SHIFT 28
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_PDB_LOW_DELAY_MODE_DEFAULT 0x00000000
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_PDB_LOW_DELAY_MODE_NORMAL_DELAY 0
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_PDB_LOW_DELAY_MODE_LOW_DELAY 1

/* MDI_FCN_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: reserved1 [27:25] */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_reserved1_MASK 0x0e000000
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_reserved1_SHIFT 25

/* MDI_FCN_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: PDB_HARDSTART [24:24] */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_PDB_HARDSTART_MASK 0x01000000
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_PDB_HARDSTART_SHIFT 24
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_PDB_HARDSTART_DEFAULT 0x00000000
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_PDB_HARDSTART_OFF 0
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_PDB_HARDSTART_ON 1

/* MDI_FCN_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: FORCE_SPATIAL [23:23] */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_SPATIAL_MASK 0x00800000
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_SPATIAL_SHIFT 23
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_SPATIAL_DEFAULT 0x00000000
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_SPATIAL_OFF 0
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_SPATIAL_ON 1

/* MDI_FCN_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: FORCE_FLUSH [22:22] */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_FLUSH_MASK 0x00400000
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_FLUSH_SHIFT 22
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_FLUSH_DEFAULT 0x00000000
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_FLUSH_OFF 0
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_FLUSH_ON 1

/* MDI_FCN_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: FIELD_J_TYPE [21:21] */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_TYPE_MASK 0x00200000
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_TYPE_SHIFT 21
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_TYPE_DEFAULT 0x00000000
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_TYPE_TOP 0
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_TYPE_BOTTOM 1

/* MDI_FCN_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: FORCE_CONST_COLOR [20:20] */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_CONST_COLOR_MASK 0x00100000
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_CONST_COLOR_SHIFT 20
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_CONST_COLOR_DEFAULT 0x00000000
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_CONST_COLOR_OFF 0
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_CONST_COLOR_ON 1

/* MDI_FCN_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: reserved2 [19:00] */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_reserved2_MASK 0x000fffff
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_0_reserved2_SHIFT 0

/***************************************************************************
 *DEBUG_CURRENT_FIELD_CONTROL_1 - Current Field Control set 1
 ***************************************************************************/
/* MDI_FCN_0 :: DEBUG_CURRENT_FIELD_CONTROL_1 :: reserved0 [31:26] */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_reserved0_MASK 0xfc000000
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_reserved0_SHIFT 26

/* MDI_FCN_0 :: DEBUG_CURRENT_FIELD_CONTROL_1 :: PIXEL_FEED_J_ENABLE [25:25] */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_PIXEL_FEED_J_ENABLE_MASK 0x02000000
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_PIXEL_FEED_J_ENABLE_SHIFT 25
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_PIXEL_FEED_J_ENABLE_DEFAULT 0x00000001
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_PIXEL_FEED_J_ENABLE_OFF 0
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_PIXEL_FEED_J_ENABLE_ON 1

/* MDI_FCN_0 :: DEBUG_CURRENT_FIELD_CONTROL_1 :: PIXEL_FEED_G_ENABLE [24:24] */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_PIXEL_FEED_G_ENABLE_MASK 0x01000000
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_PIXEL_FEED_G_ENABLE_SHIFT 24
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_PIXEL_FEED_G_ENABLE_DEFAULT 0x00000001
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_PIXEL_FEED_G_ENABLE_OFF 0
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_PIXEL_FEED_G_ENABLE_ON 1

/* MDI_FCN_0 :: DEBUG_CURRENT_FIELD_CONTROL_1 :: reserved1 [23:22] */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_reserved1_MASK 0x00c00000
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_reserved1_SHIFT 22

/* MDI_FCN_0 :: DEBUG_CURRENT_FIELD_CONTROL_1 :: FIELD_CAPTURE [21:20] */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_FIELD_CAPTURE_MASK 0x00300000
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_FIELD_CAPTURE_SHIFT 20
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_FIELD_CAPTURE_DEFAULT 0x00000000
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_FIELD_CAPTURE_FIELD_0_ADDR 0
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_FIELD_CAPTURE_FIELD_1_ADDR 1
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_FIELD_CAPTURE_FIELD_2_ADDR 2
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_FIELD_CAPTURE_FIELD_3_ADDR 3

/* MDI_FCN_0 :: DEBUG_CURRENT_FIELD_CONTROL_1 :: FIELD_FEED_J [19:18] */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_FIELD_FEED_J_MASK 0x000c0000
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_FIELD_FEED_J_SHIFT 18
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_FIELD_FEED_J_DEFAULT 0x00000001
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_FIELD_FEED_J_FIELD_0_ADDR 0
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_FIELD_FEED_J_FIELD_1_ADDR 1
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_FIELD_FEED_J_FIELD_2_ADDR 2
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_FIELD_FEED_J_FIELD_3_ADDR 3

/* MDI_FCN_0 :: DEBUG_CURRENT_FIELD_CONTROL_1 :: FIELD_FEED_G [17:16] */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_FIELD_FEED_G_MASK 0x00030000
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_FIELD_FEED_G_SHIFT 16
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_FIELD_FEED_G_DEFAULT 0x00000002
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_FIELD_FEED_G_FIELD_0_ADDR 0
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_FIELD_FEED_G_FIELD_1_ADDR 1
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_FIELD_FEED_G_FIELD_2_ADDR 2
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_FIELD_FEED_G_FIELD_3_ADDR 3

/* MDI_FCN_0 :: DEBUG_CURRENT_FIELD_CONTROL_1 :: reserved2 [15:12] */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_reserved2_MASK 0x0000f000
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_reserved2_SHIFT 12

/* MDI_FCN_0 :: DEBUG_CURRENT_FIELD_CONTROL_1 :: QM_WRITE_ENABLE [11:11] */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_WRITE_ENABLE_MASK 0x00000800
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_WRITE_ENABLE_SHIFT 11
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_WRITE_ENABLE_DEFAULT 0x00000000
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_WRITE_ENABLE_OFF 0
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_WRITE_ENABLE_ON 1

/* MDI_FCN_0 :: DEBUG_CURRENT_FIELD_CONTROL_1 :: QM_FEED_K2_ENABLE [10:10] */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_K2_ENABLE_MASK 0x00000400
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_K2_ENABLE_SHIFT 10
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_K2_ENABLE_DEFAULT 0x00000000
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_K2_ENABLE_OFF 0
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_K2_ENABLE_ON 1

/* MDI_FCN_0 :: DEBUG_CURRENT_FIELD_CONTROL_1 :: QM_FEED_K_ENABLE [09:09] */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_K_ENABLE_MASK 0x00000200
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_K_ENABLE_SHIFT 9
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_K_ENABLE_DEFAULT 0x00000000
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_K_ENABLE_OFF 0
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_K_ENABLE_ON 1

/* MDI_FCN_0 :: DEBUG_CURRENT_FIELD_CONTROL_1 :: QM_FEED_L2_ENABLE [08:08] */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_L2_ENABLE_MASK 0x00000100
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_L2_ENABLE_SHIFT 8
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_L2_ENABLE_DEFAULT 0x00000000
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_L2_ENABLE_OFF 0
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_L2_ENABLE_ON 1

/* MDI_FCN_0 :: DEBUG_CURRENT_FIELD_CONTROL_1 :: QM_CAPTURE [07:06] */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_CAPTURE_MASK 0x000000c0
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_CAPTURE_SHIFT 6
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_CAPTURE_DEFAULT 0x00000000
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_CAPTURE_FIELD_0_ADDR 0
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_CAPTURE_FIELD_1_ADDR 1
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_CAPTURE_FIELD_2_ADDR 2
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_CAPTURE_FIELD_3_ADDR 3

/* MDI_FCN_0 :: DEBUG_CURRENT_FIELD_CONTROL_1 :: QM_FEED_K2 [05:04] */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_K2_MASK 0x00000030
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_K2_SHIFT 4
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_K2_DEFAULT 0x00000001
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_K2_FIELD_0_ADDR 0
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_K2_FIELD_1_ADDR 1
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_K2_FIELD_2_ADDR 2
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_K2_FIELD_3_ADDR 3

/* MDI_FCN_0 :: DEBUG_CURRENT_FIELD_CONTROL_1 :: QM_FEED_K [03:02] */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_K_MASK 0x0000000c
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_K_SHIFT 2
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_K_DEFAULT 0x00000002
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_K_FIELD_0_ADDR 0
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_K_FIELD_1_ADDR 1
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_K_FIELD_2_ADDR 2
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_K_FIELD_3_ADDR 3

/* MDI_FCN_0 :: DEBUG_CURRENT_FIELD_CONTROL_1 :: QM_FEED_L2 [01:00] */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_L2_MASK 0x00000003
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_L2_SHIFT 0
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_L2_DEFAULT 0x00000003
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_L2_FIELD_0_ADDR 0
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_L2_FIELD_1_ADDR 1
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_L2_FIELD_2_ADDR 2
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_1_QM_FEED_L2_FIELD_3_ADDR 3

/***************************************************************************
 *DEBUG_CURRENT_FIELD_CONTROL_2 - Current Field Control set 2
 ***************************************************************************/
/* MDI_FCN_0 :: DEBUG_CURRENT_FIELD_CONTROL_2 :: reserved0 [31:09] */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_2_reserved0_MASK 0xfffffe00
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_2_reserved0_SHIFT 9

/* MDI_FCN_0 :: DEBUG_CURRENT_FIELD_CONTROL_2 :: IT_DEBUG_MODE_FORCE [08:08] */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_2_IT_DEBUG_MODE_FORCE_MASK 0x00000100
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_2_IT_DEBUG_MODE_FORCE_SHIFT 8
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_2_IT_DEBUG_MODE_FORCE_DEFAULT 0x00000000
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_2_IT_DEBUG_MODE_FORCE_OFF 0
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_2_IT_DEBUG_MODE_FORCE_ON 1

/* MDI_FCN_0 :: DEBUG_CURRENT_FIELD_CONTROL_2 :: IT_MODE_SEL [07:06] */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_2_IT_MODE_SEL_MASK 0x000000c0
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_2_IT_MODE_SEL_SHIFT 6
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_2_IT_MODE_SEL_DEFAULT 0x00000000
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_2_IT_MODE_SEL_OFF 0
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_2_IT_MODE_SEL_FWD 1
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_2_IT_MODE_SEL_BWD 2
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_2_IT_MODE_SEL_AVG 3

/* MDI_FCN_0 :: DEBUG_CURRENT_FIELD_CONTROL_2 :: reserved1 [05:04] */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_2_reserved1_MASK 0x00000030
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_2_reserved1_SHIFT 4

/* MDI_FCN_0 :: DEBUG_CURRENT_FIELD_CONTROL_2 :: IT_OBTS_MAP [03:00] */
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_2_IT_OBTS_MAP_MASK 0x0000000f
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_2_IT_OBTS_MAP_SHIFT 0
#define BCHP_MDI_FCN_0_DEBUG_CURRENT_FIELD_CONTROL_2_IT_OBTS_MAP_DEFAULT 0x00000000

/***************************************************************************
 *IT_FIELD_PHASE_CALC_CONTROL_0 - Inverse Telecine Field Phase Calculation Control Set 0
 ***************************************************************************/
/* MDI_FCN_0 :: IT_FIELD_PHASE_CALC_CONTROL_0 :: reserved0 [31:28] */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_0_reserved0_MASK 0xf0000000
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_0_reserved0_SHIFT 28

/* MDI_FCN_0 :: IT_FIELD_PHASE_CALC_CONTROL_0 :: REV32_PHASE_MATCH_THRESH [27:24] */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_PHASE_MATCH_THRESH_MASK 0x0f000000
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_PHASE_MATCH_THRESH_SHIFT 24
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_PHASE_MATCH_THRESH_DEFAULT 0x00000004

/* MDI_FCN_0 :: IT_FIELD_PHASE_CALC_CONTROL_0 :: reserved1 [23:23] */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_0_reserved1_MASK 0x00800000
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_0_reserved1_SHIFT 23

/* MDI_FCN_0 :: IT_FIELD_PHASE_CALC_CONTROL_0 :: REV32_ENTER_LOCK_LEVEL [22:12] */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_ENTER_LOCK_LEVEL_MASK 0x007ff000
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_ENTER_LOCK_LEVEL_SHIFT 12
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_ENTER_LOCK_LEVEL_DEFAULT 0x00000006

/* MDI_FCN_0 :: IT_FIELD_PHASE_CALC_CONTROL_0 :: reserved2 [11:11] */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_0_reserved2_MASK 0x00000800
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_0_reserved2_SHIFT 11

/* MDI_FCN_0 :: IT_FIELD_PHASE_CALC_CONTROL_0 :: REV32_EXIT_LOCK_LEVEL [10:00] */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_EXIT_LOCK_LEVEL_MASK 0x000007ff
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_EXIT_LOCK_LEVEL_SHIFT 0
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_EXIT_LOCK_LEVEL_DEFAULT 0x00000005

/***************************************************************************
 *IT_FIELD_PHASE_CALC_CONTROL_1 - Inverse Telecine Field Phase Calculation Control Set 1
 ***************************************************************************/
/* MDI_FCN_0 :: IT_FIELD_PHASE_CALC_CONTROL_1 :: REV32_REPF_VETO_LEVEL [31:16] */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_1_REV32_REPF_VETO_LEVEL_MASK 0xffff0000
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_1_REV32_REPF_VETO_LEVEL_SHIFT 16
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_1_REV32_REPF_VETO_LEVEL_DEFAULT 0x00000271

/* MDI_FCN_0 :: IT_FIELD_PHASE_CALC_CONTROL_1 :: reserved0 [15:00] */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_1_reserved0_MASK 0x0000ffff
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_1_reserved0_SHIFT 0

/***************************************************************************
 *IT_FIELD_PHASE_CALC_CONTROL_2 - Inverse Telecine Field Phase Calculation Control Set 2
 ***************************************************************************/
/* MDI_FCN_0 :: IT_FIELD_PHASE_CALC_CONTROL_2 :: reserved0 [31:27] */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_2_reserved0_MASK 0xf8000000
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_2_reserved0_SHIFT 27

/* MDI_FCN_0 :: IT_FIELD_PHASE_CALC_CONTROL_2 :: REV32_LOCK_SAT_LEVEL [26:16] */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_2_REV32_LOCK_SAT_LEVEL_MASK 0x07ff0000
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_2_REV32_LOCK_SAT_LEVEL_SHIFT 16
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_2_REV32_LOCK_SAT_LEVEL_DEFAULT 0x0000000c

/* MDI_FCN_0 :: IT_FIELD_PHASE_CALC_CONTROL_2 :: REV32_BAD_EDIT_LEVEL [15:00] */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_2_REV32_BAD_EDIT_LEVEL_MASK 0x0000ffff
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_2_REV32_BAD_EDIT_LEVEL_SHIFT 0
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_2_REV32_BAD_EDIT_LEVEL_DEFAULT 0x00000927

/***************************************************************************
 *IT_FIELD_PHASE_CALC_CONTROL_3 - Inverse Telecine Field Phase Calculation Control Set 3
 ***************************************************************************/
/* MDI_FCN_0 :: IT_FIELD_PHASE_CALC_CONTROL_3 :: reserved0 [31:28] */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_3_reserved0_MASK 0xf0000000
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_3_reserved0_SHIFT 28

/* MDI_FCN_0 :: IT_FIELD_PHASE_CALC_CONTROL_3 :: REV22_NONMATCH_MATCH_RATIO [27:24] */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_3_REV22_NONMATCH_MATCH_RATIO_MASK 0x0f000000
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_3_REV22_NONMATCH_MATCH_RATIO_SHIFT 24
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_3_REV22_NONMATCH_MATCH_RATIO_DEFAULT 0x00000008

/* MDI_FCN_0 :: IT_FIELD_PHASE_CALC_CONTROL_3 :: reserved1 [23:23] */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_3_reserved1_MASK 0x00800000
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_3_reserved1_SHIFT 23

/* MDI_FCN_0 :: IT_FIELD_PHASE_CALC_CONTROL_3 :: REV22_ENTER_LOCK_LEVEL [22:12] */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_3_REV22_ENTER_LOCK_LEVEL_MASK 0x007ff000
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_3_REV22_ENTER_LOCK_LEVEL_SHIFT 12
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_3_REV22_ENTER_LOCK_LEVEL_DEFAULT 0x00000019

/* MDI_FCN_0 :: IT_FIELD_PHASE_CALC_CONTROL_3 :: reserved2 [11:11] */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_3_reserved2_MASK 0x00000800
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_3_reserved2_SHIFT 11

/* MDI_FCN_0 :: IT_FIELD_PHASE_CALC_CONTROL_3 :: REV22_EXIT_LOCK_LEVEL [10:00] */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_3_REV22_EXIT_LOCK_LEVEL_MASK 0x000007ff
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_3_REV22_EXIT_LOCK_LEVEL_SHIFT 0
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_3_REV22_EXIT_LOCK_LEVEL_DEFAULT 0x00000014

/***************************************************************************
 *IT_FIELD_PHASE_CALC_CONTROL_4 - Inverse Telecine Field Phase Calculation Control Set 4
 ***************************************************************************/
/* MDI_FCN_0 :: IT_FIELD_PHASE_CALC_CONTROL_4 :: reserved0 [31:27] */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_4_reserved0_MASK 0xf8000000
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_4_reserved0_SHIFT 27

/* MDI_FCN_0 :: IT_FIELD_PHASE_CALC_CONTROL_4 :: REV22_LOCK_SAT_LEVEL [26:16] */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_4_REV22_LOCK_SAT_LEVEL_MASK 0x07ff0000
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_4_REV22_LOCK_SAT_LEVEL_SHIFT 16
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_4_REV22_LOCK_SAT_LEVEL_DEFAULT 0x00000020

/* MDI_FCN_0 :: IT_FIELD_PHASE_CALC_CONTROL_4 :: reserved1 [15:02] */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_4_reserved1_MASK 0x0000fffc
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_4_reserved1_SHIFT 2

/* MDI_FCN_0 :: IT_FIELD_PHASE_CALC_CONTROL_4 :: BAD_EDIT_DETECT_ENABLE [01:01] */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_4_BAD_EDIT_DETECT_ENABLE_MASK 0x00000002
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_4_BAD_EDIT_DETECT_ENABLE_SHIFT 1
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_4_BAD_EDIT_DETECT_ENABLE_DEFAULT 0x00000001
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_4_BAD_EDIT_DETECT_ENABLE_OFF 0
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_4_BAD_EDIT_DETECT_ENABLE_ON 1

/* MDI_FCN_0 :: IT_FIELD_PHASE_CALC_CONTROL_4 :: reserved2 [00:00] */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_4_reserved2_MASK 0x00000001
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_4_reserved2_SHIFT 0

/***************************************************************************
 *IT_FIELD_PHASE_CALC_CONTROL_5 - Inverse Telecine Field Phase Calculation Control Set 5
 ***************************************************************************/
/* MDI_FCN_0 :: IT_FIELD_PHASE_CALC_CONTROL_5 :: reserved0 [31:26] */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_5_reserved0_MASK 0xfc000000
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_5_reserved0_SHIFT 26

/* MDI_FCN_0 :: IT_FIELD_PHASE_CALC_CONTROL_5 :: REV22_UPPER_MATCH_THRESH [25:16] */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_5_REV22_UPPER_MATCH_THRESH_MASK 0x03ff0000
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_5_REV22_UPPER_MATCH_THRESH_SHIFT 16
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_5_REV22_UPPER_MATCH_THRESH_DEFAULT 0x00000271

/* MDI_FCN_0 :: IT_FIELD_PHASE_CALC_CONTROL_5 :: reserved1 [15:10] */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_5_reserved1_MASK 0x0000fc00
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_5_reserved1_SHIFT 10

/* MDI_FCN_0 :: IT_FIELD_PHASE_CALC_CONTROL_5 :: REV22_LOWER_NONMATCH_THRESH [09:00] */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_5_REV22_LOWER_NONMATCH_THRESH_MASK 0x000003ff
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_5_REV22_LOWER_NONMATCH_THRESH_SHIFT 0
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_5_REV22_LOWER_NONMATCH_THRESH_DEFAULT 0x000001d4

/***************************************************************************
 *IT_FIELD_PHASE_CALC_CONTROL_8 - Inverse Telecine Field Phase Calculation Control Set 8
 ***************************************************************************/
/* MDI_FCN_0 :: IT_FIELD_PHASE_CALC_CONTROL_8 :: REV32_MIN_SIGMA_RANGE [31:16] */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_8_REV32_MIN_SIGMA_RANGE_MASK 0xffff0000
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_8_REV32_MIN_SIGMA_RANGE_SHIFT 16
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_8_REV32_MIN_SIGMA_RANGE_DEFAULT 0x00000000

/* MDI_FCN_0 :: IT_FIELD_PHASE_CALC_CONTROL_8 :: reserved0 [15:08] */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_8_reserved0_MASK 0x0000ff00
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_8_reserved0_SHIFT 8

/* MDI_FCN_0 :: IT_FIELD_PHASE_CALC_CONTROL_8 :: REV32_LOCK_SAT_THRESH [07:00] */
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_8_REV32_LOCK_SAT_THRESH_MASK 0x000000ff
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_8_REV32_LOCK_SAT_THRESH_SHIFT 0
#define BCHP_MDI_FCN_0_IT_FIELD_PHASE_CALC_CONTROL_8_REV32_LOCK_SAT_THRESH_DEFAULT 0x00000008

/***************************************************************************
 *IT_OUTPUT_CONTROL - Inverse Telecine Output Control
 ***************************************************************************/
/* MDI_FCN_0 :: IT_OUTPUT_CONTROL :: reserved0 [31:24] */
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_reserved0_MASK            0xff000000
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_reserved0_SHIFT           24

/* MDI_FCN_0 :: IT_OUTPUT_CONTROL :: LOOPS_RESET [23:22] */
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_LOOPS_RESET_MASK          0x00c00000
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_LOOPS_RESET_SHIFT         22
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_LOOPS_RESET_DEFAULT       0x00000000
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_LOOPS_RESET_NEITHER       0
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_LOOPS_RESET_REV32         1
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_LOOPS_RESET_REV22         2
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_LOOPS_RESET_BOTH          3

/* MDI_FCN_0 :: IT_OUTPUT_CONTROL :: reserved1 [21:17] */
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_reserved1_MASK            0x003e0000
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_reserved1_SHIFT           17

/* MDI_FCN_0 :: IT_OUTPUT_CONTROL :: REV22_LOCKED [16:16] */
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_REV22_LOCKED_MASK         0x00010000
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_REV22_LOCKED_SHIFT        16
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_REV22_LOCKED_DEFAULT      0x00000000

/* MDI_FCN_0 :: IT_OUTPUT_CONTROL :: reserved2 [15:14] */
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_reserved2_MASK            0x0000c000
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_reserved2_SHIFT           14

/* MDI_FCN_0 :: IT_OUTPUT_CONTROL :: REV22_FIELD_PHASE [13:13] */
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_REV22_FIELD_PHASE_MASK    0x00002000
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_REV22_FIELD_PHASE_SHIFT   13
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_REV22_FIELD_PHASE_DEFAULT 0x00000000

/* MDI_FCN_0 :: IT_OUTPUT_CONTROL :: AUTOREV22_ENABLE [12:12] */
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_AUTOREV22_ENABLE_MASK     0x00001000
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_AUTOREV22_ENABLE_SHIFT    12
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_AUTOREV22_ENABLE_DEFAULT  0x00000001
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_AUTOREV22_ENABLE_OFF      0
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_AUTOREV22_ENABLE_ON       1

/* MDI_FCN_0 :: IT_OUTPUT_CONTROL :: reserved3 [11:09] */
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_reserved3_MASK            0x00000e00
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_reserved3_SHIFT           9

/* MDI_FCN_0 :: IT_OUTPUT_CONTROL :: REV32_LOCKED [08:08] */
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_REV32_LOCKED_MASK         0x00000100
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_REV32_LOCKED_SHIFT        8
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_REV32_LOCKED_DEFAULT      0x00000000

/* MDI_FCN_0 :: IT_OUTPUT_CONTROL :: reserved4 [07:04] */
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_reserved4_MASK            0x000000f0
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_reserved4_SHIFT           4

/* MDI_FCN_0 :: IT_OUTPUT_CONTROL :: REV32_FIELD_PHASE [03:01] */
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_MASK    0x0000000e
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_SHIFT   1
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_DEFAULT 0x00000000
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_PHASE_0 0
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_PHASE_1 1
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_PHASE_2 2
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_PHASE_3 3
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_PHASE_4 4
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_RESERVED_5 5
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_RESERVED_6 6
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_RESERVED_7 7

/* MDI_FCN_0 :: IT_OUTPUT_CONTROL :: AUTOREV32_ENABLE [00:00] */
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_AUTOREV32_ENABLE_MASK     0x00000001
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_AUTOREV32_ENABLE_SHIFT    0
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_AUTOREV32_ENABLE_DEFAULT  0x00000001
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_AUTOREV32_ENABLE_OFF      0
#define BCHP_MDI_FCN_0_IT_OUTPUT_CONTROL_AUTOREV32_ENABLE_ON       1

/***************************************************************************
 *OBTS_DECAY - OBTS Decay
 ***************************************************************************/
/* MDI_FCN_0 :: OBTS_DECAY :: reserved0 [31:10] */
#define BCHP_MDI_FCN_0_OBTS_DECAY_reserved0_MASK                   0xfffffc00
#define BCHP_MDI_FCN_0_OBTS_DECAY_reserved0_SHIFT                  10

/* MDI_FCN_0 :: OBTS_DECAY :: VALUE [09:00] */
#define BCHP_MDI_FCN_0_OBTS_DECAY_VALUE_MASK                       0x000003ff
#define BCHP_MDI_FCN_0_OBTS_DECAY_VALUE_SHIFT                      0
#define BCHP_MDI_FCN_0_OBTS_DECAY_VALUE_DEFAULT                    0x00000008

/***************************************************************************
 *OBTS_HOLDOFF - OBTS Hold Off
 ***************************************************************************/
/* MDI_FCN_0 :: OBTS_HOLDOFF :: reserved0 [31:18] */
#define BCHP_MDI_FCN_0_OBTS_HOLDOFF_reserved0_MASK                 0xfffc0000
#define BCHP_MDI_FCN_0_OBTS_HOLDOFF_reserved0_SHIFT                18

/* MDI_FCN_0 :: OBTS_HOLDOFF :: VALUE [17:00] */
#define BCHP_MDI_FCN_0_OBTS_HOLDOFF_VALUE_MASK                     0x0003ffff
#define BCHP_MDI_FCN_0_OBTS_HOLDOFF_VALUE_SHIFT                    0
#define BCHP_MDI_FCN_0_OBTS_HOLDOFF_VALUE_DEFAULT                  0x00003840

/***************************************************************************
 *OBTS_MAX_HOLDOFF - OBTS Maximum Hold Off
 ***************************************************************************/
/* MDI_FCN_0 :: OBTS_MAX_HOLDOFF :: reserved0 [31:18] */
#define BCHP_MDI_FCN_0_OBTS_MAX_HOLDOFF_reserved0_MASK             0xfffc0000
#define BCHP_MDI_FCN_0_OBTS_MAX_HOLDOFF_reserved0_SHIFT            18

/* MDI_FCN_0 :: OBTS_MAX_HOLDOFF :: VALUE [17:00] */
#define BCHP_MDI_FCN_0_OBTS_MAX_HOLDOFF_VALUE_MASK                 0x0003ffff
#define BCHP_MDI_FCN_0_OBTS_MAX_HOLDOFF_VALUE_SHIFT                0
#define BCHP_MDI_FCN_0_OBTS_MAX_HOLDOFF_VALUE_DEFAULT              0x00023280

/***************************************************************************
 *OBTS_CONTROL - OBTS Control
 ***************************************************************************/
/* MDI_FCN_0 :: OBTS_CONTROL :: reserved0 [31:26] */
#define BCHP_MDI_FCN_0_OBTS_CONTROL_reserved0_MASK                 0xfc000000
#define BCHP_MDI_FCN_0_OBTS_CONTROL_reserved0_SHIFT                26

/* MDI_FCN_0 :: OBTS_CONTROL :: VIDEO_ENABLE [25:25] */
#define BCHP_MDI_FCN_0_OBTS_CONTROL_VIDEO_ENABLE_MASK              0x02000000
#define BCHP_MDI_FCN_0_OBTS_CONTROL_VIDEO_ENABLE_SHIFT             25
#define BCHP_MDI_FCN_0_OBTS_CONTROL_VIDEO_ENABLE_DEFAULT           0x00000001
#define BCHP_MDI_FCN_0_OBTS_CONTROL_VIDEO_ENABLE_OFF               0
#define BCHP_MDI_FCN_0_OBTS_CONTROL_VIDEO_ENABLE_ON                1

/* MDI_FCN_0 :: OBTS_CONTROL :: IT_ENABLE [24:24] */
#define BCHP_MDI_FCN_0_OBTS_CONTROL_IT_ENABLE_MASK                 0x01000000
#define BCHP_MDI_FCN_0_OBTS_CONTROL_IT_ENABLE_SHIFT                24
#define BCHP_MDI_FCN_0_OBTS_CONTROL_IT_ENABLE_DEFAULT              0x00000001
#define BCHP_MDI_FCN_0_OBTS_CONTROL_IT_ENABLE_OFF                  0
#define BCHP_MDI_FCN_0_OBTS_CONTROL_IT_ENABLE_ON                   1

/* MDI_FCN_0 :: OBTS_CONTROL :: OFFSET [23:20] */
#define BCHP_MDI_FCN_0_OBTS_CONTROL_OFFSET_MASK                    0x00f00000
#define BCHP_MDI_FCN_0_OBTS_CONTROL_OFFSET_SHIFT                   20
#define BCHP_MDI_FCN_0_OBTS_CONTROL_OFFSET_DEFAULT                 0x00000000

/* MDI_FCN_0 :: OBTS_CONTROL :: reserved1 [19:18] */
#define BCHP_MDI_FCN_0_OBTS_CONTROL_reserved1_MASK                 0x000c0000
#define BCHP_MDI_FCN_0_OBTS_CONTROL_reserved1_SHIFT                18

/* MDI_FCN_0 :: OBTS_CONTROL :: CORE [17:00] */
#define BCHP_MDI_FCN_0_OBTS_CONTROL_CORE_MASK                      0x0003ffff
#define BCHP_MDI_FCN_0_OBTS_CONTROL_CORE_SHIFT                     0
#define BCHP_MDI_FCN_0_OBTS_CONTROL_CORE_DEFAULT                   0x00007080

/***************************************************************************
 *MODE_CONTROL_0 - Operation Mode Set 0
 ***************************************************************************/
/* MDI_FCN_0 :: MODE_CONTROL_0 :: reserved0 [31:31] */
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_reserved0_MASK               0x80000000
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_reserved0_SHIFT              31

/* MDI_FCN_0 :: MODE_CONTROL_0 :: PIC_ALWAYS_AVAIL [30:30] */
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_PIC_ALWAYS_AVAIL_MASK        0x40000000
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_PIC_ALWAYS_AVAIL_SHIFT       30
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_PIC_ALWAYS_AVAIL_DEFAULT     0x00000000
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_PIC_ALWAYS_AVAIL_OFF         0
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_PIC_ALWAYS_AVAIL_ON          1

/* MDI_FCN_0 :: MODE_CONTROL_0 :: REV32_BAD_EDIT_PHASE_VETO [29:29] */
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_REV32_BAD_EDIT_PHASE_VETO_MASK 0x20000000
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_REV32_BAD_EDIT_PHASE_VETO_SHIFT 29
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_REV32_BAD_EDIT_PHASE_VETO_DEFAULT 0x00000001
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_REV32_BAD_EDIT_PHASE_VETO_OFF 0
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_REV32_BAD_EDIT_PHASE_VETO_ON 1

/* MDI_FCN_0 :: MODE_CONTROL_0 :: reserved1 [28:20] */
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_reserved1_MASK               0x1ff00000
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_reserved1_SHIFT              20

/* MDI_FCN_0 :: MODE_CONTROL_0 :: ALT_ENTER_LOCK_ENABLE [19:19] */
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_ALT_ENTER_LOCK_ENABLE_MASK   0x00080000
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_ALT_ENTER_LOCK_ENABLE_SHIFT  19
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_ALT_ENTER_LOCK_ENABLE_DEFAULT 0x00000000
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_ALT_ENTER_LOCK_ENABLE_OFF    0
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_ALT_ENTER_LOCK_ENABLE_ON     1

/* MDI_FCN_0 :: MODE_CONTROL_0 :: reserved2 [18:12] */
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_reserved2_MASK               0x0007f000
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_reserved2_SHIFT              12

/* MDI_FCN_0 :: MODE_CONTROL_0 :: BUFFER_SEL [11:11] */
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_BUFFER_SEL_MASK              0x00000800
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_BUFFER_SEL_SHIFT             11
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_BUFFER_SEL_DEFAULT           0x00000000

/* MDI_FCN_0 :: MODE_CONTROL_0 :: FIELD_STATE_UPDATE_SEL_0 [10:10] */
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_FIELD_STATE_UPDATE_SEL_0_MASK 0x00000400
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_FIELD_STATE_UPDATE_SEL_0_SHIFT 10
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_FIELD_STATE_UPDATE_SEL_0_DEFAULT 0x00000000
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_FIELD_STATE_UPDATE_SEL_0_FIELD_STATE_FIFO 0
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_FIELD_STATE_UPDATE_SEL_0_CPU_OR_RDMA 1

/* MDI_FCN_0 :: MODE_CONTROL_0 :: FIELD_STATE_UPDATE_SEL_1 [09:09] */
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_FIELD_STATE_UPDATE_SEL_1_MASK 0x00000200
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_FIELD_STATE_UPDATE_SEL_1_SHIFT 9
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_FIELD_STATE_UPDATE_SEL_1_DEFAULT 0x00000000
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_FIELD_STATE_UPDATE_SEL_1_IT_BLOCK 0
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_FIELD_STATE_UPDATE_SEL_1_CPU_OR_RDMA 1

/* MDI_FCN_0 :: MODE_CONTROL_0 :: HARD_START_SEL [08:08] */
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_HARD_START_SEL_MASK          0x00000100
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_HARD_START_SEL_SHIFT         8
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_HARD_START_SEL_DEFAULT       0x00000000
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_HARD_START_SEL_FREEZE_FRAME  0
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_HARD_START_SEL_CONSTANT_COLOR 1

/* MDI_FCN_0 :: MODE_CONTROL_0 :: FIELD_G_ENABLE [07:07] */
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_FIELD_G_ENABLE_MASK          0x00000080
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_FIELD_G_ENABLE_SHIFT         7
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_FIELD_G_ENABLE_DEFAULT       0x00000001
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_FIELD_G_ENABLE_OFF           0
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_FIELD_G_ENABLE_ON            1

/* MDI_FCN_0 :: MODE_CONTROL_0 :: FIELD_J_ENABLE [06:06] */
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_FIELD_J_ENABLE_MASK          0x00000040
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_FIELD_J_ENABLE_SHIFT         6
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_FIELD_J_ENABLE_DEFAULT       0x00000001
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_FIELD_J_ENABLE_OFF           0
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_FIELD_J_ENABLE_ON            1

/* MDI_FCN_0 :: MODE_CONTROL_0 :: reserved3 [05:04] */
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_reserved3_MASK               0x00000030
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_reserved3_SHIFT              4

/* MDI_FCN_0 :: MODE_CONTROL_0 :: PIXEL_CAP_ENABLE [03:03] */
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_PIXEL_CAP_ENABLE_MASK        0x00000008
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_PIXEL_CAP_ENABLE_SHIFT       3
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_PIXEL_CAP_ENABLE_DEFAULT     0x00000001
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_PIXEL_CAP_ENABLE_OFF         0
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_PIXEL_CAP_ENABLE_ON          1

/* MDI_FCN_0 :: MODE_CONTROL_0 :: GLOBAL_FIELD_L2_ENABLE [02:02] */
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_GLOBAL_FIELD_L2_ENABLE_MASK  0x00000004
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_GLOBAL_FIELD_L2_ENABLE_SHIFT 2
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_GLOBAL_FIELD_L2_ENABLE_DEFAULT 0x00000001
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_GLOBAL_FIELD_L2_ENABLE_OFF   0
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_GLOBAL_FIELD_L2_ENABLE_ON    1

/* MDI_FCN_0 :: MODE_CONTROL_0 :: GLOBAL_FIELD_K_ENABLE [01:01] */
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_GLOBAL_FIELD_K_ENABLE_MASK   0x00000002
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_GLOBAL_FIELD_K_ENABLE_SHIFT  1
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_GLOBAL_FIELD_K_ENABLE_DEFAULT 0x00000001
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_GLOBAL_FIELD_K_ENABLE_OFF    0
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_GLOBAL_FIELD_K_ENABLE_ON     1

/* MDI_FCN_0 :: MODE_CONTROL_0 :: GLOBAL_FIELD_K2_ENABLE [00:00] */
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_GLOBAL_FIELD_K2_ENABLE_MASK  0x00000001
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_GLOBAL_FIELD_K2_ENABLE_SHIFT 0
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_GLOBAL_FIELD_K2_ENABLE_DEFAULT 0x00000001
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_GLOBAL_FIELD_K2_ENABLE_OFF   0
#define BCHP_MDI_FCN_0_MODE_CONTROL_0_GLOBAL_FIELD_K2_ENABLE_ON    1

/***************************************************************************
 *MODE_CONTROL_1 - Operation Mode Set 1
 ***************************************************************************/
/* MDI_FCN_0 :: MODE_CONTROL_1 :: reserved0 [31:05] */
#define BCHP_MDI_FCN_0_MODE_CONTROL_1_reserved0_MASK               0xffffffe0
#define BCHP_MDI_FCN_0_MODE_CONTROL_1_reserved0_SHIFT              5

/* MDI_FCN_0 :: MODE_CONTROL_1 :: TRICK_MODE_SEL [04:03] */
#define BCHP_MDI_FCN_0_MODE_CONTROL_1_TRICK_MODE_SEL_MASK          0x00000018
#define BCHP_MDI_FCN_0_MODE_CONTROL_1_TRICK_MODE_SEL_SHIFT         3
#define BCHP_MDI_FCN_0_MODE_CONTROL_1_TRICK_MODE_SEL_DEFAULT       0x00000000
#define BCHP_MDI_FCN_0_MODE_CONTROL_1_TRICK_MODE_SEL_OFF           0
#define BCHP_MDI_FCN_0_MODE_CONTROL_1_TRICK_MODE_SEL_FIELD_FREEZE  1
#define BCHP_MDI_FCN_0_MODE_CONTROL_1_TRICK_MODE_SEL_FRAME_SKIP    2
#define BCHP_MDI_FCN_0_MODE_CONTROL_1_TRICK_MODE_SEL_RESERVED_3_SEL 3

/* MDI_FCN_0 :: MODE_CONTROL_1 :: MODE_SEL [02:01] */
#define BCHP_MDI_FCN_0_MODE_CONTROL_1_MODE_SEL_MASK                0x00000006
#define BCHP_MDI_FCN_0_MODE_CONTROL_1_MODE_SEL_SHIFT               1
#define BCHP_MDI_FCN_0_MODE_CONTROL_1_MODE_SEL_DEFAULT             0x00000000
#define BCHP_MDI_FCN_0_MODE_CONTROL_1_MODE_SEL_NORMAL              0
#define BCHP_MDI_FCN_0_MODE_CONTROL_1_MODE_SEL_FORCE_SPATIAL       1
#define BCHP_MDI_FCN_0_MODE_CONTROL_1_MODE_SEL_HARD_START          2
#define BCHP_MDI_FCN_0_MODE_CONTROL_1_MODE_SEL_FLUSH               3

/* MDI_FCN_0 :: MODE_CONTROL_1 :: FIELD_B_TYPE [00:00] */
#define BCHP_MDI_FCN_0_MODE_CONTROL_1_FIELD_B_TYPE_MASK            0x00000001
#define BCHP_MDI_FCN_0_MODE_CONTROL_1_FIELD_B_TYPE_SHIFT           0
#define BCHP_MDI_FCN_0_MODE_CONTROL_1_FIELD_B_TYPE_DEFAULT         0x00000000
#define BCHP_MDI_FCN_0_MODE_CONTROL_1_FIELD_B_TYPE_TOP             0
#define BCHP_MDI_FCN_0_MODE_CONTROL_1_FIELD_B_TYPE_BOTTOM          1

/***************************************************************************
 *SCRATCH_0 - Scratch register 0
 ***************************************************************************/
/* MDI_FCN_0 :: SCRATCH_0 :: VALUE [31:00] */
#define BCHP_MDI_FCN_0_SCRATCH_0_VALUE_MASK                        0xffffffff
#define BCHP_MDI_FCN_0_SCRATCH_0_VALUE_SHIFT                       0
#define BCHP_MDI_FCN_0_SCRATCH_0_VALUE_DEFAULT                     0x00000000

#endif /* #ifndef BCHP_MDI_FCN_0_H__ */

/* End of File */
