// credits to Professor Oka Kurniawan
//https://github.com/kurniawano/Mojo-Examples/blob/master/Factorial/source/register.luc
module register #(
    WIDTH=8,
    INITIAL= 3
  )(
    input clk,
    input en,  // enable
    input rst,  // reset
    input data[WIDTH],
    output out[WIDTH]
  ) {
  
  dff regs[WIDTH](#INIT(INITIAL),.clk(clk),.rst(rst));
  
  always {
    
    if(en==1)
      regs.d=data;
    else
      regs.d=regs.q;
    //regs.d=data;
    out=regs.q;
}
}