Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: Fibonacci.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Fibonacci.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Fibonacci"
Output Format                      : NGC
Target Device                      : xa6slx45-3-csg324

---- Source Options
Top Module Name                    : Fibonacci
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\\userfs\tk734\Year 2\Further Digital\Lab3\TaskB\RAM.vhd" into library work
Parsing entity <RAM>.
Parsing architecture <Behavioral> of entity <ram>.
Parsing VHDL file "\\userfs\tk734\Year 2\Further Digital\Lab3\TaskB\Debouncer.vhd" into library work
Parsing entity <Debouncer>.
Parsing architecture <Behavioral> of entity <debouncer>.
Parsing VHDL file "\\userfs\tk734\Year 2\Further Digital\Lab3\TaskB\Datapath.vhd" into library work
Parsing entity <Datapath>.
Parsing architecture <Behavioral> of entity <datapath>.
Parsing VHDL file "\\userfs\tk734\Year 2\Further Digital\Lab3\TaskB\Control.vhd" into library work
Parsing entity <Control>.
Parsing architecture <Behavioral> of entity <control>.
Parsing VHDL file "\\userfs\tk734\Year 2\Further Digital\Lab3\TaskB\Fibonacci.vhd" into library work
Parsing entity <Fibonacci>.
Parsing architecture <Behavioral> of entity <fibonacci>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Fibonacci> (architecture <Behavioral>) from library <work>.

Elaborating entity <Debouncer> (architecture <Behavioral>) from library <work>.

Elaborating entity <Datapath> (architecture <Behavioral>) from library <work>.

Elaborating entity <RAM> (architecture <Behavioral>) from library <work>.

Elaborating entity <Control> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Fibonacci>.
    Related source file is "\\userfs\tk734\Year 2\Further Digital\Lab3\TaskB\Fibonacci.vhd".
    Summary:
	no macro.
Unit <Fibonacci> synthesized.

Synthesizing Unit <Debouncer>.
    Related source file is "\\userfs\tk734\Year 2\Further Digital\Lab3\TaskB\Debouncer.vhd".
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q0>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Debouncer> synthesized.

Synthesizing Unit <Datapath>.
    Related source file is "\\userfs\tk734\Year 2\Further Digital\Lab3\TaskB\Datapath.vhd".
    Found 16-bit register for signal <R2_Out>.
    Found 16-bit register for signal <Fib_Out>.
    Found 16-bit register for signal <R1_Out>.
    Found 16-bit adder for signal <R1_Out[15]_R2_Out[15]_add_3_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
Unit <Datapath> synthesized.

Synthesizing Unit <RAM>.
    Related source file is "\\userfs\tk734\Year 2\Further Digital\Lab3\TaskB\RAM.vhd".
    Found 32x16-bit single-port RAM <Mram_ram_inst> for signal <ram_inst>.
    Summary:
	inferred   1 RAM(s).
Unit <RAM> synthesized.

Synthesizing Unit <Control>.
    Related source file is "\\userfs\tk734\Year 2\Further Digital\Lab3\TaskB\Control.vhd".
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <DONE>.
    Found 5-bit register for signal <Count>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | store0                                         |
    | Power Up State     | store0                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <Count[4]_GND_10_o_add_0_OUT> created at line 1241.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_34_OUT<4:0>> created at line 1308.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_36_OUT<4:0>> created at line 1308.
    Found 5-bit 3-to-1 multiplexer for signal <_n0063> created at line 127.
    Found 5-bit comparator greater for signal <n0014> created at line 90
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Control> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x16-bit single-port RAM                             : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
# Registers                                            : 11
 1-bit register                                        : 7
 16-bit register                                       : 3
 5-bit register                                        : 1
# Comparators                                          : 1
 5-bit comparator greater                              : 1
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 2
 2-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Control>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
Unit <Control> synthesized (advanced).

Synthesizing (advanced) Unit <RAM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ram_inst> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 16-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write_en>      | high     |
    |     addrA          | connected to signal <Address>       |          |
    |     diA            | connected to signal <Data_In>       |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x16-bit single-port distributed RAM                 : 1
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 5-bit subtractor                                      : 1
# Counters                                             : 1
 5-bit up counter                                      : 1
# Registers                                            : 55
 Flip-Flops                                            : 55
# Comparators                                          : 1
 5-bit comparator greater                              : 1
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 2
 2-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_Control/FSM_0> on signal <state[1:3]> with user encoding.
------------------------
 State      | Encoding
------------------------
 store0     | 000
 store1     | 001
 loadr1     | 010
 loadr2     | 011
 storen     | 100
 wait_state | 101
------------------------

Optimizing unit <Fibonacci> ...

Optimizing unit <Datapath> ...

Optimizing unit <Control> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Fibonacci, actual ratio is 0.
FlipFlop Inst_Control/state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop Inst_Control/state_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 65
 Flip-Flops                                            : 65

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Fibonacci.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 89
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 19
#      LUT3                        : 22
#      LUT4                        : 3
#      LUT5                        : 6
#      LUT6                        : 5
#      MUXCY                       : 15
#      MUXF7                       : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 65
#      FD                          : 6
#      FDR                         : 6
#      FDRE                        : 53
# RAMS                             : 16
#      RAM32X1S                    : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 2
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : xa6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              65  out of  54576     0%  
 Number of Slice LUTs:                   72  out of  27288     0%  
    Number used as Logic:                56  out of  27288     0%  
    Number used as Memory:               16  out of   6408     0%  
       Number used as RAM:               16

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     91
   Number with an unused Flip Flop:      26  out of     91    28%  
   Number with an unused LUT:            19  out of     91    20%  
   Number of fully used LUT-FF pairs:    46  out of     91    50%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    218     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 81    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.354ns (Maximum Frequency: 229.677MHz)
   Minimum input arrival time before clock: 2.688ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.354ns (frequency: 229.677MHz)
  Total number of paths / destination ports: 3054 / 287
-------------------------------------------------------------------------
Delay:               4.354ns (Levels of Logic = 3)
  Source:            Inst_Control/Count_3 (FF)
  Destination:       Inst_Datapath/R1_Out_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_Control/Count_3 to Inst_Datapath/R1_Out_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.943  Inst_Control/Count_3 (Inst_Control/Count_3)
     LUT3:I0->O            1   0.205   0.580  Inst_Control/Mmux_Mem_Addr52_SW0 (N9)
     LUT6:I5->O           16   0.205   1.004  Inst_Control/Mmux_Mem_Addr52 (Mem_Addr<4>)
     RAM32X1S:A4->O        2   0.205   0.616  Inst_Datapath/Memory/Mram_ram_inst2 (Inst_Datapath/Mem_Out<1>)
     FDRE:D                    0.102          Inst_Datapath/R2_Out_1
    ----------------------------------------
    Total                      4.354ns (1.211ns logic, 3.143ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.688ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       Rst_Debouncer/Q0 (FF)
  Destination Clock: clk rising

  Data Path: rst to Rst_Debouncer/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rst_IBUF (rst_IBUF)
     INV:I->O              1   0.206   0.579  inv_rst1_INV_0 (inv_rst)
     FD:D                      0.102          Rst_Debouncer/Q0
    ----------------------------------------
    Total                      2.688ns (1.530ns logic, 1.158ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            Inst_Datapath/Fib_Out_15 (FF)
  Destination:       Fib_Out<15> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_Datapath/Fib_Out_15 to Fib_Out<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.447   0.579  Inst_Datapath/Fib_Out_15 (Inst_Datapath/Fib_Out_15)
     OBUF:I->O                 2.571          Fib_Out_15_OBUF (Fib_Out<15>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.354|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.86 secs
 
--> 

Total memory usage is 257404 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

