{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691200192107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691200192119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 05 09:49:51 2023 " "Processing started: Sat Aug 05 09:49:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691200192119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691200192119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 2023H -c 2023H " "Command: quartus_map --read_settings_files=on --write_settings_files=off 2023H -c 2023H" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691200192119 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1691200192820 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1691200192820 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "8 6 " "Parallel compilation is enabled for 8 processors, but there are only 6 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1691200192820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "C:/Users/15232/Desktop/2023.H/fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691200203432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691200203432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691200203452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691200203452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.v 1 1 " "Found 1 design units, including 1 entities, in source file spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI " "Found entity 1: SPI" {  } { { "SPI.v" "" { Text "C:/Users/15232/Desktop/2023.H/SPI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691200203471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691200203471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "save_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file save_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Save_ram " "Found entity 1: Save_ram" {  } { { "Save_ram.v" "" { Text "C:/Users/15232/Desktop/2023.H/Save_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691200203491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691200203491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pl_top.v 1 1 " "Found 1 design units, including 1 entities, in source file pl_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 PL_top " "Found entity 1: PL_top" {  } { { "PL_top.v" "" { Text "C:/Users/15232/Desktop/2023.H/PL_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691200203512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691200203512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "Multiplier.v" "" { Text "C:/Users/15232/Desktop/2023.H/Multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691200203533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691200203533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lag_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file lag_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lag_filter " "Found entity 1: Lag_filter" {  } { { "Lag_filter.v" "" { Text "C:/Users/15232/Desktop/2023.H/Lag_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691200203554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691200203554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.v 1 1 " "Found 1 design units, including 1 entities, in source file dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds " "Found entity 1: dds" {  } { { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691200203574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691200203574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myrom.v 1 1 " "Found 1 design units, including 1 entities, in source file myrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 myrom " "Found entity 1: myrom" {  } { { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691200203596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691200203596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.v" "" { Text "C:/Users/15232/Desktop/2023.H/mult.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691200203617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691200203617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcfifo_10x1024to10x1024.v 1 1 " "Found 1 design units, including 1 entities, in source file dcfifo_10x1024to10x1024.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_10x1024to10x1024 " "Found entity 1: dcfifo_10x1024to10x1024" {  } { { "dcfifo_10x1024to10x1024.v" "" { Text "C:/Users/15232/Desktop/2023.H/dcfifo_10x1024to10x1024.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691200203638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691200203638 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOSI_r TOP.v(101) " "Verilog HDL Implicit Net warning at TOP.v(101): created implicit net for \"MOSI_r\"" {  } { { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200203640 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pi_state TOP.v(102) " "Verilog HDL Implicit Net warning at TOP.v(102): created implicit net for \"pi_state\"" {  } { { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200203640 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sck_p_d4 TOP.v(103) " "Verilog HDL Implicit Net warning at TOP.v(103): created implicit net for \"sck_p_d4\"" {  } { { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200203640 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1691200203936 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp_pi_flag TOP.v(40) " "Verilog HDL or VHDL warning at TOP.v(40): object \"tmp_pi_flag\" assigned a value but never read" {  } { { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1691200203939 "|TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:dcfifo_10x1024 " "Elaborating entity \"fifo\" for hierarchy \"fifo:dcfifo_10x1024\"" {  } { { "TOP.v" "dcfifo_10x1024" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200203943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_10x1024to10x1024 fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst " "Elaborating entity \"dcfifo_10x1024to10x1024\" for hierarchy \"fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\"" {  } { { "fifo.v" "inst" { Text "C:/Users/15232/Desktop/2023.H/fifo.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200203958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component\"" {  } { { "dcfifo_10x1024to10x1024.v" "dcfifo_component" { Text "C:/Users/15232/Desktop/2023.H/dcfifo_10x1024to10x1024.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200204333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component\"" {  } { { "dcfifo_10x1024to10x1024.v" "" { Text "C:/Users/15232/Desktop/2023.H/dcfifo_10x1024to10x1024.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200204336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200204336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200204336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200204336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200204336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200204336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200204336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200204336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200204336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200204336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200204336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200204336 ""}  } { { "dcfifo_10x1024to10x1024.v" "" { Text "C:/Users/15232/Desktop/2023.H/dcfifo_10x1024to10x1024.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691200204336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_mqi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_mqi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_mqi1 " "Found entity 1: dcfifo_mqi1" {  } { { "db/dcfifo_mqi1.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/dcfifo_mqi1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691200204439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691200204439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mqi1 fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component\|dcfifo_mqi1:auto_generated " "Elaborating entity \"dcfifo_mqi1\" for hierarchy \"fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component\|dcfifo_mqi1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200204447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691200204501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691200204501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component\|dcfifo_mqi1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component\|dcfifo_mqi1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_mqi1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/15232/Desktop/2023.H/db/dcfifo_mqi1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200204511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_4p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4p6 " "Found entity 1: a_graycounter_4p6" {  } { { "db/a_graycounter_4p6.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/a_graycounter_4p6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691200204625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691200204625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4p6 fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component\|dcfifo_mqi1:auto_generated\|a_graycounter_4p6:rdptr_g1p " "Elaborating entity \"a_graycounter_4p6\" for hierarchy \"fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component\|dcfifo_mqi1:auto_generated\|a_graycounter_4p6:rdptr_g1p\"" {  } { { "db/dcfifo_mqi1.tdf" "rdptr_g1p" { Text "C:/Users/15232/Desktop/2023.H/db/dcfifo_mqi1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200204636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_07c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_07c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_07c " "Found entity 1: a_graycounter_07c" {  } { { "db/a_graycounter_07c.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/a_graycounter_07c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691200204711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691200204711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_07c fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component\|dcfifo_mqi1:auto_generated\|a_graycounter_07c:wrptr_g1p " "Elaborating entity \"a_graycounter_07c\" for hierarchy \"fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component\|dcfifo_mqi1:auto_generated\|a_graycounter_07c:wrptr_g1p\"" {  } { { "db/dcfifo_mqi1.tdf" "wrptr_g1p" { Text "C:/Users/15232/Desktop/2023.H/db/dcfifo_mqi1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200204721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ce41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ce41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ce41 " "Found entity 1: altsyncram_ce41" {  } { { "db/altsyncram_ce41.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_ce41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691200204799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691200204799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ce41 fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component\|dcfifo_mqi1:auto_generated\|altsyncram_ce41:fifo_ram " "Elaborating entity \"altsyncram_ce41\" for hierarchy \"fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component\|dcfifo_mqi1:auto_generated\|altsyncram_ce41:fifo_ram\"" {  } { { "db/dcfifo_mqi1.tdf" "fifo_ram" { Text "C:/Users/15232/Desktop/2023.H/db/dcfifo_mqi1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200204810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_a09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_a09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_a09 " "Found entity 1: dffpipe_a09" {  } { { "db/dffpipe_a09.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/dffpipe_a09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691200204863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691200204863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_a09 fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component\|dcfifo_mqi1:auto_generated\|dffpipe_a09:rs_brp " "Elaborating entity \"dffpipe_a09\" for hierarchy \"fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component\|dcfifo_mqi1:auto_generated\|dffpipe_a09:rs_brp\"" {  } { { "db/dcfifo_mqi1.tdf" "rs_brp" { Text "C:/Users/15232/Desktop/2023.H/db/dcfifo_mqi1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200204874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qal " "Found entity 1: alt_synch_pipe_qal" {  } { { "db/alt_synch_pipe_qal.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/alt_synch_pipe_qal.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691200204944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691200204944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qal fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component\|dcfifo_mqi1:auto_generated\|alt_synch_pipe_qal:rs_dgwp " "Elaborating entity \"alt_synch_pipe_qal\" for hierarchy \"fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component\|dcfifo_mqi1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\"" {  } { { "db/dcfifo_mqi1.tdf" "rs_dgwp" { Text "C:/Users/15232/Desktop/2023.H/db/dcfifo_mqi1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200204955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b09 " "Found entity 1: dffpipe_b09" {  } { { "db/dffpipe_b09.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/dffpipe_b09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691200205010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691200205010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b09 fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component\|dcfifo_mqi1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\|dffpipe_b09:dffpipe13 " "Elaborating entity \"dffpipe_b09\" for hierarchy \"fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component\|dcfifo_mqi1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\|dffpipe_b09:dffpipe13\"" {  } { { "db/alt_synch_pipe_qal.tdf" "dffpipe13" { Text "C:/Users/15232/Desktop/2023.H/db/alt_synch_pipe_qal.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200205025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ral.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ral.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ral " "Found entity 1: alt_synch_pipe_ral" {  } { { "db/alt_synch_pipe_ral.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/alt_synch_pipe_ral.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691200205108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691200205108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ral fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component\|dcfifo_mqi1:auto_generated\|alt_synch_pipe_ral:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ral\" for hierarchy \"fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component\|dcfifo_mqi1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\"" {  } { { "db/dcfifo_mqi1.tdf" "ws_dgrp" { Text "C:/Users/15232/Desktop/2023.H/db/dcfifo_mqi1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200205119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c09 " "Found entity 1: dffpipe_c09" {  } { { "db/dffpipe_c09.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/dffpipe_c09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691200205173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691200205173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c09 fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component\|dcfifo_mqi1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\|dffpipe_c09:dffpipe16 " "Elaborating entity \"dffpipe_c09\" for hierarchy \"fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component\|dcfifo_mqi1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\|dffpipe_c09:dffpipe16\"" {  } { { "db/alt_synch_pipe_ral.tdf" "dffpipe16" { Text "C:/Users/15232/Desktop/2023.H/db/alt_synch_pipe_ral.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200205187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691200205267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691200205267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component\|dcfifo_mqi1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_c66\" for hierarchy \"fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component\|dcfifo_mqi1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_mqi1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/15232/Desktop/2023.H/db/dcfifo_mqi1.tdf" 99 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200205279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691200205357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691200205357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component\|dcfifo_mqi1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_b66\" for hierarchy \"fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component\|dcfifo_mqi1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_mqi1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/15232/Desktop/2023.H/db/dcfifo_mqi1.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200205369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/cmpr_o76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691200205477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691200205477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component\|dcfifo_mqi1:auto_generated\|cmpr_o76:rdfull_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component\|dcfifo_mqi1:auto_generated\|cmpr_o76:rdfull_eq_comp\"" {  } { { "db/dcfifo_mqi1.tdf" "rdfull_eq_comp" { Text "C:/Users/15232/Desktop/2023.H/db/dcfifo_mqi1.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200205489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691200205643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691200205643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component\|dcfifo_mqi1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"fifo:dcfifo_10x1024\|dcfifo_10x1024to10x1024:inst\|dcfifo:dcfifo_component\|dcfifo_mqi1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_mqi1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/15232/Desktop/2023.H/db/dcfifo_mqi1.tdf" 109 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200205654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI SPI:spi_inst " "Elaborating entity \"SPI\" for hierarchy \"SPI:spi_inst\"" {  } { { "TOP.v" "spi_inst" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200205756 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sck_n SPI.v(37) " "Verilog HDL or VHDL warning at SPI.v(37): object \"sck_n\" assigned a value but never read" {  } { { "SPI.v" "" { Text "C:/Users/15232/Desktop/2023.H/SPI.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1691200205759 "|TOP|SPI:spi_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "po_flag_r1 SPI.v(178) " "Verilog HDL or VHDL warning at SPI.v(178): object \"po_flag_r1\" assigned a value but never read" {  } { { "SPI.v" "" { Text "C:/Users/15232/Desktop/2023.H/SPI.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1691200205759 "|TOP|SPI:spi_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI.v(98) " "Verilog HDL assignment warning at SPI.v(98): truncated value with size 32 to match size of target (5)" {  } { { "SPI.v" "" { Text "C:/Users/15232/Desktop/2023.H/SPI.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691200205759 "|TOP|SPI:spi_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI.v(158) " "Verilog HDL assignment warning at SPI.v(158): truncated value with size 32 to match size of target (5)" {  } { { "SPI.v" "" { Text "C:/Users/15232/Desktop/2023.H/SPI.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691200205759 "|TOP|SPI:spi_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Save_ram Save_ram:saver " "Elaborating entity \"Save_ram\" for hierarchy \"Save_ram:saver\"" {  } { { "TOP.v" "saver" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200205764 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Save_ram.v(26) " "Verilog HDL Always Construct warning at Save_ram.v(26): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "Save_ram.v" "" { Text "C:/Users/15232/Desktop/2023.H/Save_ram.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1691200205768 "|TOP|Save_ram:saver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Save_ram.v(40) " "Verilog HDL assignment warning at Save_ram.v(40): truncated value with size 32 to match size of target (3)" {  } { { "Save_ram.v" "" { Text "C:/Users/15232/Desktop/2023.H/Save_ram.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691200205768 "|TOP|Save_ram:saver"}
{ "Warning" "WSGN_SEARCH_FILE" "save_hyper.v 1 1 " "Using design file save_hyper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 save_hyper " "Found entity 1: save_hyper" {  } { { "save_hyper.v" "" { Text "C:/Users/15232/Desktop/2023.H/save_hyper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691200205826 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691200205826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "save_hyper save_hyper:hyper_saver " "Elaborating entity \"save_hyper\" for hierarchy \"save_hyper:hyper_saver\"" {  } { { "TOP.v" "hyper_saver" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200205834 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 save_hyper.v(20) " "Verilog HDL assignment warning at save_hyper.v(20): truncated value with size 32 to match size of target (11)" {  } { { "save_hyper.v" "" { Text "C:/Users/15232/Desktop/2023.H/save_hyper.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691200205837 "|TOP|save_hyper:hyper_saver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds dds:dds_1 " "Elaborating entity \"dds\" for hierarchy \"dds:dds_1\"" {  } { { "TOP.v" "dds_1" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200205847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myrom dds:dds_1\|myrom:sin " "Elaborating entity \"myrom\" for hierarchy \"dds:dds_1\|myrom:sin\"" {  } { { "dds.v" "sin" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200205860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\"" {  } { { "myrom.v" "altsyncram_component" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200206077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\"" {  } { { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200206080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component " "Instantiated megafunction \"dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200206080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200206080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200206080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin.mif " "Parameter \"init_file\" = \"sin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200206080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200206080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200206080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200206080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200206080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200206080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200206080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200206080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200206080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200206080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200206080 ""}  } { { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691200206080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o291 " "Found entity 1: altsyncram_o291" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691200206203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691200206203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o291 dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated " "Elaborating entity \"altsyncram_o291\" for hierarchy \"dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200206214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PL_top PL_top:PL1 " "Elaborating entity \"PL_top\" for hierarchy \"PL_top:PL1\"" {  } { { "TOP.v" "PL1" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200206798 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 PL_top.v(38) " "Verilog HDL assignment warning at PL_top.v(38): truncated value with size 32 to match size of target (12)" {  } { { "PL_top.v" "" { Text "C:/Users/15232/Desktop/2023.H/PL_top.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691200206799 "|TOP|PL_top:PL1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 PL_top.v(39) " "Verilog HDL assignment warning at PL_top.v(39): truncated value with size 32 to match size of target (12)" {  } { { "PL_top.v" "" { Text "C:/Users/15232/Desktop/2023.H/PL_top.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691200206799 "|TOP|PL_top:PL1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier PL_top:PL1\|Multiplier:Multiplier1 " "Elaborating entity \"Multiplier\" for hierarchy \"PL_top:PL1\|Multiplier:Multiplier1\"" {  } { { "PL_top.v" "Multiplier1" { Text "C:/Users/15232/Desktop/2023.H/PL_top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200206831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult PL_top:PL1\|Multiplier:Multiplier1\|mult:mul " "Elaborating entity \"mult\" for hierarchy \"PL_top:PL1\|Multiplier:Multiplier1\|mult:mul\"" {  } { { "Multiplier.v" "mul" { Text "C:/Users/15232/Desktop/2023.H/Multiplier.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200206843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult PL_top:PL1\|Multiplier:Multiplier1\|mult:mul\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"PL_top:PL1\|Multiplier:Multiplier1\|mult:mul\|lpm_mult:lpm_mult_component\"" {  } { { "mult.v" "lpm_mult_component" { Text "C:/Users/15232/Desktop/2023.H/mult.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200207008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PL_top:PL1\|Multiplier:Multiplier1\|mult:mul\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"PL_top:PL1\|Multiplier:Multiplier1\|mult:mul\|lpm_mult:lpm_mult_component\"" {  } { { "mult.v" "" { Text "C:/Users/15232/Desktop/2023.H/mult.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200207010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PL_top:PL1\|Multiplier:Multiplier1\|mult:mul\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"PL_top:PL1\|Multiplier:Multiplier1\|mult:mul\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200207010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200207010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200207010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 12 " "Parameter \"lpm_widtha\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200207010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 12 " "Parameter \"lpm_widthb\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200207010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 24 " "Parameter \"lpm_widthp\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200207010 ""}  } { { "mult.v" "" { Text "C:/Users/15232/Desktop/2023.H/mult.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691200207010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_e8n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_e8n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_e8n " "Found entity 1: mult_e8n" {  } { { "db/mult_e8n.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/mult_e8n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691200207119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691200207119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_e8n PL_top:PL1\|Multiplier:Multiplier1\|mult:mul\|lpm_mult:lpm_mult_component\|mult_e8n:auto_generated " "Elaborating entity \"mult_e8n\" for hierarchy \"PL_top:PL1\|Multiplier:Multiplier1\|mult:mul\|lpm_mult:lpm_mult_component\|mult_e8n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200207130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lag_filter PL_top:PL1\|Lag_filter:Lag_filter1 " "Elaborating entity \"Lag_filter\" for hierarchy \"PL_top:PL1\|Lag_filter:Lag_filter1\"" {  } { { "PL_top.v" "Lag_filter1" { Text "C:/Users/15232/Desktop/2023.H/PL_top.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200207259 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 Lag_filter.v(26) " "Verilog HDL assignment warning at Lag_filter.v(26): truncated value with size 48 to match size of target (24)" {  } { { "Lag_filter.v" "" { Text "C:/Users/15232/Desktop/2023.H/Lag_filter.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691200207262 "|TOP|PL_top:PL1|Lag_filter:Lag_filter1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cache Lag_filter.v(17) " "Verilog HDL Always Construct warning at Lag_filter.v(17): inferring latch(es) for variable \"cache\", which holds its previous value in one or more paths through the always construct" {  } { { "Lag_filter.v" "" { Text "C:/Users/15232/Desktop/2023.H/Lag_filter.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1691200207262 "|TOP|PL_top:PL1|Lag_filter:Lag_filter1"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_2\|myrom:cos\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[0\] " "Synthesized away node \"dds:dds_2\|myrom:cos\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 66 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_2|myrom:cos|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_2\|myrom:cos\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[1\] " "Synthesized away node \"dds:dds_2\|myrom:cos\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 66 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_2|myrom:cos|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_2\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[0\] " "Synthesized away node \"dds:dds_2\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 60 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_2|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_2\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[1\] " "Synthesized away node \"dds:dds_2\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 60 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_2|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_2\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[2\] " "Synthesized away node \"dds:dds_2\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 60 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_2|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_2\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[3\] " "Synthesized away node \"dds:dds_2\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 60 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_2|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_2\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[4\] " "Synthesized away node \"dds:dds_2\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 60 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_2|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_2\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[5\] " "Synthesized away node \"dds:dds_2\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 60 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_2|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_2\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[6\] " "Synthesized away node \"dds:dds_2\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 60 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_2|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_2\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[7\] " "Synthesized away node \"dds:dds_2\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 60 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_2|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_2\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[8\] " "Synthesized away node \"dds:dds_2\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 60 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_2|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_2\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[9\] " "Synthesized away node \"dds:dds_2\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 60 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_2|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_2\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[10\] " "Synthesized away node \"dds:dds_2\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 60 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_2|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_2\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[11\] " "Synthesized away node \"dds:dds_2\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 60 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_2|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_2\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[12\] " "Synthesized away node \"dds:dds_2\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 60 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_2|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_2\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[13\] " "Synthesized away node \"dds:dds_2\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 60 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_2|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_1\|myrom:cos\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[0\] " "Synthesized away node \"dds:dds_1\|myrom:cos\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 66 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_1|myrom:cos|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_1\|myrom:cos\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[1\] " "Synthesized away node \"dds:dds_1\|myrom:cos\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 66 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_1|myrom:cos|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[0\] " "Synthesized away node \"dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 60 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[1\] " "Synthesized away node \"dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 60 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[2\] " "Synthesized away node \"dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 60 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[3\] " "Synthesized away node \"dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 60 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[4\] " "Synthesized away node \"dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 60 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[5\] " "Synthesized away node \"dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 60 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[6\] " "Synthesized away node \"dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 60 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[7\] " "Synthesized away node \"dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 60 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[8\] " "Synthesized away node \"dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 60 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[9\] " "Synthesized away node \"dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 60 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[10\] " "Synthesized away node \"dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 60 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[11\] " "Synthesized away node \"dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 60 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[12\] " "Synthesized away node \"dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 60 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[13\] " "Synthesized away node \"dds:dds_1\|myrom:sin\|altsyncram:altsyncram_component\|altsyncram_o291:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/altsyncram_o291.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myrom.v" "" { Text "C:/Users/15232/Desktop/2023.H/myrom.v" 81 0 0 } } { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 60 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated|ram_block1a13"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1691200207596 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PL_top:PL2\|Multiplier:Multiplier1\|mult:mul\|lpm_mult:lpm_mult_component\|mult_e8n:auto_generated\|mac_mult1 " "Synthesized away node \"PL_top:PL2\|Multiplier:Multiplier1\|mult:mul\|lpm_mult:lpm_mult_component\|mult_e8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_e8n.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/mult_e8n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "mult.v" "" { Text "C:/Users/15232/Desktop/2023.H/mult.v" 59 0 0 } } { "Multiplier.v" "" { Text "C:/Users/15232/Desktop/2023.H/Multiplier.v" 18 0 0 } } { "PL_top.v" "" { Text "C:/Users/15232/Desktop/2023.H/PL_top.v" 57 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 244 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|PL_top:PL2|Multiplier:Multiplier1|mult:mul|lpm_mult:lpm_mult_component|mult_e8n:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PL_top:PL2\|Multiplier:Multiplier1\|mult:mul\|lpm_mult:lpm_mult_component\|mult_e8n:auto_generated\|result\[0\] " "Synthesized away node \"PL_top:PL2\|Multiplier:Multiplier1\|mult:mul\|lpm_mult:lpm_mult_component\|mult_e8n:auto_generated\|result\[0\]\"" {  } { { "db/mult_e8n.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/mult_e8n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "mult.v" "" { Text "C:/Users/15232/Desktop/2023.H/mult.v" 59 0 0 } } { "Multiplier.v" "" { Text "C:/Users/15232/Desktop/2023.H/Multiplier.v" 18 0 0 } } { "PL_top.v" "" { Text "C:/Users/15232/Desktop/2023.H/PL_top.v" 57 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 244 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|PL_top:PL2|Multiplier:Multiplier1|mult:mul|lpm_mult:lpm_mult_component|mult_e8n:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PL_top:PL1\|Multiplier:Multiplier1\|mult:mul\|lpm_mult:lpm_mult_component\|mult_e8n:auto_generated\|mac_mult1 " "Synthesized away node \"PL_top:PL1\|Multiplier:Multiplier1\|mult:mul\|lpm_mult:lpm_mult_component\|mult_e8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_e8n.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/mult_e8n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "mult.v" "" { Text "C:/Users/15232/Desktop/2023.H/mult.v" 59 0 0 } } { "Multiplier.v" "" { Text "C:/Users/15232/Desktop/2023.H/Multiplier.v" 18 0 0 } } { "PL_top.v" "" { Text "C:/Users/15232/Desktop/2023.H/PL_top.v" 57 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 234 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|PL_top:PL1|Multiplier:Multiplier1|mult:mul|lpm_mult:lpm_mult_component|mult_e8n:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PL_top:PL1\|Multiplier:Multiplier1\|mult:mul\|lpm_mult:lpm_mult_component\|mult_e8n:auto_generated\|result\[0\] " "Synthesized away node \"PL_top:PL1\|Multiplier:Multiplier1\|mult:mul\|lpm_mult:lpm_mult_component\|mult_e8n:auto_generated\|result\[0\]\"" {  } { { "db/mult_e8n.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/mult_e8n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "mult.v" "" { Text "C:/Users/15232/Desktop/2023.H/mult.v" 59 0 0 } } { "Multiplier.v" "" { Text "C:/Users/15232/Desktop/2023.H/Multiplier.v" 18 0 0 } } { "PL_top.v" "" { Text "C:/Users/15232/Desktop/2023.H/PL_top.v" 57 0 0 } } { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 234 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200207596 "|TOP|PL_top:PL1|Multiplier:Multiplier1|mult:mul|lpm_mult:lpm_mult_component|mult_e8n:auto_generated|mac_out2"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1691200207596 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1691200207596 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "dds:dds_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dds:dds_1\|Mult0\"" {  } { { "dds.v" "Mult0" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200208160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dds:dds_2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dds:dds_2\|Mult0\"" {  } { { "dds.v" "Mult0" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1691200208160 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1691200208160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds:dds_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dds:dds_1\|lpm_mult:Mult0\"" {  } { { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200208185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds:dds_1\|lpm_mult:Mult0 " "Instantiated megafunction \"dds:dds_1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200208185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200208185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200208185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200208185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200208185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200208185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200208185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200208185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691200208185 ""}  } { { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691200208185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/15232/Desktop/2023.H/db/mult_7dt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691200208306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691200208306 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1691200208738 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "dds.v" "" { Text "C:/Users/15232/Desktop/2023.H/dds.v" 53 -1 0 } } { "fifo.v" "" { Text "C:/Users/15232/Desktop/2023.H/fifo.v" 17 -1 0 } } { "SPI.v" "" { Text "C:/Users/15232/Desktop/2023.H/SPI.v" 29 -1 0 } } { "SPI.v" "" { Text "C:/Users/15232/Desktop/2023.H/SPI.v" 30 -1 0 } } { "SPI.v" "" { Text "C:/Users/15232/Desktop/2023.H/SPI.v" 58 -1 0 } } { "SPI.v" "" { Text "C:/Users/15232/Desktop/2023.H/SPI.v" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1691200208760 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1691200208760 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1691200209040 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1691200210402 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691200210402 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1572 " "Implemented 1572 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1691200210758 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1691200210758 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1432 " "Implemented 1432 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1691200210758 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1691200210758 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1691200210758 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1691200210758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691200210789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 05 09:50:10 2023 " "Processing ended: Sat Aug 05 09:50:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691200210789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691200210789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691200210789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1691200210789 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1691200212251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691200212265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 05 09:50:11 2023 " "Processing started: Sat Aug 05 09:50:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691200212265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1691200212265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 2023H -c 2023H " "Command: quartus_fit --read_settings_files=off --write_settings_files=off 2023H -c 2023H" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1691200212265 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1691200212397 ""}
{ "Info" "0" "" "Project  = 2023H" {  } {  } 0 0 "Project  = 2023H" 0 0 "Fitter" 0 0 1691200212398 ""}
{ "Info" "0" "" "Revision = 2023H" {  } {  } 0 0 "Revision = 2023H" 0 0 "Fitter" 0 0 1691200212398 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1691200212537 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1691200212537 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "8 6 " "Parallel compilation is enabled for 8 processors, but there are only 6 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Fitter" 0 -1 1691200212537 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "2023H EP4CE10E22I7 " "Selected device EP4CE10E22I7 for design \"2023H\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1691200212585 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1691200212630 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1691200212630 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1691200212726 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22A7 " "Device EP4CE10E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691200212879 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C7 " "Device EP4CE10E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691200212879 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22A7 " "Device EP4CE6E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691200212879 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C7 " "Device EP4CE6E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691200212879 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22I7 " "Device EP4CE6E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691200212879 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C7 " "Device EP4CE15E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691200212879 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22I7 " "Device EP4CE15E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691200212879 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22A7 " "Device EP4CE22E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691200212879 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C7 " "Device EP4CE22E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691200212879 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22I7 " "Device EP4CE22E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691200212879 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1691200212879 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/15232/Desktop/2023.H/" { { 0 { 0 ""} 0 4303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691200212884 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/15232/Desktop/2023.H/" { { 0 { 0 ""} 0 4305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691200212884 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/15232/Desktop/2023.H/" { { 0 { 0 ""} 0 4307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691200212884 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/15232/Desktop/2023.H/" { { 0 { 0 ""} 0 4309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691200212884 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1691200212884 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1691200212887 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1691200212916 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "13 68 " "No exact pin location assignment(s) for 13 pins of 68 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1691200213117 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_mqi1 " "Entity dcfifo_mqi1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1691200213405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1691200213405 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1691200213405 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1691200213405 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "2023H.sdc " "Synopsys Design Constraints File file not found: '2023H.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1691200213410 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1691200213411 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1691200213426 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1691200213427 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1691200213427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691200213551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD_clk~output " "Destination node AD_clk~output" {  } { { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15232/Desktop/2023.H/" { { 0 { 0 ""} 0 4232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691200213551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DA_clk1~output " "Destination node DA_clk1~output" {  } { { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15232/Desktop/2023.H/" { { 0 { 0 ""} 0 4262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691200213551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DA_clk2~output " "Destination node DA_clk2~output" {  } { { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15232/Desktop/2023.H/" { { 0 { 0 ""} 0 4263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691200213551 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1691200213551 ""}  } { { "TOP.v" "" { Text "C:/Users/15232/Desktop/2023.H/TOP.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15232/Desktop/2023.H/" { { 0 { 0 ""} 0 4277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691200213551 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI:spi_inst\|sck_r1  " "Automatically promoted node SPI:spi_inst\|sck_r1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691200213551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI:spi_inst\|po_flag_r~1 " "Destination node SPI:spi_inst\|po_flag_r~1" {  } { { "SPI.v" "" { Text "C:/Users/15232/Desktop/2023.H/SPI.v" 171 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15232/Desktop/2023.H/" { { 0 { 0 ""} 0 2475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691200213551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI:spi_inst\|sck_p~0 " "Destination node SPI:spi_inst\|sck_p~0" {  } { { "SPI.v" "" { Text "C:/Users/15232/Desktop/2023.H/SPI.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15232/Desktop/2023.H/" { { 0 { 0 ""} 0 2518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691200213551 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1691200213551 ""}  } { { "SPI.v" "" { Text "C:/Users/15232/Desktop/2023.H/SPI.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15232/Desktop/2023.H/" { { 0 { 0 ""} 0 808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691200213551 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1691200213849 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1691200213851 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1691200213851 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1691200213854 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1691200213859 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1691200213862 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1691200213944 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "28 Embedded multiplier block " "Packed 28 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1691200213947 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1691200213947 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "13 unused 2.5V 0 13 0 " "Number of I/O pins in group: 13 (unused VREF, 2.5V VCCIO, 0 input, 13 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1691200213962 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1691200213962 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1691200213962 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 10 1 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 10 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691200213963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 8 0 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691200213963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 7 4 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691200213963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 11 3 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691200213963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691200213963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 4 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691200213963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 12 1 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691200213963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 4 8 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1691200213963 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1691200213963 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1691200213963 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691200214018 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1691200214027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1691200214454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691200214683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1691200214701 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1691200218218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691200218218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1691200218548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/15232/Desktop/2023.H/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1691200219353 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1691200219353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1691200220306 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1691200220306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691200220309 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.17 " "Total time spent on timing analysis during the Fitter is 1.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1691200220424 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1691200220439 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1691200220656 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1691200220657 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1691200220943 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691200221422 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/15232/Desktop/2023.H/output_files/2023H.fit.smsg " "Generated suppressed messages file C:/Users/15232/Desktop/2023.H/output_files/2023H.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1691200221788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5861 " "Peak virtual memory: 5861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691200222649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 05 09:50:22 2023 " "Processing ended: Sat Aug 05 09:50:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691200222649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691200222649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691200222649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1691200222649 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1691200223924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691200223938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 05 09:50:23 2023 " "Processing started: Sat Aug 05 09:50:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691200223938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1691200223938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 2023H -c 2023H " "Command: quartus_asm --read_settings_files=off --write_settings_files=off 2023H -c 2023H" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1691200223938 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1691200224385 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1691200224678 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1691200224696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691200224965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 05 09:50:24 2023 " "Processing ended: Sat Aug 05 09:50:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691200224965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691200224965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691200224965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1691200224965 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1691200225632 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1691200226508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691200226521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 05 09:50:26 2023 " "Processing started: Sat Aug 05 09:50:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691200226521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1691200226521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 2023H -c 2023H " "Command: quartus_sta 2023H -c 2023H" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1691200226521 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1691200226659 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1691200227124 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1691200227124 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "8 6 " "Parallel compilation is enabled for 8 processors, but there are only 6 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Timing Analyzer" 0 -1 1691200227124 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691200227170 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691200227170 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_mqi1 " "Entity dcfifo_mqi1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1691200227380 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1691200227380 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1691200227380 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1691200227380 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "2023H.sdc " "Synopsys Design Constraints File file not found: '2023H.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1691200227386 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1691200227386 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691200227387 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI:spi_inst\|sck_r1 SPI:spi_inst\|sck_r1 " "create_clock -period 1.000 -name SPI:spi_inst\|sck_r1 SPI:spi_inst\|sck_r1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691200227387 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691200227387 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1691200227396 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691200227396 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1691200227397 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1691200227417 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1691200227556 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1691200227556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.759 " "Worst-case setup slack is -10.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200227561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200227561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.759           -3294.105 clk  " "  -10.759           -3294.105 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200227561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.226             -75.623 SPI:spi_inst\|sck_r1  " "   -2.226             -75.623 SPI:spi_inst\|sck_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200227561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691200227561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.398 " "Worst-case hold slack is 0.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200227575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200227575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 clk  " "    0.398               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200227575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 SPI:spi_inst\|sck_r1  " "    0.416               0.000 SPI:spi_inst\|sck_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200227575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691200227575 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691200227582 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691200227589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200227595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200227595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1417.170 clk  " "   -3.000           -1417.170 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200227595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.710            -103.475 SPI:spi_inst\|sck_r1  " "   -2.710            -103.475 SPI:spi_inst\|sck_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200227595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691200227595 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 23 synchronizer chains. " "Report Metastability: Found 23 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691200227852 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691200227852 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1691200227860 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1691200227887 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1691200228313 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691200228466 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1691200228502 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1691200228502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.127 " "Worst-case setup slack is -9.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200228508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200228508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.127           -2785.873 clk  " "   -9.127           -2785.873 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200228508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.821             -60.308 SPI:spi_inst\|sck_r1  " "   -1.821             -60.308 SPI:spi_inst\|sck_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200228508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691200228508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.328 " "Worst-case hold slack is 0.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200228525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200228525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 clk  " "    0.328               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200228525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 SPI:spi_inst\|sck_r1  " "    0.342               0.000 SPI:spi_inst\|sck_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200228525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691200228525 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691200228533 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691200228542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200228552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200228552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1412.046 clk  " "   -3.000           -1412.046 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200228552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649            -102.621 SPI:spi_inst\|sck_r1  " "   -2.649            -102.621 SPI:spi_inst\|sck_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200228552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691200228552 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 23 synchronizer chains. " "Report Metastability: Found 23 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691200228904 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691200228904 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1691200228919 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691200229129 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1691200229139 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1691200229139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.588 " "Worst-case setup slack is -4.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200229147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200229147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.588           -1063.659 clk  " "   -4.588           -1063.659 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200229147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.298              -8.385 SPI:spi_inst\|sck_r1  " "   -0.298              -8.385 SPI:spi_inst\|sck_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200229147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691200229147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200229166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200229166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 clk  " "    0.172               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200229166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 SPI:spi_inst\|sck_r1  " "    0.179               0.000 SPI:spi_inst\|sck_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200229166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691200229166 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691200229174 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691200229183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200229192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200229192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1042.004 clk  " "   -3.000           -1042.004 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200229192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -65.000 SPI:spi_inst\|sck_r1  " "   -1.000             -65.000 SPI:spi_inst\|sck_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691200229192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691200229192 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 23 synchronizer chains. " "Report Metastability: Found 23 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691200229491 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691200229491 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1691200229980 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1691200229993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691200230092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 05 09:50:30 2023 " "Processing ended: Sat Aug 05 09:50:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691200230092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691200230092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691200230092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1691200230092 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 70 s " "Quartus Prime Full Compilation was successful. 0 errors, 70 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1691200230839 ""}
