#include "common.cuh"

#define MMVQ_MAX_BATCH_SIZE 8 // Max. batch size for which to use MMVQ kernels.

bool ggml_cuda_should_use_mmvq(enum ggml_type type, int cc, int64_t ne11);
bool ggml_cuda_q8_0_mmv_post_silu_supported(int cc, int64_t ncols_x);

// Single-token dynamic FP8 projection followed by four-tap recurrent conv.
void ggml_cuda_mul_mat_vec_q_conv(ggml_backend_cuda_context & ctx,
    const ggml_tensor * mm, const ggml_tensor * prefix, const ggml_tensor * conv_weight,
    ggml_tensor * state, ggml_tensor * dst);

#if !defined(GGML_USE_HIP)
nv_bfloat16 * ggml_cuda_prepare_bf16_input(
    ggml_backend_cuda_context & ctx,
    const ggml_tensor * src,
    size_t count,
    cudaStream_t stream);

const nv_bfloat16 * ggml_cuda_get_cached_bf16_input(
    ggml_backend_cuda_context & ctx,
    const ggml_tensor * src,
    size_t count);

bool ggml_cuda_humming_finish_residual_rms(
    ggml_backend_cuda_context & ctx,
    const ggml_cuda_mm_fusion_args_host * fusion,
    const nv_bfloat16 * output,
    ggml_tensor * dst,
    int64_t n,
    int64_t m,
    cudaStream_t stream);

bool ggml_cuda_mul_mat_humming_fp8(
    ggml_backend_cuda_context & ctx,
    const ggml_tensor * src0,
    const ggml_tensor * src1,
    const ggml_tensor * ids,
    ggml_tensor * dst,
    const ggml_cuda_mm_fusion_args_host * fusion);

bool ggml_cuda_mul_mat_humming_fp8_block(
    ggml_backend_cuda_context & ctx,
    const ggml_tensor * src0,
    const ggml_tensor * src1,
    ggml_tensor * dst);

void ggml_cuda_dequantize_fp8_block_bf16(
    const ggml_tensor * weight,
    const ggml_tensor * scale,
    nv_bfloat16 * dst,
    cudaStream_t stream);

bool ggml_cuda_mul_mat_humming_fp8_block_fused(
    ggml_backend_cuda_context & ctx,
    const ggml_tensor * src0,
    const ggml_tensor * src1,
    const ggml_tensor * scale,
    ggml_tensor * dst,
    const ggml_cuda_mm_fusion_args_host * fusion);

bool ggml_cuda_mul_mat_humming_fp8_block_swiglu(
    ggml_backend_cuda_context & ctx,
    const ggml_tensor * up,
    const ggml_tensor * gate,
    const ggml_tensor * src1,
    ggml_tensor * dst,
    bool retain_bf16_output);

bool ggml_cuda_mul_mat_marlin_q4_a32(
    ggml_backend_cuda_context & ctx,
    const ggml_tensor * src0,
    const ggml_tensor * src1,
    const ggml_tensor * ids,
    ggml_tensor * dst,
    const ggml_cuda_mm_fusion_args_host * fusion = nullptr);

// Contract checks shared by the executors and the pre-capture canonicalization
// pass (ggml-cuda.cu); they do not consult the repacked state.
bool ggml_cuda_marlin_q4_a32_accepts_mul_mat(
    const ggml_tensor * src0, const ggml_tensor * src1, const ggml_tensor * ids,
    const ggml_tensor * dst, int cc);
bool ggml_cuda_marlin_q8_g128_accepts_mul_mat(
    const ggml_tensor * src0, const ggml_tensor * src1, const ggml_tensor * ids,
    const ggml_tensor * dst, int cc);

bool ggml_cuda_mul_mat_marlin_q8_g128(
    ggml_backend_cuda_context & ctx,
    const ggml_tensor * src0,
    const ggml_tensor * src1,
    const ggml_tensor * ids,
    ggml_tensor * dst,
    const ggml_cuda_mm_fusion_args_host * fusion = nullptr);

#endif

// Returns the maximum batch size for which MMVQ should be used for MUL_MAT_ID,
// based on the quantization type and GPU architecture (compute capability).
int get_mmvq_mmid_max_batch(ggml_type type, int cc);

#ifdef GGML_CUDA_Q8_MMV_TEST_INSTRUMENTATION
void ggml_cuda_q8_0_mmv_test_stats_reset();
void ggml_cuda_q8_0_mmv_test_stats_get(uint64_t * baseline, uint64_t * nwarps_2);
int  ggml_cuda_q8_0_mmv_test_compute_capability();
#endif

#ifdef GGML_CUDA_Q8_POST_SILU_TEST_INSTRUMENTATION
void ggml_cuda_q8_post_silu_test_kernel_stats_reset();
void ggml_cuda_q8_post_silu_test_kernel_stats_get(uint64_t * tuned_post_dispatches);
int  ggml_cuda_q8_post_silu_test_compute_capability();
#endif

void ggml_cuda_mul_mat_vec_q(ggml_backend_cuda_context & ctx,
    const ggml_tensor * src0, const ggml_tensor * src1, const ggml_tensor * ids, ggml_tensor * dst,
    const ggml_cuda_mm_fusion_args_host * fusion = nullptr,
    float post_scale = 1.0f, bool post_silu = false,
    const ggml_tensor * fp8_marker = nullptr);

void ggml_cuda_op_mul_mat_vec_q(
    ggml_backend_cuda_context & ctx,
    const ggml_tensor * src0, const ggml_tensor * src1, ggml_tensor * dst, const char * src0_dd_i, const float * src1_ddf_i,
    const char * src1_ddq_i, float * dst_dd_i, const int64_t row_low, const int64_t row_high, const int64_t src1_ncols,
    const int64_t src1_padded_row_size, cudaStream_t stream);

// Runs one batched matvec over slot-pool experts selected by device-side IDs.
// Output row c is W[ids[c]] times activation row act_ids[c].
// slot_stride_bytes is the original tensor nb[2], and act_q8 uses the padded q8_1 layout from quantize_row_q8_1_cuda.
// force_dedicated selects the MoE kernel even when modulo routing needs no explicit activation map.
enum class ggml_cuda_moe_cache_mmv_path {
    generic,
    dedicated,
};

ggml_cuda_moe_cache_mmv_path ggml_cuda_moe_cache_mmv(
    const void * pool, ggml_type type0, const char * act_q8,
    const int32_t * ids_dev, const int32_t * act_ids_dev,
    float * dst_dev, int64_t n_in, int64_t n_out, int64_t n_slots,
    int64_t slot_stride_bytes, int64_t n_hits, int64_t act_rows,
    bool force_dedicated, cudaStream_t stream);

// Runs up * GLU(gate) for rows whose two independently cached experts are resident.
void ggml_cuda_moe_cache_mmv_fused(
    const void * up_pool, const void * gate_pool, ggml_type type0,
    const char * act_q8, const int32_t * up_ids_dev,
    const int32_t * gate_ids_dev, const int32_t * act_ids_dev,
    float * dst_dev, int64_t n_in, int64_t n_out,
    int64_t slot_stride_bytes, int64_t n_hits, int64_t act_rows,
    float up_min, float up_max, float gate_min, float gate_max,
    cudaStream_t stream);

#ifdef GGML_CUDA_MOE_CACHE_FLAT_HITS_TEST_INSTRUMENTATION
void ggml_cuda_moe_cache_flat_hits_test_stats_reset();
void ggml_cuda_moe_cache_flat_hits_test_stats_get(uint64_t * factor_1, uint64_t * factor_2);
#endif
