[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ModPortRange/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 228
LIB: work
FILE: ${SURELOG_DIR}/tests/ModPortRange/dut.sv
n<> u<227> t<Top_level_rule> c<1> l<1:1> el<48:1>
  n<> u<1> t<Null_rule> p<227> s<226> l<1:1>
  n<> u<226> t<Source_text> p<227> c<29> l<1:1> el<46:10>
    n<> u<29> t<Description> p<226> c<28> s<70> l<1:1> el<7:13>
      n<> u<28> t<Interface_declaration> p<29> c<5> l<1:1> el<7:13>
        n<> u<5> t<Interface_ansi_header> p<28> c<2> s<17> l<1:1> el<1:23>
          n<> u<2> t<INTERFACE> p<5> s<4> l<1:1> el<1:10>
          n<MyInterface> u<4> t<Interface_identifier> p<5> c<3> l<1:11> el<1:22>
            n<MyInterface> u<3> t<STRING_CONST> p<4> l<1:11> el<1:22>
        n<> u<17> t<Non_port_interface_item> p<28> c<16> s<26> l<2:4> el<2:19>
          n<> u<16> t<Interface_or_generate_item> p<17> c<15> l<2:4> el<2:19>
            n<> u<15> t<Module_common_item> p<16> c<14> l<2:4> el<2:19>
              n<> u<14> t<Module_or_generate_item_declaration> p<15> c<13> l<2:4> el<2:19>
                n<> u<13> t<Package_or_generate_item_declaration> p<14> c<12> l<2:4> el<2:19>
                  n<> u<12> t<Data_declaration> p<13> c<11> l<2:4> el<2:19>
                    n<> u<11> t<Variable_declaration> p<12> c<7> l<2:4> el<2:19>
                      n<> u<7> t<Data_type> p<11> c<6> s<10> l<2:4> el<2:9>
                        n<> u<6> t<IntVec_TypeLogic> p<7> l<2:4> el<2:9>
                      n<> u<10> t<List_of_variable_decl_assignments> p<11> c<9> l<2:10> el<2:18>
                        n<> u<9> t<Variable_decl_assignment> p<10> c<8> l<2:10> el<2:18>
                          n<my_logic> u<8> t<STRING_CONST> p<9> l<2:10> el<2:18>
        n<> u<26> t<Non_port_interface_item> p<28> c<25> s<27> l<3:4> el<6:6>
          n<> u<25> t<Interface_or_generate_item> p<26> c<24> l<3:4> el<6:6>
            n<> u<24> t<Modport_item> p<25> c<18> l<3:12> el<6:5>
              n<MyModPort> u<18> t<STRING_CONST> p<24> s<23> l<3:12> el<3:21>
              n<> u<23> t<Modport_ports_declaration> p<24> c<22> l<5:7> el<5:27>
                n<> u<22> t<Modport_simple_ports_declaration> p<23> c<19> l<5:7> el<5:27>
                  n<> u<19> t<PortDir_Out> p<22> s<21> l<5:7> el<5:13>
                  n<> u<21> t<Modport_simple_port> p<22> c<20> l<5:19> el<5:27>
                    n<my_logic> u<20> t<STRING_CONST> p<21> l<5:19> el<5:27>
        n<> u<27> t<ENDINTERFACE> p<28> l<7:1> el<7:13>
    n<> u<70> t<Description> p<226> c<69> s<103> l<9:1> el<13:10>
      n<> u<69> t<Module_declaration> p<70> c<67> l<9:1> el<13:10>
        n<> u<67> t<Module_ansi_header> p<69> c<30> s<68> l<9:1> el<12:3>
          n<module> u<30> t<Module_keyword> p<67> s<31> l<9:1> el<9:7>
          n<range_itf_port> u<31> t<STRING_CONST> p<67> s<66> l<9:8> el<9:22>
          n<> u<66> t<List_of_port_declarations> p<67> c<47> l<9:23> el<12:2>
            n<> u<47> t<Ansi_port_declaration> p<66> c<35> s<65> l<10:5> el<10:40>
              n<> u<35> t<Interface_port_header> p<47> c<34> s<36> l<10:5> el<10:26>
                n<MyInterface.MyModPort> u<34> t<Interface_identifier> p<35> c<32> l<10:5> el<10:26>
                  n<MyInterface> u<32> t<STRING_CONST> p<34> s<33> l<10:5> el<10:16>
                  n<MyModPort> u<33> t<STRING_CONST> p<34> l<10:17> el<10:26>
              n<my_port1> u<36> t<STRING_CONST> p<47> s<46> l<10:27> el<10:35>
              n<> u<46> t<Unpacked_dimension> p<47> c<45> l<10:35> el<10:40>
                n<> u<45> t<Constant_range> p<46> c<40> l<10:36> el<10:39>
                  n<> u<40> t<Constant_expression> p<45> c<39> s<44> l<10:36> el<10:37>
                    n<> u<39> t<Constant_primary> p<40> c<38> l<10:36> el<10:37>
                      n<> u<38> t<Primary_literal> p<39> c<37> l<10:36> el<10:37>
                        n<1> u<37> t<INT_CONST> p<38> l<10:36> el<10:37>
                  n<> u<44> t<Constant_expression> p<45> c<43> l<10:38> el<10:39>
                    n<> u<43> t<Constant_primary> p<44> c<42> l<10:38> el<10:39>
                      n<> u<42> t<Primary_literal> p<43> c<41> l<10:38> el<10:39>
                        n<0> u<41> t<INT_CONST> p<42> l<10:38> el<10:39>
            n<> u<65> t<Ansi_port_declaration> p<66> c<53> l<11:5> el<11:30>
              n<> u<53> t<Net_port_header> p<65> c<48> s<54> l<11:5> el<11:16>
                n<> u<48> t<PortDir_Inp> p<53> s<52> l<11:5> el<11:10>
                n<> u<52> t<Net_port_type> p<53> c<51> l<11:11> el<11:16>
                  n<> u<51> t<Data_type_or_implicit> p<52> c<50> l<11:11> el<11:16>
                    n<> u<50> t<Data_type> p<51> c<49> l<11:11> el<11:16>
                      n<> u<49> t<IntVec_TypeLogic> p<50> l<11:11> el<11:16>
              n<my_port2> u<54> t<STRING_CONST> p<65> s<64> l<11:17> el<11:25>
              n<> u<64> t<Unpacked_dimension> p<65> c<63> l<11:25> el<11:30>
                n<> u<63> t<Constant_range> p<64> c<58> l<11:26> el<11:29>
                  n<> u<58> t<Constant_expression> p<63> c<57> s<62> l<11:26> el<11:27>
                    n<> u<57> t<Constant_primary> p<58> c<56> l<11:26> el<11:27>
                      n<> u<56> t<Primary_literal> p<57> c<55> l<11:26> el<11:27>
                        n<1> u<55> t<INT_CONST> p<56> l<11:26> el<11:27>
                  n<> u<62> t<Constant_expression> p<63> c<61> l<11:28> el<11:29>
                    n<> u<61> t<Constant_primary> p<62> c<60> l<11:28> el<11:29>
                      n<> u<60> t<Primary_literal> p<61> c<59> l<11:28> el<11:29>
                        n<0> u<59> t<INT_CONST> p<60> l<11:28> el<11:29>
        n<> u<68> t<ENDMODULE> p<69> l<13:1> el<13:10>
    n<> u<103> t<Description> p<226> c<102> s<123> l<17:1> el<22:13>
      n<> u<102> t<Interface_declaration> p<103> c<82> l<17:1> el<22:13>
        n<> u<82> t<Interface_ansi_header> p<102> c<71> s<91> l<17:1> el<17:35>
          n<> u<71> t<INTERFACE> p<82> s<73> l<17:1> el<17:10>
          n<mem_if> u<73> t<Interface_identifier> p<82> c<72> s<81> l<17:11> el<17:17>
            n<mem_if> u<72> t<STRING_CONST> p<73> l<17:11> el<17:17>
          n<> u<81> t<List_of_port_declarations> p<82> c<80> l<17:18> el<17:34>
            n<> u<80> t<Ansi_port_declaration> p<81> c<78> l<17:19> el<17:33>
              n<> u<78> t<Net_port_header> p<80> c<74> s<79> l<17:19> el<17:29>
                n<> u<74> t<PortDir_Inp> p<78> s<77> l<17:19> el<17:24>
                n<> u<77> t<Net_port_type> p<78> c<75> l<17:25> el<17:29>
                  n<> u<75> t<NetType_Wire> p<77> s<76> l<17:25> el<17:29>
                  n<> u<76> t<Data_type_or_implicit> p<77> l<17:30> el<17:30>
              n<clk> u<79> t<STRING_CONST> p<80> l<17:30> el<17:33>
        n<> u<91> t<Non_port_interface_item> p<102> c<90> s<100> l<19:3> el<19:31>
          n<> u<90> t<Interface_or_generate_item> p<91> c<89> l<19:3> el<19:31>
            n<> u<89> t<Modport_item> p<90> c<83> l<19:12> el<19:30>
              n<system> u<83> t<STRING_CONST> p<89> s<88> l<19:12> el<19:18>
              n<> u<88> t<Modport_ports_declaration> p<89> c<87> l<19:20> el<19:29>
                n<> u<87> t<Modport_simple_ports_declaration> p<88> c<84> l<19:20> el<19:29>
                  n<> u<84> t<PortDir_Inp> p<87> s<86> l<19:20> el<19:25>
                  n<> u<86> t<Modport_simple_port> p<87> c<85> l<19:26> el<19:29>
                    n<clk> u<85> t<STRING_CONST> p<86> l<19:26> el<19:29>
        n<> u<100> t<Non_port_interface_item> p<102> c<99> s<101> l<20:3> el<20:32>
          n<> u<99> t<Interface_or_generate_item> p<100> c<98> l<20:3> el<20:32>
            n<> u<98> t<Modport_item> p<99> c<92> l<20:12> el<20:31>
              n<memory> u<92> t<STRING_CONST> p<98> s<97> l<20:12> el<20:18>
              n<> u<97> t<Modport_ports_declaration> p<98> c<96> l<20:20> el<20:30>
                n<> u<96> t<Modport_simple_ports_declaration> p<97> c<93> l<20:20> el<20:30>
                  n<> u<93> t<PortDir_Out> p<96> s<95> l<20:20> el<20:26>
                  n<> u<95> t<Modport_simple_port> p<96> c<94> l<20:27> el<20:30>
                    n<clk> u<94> t<STRING_CONST> p<95> l<20:27> el<20:30>
        n<> u<101> t<ENDINTERFACE> p<102> l<22:1> el<22:13>
    n<> u<123> t<Description> p<226> c<122> s<148> l<25:1> el<28:10>
      n<> u<122> t<Module_declaration> p<123> c<120> l<25:1> el<28:10>
        n<> u<120> t<Module_ansi_header> p<122> c<104> s<121> l<25:1> el<25:55>
          n<module> u<104> t<Module_keyword> p<120> s<105> l<25:1> el<25:7>
          n<memory_ctrl1> u<105> t<STRING_CONST> p<120> s<119> l<25:8> el<25:20>
          n<> u<119> t<List_of_port_declarations> p<120> c<112> l<25:21> el<25:54>
            n<> u<112> t<Ansi_port_declaration> p<119> c<110> s<118> l<25:22> el<25:33>
              n<> u<110> t<Net_port_header> p<112> c<109> s<111> l<25:22> el<25:28>
                n<> u<109> t<Net_port_type> p<110> c<108> l<25:22> el<25:28>
                  n<> u<108> t<Data_type_or_implicit> p<109> c<107> l<25:22> el<25:28>
                    n<mem_if> u<107> t<Data_type> p<108> c<106> l<25:22> el<25:28>
                      n<mem_if> u<106> t<STRING_CONST> p<107> l<25:22> el<25:28>
              n<sif1> u<111> t<STRING_CONST> p<112> l<25:29> el<25:33>
            n<> u<118> t<Ansi_port_declaration> p<119> c<116> l<25:35> el<25:53>
              n<> u<116> t<Interface_port_header> p<118> c<115> s<117> l<25:35> el<25:48>
                n<mem_if.system> u<115> t<Interface_identifier> p<116> c<113> l<25:35> el<25:48>
                  n<mem_if> u<113> t<STRING_CONST> p<115> s<114> l<25:35> el<25:41>
                  n<system> u<114> t<STRING_CONST> p<115> l<25:42> el<25:48>
              n<sif2> u<117> t<STRING_CONST> p<118> l<25:49> el<25:53>
        n<> u<121> t<ENDMODULE> p<122> l<28:1> el<28:10>
    n<> u<148> t<Description> p<226> c<147> s<172> l<32:1> el<33:13>
      n<> u<147> t<Interface_declaration> p<148> c<145> l<32:1> el<33:13>
        n<> u<145> t<Interface_ansi_header> p<147> c<124> s<146> l<32:1> el<32:48>
          n<> u<124> t<INTERFACE> p<145> s<126> l<32:1> el<32:10>
          n<ConnectTB> u<126> t<Interface_identifier> p<145> c<125> s<144> l<32:11> el<32:20>
            n<ConnectTB> u<125> t<STRING_CONST> p<126> l<32:11> el<32:20>
          n<> u<144> t<List_of_port_declarations> p<145> c<143> l<32:22> el<32:46>
            n<> u<143> t<Ansi_port_declaration> p<144> c<141> l<32:23> el<32:45>
              n<> u<141> t<Net_port_header> p<143> c<127> s<142> l<32:23> el<32:39>
                n<> u<127> t<PortDir_Inp> p<141> s<140> l<32:23> el<32:28>
                n<> u<140> t<Net_port_type> p<141> c<128> l<32:29> el<32:39>
                  n<> u<128> t<NetType_Wire> p<140> s<139> l<32:29> el<32:33>
                  n<> u<139> t<Data_type_or_implicit> p<140> c<138> l<32:34> el<32:39>
                    n<> u<138> t<Packed_dimension> p<139> c<137> l<32:34> el<32:39>
                      n<> u<137> t<Constant_range> p<138> c<132> l<32:35> el<32:38>
                        n<> u<132> t<Constant_expression> p<137> c<131> s<136> l<32:35> el<32:36>
                          n<> u<131> t<Constant_primary> p<132> c<130> l<32:35> el<32:36>
                            n<> u<130> t<Primary_literal> p<131> c<129> l<32:35> el<32:36>
                              n<1> u<129> t<INT_CONST> p<130> l<32:35> el<32:36>
                        n<> u<136> t<Constant_expression> p<137> c<135> l<32:37> el<32:38>
                          n<> u<135> t<Constant_primary> p<136> c<134> l<32:37> el<32:38>
                            n<> u<134> t<Primary_literal> p<135> c<133> l<32:37> el<32:38>
                              n<0> u<133> t<INT_CONST> p<134> l<32:37> el<32:38>
              n<con_i> u<142> t<STRING_CONST> p<143> l<32:40> el<32:45>
        n<> u<146> t<ENDINTERFACE> p<147> l<33:1> el<33:13>
    n<> u<172> t<Description> p<226> c<171> s<225> l<35:1> el<36:10>
      n<> u<171> t<Module_declaration> p<172> c<169> l<35:1> el<36:10>
        n<> u<169> t<Module_ansi_header> p<171> c<149> s<170> l<35:1> el<35:39>
          n<module> u<149> t<Module_keyword> p<169> s<150> l<35:1> el<35:7>
          n<middle> u<150> t<STRING_CONST> p<169> s<168> l<35:8> el<35:14>
          n<> u<168> t<List_of_port_declarations> p<169> c<167> l<35:15> el<35:38>
            n<> u<167> t<Ansi_port_declaration> p<168> c<155> l<35:16> el<35:37>
              n<> u<155> t<Net_port_header> p<167> c<154> s<156> l<35:16> el<35:25>
                n<> u<154> t<Net_port_type> p<155> c<153> l<35:16> el<35:25>
                  n<> u<153> t<Data_type_or_implicit> p<154> c<152> l<35:16> el<35:25>
                    n<ConnectTB> u<152> t<Data_type> p<153> c<151> l<35:16> el<35:25>
                      n<ConnectTB> u<151> t<STRING_CONST> p<152> l<35:16> el<35:25>
              n<conn1> u<156> t<STRING_CONST> p<167> s<166> l<35:26> el<35:31>
              n<> u<166> t<Unpacked_dimension> p<167> c<165> l<35:32> el<35:37>
                n<> u<165> t<Constant_range> p<166> c<160> l<35:33> el<35:36>
                  n<> u<160> t<Constant_expression> p<165> c<159> s<164> l<35:33> el<35:34>
                    n<> u<159> t<Constant_primary> p<160> c<158> l<35:33> el<35:34>
                      n<> u<158> t<Primary_literal> p<159> c<157> l<35:33> el<35:34>
                        n<1> u<157> t<INT_CONST> p<158> l<35:33> el<35:34>
                  n<> u<164> t<Constant_expression> p<165> c<163> l<35:35> el<35:36>
                    n<> u<163> t<Constant_primary> p<164> c<162> l<35:35> el<35:36>
                      n<> u<162> t<Primary_literal> p<163> c<161> l<35:35> el<35:36>
                        n<0> u<161> t<INT_CONST> p<162> l<35:35> el<35:36>
        n<> u<170> t<ENDMODULE> p<171> l<36:1> el<36:10>
    n<> u<225> t<Description> p<226> c<224> l<39:1> el<46:10>
      n<> u<224> t<Module_declaration> p<225> c<222> l<39:1> el<46:10>
        n<> u<222> t<Module_ansi_header> p<224> c<173> s<223> l<39:1> el<45:3>
          n<module> u<173> t<Module_keyword> p<222> s<174> l<39:1> el<39:7>
          n<range_itf_port2> u<174> t<STRING_CONST> p<222> s<221> l<39:8> el<39:23>
          n<> u<221> t<List_of_port_declarations> p<222> c<180> l<39:24> el<45:2>
            n<> u<180> t<Ansi_port_declaration> p<221> c<178> s<196> l<40:5> el<40:35>
              n<> u<178> t<Interface_port_header> p<180> c<177> s<179> l<40:5> el<40:26>
                n<MyInterface.MyModPort> u<177> t<Interface_identifier> p<178> c<175> l<40:5> el<40:26>
                  n<MyInterface> u<175> t<STRING_CONST> p<177> s<176> l<40:5> el<40:16>
                  n<MyModPort> u<176> t<STRING_CONST> p<177> l<40:17> el<40:26>
              n<my_port1> u<179> t<STRING_CONST> p<180> l<40:27> el<40:35>
            n<> u<196> t<Ansi_port_declaration> p<221> c<184> s<203> l<41:5> el<41:40>
              n<> u<184> t<Interface_port_header> p<196> c<183> s<185> l<41:5> el<41:26>
                n<MyInterface.MyModPort> u<183> t<Interface_identifier> p<184> c<181> l<41:5> el<41:26>
                  n<MyInterface> u<181> t<STRING_CONST> p<183> s<182> l<41:5> el<41:16>
                  n<MyModPort> u<182> t<STRING_CONST> p<183> l<41:17> el<41:26>
              n<my_port2> u<185> t<STRING_CONST> p<196> s<195> l<41:27> el<41:35>
              n<> u<195> t<Unpacked_dimension> p<196> c<194> l<41:35> el<41:40>
                n<> u<194> t<Constant_range> p<195> c<189> l<41:36> el<41:39>
                  n<> u<189> t<Constant_expression> p<194> c<188> s<193> l<41:36> el<41:37>
                    n<> u<188> t<Constant_primary> p<189> c<187> l<41:36> el<41:37>
                      n<> u<187> t<Primary_literal> p<188> c<186> l<41:36> el<41:37>
                        n<1> u<186> t<INT_CONST> p<187> l<41:36> el<41:37>
                  n<> u<193> t<Constant_expression> p<194> c<192> l<41:38> el<41:39>
                    n<> u<192> t<Constant_primary> p<193> c<191> l<41:38> el<41:39>
                      n<> u<191> t<Primary_literal> p<192> c<190> l<41:38> el<41:39>
                        n<0> u<190> t<INT_CONST> p<191> l<41:38> el<41:39>
            n<> u<203> t<Ansi_port_declaration> p<221> c<201> s<220> l<42:5> el<42:26>
              n<> u<201> t<Net_port_header> p<203> c<200> s<202> l<42:5> el<42:16>
                n<> u<200> t<Net_port_type> p<201> c<199> l<42:5> el<42:16>
                  n<> u<199> t<Data_type_or_implicit> p<200> c<198> l<42:5> el<42:16>
                    n<MyInterface> u<198> t<Data_type> p<199> c<197> l<42:5> el<42:16>
                      n<MyInterface> u<197> t<STRING_CONST> p<198> l<42:5> el<42:16>
              n<my_port3> u<202> t<STRING_CONST> p<203> l<42:18> el<42:26>
            n<> u<220> t<Ansi_port_declaration> p<221> c<208> l<43:5> el<43:31>
              n<> u<208> t<Net_port_header> p<220> c<207> s<209> l<43:5> el<43:16>
                n<> u<207> t<Net_port_type> p<208> c<206> l<43:5> el<43:16>
                  n<> u<206> t<Data_type_or_implicit> p<207> c<205> l<43:5> el<43:16>
                    n<MyInterface> u<205> t<Data_type> p<206> c<204> l<43:5> el<43:16>
                      n<MyInterface> u<204> t<STRING_CONST> p<205> l<43:5> el<43:16>
              n<my_port4> u<209> t<STRING_CONST> p<220> s<219> l<43:18> el<43:26>
              n<> u<219> t<Unpacked_dimension> p<220> c<218> l<43:26> el<43:31>
                n<> u<218> t<Constant_range> p<219> c<213> l<43:27> el<43:30>
                  n<> u<213> t<Constant_expression> p<218> c<212> s<217> l<43:27> el<43:28>
                    n<> u<212> t<Constant_primary> p<213> c<211> l<43:27> el<43:28>
                      n<> u<211> t<Primary_literal> p<212> c<210> l<43:27> el<43:28>
                        n<1> u<210> t<INT_CONST> p<211> l<43:27> el<43:28>
                  n<> u<217> t<Constant_expression> p<218> c<216> l<43:29> el<43:30>
                    n<> u<216> t<Constant_primary> p<217> c<215> l<43:29> el<43:30>
                      n<> u<215> t<Primary_literal> p<216> c<214> l<43:29> el<43:30>
                        n<0> u<214> t<INT_CONST> p<215> l<43:29> el<43:30>
        n<> u<223> t<ENDMODULE> p<224> l<46:1> el<46:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:1:1: No timescale set for "MyInterface".
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:9:1: No timescale set for "range_itf_port".
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:17:1: No timescale set for "mem_if".
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:25:1: No timescale set for "memory_ctrl1".
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:32:1: No timescale set for "ConnectTB".
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:35:1: No timescale set for "middle".
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:39:1: No timescale set for "range_itf_port2".
[INF:CP0300] Compilation...
[INF:CP0304] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:32:1: Compile interface "work@ConnectTB".
[INF:CP0304] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:1:1: Compile interface "work@MyInterface".
[INF:CP0304] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:17:1: Compile interface "work@mem_if".
[INF:CP0303] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:25:1: Compile module "work@memory_ctrl1".
[INF:CP0303] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:35:1: Compile module "work@middle".
[INF:CP0303] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:9:1: Compile module "work@range_itf_port".
[INF:CP0303] ${SURELOG_DIR}/tests/ModPortRange/dut.sv:39:1: Compile module "work@range_itf_port2".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayNet                                               1
ArrayTypespec                                          5
Constant                                              18
Design                                                 1
IODecl                                                 3
Interface                                              3
InterfaceTypespec                                     24
LogicNet                                               6
LogicTypespec                                          8
LogicVar                                               1
Modport                                                3
Module                                                 4
Port                                                  11
Range                                                  9
RefObj                                                 2
RefTypespec                                           21
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ModPortRange/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllInterfaces:
\_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:32:1, endln:33:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@ConnectTB
  |vpiTypedef:
  \_LogicTypespec: , line:32:29, endln:32:39
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:32:1, endln:33:13
    |vpiRange:
    \_Range: , line:32:34, endln:32:39
      |vpiParent:
      \_LogicTypespec: , line:32:29, endln:32:39
      |vpiLeftRange:
      \_Constant: , line:32:35, endln:32:36
        |vpiParent:
        \_Range: , line:32:34, endln:32:39
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:32:37, endln:32:38
        |vpiParent:
        \_Range: , line:32:34, endln:32:39
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:32:29, endln:32:39
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:32:1, endln:33:13
    |vpiRange:
    \_Range: , line:32:34, endln:32:39
      |vpiParent:
      \_LogicTypespec: , line:32:29, endln:32:39
      |vpiLeftRange:
      \_Constant: , line:32:35, endln:32:36
        |vpiParent:
        \_Range: , line:32:34, endln:32:39
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:32:37, endln:32:38
        |vpiParent:
        \_Range: , line:32:34, endln:32:39
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:32:29, endln:32:39
  |vpiImportTypespec:
  \_LogicNet: (work@ConnectTB.con_i), line:32:40, endln:32:45
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:32:1, endln:33:13
    |vpiTypespec:
    \_RefTypespec: (work@ConnectTB.con_i), line:32:29, endln:32:39
      |vpiParent:
      \_LogicNet: (work@ConnectTB.con_i), line:32:40, endln:32:45
      |vpiFullName:work@ConnectTB.con_i
      |vpiActual:
      \_LogicTypespec: , line:32:29, endln:32:39
    |vpiName:con_i
    |vpiFullName:work@ConnectTB.con_i
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:32:29, endln:32:39
  |vpiImportTypespec:
  \_LogicNet: (work@ConnectTB.con_i), line:32:40, endln:32:45
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:32:1, endln:33:13
    |vpiName:con_i
    |vpiFullName:work@ConnectTB.con_i
    |vpiNetType:1
  |vpiDefName:work@ConnectTB
  |vpiNet:
  \_LogicNet: (work@ConnectTB.con_i), line:32:40, endln:32:45
  |vpiNet:
  \_LogicNet: (work@ConnectTB.con_i), line:32:40, endln:32:45
  |vpiPort:
  \_Port: (con_i), line:32:40, endln:32:45
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:32:1, endln:33:13
    |vpiName:con_i
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@ConnectTB.con_i.con_i), line:32:40, endln:32:45
      |vpiParent:
      \_Port: (con_i), line:32:40, endln:32:45
      |vpiName:con_i
      |vpiFullName:work@ConnectTB.con_i.con_i
      |vpiActual:
      \_LogicNet: (work@ConnectTB.con_i), line:32:40, endln:32:45
    |vpiTypespec:
    \_RefTypespec: (work@ConnectTB.con_i), line:32:29, endln:32:33
      |vpiParent:
      \_Port: (con_i), line:32:40, endln:32:45
      |vpiFullName:work@ConnectTB.con_i
      |vpiActual:
      \_LogicTypespec: , line:32:29, endln:32:39
|vpiAllInterfaces:
\_Interface: work@MyInterface (work@MyInterface), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:1:1, endln:7:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@MyInterface
  |vpiVariables:
  \_LogicVar: (work@MyInterface.my_logic), line:2:10, endln:2:18
    |vpiParent:
    \_Interface: work@MyInterface (work@MyInterface), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:1:1, endln:7:13
    |vpiTypespec:
    \_RefTypespec: (work@MyInterface.my_logic), line:2:4, endln:2:9
      |vpiParent:
      \_LogicVar: (work@MyInterface.my_logic), line:2:10, endln:2:18
      |vpiFullName:work@MyInterface.my_logic
      |vpiActual:
      \_LogicTypespec: , line:2:4, endln:2:9
    |vpiName:my_logic
    |vpiFullName:work@MyInterface.my_logic
    |vpiVisibility:1
  |vpiReg:
  \_LogicVar: (work@MyInterface.my_logic), line:2:10, endln:2:18
  |vpiTypedef:
  \_LogicTypespec: , line:2:4, endln:2:9
    |vpiParent:
    \_Interface: work@MyInterface (work@MyInterface), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:1:1, endln:7:13
  |vpiTypedef:
  \_LogicTypespec: , line:2:4, endln:2:9
    |vpiParent:
    \_Interface: work@MyInterface (work@MyInterface), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:1:1, endln:7:13
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:4, endln:2:9
  |vpiImportTypespec:
  \_LogicVar: (work@MyInterface.my_logic), line:2:10, endln:2:18
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:4, endln:2:9
  |vpiImportTypespec:
  \_LogicNet: (work@MyInterface.my_logic), line:2:10, endln:2:18
    |vpiParent:
    \_Interface: work@MyInterface (work@MyInterface), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:1:1, endln:7:13
    |vpiTypespec:
    \_RefTypespec: (work@MyInterface.my_logic), line:2:4, endln:2:9
      |vpiParent:
      \_LogicNet: (work@MyInterface.my_logic), line:2:10, endln:2:18
      |vpiFullName:work@MyInterface.my_logic
      |vpiActual:
      \_LogicTypespec: , line:2:4, endln:2:9
    |vpiName:my_logic
    |vpiFullName:work@MyInterface.my_logic
    |vpiNetType:36
  |vpiDefName:work@MyInterface
  |vpiNet:
  \_LogicNet: (work@MyInterface.my_logic), line:2:10, endln:2:18
  |vpiModport:
  \_Modport: (MyModPort), line:3:12, endln:3:21
    |vpiParent:
    \_Interface: work@MyInterface (work@MyInterface), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:1:1, endln:7:13
    |vpiName:MyModPort
|vpiAllInterfaces:
\_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:17:1, endln:22:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@mem_if
  |vpiTypedef:
  \_LogicTypespec: , line:17:25, endln:17:29
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:17:1, endln:22:13
  |vpiTypedef:
  \_LogicTypespec: , line:17:25, endln:17:29
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:17:1, endln:22:13
  |vpiImportTypespec:
  \_LogicTypespec: , line:17:25, endln:17:29
  |vpiImportTypespec:
  \_LogicNet: (work@mem_if.clk), line:17:30, endln:17:33
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:17:1, endln:22:13
    |vpiTypespec:
    \_RefTypespec: (work@mem_if.clk), line:17:25, endln:17:29
      |vpiParent:
      \_LogicNet: (work@mem_if.clk), line:17:30, endln:17:33
      |vpiFullName:work@mem_if.clk
      |vpiActual:
      \_LogicTypespec: , line:17:25, endln:17:29
    |vpiName:clk
    |vpiFullName:work@mem_if.clk
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:17:25, endln:17:29
  |vpiImportTypespec:
  \_LogicNet: (work@mem_if.clk), line:17:30, endln:17:33
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:17:1, endln:22:13
    |vpiName:clk
    |vpiFullName:work@mem_if.clk
    |vpiNetType:1
  |vpiDefName:work@mem_if
  |vpiNet:
  \_LogicNet: (work@mem_if.clk), line:17:30, endln:17:33
  |vpiNet:
  \_LogicNet: (work@mem_if.clk), line:17:30, endln:17:33
  |vpiModport:
  \_Modport: (memory), line:20:12, endln:20:18
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:17:1, endln:22:13
    |vpiName:memory
  |vpiModport:
  \_Modport: (system), line:19:12, endln:19:18
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:17:1, endln:22:13
    |vpiName:system
  |vpiPort:
  \_Port: (clk), line:17:30, endln:17:33
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:17:1, endln:22:13
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@mem_if.clk.clk), line:17:30, endln:17:33
      |vpiParent:
      \_Port: (clk), line:17:30, endln:17:33
      |vpiName:clk
      |vpiFullName:work@mem_if.clk.clk
      |vpiActual:
      \_LogicNet: (work@mem_if.clk), line:17:30, endln:17:33
    |vpiTypespec:
    \_RefTypespec: (work@mem_if.clk), line:17:25, endln:17:29
      |vpiParent:
      \_Port: (clk), line:17:30, endln:17:33
      |vpiFullName:work@mem_if.clk
      |vpiActual:
      \_LogicTypespec: , line:17:25, endln:17:29
|vpiAllModules:
\_Module: work@memory_ctrl1 (work@memory_ctrl1), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:25:1, endln:28:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@memory_ctrl1
  |vpiTypedef:
  \_InterfaceTypespec: (mem_if), line:25:22, endln:25:28
    |vpiParent:
    \_Module: work@memory_ctrl1 (work@memory_ctrl1), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:25:1, endln:28:10
    |vpiName:mem_if
    |vpiInterface:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:17:1, endln:22:13
  |vpiTypedef:
  \_InterfaceTypespec: (system), line:25:42, endln:25:48
    |vpiParent:
    \_Module: work@memory_ctrl1 (work@memory_ctrl1), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:25:1, endln:28:10
    |vpiName:system
    |vpiIsModPort:1
    |vpiInterface:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:17:1, endln:22:13
  |vpiTypedef:
  \_InterfaceTypespec: (mem_if), line:25:22, endln:25:28
    |vpiParent:
    \_Module: work@memory_ctrl1 (work@memory_ctrl1), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:25:1, endln:28:10
    |vpiName:mem_if
    |vpiInterface:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:17:1, endln:22:13
  |vpiTypedef:
  \_InterfaceTypespec: (system), line:25:42, endln:25:48
    |vpiParent:
    \_Module: work@memory_ctrl1 (work@memory_ctrl1), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:25:1, endln:28:10
    |vpiName:system
    |vpiIsModPort:1
    |vpiInterface:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:17:1, endln:22:13
  |vpiImportTypespec:
  \_InterfaceTypespec: (mem_if), line:25:22, endln:25:28
  |vpiImportTypespec:
  \_InterfaceTypespec: (system), line:25:42, endln:25:48
  |vpiImportTypespec:
  \_InterfaceTypespec: (mem_if), line:25:22, endln:25:28
  |vpiImportTypespec:
  \_InterfaceTypespec: (system), line:25:42, endln:25:48
  |vpiDefName:work@memory_ctrl1
  |vpiPort:
  \_Port: (sif1), line:25:29, endln:25:33
    |vpiParent:
    \_Module: work@memory_ctrl1 (work@memory_ctrl1), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:25:1, endln:28:10
    |vpiName:sif1
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@memory_ctrl1.sif1.mem_if), line:25:22, endln:25:28
      |vpiParent:
      \_Port: (sif1), line:25:29, endln:25:33
      |vpiName:mem_if
      |vpiFullName:work@memory_ctrl1.sif1.mem_if
      |vpiActual:
      \_InterfaceTypespec: (mem_if), line:25:22, endln:25:28
  |vpiPort:
  \_Port: (sif2), line:25:49, endln:25:53
    |vpiParent:
    \_Module: work@memory_ctrl1 (work@memory_ctrl1), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:25:1, endln:28:10
    |vpiName:sif2
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@memory_ctrl1.sif2.system), line:25:35, endln:25:41
      |vpiParent:
      \_Port: (sif2), line:25:49, endln:25:53
      |vpiName:system
      |vpiFullName:work@memory_ctrl1.sif2.system
      |vpiActual:
      \_InterfaceTypespec: (system), line:25:42, endln:25:48
|vpiAllModules:
\_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:35:1, endln:36:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@middle
  |vpiTypedef:
  \_InterfaceTypespec: (ConnectTB), line:35:16, endln:35:25
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:35:1, endln:36:10
    |vpiName:ConnectTB
    |vpiInterface:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:32:1, endln:33:13
  |vpiTypedef:
  \_ArrayTypespec: , line:35:32, endln:35:37
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:35:1, endln:36:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:35:32, endln:35:37
      |vpiParent:
      \_ArrayTypespec: , line:35:32, endln:35:37
      |vpiLeftRange:
      \_Constant: , line:35:33, endln:35:34
        |vpiParent:
        \_Range: , line:35:32, endln:35:37
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:35:35, endln:35:36
        |vpiParent:
        \_Range: , line:35:32, endln:35:37
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@middle.ConnectTB), line:35:16, endln:35:25
      |vpiParent:
      \_ArrayTypespec: , line:35:32, endln:35:37
      |vpiName:ConnectTB
      |vpiFullName:work@middle.ConnectTB
      |vpiActual:
      \_InterfaceTypespec: (ConnectTB), line:35:16, endln:35:25
  |vpiTypedef:
  \_InterfaceTypespec: (ConnectTB), line:35:16, endln:35:25
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:35:1, endln:36:10
    |vpiName:ConnectTB
    |vpiInterface:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:32:1, endln:33:13
  |vpiImportTypespec:
  \_InterfaceTypespec: (ConnectTB), line:35:16, endln:35:25
  |vpiImportTypespec:
  \_ArrayTypespec: , line:35:32, endln:35:37
  |vpiImportTypespec:
  \_InterfaceTypespec: (ConnectTB), line:35:16, endln:35:25
  |vpiDefName:work@middle
  |vpiPort:
  \_Port: (conn1), line:35:26, endln:35:31
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:35:1, endln:36:10
    |vpiName:conn1
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@middle.conn1.ConnectTB), line:35:16, endln:35:25
      |vpiParent:
      \_Port: (conn1), line:35:26, endln:35:31
      |vpiName:ConnectTB
      |vpiFullName:work@middle.conn1.ConnectTB
      |vpiActual:
      \_ArrayTypespec: , line:35:32, endln:35:37
|vpiAllModules:
\_Module: work@range_itf_port (work@range_itf_port), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:9:1, endln:13:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@range_itf_port
  |vpiTypedef:
  \_LogicTypespec: , line:11:11, endln:11:16
    |vpiParent:
    \_Module: work@range_itf_port (work@range_itf_port), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:9:1, endln:13:10
  |vpiTypedef:
  \_InterfaceTypespec: (MyModPort), line:10:17, endln:10:26
    |vpiParent:
    \_Module: work@range_itf_port (work@range_itf_port), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:9:1, endln:13:10
    |vpiName:MyModPort
    |vpiIsModPort:1
    |vpiInterface:
    \_Interface: work@MyInterface (work@MyInterface), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:1:1, endln:7:13
  |vpiTypedef:
  \_ArrayTypespec: , line:10:35, endln:10:40
    |vpiParent:
    \_Module: work@range_itf_port (work@range_itf_port), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:9:1, endln:13:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:10:35, endln:10:40
      |vpiParent:
      \_ArrayTypespec: , line:10:35, endln:10:40
      |vpiLeftRange:
      \_Constant: , line:10:36, endln:10:37
        |vpiParent:
        \_Range: , line:10:35, endln:10:40
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:10:38, endln:10:39
        |vpiParent:
        \_Range: , line:10:35, endln:10:40
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@range_itf_port.MyModPort), line:10:5, endln:10:16
      |vpiParent:
      \_ArrayTypespec: , line:10:35, endln:10:40
      |vpiName:MyModPort
      |vpiFullName:work@range_itf_port.MyModPort
      |vpiActual:
      \_InterfaceTypespec: (MyModPort), line:10:17, endln:10:26
  |vpiTypedef:
  \_InterfaceTypespec: (MyModPort), line:10:17, endln:10:26
    |vpiParent:
    \_Module: work@range_itf_port (work@range_itf_port), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:9:1, endln:13:10
    |vpiName:MyModPort
    |vpiIsModPort:1
    |vpiInterface:
    \_Interface: work@MyInterface (work@MyInterface), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:1:1, endln:7:13
  |vpiTypedef:
  \_ArrayTypespec: , line:11:25, endln:11:30
    |vpiParent:
    \_Module: work@range_itf_port (work@range_itf_port), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:9:1, endln:13:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:11:25, endln:11:30
      |vpiParent:
      \_ArrayTypespec: , line:11:25, endln:11:30
      |vpiLeftRange:
      \_Constant: , line:11:26, endln:11:27
        |vpiParent:
        \_Range: , line:11:25, endln:11:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:11:28, endln:11:29
        |vpiParent:
        \_Range: , line:11:25, endln:11:30
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@range_itf_port), line:11:11, endln:11:16
      |vpiParent:
      \_ArrayTypespec: , line:11:25, endln:11:30
      |vpiFullName:work@range_itf_port
      |vpiActual:
      \_LogicTypespec: , line:11:11, endln:11:16
  |vpiTypedef:
  \_LogicTypespec: , line:11:11, endln:11:16
    |vpiParent:
    \_Module: work@range_itf_port (work@range_itf_port), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:9:1, endln:13:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:11:11, endln:11:16
  |vpiImportTypespec:
  \_LogicNet: (work@range_itf_port.my_port2), line:11:17, endln:11:25
    |vpiParent:
    \_Module: work@range_itf_port (work@range_itf_port), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:9:1, endln:13:10
    |vpiTypespec:
    \_RefTypespec: (work@range_itf_port.my_port2), line:11:11, endln:11:16
      |vpiParent:
      \_LogicNet: (work@range_itf_port.my_port2), line:11:17, endln:11:25
      |vpiFullName:work@range_itf_port.my_port2
      |vpiActual:
      \_LogicTypespec: , line:11:11, endln:11:16
    |vpiName:my_port2
    |vpiFullName:work@range_itf_port.my_port2
    |vpiNetType:36
  |vpiImportTypespec:
  \_InterfaceTypespec: (MyModPort), line:10:17, endln:10:26
  |vpiImportTypespec:
  \_ArrayTypespec: , line:10:35, endln:10:40
  |vpiImportTypespec:
  \_InterfaceTypespec: (MyModPort), line:10:17, endln:10:26
  |vpiImportTypespec:
  \_ArrayTypespec: , line:11:25, endln:11:30
  |vpiImportTypespec:
  \_LogicTypespec: , line:11:11, endln:11:16
  |vpiDefName:work@range_itf_port
  |vpiNet:
  \_LogicNet: (work@range_itf_port.my_port2), line:11:17, endln:11:25
  |vpiPort:
  \_Port: (my_port1), line:10:27, endln:10:35
    |vpiParent:
    \_Module: work@range_itf_port (work@range_itf_port), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:9:1, endln:13:10
    |vpiName:my_port1
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@range_itf_port.my_port1.MyInterface), line:10:5, endln:10:16
      |vpiParent:
      \_Port: (my_port1), line:10:27, endln:10:35
      |vpiName:MyInterface
      |vpiFullName:work@range_itf_port.my_port1.MyInterface
      |vpiActual:
      \_ArrayTypespec: , line:10:35, endln:10:40
  |vpiPort:
  \_Port: (my_port2), line:11:17, endln:11:25
    |vpiParent:
    \_Module: work@range_itf_port (work@range_itf_port), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:9:1, endln:13:10
    |vpiName:my_port2
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@range_itf_port.my_port2), line:11:11, endln:11:16
      |vpiParent:
      \_Port: (my_port2), line:11:17, endln:11:25
      |vpiFullName:work@range_itf_port.my_port2
      |vpiActual:
      \_ArrayTypespec: , line:11:25, endln:11:30
|vpiAllModules:
\_Module: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@range_itf_port2
  |vpiTypedef:
  \_InterfaceTypespec: (MyModPort), line:40:17, endln:40:26
    |vpiParent:
    \_Module: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiName:MyModPort
    |vpiIsModPort:1
    |vpiInterface:
    \_Interface: work@MyInterface (work@MyInterface), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:1:1, endln:7:13
  |vpiTypedef:
  \_InterfaceTypespec: (MyModPort), line:41:17, endln:41:26
    |vpiParent:
    \_Module: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiName:MyModPort
    |vpiIsModPort:1
    |vpiInterface:
    \_Interface: work@MyInterface (work@MyInterface), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:1:1, endln:7:13
  |vpiTypedef:
  \_InterfaceTypespec: (MyInterface), line:42:5, endln:42:16
    |vpiParent:
    \_Module: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiName:MyInterface
    |vpiInterface:
    \_Interface: work@MyInterface (work@MyInterface), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:1:1, endln:7:13
  |vpiTypedef:
  \_InterfaceTypespec: (MyInterface), line:43:5, endln:43:16
    |vpiParent:
    \_Module: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiName:MyInterface
    |vpiInterface:
    \_Interface: work@MyInterface (work@MyInterface), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:1:1, endln:7:13
  |vpiTypedef:
  \_InterfaceTypespec: (MyModPort), line:40:17, endln:40:26
    |vpiParent:
    \_Module: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiName:MyModPort
    |vpiIsModPort:1
    |vpiInterface:
    \_Interface: work@MyInterface (work@MyInterface), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:1:1, endln:7:13
  |vpiTypedef:
  \_ArrayTypespec: , line:41:35, endln:41:40
    |vpiParent:
    \_Module: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:41:35, endln:41:40
      |vpiParent:
      \_ArrayTypespec: , line:41:35, endln:41:40
      |vpiLeftRange:
      \_Constant: , line:41:36, endln:41:37
        |vpiParent:
        \_Range: , line:41:35, endln:41:40
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:41:38, endln:41:39
        |vpiParent:
        \_Range: , line:41:35, endln:41:40
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@range_itf_port2.MyModPort), line:41:5, endln:41:16
      |vpiParent:
      \_ArrayTypespec: , line:41:35, endln:41:40
      |vpiName:MyModPort
      |vpiFullName:work@range_itf_port2.MyModPort
      |vpiActual:
      \_InterfaceTypespec: (MyModPort), line:41:17, endln:41:26
  |vpiTypedef:
  \_InterfaceTypespec: (MyModPort), line:41:17, endln:41:26
    |vpiParent:
    \_Module: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiName:MyModPort
    |vpiIsModPort:1
    |vpiInterface:
    \_Interface: work@MyInterface (work@MyInterface), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:1:1, endln:7:13
  |vpiTypedef:
  \_InterfaceTypespec: (MyInterface), line:42:5, endln:42:16
    |vpiParent:
    \_Module: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiName:MyInterface
    |vpiInterface:
    \_Interface: work@MyInterface (work@MyInterface), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:1:1, endln:7:13
  |vpiTypedef:
  \_ArrayTypespec: , line:43:26, endln:43:31
    |vpiParent:
    \_Module: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:43:26, endln:43:31
      |vpiParent:
      \_ArrayTypespec: , line:43:26, endln:43:31
      |vpiLeftRange:
      \_Constant: , line:43:27, endln:43:28
        |vpiParent:
        \_Range: , line:43:26, endln:43:31
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:43:29, endln:43:30
        |vpiParent:
        \_Range: , line:43:26, endln:43:31
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@range_itf_port2.MyInterface), line:43:5, endln:43:16
      |vpiParent:
      \_ArrayTypespec: , line:43:26, endln:43:31
      |vpiName:MyInterface
      |vpiFullName:work@range_itf_port2.MyInterface
      |vpiActual:
      \_InterfaceTypespec: (MyInterface), line:43:5, endln:43:16
  |vpiTypedef:
  \_InterfaceTypespec: (MyInterface), line:43:5, endln:43:16
    |vpiParent:
    \_Module: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiName:MyInterface
    |vpiInterface:
    \_Interface: work@MyInterface (work@MyInterface), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:1:1, endln:7:13
  |vpiImportTypespec:
  \_InterfaceTypespec: (MyModPort), line:40:17, endln:40:26
  |vpiImportTypespec:
  \_InterfaceTypespec: (MyModPort), line:41:17, endln:41:26
  |vpiImportTypespec:
  \_InterfaceTypespec: (MyInterface), line:42:5, endln:42:16
  |vpiImportTypespec:
  \_InterfaceTypespec: (MyInterface), line:43:5, endln:43:16
  |vpiImportTypespec:
  \_InterfaceTypespec: (MyModPort), line:40:17, endln:40:26
  |vpiImportTypespec:
  \_ArrayTypespec: , line:41:35, endln:41:40
  |vpiImportTypespec:
  \_InterfaceTypespec: (MyModPort), line:41:17, endln:41:26
  |vpiImportTypespec:
  \_InterfaceTypespec: (MyInterface), line:42:5, endln:42:16
  |vpiImportTypespec:
  \_ArrayTypespec: , line:43:26, endln:43:31
  |vpiImportTypespec:
  \_InterfaceTypespec: (MyInterface), line:43:5, endln:43:16
  |vpiDefName:work@range_itf_port2
  |vpiPort:
  \_Port: (my_port1), line:40:27, endln:40:35
    |vpiParent:
    \_Module: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiName:my_port1
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@range_itf_port2.my_port1.MyModPort), line:40:5, endln:40:16
      |vpiParent:
      \_Port: (my_port1), line:40:27, endln:40:35
      |vpiName:MyModPort
      |vpiFullName:work@range_itf_port2.my_port1.MyModPort
      |vpiActual:
      \_InterfaceTypespec: (MyModPort), line:40:17, endln:40:26
  |vpiPort:
  \_Port: (my_port2), line:41:27, endln:41:35
    |vpiParent:
    \_Module: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiName:my_port2
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@range_itf_port2.my_port2.MyInterface), line:41:5, endln:41:16
      |vpiParent:
      \_Port: (my_port2), line:41:27, endln:41:35
      |vpiName:MyInterface
      |vpiFullName:work@range_itf_port2.my_port2.MyInterface
      |vpiActual:
      \_ArrayTypespec: , line:41:35, endln:41:40
  |vpiPort:
  \_Port: (my_port3), line:42:18, endln:42:26
    |vpiParent:
    \_Module: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiName:my_port3
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@range_itf_port2.my_port3.MyInterface), line:42:5, endln:42:16
      |vpiParent:
      \_Port: (my_port3), line:42:18, endln:42:26
      |vpiName:MyInterface
      |vpiFullName:work@range_itf_port2.my_port3.MyInterface
      |vpiActual:
      \_InterfaceTypespec: (MyInterface), line:42:5, endln:42:16
  |vpiPort:
  \_Port: (my_port4), line:43:18, endln:43:26
    |vpiParent:
    \_Module: work@range_itf_port2 (work@range_itf_port2), file:${SURELOG_DIR}/tests/ModPortRange/dut.sv, line:39:1, endln:46:10
    |vpiName:my_port4
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@range_itf_port2.my_port4.MyInterface), line:43:5, endln:43:16
      |vpiParent:
      \_Port: (my_port4), line:43:18, endln:43:26
      |vpiName:MyInterface
      |vpiFullName:work@range_itf_port2.my_port4.MyInterface
      |vpiActual:
      \_ArrayTypespec: , line:43:26, endln:43:31
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
