{"vcs1":{"timestamp_begin":1684316951.291054304, "rt":1.38, "ut":0.40, "st":0.21}}
{"vcselab":{"timestamp_begin":1684316952.755296344, "rt":1.28, "ut":0.43, "st":0.16}}
{"link":{"timestamp_begin":1684316954.103264462, "rt":0.50, "ut":0.23, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684316950.643281150}
{"VCS_COMP_START_TIME": 1684316950.643281150}
{"VCS_COMP_END_TIME": 1684316956.143567760}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330632}}
{"stitch_vcselab": {"peak_mem": 211884}}
