Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Oct  8 14:49:40 2024
| Host         : ECEB-3022-16 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_top_timing_summary_routed.rpt -pb processor_top_timing_summary_routed.pb -rpx processor_top_timing_summary_routed.rpx -warn_on_violation
| Design       : processor_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  59          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.679        0.000                      0                  801        0.140        0.000                      0                  801        3.750        0.000                       0                   273  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.679        0.000                      0                  801        0.140        0.000                      0                  801        3.750        0.000                       0                   273  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/nzp_logic/reg_z/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.205ns  (logic 3.143ns (34.144%)  route 6.062ns (65.856%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.621     5.129    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=49, routed)          0.874     6.459    slc3/cpu/cpu_control/state[2]
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.124     6.583 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_0_5_i_28/O
                         net (fo=3, routed)           0.556     7.139    slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5
    SLICE_X7Y87          LUT3 (Prop_lut3_I1_O)        0.118     7.257 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.056     8.313    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/ADDRA1
    SLICE_X6Y85          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.348     8.661 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.881     9.542    slc3/cpu/registerFile/sr1_out[0]
    SLICE_X5Y83          LUT4 (Prop_lut4_I3_O)        0.328     9.870 r  slc3/cpu/registerFile/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.870    slc3/cpu/alu2/S[0]
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.402 r  slc3/cpu/alu2/alu2_out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.402    slc3/cpu/alu2/alu2_out0_inferred__1/i__carry_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.516 r  slc3/cpu/alu2/alu2_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.516    slc3/cpu/alu2/alu2_out0_inferred__1/i__carry__0_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.630 r  slc3/cpu/alu2/alu2_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.630    slc3/cpu/alu2/alu2_out0_inferred__1/i__carry__1_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.964 f  slc3/cpu/alu2/alu2_out0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.499    11.463    slc3/cpu/cpu_control/alu2_out01_in[13]
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.303    11.766 f  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_6/O
                         net (fo=1, routed)           0.664    12.430    slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_6_n_0
    SLICE_X11Y87         LUT6 (Prop_lut6_I1_O)        0.124    12.554 f  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_1/O
                         net (fo=8, routed)           0.885    13.439    slc3/cpu/cpu_control/data_q_reg[13]
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124    13.563 r  slc3/cpu/cpu_control/data_q[0]_i_3/O
                         net (fo=2, routed)           0.646    14.210    slc3/cpu/cpu_control/data_q[0]_i_3_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I1_O)        0.124    14.334 r  slc3/cpu/cpu_control/data_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000    14.334    slc3/cpu/nzp_logic/reg_z/data_q_reg[0]_0
    SLICE_X13Y83         FDRE                                         r  slc3/cpu/nzp_logic/reg_z/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.433    14.762    slc3/cpu/nzp_logic/reg_z/clk_IBUF_BUFG
    SLICE_X13Y83         FDRE                                         r  slc3/cpu/nzp_logic/reg_z/data_q_reg[0]/C
                         clock pessimism              0.257    15.019    
                         clock uncertainty           -0.035    14.983    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)        0.029    15.012    slc3/cpu/nzp_logic/reg_z/data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -14.334    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/nzp_logic/reg_p/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.229ns  (logic 3.143ns (34.056%)  route 6.086ns (65.944%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.621     5.129    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=49, routed)          0.874     6.459    slc3/cpu/cpu_control/state[2]
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.124     6.583 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_0_5_i_28/O
                         net (fo=3, routed)           0.556     7.139    slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5
    SLICE_X7Y87          LUT3 (Prop_lut3_I1_O)        0.118     7.257 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.056     8.313    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/ADDRA1
    SLICE_X6Y85          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.348     8.661 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.881     9.542    slc3/cpu/registerFile/sr1_out[0]
    SLICE_X5Y83          LUT4 (Prop_lut4_I3_O)        0.328     9.870 r  slc3/cpu/registerFile/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.870    slc3/cpu/alu2/S[0]
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.402 r  slc3/cpu/alu2/alu2_out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.402    slc3/cpu/alu2/alu2_out0_inferred__1/i__carry_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.516 r  slc3/cpu/alu2/alu2_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.516    slc3/cpu/alu2/alu2_out0_inferred__1/i__carry__0_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.630 r  slc3/cpu/alu2/alu2_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.630    slc3/cpu/alu2/alu2_out0_inferred__1/i__carry__1_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.964 r  slc3/cpu/alu2/alu2_out0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.499    11.463    slc3/cpu/cpu_control/alu2_out01_in[13]
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.303    11.766 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_6/O
                         net (fo=1, routed)           0.664    12.430    slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_6_n_0
    SLICE_X11Y87         LUT6 (Prop_lut6_I1_O)        0.124    12.554 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_1/O
                         net (fo=8, routed)           0.885    13.439    slc3/cpu/cpu_control/data_q_reg[13]
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124    13.563 f  slc3/cpu/cpu_control/data_q[0]_i_3/O
                         net (fo=2, routed)           0.670    14.234    slc3/cpu/cpu_control/data_q[0]_i_3_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I2_O)        0.124    14.358 r  slc3/cpu/cpu_control/data_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000    14.358    slc3/cpu/nzp_logic/reg_p/data_q_reg[0]_0
    SLICE_X12Y83         FDRE                                         r  slc3/cpu/nzp_logic/reg_p/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.433    14.762    slc3/cpu/nzp_logic/reg_p/clk_IBUF_BUFG
    SLICE_X12Y83         FDRE                                         r  slc3/cpu/nzp_logic/reg_p/data_q_reg[0]/C
                         clock pessimism              0.257    15.019    
                         clock uncertainty           -0.035    14.983    
    SLICE_X12Y83         FDRE (Setup_fdre_C_D)        0.079    15.062    slc3/cpu/nzp_logic/reg_p/data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -14.358    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/registerFile/regfile_reg_r2_0_7_12_15/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.747ns  (logic 2.629ns (30.055%)  route 6.118ns (69.945%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.621     5.129    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=49, routed)          0.874     6.459    slc3/cpu/cpu_control/state[2]
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.124     6.583 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_0_5_i_28/O
                         net (fo=3, routed)           0.556     7.139    slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5
    SLICE_X7Y87          LUT3 (Prop_lut3_I1_O)        0.118     7.257 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.235     8.492    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRA1
    SLICE_X6Y86          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.348     8.840 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMA/O
                         net (fo=4, routed)           0.706     9.546    slc3/cpu/pc_reg/sr1_out[0]
    SLICE_X8Y85          LUT3 (Prop_lut3_I2_O)        0.328     9.874 r  slc3/cpu/pc_reg/alu1_out_carry__0_i_2/O
                         net (fo=1, routed)           0.568    10.442    slc3/cpu/addr1out[6]
    SLICE_X9Y85          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.840 r  slc3/cpu/alu1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.840    slc3/cpu/alu1_out_carry__0_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.954 r  slc3/cpu/alu1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.954    slc3/cpu/alu1_out_carry__1_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.267 r  slc3/cpu/alu1_out_carry__2/O[3]
                         net (fo=2, routed)           0.533    11.801    slc3/cpu/cpu_control/data2[15]
    SLICE_X10Y88         LUT6 (Prop_lut6_I0_O)        0.306    12.107 f  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_9/O
                         net (fo=1, routed)           0.646    12.753    slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_9_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I0_O)        0.124    12.877 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_3/O
                         net (fo=10, routed)          1.000    13.876    slc3/cpu/registerFile/regfile_reg_r2_0_7_12_15/DIB1
    SLICE_X2Y86          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r2_0_7_12_15/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.504    14.833    slc3/cpu/registerFile/regfile_reg_r2_0_7_12_15/WCLK
    SLICE_X2Y86          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r2_0_7_12_15/RAMB_D1/CLK
                         clock pessimism              0.257    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X2Y86          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.826    slc3/cpu/registerFile/regfile_reg_r2_0_7_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -13.876    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.968ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/registerFile/regfile_reg_r1_0_7_12_15/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.742ns  (logic 2.629ns (30.074%)  route 6.113ns (69.926%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.621     5.129    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=49, routed)          0.874     6.459    slc3/cpu/cpu_control/state[2]
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.124     6.583 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_0_5_i_28/O
                         net (fo=3, routed)           0.556     7.139    slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5
    SLICE_X7Y87          LUT3 (Prop_lut3_I1_O)        0.118     7.257 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.235     8.492    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRA1
    SLICE_X6Y86          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.348     8.840 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMA/O
                         net (fo=4, routed)           0.706     9.546    slc3/cpu/pc_reg/sr1_out[0]
    SLICE_X8Y85          LUT3 (Prop_lut3_I2_O)        0.328     9.874 r  slc3/cpu/pc_reg/alu1_out_carry__0_i_2/O
                         net (fo=1, routed)           0.568    10.442    slc3/cpu/addr1out[6]
    SLICE_X9Y85          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.840 r  slc3/cpu/alu1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.840    slc3/cpu/alu1_out_carry__0_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.954 r  slc3/cpu/alu1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.954    slc3/cpu/alu1_out_carry__1_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.267 r  slc3/cpu/alu1_out_carry__2/O[3]
                         net (fo=2, routed)           0.533    11.801    slc3/cpu/cpu_control/data2[15]
    SLICE_X10Y88         LUT6 (Prop_lut6_I0_O)        0.306    12.107 f  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_9/O
                         net (fo=1, routed)           0.646    12.753    slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_9_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I0_O)        0.124    12.877 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_3/O
                         net (fo=10, routed)          0.994    13.871    slc3/cpu/registerFile/regfile_reg_r1_0_7_12_15/DIB1
    SLICE_X6Y87          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r1_0_7_12_15/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.503    14.832    slc3/cpu/registerFile/regfile_reg_r1_0_7_12_15/WCLK
    SLICE_X6Y87          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r1_0_7_12_15/RAMB_D1/CLK
                         clock pessimism              0.270    15.102    
                         clock uncertainty           -0.035    15.066    
    SLICE_X6Y87          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.838    slc3/cpu/registerFile/regfile_reg_r1_0_7_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -13.871    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/registerFile/regfile_reg_r2_0_7_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.687ns  (logic 2.551ns (29.365%)  route 6.136ns (70.635%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.621     5.129    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=49, routed)          0.874     6.459    slc3/cpu/cpu_control/state[2]
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.124     6.583 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_0_5_i_28/O
                         net (fo=3, routed)           0.556     7.139    slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5
    SLICE_X7Y87          LUT3 (Prop_lut3_I1_O)        0.118     7.257 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.235     8.492    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRA1
    SLICE_X6Y86          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.348     8.840 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMA/O
                         net (fo=4, routed)           0.706     9.546    slc3/cpu/pc_reg/sr1_out[0]
    SLICE_X8Y85          LUT3 (Prop_lut3_I2_O)        0.328     9.874 r  slc3/cpu/pc_reg/alu1_out_carry__0_i_2/O
                         net (fo=1, routed)           0.568    10.442    slc3/cpu/addr1out[6]
    SLICE_X9Y85          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.840 r  slc3/cpu/alu1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.840    slc3/cpu/alu1_out_carry__0_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.954 r  slc3/cpu/alu1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.954    slc3/cpu/alu1_out_carry__1_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.193 r  slc3/cpu/alu1_out_carry__2/O[2]
                         net (fo=2, routed)           0.464    11.658    slc3/cpu/cpu_control/data2[14]
    SLICE_X10Y88         LUT6 (Prop_lut6_I0_O)        0.302    11.960 f  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_11/O
                         net (fo=1, routed)           0.753    12.713    slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_11_n_0
    SLICE_X15Y83         LUT6 (Prop_lut6_I0_O)        0.124    12.837 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_4/O
                         net (fo=9, routed)           0.979    13.816    slc3/cpu/registerFile/regfile_reg_r2_0_7_12_15/DIB0
    SLICE_X2Y86          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r2_0_7_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.504    14.833    slc3/cpu/registerFile/regfile_reg_r2_0_7_12_15/WCLK
    SLICE_X2Y86          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r2_0_7_12_15/RAMB/CLK
                         clock pessimism              0.257    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X2Y86          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.869    slc3/cpu/registerFile/regfile_reg_r2_0_7_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -13.816    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.193ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/registerFile/regfile_reg_r1_0_7_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.560ns  (logic 2.551ns (29.802%)  route 6.009ns (70.198%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.621     5.129    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=49, routed)          0.874     6.459    slc3/cpu/cpu_control/state[2]
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.124     6.583 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_0_5_i_28/O
                         net (fo=3, routed)           0.556     7.139    slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5
    SLICE_X7Y87          LUT3 (Prop_lut3_I1_O)        0.118     7.257 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.235     8.492    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRA1
    SLICE_X6Y86          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.348     8.840 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMA/O
                         net (fo=4, routed)           0.706     9.546    slc3/cpu/pc_reg/sr1_out[0]
    SLICE_X8Y85          LUT3 (Prop_lut3_I2_O)        0.328     9.874 r  slc3/cpu/pc_reg/alu1_out_carry__0_i_2/O
                         net (fo=1, routed)           0.568    10.442    slc3/cpu/addr1out[6]
    SLICE_X9Y85          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.840 r  slc3/cpu/alu1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.840    slc3/cpu/alu1_out_carry__0_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.954 r  slc3/cpu/alu1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.954    slc3/cpu/alu1_out_carry__1_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.193 r  slc3/cpu/alu1_out_carry__2/O[2]
                         net (fo=2, routed)           0.464    11.658    slc3/cpu/cpu_control/data2[14]
    SLICE_X10Y88         LUT6 (Prop_lut6_I0_O)        0.302    11.960 f  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_11/O
                         net (fo=1, routed)           0.753    12.713    slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_11_n_0
    SLICE_X15Y83         LUT6 (Prop_lut6_I0_O)        0.124    12.837 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_4/O
                         net (fo=9, routed)           0.852    13.689    slc3/cpu/registerFile/regfile_reg_r1_0_7_12_15/DIB0
    SLICE_X6Y87          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r1_0_7_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.503    14.832    slc3/cpu/registerFile/regfile_reg_r1_0_7_12_15/WCLK
    SLICE_X6Y87          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r1_0_7_12_15/RAMB/CLK
                         clock pessimism              0.270    15.102    
                         clock uncertainty           -0.035    15.066    
    SLICE_X6Y87          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.881    slc3/cpu/registerFile/regfile_reg_r1_0_7_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -13.689    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ir_reg/data_q_reg[15]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 2.629ns (30.622%)  route 5.956ns (69.378%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.621     5.129    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=49, routed)          0.874     6.459    slc3/cpu/cpu_control/state[2]
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.124     6.583 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_0_5_i_28/O
                         net (fo=3, routed)           0.556     7.139    slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5
    SLICE_X7Y87          LUT3 (Prop_lut3_I1_O)        0.118     7.257 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.235     8.492    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRA1
    SLICE_X6Y86          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.348     8.840 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMA/O
                         net (fo=4, routed)           0.706     9.546    slc3/cpu/pc_reg/sr1_out[0]
    SLICE_X8Y85          LUT3 (Prop_lut3_I2_O)        0.328     9.874 r  slc3/cpu/pc_reg/alu1_out_carry__0_i_2/O
                         net (fo=1, routed)           0.568    10.442    slc3/cpu/addr1out[6]
    SLICE_X9Y85          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.840 r  slc3/cpu/alu1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.840    slc3/cpu/alu1_out_carry__0_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.954 r  slc3/cpu/alu1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.954    slc3/cpu/alu1_out_carry__1_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.267 r  slc3/cpu/alu1_out_carry__2/O[3]
                         net (fo=2, routed)           0.533    11.801    slc3/cpu/cpu_control/data2[15]
    SLICE_X10Y88         LUT6 (Prop_lut6_I0_O)        0.306    12.107 f  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_9/O
                         net (fo=1, routed)           0.646    12.753    slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_9_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I0_O)        0.124    12.877 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_3/O
                         net (fo=10, routed)          0.837    13.714    slc3/cpu/ir_reg/databus[15]
    SLICE_X4Y82          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[15]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.499    14.828    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[15]_lopt_replica/C
                         clock pessimism              0.270    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X4Y82          FDRE (Setup_fdre_C_D)       -0.081    14.981    slc3/cpu/ir_reg/data_q_reg[15]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -13.714    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ir_reg/data_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.477ns  (logic 2.895ns (34.152%)  route 5.582ns (65.848%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.621     5.129    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=49, routed)          0.874     6.459    slc3/cpu/cpu_control/state[2]
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.124     6.583 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_0_5_i_28/O
                         net (fo=3, routed)           0.556     7.139    slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5
    SLICE_X7Y87          LUT3 (Prop_lut3_I1_O)        0.118     7.257 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.056     8.313    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/ADDRA1
    SLICE_X6Y85          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.348     8.661 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA/O
                         net (fo=3, routed)           0.881     9.542    slc3/cpu/registerFile/sr1_out[0]
    SLICE_X5Y83          LUT4 (Prop_lut4_I3_O)        0.328     9.870 r  slc3/cpu/registerFile/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.870    slc3/cpu/alu2/S[0]
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.402 r  slc3/cpu/alu2/alu2_out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.402    slc3/cpu/alu2/alu2_out0_inferred__1/i__carry_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.516 r  slc3/cpu/alu2/alu2_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.516    slc3/cpu/alu2/alu2_out0_inferred__1/i__carry__0_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.630 r  slc3/cpu/alu2/alu2_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.630    slc3/cpu/alu2/alu2_out0_inferred__1/i__carry__1_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.964 r  slc3/cpu/alu2/alu2_out0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.499    11.463    slc3/cpu/cpu_control/alu2_out01_in[13]
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.303    11.766 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_6/O
                         net (fo=1, routed)           0.664    12.430    slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_6_n_0
    SLICE_X11Y87         LUT6 (Prop_lut6_I1_O)        0.124    12.554 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_1/O
                         net (fo=8, routed)           1.051    13.606    slc3/cpu/ir_reg/databus[13]
    SLICE_X9Y87          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.436    14.765    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X9Y87          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[13]/C
                         clock pessimism              0.257    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X9Y87          FDRE (Setup_fdre_C_D)       -0.109    14.877    slc3/cpu/ir_reg/data_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -13.606    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ir_reg/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.503ns  (logic 2.629ns (30.918%)  route 5.874ns (69.082%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.621     5.129    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=49, routed)          0.874     6.459    slc3/cpu/cpu_control/state[2]
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.124     6.583 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_0_5_i_28/O
                         net (fo=3, routed)           0.556     7.139    slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5
    SLICE_X7Y87          LUT3 (Prop_lut3_I1_O)        0.118     7.257 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.235     8.492    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRA1
    SLICE_X6Y86          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.348     8.840 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMA/O
                         net (fo=4, routed)           0.706     9.546    slc3/cpu/pc_reg/sr1_out[0]
    SLICE_X8Y85          LUT3 (Prop_lut3_I2_O)        0.328     9.874 r  slc3/cpu/pc_reg/alu1_out_carry__0_i_2/O
                         net (fo=1, routed)           0.568    10.442    slc3/cpu/addr1out[6]
    SLICE_X9Y85          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.840 r  slc3/cpu/alu1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.840    slc3/cpu/alu1_out_carry__0_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.954 r  slc3/cpu/alu1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.954    slc3/cpu/alu1_out_carry__1_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.267 r  slc3/cpu/alu1_out_carry__2/O[3]
                         net (fo=2, routed)           0.533    11.801    slc3/cpu/cpu_control/data2[15]
    SLICE_X10Y88         LUT6 (Prop_lut6_I0_O)        0.306    12.107 f  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_9/O
                         net (fo=1, routed)           0.646    12.753    slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_9_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I0_O)        0.124    12.877 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_3/O
                         net (fo=10, routed)          0.755    13.632    slc3/cpu/ir_reg/databus[15]
    SLICE_X9Y88          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.437    14.766    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X9Y88          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[15]/C
                         clock pessimism              0.257    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X9Y88          FDRE (Setup_fdre_C_D)       -0.081    14.906    slc3/cpu/ir_reg/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                         -13.632    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ir_reg/data_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.464ns  (logic 2.551ns (30.140%)  route 5.913ns (69.860%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.621     5.129    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=49, routed)          0.874     6.459    slc3/cpu/cpu_control/state[2]
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.124     6.583 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_0_5_i_28/O
                         net (fo=3, routed)           0.556     7.139    slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5
    SLICE_X7Y87          LUT3 (Prop_lut3_I1_O)        0.118     7.257 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.235     8.492    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRA1
    SLICE_X6Y86          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.348     8.840 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMA/O
                         net (fo=4, routed)           0.706     9.546    slc3/cpu/pc_reg/sr1_out[0]
    SLICE_X8Y85          LUT3 (Prop_lut3_I2_O)        0.328     9.874 r  slc3/cpu/pc_reg/alu1_out_carry__0_i_2/O
                         net (fo=1, routed)           0.568    10.442    slc3/cpu/addr1out[6]
    SLICE_X9Y85          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.840 r  slc3/cpu/alu1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.840    slc3/cpu/alu1_out_carry__0_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.954 r  slc3/cpu/alu1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.954    slc3/cpu/alu1_out_carry__1_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.193 r  slc3/cpu/alu1_out_carry__2/O[2]
                         net (fo=2, routed)           0.464    11.658    slc3/cpu/cpu_control/data2[14]
    SLICE_X10Y88         LUT6 (Prop_lut6_I0_O)        0.302    11.960 f  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_11/O
                         net (fo=1, routed)           0.753    12.713    slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_11_n_0
    SLICE_X15Y83         LUT6 (Prop_lut6_I0_O)        0.124    12.837 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_4/O
                         net (fo=9, routed)           0.756    13.593    slc3/cpu/ir_reg/databus[14]
    SLICE_X9Y88          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.437    14.766    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X9Y88          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[14]/C
                         clock pessimism              0.257    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X9Y88          FDRE (Setup_fdre_C_D)       -0.067    14.920    slc3/cpu/ir_reg/data_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                         -13.593    
  -------------------------------------------------------------------
                         slack                                  1.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.167%)  route 0.328ns (63.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.557     1.425    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X11Y81         FDRE                                         r  slc3/cpu/MDR/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.141     1.566 r  slc3/cpu/MDR/data_q_reg[1]/Q
                         net (fo=4, routed)           0.165     1.731    mem_subsystem/init_ram/Q[1]
    SLICE_X8Y81          LUT4 (Prop_lut4_I3_O)        0.045     1.776 r  mem_subsystem/init_ram/sram0_i_27/O
                         net (fo=1, routed)           0.164     1.940    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.869     1.983    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.504    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.800    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.209ns (39.592%)  route 0.319ns (60.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.560     1.428    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X12Y84         FDRE                                         r  slc3/cpu/MDR/data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  slc3/cpu/MDR/data_q_reg[7]/Q
                         net (fo=3, routed)           0.211     1.803    mem_subsystem/init_ram/Q[7]
    SLICE_X8Y83          LUT4 (Prop_lut4_I3_O)        0.045     1.848 r  mem_subsystem/init_ram/sram0_i_21/O
                         net (fo=1, routed)           0.108     1.956    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.869     1.983    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.504    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.800    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sw_sync[12]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[12]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.563     1.431    sw_sync[12]/clk_IBUF_BUFG
    SLICE_X13Y90         FDRE                                         r  sw_sync[12]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  sw_sync[12]/ff_reg/Q
                         net (fo=1, routed)           0.116     1.689    sw_sync[12]/ff_reg_n_0
    SLICE_X13Y90         FDRE                                         r  sw_sync[12]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.832     1.946    sw_sync[12]/clk_IBUF_BUFG
    SLICE_X13Y90         FDRE                                         r  sw_sync[12]/q_reg/C
                         clock pessimism             -0.515     1.431    
    SLICE_X13Y90         FDRE (Hold_fdre_C_D)         0.071     1.502    sw_sync[12]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/io_bridge/hex_display_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.560     1.428    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X13Y84         FDRE                                         r  slc3/cpu/MDR/data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  slc3/cpu/MDR/data_q_reg[5]/Q
                         net (fo=3, routed)           0.124     1.694    slc3/io_bridge/hex_display_reg[15]_0[5]
    SLICE_X12Y85         FDRE                                         r  slc3/io_bridge/hex_display_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.828     1.942    slc3/io_bridge/clk_IBUF_BUFG
    SLICE_X12Y85         FDRE                                         r  slc3/io_bridge/hex_display_reg[5]/C
                         clock pessimism             -0.499     1.443    
    SLICE_X12Y85         FDRE (Hold_fdre_C_D)         0.063     1.506    slc3/io_bridge/hex_display_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.320%)  route 0.366ns (63.680%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.558     1.426    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X12Y82         FDRE                                         r  slc3/cpu/MDR/data_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.164     1.590 r  slc3/cpu/MDR/data_q_reg[8]/Q
                         net (fo=3, routed)           0.198     1.789    mem_subsystem/init_ram/Q[8]
    SLICE_X8Y82          LUT4 (Prop_lut4_I3_O)        0.045     1.834 r  mem_subsystem/init_ram/sram0_i_20/O
                         net (fo=1, routed)           0.168     2.002    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.869     1.983    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.504    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.800    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/io_bridge/hex_display_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.560     1.428    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X12Y86         FDRE                                         r  slc3/cpu/MDR/data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  slc3/cpu/MDR/data_q_reg[13]/Q
                         net (fo=3, routed)           0.124     1.717    slc3/io_bridge/hex_display_reg[15]_0[13]
    SLICE_X13Y87         FDRE                                         r  slc3/io_bridge/hex_display_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.829     1.943    slc3/io_bridge/clk_IBUF_BUFG
    SLICE_X13Y87         FDRE                                         r  slc3/io_bridge/hex_display_reg[13]/C
                         clock pessimism             -0.499     1.444    
    SLICE_X13Y87         FDRE (Hold_fdre_C_D)         0.066     1.510    slc3/io_bridge/hex_display_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/io_bridge/hex_display_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.775%)  route 0.135ns (45.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.560     1.428    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X12Y86         FDRE                                         r  slc3/cpu/MDR/data_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  slc3/cpu/MDR/data_q_reg[12]/Q
                         net (fo=3, routed)           0.135     1.728    slc3/io_bridge/hex_display_reg[15]_0[12]
    SLICE_X13Y87         FDRE                                         r  slc3/io_bridge/hex_display_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.829     1.943    slc3/io_bridge/clk_IBUF_BUFG
    SLICE_X13Y87         FDRE                                         r  slc3/io_bridge/hex_display_reg[12]/C
                         clock pessimism             -0.499     1.444    
    SLICE_X13Y87         FDRE (Hold_fdre_C_D)         0.070     1.514    slc3/io_bridge/hex_display_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 button_sync[1]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.395%)  route 0.089ns (26.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.563     1.431    button_sync[1]/clk_IBUF_BUFG
    SLICE_X12Y90         FDRE                                         r  button_sync[1]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.148     1.579 r  button_sync[1]/ff1_reg/Q
                         net (fo=3, routed)           0.089     1.669    button_sync[1]/ff1
    SLICE_X12Y90         LUT4 (Prop_lut4_I1_O)        0.098     1.767 r  button_sync[1]/q_i_1__0/O
                         net (fo=1, routed)           0.000     1.767    button_sync[1]/q_i_1__0_n_0
    SLICE_X12Y90         FDRE                                         r  button_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.832     1.946    button_sync[1]/clk_IBUF_BUFG
    SLICE_X12Y90         FDRE                                         r  button_sync[1]/q_reg/C
                         clock pessimism             -0.515     1.431    
    SLICE_X12Y90         FDRE (Hold_fdre_C_D)         0.120     1.551    button_sync[1]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/io_bridge/hex_display_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.621%)  route 0.182ns (56.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.560     1.428    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X13Y84         FDRE                                         r  slc3/cpu/MDR/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  slc3/cpu/MDR/data_q_reg[6]/Q
                         net (fo=4, routed)           0.182     1.752    slc3/io_bridge/hex_display_reg[15]_0[6]
    SLICE_X13Y87         FDRE                                         r  slc3/io_bridge/hex_display_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.829     1.943    slc3/io_bridge/clk_IBUF_BUFG
    SLICE_X13Y87         FDRE                                         r  slc3/io_bridge/hex_display_reg[6]/C
                         clock pessimism             -0.499     1.444    
    SLICE_X13Y87         FDRE (Hold_fdre_C_D)         0.076     1.520    slc3/io_bridge/hex_display_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/io_bridge/hex_display_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.164%)  route 0.219ns (60.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.560     1.428    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X13Y84         FDRE                                         r  slc3/cpu/MDR/data_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  slc3/cpu/MDR/data_q_reg[10]/Q
                         net (fo=3, routed)           0.219     1.788    slc3/io_bridge/hex_display_reg[15]_0[10]
    SLICE_X10Y86         FDRE                                         r  slc3/io_bridge/hex_display_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.828     1.942    slc3/io_bridge/clk_IBUF_BUFG
    SLICE_X10Y86         FDRE                                         r  slc3/io_bridge/hex_display_reg[10]/C
                         clock pessimism             -0.479     1.463    
    SLICE_X10Y86         FDRE (Hold_fdre_C_D)         0.085     1.548    slc3/io_bridge/hex_display_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32   mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y33   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y33   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y73    button_sync[0]/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y75    button_sync[0]/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y75    button_sync[0]/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y76    button_sync[0]/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y76    button_sync[0]/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y76    button_sync[0]/counter_reg[14]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y85    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y85    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y85    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y85    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y85    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y85    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y85    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y85    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y85    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y85    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y85    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y85    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y85    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y85    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y85    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y85    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y85    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y85    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y85    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y85    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.766ns  (logic 4.378ns (31.799%)  route 9.389ns (68.201%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.605     5.113    button_sync[0]/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     5.631 r  button_sync[0]/q_reg/Q
                         net (fo=159, routed)         3.283     8.913    slc3/io_bridge/hex_o/counter_reg[16]_5
    SLICE_X14Y85         LUT3 (Prop_lut3_I1_O)        0.153     9.066 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_2/O
                         net (fo=8, routed)           0.963    10.030    slc3/cpu/ir_reg/hex_seg_right_OBUF[6]_inst_i_1_0
    SLICE_X11Y91         LUT5 (Prop_lut5_I0_O)        0.357    10.387 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.433    10.820    slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_5_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I5_O)        0.326    11.146 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.961    12.107    slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_4_n_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I5_O)        0.124    12.231 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.748    15.980    hex_seg_right_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900    18.879 r  hex_seg_right_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.879    hex_seg_right[1]
    G5                                                                r  hex_seg_right[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.495ns  (logic 4.380ns (32.455%)  route 9.115ns (67.545%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.605     5.113    button_sync[0]/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     5.631 r  button_sync[0]/q_reg/Q
                         net (fo=159, routed)         2.753     8.384    slc3/io_bridge/hex_o/counter_reg[16]_5
    SLICE_X13Y89         LUT3 (Prop_lut3_I2_O)        0.152     8.536 f  slc3/io_bridge/hex_o/hex_seg_right_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           1.150     9.686    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X14Y86         LUT5 (Prop_lut5_I0_O)        0.350    10.036 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.137    11.173    slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_5_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I5_O)        0.328    11.501 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.808    12.309    slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_2_n_0
    SLICE_X13Y88         LUT6 (Prop_lut6_I0_O)        0.124    12.433 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.267    15.700    hex_seg_left_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    18.608 r  hex_seg_left_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.608    hex_seg_left[3]
    C5                                                                r  hex_seg_left[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.455ns  (logic 4.383ns (32.573%)  route 9.072ns (67.427%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.605     5.113    button_sync[0]/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     5.631 r  button_sync[0]/q_reg/Q
                         net (fo=159, routed)         3.134     8.764    slc3/io_bridge/hex_o/counter_reg[16]_5
    SLICE_X14Y85         LUT3 (Prop_lut3_I2_O)        0.148     8.912 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_5/O
                         net (fo=8, routed)           1.218    10.130    slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_1_0
    SLICE_X10Y91         LUT5 (Prop_lut5_I0_O)        0.350    10.480 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.469    10.950    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_5_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I5_O)        0.328    11.278 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.712    11.990    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_4_n_0
    SLICE_X11Y90         LUT6 (Prop_lut6_I5_O)        0.124    12.114 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.539    15.653    hex_seg_right_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    18.568 r  hex_seg_right_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.568    hex_seg_right[4]
    F4                                                                r  hex_seg_right[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.392ns  (logic 3.915ns (29.236%)  route 9.477ns (70.764%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.605     5.113    button_sync[0]/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     5.631 r  button_sync[0]/q_reg/Q
                         net (fo=159, routed)         2.753     8.384    slc3/io_bridge/hex_o/counter_reg[16]_5
    SLICE_X13Y89         LUT3 (Prop_lut3_I1_O)        0.124     8.508 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_5/O
                         net (fo=12, routed)          1.302     9.811    slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_1_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I0_O)        0.124     9.935 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.813    10.748    slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_5_n_0
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124    10.872 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.894    11.766    slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_4_n_0
    SLICE_X10Y89         LUT6 (Prop_lut6_I5_O)        0.124    11.890 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.714    15.603    hex_seg_right_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901    18.505 r  hex_seg_right_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.505    hex_seg_right[5]
    H3                                                                r  hex_seg_right[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.354ns  (logic 4.292ns (32.143%)  route 9.062ns (67.857%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.605     5.113    button_sync[0]/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     5.631 r  button_sync[0]/q_reg/Q
                         net (fo=159, routed)         3.283     8.913    slc3/io_bridge/hex_o/counter_reg[16]_5
    SLICE_X14Y85         LUT3 (Prop_lut3_I1_O)        0.153     9.066 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_2/O
                         net (fo=8, routed)           0.963    10.030    slc3/cpu/ir_reg/hex_seg_right_OBUF[6]_inst_i_1_0
    SLICE_X11Y91         LUT5 (Prop_lut5_I4_O)        0.331    10.361 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.350    10.710    slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_5_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I5_O)        0.124    10.834 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.162    10.996    slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I5_O)        0.124    11.120 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.590    11.710    slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_3_n_0
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124    11.834 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.714    15.549    hex_seg_right_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918    18.467 r  hex_seg_right_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.467    hex_seg_right[0]
    F3                                                                r  hex_seg_right[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.222ns  (logic 4.038ns (30.537%)  route 9.185ns (69.463%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.605     5.113    button_sync[0]/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     5.631 r  button_sync[0]/q_reg/Q
                         net (fo=159, routed)         2.753     8.384    slc3/io_bridge/hex_o/counter_reg[16]_5
    SLICE_X13Y89         LUT3 (Prop_lut3_I1_O)        0.124     8.508 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_5/O
                         net (fo=12, routed)          0.754     9.263    slc3/io_bridge/hex_o/counter_reg[16]_2
    SLICE_X13Y87         LUT5 (Prop_lut5_I4_O)        0.124     9.387 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.806    10.193    slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_5_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I5_O)        0.124    10.317 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.820    11.137    slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.261 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.998    12.259    slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_3_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I5_O)        0.124    12.383 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.052    15.436    hex_seg_left_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    18.335 r  hex_seg_left_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.335    hex_seg_left[0]
    E6                                                                r  hex_seg_left[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.213ns  (logic 4.142ns (31.344%)  route 9.071ns (68.656%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.605     5.113    button_sync[0]/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     5.631 r  button_sync[0]/q_reg/Q
                         net (fo=159, routed)         2.753     8.384    slc3/io_bridge/hex_o/counter_reg[16]_5
    SLICE_X13Y89         LUT3 (Prop_lut3_I2_O)        0.152     8.536 f  slc3/io_bridge/hex_o/hex_seg_right_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.842     9.378    slc3/cpu/ir_reg/hex_seg_right[0]
    SLICE_X10Y90         LUT5 (Prop_lut5_I0_O)        0.326     9.704 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.796    10.500    slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_5_n_0
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124    10.624 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.620    11.244    slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_4_n_0
    SLICE_X11Y90         LUT6 (Prop_lut6_I5_O)        0.124    11.368 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.060    15.428    hex_seg_right_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    18.326 r  hex_seg_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.326    hex_seg_right[3]
    H4                                                                r  hex_seg_right[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.153ns  (logic 3.996ns (30.384%)  route 9.156ns (69.616%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.605     5.113    button_sync[0]/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     5.631 r  button_sync[0]/q_reg/Q
                         net (fo=159, routed)         3.134     8.764    slc3/io_bridge/hex_o/counter_reg[16]_5
    SLICE_X14Y85         LUT3 (Prop_lut3_I2_O)        0.148     8.912 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_5/O
                         net (fo=8, routed)           1.218    10.130    slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_1_0
    SLICE_X10Y91         LUT5 (Prop_lut5_I4_O)        0.328    10.458 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.805    11.263    slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_3_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.124    11.387 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.000    15.387    hex_seg_right_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878    18.266 r  hex_seg_right_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.266    hex_seg_right[2]
    J3                                                                r  hex_seg_right[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.948ns  (logic 4.394ns (33.939%)  route 8.553ns (66.061%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.605     5.113    button_sync[0]/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     5.631 r  button_sync[0]/q_reg/Q
                         net (fo=159, routed)         3.283     8.913    slc3/io_bridge/hex_o/counter_reg[16]_5
    SLICE_X14Y85         LUT3 (Prop_lut3_I1_O)        0.153     9.066 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_2/O
                         net (fo=8, routed)           1.139    10.205    slc3/io_bridge/hex_o/counter_reg[16]_4
    SLICE_X14Y88         LUT5 (Prop_lut5_I0_O)        0.357    10.562 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.291    10.853    slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_6_n_0
    SLICE_X13Y88         LUT6 (Prop_lut6_I5_O)        0.328    11.181 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.931    12.112    slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_2_n_0
    SLICE_X13Y85         LUT6 (Prop_lut6_I0_O)        0.124    12.236 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.911    15.146    hex_seg_left_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    18.060 r  hex_seg_left_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.060    hex_seg_left[6]
    C4                                                                r  hex_seg_left[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.699ns  (logic 4.032ns (31.747%)  route 8.668ns (68.253%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.605     5.113    button_sync[0]/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     5.631 r  button_sync[0]/q_reg/Q
                         net (fo=159, routed)         3.283     8.913    slc3/io_bridge/hex_o/counter_reg[16]_5
    SLICE_X14Y85         LUT3 (Prop_lut3_I1_O)        0.153     9.066 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_2/O
                         net (fo=8, routed)           1.372    10.438    slc3/cpu/ir_reg/hex_seg_right_OBUF[6]_inst_i_1_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I4_O)        0.331    10.769 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.867    11.637    slc3/cpu/ir_reg/hex_seg_right_OBUF[6]_inst_i_4_n_0
    SLICE_X8Y91          LUT6 (Prop_lut6_I5_O)        0.124    11.761 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.146    14.906    hex_seg_right_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    17.812 r  hex_seg_right_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.812    hex_seg_right[6]
    E5                                                                r  hex_seg_right[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 1.389ns (80.477%)  route 0.337ns (19.523%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.586     1.454    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.595 r  slc3/cpu/ir_reg/data_q_reg[4]/Q
                         net (fo=45, routed)          0.337     1.932    led_o_OBUF[4]
    D16                  OBUF (Prop_obuf_I_O)         1.248     3.181 r  led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.181    led_o[4]
    D16                                                               r  led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.386ns (79.917%)  route 0.348ns (20.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.586     1.454    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     1.595 r  slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.348     1.944    lopt_9
    B18                  OBUF (Prop_obuf_I_O)         1.245     3.188 r  led_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.188    led_o[9]
    B18                                                               r  led_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 1.366ns (77.374%)  route 0.399ns (22.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.585     1.453    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     1.594 r  slc3/cpu/ir_reg/data_q_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.399     1.994    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         1.225     3.218 r  led_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.218    led_o[13]
    D18                                                               r  led_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.769ns  (logic 1.388ns (78.464%)  route 0.381ns (21.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.586     1.454    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     1.595 r  slc3/cpu/ir_reg/data_q_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.381     1.976    lopt_8
    C17                  OBUF (Prop_obuf_I_O)         1.247     3.223 r  led_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.223    led_o[8]
    C17                                                               r  led_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.373ns (77.272%)  route 0.404ns (22.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.585     1.453    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.594 r  slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.404     1.998    lopt_6
    E17                  OBUF (Prop_obuf_I_O)         1.232     3.231 r  led_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.231    led_o[6]
    E17                                                               r  led_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.785ns  (logic 1.388ns (77.739%)  route 0.397ns (22.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.585     1.453    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.594 r  slc3/cpu/ir_reg/data_q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.397     1.992    lopt_7
    D17                  OBUF (Prop_obuf_I_O)         1.247     3.238 r  led_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.238    led_o[7]
    D17                                                               r  led_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.788ns  (logic 1.371ns (76.711%)  route 0.416ns (23.289%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.585     1.453    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     1.594 r  slc3/cpu/ir_reg/data_q_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.416     2.011    lopt_2
    C18                  OBUF (Prop_obuf_I_O)         1.230     3.241 r  led_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.241    led_o[12]
    C18                                                               r  led_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.855ns  (logic 1.361ns (73.384%)  route 0.494ns (26.616%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.586     1.454    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.595 r  slc3/cpu/ir_reg/data_q_reg[0]/Q
                         net (fo=31, routed)          0.494     2.089    led_o_OBUF[0]
    C13                  OBUF (Prop_obuf_I_O)         1.220     3.309 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.309    led_o[0]
    C13                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.411ns (74.574%)  route 0.481ns (25.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.560     1.428    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.481     2.074    lopt_1
    B17                  OBUF (Prop_obuf_I_O)         1.247     3.321 r  led_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.321    led_o[11]
    B17                                                               r  led_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.412ns (74.034%)  route 0.495ns (25.966%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.560     1.428    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  slc3/cpu/ir_reg/data_q_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.495     2.087    lopt
    A17                  OBUF (Prop_obuf_I_O)         1.248     3.335 r  led_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.335    led_o[10]
    A17                                                               r  led_o[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 run_i
                            (input port)
  Destination:            button_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.726ns  (logic 1.322ns (27.963%)  route 3.404ns (72.037%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  run_i (IN)
                         net (fo=0)                   0.000     0.000    run_i
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  run_i_IBUF_inst/O
                         net (fo=1, routed)           3.404     4.726    button_sync[2]/run_i_IBUF
    SLICE_X14Y86         FDRE                                         r  button_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.435     4.764    button_sync[2]/clk_IBUF_BUFG
    SLICE_X14Y86         FDRE                                         r  button_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.693ns  (logic 1.316ns (28.052%)  route 3.377ns (71.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_IBUF_inst/O
                         net (fo=1, routed)           3.377     4.693    button_sync[0]/reset_IBUF
    SLICE_X6Y76          FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.492     4.821    button_sync[0]/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  button_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 continue_i
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.441ns  (logic 1.325ns (29.841%)  route 3.116ns (70.159%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  continue_i (IN)
                         net (fo=0)                   0.000     0.000    continue_i
    G2                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  continue_i_IBUF_inst/O
                         net (fo=1, routed)           3.116     4.441    button_sync[1]/continue_i_IBUF
    SLICE_X12Y90         FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.438     4.767    button_sync[1]/clk_IBUF_BUFG
    SLICE_X12Y90         FDRE                                         r  button_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[2]
                            (input port)
  Destination:            sw_sync[2]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.313ns  (logic 1.328ns (30.783%)  route 2.985ns (69.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  sw_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 r  sw_i_IBUF[2]_inst/O
                         net (fo=1, routed)           2.985     4.313    sw_sync[2]/sw_i_IBUF[0]
    SLICE_X15Y79         FDRE                                         r  sw_sync[2]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.429     4.758    sw_sync[2]/clk_IBUF_BUFG
    SLICE_X15Y79         FDRE                                         r  sw_sync[2]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            sw_sync[3]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.247ns  (logic 1.350ns (31.791%)  route 2.897ns (68.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    E2                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  sw_i_IBUF[3]_inst/O
                         net (fo=1, routed)           2.897     4.247    sw_sync[3]/sw_i_IBUF[0]
    SLICE_X15Y79         FDRE                                         r  sw_sync[3]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.429     4.758    sw_sync[3]/clk_IBUF_BUFG
    SLICE_X15Y79         FDRE                                         r  sw_sync[3]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[0]
                            (input port)
  Destination:            sw_sync[0]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.224ns  (logic 1.325ns (31.380%)  route 2.898ns (68.620%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_i_IBUF[0]_inst/O
                         net (fo=1, routed)           2.898     4.224    sw_sync[0]/sw_i_IBUF[0]
    SLICE_X12Y81         FDRE                                         r  sw_sync[0]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.430     4.759    sw_sync[0]/clk_IBUF_BUFG
    SLICE_X12Y81         FDRE                                         r  sw_sync[0]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            sw_sync[11]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.012ns  (logic 1.343ns (33.489%)  route 2.668ns (66.511%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    A6                   IBUF (Prop_ibuf_I_O)         1.343     1.343 r  sw_i_IBUF[11]_inst/O
                         net (fo=1, routed)           2.668     4.012    sw_sync[11]/sw_i_IBUF[0]
    SLICE_X13Y90         FDRE                                         r  sw_sync[11]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.438     4.767    sw_sync[11]/clk_IBUF_BUFG
    SLICE_X13Y90         FDRE                                         r  sw_sync[11]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[1]
                            (input port)
  Destination:            sw_sync[1]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.984ns  (logic 1.327ns (33.309%)  route 2.657ns (66.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.327     1.327 r  sw_i_IBUF[1]_inst/O
                         net (fo=1, routed)           2.657     3.984    sw_sync[1]/sw_i_IBUF[0]
    SLICE_X14Y76         FDRE                                         r  sw_sync[1]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.425     4.754    sw_sync[1]/clk_IBUF_BUFG
    SLICE_X14Y76         FDRE                                         r  sw_sync[1]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[12]
                            (input port)
  Destination:            sw_sync[12]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.982ns  (logic 1.333ns (33.463%)  route 2.650ns (66.537%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  sw_i[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[12]
    C7                   IBUF (Prop_ibuf_I_O)         1.333     1.333 r  sw_i_IBUF[12]_inst/O
                         net (fo=1, routed)           2.650     3.982    sw_sync[12]/sw_i_IBUF[0]
    SLICE_X13Y90         FDRE                                         r  sw_sync[12]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.438     4.767    sw_sync[12]/clk_IBUF_BUFG
    SLICE_X13Y90         FDRE                                         r  sw_sync[12]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[6]
                            (input port)
  Destination:            sw_sync[6]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.942ns  (logic 1.326ns (33.626%)  route 2.617ns (66.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sw_i[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sw_i_IBUF[6]_inst/O
                         net (fo=1, routed)           2.617     3.942    sw_sync[6]/sw_i_IBUF[0]
    SLICE_X13Y81         FDRE                                         r  sw_sync[6]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.430     4.759    sw_sync[6]/clk_IBUF_BUFG
    SLICE_X13Y81         FDRE                                         r  sw_sync[6]/ff_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[15]
                            (input port)
  Destination:            sw_sync[15]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.373ns  (logic 0.416ns (30.319%)  route 0.957ns (69.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw_i[15] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[15]
    A8                   IBUF (Prop_ibuf_I_O)         0.416     0.416 r  sw_i_IBUF[15]_inst/O
                         net (fo=1, routed)           0.957     1.373    sw_sync[15]/sw_i_IBUF[0]
    SLICE_X14Y97         FDRE                                         r  sw_sync[15]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.834     1.948    sw_sync[15]/clk_IBUF_BUFG
    SLICE_X14Y97         FDRE                                         r  sw_sync[15]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            sw_sync[13]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.400ns  (logic 0.417ns (29.782%)  route 0.983ns (70.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    A7                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sw_i_IBUF[13]_inst/O
                         net (fo=1, routed)           0.983     1.400    sw_sync[13]/sw_i_IBUF[0]
    SLICE_X14Y97         FDRE                                         r  sw_sync[13]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.834     1.948    sw_sync[13]/clk_IBUF_BUFG
    SLICE_X14Y97         FDRE                                         r  sw_sync[13]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[10]
                            (input port)
  Destination:            sw_sync[10]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.408ns  (logic 0.425ns (30.188%)  route 0.983ns (69.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  sw_i[10] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[10]
    A5                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sw_i_IBUF[10]_inst/O
                         net (fo=1, routed)           0.983     1.408    sw_sync[10]/sw_i_IBUF[0]
    SLICE_X15Y82         FDRE                                         r  sw_sync[10]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.825     1.939    sw_sync[10]/clk_IBUF_BUFG
    SLICE_X15Y82         FDRE                                         r  sw_sync[10]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[9]
                            (input port)
  Destination:            sw_sync[9]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.439ns  (logic 0.424ns (29.487%)  route 1.015ns (70.513%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  sw_i[9] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[9]
    A4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  sw_i_IBUF[9]_inst/O
                         net (fo=1, routed)           1.015     1.439    sw_sync[9]/sw_i_IBUF[0]
    SLICE_X14Y82         FDRE                                         r  sw_sync[9]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.825     1.939    sw_sync[9]/clk_IBUF_BUFG
    SLICE_X14Y82         FDRE                                         r  sw_sync[9]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[7]
                            (input port)
  Destination:            sw_sync[7]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.458ns  (logic 0.413ns (28.330%)  route 1.045ns (71.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sw_i[7] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sw_i_IBUF[7]_inst/O
                         net (fo=1, routed)           1.045     1.458    sw_sync[7]/sw_i_IBUF[0]
    SLICE_X14Y82         FDRE                                         r  sw_sync[7]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.825     1.939    sw_sync[7]/clk_IBUF_BUFG
    SLICE_X14Y82         FDRE                                         r  sw_sync[7]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[14]
                            (input port)
  Destination:            sw_sync[14]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.530ns  (logic 0.422ns (27.573%)  route 1.108ns (72.427%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  sw_i[14] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[14]
    B7                   IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sw_i_IBUF[14]_inst/O
                         net (fo=1, routed)           1.108     1.530    sw_sync[14]/sw_i_IBUF[0]
    SLICE_X12Y90         FDRE                                         r  sw_sync[14]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.832     1.946    sw_sync[14]/clk_IBUF_BUFG
    SLICE_X12Y90         FDRE                                         r  sw_sync[14]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[8]
                            (input port)
  Destination:            sw_sync[8]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.531ns  (logic 0.415ns (27.125%)  route 1.116ns (72.875%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  sw_i[8] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[8]
    B2                   IBUF (Prop_ibuf_I_O)         0.415     0.415 r  sw_i_IBUF[8]_inst/O
                         net (fo=1, routed)           1.116     1.531    sw_sync[8]/sw_i_IBUF[0]
    SLICE_X13Y81         FDRE                                         r  sw_sync[8]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.824     1.938    sw_sync[8]/clk_IBUF_BUFG
    SLICE_X13Y81         FDRE                                         r  sw_sync[8]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[4]
                            (input port)
  Destination:            sw_sync[4]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.532ns  (logic 0.402ns (26.220%)  route 1.130ns (73.780%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  sw_i[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  sw_i_IBUF[4]_inst/O
                         net (fo=1, routed)           1.130     1.532    sw_sync[4]/sw_i_IBUF[0]
    SLICE_X14Y79         FDRE                                         r  sw_sync[4]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.822     1.936    sw_sync[4]/clk_IBUF_BUFG
    SLICE_X14Y79         FDRE                                         r  sw_sync[4]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[6]
                            (input port)
  Destination:            sw_sync[6]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.550ns  (logic 0.403ns (25.969%)  route 1.148ns (74.031%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sw_i[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[6]
    D1                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  sw_i_IBUF[6]_inst/O
                         net (fo=1, routed)           1.148     1.550    sw_sync[6]/sw_i_IBUF[0]
    SLICE_X13Y81         FDRE                                         r  sw_sync[6]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.824     1.938    sw_sync[6]/clk_IBUF_BUFG
    SLICE_X13Y81         FDRE                                         r  sw_sync[6]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[12]
                            (input port)
  Destination:            sw_sync[12]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.568ns  (logic 0.410ns (26.113%)  route 1.159ns (73.887%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  sw_i[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[12]
    C7                   IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sw_i_IBUF[12]_inst/O
                         net (fo=1, routed)           1.159     1.568    sw_sync[12]/sw_i_IBUF[0]
    SLICE_X13Y90         FDRE                                         r  sw_sync[12]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.832     1.946    sw_sync[12]/clk_IBUF_BUFG
    SLICE_X13Y90         FDRE                                         r  sw_sync[12]/ff_reg/C





