INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.gen/sources_1/ip/D_mem/sim/D_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.ip_user_files/ip/I_mem/sim/I_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/ALU_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/BEFORE_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BEFORE_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/ID_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/Tool_clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tool_clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/bonetime.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bonetime
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/scan_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/seven_seg_map.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_map
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
