<?xml version="1.0" encoding="UTF-8"?>
<module id="PLLC" HW_revision="" XML_version="1" description="This module propagates clocks to the device.">
     <register id="RSTYPE" acronym="RSTYPE" offset="0xE4" width="32" description="Latches the cause of the last reset.">
<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="N"></bitfield>
<bitfield id="EMUSRST" width="1" begin="29" end="29" resetval="0" description="Emulation soft reset." range="" rwaccess="R">
<bitenum id="NO" value="0" token="NO" description="Emulation soft reset was not the last reset to occur." />
<bitenum id="YES" value="1" token="YES" description="Emulation soft reset was the last reset to occur." />
</bitfield>
<bitfield id="EMUHRST" width="1" begin="28" end="28" resetval="0" description="Emulation hard reset." range="" rwaccess="R">
<bitenum id="NO" value="0" token="NO" description="Emulation hard reset was not the last reset to occur." />
<bitenum id="YES" value="1" token="YES" description="Emulation hard reset was the last reset to occur." />
</bitfield>
<bitfield id="_RESV_4" width="19" begin="27" end="9" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="N"></bitfield>
<bitfield id="SRIORST" width="1" begin="8" end="8" resetval="0" description="Configurable reset initiated by SRIO." range="" rwaccess="R">
<bitenum id="NO" value="0" token="NO" description="Not the last reset to occur." />
<bitenum id="YES" value="1" token="YES" description="The last reset to occur." />
</bitfield>
<bitfield id="_RESV_6" width="5" begin="7" end="3" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="N"></bitfield>
<bitfield id="PLLCTLRST" width="1" begin="2" end="2" resetval="0" description="Configurable reset initiated by PLLCTL." range="" rwaccess="R">
<bitenum id="NO" value="0" token="NO" description="Not the last reset to occur." />
<bitenum id="YES" value="1" token="YES" description="The last reset to occur." />
</bitfield>
<bitfield id="WRST" width="1" begin="1" end="1" resetval="0" description="Warm reset." range="" rwaccess="R">
<bitenum id="NO" value="0" token="NO" description="Warm reset was not the last reset to occur." />
<bitenum id="YES" value="1" token="YES" description="Warm reset was the last reset to occur." />
</bitfield>
<bitfield id="POR" width="1" begin="0" end="0" resetval="0" description="Power-on reset." range="" rwaccess="R">
<bitenum id="NO" value="0" token="NO" description="Power-on reset was not the last reset to occur." />
<bitenum id="YES" value="1" token="YES" description="Power-on reset was the last reset to occur." />
</bitfield>
</register>
     <register id="RSTCTRL" acronym="RSTCTRL" offset="0xE8" width="32" description="Control software reset key">
<bitfield id="_RESV_1" width="15" begin="31" end="17" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="N"></bitfield>
<bitfield id="SWRST" width="1" begin="16" end="16" resetval="1" description="Software reset" range="" rwaccess="R/W">
<bitenum id="NO" value="0" token="NO" description="Reset" />
<bitenum id="YES" value="1" token="YES" description="Not reset" />
</bitfield>
<bitfield id="KEY" width="16" begin="15" end="0" resetval="3" description="Key used to enable writes to RSTCTRL and RSTCFG." range="" rwaccess="R/W"></bitfield>
</register>
     <register id="RSTCFG" acronym="RSTCFG" offset="0xEC" width="32" description="Spftware reset configurationl">
<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="N"></bitfield>
<bitfield id="PLLCTLRSTTYPE" width="1" begin="13" end="13" resetval="0" description="PLL controller initiates a software driven reset of type" range="" rwaccess="R">
<bitenum id="NO" value="0" token="NO" description="Hard Reset" />
<bitenum id="YES" value="1" token="YES" description="Soft Reset" />
</bitfield>
<bitfield id="_RESV_3" width="12" begin="12" end="1" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="N"></bitfield>
<bitfield id="SRIORSTTYPE" width="1" begin="0" end="0" resetval="0" description="SRIO module initiates a reset of type:" range="" rwaccess="R/W">
<bitenum id="NO" value="0" token="NO" description="Hard Reset" />
<bitenum id="YES" value="1" token="YES" description="Soft Reset" />
</bitfield>
</register>
     <register id="PLLCTL" acronym="PLLCTL" offset="0x100" width="32" description="Controls PLL operations.">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_2" width="1" begin="7" end="7" resetval="0" description="Reserved. Writes to this register must keep this bit as 0." range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_3" width="1" begin="6" end="6" resetval="1" description="Reserved. The reserved bit location is always read as 1. A value written to this field has no effect." range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_4" width="2" begin="5" end="4" resetval="0" description="Reserved. Writes to this register must keep this bit as 0." range="" rwaccess="N"></bitfield>
<bitfield id="PLLRST" width="1" begin="3" end="3" resetval="1" description="PLL reset bit." range="" rwaccess="R/W">
<bitenum id="NO" value="0" token="NO" description="PLL reset is released." />
<bitenum id="YES" value="1" token="YES" description="PLL reset is asserted." />
</bitfield>
<bitfield id="_RESV_6" width="1" begin="2" end="2" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="N"></bitfield>
<bitfield id="PLLPWRDN" width="1" begin="1" end="1" resetval="0" description="PLL power-down mode select bit." range="" rwaccess="R/W">
<bitenum id="NO" value="0" token="NO" description="PLL is operational." />
<bitenum id="YES" value="1" token="YES" description="PLL is placed in power-down state, i.e. all analog circuitry in the PLL is turned-off." />
</bitfield>
<bitfield id="PLLEN" width="1" begin="0" end="0" resetval="0" description="PLL enable bit." range="" rwaccess="R/W">
<bitenum id="BYPASS" value="0" token="BYPASS" description="Bypass mode. Divider PREDIV and PLL are bypassed. All the system clocks (SYSCLKn) are divided down directly from the input reference clock." />
<bitenum id="PLL" value="1" token="PLL" description="PLL mode. Divider PREDIV and PLL are not bypassed. PLL output path is enabled. All the system clocks (SYCLKn) are divided down from PLL output." />
</bitfield>
</register>
     <register id="PLLM" acronym="PLLM" offset="0x110" width="32" description="Defines the multiply factor for the clock output of the pre-divider.">
<bitfield id="_RESV_1" width="27" begin="31" end="5" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="N"></bitfield>
<bitfield id="PLLM" width="5" begin="4" end="0" resetval="0" description="PLL multiplier bits. Defines the frequency multiplier of the input reference clock in conjunction with the PLL divider ratio bits (RATIO) in the PREDIV register." range="" rwaccess="R/W">
<bitenum id="PLLM_RATE_1" value="0" token="PLLM_RATE_1" description="" />
<bitenum id="PLLM_RATE_15" value="14" token="PLLM_RATE_15" description="" />
<bitenum id="PLLM_RATE_20" value="19" token="PLLM_RATE_20" description="" />
<bitenum id="PLLM_RATE_25" value="24" token="PLLM_RATE_25" description="" />
<bitenum id="PLLM_RATE_30" value="29" token="PLLM_RATE_30" description="" />
<bitenum id="PLLM_RATE_32" value="31" token="PLLM_RATE_32" description="" />
</bitfield>
</register>
     <register id="PREDIV" acronym="PREDIV" offset="0x114" width="32" description="Defines the input reference clock divider.">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="N"></bitfield>
<bitfield id="PREDEN" width="1" begin="15" end="15" resetval="1" description="Pre-divider enable bit." range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Pre-divider is disabled. No clock output." />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Pre-divider is enabled." />
</bitfield>
<bitfield id="_RESV_3" width="10" begin="14" end="5" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="N"></bitfield>
<bitfield id="RATIO" width="5" begin="4" end="0" resetval="2" description="Divider ratio bits." range="0x0-0x2" rwaccess="R/W"></bitfield>
</register>
     <register id="PLLCMD" acronym="PLLCMD" offset="0x138" width="32" description="Contains the command bit for the GO operation.">
<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved. The reserved bit location is always read as 0.  A value written to this field has no effect." range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_2" width="1" begin="1" end="1" resetval="0" description="Reserved. The reserved bit location is always read as 0.  A value written to this field has no effect." range="" rwaccess="N"></bitfield>
<bitfield id="GOSET" width="1" begin="0" end="0" resetval="0" description="GO operation command for SYSCLK rate change and phase alignment.  Before setting this bit to 1 to initiate a GO operation, check the GOSTAT bit in the PLLSTAT register to ensure all previous GO operations have completed." range="" rwaccess="R/W">
<bitenum id="CLRBIT" value="0" token="CLRBIT" description="No effect. Write of 0 clears bit to 0." />
<bitenum id="SET" value="1" token="SET" description="Initiates GO operation. Write of 1 initiates GO operation. Once set, GOSET remains set but further writes of 1 can initiate the GO operation." />
</bitfield>
</register>
     <register id="PLLSTAT" acronym="PLLSTAT" offset="0x13C" width="32" description="Shows the PLL controller status.">
<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved. The reserved bit location is always read as 0.  A value written to this field has no effect." range="" rwaccess="N"></bitfield>
<bitfield id="GOSTAT" width="1" begin="0" end="0" resetval="0" description="GO operation status." range="" rwaccess="R">
<bitenum id="NONE" value="0" token="NONE" description="Go operation is not in progress. SYSCLK divide ratios are not being changed." />
<bitenum id="INPROG" value="1" token="INPROG" description="GO operation is in progress. SYSCLK divide ratios are being changed." />
</bitfield>
</register>
     <register id="ALNCTL" acronym="ALNCTL" offset="0x140" width="32" description="Indicates if clock should be aligned during GO operation.  This register should not be modified.">
<bitfield id="_RESV_1" width="27" begin="31" end="5" resetval="0" description="Reserved. The reserved bit location is always read as 0.  A value written to this field has no effect." range="" rwaccess="N"></bitfield>
<bitfield id="ALN5" width="1" begin="4" end="4" resetval="1" description="SYSCLK5 alignment. Do not change the default values of these fields." range="" rwaccess="R">
<bitenum id="NO" value="0" token="NO" description="Do not align SYSCLK5 to other SYSCLKs during GO operation. If SYS5 in DCHANGE is set to 1, SYSCLK5 switches to the new ratio immediately after the GOSET bit in PLLCMD is set." />
<bitenum id="YES" value="1" token="YES" description="Align SYSCLK5 when the GOSET bit in PLLCMD is set.  The SYSCLK5 ratio is set to the ratio programmed in the RATIO bit in PLLDIV5." />
</bitfield>
<bitfield id="ALN4" width="1" begin="3" end="3" resetval="1" description="SYSCLK4 alignment. Do not change the default values of these fields." range="" rwaccess="R">
<bitenum id="NO" value="0" token="NO" description="Do not align SYSCLK4 to other SYSCLKs during GO operation. If SYS4 in DCHANGE is set to 1, SYSCLK4 switches to the new ratio immediately after the GOSET bit in PLLCMD is set." />
<bitenum id="YES" value="1" token="YES" description="Align SYSCLK4 when the GOSET bit in PLLCMD is set.  The SYSCLK4 ratio is set to the ratio programmed in the RATIO bit in PLLDIV4." />
</bitfield>
<bitfield id="_RESV_4" width="3" begin="2" end="0" resetval="1" description="Reserved. The reserved bit location is always read as 0.  A value written to this field has no effect." range="" rwaccess="N"></bitfield>
</register>
     <register id="DCHANGE" acronym="DCHANGE" offset="0x144" width="32" description="Indicates if SYSCLK divide ratio has been modified.">
<bitfield id="_RESV_1" width="27" begin="31" end="5" resetval="0" description="Reserved. The reserved bit location is always read as 0.  A value written to this field has no effect." range="" rwaccess="N"></bitfield>
<bitfield id="SYS5" width="1" begin="4" end="4" resetval="0" description="Identifies when the SYSCLK5 divide ratio has been modified." range="" rwaccess="R">
<bitenum id="NO" value="0" token="NO" description="SYSCLK5 ratio has not been modified. When GOSET is set, SYSCLK5 will not be affected." />
<bitenum id="YES" value="1" token="YES" description="SYSCLK5 ratio has been modified. When GOSET is set, SYSCLK5 will change to the new ratio." />
</bitfield>
<bitfield id="SYS4" width="1" begin="3" end="3" resetval="0" description="Identifies when the SYSCLK4 divide ratio has been modified." range="" rwaccess="R">
<bitenum id="NO" value="0" token="NO" description="SYSCLK4 ratio has not been modified. When GOSET is set, SYSCLK4 will not be affected." />
<bitenum id="YES" value="1" token="YES" description="SYSCLK4 ratio has been modified. When GOSET is set, SYSCLK4 will change to the new ratio." />
</bitfield>
<bitfield id="_RESV_4" width="3" begin="2" end="0" resetval="0" description="Reserved. The reserved bit location is always read as 0.  A value written to this field has no effect." range="" rwaccess="N"></bitfield>
</register>
     <register id="SYSTAT" acronym="SYSTAT" offset="0x150" width="32" description="Indicates SYSCLK on/off status.">
<bitfield id="_RESV_1" width="27" begin="31" end="5" resetval="0" description="Reserved. The reserved bit location is always read as 0.  A value written to this field has no effect." range="" rwaccess="N"></bitfield>
<bitfield id="SYS5ON" width="1" begin="4" end="4" resetval="1" description="SYSCLK5 on status." range="" rwaccess="R">
<bitenum id="OFF" value="0" token="OFF" description="SYSCLK5 is gated." />
<bitenum id="ON" value="1" token="ON" description="SYSCLK5 is on." />
</bitfield>
<bitfield id="SYS4ON" width="1" begin="3" end="3" resetval="1" description="SYSCLK4 on status." range="" rwaccess="R">
<bitenum id="OFF" value="0" token="OFF" description="SYSCLK4 is gated." />
<bitenum id="ON" value="1" token="ON" description="SYSCLK4 is on." />
</bitfield>
<bitfield id="SYS3ON" width="1" begin="2" end="2" resetval="1" description="SYSCLK3 on status." range="" rwaccess="R">
<bitenum id="OFF" value="0" token="OFF" description="SYSCLK3 is gated." />
<bitenum id="ON" value="1" token="ON" description="SYSCLK3 is on." />
</bitfield>
<bitfield id="SYS2ON" width="1" begin="1" end="1" resetval="1" description="SYSCLK2 on status." range="" rwaccess="R">
<bitenum id="OFF" value="0" token="OFF" description="SYSCLK2 is gated." />
<bitenum id="ON" value="1" token="ON" description="SYSCLK2 is on." />
</bitfield>
<bitfield id="_RESV_6" width="1" begin="0" end="0" resetval="1" description="Reserved. The reserved bit location is always read as 0.  A value written to this field has no effect." range="" rwaccess="N"></bitfield>
</register>
     <register id="PLLDIV3" acronym="PLLDIV3" offset="0x120" width="32" description="Divider control register for divider D3.">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="N"></bitfield>
<bitfield id="D3EN" width="1" begin="15" end="15" resetval="1" description="Divider D3 enable bit." range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Divider D3 is disabled. No clock output." />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Divider D3 is enabled." />
</bitfield>
<bitfield id="_RESV_3" width="10" begin="14" end="5" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="N"></bitfield>
<bitfield id="RATIO" width="5" begin="4" end="0" resetval="2" description="Divider ratio bits." range="0x0-0x1F" rwaccess="R/W"></bitfield>
</register>
     <register id="PLLDIV6" acronym="PLLDIV6" offset="0x168" width="32" description="Divider control register for divider D6.">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="N"></bitfield>
<bitfield id="D6EN" width="1" begin="15" end="15" resetval="1" description="Divider D6 enable bit." range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Divider D6 is disabled. No clock output." />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Divider D6 is enabled." />
</bitfield>
<bitfield id="_RESV_3" width="10" begin="14" end="5" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="N"></bitfield>
<bitfield id="RATIO" width="5" begin="4" end="0" resetval="9" description="Divider ratio bits." range="0x0-0x1F" rwaccess="R/W"></bitfield>
</register>
     <register id="PLLDIV7" acronym="PLLDIV7" offset="0x16C" width="32" description="Divider control register for divider D7.">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="N"></bitfield>
<bitfield id="D7EN" width="1" begin="15" end="15" resetval="1" description="Divider D7 enable bit." range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Divider D7 is disabled. No clock output." />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Divider D7 is enabled." />
</bitfield>
<bitfield id="_RESV_3" width="10" begin="14" end="5" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="N"></bitfield>
<bitfield id="RATIO" width="5" begin="4" end="0" resetval="9" description="Divider ratio bits." range="0x0-0x1F" rwaccess="R/W"></bitfield>
</register>
     <register id="PLLDIV8" acronym="PLLDIV8" offset="0x170" width="32" description="Divider control register for divider D8.">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="N"></bitfield>
<bitfield id="D8EN" width="1" begin="15" end="15" resetval="1" description="Divider D8 enable bit." range="" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Divider D8 is disabled. No clock output." />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Divider D8 is enabled." />
</bitfield>
<bitfield id="_RESV_3" width="10" begin="14" end="5" resetval="0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="N"></bitfield>
<bitfield id="RATIO" width="5" begin="4" end="0" resetval="9" description="Divider ratio bits." range="0x0-0x1F" rwaccess="R/W"></bitfield>
</register>
</module>
