 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Rasterizer
Version: M-2016.12-SP2
Date   : Wed Dec 14 21:24:12 2022
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: Rasterizer_struct_inst/boundingBox/BoundingBoxGenerator_run_inst/BoundingBoxGenerator_run_triangle_in_rsci_inst/BoundingBoxGenerator_run_triangle_in_rsci_triangle_in_wait_dp_inst/triangle_in_rsci_bcwt_reg
              (rising edge-triggered flip-flop)
  Endpoint: triangle_in_rsc_rdy
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Rasterizer         1K_hvratio_1_4        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  Rasterizer_struct_inst/boundingBox/BoundingBoxGenerator_run_inst/BoundingBoxGenerator_run_triangle_in_rsci_inst/BoundingBoxGenerator_run_triangle_in_rsci_triangle_in_wait_dp_inst/triangle_in_rsci_bcwt_reg/CK (DFF_X1)
                                                        0.0000     0.0000 r
  Rasterizer_struct_inst/boundingBox/BoundingBoxGenerator_run_inst/BoundingBoxGenerator_run_triangle_in_rsci_inst/BoundingBoxGenerator_run_triangle_in_rsci_triangle_in_wait_dp_inst/triangle_in_rsci_bcwt_reg/Q (DFF_X1)
                                                        0.2164     0.2164 r
  U3756/Z (CLKBUF_X1)                                   0.2028     0.4192 r
  U3770/ZN (NOR2_X1)                                    0.0464     0.4657 f
  triangle_in_rsc_rdy (out)                             0.0014     0.4671 f
  data arrival time                                                0.4671
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
