{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696238420861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696238420861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 02 11:20:20 2023 " "Processing started: Mon Oct 02 11:20:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696238420861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696238420861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock10MHz -c clock10MHz " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock10MHz -c clock10MHz" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696238420861 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696238421231 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696238421231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-SYN " "Found design unit 1: cpu-SYN" {  } { { "cpu.vhd" "" { Text "C:/Users/Administrator/Documents/Digital Electronics 2023/Clock Example/cpu.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696238430749 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/Users/Administrator/Documents/Digital Electronics 2023/Clock Example/cpu.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696238430749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696238430749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock10mhz.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock10mhz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock10MHz " "Found entity 1: clock10MHz" {  } { { "clock10MHz.bdf" "" { Schematic "C:/Users/Administrator/Documents/Digital Electronics 2023/Clock Example/clock10MHz.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696238430749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696238430749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jkffde.bdf 1 1 " "Found 1 design units, including 1 entities, in source file jkffde.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 jkffDe " "Found entity 1: jkffDe" {  } { { "jkffDe.bdf" "" { Schematic "C:/Users/Administrator/Documents/Digital Electronics 2023/Clock Example/jkffDe.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696238430759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696238430759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex165.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ex165.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ex165 " "Found entity 1: ex165" {  } { { "ex165.bdf" "" { Schematic "C:/Users/Administrator/Documents/Digital Electronics 2023/Clock Example/ex165.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696238430759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696238430759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detect7n2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file detect7n2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 detect7n2 " "Found entity 1: detect7n2" {  } { { "detect7n2.bdf" "" { Schematic "C:/Users/Administrator/Documents/Digital Electronics 2023/Clock Example/detect7n2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696238430759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696238430759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit4ssd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bit4ssd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bit4SSD " "Found entity 1: bit4SSD" {  } { { "bit4SSD.bdf" "" { Schematic "C:/Users/Administrator/Documents/Digital Electronics 2023/Clock Example/bit4SSD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696238430759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696238430759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendingmachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vendingmachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vendingMachine-Behavioral " "Found design unit 1: vendingMachine-Behavioral" {  } { { "vendingMachine.vhd" "" { Text "C:/Users/Administrator/Documents/Digital Electronics 2023/Clock Example/vendingMachine.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696238430759 ""} { "Info" "ISGN_ENTITY_NAME" "1 vendingMachine " "Found entity 1: vendingMachine" {  } { { "vendingMachine.vhd" "" { Text "C:/Users/Administrator/Documents/Digital Electronics 2023/Clock Example/vendingMachine.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696238430759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696238430759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task2b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 task2B " "Found entity 1: task2B" {  } { { "task2B.bdf" "" { Schematic "C:/Users/Administrator/Documents/Digital Electronics 2023/Clock Example/task2B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696238430759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696238430759 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task2B " "Elaborating entity \"task2B\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696238430809 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst2 " "Block or symbol \"NOT\" of instance \"inst2\" overlaps another block or symbol" {  } { { "task2B.bdf" "" { Schematic "C:/Users/Administrator/Documents/Digital Electronics 2023/Clock Example/task2B.bdf" { { 168 368 416 200 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1696238430819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit4SSD bit4SSD:inst1 " "Elaborating entity \"bit4SSD\" for hierarchy \"bit4SSD:inst1\"" {  } { { "task2B.bdf" "inst1" { Schematic "C:/Users/Administrator/Documents/Digital Electronics 2023/Clock Example/task2B.bdf" { { 240 760 856 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696238430819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vendingMachine vendingMachine:inst " "Elaborating entity \"vendingMachine\" for hierarchy \"vendingMachine:inst\"" {  } { { "task2B.bdf" "inst" { Schematic "C:/Users/Administrator/Documents/Digital Electronics 2023/Clock Example/task2B.bdf" { { 152 424 632 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696238430819 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum vendingMachine.vhd(65) " "VHDL Process Statement warning at vendingMachine.vhd(65): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vendingMachine.vhd" "" { Text "C:/Users/Administrator/Documents/Digital Electronics 2023/Clock Example/vendingMachine.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696238430819 "|task2B|vendingMachine:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum vendingMachine.vhd(71) " "VHDL Process Statement warning at vendingMachine.vhd(71): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vendingMachine.vhd" "" { Text "C:/Users/Administrator/Documents/Digital Electronics 2023/Clock Example/vendingMachine.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696238430819 "|task2B|vendingMachine:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDX vendingMachine.vhd(27) " "VHDL Process Statement warning at vendingMachine.vhd(27): inferring latch(es) for signal or variable \"LEDX\", which holds its previous value in one or more paths through the process" {  } { { "vendingMachine.vhd" "" { Text "C:/Users/Administrator/Documents/Digital Electronics 2023/Clock Example/vendingMachine.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1696238430819 "|task2B|vendingMachine:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDY vendingMachine.vhd(27) " "VHDL Process Statement warning at vendingMachine.vhd(27): inferring latch(es) for signal or variable \"LEDY\", which holds its previous value in one or more paths through the process" {  } { { "vendingMachine.vhd" "" { Text "C:/Users/Administrator/Documents/Digital Electronics 2023/Clock Example/vendingMachine.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1696238430819 "|task2B|vendingMachine:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reading_coin_1 vendingMachine.vhd(27) " "VHDL Process Statement warning at vendingMachine.vhd(27): inferring latch(es) for signal or variable \"reading_coin_1\", which holds its previous value in one or more paths through the process" {  } { { "vendingMachine.vhd" "" { Text "C:/Users/Administrator/Documents/Digital Electronics 2023/Clock Example/vendingMachine.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1696238430819 "|task2B|vendingMachine:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reading_coin_2 vendingMachine.vhd(27) " "VHDL Process Statement warning at vendingMachine.vhd(27): inferring latch(es) for signal or variable \"reading_coin_2\", which holds its previous value in one or more paths through the process" {  } { { "vendingMachine.vhd" "" { Text "C:/Users/Administrator/Documents/Digital Electronics 2023/Clock Example/vendingMachine.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1696238430819 "|task2B|vendingMachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reading_coin_2 vendingMachine.vhd(27) " "Inferred latch for \"reading_coin_2\" at vendingMachine.vhd(27)" {  } { { "vendingMachine.vhd" "" { Text "C:/Users/Administrator/Documents/Digital Electronics 2023/Clock Example/vendingMachine.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696238430819 "|task2B|vendingMachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reading_coin_1 vendingMachine.vhd(27) " "Inferred latch for \"reading_coin_1\" at vendingMachine.vhd(27)" {  } { { "vendingMachine.vhd" "" { Text "C:/Users/Administrator/Documents/Digital Electronics 2023/Clock Example/vendingMachine.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696238430819 "|task2B|vendingMachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDY vendingMachine.vhd(27) " "Inferred latch for \"LEDY\" at vendingMachine.vhd(27)" {  } { { "vendingMachine.vhd" "" { Text "C:/Users/Administrator/Documents/Digital Electronics 2023/Clock Example/vendingMachine.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696238430819 "|task2B|vendingMachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDX vendingMachine.vhd(27) " "Inferred latch for \"LEDX\" at vendingMachine.vhd(27)" {  } { { "vendingMachine.vhd" "" { Text "C:/Users/Administrator/Documents/Digital Electronics 2023/Clock Example/vendingMachine.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696238430819 "|task2B|vendingMachine:inst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "X VCC " "Pin \"X\" is stuck at VCC" {  } { { "task2B.bdf" "" { Schematic "C:/Users/Administrator/Documents/Digital Electronics 2023/Clock Example/task2B.bdf" { { 176 744 920 192 "X" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696238431049 "|task2B|X"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y VCC " "Pin \"Y\" is stuck at VCC" {  } { { "task2B.bdf" "" { Schematic "C:/Users/Administrator/Documents/Digital Electronics 2023/Clock Example/task2B.bdf" { { 192 744 920 208 "Y" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696238431049 "|task2B|Y"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696238431049 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696238431059 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696238431059 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696238431059 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696238431059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696238431089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 02 11:20:31 2023 " "Processing ended: Mon Oct 02 11:20:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696238431089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696238431089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696238431089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696238431089 ""}
