<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>yosys-master: OptReduceWorker Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">yosys-master
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="../../inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="../../functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('da/d54/structOptReduceWorker.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">OptReduceWorker Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="../../closed.png" alt="+"/> Collaboration diagram for OptReduceWorker:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d0/d7a/structOptReduceWorker__coll__graph.png" border="0" usemap="#OptReduceWorker_coll__map" alt="Collaboration graph"/></div>
<map name="OptReduceWorker_coll__map" id="OptReduceWorker_coll__map">
<area shape="rect" id="node2" href="../../d1/d01/structRTLIL_1_1Design.html" title="RTLIL::Design" alt="" coords="5,112,109,139"/><area shape="rect" id="node4" href="../../d7/d6c/structRTLIL_1_1Module.html" title="RTLIL::Module" alt="" coords="123,203,229,229"/><area shape="rect" id="node3" href="../../d0/dbf/structSigMap.html" title="SigMap" alt="" coords="253,203,320,229"/><area shape="rect" id="node5" href="../../d8/df7/structRTLIL_1_1IdString.html" title="RTLIL::IdString" alt="" coords="134,112,244,139"/><area shape="rect" id="node6" href="../../d0/d81/structRTLIL_1_1IdString_1_1destruct__guard__t.html" title="RTLIL::IdString::destruct\l_guard_t" alt="" coords="108,6,271,47"/></map>
<center><span class="legend">[<a target="top" href="../../graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:aa29c37cf5c51da15ce848ec48d934698"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d54/structOptReduceWorker.html#aa29c37cf5c51da15ce848ec48d934698">opt_reduce</a> (std::set&lt; <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * &gt; &amp;cells, <a class="el" href="../../d2/de4/structSigSet.html">SigSet</a>&lt; <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * &gt; &amp;drivers, <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell)</td></tr>
<tr class="separator:aa29c37cf5c51da15ce848ec48d934698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabbb3644a426616bf41ef711581e30e6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d54/structOptReduceWorker.html#aabbb3644a426616bf41ef711581e30e6">opt_mux</a> (<a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell)</td></tr>
<tr class="separator:aabbb3644a426616bf41ef711581e30e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a307629c4aa069ac20fd24607683c8823"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d54/structOptReduceWorker.html#a307629c4aa069ac20fd24607683c8823">opt_mux_bits</a> (<a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell)</td></tr>
<tr class="separator:a307629c4aa069ac20fd24607683c8823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fd2443f2a32f6c0b71fc5ac115d8afd"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d54/structOptReduceWorker.html#a0fd2443f2a32f6c0b71fc5ac115d8afd">OptReduceWorker</a> (<a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *<a class="el" href="../../da/d54/structOptReduceWorker.html#a02780f2546f92658a5d864b1a270a586">design</a>, <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="el" href="../../da/d54/structOptReduceWorker.html#a90cf253cc4da2550f6effa3ee5ac3c7c">module</a>, bool do_fine)</td></tr>
<tr class="separator:a0fd2443f2a32f6c0b71fc5ac115d8afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a02780f2546f92658a5d864b1a270a586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d54/structOptReduceWorker.html#a02780f2546f92658a5d864b1a270a586">design</a></td></tr>
<tr class="separator:a02780f2546f92658a5d864b1a270a586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90cf253cc4da2550f6effa3ee5ac3c7c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d54/structOptReduceWorker.html#a90cf253cc4da2550f6effa3ee5ac3c7c">module</a></td></tr>
<tr class="separator:a90cf253cc4da2550f6effa3ee5ac3c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ba7033ed498fbe6a9860e0522d329f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/dbf/structSigMap.html">SigMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d54/structOptReduceWorker.html#a3ba7033ed498fbe6a9860e0522d329f4">assign_map</a></td></tr>
<tr class="separator:a3ba7033ed498fbe6a9860e0522d329f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c0891f2084984ff5c94e6b5d0683b8d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d54/structOptReduceWorker.html#a1c0891f2084984ff5c94e6b5d0683b8d">total_count</a></td></tr>
<tr class="separator:a1c0891f2084984ff5c94e6b5d0683b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e83eb76c5958730cf8c8ceef5558ac4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d54/structOptReduceWorker.html#a1e83eb76c5958730cf8c8ceef5558ac4">did_something</a></td></tr>
<tr class="separator:a1e83eb76c5958730cf8c8ceef5558ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="../../d0/d21/opt__reduce_8cc_source.html#l00031">31</a> of file <a class="el" href="../../d0/d21/opt__reduce_8cc_source.html">opt_reduce.cc</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a0fd2443f2a32f6c0b71fc5ac115d8afd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">OptReduceWorker::OptReduceWorker </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *&#160;</td>
          <td class="paramname"><em>design</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>module</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>do_fine</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d21/opt__reduce_8cc_source.html#l00245">245</a> of file <a class="el" href="../../d0/d21/opt__reduce_8cc_source.html">opt_reduce.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                                                                            :</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;            <a class="code" href="../../da/d54/structOptReduceWorker.html#a02780f2546f92658a5d864b1a270a586">design</a>(design), <a class="code" href="../../da/d54/structOptReduceWorker.html#a90cf253cc4da2550f6effa3ee5ac3c7c">module</a>(module), <a class="code" href="../../da/d54/structOptReduceWorker.html#a3ba7033ed498fbe6a9860e0522d329f4">assign_map</a>(module)</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    {</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  Optimizing cells in module %s.\n&quot;</span>, module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        <a class="code" href="../../da/d54/structOptReduceWorker.html#a1c0891f2084984ff5c94e6b5d0683b8d">total_count</a> = 0;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        <a class="code" href="../../da/d54/structOptReduceWorker.html#a1e83eb76c5958730cf8c8ceef5558ac4">did_something</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        <a class="code" href="../../df/d6f/structSigPool.html">SigPool</a> mem_wren_sigs;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;cell_it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>) {</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;            <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = cell_it.second;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;            <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$mem&quot;</span>)</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                mem_wren_sigs.<a class="code" href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b">add</a>(<a class="code" href="../../da/d54/structOptReduceWorker.html#a3ba7033ed498fbe6a9860e0522d329f4">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\WR_EN&quot;</span>)));</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;            <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$memwr&quot;</span>)</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                mem_wren_sigs.<a class="code" href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b">add</a>(<a class="code" href="../../da/d54/structOptReduceWorker.html#a3ba7033ed498fbe6a9860e0522d329f4">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\EN&quot;</span>)));</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        }</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;cell_it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>) {</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;            <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = cell_it.second;</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;            <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$dff&quot;</span> &amp;&amp; mem_wren_sigs.<a class="code" href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2">check_any</a>(<a class="code" href="../../da/d54/structOptReduceWorker.html#a3ba7033ed498fbe6a9860e0522d329f4">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Q&quot;</span>))))</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                mem_wren_sigs.<a class="code" href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b">add</a>(<a class="code" href="../../da/d54/structOptReduceWorker.html#a3ba7033ed498fbe6a9860e0522d329f4">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\D&quot;</span>)));</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        }</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        <span class="keywordtype">bool</span> keep_expanding_mem_wren_sigs = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        <span class="keywordflow">while</span> (keep_expanding_mem_wren_sigs) {</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;            keep_expanding_mem_wren_sigs = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;cell_it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>) {</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = cell_it.second;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$mux&quot;</span> &amp;&amp; mem_wren_sigs.<a class="code" href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2">check_any</a>(<a class="code" href="../../da/d54/structOptReduceWorker.html#a3ba7033ed498fbe6a9860e0522d329f4">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>)))) {</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                    <span class="keywordflow">if</span> (!mem_wren_sigs.<a class="code" href="../../df/d6f/structSigPool.html#a3bda3e2750672b3f08aca1f5f3e713d9">check_all</a>(<a class="code" href="../../da/d54/structOptReduceWorker.html#a3ba7033ed498fbe6a9860e0522d329f4">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>))) ||</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                            !mem_wren_sigs.<a class="code" href="../../df/d6f/structSigPool.html#a3bda3e2750672b3f08aca1f5f3e713d9">check_all</a>(<a class="code" href="../../da/d54/structOptReduceWorker.html#a3ba7033ed498fbe6a9860e0522d329f4">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>))))</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                        keep_expanding_mem_wren_sigs = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                    mem_wren_sigs.<a class="code" href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b">add</a>(<a class="code" href="../../da/d54/structOptReduceWorker.html#a3ba7033ed498fbe6a9860e0522d329f4">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>)));</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                    mem_wren_sigs.<a class="code" href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b">add</a>(<a class="code" href="../../da/d54/structOptReduceWorker.html#a3ba7033ed498fbe6a9860e0522d329f4">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>)));</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                }</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;            }</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        }</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        <span class="keywordflow">while</span> (<a class="code" href="../../da/d54/structOptReduceWorker.html#a1e83eb76c5958730cf8c8ceef5558ac4">did_something</a>)</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        {</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;            <a class="code" href="../../da/d54/structOptReduceWorker.html#a1e83eb76c5958730cf8c8ceef5558ac4">did_something</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;            <span class="comment">// merge trees of reduce_* cells to one single cell and unify input vectors</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;            <span class="comment">// (only handle recduce_and and reduce_or for various reasons)</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;            <span class="keyword">const</span> <span class="keywordtype">char</span> *type_list[] = { <span class="stringliteral">&quot;$reduce_or&quot;</span>, <span class="stringliteral">&quot;$reduce_and&quot;</span> };</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> type : type_list)</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;            {</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                <a class="code" href="../../d2/de4/structSigSet.html">SigSet&lt;RTLIL::Cell*&gt;</a> drivers;</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                std::set&lt;RTLIL::Cell*&gt; cells;</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;cell_it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>) {</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;                    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = cell_it.second;</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                    <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> != type || !design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">selected</a>(module, cell))</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                    drivers.<a class="code" href="../../d2/de4/structSigSet.html#a37742bc83f86e1e529e02e1552d353e1">insert</a>(<a class="code" href="../../da/d54/structOptReduceWorker.html#a3ba7033ed498fbe6a9860e0522d329f4">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>)), cell);</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;                    cells.insert(cell);</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                }</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                <span class="keywordflow">while</span> (cells.size() &gt; 0) {</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = *cells.begin();</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                    <a class="code" href="../../da/d54/structOptReduceWorker.html#aa29c37cf5c51da15ce848ec48d934698">opt_reduce</a>(cells, drivers, cell);</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;                }</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;            }</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;            <span class="comment">// merge identical inputs on $mux and $pmux cells</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;            std::vector&lt;RTLIL::Cell*&gt; cells;</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>)</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                <span class="keywordflow">if</span> ((it.second-&gt;type == <span class="stringliteral">&quot;$mux&quot;</span> || it.second-&gt;type == <span class="stringliteral">&quot;$pmux&quot;</span>) &amp;&amp; design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">selected</a>(module, it.second))</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                    cells.push_back(it.second);</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : cells)</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;            {</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                <span class="comment">// this optimization is to aggressive for most coarse-grain applications.</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                <span class="comment">// but we always want it for multiplexers driving write enable ports.</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;                <span class="keywordflow">if</span> (do_fine || mem_wren_sigs.<a class="code" href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2">check_any</a>(<a class="code" href="../../da/d54/structOptReduceWorker.html#a3ba7033ed498fbe6a9860e0522d329f4">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>))))</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;                    <a class="code" href="../../da/d54/structOptReduceWorker.html#a307629c4aa069ac20fd24607683c8823">opt_mux_bits</a>(cell);</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;                <a class="code" href="../../da/d54/structOptReduceWorker.html#aabbb3644a426616bf41ef711581e30e6">opt_mux</a>(cell);</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;            }</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        }</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    }</div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_a31aff0bb01f4c8af6a8eba0b94c3786b"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">RTLIL::Design::selected</a></div><div class="ttdeci">bool selected(T1 *module) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00551">rtlil.h:551</a></div></div>
<div class="ttc" id="structOptReduceWorker_html_a02780f2546f92658a5d864b1a270a586"><div class="ttname"><a href="../../da/d54/structOptReduceWorker.html#a02780f2546f92658a5d864b1a270a586">OptReduceWorker::design</a></div><div class="ttdeci">RTLIL::Design * design</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d21/opt__reduce_8cc_source.html#l00033">opt_reduce.cc:33</a></div></div>
<div class="ttc" id="structOptReduceWorker_html_a90cf253cc4da2550f6effa3ee5ac3c7c"><div class="ttname"><a href="../../da/d54/structOptReduceWorker.html#a90cf253cc4da2550f6effa3ee5ac3c7c">OptReduceWorker::module</a></div><div class="ttdeci">RTLIL::Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d21/opt__reduce_8cc_source.html#l00034">opt_reduce.cc:34</a></div></div>
<div class="ttc" id="structOptReduceWorker_html_aabbb3644a426616bf41ef711581e30e6"><div class="ttname"><a href="../../da/d54/structOptReduceWorker.html#aabbb3644a426616bf41ef711581e30e6">OptReduceWorker::opt_mux</a></div><div class="ttdeci">void opt_mux(RTLIL::Cell *cell)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d21/opt__reduce_8cc_source.html#l00101">opt_reduce.cc:101</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structOptReduceWorker_html_a3ba7033ed498fbe6a9860e0522d329f4"><div class="ttname"><a href="../../da/d54/structOptReduceWorker.html#a3ba7033ed498fbe6a9860e0522d329f4">OptReduceWorker::assign_map</a></div><div class="ttdeci">SigMap assign_map</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d21/opt__reduce_8cc_source.html#l00035">opt_reduce.cc:35</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a81254dcd78f798f7dfc67085f267e097"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">RTLIL::Cell::type</a></div><div class="ttdeci">RTLIL::IdString type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00854">rtlil.h:854</a></div></div>
<div class="ttc" id="structOptReduceWorker_html_a1e83eb76c5958730cf8c8ceef5558ac4"><div class="ttname"><a href="../../da/d54/structOptReduceWorker.html#a1e83eb76c5958730cf8c8ceef5558ac4">OptReduceWorker::did_something</a></div><div class="ttdeci">bool did_something</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d21/opt__reduce_8cc_source.html#l00038">opt_reduce.cc:38</a></div></div>
<div class="ttc" id="structSigPool_html_ad4eeb477296dc598eddd5ba115d8d1c2"><div class="ttname"><a href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2">SigPool::check_any</a></div><div class="ttdeci">bool check_any(RTLIL::SigSpec sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00100">sigtools.h:100</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ab7eb467bc49c31774c512f090a372fea"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">RTLIL::Cell::getPort</a></div><div class="ttdeci">const RTLIL::SigSpec &amp; getPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01809">rtlil.cc:1809</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
<div class="ttc" id="structOptReduceWorker_html_aa29c37cf5c51da15ce848ec48d934698"><div class="ttname"><a href="../../da/d54/structOptReduceWorker.html#aa29c37cf5c51da15ce848ec48d934698">OptReduceWorker::opt_reduce</a></div><div class="ttdeci">void opt_reduce(std::set&lt; RTLIL::Cell * &gt; &amp;cells, SigSet&lt; RTLIL::Cell * &gt; &amp;drivers, RTLIL::Cell *cell)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d21/opt__reduce_8cc_source.html#l00040">opt_reduce.cc:40</a></div></div>
<div class="ttc" id="structSigPool_html_a3bda3e2750672b3f08aca1f5f3e713d9"><div class="ttname"><a href="../../df/d6f/structSigPool.html#a3bda3e2750672b3f08aca1f5f3e713d9">SigPool::check_all</a></div><div class="ttdeci">bool check_all(RTLIL::SigSpec sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00108">sigtools.h:108</a></div></div>
<div class="ttc" id="structOptReduceWorker_html_a307629c4aa069ac20fd24607683c8823"><div class="ttname"><a href="../../da/d54/structOptReduceWorker.html#a307629c4aa069ac20fd24607683c8823">OptReduceWorker::opt_mux_bits</a></div><div class="ttdeci">void opt_mux_bits(RTLIL::Cell *cell)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d21/opt__reduce_8cc_source.html#l00167">opt_reduce.cc:167</a></div></div>
<div class="ttc" id="structSigPool_html_a485789c5ee275d0f3d94fe0100be382b"><div class="ttname"><a href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b">SigPool::add</a></div><div class="ttdeci">void add(RTLIL::SigSpec sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00041">sigtools.h:41</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1b3a28907248e2a82f097b4e275b9583"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">RTLIL::Module::cells_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Cell * &gt; cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00596">rtlil.h:596</a></div></div>
<div class="ttc" id="structSigPool_html"><div class="ttname"><a href="../../df/d6f/structSigPool.html">SigPool</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00027">sigtools.h:27</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structSigSet_html"><div class="ttname"><a href="../../d2/de4/structSigSet.html">SigSet&lt; RTLIL::Cell * &gt;</a></div></div>
<div class="ttc" id="structOptReduceWorker_html_a1c0891f2084984ff5c94e6b5d0683b8d"><div class="ttname"><a href="../../da/d54/structOptReduceWorker.html#a1c0891f2084984ff5c94e6b5d0683b8d">OptReduceWorker::total_count</a></div><div class="ttdeci">int total_count</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d21/opt__reduce_8cc_source.html#l00037">opt_reduce.cc:37</a></div></div>
<div class="ttc" id="structSigSet_html_a37742bc83f86e1e529e02e1552d353e1"><div class="ttname"><a href="../../d2/de4/structSigSet.html#a37742bc83f86e1e529e02e1552d353e1">SigSet::insert</a></div><div class="ttdeci">void insert(RTLIL::SigSpec sig, T data)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00152">sigtools.h:152</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../da/d54/structOptReduceWorker_a0fd2443f2a32f6c0b71fc5ac115d8afd_cgraph.png" border="0" usemap="#da/d54/structOptReduceWorker_a0fd2443f2a32f6c0b71fc5ac115d8afd_cgraph" alt=""/></div>
<map name="da/d54/structOptReduceWorker_a0fd2443f2a32f6c0b71fc5ac115d8afd_cgraph" id="da/d54/structOptReduceWorker_a0fd2443f2a32f6c0b71fc5ac115d8afd_cgraph">
<area shape="rect" id="node2" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="547,144,586,171"/><area shape="rect" id="node9" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="1146,303,1291,329"/><area shape="rect" id="node10" href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b" title="SigPool::add" alt="" coords="298,600,393,627"/><area shape="rect" id="node11" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="499,296,634,323"/><area shape="rect" id="node12" href="../../df/d6f/structSigPool.html#ad4eeb477296dc598eddd5ba115d8d1c2" title="SigPool::check_any" alt="" coords="278,651,413,677"/><area shape="rect" id="node13" href="../../df/d6f/structSigPool.html#a3bda3e2750672b3f08aca1f5f3e713d9" title="SigPool::check_all" alt="" coords="281,701,409,728"/><area shape="rect" id="node14" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b" title="RTLIL::Design::selected" alt="" coords="265,752,425,779"/><area shape="rect" id="node16" href="../../d2/de4/structSigSet.html#a37742bc83f86e1e529e02e1552d353e1" title="SigSet::insert" alt="" coords="296,803,395,829"/><area shape="rect" id="node17" href="../../da/d54/structOptReduceWorker.html#aa29c37cf5c51da15ce848ec48d934698" title="OptReduceWorker::opt\l_reduce" alt="" coords="269,266,421,307"/><area shape="rect" id="node37" href="../../da/d54/structOptReduceWorker.html#a307629c4aa069ac20fd24607683c8823" title="OptReduceWorker::opt\l_mux_bits" alt="" coords="269,462,421,503"/><area shape="rect" id="node42" href="../../da/d54/structOptReduceWorker.html#aabbb3644a426616bf41ef711581e30e6" title="OptReduceWorker::opt_mux" alt="" coords="254,549,437,576"/><area shape="rect" id="node3" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="977,151,1023,177"/><area shape="rect" id="node4" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1610,281,1675,308"/><area shape="rect" id="node6" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1185,464,1253,491"/><area shape="rect" id="node7" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1167,201,1270,228"/><area shape="rect" id="node8" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1396,467,1455,493"/><area shape="rect" id="node5" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1787,281,1831,308"/><area shape="rect" id="node15" href="../../d1/d01/structRTLIL_1_1Design.html#ac0d72a83fb1f702641e342fda3097552" title="RTLIL::Design::selected\l_module" alt="" coords="487,1006,647,1047"/><area shape="rect" id="node18" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737" title="RTLIL::SigSpec::to\l_sigbit_set" alt="" coords="716,309,847,350"/><area shape="rect" id="node19" href="../../d0/dbf/structSigMap.html#abda94ddd85df7ed34870c155ca4097f7" title="SigMap::clear" alt="" coords="517,93,617,120"/><area shape="rect" id="node20" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a" title="SigSet::find" alt="" coords="523,43,610,69"/><area shape="rect" id="node21" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="495,499,638,525"/><area shape="rect" id="node22" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86" title="log_signal" alt="" coords="527,549,607,576"/><area shape="rect" id="node36" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="499,448,634,475"/><area shape="rect" id="node23" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="696,534,867,575"/><area shape="rect" id="node24" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="935,526,1065,567"/><area shape="rect" id="node25" href="../../d5/d25/namespaceILANG__BACKEND.html#a42e2480bb26bd97dc7bd9b0503af8195" title="ILANG_BACKEND::dump\l_sigchunk" alt="" coords="915,643,1085,685"/><area shape="rect" id="node29" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="933,461,1067,502"/><area shape="rect" id="node30" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="919,709,1081,736"/><area shape="rect" id="node26" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="1133,639,1304,681"/><area shape="rect" id="node28" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="1172,588,1265,615"/><area shape="rect" id="node27" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="1352,610,1499,651"/><area shape="rect" id="node31" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="1145,760,1293,787"/><area shape="rect" id="node32" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="1397,785,1454,812"/><area shape="rect" id="node33" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="1551,735,1734,761"/><area shape="rect" id="node34" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="1566,785,1719,812"/><area shape="rect" id="node35" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="1547,836,1739,863"/><area shape="rect" id="node38" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b" title="RTLIL::SigSpec::append" alt="" coords="485,752,648,779"/><area shape="rect" id="node40" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c" title="RTLIL::Module::connect" alt="" coords="487,600,646,627"/><area shape="rect" id="node41" href="../../d7/d6c/structRTLIL_1_1Module.html#add3e7c1368759c8312b2e729f8ea26ab" title="RTLIL::Module::check" alt="" coords="926,359,1074,385"/><area shape="rect" id="node39" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec" title="RTLIL::SigSpec::packed" alt="" coords="700,659,863,685"/><area shape="rect" id="node43" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a" title="RTLIL::SigSpec::extract" alt="" coords="487,651,646,677"/><area shape="rect" id="node44" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="489,955,645,981"/><area shape="rect" id="node45" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e" title="RTLIL::Module::addWire" alt="" coords="487,803,647,829"/><area shape="rect" id="node46" href="../../d0/dbf/structSigMap.html#a6ed3611c9fddcbbd9013b7e012368118" title="SigMap::add" alt="" coords="520,853,613,880"/><area shape="rect" id="node50" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="489,904,645,931"/><area shape="rect" id="node47" href="../../d0/dbf/structSigMap.html#a9ece31598206f65aa071a1830a0ded54" title="SigMap::register_bit" alt="" coords="713,861,849,888"/><area shape="rect" id="node48" href="../../d0/dbf/structSigMap.html#a39e73745516fad540c4d6d125e012e72" title="SigMap::merge_bit" alt="" coords="717,912,846,939"/><area shape="rect" id="node49" href="../../d0/dbf/structSigMap.html#a17dd8c78694a26df35398565146e3bca" title="SigMap::set_bit" alt="" coords="726,963,837,989"/></map>
</div>
</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="aabbb3644a426616bf41ef711581e30e6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void OptReduceWorker::opt_mux </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td>
          <td class="paramname"><em>cell</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d21/opt__reduce_8cc_source.html#l00101">101</a> of file <a class="el" href="../../d0/d21/opt__reduce_8cc_source.html">opt_reduce.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    {</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a = <a class="code" href="../../da/d54/structOptReduceWorker.html#a3ba7033ed498fbe6a9860e0522d329f4">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>));</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b = <a class="code" href="../../da/d54/structOptReduceWorker.html#a3ba7033ed498fbe6a9860e0522d329f4">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>));</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_s = <a class="code" href="../../da/d54/structOptReduceWorker.html#a3ba7033ed498fbe6a9860e0522d329f4">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\S&quot;</span>));</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> new_sig_b, new_sig_s;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        std::set&lt;RTLIL::SigSpec&gt; handled_sig;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        handled_sig.insert(sig_a);</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; sig_s.size(); i++)</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        {</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> this_b = sig_b.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(i*sig_a.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>(), sig_a.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;            <span class="keywordflow">if</span> (handled_sig.count(this_b) &gt; 0)</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> this_s = sig_s.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(i, 1);</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = i+1; j &lt; sig_s.size(); j++) {</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> that_b = sig_b.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(j*sig_a.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>(), sig_a.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                <span class="keywordflow">if</span> (this_b == that_b)</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                    this_s.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(sig_s.extract(j, 1));</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;            }</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;            <span class="keywordflow">if</span> (this_s.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() &gt; 1)</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;            {</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *reduce_or_cell = <a class="code" href="../../da/d54/structOptReduceWorker.html#a90cf253cc4da2550f6effa3ee5ac3c7c">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, <span class="stringliteral">&quot;$reduce_or&quot;</span>);</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                reduce_or_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>, this_s);</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                reduce_or_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\A_SIGNED&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(0);</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                reduce_or_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\A_WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(this_s.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                reduce_or_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\Y_WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(1);</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *reduce_or_wire = <a class="code" href="../../da/d54/structOptReduceWorker.html#a90cf253cc4da2550f6effa3ee5ac3c7c">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>);</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                this_s = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(reduce_or_wire);</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                reduce_or_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>, this_s);</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;            }</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;            new_sig_b.append(this_b);</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;            new_sig_s.append(this_s);</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;            handled_sig.insert(this_b);</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        }</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        <span class="keywordflow">if</span> (new_sig_s.size() != sig_s.size()) {</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    New ctrl vector for %s cell %s: %s\n&quot;</span>, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(new_sig_s));</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;            <a class="code" href="../../da/d54/structOptReduceWorker.html#a1e83eb76c5958730cf8c8ceef5558ac4">did_something</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;            <a class="code" href="../../da/d54/structOptReduceWorker.html#a1c0891f2084984ff5c94e6b5d0683b8d">total_count</a>++;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        }</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        <span class="keywordflow">if</span> (new_sig_s.size() == 0)</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        {</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;            <a class="code" href="../../da/d54/structOptReduceWorker.html#a90cf253cc4da2550f6effa3ee5ac3c7c">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">connect</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>), cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>)));</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;            <a class="code" href="../../da/d54/structOptReduceWorker.html#a3ba7033ed498fbe6a9860e0522d329f4">assign_map</a>.<a class="code" href="../../d0/dbf/structSigMap.html#a6ed3611c9fddcbbd9013b7e012368118">add</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>), cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>));</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;            <a class="code" href="../../da/d54/structOptReduceWorker.html#a90cf253cc4da2550f6effa3ee5ac3c7c">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">remove</a>(cell);</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        }</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        <span class="keywordflow">else</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        {</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>, new_sig_b);</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\S&quot;</span>, new_sig_s);</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;            <span class="keywordflow">if</span> (new_sig_s.size() &gt; 1) {</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\S_WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(new_sig_s.size());</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;            } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> = <span class="stringliteral">&quot;$mux&quot;</span>;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>.erase(<span class="stringliteral">&quot;\\S_WIDTH&quot;</span>);</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;            }</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        }</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    }</div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="structOptReduceWorker_html_a90cf253cc4da2550f6effa3ee5ac3c7c"><div class="ttname"><a href="../../da/d54/structOptReduceWorker.html#a90cf253cc4da2550f6effa3ee5ac3c7c">OptReduceWorker::module</a></div><div class="ttdeci">RTLIL::Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d21/opt__reduce_8cc_source.html#l00034">opt_reduce.cc:34</a></div></div>
<div class="ttc" id="log_8cc_html_a750cfed6c58b0dae503c2a6762c92a86"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a></div><div class="ttdeci">const char * log_signal(const RTLIL::SigSpec &amp;sig, bool autoint)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00269">log.cc:269</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a3c6d20a76986252f64b42d84ec453d22"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">RTLIL::Cell::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00853">rtlil.h:853</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structOptReduceWorker_html_a3ba7033ed498fbe6a9860e0522d329f4"><div class="ttname"><a href="../../da/d54/structOptReduceWorker.html#a3ba7033ed498fbe6a9860e0522d329f4">OptReduceWorker::assign_map</a></div><div class="ttdeci">SigMap assign_map</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d21/opt__reduce_8cc_source.html#l00035">opt_reduce.cc:35</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a81254dcd78f798f7dfc67085f267e097"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">RTLIL::Cell::type</a></div><div class="ttdeci">RTLIL::IdString type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00854">rtlil.h:854</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="structOptReduceWorker_html_a1e83eb76c5958730cf8c8ceef5558ac4"><div class="ttname"><a href="../../da/d54/structOptReduceWorker.html#a1e83eb76c5958730cf8c8ceef5558ac4">OptReduceWorker::did_something</a></div><div class="ttdeci">bool did_something</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d21/opt__reduce_8cc_source.html#l00038">opt_reduce.cc:38</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00811">rtlil.h:811</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_ab79bcacb14f3fe41c2350cfa6882956c"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">RTLIL::Module::connect</a></div><div class="ttdeci">void connect(const RTLIL::SigSig &amp;conn)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01278">rtlil.cc:1278</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ab7eb467bc49c31774c512f090a372fea"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">RTLIL::Cell::getPort</a></div><div class="ttdeci">const RTLIL::SigSpec &amp; getPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01809">rtlil.cc:1809</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a541a18ce30bd8847261b01e9c6cf884e"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">RTLIL::Module::addWire</a></div><div class="ttdeci">RTLIL::Wire * addWire(RTLIL::IdString name, int width=1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01331">rtlil.cc:1331</a></div></div>
<div class="ttc" id="yosys_8h_html_ac45081711e1b2d334e8efb2a5715c463"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a></div><div class="ttdeci">#define NEW_ID</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00166">yosys.h:166</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a6aa6e393124a0d917c4f1d1a432e4438"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">RTLIL::Module::remove</a></div><div class="ttdeci">void remove(const std::set&lt; RTLIL::Wire * &gt; &amp;wires)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01158">rtlil.cc:1158</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aab47d4484bbd3b94c31f38e38ddec91a"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">RTLIL::SigSpec::extract</a></div><div class="ttdeci">RTLIL::SigSpec extract(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec *other=NULL) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02414">rtlil.cc:2414</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a4c904f5a77c28dc3340b4ecb4b275e9b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">RTLIL::SigSpec::append</a></div><div class="ttdeci">void append(const RTLIL::SigSpec &amp;signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02523">rtlil.cc:2523</a></div></div>
<div class="ttc" id="structSigMap_html_a6ed3611c9fddcbbd9013b7e012368118"><div class="ttname"><a href="../../d0/dbf/structSigMap.html#a6ed3611c9fddcbbd9013b7e012368118">SigMap::add</a></div><div class="ttdeci">void add(RTLIL::SigSpec from, RTLIL::SigSpec to)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00347">sigtools.h:347</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00435">rtlil.h:435</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_ab5cacf2e3a347813fe72208c9ee52b7d"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a></div><div class="ttdeci">std::pair&lt; SigSpec, SigSpec &gt; SigSig</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00071">rtlil.h:71</a></div></div>
<div class="ttc" id="structOptReduceWorker_html_a1c0891f2084984ff5c94e6b5d0683b8d"><div class="ttname"><a href="../../da/d54/structOptReduceWorker.html#a1c0891f2084984ff5c94e6b5d0683b8d">OptReduceWorker::total_count</a></div><div class="ttdeci">int total_count</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d21/opt__reduce_8cc_source.html#l00037">opt_reduce.cc:37</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-2" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-2-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-2-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-2-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../da/d54/structOptReduceWorker_aabbb3644a426616bf41ef711581e30e6_cgraph.png" border="0" usemap="#da/d54/structOptReduceWorker_aabbb3644a426616bf41ef711581e30e6_cgraph" alt=""/></div>
<map name="da/d54/structOptReduceWorker_aabbb3644a426616bf41ef711581e30e6_cgraph" id="da/d54/structOptReduceWorker_aabbb3644a426616bf41ef711581e30e6_cgraph">
<area shape="rect" id="node2" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="250,49,385,76"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a" title="RTLIL::SigSpec::extract" alt="" coords="238,100,397,127"/><area shape="rect" id="node5" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="246,151,389,177"/><area shape="rect" id="node6" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b" title="RTLIL::SigSpec::append" alt="" coords="668,81,831,108"/><area shape="rect" id="node13" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="239,629,395,656"/><area shape="rect" id="node14" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="250,680,385,707"/><area shape="rect" id="node15" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e" title="RTLIL::Module::addWire" alt="" coords="237,731,397,757"/><area shape="rect" id="node16" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="1554,477,1593,504"/><area shape="rect" id="node23" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="895,157,1041,184"/><area shape="rect" id="node24" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86" title="log_signal" alt="" coords="277,452,357,479"/><area shape="rect" id="node36" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c" title="RTLIL::Module::connect" alt="" coords="238,781,397,808"/><area shape="rect" id="node37" href="../../d0/dbf/structSigMap.html#a6ed3611c9fddcbbd9013b7e012368118" title="SigMap::add" alt="" coords="271,579,364,605"/><area shape="rect" id="node41" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="239,832,395,859"/><area shape="rect" id="node4" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737" title="RTLIL::SigSpec::to\l_sigbit_set" alt="" coords="465,93,596,134"/><area shape="rect" id="node7" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec" title="RTLIL::SigSpec::packed" alt="" coords="887,5,1049,32"/><area shape="rect" id="node8" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="894,107,1042,133"/><area shape="rect" id="node9" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="1146,56,1203,83"/><area shape="rect" id="node10" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="1301,56,1483,83"/><area shape="rect" id="node11" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="1315,107,1469,133"/><area shape="rect" id="node12" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="1296,5,1488,32"/><area shape="rect" id="node17" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="1701,444,1747,471"/><area shape="rect" id="node18" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1990,329,2055,356"/><area shape="rect" id="node20" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1855,520,1923,547"/><area shape="rect" id="node21" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1838,444,1941,471"/><area shape="rect" id="node22" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1860,300,1919,327"/><area shape="rect" id="node19" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="2105,329,2149,356"/><area shape="rect" id="node25" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="445,390,616,431"/><area shape="rect" id="node26" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="1659,513,1789,554"/><area shape="rect" id="node27" href="../../d5/d25/namespaceILANG__BACKEND.html#a42e2480bb26bd97dc7bd9b0503af8195" title="ILANG_BACKEND::dump\l_sigchunk" alt="" coords="664,361,835,402"/><area shape="rect" id="node34" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="682,295,817,337"/><area shape="rect" id="node35" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="668,244,831,271"/><area shape="rect" id="node28" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="883,259,1053,301"/><area shape="rect" id="node30" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="921,347,1015,373"/><area shape="rect" id="node29" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="1101,259,1248,301"/><area shape="rect" id="node31" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="1139,376,1211,403"/><area shape="rect" id="node32" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="1353,427,1431,453"/><area shape="rect" id="node33" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="1537,376,1610,403"/><area shape="rect" id="node38" href="../../d0/dbf/structSigMap.html#a9ece31598206f65aa071a1830a0ded54" title="SigMap::register_bit" alt="" coords="463,680,599,707"/><area shape="rect" id="node39" href="../../d0/dbf/structSigMap.html#a39e73745516fad540c4d6d125e012e72" title="SigMap::merge_bit" alt="" coords="466,731,595,757"/><area shape="rect" id="node40" href="../../d0/dbf/structSigMap.html#a17dd8c78694a26df35398565146e3bca" title="SigMap::set_bit" alt="" coords="475,629,586,656"/></map>
</div>
</p>

<p><div id="dynsection-3" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-3-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-3-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-3-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../da/d54/structOptReduceWorker_aabbb3644a426616bf41ef711581e30e6_icgraph.png" border="0" usemap="#da/d54/structOptReduceWorker_aabbb3644a426616bf41ef711581e30e6_icgraph" alt=""/></div>
<map name="da/d54/structOptReduceWorker_aabbb3644a426616bf41ef711581e30e6_icgraph" id="da/d54/structOptReduceWorker_aabbb3644a426616bf41ef711581e30e6_icgraph">
<area shape="rect" id="node2" href="../../da/d54/structOptReduceWorker.html#a0fd2443f2a32f6c0b71fc5ac115d8afd" title="OptReduceWorker::OptReduce\lWorker" alt="" coords="238,5,437,46"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a307629c4aa069ac20fd24607683c8823"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void OptReduceWorker::opt_mux_bits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td>
          <td class="paramname"><em>cell</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d21/opt__reduce_8cc_source.html#l00167">167</a> of file <a class="el" href="../../d0/d21/opt__reduce_8cc_source.html">opt_reduce.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    {</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        std::vector&lt;RTLIL::SigBit&gt; sig_a = <a class="code" href="../../da/d54/structOptReduceWorker.html#a3ba7033ed498fbe6a9860e0522d329f4">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>)).to_sigbit_vector();</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        std::vector&lt;RTLIL::SigBit&gt; sig_b = <a class="code" href="../../da/d54/structOptReduceWorker.html#a3ba7033ed498fbe6a9860e0522d329f4">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>)).to_sigbit_vector();</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        std::vector&lt;RTLIL::SigBit&gt; sig_y = <a class="code" href="../../da/d54/structOptReduceWorker.html#a3ba7033ed498fbe6a9860e0522d329f4">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>)).to_sigbit_vector();</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        std::vector&lt;RTLIL::SigBit&gt; new_sig_y;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        <a class="code" href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a> old_sig_conn;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        std::vector&lt;std::vector&lt;RTLIL::SigBit&gt;&gt; consolidated_in_tuples;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        std::map&lt;std::vector&lt;RTLIL::SigBit&gt;, <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&gt; consolidated_in_tuples_map;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; int(sig_y.size()); i++)</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        {</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;            std::vector&lt;RTLIL::SigBit&gt; in_tuple;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;            <span class="keywordtype">bool</span> all_tuple_bits_same = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;            in_tuple.push_back(sig_a.at(i));</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = i; j &lt; int(sig_b.size()); j += int(sig_a.size())) {</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                <span class="keywordflow">if</span> (sig_b.at(j) != sig_a.at(i))</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                    all_tuple_bits_same = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                in_tuple.push_back(sig_b.at(j));</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;            }</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;            <span class="keywordflow">if</span> (all_tuple_bits_same)</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;            {</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                old_sig_conn.first.append_bit(sig_y.at(i));</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                old_sig_conn.second.append_bit(sig_a.at(i));</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;            }</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (consolidated_in_tuples_map.count(in_tuple))</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;            {</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                old_sig_conn.first.append_bit(sig_y.at(i));</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                old_sig_conn.second.append_bit(consolidated_in_tuples_map.at(in_tuple));</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;            }</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;            {</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                consolidated_in_tuples_map[in_tuple] = sig_y.at(i);</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                consolidated_in_tuples.push_back(in_tuple);</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                new_sig_y.push_back(sig_y.at(i));</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;            }</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        }</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        <span class="keywordflow">if</span> (new_sig_y.size() != sig_y.size())</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        {</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    Consolidated identical input bits for %s cell %s:\n&quot;</span>, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;      Old ports: A=%s, B=%s, Y=%s\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>)),</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>)), <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>)));</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>());</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;in_tuple : consolidated_in_tuples) {</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> new_a = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>);</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                new_a.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(in_tuple.at(0));</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>, new_a);</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;            }</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>());</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 1; i &lt;= cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\S&quot;</span>).<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>(); i++)</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;in_tuple : consolidated_in_tuples) {</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> new_b = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>);</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                    new_b.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(in_tuple.at(i));</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>, new_b);</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                }</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(new_sig_y.size());</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>, new_sig_y);</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;      New ports: A=%s, B=%s, Y=%s\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>)),</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>)), <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>)));</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;      New connections: %s = %s\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(old_sig_conn.first), <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(old_sig_conn.second));</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;            <a class="code" href="../../da/d54/structOptReduceWorker.html#a90cf253cc4da2550f6effa3ee5ac3c7c">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">connect</a>(old_sig_conn);</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;            <a class="code" href="../../da/d54/structOptReduceWorker.html#a90cf253cc4da2550f6effa3ee5ac3c7c">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#add3e7c1368759c8312b2e729f8ea26ab">check</a>();</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;            <a class="code" href="../../da/d54/structOptReduceWorker.html#a1e83eb76c5958730cf8c8ceef5558ac4">did_something</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;            <a class="code" href="../../da/d54/structOptReduceWorker.html#a1c0891f2084984ff5c94e6b5d0683b8d">total_count</a>++;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        }</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    }</div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigBit_html"><div class="ttname"><a href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00905">rtlil.h:905</a></div></div>
<div class="ttc" id="structOptReduceWorker_html_a90cf253cc4da2550f6effa3ee5ac3c7c"><div class="ttname"><a href="../../da/d54/structOptReduceWorker.html#a90cf253cc4da2550f6effa3ee5ac3c7c">OptReduceWorker::module</a></div><div class="ttdeci">RTLIL::Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d21/opt__reduce_8cc_source.html#l00034">opt_reduce.cc:34</a></div></div>
<div class="ttc" id="log_8cc_html_a750cfed6c58b0dae503c2a6762c92a86"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a></div><div class="ttdeci">const char * log_signal(const RTLIL::SigSpec &amp;sig, bool autoint)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00269">log.cc:269</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a3c6d20a76986252f64b42d84ec453d22"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">RTLIL::Cell::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00853">rtlil.h:853</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structOptReduceWorker_html_a3ba7033ed498fbe6a9860e0522d329f4"><div class="ttname"><a href="../../da/d54/structOptReduceWorker.html#a3ba7033ed498fbe6a9860e0522d329f4">OptReduceWorker::assign_map</a></div><div class="ttdeci">SigMap assign_map</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d21/opt__reduce_8cc_source.html#l00035">opt_reduce.cc:35</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a81254dcd78f798f7dfc67085f267e097"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">RTLIL::Cell::type</a></div><div class="ttdeci">RTLIL::IdString type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00854">rtlil.h:854</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="structOptReduceWorker_html_a1e83eb76c5958730cf8c8ceef5558ac4"><div class="ttname"><a href="../../da/d54/structOptReduceWorker.html#a1e83eb76c5958730cf8c8ceef5558ac4">OptReduceWorker::did_something</a></div><div class="ttdeci">bool did_something</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d21/opt__reduce_8cc_source.html#l00038">opt_reduce.cc:38</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_add3e7c1368759c8312b2e729f8ea26ab"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#add3e7c1368759c8312b2e729f8ea26ab">RTLIL::Module::check</a></div><div class="ttdeci">virtual void check()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00948">rtlil.cc:948</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_ab79bcacb14f3fe41c2350cfa6882956c"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">RTLIL::Module::connect</a></div><div class="ttdeci">void connect(const RTLIL::SigSig &amp;conn)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01278">rtlil.cc:1278</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ab7eb467bc49c31774c512f090a372fea"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">RTLIL::Cell::getPort</a></div><div class="ttdeci">const RTLIL::SigSpec &amp; getPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01809">rtlil.cc:1809</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a4c904f5a77c28dc3340b4ecb4b275e9b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">RTLIL::SigSpec::append</a></div><div class="ttdeci">void append(const RTLIL::SigSpec &amp;signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02523">rtlil.cc:2523</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00435">rtlil.h:435</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_ab5cacf2e3a347813fe72208c9ee52b7d"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a></div><div class="ttdeci">std::pair&lt; SigSpec, SigSpec &gt; SigSig</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00071">rtlil.h:71</a></div></div>
<div class="ttc" id="structOptReduceWorker_html_a1c0891f2084984ff5c94e6b5d0683b8d"><div class="ttname"><a href="../../da/d54/structOptReduceWorker.html#a1c0891f2084984ff5c94e6b5d0683b8d">OptReduceWorker::total_count</a></div><div class="ttdeci">int total_count</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d21/opt__reduce_8cc_source.html#l00037">opt_reduce.cc:37</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-4" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-4-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-4-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-4-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../da/d54/structOptReduceWorker_a307629c4aa069ac20fd24607683c8823_cgraph.png" border="0" usemap="#da/d54/structOptReduceWorker_a307629c4aa069ac20fd24607683c8823_cgraph" alt=""/></div>
<map name="da/d54/structOptReduceWorker_a307629c4aa069ac20fd24607683c8823_cgraph" id="da/d54/structOptReduceWorker_a307629c4aa069ac20fd24607683c8823_cgraph">
<area shape="rect" id="node2" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="218,5,353,32"/><area shape="rect" id="node3" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="1522,208,1561,235"/><area shape="rect" id="node10" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="863,259,1009,285"/><area shape="rect" id="node11" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86" title="log_signal" alt="" coords="245,309,325,336"/><area shape="rect" id="node28" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="218,259,353,285"/><area shape="rect" id="node29" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b" title="RTLIL::SigSpec::append" alt="" coords="636,629,799,656"/><area shape="rect" id="node31" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="214,360,357,387"/><area shape="rect" id="node32" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c" title="RTLIL::Module::connect" alt="" coords="206,411,365,437"/><area shape="rect" id="node33" href="../../d7/d6c/structRTLIL_1_1Module.html#add3e7c1368759c8312b2e729f8ea26ab" title="RTLIL::Module::check" alt="" coords="425,56,573,83"/><area shape="rect" id="node4" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="1669,237,1715,264"/><area shape="rect" id="node5" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1958,299,2023,325"/><area shape="rect" id="node7" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1823,157,1891,184"/><area shape="rect" id="node8" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1806,288,1909,315"/><area shape="rect" id="node9" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1828,393,1887,420"/><area shape="rect" id="node6" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="2073,299,2117,325"/><area shape="rect" id="node12" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="413,323,584,365"/><area shape="rect" id="node13" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="1627,150,1757,191"/><area shape="rect" id="node14" href="../../d5/d25/namespaceILANG__BACKEND.html#a42e2480bb26bd97dc7bd9b0503af8195" title="ILANG_BACKEND::dump\l_sigchunk" alt="" coords="632,343,803,385"/><area shape="rect" id="node21" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="650,278,785,319"/><area shape="rect" id="node22" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="636,579,799,605"/><area shape="rect" id="node15" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="851,361,1021,402"/><area shape="rect" id="node17" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="889,309,983,336"/><area shape="rect" id="node16" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="1069,361,1216,402"/><area shape="rect" id="node18" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="1107,259,1179,285"/><area shape="rect" id="node19" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="1321,259,1399,285"/><area shape="rect" id="node20" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="1505,309,1578,336"/><area shape="rect" id="node23" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="862,579,1010,605"/><area shape="rect" id="node24" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="1114,629,1171,656"/><area shape="rect" id="node25" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="1269,579,1451,605"/><area shape="rect" id="node26" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="1283,629,1437,656"/><area shape="rect" id="node27" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="1264,680,1456,707"/><area shape="rect" id="node30" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec" title="RTLIL::SigSpec::packed" alt="" coords="855,680,1017,707"/></map>
</div>
</p>

<p><div id="dynsection-5" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-5-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-5-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-5-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../da/d54/structOptReduceWorker_a307629c4aa069ac20fd24607683c8823_icgraph.png" border="0" usemap="#da/d54/structOptReduceWorker_a307629c4aa069ac20fd24607683c8823_icgraph" alt=""/></div>
<map name="da/d54/structOptReduceWorker_a307629c4aa069ac20fd24607683c8823_icgraph" id="da/d54/structOptReduceWorker_a307629c4aa069ac20fd24607683c8823_icgraph">
<area shape="rect" id="node2" href="../../da/d54/structOptReduceWorker.html#a0fd2443f2a32f6c0b71fc5ac115d8afd" title="OptReduceWorker::OptReduce\lWorker" alt="" coords="206,5,405,46"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aa29c37cf5c51da15ce848ec48d934698"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void OptReduceWorker::opt_reduce </td>
          <td>(</td>
          <td class="paramtype">std::set&lt; <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>cells</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d2/de4/structSigSet.html">SigSet</a>&lt; <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>drivers</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td>
          <td class="paramname"><em>cell</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d21/opt__reduce_8cc_source.html#l00040">40</a> of file <a class="el" href="../../d0/d21/opt__reduce_8cc_source.html">opt_reduce.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    {</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        <span class="keywordflow">if</span> (cells.count(cell) == 0)</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;            <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        cells.erase(cell);</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a = <a class="code" href="../../da/d54/structOptReduceWorker.html#a3ba7033ed498fbe6a9860e0522d329f4">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>));</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        std::set&lt;RTLIL::SigBit&gt; new_sig_a_bits;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : sig_a.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737">to_sigbit_set</a>())</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        {</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;            <span class="keywordflow">if</span> (bit == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::State::S0</a>) {</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$reduce_and&quot;</span>) {</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                    new_sig_a_bits.<a class="code" href="../../d0/dbf/structSigMap.html#abda94ddd85df7ed34870c155ca4097f7">clear</a>();</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                    new_sig_a_bits.insert(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::State::S0</a>);</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                }</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;            }</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;            <span class="keywordflow">if</span> (bit == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::State::S1</a>) {</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$reduce_or&quot;</span>) {</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                    new_sig_a_bits.clear();</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                    new_sig_a_bits.insert(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::State::S1</a>);</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                }</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;            }</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;            <span class="keywordflow">if</span> (bit.wire == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>) {</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                new_sig_a_bits.insert(bit);</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;            }</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;            <span class="keywordtype">bool</span> imported_children = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> child_cell : drivers.<a class="code" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a">find</a>(bit)) {</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                <span class="keywordflow">if</span> (child_cell-&gt;type == cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>) {</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                    <a class="code" href="../../da/d54/structOptReduceWorker.html#aa29c37cf5c51da15ce848ec48d934698">opt_reduce</a>(cells, drivers, child_cell);</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                    <span class="keywordflow">if</span> (child_cell-&gt;getPort(<span class="stringliteral">&quot;\\Y&quot;</span>)[0] == bit) {</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                        std::set&lt;RTLIL::SigBit&gt; child_sig_a_bits = <a class="code" href="../../da/d54/structOptReduceWorker.html#a3ba7033ed498fbe6a9860e0522d329f4">assign_map</a>(child_cell-&gt;getPort(<span class="stringliteral">&quot;\\A&quot;</span>)).to_sigbit_set();</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                        new_sig_a_bits.insert(child_sig_a_bits.begin(), child_sig_a_bits.end());</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                    } <span class="keywordflow">else</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                        new_sig_a_bits.insert(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::State::S0</a>);</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                    imported_children = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                }</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;            }</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;            <span class="keywordflow">if</span> (!imported_children)</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                new_sig_a_bits.insert(bit);</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        }</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> new_sig_a(new_sig_a_bits);</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        <span class="keywordflow">if</span> (new_sig_a != sig_a || sig_a.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() != cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>).<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>()) {</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    New input vector for %s cell %s: %s\n&quot;</span>, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(new_sig_a));</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;            <a class="code" href="../../da/d54/structOptReduceWorker.html#a1e83eb76c5958730cf8c8ceef5558ac4">did_something</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;            <a class="code" href="../../da/d54/structOptReduceWorker.html#a1c0891f2084984ff5c94e6b5d0683b8d">total_count</a>++;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        }</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>, new_sig_a);</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\A_WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(new_sig_a.size());</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    }</div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00030">rtlil.h:30</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a5dc7b683a05092e03e524ec50395b737"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737">RTLIL::SigSpec::to_sigbit_set</a></div><div class="ttdeci">std::set&lt; RTLIL::SigBit &gt; to_sigbit_set() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02909">rtlil.cc:2909</a></div></div>
<div class="ttc" id="log_8cc_html_a750cfed6c58b0dae503c2a6762c92a86"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a></div><div class="ttdeci">const char * log_signal(const RTLIL::SigSpec &amp;sig, bool autoint)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00269">log.cc:269</a></div></div>
<div class="ttc" id="structSigMap_html_abda94ddd85df7ed34870c155ca4097f7"><div class="ttname"><a href="../../d0/dbf/structSigMap.html#abda94ddd85df7ed34870c155ca4097f7">SigMap::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00263">sigtools.h:263</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a3c6d20a76986252f64b42d84ec453d22"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">RTLIL::Cell::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00853">rtlil.h:853</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structOptReduceWorker_html_a3ba7033ed498fbe6a9860e0522d329f4"><div class="ttname"><a href="../../da/d54/structOptReduceWorker.html#a3ba7033ed498fbe6a9860e0522d329f4">OptReduceWorker::assign_map</a></div><div class="ttdeci">SigMap assign_map</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d21/opt__reduce_8cc_source.html#l00035">opt_reduce.cc:35</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a81254dcd78f798f7dfc67085f267e097"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">RTLIL::Cell::type</a></div><div class="ttdeci">RTLIL::IdString type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00854">rtlil.h:854</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="structOptReduceWorker_html_a1e83eb76c5958730cf8c8ceef5558ac4"><div class="ttname"><a href="../../da/d54/structOptReduceWorker.html#a1e83eb76c5958730cf8c8ceef5558ac4">OptReduceWorker::did_something</a></div><div class="ttdeci">bool did_something</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d21/opt__reduce_8cc_source.html#l00038">opt_reduce.cc:38</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00031">rtlil.h:31</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ab7eb467bc49c31774c512f090a372fea"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">RTLIL::Cell::getPort</a></div><div class="ttdeci">const RTLIL::SigSpec &amp; getPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01809">rtlil.cc:1809</a></div></div>
<div class="ttc" id="structOptReduceWorker_html_aa29c37cf5c51da15ce848ec48d934698"><div class="ttname"><a href="../../da/d54/structOptReduceWorker.html#aa29c37cf5c51da15ce848ec48d934698">OptReduceWorker::opt_reduce</a></div><div class="ttdeci">void opt_reduce(std::set&lt; RTLIL::Cell * &gt; &amp;cells, SigSet&lt; RTLIL::Cell * &gt; &amp;drivers, RTLIL::Cell *cell)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d21/opt__reduce_8cc_source.html#l00040">opt_reduce.cc:40</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00435">rtlil.h:435</a></div></div>
<div class="ttc" id="structOptReduceWorker_html_a1c0891f2084984ff5c94e6b5d0683b8d"><div class="ttname"><a href="../../da/d54/structOptReduceWorker.html#a1c0891f2084984ff5c94e6b5d0683b8d">OptReduceWorker::total_count</a></div><div class="ttdeci">int total_count</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d21/opt__reduce_8cc_source.html#l00037">opt_reduce.cc:37</a></div></div>
<div class="ttc" id="structSigSet_html_a0854696d26b940fb3420cacfbfa51b7a"><div class="ttname"><a href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a">SigSet::find</a></div><div class="ttdeci">void find(RTLIL::SigSpec sig, std::set&lt; T &gt; &amp;result)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00187">sigtools.h:187</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-6" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-6-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-6-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-6-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../da/d54/structOptReduceWorker_aa29c37cf5c51da15ce848ec48d934698_cgraph.png" border="0" usemap="#da/d54/structOptReduceWorker_aa29c37cf5c51da15ce848ec48d934698_cgraph" alt=""/></div>
<map name="da/d54/structOptReduceWorker_aa29c37cf5c51da15ce848ec48d934698_cgraph" id="da/d54/structOptReduceWorker_aa29c37cf5c51da15ce848ec48d934698_cgraph">
<area shape="rect" id="node2" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="210,72,345,99"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737" title="RTLIL::SigSpec::to\l_sigbit_set" alt="" coords="212,123,343,165"/><area shape="rect" id="node4" href="../../d0/dbf/structSigMap.html#abda94ddd85df7ed34870c155ca4097f7" title="SigMap::clear" alt="" coords="227,189,327,216"/><area shape="rect" id="node5" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a" title="SigSet::find" alt="" coords="234,240,321,267"/><area shape="rect" id="node6" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="206,291,349,317"/><area shape="rect" id="node7" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="1506,493,1545,520"/><area shape="rect" id="node14" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="847,392,993,419"/><area shape="rect" id="node15" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86" title="log_signal" alt="" coords="237,341,317,368"/><area shape="rect" id="node32" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="210,544,345,571"/><area shape="rect" id="node8" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="1653,464,1699,491"/><area shape="rect" id="node9" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1942,347,2007,373"/><area shape="rect" id="node11" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1807,524,1875,551"/><area shape="rect" id="node12" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1790,464,1893,491"/><area shape="rect" id="node13" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1812,308,1871,335"/><area shape="rect" id="node10" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="2057,347,2101,373"/><area shape="rect" id="node16" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="397,221,568,262"/><area shape="rect" id="node17" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="1611,526,1741,567"/><area shape="rect" id="node18" href="../../d5/d25/namespaceILANG__BACKEND.html#a42e2480bb26bd97dc7bd9b0503af8195" title="ILANG_BACKEND::dump\l_sigchunk" alt="" coords="616,275,787,317"/><area shape="rect" id="node25" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="634,107,769,149"/><area shape="rect" id="node26" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="620,56,783,83"/><area shape="rect" id="node19" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="835,275,1005,317"/><area shape="rect" id="node21" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="873,341,967,368"/><area shape="rect" id="node20" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="1053,326,1200,367"/><area shape="rect" id="node22" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="1091,443,1163,469"/><area shape="rect" id="node23" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="1305,443,1383,469"/><area shape="rect" id="node24" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="1489,392,1562,419"/><area shape="rect" id="node27" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="846,56,994,83"/><area shape="rect" id="node28" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="1098,56,1155,83"/><area shape="rect" id="node29" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="1253,56,1435,83"/><area shape="rect" id="node30" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="1267,107,1421,133"/><area shape="rect" id="node31" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="1248,5,1440,32"/></map>
</div>
</p>

<p><div id="dynsection-7" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-7-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-7-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-7-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../da/d54/structOptReduceWorker_aa29c37cf5c51da15ce848ec48d934698_icgraph.png" border="0" usemap="#da/d54/structOptReduceWorker_aa29c37cf5c51da15ce848ec48d934698_icgraph" alt=""/></div>
<map name="da/d54/structOptReduceWorker_aa29c37cf5c51da15ce848ec48d934698_icgraph" id="da/d54/structOptReduceWorker_aa29c37cf5c51da15ce848ec48d934698_icgraph">
<area shape="rect" id="node2" href="../../da/d54/structOptReduceWorker.html#a0fd2443f2a32f6c0b71fc5ac115d8afd" title="OptReduceWorker::OptReduce\lWorker" alt="" coords="206,5,405,46"/></map>
</div>
</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a3ba7033ed498fbe6a9860e0522d329f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/dbf/structSigMap.html">SigMap</a> OptReduceWorker::assign_map</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d21/opt__reduce_8cc_source.html#l00035">35</a> of file <a class="el" href="../../d0/d21/opt__reduce_8cc_source.html">opt_reduce.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a02780f2546f92658a5d864b1a270a586"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a>* OptReduceWorker::design</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d21/opt__reduce_8cc_source.html#l00033">33</a> of file <a class="el" href="../../d0/d21/opt__reduce_8cc_source.html">opt_reduce.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a1e83eb76c5958730cf8c8ceef5558ac4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool OptReduceWorker::did_something</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d21/opt__reduce_8cc_source.html#l00038">38</a> of file <a class="el" href="../../d0/d21/opt__reduce_8cc_source.html">opt_reduce.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a90cf253cc4da2550f6effa3ee5ac3c7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a>* OptReduceWorker::module</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d21/opt__reduce_8cc_source.html#l00034">34</a> of file <a class="el" href="../../d0/d21/opt__reduce_8cc_source.html">opt_reduce.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a1c0891f2084984ff5c94e6b5d0683b8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int OptReduceWorker::total_count</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d0/d21/opt__reduce_8cc_source.html#l00037">37</a> of file <a class="el" href="../../d0/d21/opt__reduce_8cc_source.html">opt_reduce.cc</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="../../d0/d21/opt__reduce_8cc_source.html">opt_reduce.cc</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../da/d54/structOptReduceWorker.html">OptReduceWorker</a></li>
    <li class="footer">Generated on Tue Dec 16 2014 13:37:19 for yosys-master by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
