<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/spartan-3an-vga.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/dcm.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/dcm.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/dcm_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/ipcore_dir/dcm.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/xaw2verilog.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1415981159" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1415981159">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416637292" xil_pn:in_ck="-660878420473988672" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1416637292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.v"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/serial.v"/>
    </transform>
    <transform xil_pn:end_ts="1416637298" xil_pn:in_ck="-7186897585538331039" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4435221986039720433" xil_pn:start_ts="1416637298">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415981182" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8256387847263934089" xil_pn:start_ts="1415981182">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415981182" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7528271012198199985" xil_pn:start_ts="1415981182">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416637298" xil_pn:in_ck="-660878420473988672" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1416637298">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.v"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/serial.v"/>
    </transform>
    <transform xil_pn:end_ts="1416637302" xil_pn:in_ck="-660878420473988672" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6960081623814044869" xil_pn:start_ts="1416637298">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/fuse.log"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/isim"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_beh.prj"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_isim_beh.exe"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1416638172" xil_pn:in_ck="-1745432967564450809" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7154821295932750242" xil_pn:start_ts="1416638172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/isim.cmd"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/isim.log"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1416474664" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1416474664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416474664" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-926272928388005833" xil_pn:start_ts="1416474664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416474664" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7528271012198199985" xil_pn:start_ts="1416474664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416474664" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1416474664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416637008" xil_pn:in_ck="-7186897585538331039" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4435221986039720433" xil_pn:start_ts="1416637008">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416474664" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="9102341965431189672" xil_pn:start_ts="1416474664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416474664" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2132507485104803589" xil_pn:start_ts="1416474664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416637063" xil_pn:in_ck="-660878420473988672" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-7505786632026025330" xil_pn:start_ts="1416637029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.lso"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.ngc"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.ngr"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.prj"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.stx"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.syr"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.xst"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_beh.prj"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_stx_beh.prj"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_xst.xrpt"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/webtalk_pn.xml"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/xst"/>
    </transform>
    <transform xil_pn:end_ts="1416474760" xil_pn:in_ck="176988407782223172" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981279186446906" xil_pn:start_ts="1416474760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416474790" xil_pn:in_ck="1160807212169331330" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6071492219206232830" xil_pn:start_ts="1416474760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/_ngo"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.bld"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.ngd"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1416474810" xil_pn:in_ck="1211349318683058147" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="570889668722473129" xil_pn:start_ts="1416474790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.pcf"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_map.map"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_map.mrp"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_map.ncd"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_map.ngm"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_map.xrpt"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_summary.xml"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1416474860" xil_pn:in_ck="-2897590652714720420" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-8699727321066641134" xil_pn:start_ts="1416474810">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.ncd"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.pad"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.par"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.ptwx"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.unroutes"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.xpi"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_pad.csv"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_pad.txt"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1416474883" xil_pn:in_ck="176988407782215547" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="8242823369169169445" xil_pn:start_ts="1416474860">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.bgn"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.bit"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.drc"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.ut"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/webtalk.log"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1416483689" xil_pn:in_ck="176988407782202693" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-8748276443064460628" xil_pn:start_ts="1416483687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1416474860" xil_pn:in_ck="-5460208741128881697" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1416474852">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.twr"/>
      <outfile xil_pn:name="/media/psf/Home/Develop/spartan-3an-vga/program.twx"/>
    </transform>
  </transforms>

</generated_project>
