{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764330435922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764330435923 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 28 12:47:15 2025 " "Processing started: Fri Nov 28 12:47:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764330435923 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764330435923 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off funct_gen -c funct_gen " "Command: quartus_eda --read_settings_files=off --write_settings_files=off funct_gen -c funct_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764330435923 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764330437839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764330437839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 28 12:47:17 2025 " "Processing started: Fri Nov 28 12:47:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764330437839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764330437839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl funct_gen funct_gen --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (VHDL)\" --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Command: quartus_eda -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl funct_gen funct_gen --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (VHDL)\" --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764330437839 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "funct_gen funct_gen --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (VHDL)\} --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Quartus(args): funct_gen funct_gen --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (VHDL)\} --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1764330437839 ""}
{ "Info" "0" "" "Info: Quartus II has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: Quartus II has detected Verilog design -- Verilog simulation models will be used" 0 0 "Quartus II" 0 0 1764330438173 ""}
{ "Warning" "0" "" "Warning: File funct_gen_run_msim_rtl_verilog.do already exists - backing up current file as funct_gen_run_msim_rtl_verilog.do.bak2" {  } {  } 0 0 "Warning: File funct_gen_run_msim_rtl_verilog.do already exists - backing up current file as funct_gen_run_msim_rtl_verilog.do.bak2" 0 0 "Quartus II" 0 0 1764330438218 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1 test with VGA DAC/simulation/modelsim/funct_gen_run_msim_rtl_verilog.do" {  } { { "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1 test with VGA DAC/simulation/modelsim/funct_gen_run_msim_rtl_verilog.do" "0" { Text "C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1 test with VGA DAC/simulation/modelsim/funct_gen_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1 test with VGA DAC/simulation/modelsim/funct_gen_run_msim_rtl_verilog.do" 0 0 "Quartus II" 0 0 1764330438270 ""}
{ "Info" "0" "" "Info: tool command file generation was successful" {  } {  } 0 0 "Info: tool command file generation was successful" 0 0 "Quartus II" 0 0 1764330438270 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Quartus II" 0 -1 1764330438271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4472 " "Peak virtual memory: 4472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764330438271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 28 12:47:18 2025 " "Processing ended: Fri Nov 28 12:47:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764330438271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764330438271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764330438271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764330438271 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "funct_gen.vho\", \"funct_gen_fast.vho funct_gen_vhd.sdo funct_gen_vhd_fast.sdo C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1 test with VGA DAC/simulation/modelsim/ simulation " "Generated files \"funct_gen.vho\", \"funct_gen_fast.vho\", \"funct_gen_vhd.sdo\" and \"funct_gen_vhd_fast.sdo\" in directory \"C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1 test with VGA DAC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1764330438935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764330439030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 28 12:47:19 2025 " "Processing ended: Fri Nov 28 12:47:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764330439030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764330439030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764330439030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764330439030 ""}
