Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Feb  9 18:03:19 2025
| Host         : TABLET-OCD01L8V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file interconnection16_4_onboard_timing_summary_routed.rpt -pb interconnection16_4_onboard_timing_summary_routed.pb -rpx interconnection16_4_onboard_timing_summary_routed.rpx -warn_on_violation
| Design       : interconnection16_4_onboard
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   36          inf        0.000                      0                   36        4.500        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     4.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y68     cu/input_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y68     cu/input_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y68     cu/input_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y68     cu/input_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y68     cu/input_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y68     cu/input_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y68     cu/input_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y68     cu/input_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67     cu/input_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68     cu/input_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68     cu/input_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     cu/input_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     cu/input_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     cu/input_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     cu/input_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     cu/input_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     cu/input_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     cu/input_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     cu/input_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68     cu/input_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68     cu/input_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     cu/input_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     cu/input_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     cu/input_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     cu/input_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     cu/input_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     cu/input_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     cu/input_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     cu/input_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW_SEL[2]
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.697ns  (logic 5.919ns (55.334%)  route 4.778ns (44.666%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW_SEL[2] (IN)
                         net (fo=0)                   0.000     0.000    SW_SEL[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  SW_SEL_IBUF[2]_inst/O
                         net (fo=4, routed)           2.018     3.503    cu/SW_SEL_IBUF[2]
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.124     3.627 r  cu/LED_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.000     3.627    cu/LED_OBUF[15]_inst_i_4_n_0
    SLICE_X0Y68          MUXF7 (Prop_muxf7_I0_O)      0.212     3.839 r  cu/LED_OBUF[15]_inst_i_2/O
                         net (fo=4, routed)           0.837     4.676    cu/LED_OBUF[15]_inst_i_2_n_0
    SLICE_X0Y67          LUT5 (Prop_lut5_I1_O)        0.327     5.003 r  cu/LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.923     6.926    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.771    10.697 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.697    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_SEL[2]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.467ns  (logic 5.674ns (54.211%)  route 4.793ns (45.789%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW_SEL[2] (IN)
                         net (fo=0)                   0.000     0.000    SW_SEL[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  SW_SEL_IBUF[2]_inst/O
                         net (fo=4, routed)           2.018     3.503    cu/SW_SEL_IBUF[2]
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.124     3.627 r  cu/LED_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.000     3.627    cu/LED_OBUF[15]_inst_i_4_n_0
    SLICE_X0Y68          MUXF7 (Prop_muxf7_I0_O)      0.212     3.839 r  cu/LED_OBUF[15]_inst_i_2/O
                         net (fo=4, routed)           0.837     4.676    cu/LED_OBUF[15]_inst_i_2_n_0
    SLICE_X0Y67          LUT5 (Prop_lut5_I1_O)        0.299     4.975 r  cu/LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.938     6.913    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    10.467 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.467    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_SEL[2]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.426ns  (logic 5.908ns (56.663%)  route 4.518ns (43.337%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW_SEL[2] (IN)
                         net (fo=0)                   0.000     0.000    SW_SEL[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  SW_SEL_IBUF[2]_inst/O
                         net (fo=4, routed)           2.018     3.503    cu/SW_SEL_IBUF[2]
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.124     3.627 r  cu/LED_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.000     3.627    cu/LED_OBUF[15]_inst_i_4_n_0
    SLICE_X0Y68          MUXF7 (Prop_muxf7_I0_O)      0.212     3.839 r  cu/LED_OBUF[15]_inst_i_2/O
                         net (fo=4, routed)           0.830     4.669    cu/LED_OBUF[15]_inst_i_2_n_0
    SLICE_X0Y67          LUT5 (Prop_lut5_I1_O)        0.327     4.996 r  cu/LED_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.671     6.667    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.760    10.426 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.426    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_SEL[2]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.398ns  (logic 5.690ns (54.725%)  route 4.708ns (45.275%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW_SEL[2] (IN)
                         net (fo=0)                   0.000     0.000    SW_SEL[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  SW_SEL_IBUF[2]_inst/O
                         net (fo=4, routed)           2.018     3.503    cu/SW_SEL_IBUF[2]
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.124     3.627 r  cu/LED_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.000     3.627    cu/LED_OBUF[15]_inst_i_4_n_0
    SLICE_X0Y68          MUXF7 (Prop_muxf7_I0_O)      0.212     3.839 r  cu/LED_OBUF[15]_inst_i_2/O
                         net (fo=4, routed)           0.830     4.669    cu/LED_OBUF[15]_inst_i_2_n_0
    SLICE_X0Y67          LUT5 (Prop_lut5_I1_O)        0.299     4.968 r  cu/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.860     6.828    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    10.398 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.398    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW_SEL[4]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.629ns (65.420%)  route 0.861ns (34.580%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW_SEL[4] (IN)
                         net (fo=0)                   0.000     0.000    SW_SEL[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_SEL_IBUF[4]_inst/O
                         net (fo=4, routed)           0.524     0.784    cu/SW_SEL_IBUF[4]
    SLICE_X0Y67          LUT5 (Prop_lut5_I2_O)        0.049     0.833 r  cu/LED_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.337     1.170    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.319     2.490 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.490    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_SEL[4]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.523ns  (logic 1.576ns (62.460%)  route 0.947ns (37.540%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW_SEL[4] (IN)
                         net (fo=0)                   0.000     0.000    SW_SEL[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_SEL_IBUF[4]_inst/O
                         net (fo=4, routed)           0.524     0.784    cu/SW_SEL_IBUF[4]
    SLICE_X0Y67          LUT5 (Prop_lut5_I2_O)        0.045     0.829 r  cu/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.423     1.253    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     2.523 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.523    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_SEL[4]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.536ns  (logic 1.560ns (61.515%)  route 0.976ns (38.485%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW_SEL[4] (IN)
                         net (fo=0)                   0.000     0.000    SW_SEL[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_SEL_IBUF[4]_inst/O
                         net (fo=4, routed)           0.523     0.783    cu/SW_SEL_IBUF[4]
    SLICE_X0Y67          LUT5 (Prop_lut5_I2_O)        0.045     0.828 r  cu/LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.453     1.281    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     2.536 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.536    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_SEL[4]
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.608ns  (logic 1.640ns (62.875%)  route 0.968ns (37.125%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW_SEL[4] (IN)
                         net (fo=0)                   0.000     0.000    SW_SEL[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_SEL_IBUF[4]_inst/O
                         net (fo=4, routed)           0.523     0.783    cu/SW_SEL_IBUF[4]
    SLICE_X0Y67          LUT5 (Prop_lut5_I2_O)        0.048     0.831 r  cu/LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.445     1.276    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.331     2.608 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.608    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cu/input_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.592ns  (logic 5.030ns (58.540%)  route 3.562ns (41.460%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.714     5.317    cu/CLK100MHZ
    SLICE_X1Y68          FDRE                                         r  cu/input_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.419     5.736 r  cu/input_reg[15]/Q
                         net (fo=1, routed)           0.802     6.538    cu/bits_out[15]
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.296     6.834 r  cu/LED_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.834    cu/LED_OBUF[15]_inst_i_5_n_0
    SLICE_X0Y68          MUXF7 (Prop_muxf7_I1_O)      0.217     7.051 r  cu/LED_OBUF[15]_inst_i_2/O
                         net (fo=4, routed)           0.837     7.888    cu/LED_OBUF[15]_inst_i_2_n_0
    SLICE_X0Y67          LUT5 (Prop_lut5_I1_O)        0.327     8.215 r  cu/LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.923    10.138    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.771    13.909 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.909    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/input_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.362ns  (logic 4.785ns (57.223%)  route 3.577ns (42.777%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.714     5.317    cu/CLK100MHZ
    SLICE_X1Y68          FDRE                                         r  cu/input_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.419     5.736 r  cu/input_reg[15]/Q
                         net (fo=1, routed)           0.802     6.538    cu/bits_out[15]
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.296     6.834 r  cu/LED_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.834    cu/LED_OBUF[15]_inst_i_5_n_0
    SLICE_X0Y68          MUXF7 (Prop_muxf7_I1_O)      0.217     7.051 r  cu/LED_OBUF[15]_inst_i_2/O
                         net (fo=4, routed)           0.837     7.888    cu/LED_OBUF[15]_inst_i_2_n_0
    SLICE_X0Y67          LUT5 (Prop_lut5_I1_O)        0.299     8.187 r  cu/LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.938    10.125    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    13.679 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.679    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/input_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.322ns  (logic 5.019ns (60.310%)  route 3.303ns (39.690%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.714     5.317    cu/CLK100MHZ
    SLICE_X1Y68          FDRE                                         r  cu/input_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.419     5.736 r  cu/input_reg[15]/Q
                         net (fo=1, routed)           0.802     6.538    cu/bits_out[15]
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.296     6.834 r  cu/LED_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.834    cu/LED_OBUF[15]_inst_i_5_n_0
    SLICE_X0Y68          MUXF7 (Prop_muxf7_I1_O)      0.217     7.051 r  cu/LED_OBUF[15]_inst_i_2/O
                         net (fo=4, routed)           0.830     7.880    cu/LED_OBUF[15]_inst_i_2_n_0
    SLICE_X0Y67          LUT5 (Prop_lut5_I1_O)        0.327     8.207 r  cu/LED_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.671     9.878    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.760    13.638 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.638    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/input_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.294ns  (logic 4.801ns (57.893%)  route 3.492ns (42.107%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.714     5.317    cu/CLK100MHZ
    SLICE_X1Y68          FDRE                                         r  cu/input_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.419     5.736 r  cu/input_reg[15]/Q
                         net (fo=1, routed)           0.802     6.538    cu/bits_out[15]
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.296     6.834 r  cu/LED_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.834    cu/LED_OBUF[15]_inst_i_5_n_0
    SLICE_X0Y68          MUXF7 (Prop_muxf7_I1_O)      0.217     7.051 r  cu/LED_OBUF[15]_inst_i_2/O
                         net (fo=4, routed)           0.830     7.880    cu/LED_OBUF[15]_inst_i_2_n_0
    SLICE_X0Y67          LUT5 (Prop_lut5_I1_O)        0.299     8.179 r  cu/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.860    10.040    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    13.610 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.610    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cu/input_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.288ns  (logic 1.687ns (73.743%)  route 0.601ns (26.257%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.597     1.516    cu/CLK100MHZ
    SLICE_X1Y68          FDRE                                         r  cu/input_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  cu/input_reg[11]/Q
                         net (fo=1, routed)           0.058     1.716    cu/bits_out[11]
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.045     1.761 r  cu/LED_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.761    cu/LED_OBUF[15]_inst_i_7_n_0
    SLICE_X0Y68          MUXF7 (Prop_muxf7_I1_O)      0.074     1.835 r  cu/LED_OBUF[15]_inst_i_3/O
                         net (fo=4, routed)           0.205     2.040    cu/LED_OBUF[15]_inst_i_3_n_0
    SLICE_X0Y67          LUT5 (Prop_lut5_I3_O)        0.108     2.148 r  cu/LED_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.337     2.485    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.319     3.805 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.805    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/input_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.639ns (70.455%)  route 0.687ns (29.545%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.597     1.516    cu/CLK100MHZ
    SLICE_X1Y68          FDRE                                         r  cu/input_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  cu/input_reg[11]/Q
                         net (fo=1, routed)           0.058     1.716    cu/bits_out[11]
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.045     1.761 r  cu/LED_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.761    cu/LED_OBUF[15]_inst_i_7_n_0
    SLICE_X0Y68          MUXF7 (Prop_muxf7_I1_O)      0.074     1.835 r  cu/LED_OBUF[15]_inst_i_3/O
                         net (fo=4, routed)           0.205     2.040    cu/LED_OBUF[15]_inst_i_3_n_0
    SLICE_X0Y67          LUT5 (Prop_lut5_I3_O)        0.108     2.148 r  cu/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.423     2.572    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.842 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.842    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/input_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.349ns  (logic 1.623ns (69.086%)  route 0.726ns (30.914%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.597     1.516    cu/CLK100MHZ
    SLICE_X1Y68          FDRE                                         r  cu/input_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  cu/input_reg[11]/Q
                         net (fo=1, routed)           0.058     1.716    cu/bits_out[11]
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.045     1.761 r  cu/LED_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.761    cu/LED_OBUF[15]_inst_i_7_n_0
    SLICE_X0Y68          MUXF7 (Prop_muxf7_I1_O)      0.074     1.835 r  cu/LED_OBUF[15]_inst_i_3/O
                         net (fo=4, routed)           0.215     2.049    cu/LED_OBUF[15]_inst_i_3_n_0
    SLICE_X0Y67          LUT5 (Prop_lut5_I3_O)        0.108     2.157 r  cu/LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.453     2.610    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.865 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.865    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/input_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.419ns  (logic 1.700ns (70.300%)  route 0.718ns (29.700%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.597     1.516    cu/CLK100MHZ
    SLICE_X1Y68          FDRE                                         r  cu/input_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  cu/input_reg[11]/Q
                         net (fo=1, routed)           0.058     1.716    cu/bits_out[11]
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.045     1.761 r  cu/LED_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.761    cu/LED_OBUF[15]_inst_i_7_n_0
    SLICE_X0Y68          MUXF7 (Prop_muxf7_I1_O)      0.074     1.835 r  cu/LED_OBUF[15]_inst_i_3/O
                         net (fo=4, routed)           0.215     2.049    cu/LED_OBUF[15]_inst_i_3_n_0
    SLICE_X0Y67          LUT5 (Prop_lut5_I3_O)        0.109     2.158 r  cu/LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.445     2.604    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.331     3.935 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.935    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW_DATA[12]
                            (input port)
  Destination:            cu/input_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.994ns  (logic 1.467ns (24.467%)  route 4.528ns (75.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW_DATA[12] (IN)
                         net (fo=0)                   0.000     0.000    SW_DATA[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_DATA_IBUF[12]_inst/O
                         net (fo=2, routed)           4.528     5.994    cu/D[4]
    SLICE_X1Y68          FDRE                                         r  cu/input_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.595     5.018    cu/CLK100MHZ
    SLICE_X1Y68          FDRE                                         r  cu/input_reg[11]/C

Slack:                    inf
  Source:                 SW_DATA[12]
                            (input port)
  Destination:            cu/input_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.909ns  (logic 1.467ns (24.821%)  route 4.442ns (75.179%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW_DATA[12] (IN)
                         net (fo=0)                   0.000     0.000    SW_DATA[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_DATA_IBUF[12]_inst/O
                         net (fo=2, routed)           4.442     5.909    cu/D[4]
    SLICE_X0Y69          FDRE                                         r  cu/input_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.594     5.017    cu/CLK100MHZ
    SLICE_X0Y69          FDRE                                         r  cu/input_reg[3]/C

Slack:                    inf
  Source:                 SW_DATA[8]
                            (input port)
  Destination:            cu/input_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.192ns  (logic 0.982ns (18.913%)  route 4.210ns (81.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW_DATA[8] (IN)
                         net (fo=0)                   0.000     0.000    SW_DATA[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_DATA_IBUF[8]_inst/O
                         net (fo=2, routed)           4.210     5.192    cu/D[0]
    SLICE_X1Y68          FDRE                                         r  cu/input_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.595     5.018    cu/CLK100MHZ
    SLICE_X1Y68          FDRE                                         r  cu/input_reg[15]/C

Slack:                    inf
  Source:                 SW_DATA[9]
                            (input port)
  Destination:            cu/input_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.113ns  (logic 0.967ns (18.913%)  route 4.146ns (81.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW_DATA[9] (IN)
                         net (fo=0)                   0.000     0.000    SW_DATA[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_DATA_IBUF[9]_inst/O
                         net (fo=2, routed)           4.146     5.113    cu/D[1]
    SLICE_X1Y68          FDRE                                         r  cu/input_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.595     5.018    cu/CLK100MHZ
    SLICE_X1Y68          FDRE                                         r  cu/input_reg[14]/C

Slack:                    inf
  Source:                 SW_DATA[8]
                            (input port)
  Destination:            cu/input_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.056ns  (logic 0.982ns (19.425%)  route 4.073ns (80.575%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW_DATA[8] (IN)
                         net (fo=0)                   0.000     0.000    SW_DATA[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_DATA_IBUF[8]_inst/O
                         net (fo=2, routed)           4.073     5.056    cu/D[0]
    SLICE_X0Y67          FDRE                                         r  cu/input_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.597     5.020    cu/CLK100MHZ
    SLICE_X0Y67          FDRE                                         r  cu/input_reg[7]/C

Slack:                    inf
  Source:                 SW_DATA[9]
                            (input port)
  Destination:            cu/input_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.924ns  (logic 0.967ns (19.640%)  route 3.957ns (80.360%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW_DATA[9] (IN)
                         net (fo=0)                   0.000     0.000    SW_DATA[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_DATA_IBUF[9]_inst/O
                         net (fo=2, routed)           3.957     4.924    cu/D[1]
    SLICE_X0Y67          FDRE                                         r  cu/input_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.597     5.020    cu/CLK100MHZ
    SLICE_X0Y67          FDRE                                         r  cu/input_reg[6]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            cu/input_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.802ns  (logic 1.612ns (42.399%)  route 2.190ns (57.601%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  BTNL_IBUF_inst/O
                         net (fo=9, routed)           1.430     2.918    cu/E[0]
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  cu/input[8]_i_1/O
                         net (fo=8, routed)           0.760     3.802    cu/input[8]_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  cu/input_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.595     5.018    cu/CLK100MHZ
    SLICE_X1Y68          FDRE                                         r  cu/input_reg[10]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            cu/input_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.802ns  (logic 1.612ns (42.399%)  route 2.190ns (57.601%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  BTNL_IBUF_inst/O
                         net (fo=9, routed)           1.430     2.918    cu/E[0]
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  cu/input[8]_i_1/O
                         net (fo=8, routed)           0.760     3.802    cu/input[8]_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  cu/input_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.595     5.018    cu/CLK100MHZ
    SLICE_X1Y68          FDRE                                         r  cu/input_reg[11]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            cu/input_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.802ns  (logic 1.612ns (42.399%)  route 2.190ns (57.601%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  BTNL_IBUF_inst/O
                         net (fo=9, routed)           1.430     2.918    cu/E[0]
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  cu/input[8]_i_1/O
                         net (fo=8, routed)           0.760     3.802    cu/input[8]_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  cu/input_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.595     5.018    cu/CLK100MHZ
    SLICE_X1Y68          FDRE                                         r  cu/input_reg[12]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            cu/input_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.802ns  (logic 1.612ns (42.399%)  route 2.190ns (57.601%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  BTNL_IBUF_inst/O
                         net (fo=9, routed)           1.430     2.918    cu/E[0]
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  cu/input[8]_i_1/O
                         net (fo=8, routed)           0.760     3.802    cu/input[8]_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  cu/input_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.595     5.018    cu/CLK100MHZ
    SLICE_X1Y68          FDRE                                         r  cu/input_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW_DATA[10]
                            (input port)
  Destination:            cu/input_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.250ns (42.238%)  route 0.342ns (57.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW_DATA[10] (IN)
                         net (fo=0)                   0.000     0.000    SW_DATA[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_DATA_IBUF[10]_inst/O
                         net (fo=2, routed)           0.342     0.592    cu/D[2]
    SLICE_X0Y69          FDRE                                         r  cu/input_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.867     2.032    cu/CLK100MHZ
    SLICE_X0Y69          FDRE                                         r  cu/input_reg[5]/C

Slack:                    inf
  Source:                 SW_DATA[10]
                            (input port)
  Destination:            cu/input_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.250ns (38.936%)  route 0.392ns (61.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW_DATA[10] (IN)
                         net (fo=0)                   0.000     0.000    SW_DATA[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_DATA_IBUF[10]_inst/O
                         net (fo=2, routed)           0.392     0.642    cu/D[2]
    SLICE_X1Y68          FDRE                                         r  cu/input_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.868     2.033    cu/CLK100MHZ
    SLICE_X1Y68          FDRE                                         r  cu/input_reg[13]/C

Slack:                    inf
  Source:                 SW_DATA[13]
                            (input port)
  Destination:            cu/input_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.291ns (39.346%)  route 0.448ns (60.654%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SW_DATA[13] (IN)
                         net (fo=0)                   0.000     0.000    SW_DATA[13]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  SW_DATA_IBUF[13]_inst/O
                         net (fo=2, routed)           0.448     0.739    cu/D[5]
    SLICE_X0Y67          FDRE                                         r  cu/input_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.869     2.034    cu/CLK100MHZ
    SLICE_X0Y67          FDRE                                         r  cu/input_reg[2]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            cu/input_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.256ns (34.300%)  route 0.490ns (65.700%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTNL_IBUF_inst/O
                         net (fo=9, routed)           0.490     0.745    cu/E[0]
    SLICE_X0Y69          FDRE                                         r  cu/input_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.867     2.032    cu/CLK100MHZ
    SLICE_X0Y69          FDRE                                         r  cu/input_reg[3]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            cu/input_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.256ns (34.300%)  route 0.490ns (65.700%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTNL_IBUF_inst/O
                         net (fo=9, routed)           0.490     0.745    cu/E[0]
    SLICE_X0Y69          FDRE                                         r  cu/input_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.867     2.032    cu/CLK100MHZ
    SLICE_X0Y69          FDRE                                         r  cu/input_reg[5]/C

Slack:                    inf
  Source:                 SW_DATA[14]
                            (input port)
  Destination:            cu/input_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.277ns (36.920%)  route 0.474ns (63.080%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW_DATA[14] (IN)
                         net (fo=0)                   0.000     0.000    SW_DATA[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  SW_DATA_IBUF[14]_inst/O
                         net (fo=2, routed)           0.474     0.751    cu/D[6]
    SLICE_X0Y68          FDRE                                         r  cu/input_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.868     2.033    cu/CLK100MHZ
    SLICE_X0Y68          FDRE                                         r  cu/input_reg[1]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            cu/input_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.256ns (32.566%)  route 0.529ns (67.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTNL_IBUF_inst/O
                         net (fo=9, routed)           0.529     0.785    cu/E[0]
    SLICE_X0Y68          FDRE                                         r  cu/input_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.868     2.033    cu/CLK100MHZ
    SLICE_X0Y68          FDRE                                         r  cu/input_reg[0]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            cu/input_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.256ns (32.566%)  route 0.529ns (67.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTNL_IBUF_inst/O
                         net (fo=9, routed)           0.529     0.785    cu/E[0]
    SLICE_X0Y68          FDRE                                         r  cu/input_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.868     2.033    cu/CLK100MHZ
    SLICE_X0Y68          FDRE                                         r  cu/input_reg[1]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            cu/input_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.256ns (31.782%)  route 0.549ns (68.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTNL_IBUF_inst/O
                         net (fo=9, routed)           0.549     0.804    cu/E[0]
    SLICE_X0Y67          FDRE                                         r  cu/input_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.869     2.034    cu/CLK100MHZ
    SLICE_X0Y67          FDRE                                         r  cu/input_reg[2]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            cu/input_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.256ns (31.782%)  route 0.549ns (68.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTNL_IBUF_inst/O
                         net (fo=9, routed)           0.549     0.804    cu/E[0]
    SLICE_X0Y67          FDRE                                         r  cu/input_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.869     2.034    cu/CLK100MHZ
    SLICE_X0Y67          FDRE                                         r  cu/input_reg[4]/C





