#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5574b89b1a00 .scope module, "Processor_testbench" "Processor_testbench" 2 3;
 .timescale -9 -12;
v0x5574b89ea020_0 .var "clk", 0 0;
v0x5574b89ea0c0_0 .var/i "iterator", 31 0;
v0x5574b89ea1a0_0 .var/i "iterator2", 31 0;
v0x5574b89ea260 .array "regBankState", 0 31, 31 0;
v0x5574b89ea320_0 .var "reset", 0 0;
S_0x5574b89b2980 .scope module, "uut" "Processor" 2 12, 3 3 0, S_0x5574b89b1a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x5574b89ea750 .functor AND 1, v0x5574b89e0ed0_0, L_0x5574b89fc8a0, C4<1>, C4<1>;
v0x5574b89e7df0_0 .net "ALUOperation", 3 0, L_0x5574b89fbc50;  1 drivers
v0x5574b89e7f00_0 .net "ALUResult", 31 0, v0x5574b89df7f0_0;  1 drivers
v0x5574b89e7fc0_0 .net "ALUSrc", 0 0, v0x5574b89e0ca0_0;  1 drivers
v0x5574b89e80b0_0 .net "ALUZero", 0 0, L_0x5574b89fc8a0;  1 drivers
v0x5574b89e8150_0 .net "ALUinputB", 31 0, L_0x5574b89fc5f0;  1 drivers
v0x5574b89e8290_0 .net "ALUop", 1 0, L_0x5574b89fb150;  1 drivers
v0x5574b89e8380_0 .var "PC", 31 0;
v0x5574b89e8490_0 .net "PCSrc", 0 0, L_0x5574b89ea750;  1 drivers
v0x5574b89e8530_0 .net "RAMOut", 31 0, L_0x5574b89fd0c0;  1 drivers
v0x5574b89e85d0_0 .net "ReadData1", 31 0, L_0x5574b89fb8c0;  1 drivers
v0x5574b89e86e0_0 .net "ReadData2", 31 0, L_0x5574b89fbbe0;  1 drivers
v0x5574b89e87a0_0 .net "ReadRegister1", 4 0, L_0x5574b89ea460;  1 drivers
v0x5574b89e8860_0 .net "ReadRegister2", 4 0, L_0x5574b89ea5c0;  1 drivers
v0x5574b89e8900_0 .net "WriteRegister", 4 0, L_0x5574b89fb420;  1 drivers
L_0x7faf852e7408 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5574b89e89f0_0 .net/2u *"_ivl_18", 5 0, L_0x7faf852e7408;  1 drivers
v0x5574b89e8ad0_0 .net *"_ivl_23", 3 0, L_0x5574b89fda00;  1 drivers
v0x5574b89e8bb0_0 .net *"_ivl_25", 27 0, L_0x5574b89fdb00;  1 drivers
v0x5574b89e8da0_0 .net "beqOrPCPlus4", 31 0, L_0x5574b89fcd60;  1 drivers
v0x5574b89e8eb0_0 .net "branch", 0 0, v0x5574b89e0ed0_0;  1 drivers
v0x5574b89e8f50_0 .net "branchAddr", 31 0, L_0x5574b89fcbc0;  1 drivers
v0x5574b89e9040_0 .net "clk", 0 0, v0x5574b89ea020_0;  1 drivers
v0x5574b89e9130_0 .net "extendedShifted", 31 0, L_0x5574b89fca80;  1 drivers
v0x5574b89e9240_0 .net "instruction", 31 0, L_0x5574b89eab70;  1 drivers
v0x5574b89e9300_0 .net "jump", 0 0, v0x5574b89e0f90_0;  1 drivers
v0x5574b89e93f0_0 .net "jumpAddr_mid", 31 0, L_0x5574b89fd520;  1 drivers
v0x5574b89e9490_0 .net "jumpIMM", 25 0, L_0x5574b89ea6b0;  1 drivers
v0x5574b89e9550_0 .net "memRead", 0 0, v0x5574b89e1050_0;  1 drivers
v0x5574b89e9640_0 .net "memToReg", 0 0, v0x5574b89e1110_0;  1 drivers
v0x5574b89e9730_0 .net "memWrite", 0 0, L_0x5574b89fafc0;  1 drivers
v0x5574b89e9820_0 .net "nextPC", 31 0, L_0x5574b89fac40;  1 drivers
v0x5574b89e98e0_0 .net "regDst", 0 0, v0x5574b89e1290_0;  1 drivers
v0x5574b89e99d0_0 .net "regWrite", 0 0, L_0x5574b89fb0e0;  1 drivers
v0x5574b89e9ac0_0 .net "reset", 0 0, v0x5574b89ea320_0;  1 drivers
v0x5574b89e9d70_0 .net "signExtended", 31 0, L_0x5574b89fc360;  1 drivers
v0x5574b89e9e10_0 .net "waitingPCAddr", 31 0, L_0x5574b89fd7f0;  1 drivers
v0x5574b89e9ed0_0 .net "writeData", 31 0, L_0x5574b89fd300;  1 drivers
L_0x5574b89ea460 .part L_0x5574b89eab70, 21, 5;
L_0x5574b89ea5c0 .part L_0x5574b89eab70, 16, 5;
L_0x5574b89ea6b0 .part L_0x5574b89eab70, 0, 26;
L_0x5574b89fb280 .part L_0x5574b89eab70, 26, 6;
L_0x5574b89fb4c0 .part L_0x5574b89eab70, 16, 5;
L_0x5574b89fb5b0 .part L_0x5574b89eab70, 11, 5;
L_0x5574b89fbcc0 .part L_0x5574b89eab70, 0, 6;
L_0x5574b89fc400 .part L_0x5574b89eab70, 0, 16;
L_0x5574b89fd660 .concat [ 26 6 0 0], L_0x5574b89ea6b0, L_0x7faf852e7408;
L_0x5574b89fda00 .part L_0x5574b89fac40, 28, 4;
L_0x5574b89fdb00 .part L_0x5574b89fd520, 0, 28;
L_0x5574b89fdba0 .concat [ 28 4 0 0], L_0x5574b89fdb00, L_0x5574b89fda00;
S_0x5574b89b0e60 .scope module, "ADD4_0" "Add4" 3 53, 4 1 0, S_0x5574b89b2980;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
L_0x7faf852e7060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5574b89cad00_0 .net/2u *"_ivl_0", 31 0, L_0x7faf852e7060;  1 drivers
v0x5574b89c8390_0 .net "in", 31 0, v0x5574b89e8380_0;  1 drivers
v0x5574b89c8430_0 .net "out", 31 0, L_0x5574b89fac40;  alias, 1 drivers
L_0x5574b89fac40 .arith/sum 32, v0x5574b89e8380_0, L_0x7faf852e7060;
S_0x5574b89b1240 .scope module, "ALU0" "ALU" 3 98, 5 1 0, S_0x5574b89b2980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUOperation";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v0x5574b89c88e0_0 .net "A", 31 0, L_0x5574b89fb8c0;  alias, 1 drivers
v0x5574b89df710_0 .net "ALUOperation", 3 0, L_0x5574b89fbc50;  alias, 1 drivers
v0x5574b89df7f0_0 .var "ALUResult", 31 0;
v0x5574b89df8b0_0 .net "B", 31 0, L_0x5574b89fc5f0;  alias, 1 drivers
v0x5574b89df990_0 .net "Zero", 0 0, L_0x5574b89fc8a0;  alias, 1 drivers
L_0x7faf852e71c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5574b89dfaa0_0 .net/2u *"_ivl_0", 31 0, L_0x7faf852e71c8;  1 drivers
v0x5574b89dfb80_0 .net *"_ivl_2", 0 0, L_0x5574b89fc6e0;  1 drivers
L_0x7faf852e7210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5574b89dfc40_0 .net/2u *"_ivl_4", 0 0, L_0x7faf852e7210;  1 drivers
L_0x7faf852e7258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5574b89dfd20_0 .net/2u *"_ivl_6", 0 0, L_0x7faf852e7258;  1 drivers
E_0x5574b8970bd0 .event anyedge, v0x5574b89df710_0, v0x5574b89c88e0_0, v0x5574b89df8b0_0;
L_0x5574b89fc6e0 .cmp/eq 32, v0x5574b89df7f0_0, L_0x7faf852e71c8;
L_0x5574b89fc8a0 .functor MUXZ 1, L_0x7faf852e7258, L_0x7faf852e7210, L_0x5574b89fc6e0, C4<>;
S_0x5574b89b1620 .scope module, "ALUControlUnit" "ALUControl" 3 84, 6 3 0, S_0x5574b89b2980;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUop";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "ALUOperation";
L_0x5574b89fbc50 .functor BUFZ 4, v0x5574b89e00d0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5574b89dff30_0 .net "ALUOperation", 3 0, L_0x5574b89fbc50;  alias, 1 drivers
v0x5574b89e0010_0 .net "ALUop", 1 0, L_0x5574b89fb150;  alias, 1 drivers
v0x5574b89e00d0_0 .var "funcaoIntermediaria", 3 0;
v0x5574b89e0190_0 .net "funct", 5 0, L_0x5574b89fbcc0;  1 drivers
E_0x5574b895b4b0 .event anyedge, v0x5574b89e0010_0, v0x5574b89e0190_0;
S_0x5574b89e02f0 .scope module, "ControlUnit" "Control" 3 55, 7 1 0, S_0x5574b89b2980;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opCode";
    .port_info 1 /OUTPUT 1 "regDst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "memRead";
    .port_info 4 /OUTPUT 1 "memToReg";
    .port_info 5 /OUTPUT 2 "ALUop";
    .port_info 6 /OUTPUT 1 "memWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "regWrite";
    .port_info 9 /OUTPUT 1 "jump";
L_0x5574b89fafc0 .functor BUFZ 1, v0x5574b89e11d0_0, C4<0>, C4<0>, C4<0>;
L_0x5574b89fb0e0 .functor BUFZ 1, v0x5574b89e1350_0, C4<0>, C4<0>, C4<0>;
L_0x5574b89fb150 .functor BUFZ 2, v0x5574b89e0df0_0, C4<00>, C4<00>, C4<00>;
v0x5574b89e05f0_0 .net "ALUSrc", 0 0, v0x5574b89e0ca0_0;  alias, 1 drivers
v0x5574b89e06d0_0 .net "ALUop", 1 0, L_0x5574b89fb150;  alias, 1 drivers
v0x5574b89e07c0_0 .net "branch", 0 0, v0x5574b89e0ed0_0;  alias, 1 drivers
v0x5574b89e0890_0 .net "jump", 0 0, v0x5574b89e0f90_0;  alias, 1 drivers
v0x5574b89e0930_0 .net "memRead", 0 0, v0x5574b89e1050_0;  alias, 1 drivers
v0x5574b89e0a40_0 .net "memToReg", 0 0, v0x5574b89e1110_0;  alias, 1 drivers
v0x5574b89e0b00_0 .net "memWrite", 0 0, L_0x5574b89fafc0;  alias, 1 drivers
v0x5574b89e0bc0_0 .net "opCode", 5 0, L_0x5574b89fb280;  1 drivers
v0x5574b89e0ca0_0 .var "r_ALUSrc", 0 0;
v0x5574b89e0df0_0 .var "r_ALUop", 1 0;
v0x5574b89e0ed0_0 .var "r_branch", 0 0;
v0x5574b89e0f90_0 .var "r_jump", 0 0;
v0x5574b89e1050_0 .var "r_memRead", 0 0;
v0x5574b89e1110_0 .var "r_memToReg", 0 0;
v0x5574b89e11d0_0 .var "r_memWrite", 0 0;
v0x5574b89e1290_0 .var "r_regDst", 0 0;
v0x5574b89e1350_0 .var "r_regWrite", 0 0;
v0x5574b89e1410_0 .net "regDst", 0 0, v0x5574b89e1290_0;  alias, 1 drivers
v0x5574b89e14d0_0 .net "regWrite", 0 0, L_0x5574b89fb0e0;  alias, 1 drivers
E_0x5574b89ca470 .event anyedge, v0x5574b89e0bc0_0;
S_0x5574b89e1730 .scope module, "RAM" "DataMemory" 3 119, 8 1 0, S_0x5574b89b2980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData";
v0x5574b89e1a30_0 .net "MemRead", 0 0, v0x5574b89e1050_0;  alias, 1 drivers
v0x5574b89e1af0_0 .net "MemWrite", 0 0, L_0x5574b89fafc0;  alias, 1 drivers
v0x5574b89e1b90_0 .net *"_ivl_0", 31 0, L_0x5574b89fce90;  1 drivers
v0x5574b89e1c60_0 .net *"_ivl_3", 7 0, L_0x5574b89fcf30;  1 drivers
v0x5574b89e1d20_0 .net *"_ivl_4", 9 0, L_0x5574b89fcfd0;  1 drivers
L_0x7faf852e72e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5574b89e1e50_0 .net *"_ivl_7", 1 0, L_0x7faf852e72e8;  1 drivers
L_0x7faf852e7330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5574b89e1f30_0 .net/2u *"_ivl_8", 31 0, L_0x7faf852e7330;  1 drivers
v0x5574b89e2010_0 .net "address", 31 0, v0x5574b89df7f0_0;  alias, 1 drivers
v0x5574b89e20d0_0 .net "clk", 0 0, v0x5574b89ea020_0;  alias, 1 drivers
v0x5574b89e2170 .array "memory", 0 255, 31 0;
v0x5574b89e2230_0 .net "readData", 31 0, L_0x5574b89fd0c0;  alias, 1 drivers
v0x5574b89e2310_0 .net "writeData", 31 0, L_0x5574b89fbbe0;  alias, 1 drivers
E_0x5574b89e19b0 .event posedge, v0x5574b89e20d0_0;
L_0x5574b89fce90 .array/port v0x5574b89e2170, L_0x5574b89fcfd0;
L_0x5574b89fcf30 .part v0x5574b89df7f0_0, 2, 8;
L_0x5574b89fcfd0 .concat [ 8 2 0 0], L_0x5574b89fcf30, L_0x7faf852e72e8;
L_0x5574b89fd0c0 .functor MUXZ 32, L_0x7faf852e7330, L_0x5574b89fce90, v0x5574b89e1050_0, C4<>;
S_0x5574b89e24f0 .scope module, "adder32_0" "Adder32" 3 107, 9 1 0, S_0x5574b89b2980;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0x5574b89e26f0_0 .net "a", 31 0, L_0x5574b89fac40;  alias, 1 drivers
v0x5574b89e2800_0 .net "b", 31 0, L_0x5574b89fca80;  alias, 1 drivers
v0x5574b89e28c0_0 .net "sum", 31 0, L_0x5574b89fcbc0;  alias, 1 drivers
L_0x5574b89fcbc0 .arith/sum 32, L_0x5574b89fac40, L_0x5574b89fca80;
S_0x5574b89e2a30 .scope module, "instMem0" "InstructionMemory" 3 51, 10 3 0, S_0x5574b89b2980;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
L_0x5574b89eab70 .functor BUFZ 32, L_0x5574b89ea880, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5574b89e2c10_0 .net *"_ivl_0", 31 0, L_0x5574b89ea880;  1 drivers
v0x5574b89e2d10_0 .net *"_ivl_3", 7 0, L_0x5574b89ea940;  1 drivers
v0x5574b89e2df0_0 .net *"_ivl_4", 9 0, L_0x5574b89ea9e0;  1 drivers
L_0x7faf852e7018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5574b89e2ee0_0 .net *"_ivl_7", 1 0, L_0x7faf852e7018;  1 drivers
v0x5574b89e2fc0_0 .net "addr", 31 0, v0x5574b89e8380_0;  alias, 1 drivers
v0x5574b89e30d0_0 .var/i "i", 31 0;
v0x5574b89e3190_0 .net "instruction", 31 0, L_0x5574b89eab70;  alias, 1 drivers
v0x5574b89e3270 .array "memory", 0 255, 31 0;
L_0x5574b89ea880 .array/port v0x5574b89e3270, L_0x5574b89ea9e0;
L_0x5574b89ea940 .part v0x5574b89e8380_0, 2, 8;
L_0x5574b89ea9e0 .concat [ 8 2 0 0], L_0x5574b89ea940, L_0x7faf852e7018;
S_0x5574b89e3390 .scope module, "mux0" "regMUX" 3 67, 11 3 0, S_0x5574b89b2980;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rt";
    .port_info 1 /INPUT 5 "rd";
    .port_info 2 /INPUT 1 "regDst";
    .port_info 3 /OUTPUT 5 "wReg";
L_0x7faf852e70a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5574b89fb320 .functor XNOR 1, v0x5574b89e1290_0, L_0x7faf852e70a8, C4<0>, C4<0>;
v0x5574b89e35a0_0 .net/2u *"_ivl_0", 0 0, L_0x7faf852e70a8;  1 drivers
v0x5574b89e3680_0 .net *"_ivl_2", 0 0, L_0x5574b89fb320;  1 drivers
v0x5574b89e3740_0 .net "rd", 4 0, L_0x5574b89fb5b0;  1 drivers
v0x5574b89e3830_0 .net "regDst", 0 0, v0x5574b89e1290_0;  alias, 1 drivers
v0x5574b89e3900_0 .net "rt", 4 0, L_0x5574b89fb4c0;  1 drivers
v0x5574b89e3a10_0 .net "wReg", 4 0, L_0x5574b89fb420;  alias, 1 drivers
L_0x5574b89fb420 .functor MUXZ 5, L_0x5574b89fb4c0, L_0x5574b89fb5b0, L_0x5574b89fb320, C4<>;
S_0x5574b89e3b70 .scope module, "mux1" "ALUMUX" 3 92, 12 3 0, S_0x5574b89b2980;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "regData";
    .port_info 1 /INPUT 32 "instantData";
    .port_info 2 /INPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 32 "ALUData";
L_0x7faf852e7180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5574b89fc4f0 .functor XNOR 1, v0x5574b89e0ca0_0, L_0x7faf852e7180, C4<0>, C4<0>;
v0x5574b89e3de0_0 .net "ALUData", 31 0, L_0x5574b89fc5f0;  alias, 1 drivers
v0x5574b89e3ef0_0 .net "ALUSrc", 0 0, v0x5574b89e0ca0_0;  alias, 1 drivers
v0x5574b89e3fc0_0 .net/2u *"_ivl_0", 0 0, L_0x7faf852e7180;  1 drivers
v0x5574b89e4090_0 .net *"_ivl_2", 0 0, L_0x5574b89fc4f0;  1 drivers
v0x5574b89e4130_0 .net "instantData", 31 0, L_0x5574b89fc360;  alias, 1 drivers
v0x5574b89e4210_0 .net "regData", 31 0, L_0x5574b89fbbe0;  alias, 1 drivers
L_0x5574b89fc5f0 .functor MUXZ 32, L_0x5574b89fbbe0, L_0x5574b89fc360, L_0x5574b89fc4f0, C4<>;
S_0x5574b89e4360 .scope module, "mux2" "beqPcMUX" 3 111, 13 3 0, S_0x5574b89b2980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "PCSrc";
    .port_info 1 /INPUT 32 "nextPC";
    .port_info 2 /INPUT 32 "beqPC";
    .port_info 3 /OUTPUT 32 "PCAddress";
v0x5574b89e4540_0 .net "PCAddress", 31 0, L_0x5574b89fcd60;  alias, 1 drivers
v0x5574b89e4640_0 .net "PCSrc", 0 0, L_0x5574b89ea750;  alias, 1 drivers
v0x5574b89e4700_0 .net "beqPC", 31 0, L_0x5574b89fcbc0;  alias, 1 drivers
v0x5574b89e4800_0 .net "nextPC", 31 0, L_0x5574b89fac40;  alias, 1 drivers
L_0x5574b89fcd60 .functor MUXZ 32, L_0x5574b89fac40, L_0x5574b89fcbc0, L_0x5574b89ea750, C4<>;
S_0x5574b89e4970 .scope module, "mux3" "memMUX" 3 127, 14 3 0, S_0x5574b89b2980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "memToReg";
    .port_info 1 /INPUT 32 "readData";
    .port_info 2 /INPUT 32 "ALUData";
    .port_info 3 /OUTPUT 32 "writeData";
L_0x7faf852e7378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5574b89fcc60 .functor XNOR 1, v0x5574b89e1110_0, L_0x7faf852e7378, C4<0>, C4<0>;
v0x5574b89e4bc0_0 .net "ALUData", 31 0, v0x5574b89df7f0_0;  alias, 1 drivers
v0x5574b89e4cf0_0 .net/2u *"_ivl_0", 0 0, L_0x7faf852e7378;  1 drivers
v0x5574b89e4dd0_0 .net *"_ivl_2", 0 0, L_0x5574b89fcc60;  1 drivers
v0x5574b89e4e70_0 .net "memToReg", 0 0, v0x5574b89e1110_0;  alias, 1 drivers
v0x5574b89e4f40_0 .net "readData", 31 0, L_0x5574b89fd0c0;  alias, 1 drivers
v0x5574b89e5030_0 .net "writeData", 31 0, L_0x5574b89fd300;  alias, 1 drivers
L_0x5574b89fd300 .functor MUXZ 32, v0x5574b89df7f0_0, L_0x5574b89fd0c0, L_0x5574b89fcc60, C4<>;
S_0x5574b89e51a0 .scope module, "mux4" "inconJMUX" 3 139, 15 3 0, S_0x5574b89b2980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "jump";
    .port_info 1 /INPUT 32 "jumpAddr";
    .port_info 2 /INPUT 32 "beqPC";
    .port_info 3 /OUTPUT 32 "PCAddress";
v0x5574b89e53f0_0 .net "PCAddress", 31 0, L_0x5574b89fd7f0;  alias, 1 drivers
v0x5574b89e54f0_0 .net "beqPC", 31 0, L_0x5574b89fcd60;  alias, 1 drivers
v0x5574b89e55e0_0 .net "jump", 0 0, v0x5574b89e0f90_0;  alias, 1 drivers
v0x5574b89e56e0_0 .net "jumpAddr", 31 0, L_0x5574b89fdba0;  1 drivers
L_0x5574b89fd7f0 .functor MUXZ 32, L_0x5574b89fcd60, L_0x5574b89fdba0, v0x5574b89e0f90_0, C4<>;
S_0x5574b89e5810 .scope module, "regBank" "Registradores" 3 73, 16 3 0, S_0x5574b89b2980;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "ReadRegister1";
    .port_info 1 /INPUT 5 "ReadRegister2";
    .port_info 2 /INPUT 5 "WriteRegister";
    .port_info 3 /INPUT 32 "WriteData";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /OUTPUT 32 "ReadData1";
    .port_info 8 /OUTPUT 32 "ReadData2";
L_0x5574b89fb8c0 .functor BUFZ 32, L_0x5574b89fb6e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5574b89fbbe0 .functor BUFZ 32, L_0x5574b89fb980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5574b89e5ba0_0 .net "ReadData1", 31 0, L_0x5574b89fb8c0;  alias, 1 drivers
v0x5574b89e5c80_0 .net "ReadData2", 31 0, L_0x5574b89fbbe0;  alias, 1 drivers
v0x5574b89e5d70_0 .net "ReadRegister1", 4 0, L_0x5574b89ea460;  alias, 1 drivers
v0x5574b89e5e30_0 .net "ReadRegister2", 4 0, L_0x5574b89ea5c0;  alias, 1 drivers
v0x5574b89e5f10_0 .net "RegWrite", 0 0, L_0x5574b89fb0e0;  alias, 1 drivers
v0x5574b89e6000_0 .net "WriteData", 31 0, L_0x5574b89fd300;  alias, 1 drivers
v0x5574b89e60d0_0 .net "WriteRegister", 4 0, L_0x5574b89fb420;  alias, 1 drivers
v0x5574b89e61a0_0 .net *"_ivl_0", 31 0, L_0x5574b89fb6e0;  1 drivers
v0x5574b89e6260_0 .net *"_ivl_10", 6 0, L_0x5574b89fba20;  1 drivers
L_0x7faf852e7138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5574b89e63d0_0 .net *"_ivl_13", 1 0, L_0x7faf852e7138;  1 drivers
v0x5574b89e64b0_0 .net *"_ivl_2", 6 0, L_0x5574b89fb780;  1 drivers
L_0x7faf852e70f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5574b89e6590_0 .net *"_ivl_5", 1 0, L_0x7faf852e70f0;  1 drivers
v0x5574b89e6670_0 .net *"_ivl_8", 31 0, L_0x5574b89fb980;  1 drivers
v0x5574b89e6750_0 .net "clk", 0 0, v0x5574b89ea020_0;  alias, 1 drivers
v0x5574b89e6820_0 .var/i "j", 31 0;
v0x5574b89e68e0 .array "registers", 0 31, 31 0;
v0x5574b89e69a0_0 .net "reset", 0 0, v0x5574b89ea320_0;  alias, 1 drivers
E_0x5574b89e5b20 .event posedge, v0x5574b89e69a0_0, v0x5574b89e20d0_0;
L_0x5574b89fb6e0 .array/port v0x5574b89e68e0, L_0x5574b89fb780;
L_0x5574b89fb780 .concat [ 5 2 0 0], L_0x5574b89ea460, L_0x7faf852e70f0;
L_0x5574b89fb980 .array/port v0x5574b89e68e0, L_0x5574b89fba20;
L_0x5574b89fba20 .concat [ 5 2 0 0], L_0x5574b89ea5c0, L_0x7faf852e7138;
S_0x5574b89e6b80 .scope module, "shift0" "ShiftLeft2" 3 105, 17 1 0, S_0x5574b89b2980;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x5574b89e6d70_0 .net *"_ivl_2", 29 0, L_0x5574b89fc9e0;  1 drivers
L_0x7faf852e72a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5574b89e6e70_0 .net *"_ivl_4", 1 0, L_0x7faf852e72a0;  1 drivers
v0x5574b89e6f50_0 .net "in", 31 0, L_0x5574b89fc360;  alias, 1 drivers
v0x5574b89e7050_0 .net "out", 31 0, L_0x5574b89fca80;  alias, 1 drivers
L_0x5574b89fc9e0 .part L_0x5574b89fc360, 0, 30;
L_0x5574b89fca80 .concat [ 2 30 0 0], L_0x7faf852e72a0, L_0x5574b89fc9e0;
S_0x5574b89e7160 .scope module, "shift1" "ShiftLeft2" 3 133, 17 1 0, S_0x5574b89b2980;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x5574b89e7380_0 .net *"_ivl_2", 29 0, L_0x5574b89fd480;  1 drivers
L_0x7faf852e73c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5574b89e7480_0 .net *"_ivl_4", 1 0, L_0x7faf852e73c0;  1 drivers
v0x5574b89e7560_0 .net "in", 31 0, L_0x5574b89fd660;  1 drivers
v0x5574b89e7650_0 .net "out", 31 0, L_0x5574b89fd520;  alias, 1 drivers
L_0x5574b89fd480 .part L_0x5574b89fd660, 0, 30;
L_0x5574b89fd520 .concat [ 2 30 0 0], L_0x7faf852e73c0, L_0x5574b89fd480;
S_0x5574b89e7790 .scope module, "sigExt0" "SignalExtend" 3 90, 18 1 0, S_0x5574b89b2980;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x5574b89e79b0_0 .net *"_ivl_1", 0 0, L_0x5574b89fbd60;  1 drivers
v0x5574b89e7ab0_0 .net *"_ivl_2", 15 0, L_0x5574b89fbe00;  1 drivers
v0x5574b89e7b90_0 .net "in", 15 0, L_0x5574b89fc400;  1 drivers
v0x5574b89e7c80_0 .net "out", 31 0, L_0x5574b89fc360;  alias, 1 drivers
L_0x5574b89fbd60 .part L_0x5574b89fc400, 15, 1;
LS_0x5574b89fbe00_0_0 .concat [ 1 1 1 1], L_0x5574b89fbd60, L_0x5574b89fbd60, L_0x5574b89fbd60, L_0x5574b89fbd60;
LS_0x5574b89fbe00_0_4 .concat [ 1 1 1 1], L_0x5574b89fbd60, L_0x5574b89fbd60, L_0x5574b89fbd60, L_0x5574b89fbd60;
LS_0x5574b89fbe00_0_8 .concat [ 1 1 1 1], L_0x5574b89fbd60, L_0x5574b89fbd60, L_0x5574b89fbd60, L_0x5574b89fbd60;
LS_0x5574b89fbe00_0_12 .concat [ 1 1 1 1], L_0x5574b89fbd60, L_0x5574b89fbd60, L_0x5574b89fbd60, L_0x5574b89fbd60;
L_0x5574b89fbe00 .concat [ 4 4 4 4], LS_0x5574b89fbe00_0_0, LS_0x5574b89fbe00_0_4, LS_0x5574b89fbe00_0_8, LS_0x5574b89fbe00_0_12;
L_0x5574b89fc360 .concat [ 16 16 0 0], L_0x5574b89fc400, L_0x5574b89fbe00;
    .scope S_0x5574b89e2a30;
T_0 ;
    %vpi_call 10 22 "$readmemb", "program.bin", v0x5574b89e3270 {0 0 0};
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5574b89e30d0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5574b89e30d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5574b89e30d0_0;
    %store/vec4a v0x5574b89e3270, 4, 0;
    %load/vec4 v0x5574b89e30d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5574b89e30d0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x5574b89e02f0;
T_1 ;
    %wait E_0x5574b89ca470;
    %load/vec4 v0x5574b89e0bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e1290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e0ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e1110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e1350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e1050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e11d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e0ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e0f90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5574b89e0df0_0, 0;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5574b89e1290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e0ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e1110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5574b89e1350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e1050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e11d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e0ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e0f90_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5574b89e0df0_0, 0;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e1290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5574b89e0ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5574b89e1110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5574b89e1350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5574b89e1050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e11d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e0ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5574b89e0df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e0f90_0, 0;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e1290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5574b89e0ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e1110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e1350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e1050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5574b89e11d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e0ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5574b89e0df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e0f90_0, 0;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e1290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e0ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e1110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e1350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e1050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e11d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5574b89e0ed0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5574b89e0df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e0f90_0, 0;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e1290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e0ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e1110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e1350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e1050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e11d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e0ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5574b89e0df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5574b89e0f90_0, 0;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e1290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5574b89e0ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e1110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5574b89e1350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e1050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e11d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e0ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5574b89e0df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574b89e0f90_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5574b89e5810;
T_2 ;
    %wait E_0x5574b89e5b20;
    %load/vec4 v0x5574b89e5f10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.3, 10;
    %load/vec4 v0x5574b89e60d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x5574b89e6750_0;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5574b89e6000_0;
    %load/vec4 v0x5574b89e60d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5574b89e68e0, 0, 4;
T_2.0 ;
    %load/vec4 v0x5574b89e69a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5574b89e6820_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x5574b89e6820_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5574b89e6820_0;
    %store/vec4a v0x5574b89e68e0, 4, 0;
    %load/vec4 v0x5574b89e6820_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5574b89e6820_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
T_2.4 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5574b89b1620;
T_3 ;
    %wait E_0x5574b895b4b0;
    %load/vec4 v0x5574b89e0010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %jmp T_3.3;
T_3.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5574b89e00d0_0, 0, 4;
    %jmp T_3.3;
T_3.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5574b89e00d0_0, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5574b89e0190_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5574b89e00d0_0, 0, 4;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5574b89e00d0_0, 0, 4;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5574b89e00d0_0, 0, 4;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5574b89e00d0_0, 0, 4;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5574b89e00d0_0, 0, 4;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5574b89b1240;
T_4 ;
    %wait E_0x5574b8970bd0;
    %load/vec4 v0x5574b89df710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5574b89df7f0_0, 0, 32;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x5574b89c88e0_0;
    %load/vec4 v0x5574b89df8b0_0;
    %and;
    %store/vec4 v0x5574b89df7f0_0, 0, 32;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x5574b89c88e0_0;
    %load/vec4 v0x5574b89df8b0_0;
    %or;
    %store/vec4 v0x5574b89df7f0_0, 0, 32;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x5574b89c88e0_0;
    %load/vec4 v0x5574b89df8b0_0;
    %add;
    %store/vec4 v0x5574b89df7f0_0, 0, 32;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x5574b89c88e0_0;
    %load/vec4 v0x5574b89df8b0_0;
    %sub;
    %store/vec4 v0x5574b89df7f0_0, 0, 32;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x5574b89c88e0_0;
    %load/vec4 v0x5574b89df8b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %store/vec4 v0x5574b89df7f0_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x5574b89c88e0_0;
    %load/vec4 v0x5574b89df8b0_0;
    %or;
    %inv;
    %store/vec4 v0x5574b89df7f0_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5574b89e1730;
T_5 ;
    %wait E_0x5574b89e19b0;
    %load/vec4 v0x5574b89e1af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5574b89e2310_0;
    %load/vec4 v0x5574b89e2010_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x5574b89e2170, 4, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5574b89b2980;
T_6 ;
    %wait E_0x5574b89e5b20;
    %load/vec4 v0x5574b89e9ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5574b89e8380_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5574b89e9e10_0;
    %assign/vec4 v0x5574b89e8380_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5574b89b2980;
T_7 ;
    %wait E_0x5574b89e19b0;
    %vpi_call 3 157 "$display", "PC: %d", v0x5574b89e8380_0 {0 0 0};
    %jmp T_7;
    .thread T_7;
    .scope S_0x5574b89b1a00;
T_8 ;
    %vpi_call 2 18 "$dumpfile", "Processor_testbench.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5574b89ea1a0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x5574b89ea1a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.1, 5;
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x5574b89ea260, v0x5574b89ea1a0_0 > {0 0 0};
    %load/vec4 v0x5574b89ea1a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5574b89ea1a0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574b89ea020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574b89ea320_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574b89ea320_0, 0, 1;
    %pushi/vec4 20, 0, 32;
T_8.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.3, 5;
    %jmp/1 T_8.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5574b89ea020_0;
    %inv;
    %store/vec4 v0x5574b89ea020_0, 0, 1;
    %delay 10000, 0;
    %jmp T_8.2;
T_8.3 ;
    %pop/vec4 1;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5574b89b1a00;
T_9 ;
    %wait E_0x5574b89e19b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5574b89ea0c0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x5574b89ea0c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0x5574b89ea0c0_0;
    %load/vec4a v0x5574b89e68e0, 4;
    %ix/getv/s 4, v0x5574b89ea0c0_0;
    %store/vec4a v0x5574b89ea260, 4, 0;
    %load/vec4 v0x5574b89ea0c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5574b89ea0c0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "./Processor_testbench.v";
    "./Processor.v";
    "./PC/Add4.v";
    "./ALU/ALU.v";
    "./ALU/ALUControl.v";
    "./CONTROL/Control.v";
    "./DATAMEMORY/DataMemory.v";
    "./PC/Adder32.v";
    "./INSTRUCTIONMEMORY/InstructionMemory.v";
    "./MUX/regMUX.v";
    "./MUX/ALUMUX.v";
    "./MUX/beqPcMUX.v";
    "./MUX/memMUX.v";
    "./MUX/incondJMUX.v";
    "./REGISTERS/Registradores.v";
    "./PC/ShiftLeft2.v";
    "./PC/SignalExtend.v";
