$date
	Sun Oct 23 01:57:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#701815
b10101 !
1"
#701818
b10101 &
b10101 %
1$
#701819
0"
#701822
b1000000 &
b1000000 %
#701826
b100000 &
b100000 %
#701830
b10000 &
b10000 %
#701834
b1000 &
b1000 %
#701838
b100 &
b100 %
#701842
b10 &
b10 %
#701846
b1 &
1#
b1 %
#701850
b0 &
b0 %
0#
0$
#1717444
b1110 !
1"
#1717446
b1110 &
b1110 %
1$
#1717447
0"
#1717450
b111 &
b111 %
#1717454
b10110 &
b10110 %
#1717458
b1011 &
b1011 %
#1717462
b100010 &
b100010 %
#1717466
b10001 &
b10001 %
#1717470
b110100 &
b110100 %
#1717474
b11010 &
b11010 %
#1717478
b1101 &
b1101 %
#1717482
b101000 &
b101000 %
#1717486
b10100 &
b10100 %
#1717490
b1010 &
b1010 %
#1717494
b101 &
b101 %
#1717498
b10000 &
b10000 %
#1717502
b1000 &
b1000 %
#1717506
b100 &
b100 %
#1717510
b10 &
b10 %
#1717514
b1 &
b1 %
1#
#1717518
b0 &
0#
b0 %
0$
#2653591
b110 !
1"
#2653594
b110 &
b110 %
1$
#2653595
0"
#2653598
b11 &
b11 %
#2653602
b1010 &
b1010 %
#2653606
b101 &
b101 %
#2653610
b10000 &
b10000 %
#2653614
b1000 &
b1000 %
#2653618
b100 &
b100 %
#2653622
b10 &
b10 %
#2653626
b1 &
b1 %
1#
#2653630
b0 &
0#
b0 %
0$
#4500012
