###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       642084   # Number of WRITE/WRITEP commands
num_reads_done                 =      1532749   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1152805   # Number of read row buffer hits
num_read_cmds                  =      1532740   # Number of READ/READP commands
num_writes_done                =       642101   # Number of read requests issued
num_write_row_hits             =       547833   # Number of write row buffer hits
num_act_cmds                   =       479196   # Number of ACT commands
num_pre_cmds                   =       479166   # Number of PRE commands
num_ondemand_pres              =       451766   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9646983   # Cyles of rank active rank.0
rank_active_cycles.1           =      9639384   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       353017   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       360616   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2113215   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        29267   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4601   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2940   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2224   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1590   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1303   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1037   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          926   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          766   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17031   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          169   # Write cmd latency (cycles)
write_latency[20-39]           =         1667   # Write cmd latency (cycles)
write_latency[40-59]           =         1989   # Write cmd latency (cycles)
write_latency[60-79]           =         3079   # Write cmd latency (cycles)
write_latency[80-99]           =         3941   # Write cmd latency (cycles)
write_latency[100-119]         =         4716   # Write cmd latency (cycles)
write_latency[120-139]         =         5413   # Write cmd latency (cycles)
write_latency[140-159]         =         6121   # Write cmd latency (cycles)
write_latency[160-179]         =         6899   # Write cmd latency (cycles)
write_latency[180-199]         =         7641   # Write cmd latency (cycles)
write_latency[200-]            =       600449   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           14   # Read request latency (cycles)
read_latency[20-39]            =       205951   # Read request latency (cycles)
read_latency[40-59]            =       109240   # Read request latency (cycles)
read_latency[60-79]            =       119454   # Read request latency (cycles)
read_latency[80-99]            =        91069   # Read request latency (cycles)
read_latency[100-119]          =        78968   # Read request latency (cycles)
read_latency[120-139]          =        71467   # Read request latency (cycles)
read_latency[140-159]          =        62378   # Read request latency (cycles)
read_latency[160-179]          =        54473   # Read request latency (cycles)
read_latency[180-199]          =        48780   # Read request latency (cycles)
read_latency[200-]             =       690955   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.20528e+09   # Write energy
read_energy                    =  6.18001e+09   # Read energy
act_energy                     =  1.31108e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69448e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.73096e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01972e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01498e+09   # Active standby energy rank.1
average_read_latency           =       317.82   # Average read request latency (cycles)
average_interarrival           =      4.59775   # Average request interarrival latency (cycles)
total_energy                   =  2.37783e+10   # Total energy (pJ)
average_power                  =      2377.83   # Average power (mW)
average_bandwidth              =      18.5587   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       651945   # Number of WRITE/WRITEP commands
num_reads_done                 =      1522042   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1153900   # Number of read row buffer hits
num_read_cmds                  =      1522037   # Number of READ/READP commands
num_writes_done                =       651972   # Number of read requests issued
num_write_row_hits             =       554907   # Number of write row buffer hits
num_act_cmds                   =       469926   # Number of ACT commands
num_pre_cmds                   =       469896   # Number of PRE commands
num_ondemand_pres              =       442007   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9645999   # Cyles of rank active rank.0
rank_active_cycles.1           =      9644352   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       354001   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       355648   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2111622   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        30843   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4234   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2723   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2150   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1599   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1223   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1071   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          893   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          754   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16908   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          133   # Write cmd latency (cycles)
write_latency[20-39]           =         1601   # Write cmd latency (cycles)
write_latency[40-59]           =         1943   # Write cmd latency (cycles)
write_latency[60-79]           =         3138   # Write cmd latency (cycles)
write_latency[80-99]           =         3772   # Write cmd latency (cycles)
write_latency[100-119]         =         4650   # Write cmd latency (cycles)
write_latency[120-139]         =         5396   # Write cmd latency (cycles)
write_latency[140-159]         =         6195   # Write cmd latency (cycles)
write_latency[160-179]         =         7307   # Write cmd latency (cycles)
write_latency[180-199]         =         8821   # Write cmd latency (cycles)
write_latency[200-]            =       608989   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       193729   # Read request latency (cycles)
read_latency[40-59]            =       102628   # Read request latency (cycles)
read_latency[60-79]            =       114959   # Read request latency (cycles)
read_latency[80-99]            =        86196   # Read request latency (cycles)
read_latency[100-119]          =        76299   # Read request latency (cycles)
read_latency[120-139]          =        69876   # Read request latency (cycles)
read_latency[140-159]          =        60408   # Read request latency (cycles)
read_latency[160-179]          =        54050   # Read request latency (cycles)
read_latency[180-199]          =        47625   # Read request latency (cycles)
read_latency[200-]             =       716265   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.25451e+09   # Write energy
read_energy                    =  6.13685e+09   # Read energy
act_energy                     =  1.28572e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   1.6992e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.70711e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   6.0191e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01808e+09   # Active standby energy rank.1
average_read_latency           =      336.764   # Average read request latency (cycles)
average_interarrival           =      4.59961   # Average request interarrival latency (cycles)
total_energy                   =  2.37595e+10   # Total energy (pJ)
average_power                  =      2375.95   # Average power (mW)
average_bandwidth              =      18.5516   # Average bandwidth
