arch                  	circuit        	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
k6_N10_mem32K_40nm.xml	ch_intrinsics.v	313dc5e     	success   	     	765                	895                  	406                 	273                   	8           	8            	43     	99    	130        	1           	0       	3514                 	3.16149       	-676.287            	-3.16149            	40            	3637             	21                                    	3257                       	17                               	3.5838             	-756.514 	-3.5838  	0       	0       	0.2692   	0.674432  	0.750184                 	0.167393            	52232      	6224        	27564      
k6_N10_mem32K_40nm.xml	diffeq1.v      	313dc5e     	success   	     	1004               	941                  	721                 	313                   	14          	14           	50     	162   	96         	0           	5       	11271                	20.2233       	-1839.87            	-20.2233            	48            	13227            	30                                    	10170                      	25                               	21.4524            	-1930.7  	-21.4524 	0       	0       	0.344667 	1.29122   	5.22747                  	0.700945            	53668      	5128        	28228      
