// Seed: 406441551
module module_0 (
    output uwire id_0
);
  assign module_2.id_8 = 0;
  wire id_2;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1
);
  assign id_1 = -1;
  module_0 modCall_1 (id_1);
endmodule
module module_2 #(
    parameter id_12 = 32'd13,
    parameter id_15 = 32'd72,
    parameter id_4  = 32'd16,
    parameter id_6  = 32'd8
) (
    output tri0 id_0,
    output wire id_1
    , id_14,
    input tri id_2,
    input supply1 id_3,
    input supply1 _id_4,
    output tri0 id_5,
    input tri1 _id_6,
    input wire id_7,
    input wor id_8,
    input supply1 id_9,
    output wand id_10,
    input supply0 id_11,
    input tri _id_12
);
  logic [1 'd0 : 1  +  -1] _id_15;
  wire id_16;
  wire [id_12 : id_6] id_17;
  wire [id_4 : id_15] id_18;
  module_0 modCall_1 (id_5);
endmodule
