v 20130925 2
B 300 300 1200 2200 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
P 1800 2200 1500 2200 1 0 0
{
T 1500 2250 5 10 0 0 0 6 1
pintype=out
T 1442 2192 9 10 1 1 0 6 1
pinlabel=Q
T 1592 2242 5 10 0 1 0 0 1
pinnumber=1
T 1500 2250 5 10 0 0 0 6 1
pinseq=1
}
P 0 2200 300 2200 1 0 0
{
T 100 2250 5 10 0 0 0 0 1
pintype=in
T 100 2250 5 10 0 0 0 0 1
pinseq=2
T 358 2192 9 10 1 1 0 0 1
pinlabel=D
T 208 2142 5 10 0 1 0 6 1
pinnumber=2
}
P 700 0 700 300 1 0 0
{
T 750 300 5 10 0 0 270 6 1
pintype=in
T 745 500 9 10 1 1 180 0 1
pinlabel=R
T 650 205 5 10 0 1 90 6 1
pinnumber=3
T 750 300 5 10 0 0 270 6 1
pinseq=3
}
P 0 1800 300 1800 1 0 0
{
T 100 1850 5 10 0 0 0 0 1
pintype=in
T 100 1850 5 10 0 0 0 0 1
pinseq=4
T 358 1792 9 10 1 1 0 0 1
pinlabel=E1
T 208 1742 5 10 0 1 0 6 1
pinnumber=4
}
P 0 1400 300 1400 1 0 0
{
T 100 1450 5 10 0 0 0 0 1
pintype=in
T 100 1450 5 10 0 0 0 0 1
pinseq=5
T 358 1392 9 10 1 1 0 0 1
pinlabel=E0
T 208 1342 5 10 0 1 0 6 1
pinnumber=5
}
P 0 600 300 600 1 0 0
{
T 100 650 5 10 0 0 0 0 1
pintype=clk
T 100 650 5 10 0 0 0 0 1
pinseq=6
T 358 592 9 10 1 1 0 0 1
pinlabel=X
T 208 642 5 10 0 1 0 6 1
pinnumber=6
}
T 295 1195 8 10 0 0 0 0 1
net=VDD:7
T 295 995 8 10 0 0 0 0 1
net=GND:8
T 792 2008 5 16 1 1 270 0 1
device=LATE2RP
T 1292 2292 8 10 0 1 0 0 1
description=High-active D-Latch w/ 2 (or'd ) enable + asynchr. Reset
T 292 2589 5 10 1 1 0 0 1
refdes=X?
T 1892 1392 8 10 0 0 0 0 1
footprint=none
T -8 -8 8 10 0 1 0 0 1
source=LATE2SP.sch
T 600 100 9 10 0 0 0 0 1
numslots=0
