CADENCE IHNL11140
$model
adc_sar_generated/nor_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_INR0/schematic nor_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_INR0
adc_sar_generated/latch_2ck/schematic latch_2ck
adc_sar_generated/tinv_small/schematic tinv_small
adc_sar_generated/sarclkgen_static/schematic sarclkgen_static
adc_sar_generated/inv_XTOP_XSAMP0_IBUFA0/schematic inv_XTOP_XSAMP0_IBUFA0
adc_sar_generated/sarabe_dualdelay/schematic sarabe_dualdelay
adc_sar_generated/sarlogic_wret_v2_array/schematic sarlogic_wret_v2_array
adc_sar_generated/capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0/schematic capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0
adc_sar_generated/inv_XTOP_XSAMP0_IBUFA0_1/schematic inv_XTOP_XSAMP0_IBUFA0_1
adc_sar_generated/tie_wovdd/schematic tie_wovdd
adc_sar_generated/momcap_center_1x/schematic momcap_center_1x
adc_sar_generated/sarret_wckbuf/schematic sarret_wckbuf
adc_sar_generated/nand/schematic nand
adc_sar_generated/inv_XTOP_XSAMP0_IBUFB0/schematic inv_XTOP_XSAMP0_IBUFB0
adc_sar_generated/sarfsm/schematic sarfsm
adc_sar_generated/inv_XTOP_XSAMP0_IBUFB0_1/schematic inv_XTOP_XSAMP0_IBUFB0_1
adc_sar_generated/sarclkdelay_compact_dual/schematic sarclkdelay_compact_dual
adc_sar_generated/capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_1/schematic capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_1
adc_sar_generated/dff_rsth/schematic dff_rsth
adc_sar_generated/nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0/schematic nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0
adc_sar_generated/latch/schematic latch
BAG_prim/nmos4_fast/schematic nmos4_fast
adc_sar_generated/capdrv_nsw/schematic capdrv_nsw
adc_sar_generated/inv_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_IBUF0/schematic inv_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_IBUF0
adc_sar_generated/capdrv_nsw_array/schematic capdrv_nsw_array
adc_sar_generated/tie/schematic tie
adc_sar_generated/sarclkdelayslice_compact/schematic sarclkdelayslice_compact
adc_sar_generated/nsw_wovdd/schematic nsw_wovdd
adc_sar_generated/sarretslice/schematic sarretslice
adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV5/schematic inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV5
BAG_prim/pmos4_ulvt/schematic pmos4_ulvt
adc_sar_generated/mux2to1/schematic mux2to1
adc_sar_generated/nor/schematic nor
BAG_prim/pmos4_fast/schematic pmos4_fast
adc_sar_generated/oai22_skewed/schematic oai22_skewed
adc_sar_generated/sarlogic_wret_v2/schematic sarlogic_wret_v2
adc_sar_generated/sar_wsamp/schematic sar_wsamp
adc_sar_generated/sar/schematic sar
adc_sar_generated/tinv_XTOP_ISAR0_IABE0_ISARFSM0_I1_I0/schematic tinv_XTOP_ISAR0_IABE0_ISARFSM0_I1_I0
adc_sar_generated/sarclkgen_core_static2/schematic sarclkgen_core_static2
adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8B/schematic inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8B
adc_sar_generated/nand_XTOP_ISAR0_IABE0_ISARFSM0_I1_I1/schematic nand_XTOP_ISAR0_IABE0_ISARFSM0_I1_I1
adc_sar_generated/sarafe_nsw/schematic sarafe_nsw
adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8/schematic inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8
adc_sar_generated/inv/schematic inv
BAG_prim/nmos4_ulvt/schematic nmos4_ulvt
adc_sar_generated/capdac/schematic capdac
adc_sar_generated/tinv/schematic tinv
adc_sar_generated/salatch_pmos/schematic salatch_pmos
adc_sar_generated/sarsamp/schematic sarsamp
adc_sar_generated/nsw_wovdd_XTOP_XSAMP0_ISWN0/schematic nsw_wovdd_XTOP_XSAMP0_ISWN0
adc_sar_generated/nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0_1/schematic nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0_1
$endmodel
$net
$endnet
$param
$endparam
