
//input ports
add mapped point clk clk
add mapped point start start
add mapped point dividend[3] dividend[3]
add mapped point dividend[2] dividend[2]
add mapped point dividend[1] dividend[1]
add mapped point dividend[0] dividend[0]
add mapped point divisor[3] divisor[3]
add mapped point divisor[2] divisor[2]
add mapped point divisor[1] divisor[1]
add mapped point divisor[0] divisor[0]

//output ports
add mapped point done done
add mapped point quotient[3] quotient[3]
add mapped point quotient[2] quotient[2]
add mapped point quotient[1] quotient[1]
add mapped point quotient[0] quotient[0]
add mapped point remainder[3] remainder[3]
add mapped point remainder[2] remainder[2]
add mapped point remainder[1] remainder[1]
add mapped point remainder[0] remainder[0]

//inout ports




//Sequential Pins
add mapped point quotient[3]/q quotient_reg[3]/Q 
add mapped point quotient[2]/q quotient_reg[2]/Q 
add mapped point long_remainder[7]/q long_remainder_reg[7]/Q 
add mapped point quotient[1]/q quotient_reg[1]/Q 
add mapped point quotient[0]/q quotient_reg[0]/Q 
add mapped point long_remainder[3]/q long_remainder_reg[3]/Q 
add mapped point long_remainder[2]/q long_remainder_reg[2]/Q 
add mapped point long_remainder[1]/q long_remainder_reg[1]/Q 
add mapped point long_remainder[0]/q long_remainder_reg[0]/Q 
add mapped point iteration[2]/q iteration_reg[2]/Q 
add mapped point long_remainder[6]/q long_remainder_reg[6]/Q 
add mapped point long_remainder[5]/q long_remainder_reg[5]/Q 
add mapped point long_remainder[4]/q long_remainder_reg[4]/Q 
add mapped point iteration[1]/q iteration_reg[1]/Q 
add mapped point iteration[0]/q iteration_reg[0]/Q 



//Black Boxes



//Empty Modules as Blackboxes
