###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Thu Mar 23 00:36:16 2023
#  Design:            system_top
#  Command:           timeDesign -postRoute -pathReports -slackReports -numPaths 50 -prefix system_top_postRoute -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin U_ALU/ALU_result_reg[0]/CK 
Endpoint:   U_ALU/ALU_result_reg[0]/D          (v) checked with trailing edge 
of 'ALU_CLK'
Beginpoint: U_register_file/memory_reg[1][5]/Q (^) triggered by trailing edge 
of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.649
- Setup                         0.458
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.991
- Arrival Time                 34.885
= Slack Time                    2.106
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   14.106 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   14.107 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   14.143 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   14.144 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   14.172 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   14.172 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   14.333 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   14.333 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   14.475 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   14.476 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   14.561 | 
     | multiplexed_reference_clk__L3_I2/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.003 |  12.458 |   14.564 | 
     | multiplexed_reference_clk__L3_I2/Y  |  ^   | multiplexed_reference_clk__L3_N2 | CLKINVX40M | 0.097 |  12.555 |   14.661 | 
     | U_register_file/memory_reg[1][5]/CK |  ^   | multiplexed_reference_clk__L3_N2 | SDFFRQX1M  | 0.004 |  12.559 |   14.665 | 
     | U_register_file/memory_reg[1][5]/Q  |  ^   | ALU_operand_B[5]                 | SDFFRQX1M  | 0.780 |  13.339 |   15.445 | 
     | U_ALU/U70/A                         |  ^   | ALU_operand_B[5]                 | INVX2M     | 0.001 |  13.340 |   15.445 | 
     | U_ALU/U70/Y                         |  v   | U_ALU/n311                       | INVX2M     | 0.413 |  13.753 |   15.859 | 
     | U_ALU/U91/C                         |  v   | U_ALU/n311                       | NAND3XLM   | 0.000 |  13.753 |   15.859 | 
     | U_ALU/U91/Y                         |  ^   | U_ALU/n70                        | NAND3XLM   | 0.253 |  14.006 |   16.112 | 
     | U_ALU/U92/B                         |  ^   | U_ALU/n70                        | NOR2XLM    | 0.000 |  14.006 |   16.112 | 
     | U_ALU/U92/Y                         |  v   | U_ALU/n52                        | NOR2XLM    | 0.155 |  14.161 |   16.267 | 
     | U_ALU/U93/B                         |  v   | U_ALU/n52                        | NAND2XLM   | 0.000 |  14.161 |   16.267 | 
     | U_ALU/U93/Y                         |  ^   | U_ALU/n42                        | NAND2XLM   | 0.259 |  14.420 |   16.526 | 
     | U_ALU/U94/A                         |  ^   | U_ALU/n42                        | NOR2XLM    | 0.000 |  14.420 |   16.526 | 
     | U_ALU/U94/Y                         |  v   | U_ALU/n252                       | NOR2XLM    | 0.167 |  14.587 |   16.693 | 
     | U_ALU/U95/B0N                       |  v   | U_ALU/n252                       | AOI21BXLM  | 0.000 |  14.587 |   16.693 | 
     | U_ALU/U95/Y                         |  v   | U_ALU/n40                        | AOI21BXLM  | 0.255 |  14.842 |   16.948 | 
     | U_ALU/U96/B0                        |  v   | U_ALU/n40                        | OAI21XLM   | 0.000 |  14.842 |   16.948 | 
     | U_ALU/U96/Y                         |  ^   | U_ALU/n38                        | OAI21XLM   | 0.168 |  15.010 |   17.116 | 
     | U_ALU/U133/A1                       |  ^   | U_ALU/n38                        | OAI21XLM   | 0.000 |  15.010 |   17.116 | 
     | U_ALU/U133/Y                        |  v   | U_ALU/n49                        | OAI21XLM   | 0.332 |  15.342 |   17.448 | 
     | U_ALU/U134/C1                       |  v   | U_ALU/n49                        | AOI222XLM  | 0.000 |  15.342 |   17.448 | 
     | U_ALU/U134/Y                        |  ^   | U_ALU/n39                        | AOI222XLM  | 0.648 |  15.990 |   18.096 | 
     | U_ALU/U135/B0                       |  ^   | U_ALU/n39                        | OAI21XLM   | 0.000 |  15.990 |   18.096 | 
     | U_ALU/U135/Y                        |  v   | U_ALU/n43                        | OAI21XLM   | 0.269 |  16.259 |   18.364 | 
     | U_ALU/U138/B1                       |  v   | U_ALU/n43                        | AOI221X1M  | 0.000 |  16.259 |   18.364 | 
     | U_ALU/U138/Y                        |  ^   | U_ALU/n236                       | AOI221X1M  | 0.689 |  16.948 |   19.054 | 
     | U_ALU/U139/A                        |  ^   | U_ALU/n236                       | INVXLM     | 0.000 |  16.948 |   19.054 | 
     | U_ALU/U139/Y                        |  v   | U_ALU/n46                        | INVXLM     | 0.245 |  17.193 |   19.299 | 
     | U_ALU/U143/C0                       |  v   | U_ALU/n46                        | AOI221XLM  | 0.000 |  17.193 |   19.299 | 
     | U_ALU/U143/Y                        |  ^   | U_ALU/n50                        | AOI221XLM  | 0.385 |  17.578 |   19.684 | 
     | U_ALU/U144/A                        |  ^   | U_ALU/n50                        | XOR2XLM    | 0.000 |  17.578 |   19.684 | 
     | U_ALU/U144/Y                        |  v   | U_ALU/n59                        | XOR2XLM    | 0.277 |  17.855 |   19.960 | 
     | U_ALU/U146/C1                       |  v   | U_ALU/n59                        | AOI222XLM  | 0.000 |  17.855 |   19.961 | 
     | U_ALU/U146/Y                        |  ^   | U_ALU/n54                        | AOI222XLM  | 0.771 |  18.626 |   20.732 | 
     | U_ALU/U147/A1                       |  ^   | U_ALU/n54                        | AO21XLM    | 0.000 |  18.626 |   20.732 | 
     | U_ALU/U147/Y                        |  ^   | U_ALU/n53                        | AO21XLM    | 0.279 |  18.905 |   21.011 | 
     | U_ALU/U24/B0                        |  ^   | U_ALU/n53                        | OAI211X2M  | 0.000 |  18.905 |   21.011 | 
     | U_ALU/U24/Y                         |  v   | U_ALU/n242                       | OAI211X2M  | 0.243 |  19.149 |   21.255 | 
     | U_ALU/U159/A2                       |  v   | U_ALU/n242                       | OAI31XLM   | 0.000 |  19.149 |   21.255 | 
     | U_ALU/U159/Y                        |  ^   | U_ALU/n84                        | OAI31XLM   | 0.627 |  19.776 |   21.882 | 
     | U_ALU/U161/B0                       |  ^   | U_ALU/n84                        | AOI22XLM   | 0.000 |  19.776 |   21.882 | 
     | U_ALU/U161/Y                        |  v   | U_ALU/n76                        | AOI22XLM   | 0.322 |  20.098 |   22.204 | 
     | U_ALU/U171/CI                       |  v   | U_ALU/n76                        | ADDFXLM    | 0.000 |  20.098 |   22.204 | 
     | U_ALU/U171/CO                       |  v   | U_ALU/n73                        | ADDFXLM    | 0.474 |  20.572 |   22.678 | 
     | U_ALU/U19/C0                        |  v   | U_ALU/n73                        | AOI222XLM  | 0.000 |  20.572 |   22.678 | 
     | U_ALU/U19/Y                         |  ^   | U_ALU/n68                        | AOI222XLM  | 0.550 |  21.122 |   23.228 | 
     | U_ALU/U164/B0                       |  ^   | U_ALU/n68                        | OAI21XLM   | 0.000 |  21.122 |   23.228 | 
     | U_ALU/U164/Y                        |  v   | U_ALU/n71                        | OAI21XLM   | 0.243 |  21.365 |   23.471 | 
     | U_ALU/U166/B1                       |  v   | U_ALU/n71                        | AOI221XLM  | 0.000 |  21.365 |   23.471 | 
     | U_ALU/U166/Y                        |  ^   | U_ALU/n334                       | AOI221XLM  | 0.817 |  22.182 |   24.288 | 
     | U_ALU/U167/A                        |  ^   | U_ALU/n334                       | INVXLM     | 0.000 |  22.182 |   24.288 | 
     | U_ALU/U167/Y                        |  v   | U_ALU/n85                        | INVXLM     | 0.427 |  22.610 |   24.716 | 
     | U_ALU/U176/A0                       |  v   | U_ALU/n85                        | OAI31XLM   | 0.000 |  22.610 |   24.716 | 
     | U_ALU/U176/Y                        |  ^   | U_ALU/n105                       | OAI31XLM   | 0.669 |  23.279 |   25.385 | 
     | U_ALU/U178/B1                       |  ^   | U_ALU/n105                       | OAI2BB2XLM | 0.000 |  23.279 |   25.385 | 
     | U_ALU/U178/Y                        |  v   | U_ALU/n86                        | OAI2BB2XLM | 0.269 |  23.548 |   25.654 | 
     | U_ALU/U179/B                        |  v   | U_ALU/n86                        | NOR2XLM    | 0.000 |  23.548 |   25.654 | 
     | U_ALU/U179/Y                        |  ^   | U_ALU/n111                       | NOR2XLM    | 0.350 |  23.898 |   26.004 | 
     | U_ALU/U184/A0                       |  ^   | U_ALU/n111                       | OAI21XLM   | 0.000 |  23.898 |   26.004 | 
     | U_ALU/U184/Y                        |  v   | U_ALU/n87                        | OAI21XLM   | 0.205 |  24.104 |   26.209 | 
     | U_ALU/U185/B                        |  v   | U_ALU/n87                        | NOR2XLM    | 0.000 |  24.104 |   26.209 | 
     | U_ALU/U185/Y                        |  ^   | U_ALU/n113                       | NOR2XLM    | 0.267 |  24.371 |   26.477 | 
     | U_ALU/U187/A1                       |  ^   | U_ALU/n113                       | OAI21XLM   | 0.000 |  24.371 |   26.477 | 
     | U_ALU/U187/Y                        |  v   | U_ALU/n94                        | OAI21XLM   | 0.285 |  24.656 |   26.761 | 
     | U_ALU/U190/C0                       |  v   | U_ALU/n94                        | AOI222XLM  | 0.000 |  24.656 |   26.761 | 
     | U_ALU/U190/Y                        |  ^   | U_ALU/n90                        | AOI222XLM  | 0.554 |  25.210 |   27.316 | 
     | U_ALU/U191/B0                       |  ^   | U_ALU/n90                        | AOI21XLM   | 0.000 |  25.210 |   27.316 | 
     | U_ALU/U191/Y                        |  v   | U_ALU/n91                        | AOI21XLM   | 0.158 |  25.368 |   27.474 | 
     | U_ALU/U192/C0                       |  v   | U_ALU/n91                        | AOI211X2M  | 0.000 |  25.368 |   27.474 | 
     | U_ALU/U192/Y                        |  ^   | U_ALU/n352                       | AOI211X2M  | 0.506 |  25.874 |   27.980 | 
     | U_ALU/U198/A                        |  ^   | U_ALU/n352                       | INVXLM     | 0.000 |  25.874 |   27.980 | 
     | U_ALU/U198/Y                        |  v   | U_ALU/n117                       | INVXLM     | 0.317 |  26.191 |   28.297 | 
     | U_ALU/U200/A0                       |  v   | U_ALU/n117                       | OAI31XLM   | 0.000 |  26.191 |   28.297 | 
     | U_ALU/U200/Y                        |  ^   | U_ALU/n151                       | OAI31XLM   | 0.613 |  26.804 |   28.910 | 
     | U_ALU/U201/B1                       |  ^   | U_ALU/n151                       | OAI2BB2XLM | 0.000 |  26.804 |   28.910 | 
     | U_ALU/U201/Y                        |  v   | U_ALU/n106                       | OAI2BB2XLM | 0.241 |  27.045 |   29.151 | 
     | U_ALU/U202/B                        |  v   | U_ALU/n106                       | NOR2XLM    | 0.000 |  27.045 |   29.151 | 
     | U_ALU/U202/Y                        |  ^   | U_ALU/n143                       | NOR2XLM    | 0.281 |  27.326 |   29.431 | 
     | U_ALU/U207/A0                       |  ^   | U_ALU/n143                       | OAI21XLM   | 0.000 |  27.326 |   29.431 | 
     | U_ALU/U207/Y                        |  v   | U_ALU/n112                       | OAI21XLM   | 0.201 |  27.527 |   29.632 | 
     | U_ALU/U10/B                         |  v   | U_ALU/n112                       | NOR2XLM    | 0.000 |  27.527 |   29.632 | 
     | U_ALU/U10/Y                         |  ^   | U_ALU/n142                       | NOR2XLM    | 0.350 |  27.876 |   29.982 | 
     | U_ALU/U212/A0                       |  ^   | U_ALU/n142                       | OAI21XLM   | 0.000 |  27.876 |   29.982 | 
     | U_ALU/U212/Y                        |  v   | U_ALU/n164                       | OAI21XLM   | 0.292 |  28.169 |   30.275 | 
     | U_ALU/U215/C0                       |  v   | U_ALU/n164                       | AOI222XLM  | 0.000 |  28.169 |   30.275 | 
     | U_ALU/U215/Y                        |  ^   | U_ALU/n131                       | AOI222XLM  | 0.752 |  28.921 |   31.027 | 
     | U_ALU/U216/C0                       |  ^   | U_ALU/n131                       | AOI222XLM  | 0.000 |  28.921 |   31.027 | 
     | U_ALU/U216/Y                        |  v   | U_ALU/n119                       | AOI222XLM  | 0.419 |  29.340 |   31.446 | 
     | U_ALU/U218/A                        |  v   | U_ALU/n119                       | OR2X1M     | 0.000 |  29.340 |   31.446 | 
     | U_ALU/U218/Y                        |  v   | U_ALU/n120                       | OR2X1M     | 0.338 |  29.679 |   31.785 | 
     | U_ALU/U219/A1                       |  v   | U_ALU/n120                       | AOI221X1M  | 0.000 |  29.679 |   31.785 | 
     | U_ALU/U219/Y                        |  ^   | U_ALU/n175                       | AOI221X1M  | 0.654 |  30.333 |   32.438 | 
     | U_ALU/U220/A                        |  ^   | U_ALU/n175                       | INVXLM     | 0.000 |  30.333 |   32.439 | 
     | U_ALU/U220/Y                        |  v   | U_ALU/n152                       | INVXLM     | 0.392 |  30.725 |   32.830 | 
     | U_ALU/U240/B                        |  v   | U_ALU/n152                       | NOR2XLM    | 0.000 |  30.725 |   32.831 | 
     | U_ALU/U240/Y                        |  ^   | U_ALU/n155                       | NOR2XLM    | 0.304 |  31.029 |   33.135 | 
     | U_ALU/U6/B1                         |  ^   | U_ALU/n155                       | AOI22XLM   | 0.000 |  31.029 |   33.135 | 
     | U_ALU/U6/Y                          |  v   | U_ALU/n154                       | AOI22XLM   | 0.181 |  31.210 |   33.316 | 
     | U_ALU/U241/B0                       |  v   | U_ALU/n154                       | OAI21XLM   | 0.000 |  31.210 |   33.316 | 
     | U_ALU/U241/Y                        |  ^   | U_ALU/n156                       | OAI21XLM   | 0.160 |  31.371 |   33.477 | 
     | U_ALU/U242/B0                       |  ^   | U_ALU/n156                       | OAI21XLM   | 0.000 |  31.371 |   33.477 | 
     | U_ALU/U242/Y                        |  v   | U_ALU/n158                       | OAI21XLM   | 0.203 |  31.573 |   33.679 | 
     | U_ALU/U243/C1                       |  v   | U_ALU/n158                       | AOI222XLM  | 0.000 |  31.573 |   33.679 | 
     | U_ALU/U243/Y                        |  ^   | U_ALU/n160                       | AOI222XLM  | 0.680 |  32.253 |   34.359 | 
     | U_ALU/U244/C1                       |  ^   | U_ALU/n160                       | AOI222XLM  | 0.000 |  32.253 |   34.359 | 
     | U_ALU/U244/Y                        |  v   | U_ALU/n162                       | AOI222XLM  | 0.311 |  32.564 |   34.670 | 
     | U_ALU/U245/C1                       |  v   | U_ALU/n162                       | AOI222XLM  | 0.000 |  32.564 |   34.670 | 
     | U_ALU/U245/Y                        |  ^   | U_ALU/n171                       | AOI222XLM  | 0.662 |  33.227 |   35.333 | 
     | U_ALU/U251/C0                       |  ^   | U_ALU/n171                       | AOI222XLM  | 0.000 |  33.227 |   35.333 | 
     | U_ALU/U251/Y                        |  v   | U_ALU/n172                       | AOI222XLM  | 0.381 |  33.608 |   35.714 | 
     | U_ALU/U252/C1                       |  v   | U_ALU/n172                       | AOI222XLM  | 0.000 |  33.608 |   35.714 | 
     | U_ALU/U252/Y                        |  ^   | U_ALU/n174                       | AOI222XLM  | 0.595 |  34.202 |   36.308 | 
     | U_ALU/U253/B0                       |  ^   | U_ALU/n174                       | OAI31XLM   | 0.000 |  34.202 |   36.308 | 
     | U_ALU/U253/Y                        |  v   | U_ALU/n176                       | OAI31XLM   | 0.202 |  34.404 |   36.510 | 
     | U_ALU/U254/B0                       |  v   | U_ALU/n176                       | OAI2BB1XLM | 0.000 |  34.404 |   36.510 | 
     | U_ALU/U254/Y                        |  ^   | U_ALU/n223                       | OAI2BB1XLM | 0.224 |  34.628 |   36.734 | 
     | U_ALU/U294/A0                       |  ^   | U_ALU/n223                       | OAI211XLM  | 0.000 |  34.628 |   36.734 | 
     | U_ALU/U294/Y                        |  v   | U_ALU/N179                       | OAI211XLM  | 0.257 |  34.885 |   36.991 | 
     | U_ALU/ALU_result_reg[0]/D           |  v   | U_ALU/N179                       | SDFFRQX1M  | 0.000 |  34.885 |   36.991 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |    9.894 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |    9.895 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.037 |  12.037 |    9.931 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |    9.932 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |    9.960 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.067 |    9.961 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.161 |  12.227 |   10.121 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.227 |   10.122 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.142 |  12.369 |   10.263 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.370 |   10.265 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.504 |   10.398 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.504 |   10.398 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.504 |   10.398 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.145 |  12.649 |   10.543 | 
     | U_ALU/ALU_result_reg[0]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.649 |   10.543 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U_ALU/ALU_result_reg[1]/CK 
Endpoint:   U_ALU/ALU_result_reg[1]/D          (^) checked with trailing edge 
of 'ALU_CLK'
Beginpoint: U_register_file/memory_reg[1][5]/Q (^) triggered by trailing edge 
of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.649
- Setup                         0.294
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                37.155
- Arrival Time                 31.472
= Slack Time                    5.683
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   17.683 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   17.684 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   17.720 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   17.721 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   17.749 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   17.749 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   17.910 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   17.910 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   18.052 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   18.053 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   18.138 | 
     | multiplexed_reference_clk__L3_I2/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.003 |  12.458 |   18.141 | 
     | multiplexed_reference_clk__L3_I2/Y  |  ^   | multiplexed_reference_clk__L3_N2 | CLKINVX40M | 0.097 |  12.555 |   18.238 | 
     | U_register_file/memory_reg[1][5]/CK |  ^   | multiplexed_reference_clk__L3_N2 | SDFFRQX1M  | 0.004 |  12.559 |   18.242 | 
     | U_register_file/memory_reg[1][5]/Q  |  ^   | ALU_operand_B[5]                 | SDFFRQX1M  | 0.780 |  13.339 |   19.022 | 
     | U_ALU/U70/A                         |  ^   | ALU_operand_B[5]                 | INVX2M     | 0.001 |  13.340 |   19.023 | 
     | U_ALU/U70/Y                         |  v   | U_ALU/n311                       | INVX2M     | 0.413 |  13.753 |   19.436 | 
     | U_ALU/U91/C                         |  v   | U_ALU/n311                       | NAND3XLM   | 0.000 |  13.753 |   19.436 | 
     | U_ALU/U91/Y                         |  ^   | U_ALU/n70                        | NAND3XLM   | 0.253 |  14.006 |   19.689 | 
     | U_ALU/U92/B                         |  ^   | U_ALU/n70                        | NOR2XLM    | 0.000 |  14.006 |   19.689 | 
     | U_ALU/U92/Y                         |  v   | U_ALU/n52                        | NOR2XLM    | 0.155 |  14.161 |   19.844 | 
     | U_ALU/U93/B                         |  v   | U_ALU/n52                        | NAND2XLM   | 0.000 |  14.161 |   19.844 | 
     | U_ALU/U93/Y                         |  ^   | U_ALU/n42                        | NAND2XLM   | 0.259 |  14.420 |   20.103 | 
     | U_ALU/U94/A                         |  ^   | U_ALU/n42                        | NOR2XLM    | 0.000 |  14.420 |   20.103 | 
     | U_ALU/U94/Y                         |  v   | U_ALU/n252                       | NOR2XLM    | 0.167 |  14.587 |   20.270 | 
     | U_ALU/U95/B0N                       |  v   | U_ALU/n252                       | AOI21BXLM  | 0.000 |  14.587 |   20.270 | 
     | U_ALU/U95/Y                         |  v   | U_ALU/n40                        | AOI21BXLM  | 0.255 |  14.842 |   20.525 | 
     | U_ALU/U96/B0                        |  v   | U_ALU/n40                        | OAI21XLM   | 0.000 |  14.842 |   20.525 | 
     | U_ALU/U96/Y                         |  ^   | U_ALU/n38                        | OAI21XLM   | 0.168 |  15.010 |   20.693 | 
     | U_ALU/U133/A1                       |  ^   | U_ALU/n38                        | OAI21XLM   | 0.000 |  15.010 |   20.693 | 
     | U_ALU/U133/Y                        |  v   | U_ALU/n49                        | OAI21XLM   | 0.332 |  15.342 |   21.025 | 
     | U_ALU/U134/C1                       |  v   | U_ALU/n49                        | AOI222XLM  | 0.000 |  15.342 |   21.025 | 
     | U_ALU/U134/Y                        |  ^   | U_ALU/n39                        | AOI222XLM  | 0.648 |  15.990 |   21.673 | 
     | U_ALU/U135/B0                       |  ^   | U_ALU/n39                        | OAI21XLM   | 0.000 |  15.990 |   21.673 | 
     | U_ALU/U135/Y                        |  v   | U_ALU/n43                        | OAI21XLM   | 0.269 |  16.258 |   21.941 | 
     | U_ALU/U138/B1                       |  v   | U_ALU/n43                        | AOI221X1M  | 0.000 |  16.258 |   21.941 | 
     | U_ALU/U138/Y                        |  ^   | U_ALU/n236                       | AOI221X1M  | 0.689 |  16.948 |   22.631 | 
     | U_ALU/U139/A                        |  ^   | U_ALU/n236                       | INVXLM     | 0.000 |  16.948 |   22.631 | 
     | U_ALU/U139/Y                        |  v   | U_ALU/n46                        | INVXLM     | 0.245 |  17.193 |   22.876 | 
     | U_ALU/U143/C0                       |  v   | U_ALU/n46                        | AOI221XLM  | 0.000 |  17.193 |   22.876 | 
     | U_ALU/U143/Y                        |  ^   | U_ALU/n50                        | AOI221XLM  | 0.385 |  17.578 |   23.261 | 
     | U_ALU/U144/A                        |  ^   | U_ALU/n50                        | XOR2XLM    | 0.000 |  17.578 |   23.261 | 
     | U_ALU/U144/Y                        |  v   | U_ALU/n59                        | XOR2XLM    | 0.277 |  17.855 |   23.538 | 
     | U_ALU/U146/C1                       |  v   | U_ALU/n59                        | AOI222XLM  | 0.000 |  17.855 |   23.538 | 
     | U_ALU/U146/Y                        |  ^   | U_ALU/n54                        | AOI222XLM  | 0.771 |  18.626 |   24.309 | 
     | U_ALU/U147/A1                       |  ^   | U_ALU/n54                        | AO21XLM    | 0.000 |  18.626 |   24.309 | 
     | U_ALU/U147/Y                        |  ^   | U_ALU/n53                        | AO21XLM    | 0.279 |  18.905 |   24.588 | 
     | U_ALU/U24/B0                        |  ^   | U_ALU/n53                        | OAI211X2M  | 0.000 |  18.905 |   24.588 | 
     | U_ALU/U24/Y                         |  v   | U_ALU/n242                       | OAI211X2M  | 0.243 |  19.149 |   24.832 | 
     | U_ALU/U159/A2                       |  v   | U_ALU/n242                       | OAI31XLM   | 0.000 |  19.149 |   24.832 | 
     | U_ALU/U159/Y                        |  ^   | U_ALU/n84                        | OAI31XLM   | 0.627 |  19.776 |   25.459 | 
     | U_ALU/U161/B0                       |  ^   | U_ALU/n84                        | AOI22XLM   | 0.000 |  19.776 |   25.459 | 
     | U_ALU/U161/Y                        |  v   | U_ALU/n76                        | AOI22XLM   | 0.322 |  20.098 |   25.781 | 
     | U_ALU/U171/CI                       |  v   | U_ALU/n76                        | ADDFXLM    | 0.000 |  20.098 |   25.781 | 
     | U_ALU/U171/CO                       |  v   | U_ALU/n73                        | ADDFXLM    | 0.474 |  20.572 |   26.255 | 
     | U_ALU/U19/C0                        |  v   | U_ALU/n73                        | AOI222XLM  | 0.000 |  20.572 |   26.255 | 
     | U_ALU/U19/Y                         |  ^   | U_ALU/n68                        | AOI222XLM  | 0.550 |  21.122 |   26.805 | 
     | U_ALU/U164/B0                       |  ^   | U_ALU/n68                        | OAI21XLM   | 0.000 |  21.122 |   26.805 | 
     | U_ALU/U164/Y                        |  v   | U_ALU/n71                        | OAI21XLM   | 0.243 |  21.365 |   27.048 | 
     | U_ALU/U166/B1                       |  v   | U_ALU/n71                        | AOI221XLM  | 0.000 |  21.365 |   27.048 | 
     | U_ALU/U166/Y                        |  ^   | U_ALU/n334                       | AOI221XLM  | 0.817 |  22.182 |   27.865 | 
     | U_ALU/U167/A                        |  ^   | U_ALU/n334                       | INVXLM     | 0.000 |  22.182 |   27.865 | 
     | U_ALU/U167/Y                        |  v   | U_ALU/n85                        | INVXLM     | 0.427 |  22.610 |   28.293 | 
     | U_ALU/U176/A0                       |  v   | U_ALU/n85                        | OAI31XLM   | 0.000 |  22.610 |   28.293 | 
     | U_ALU/U176/Y                        |  ^   | U_ALU/n105                       | OAI31XLM   | 0.669 |  23.279 |   28.962 | 
     | U_ALU/U178/B1                       |  ^   | U_ALU/n105                       | OAI2BB2XLM | 0.000 |  23.279 |   28.962 | 
     | U_ALU/U178/Y                        |  v   | U_ALU/n86                        | OAI2BB2XLM | 0.269 |  23.548 |   29.231 | 
     | U_ALU/U179/B                        |  v   | U_ALU/n86                        | NOR2XLM    | 0.000 |  23.548 |   29.231 | 
     | U_ALU/U179/Y                        |  ^   | U_ALU/n111                       | NOR2XLM    | 0.350 |  23.898 |   29.581 | 
     | U_ALU/U184/A0                       |  ^   | U_ALU/n111                       | OAI21XLM   | 0.000 |  23.898 |   29.581 | 
     | U_ALU/U184/Y                        |  v   | U_ALU/n87                        | OAI21XLM   | 0.205 |  24.103 |   29.786 | 
     | U_ALU/U185/B                        |  v   | U_ALU/n87                        | NOR2XLM    | 0.000 |  24.103 |   29.786 | 
     | U_ALU/U185/Y                        |  ^   | U_ALU/n113                       | NOR2XLM    | 0.267 |  24.371 |   30.054 | 
     | U_ALU/U187/A1                       |  ^   | U_ALU/n113                       | OAI21XLM   | 0.000 |  24.371 |   30.054 | 
     | U_ALU/U187/Y                        |  v   | U_ALU/n94                        | OAI21XLM   | 0.285 |  24.655 |   30.338 | 
     | U_ALU/U190/C0                       |  v   | U_ALU/n94                        | AOI222XLM  | 0.000 |  24.655 |   30.338 | 
     | U_ALU/U190/Y                        |  ^   | U_ALU/n90                        | AOI222XLM  | 0.554 |  25.210 |   30.893 | 
     | U_ALU/U191/B0                       |  ^   | U_ALU/n90                        | AOI21XLM   | 0.000 |  25.210 |   30.893 | 
     | U_ALU/U191/Y                        |  v   | U_ALU/n91                        | AOI21XLM   | 0.158 |  25.368 |   31.051 | 
     | U_ALU/U192/C0                       |  v   | U_ALU/n91                        | AOI211X2M  | 0.000 |  25.368 |   31.051 | 
     | U_ALU/U192/Y                        |  ^   | U_ALU/n352                       | AOI211X2M  | 0.506 |  25.874 |   31.557 | 
     | U_ALU/U198/A                        |  ^   | U_ALU/n352                       | INVXLM     | 0.000 |  25.874 |   31.557 | 
     | U_ALU/U198/Y                        |  v   | U_ALU/n117                       | INVXLM     | 0.317 |  26.191 |   31.874 | 
     | U_ALU/U200/A0                       |  v   | U_ALU/n117                       | OAI31XLM   | 0.000 |  26.191 |   31.874 | 
     | U_ALU/U200/Y                        |  ^   | U_ALU/n151                       | OAI31XLM   | 0.613 |  26.804 |   32.487 | 
     | U_ALU/U201/B1                       |  ^   | U_ALU/n151                       | OAI2BB2XLM | 0.000 |  26.804 |   32.487 | 
     | U_ALU/U201/Y                        |  v   | U_ALU/n106                       | OAI2BB2XLM | 0.241 |  27.045 |   32.728 | 
     | U_ALU/U202/B                        |  v   | U_ALU/n106                       | NOR2XLM    | 0.000 |  27.045 |   32.728 | 
     | U_ALU/U202/Y                        |  ^   | U_ALU/n143                       | NOR2XLM    | 0.281 |  27.326 |   33.009 | 
     | U_ALU/U207/A0                       |  ^   | U_ALU/n143                       | OAI21XLM   | 0.000 |  27.326 |   33.009 | 
     | U_ALU/U207/Y                        |  v   | U_ALU/n112                       | OAI21XLM   | 0.201 |  27.527 |   33.210 | 
     | U_ALU/U10/B                         |  v   | U_ALU/n112                       | NOR2XLM    | 0.000 |  27.527 |   33.210 | 
     | U_ALU/U10/Y                         |  ^   | U_ALU/n142                       | NOR2XLM    | 0.350 |  27.876 |   33.559 | 
     | U_ALU/U212/A0                       |  ^   | U_ALU/n142                       | OAI21XLM   | 0.000 |  27.876 |   33.559 | 
     | U_ALU/U212/Y                        |  v   | U_ALU/n164                       | OAI21XLM   | 0.292 |  28.169 |   33.852 | 
     | U_ALU/U215/C0                       |  v   | U_ALU/n164                       | AOI222XLM  | 0.000 |  28.169 |   33.852 | 
     | U_ALU/U215/Y                        |  ^   | U_ALU/n131                       | AOI222XLM  | 0.752 |  28.921 |   34.604 | 
     | U_ALU/U216/C0                       |  ^   | U_ALU/n131                       | AOI222XLM  | 0.000 |  28.921 |   34.604 | 
     | U_ALU/U216/Y                        |  v   | U_ALU/n119                       | AOI222XLM  | 0.419 |  29.340 |   35.023 | 
     | U_ALU/U218/A                        |  v   | U_ALU/n119                       | OR2X1M     | 0.000 |  29.340 |   35.023 | 
     | U_ALU/U218/Y                        |  v   | U_ALU/n120                       | OR2X1M     | 0.338 |  29.679 |   35.362 | 
     | U_ALU/U219/A1                       |  v   | U_ALU/n120                       | AOI221X1M  | 0.000 |  29.679 |   35.362 | 
     | U_ALU/U219/Y                        |  ^   | U_ALU/n175                       | AOI221X1M  | 0.654 |  30.333 |   36.016 | 
     | U_ALU/U220/A                        |  ^   | U_ALU/n175                       | INVXLM     | 0.000 |  30.333 |   36.016 | 
     | U_ALU/U220/Y                        |  v   | U_ALU/n152                       | INVXLM     | 0.392 |  30.725 |   36.408 | 
     | U_ALU/U221/B0                       |  v   | U_ALU/n152                       | OAI22XLM   | 0.000 |  30.725 |   36.408 | 
     | U_ALU/U221/Y                        |  ^   | U_ALU/n122                       | OAI22XLM   | 0.357 |  31.082 |   36.765 | 
     | U_ALU/U222/C0                       |  ^   | U_ALU/n122                       | AOI211XLM  | 0.000 |  31.082 |   36.765 | 
     | U_ALU/U222/Y                        |  v   | U_ALU/n130                       | AOI211XLM  | 0.166 |  31.248 |   36.931 | 
     | U_ALU/U227/A                        |  v   | U_ALU/n130                       | NAND2XLM   | 0.000 |  31.248 |   36.931 | 
     | U_ALU/U227/Y                        |  ^   | U_ALU/N180                       | NAND2XLM   | 0.224 |  31.472 |   37.155 | 
     | U_ALU/ALU_result_reg[1]/D           |  ^   | U_ALU/N180                       | SDFFRQX1M  | 0.000 |  31.472 |   37.155 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |    6.317 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |    6.318 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.037 |  12.037 |    6.354 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |    6.355 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |    6.383 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.067 |    6.384 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.161 |  12.227 |    6.544 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.227 |    6.544 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.142 |  12.369 |    6.686 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.370 |    6.687 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.504 |    6.821 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.504 |    6.821 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.504 |    6.821 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.145 |  12.649 |    6.966 | 
     | U_ALU/ALU_result_reg[1]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.649 |    6.966 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U_ALU/ALU_result_reg[2]/CK 
Endpoint:   U_ALU/ALU_result_reg[2]/D          (v) checked with trailing edge 
of 'ALU_CLK'
Beginpoint: U_register_file/memory_reg[1][5]/Q (^) triggered by trailing edge 
of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.649
- Setup                         0.456
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.993
- Arrival Time                 26.312
= Slack Time                   10.681
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   22.681 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   22.682 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   22.718 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   22.719 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   22.747 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   22.747 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   22.908 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   22.908 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   23.050 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   23.051 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   23.136 | 
     | multiplexed_reference_clk__L3_I2/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.003 |  12.458 |   23.139 | 
     | multiplexed_reference_clk__L3_I2/Y  |  ^   | multiplexed_reference_clk__L3_N2 | CLKINVX40M | 0.097 |  12.555 |   23.236 | 
     | U_register_file/memory_reg[1][5]/CK |  ^   | multiplexed_reference_clk__L3_N2 | SDFFRQX1M  | 0.004 |  12.559 |   23.240 | 
     | U_register_file/memory_reg[1][5]/Q  |  ^   | ALU_operand_B[5]                 | SDFFRQX1M  | 0.780 |  13.339 |   24.020 | 
     | U_ALU/U70/A                         |  ^   | ALU_operand_B[5]                 | INVX2M     | 0.001 |  13.340 |   24.020 | 
     | U_ALU/U70/Y                         |  v   | U_ALU/n311                       | INVX2M     | 0.413 |  13.753 |   24.434 | 
     | U_ALU/U91/C                         |  v   | U_ALU/n311                       | NAND3XLM   | 0.000 |  13.753 |   24.434 | 
     | U_ALU/U91/Y                         |  ^   | U_ALU/n70                        | NAND3XLM   | 0.253 |  14.006 |   24.687 | 
     | U_ALU/U92/B                         |  ^   | U_ALU/n70                        | NOR2XLM    | 0.000 |  14.006 |   24.687 | 
     | U_ALU/U92/Y                         |  v   | U_ALU/n52                        | NOR2XLM    | 0.155 |  14.161 |   24.842 | 
     | U_ALU/U93/B                         |  v   | U_ALU/n52                        | NAND2XLM   | 0.000 |  14.161 |   24.842 | 
     | U_ALU/U93/Y                         |  ^   | U_ALU/n42                        | NAND2XLM   | 0.259 |  14.420 |   25.101 | 
     | U_ALU/U94/A                         |  ^   | U_ALU/n42                        | NOR2XLM    | 0.000 |  14.420 |   25.101 | 
     | U_ALU/U94/Y                         |  v   | U_ALU/n252                       | NOR2XLM    | 0.167 |  14.587 |   25.268 | 
     | U_ALU/U95/B0N                       |  v   | U_ALU/n252                       | AOI21BXLM  | 0.000 |  14.587 |   25.268 | 
     | U_ALU/U95/Y                         |  v   | U_ALU/n40                        | AOI21BXLM  | 0.255 |  14.842 |   25.523 | 
     | U_ALU/U96/B0                        |  v   | U_ALU/n40                        | OAI21XLM   | 0.000 |  14.842 |   25.523 | 
     | U_ALU/U96/Y                         |  ^   | U_ALU/n38                        | OAI21XLM   | 0.168 |  15.010 |   25.691 | 
     | U_ALU/U133/A1                       |  ^   | U_ALU/n38                        | OAI21XLM   | 0.000 |  15.010 |   25.691 | 
     | U_ALU/U133/Y                        |  v   | U_ALU/n49                        | OAI21XLM   | 0.332 |  15.342 |   26.023 | 
     | U_ALU/U134/C1                       |  v   | U_ALU/n49                        | AOI222XLM  | 0.000 |  15.342 |   26.023 | 
     | U_ALU/U134/Y                        |  ^   | U_ALU/n39                        | AOI222XLM  | 0.648 |  15.990 |   26.671 | 
     | U_ALU/U135/B0                       |  ^   | U_ALU/n39                        | OAI21XLM   | 0.000 |  15.990 |   26.671 | 
     | U_ALU/U135/Y                        |  v   | U_ALU/n43                        | OAI21XLM   | 0.269 |  16.259 |   26.939 | 
     | U_ALU/U138/B1                       |  v   | U_ALU/n43                        | AOI221X1M  | 0.000 |  16.259 |   26.939 | 
     | U_ALU/U138/Y                        |  ^   | U_ALU/n236                       | AOI221X1M  | 0.689 |  16.948 |   27.629 | 
     | U_ALU/U139/A                        |  ^   | U_ALU/n236                       | INVXLM     | 0.000 |  16.948 |   27.629 | 
     | U_ALU/U139/Y                        |  v   | U_ALU/n46                        | INVXLM     | 0.245 |  17.193 |   27.874 | 
     | U_ALU/U143/C0                       |  v   | U_ALU/n46                        | AOI221XLM  | 0.000 |  17.193 |   27.874 | 
     | U_ALU/U143/Y                        |  ^   | U_ALU/n50                        | AOI221XLM  | 0.385 |  17.578 |   28.259 | 
     | U_ALU/U144/A                        |  ^   | U_ALU/n50                        | XOR2XLM    | 0.000 |  17.578 |   28.259 | 
     | U_ALU/U144/Y                        |  v   | U_ALU/n59                        | XOR2XLM    | 0.277 |  17.855 |   28.535 | 
     | U_ALU/U146/C1                       |  v   | U_ALU/n59                        | AOI222XLM  | 0.000 |  17.855 |   28.536 | 
     | U_ALU/U146/Y                        |  ^   | U_ALU/n54                        | AOI222XLM  | 0.771 |  18.626 |   29.307 | 
     | U_ALU/U147/A1                       |  ^   | U_ALU/n54                        | AO21XLM    | 0.000 |  18.626 |   29.307 | 
     | U_ALU/U147/Y                        |  ^   | U_ALU/n53                        | AO21XLM    | 0.279 |  18.905 |   29.586 | 
     | U_ALU/U24/B0                        |  ^   | U_ALU/n53                        | OAI211X2M  | 0.000 |  18.905 |   29.586 | 
     | U_ALU/U24/Y                         |  v   | U_ALU/n242                       | OAI211X2M  | 0.243 |  19.149 |   29.830 | 
     | U_ALU/U159/A2                       |  v   | U_ALU/n242                       | OAI31XLM   | 0.000 |  19.149 |   29.830 | 
     | U_ALU/U159/Y                        |  ^   | U_ALU/n84                        | OAI31XLM   | 0.627 |  19.776 |   30.457 | 
     | U_ALU/U161/B0                       |  ^   | U_ALU/n84                        | AOI22XLM   | 0.000 |  19.776 |   30.457 | 
     | U_ALU/U161/Y                        |  v   | U_ALU/n76                        | AOI22XLM   | 0.322 |  20.098 |   30.779 | 
     | U_ALU/U171/CI                       |  v   | U_ALU/n76                        | ADDFXLM    | 0.000 |  20.098 |   30.779 | 
     | U_ALU/U171/CO                       |  v   | U_ALU/n73                        | ADDFXLM    | 0.474 |  20.572 |   31.253 | 
     | U_ALU/U19/C0                        |  v   | U_ALU/n73                        | AOI222XLM  | 0.000 |  20.572 |   31.253 | 
     | U_ALU/U19/Y                         |  ^   | U_ALU/n68                        | AOI222XLM  | 0.550 |  21.122 |   31.803 | 
     | U_ALU/U164/B0                       |  ^   | U_ALU/n68                        | OAI21XLM   | 0.000 |  21.122 |   31.803 | 
     | U_ALU/U164/Y                        |  v   | U_ALU/n71                        | OAI21XLM   | 0.243 |  21.365 |   32.046 | 
     | U_ALU/U166/B1                       |  v   | U_ALU/n71                        | AOI221XLM  | 0.000 |  21.365 |   32.046 | 
     | U_ALU/U166/Y                        |  ^   | U_ALU/n334                       | AOI221XLM  | 0.817 |  22.182 |   32.863 | 
     | U_ALU/U167/A                        |  ^   | U_ALU/n334                       | INVXLM     | 0.000 |  22.182 |   32.863 | 
     | U_ALU/U167/Y                        |  v   | U_ALU/n85                        | INVXLM     | 0.427 |  22.610 |   33.291 | 
     | U_ALU/U175/A0                       |  v   | U_ALU/n85                        | OAI21XLM   | 0.000 |  22.610 |   33.291 | 
     | U_ALU/U175/Y                        |  ^   | U_ALU/n79                        | OAI21XLM   | 0.333 |  22.943 |   33.624 | 
     | U_ALU/U176/B0                       |  ^   | U_ALU/n79                        | OAI31XLM   | 0.000 |  22.943 |   33.624 | 
     | U_ALU/U176/Y                        |  v   | U_ALU/n105                       | OAI31XLM   | 0.272 |  23.215 |   33.896 | 
     | U_ALU/U178/B1                       |  v   | U_ALU/n105                       | OAI2BB2XLM | 0.000 |  23.215 |   33.896 | 
     | U_ALU/U178/Y                        |  ^   | U_ALU/n86                        | OAI2BB2XLM | 0.361 |  23.576 |   34.257 | 
     | U_ALU/U179/B                        |  ^   | U_ALU/n86                        | NOR2XLM    | 0.000 |  23.576 |   34.257 | 
     | U_ALU/U179/Y                        |  v   | U_ALU/n111                       | NOR2XLM    | 0.196 |  23.772 |   34.453 | 
     | U_ALU/U184/A0                       |  v   | U_ALU/n111                       | OAI21XLM   | 0.000 |  23.772 |   34.453 | 
     | U_ALU/U184/Y                        |  ^   | U_ALU/n87                        | OAI21XLM   | 0.327 |  24.100 |   34.780 | 
     | U_ALU/U185/B                        |  ^   | U_ALU/n87                        | NOR2XLM    | 0.000 |  24.100 |   34.780 | 
     | U_ALU/U185/Y                        |  v   | U_ALU/n113                       | NOR2XLM    | 0.153 |  24.253 |   34.934 | 
     | U_ALU/U187/A1                       |  v   | U_ALU/n113                       | OAI21XLM   | 0.000 |  24.253 |   34.934 | 
     | U_ALU/U187/Y                        |  ^   | U_ALU/n94                        | OAI21XLM   | 0.470 |  24.723 |   35.404 | 
     | U_ALU/U190/C0                       |  ^   | U_ALU/n94                        | AOI222XLM  | 0.000 |  24.723 |   35.404 | 
     | U_ALU/U190/Y                        |  v   | U_ALU/n90                        | AOI222XLM  | 0.307 |  25.030 |   35.711 | 
     | U_ALU/U191/B0                       |  v   | U_ALU/n90                        | AOI21XLM   | 0.000 |  25.030 |   35.711 | 
     | U_ALU/U191/Y                        |  ^   | U_ALU/n91                        | AOI21XLM   | 0.294 |  25.325 |   36.005 | 
     | U_ALU/U192/C0                       |  ^   | U_ALU/n91                        | AOI211X2M  | 0.000 |  25.325 |   36.005 | 
     | U_ALU/U192/Y                        |  v   | U_ALU/n352                       | AOI211X2M  | 0.151 |  25.476 |   36.157 | 
     | U_ALU/U419/A1                       |  v   | U_ALU/n352                       | AOI211XLM  | 0.000 |  25.476 |   36.157 | 
     | U_ALU/U419/Y                        |  ^   | U_ALU/n357                       | AOI211XLM  | 0.498 |  25.974 |   36.655 | 
     | U_ALU/U421/B0                       |  ^   | U_ALU/n357                       | OAI2B11XLM | 0.000 |  25.974 |   36.655 | 
     | U_ALU/U421/Y                        |  v   | U_ALU/N181                       | OAI2B11XLM | 0.338 |  26.312 |   36.993 | 
     | U_ALU/ALU_result_reg[2]/D           |  v   | U_ALU/N181                       | SDFFRQX1M  | 0.000 |  26.312 |   36.993 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |    1.319 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |    1.320 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.037 |  12.037 |    1.356 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |    1.357 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |    1.385 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.067 |    1.386 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.161 |  12.227 |    1.546 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.227 |    1.547 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.142 |  12.369 |    1.688 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.370 |    1.690 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.504 |    1.823 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.504 |    1.823 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.504 |    1.823 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.145 |  12.649 |    1.968 | 
     | U_ALU/ALU_result_reg[2]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.649 |    1.968 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Recovery Check with Pin U_reference_reset_synchronizer/Q_reg[1]/CK 
Endpoint:   U_reference_reset_synchronizer/Q_reg[1]/RN (^) checked with 
trailing edge of 'REFERENCE_CLK'
Beginpoint: reset                                      (^) triggered by  
leading edge of '@'
Path Groups: {async_default}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.559
- Recovery                      0.335
+ Phase Shift                   0.000
- Uncertainty                   0.200
= Required Time                12.025
- Arrival Time                  0.449
= Slack Time                   11.575
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                   |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | reset                                      |  ^   | reset             |           |       |   0.000 |   11.575 | 
     | U_reset_multiplexer/U1/A                   |  ^   | reset             | MX2XLM    | 0.000 |   0.000 |   11.575 | 
     | U_reset_multiplexer/U1/Y                   |  ^   | multiplexed_reset | MX2XLM    | 0.449 |   0.449 |   12.024 | 
     | U_reference_reset_synchronizer/Q_reg[1]/RN |  ^   | multiplexed_reset | SDFFRQX1M | 0.000 |   0.449 |   12.025 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                                  |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                              |  ^   | reference_clk                    |            |       |  12.000 |    0.425 | 
     | reference_clk__L1_I0/A                     |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |    0.426 | 
     | reference_clk__L1_I0/Y                     |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |    0.462 | 
     | reference_clk__L2_I0/A                     |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |    0.463 | 
     | reference_clk__L2_I0/Y                     |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |    0.491 | 
     | U_reference_clock_multiplexer/U1/A         |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |    0.491 | 
     | U_reference_clock_multiplexer/U1/Y         |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |    0.652 | 
     | multiplexed_reference_clk__L1_I0/A         |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |    0.652 | 
     | multiplexed_reference_clk__L1_I0/Y         |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |    0.794 | 
     | multiplexed_reference_clk__L2_I0/A         |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |    0.795 | 
     | multiplexed_reference_clk__L2_I0/Y         |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |    0.880 | 
     | multiplexed_reference_clk__L3_I0/A         |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |    0.882 | 
     | multiplexed_reference_clk__L3_I0/Y         |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.100 |  12.556 |    0.981 | 
     | U_reference_reset_synchronizer/Q_reg[1]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.003 |  12.559 |    0.984 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Recovery Check with Pin U_reference_reset_synchronizer/Q_reg[0]/CK 
Endpoint:   U_reference_reset_synchronizer/Q_reg[0]/RN (^) checked with 
trailing edge of 'REFERENCE_CLK'
Beginpoint: reset                                      (^) triggered by  
leading edge of '@'
Path Groups: {async_default}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.559
- Recovery                      0.335
+ Phase Shift                   0.000
- Uncertainty                   0.200
= Required Time                12.025
- Arrival Time                  0.449
= Slack Time                   11.575
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                   |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | reset                                      |  ^   | reset             |           |       |   0.000 |   11.575 | 
     | U_reset_multiplexer/U1/A                   |  ^   | reset             | MX2XLM    | 0.000 |   0.000 |   11.575 | 
     | U_reset_multiplexer/U1/Y                   |  ^   | multiplexed_reset | MX2XLM    | 0.449 |   0.449 |   12.024 | 
     | U_reference_reset_synchronizer/Q_reg[0]/RN |  ^   | multiplexed_reset | SDFFRQX1M | 0.000 |   0.449 |   12.025 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                                  |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                              |  ^   | reference_clk                    |            |       |  12.000 |    0.425 | 
     | reference_clk__L1_I0/A                     |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |    0.425 | 
     | reference_clk__L1_I0/Y                     |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |    0.462 | 
     | reference_clk__L2_I0/A                     |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |    0.463 | 
     | reference_clk__L2_I0/Y                     |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |    0.491 | 
     | U_reference_clock_multiplexer/U1/A         |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |    0.491 | 
     | U_reference_clock_multiplexer/U1/Y         |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |    0.652 | 
     | multiplexed_reference_clk__L1_I0/A         |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |    0.652 | 
     | multiplexed_reference_clk__L1_I0/Y         |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |    0.794 | 
     | multiplexed_reference_clk__L2_I0/A         |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |    0.795 | 
     | multiplexed_reference_clk__L2_I0/Y         |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |    0.880 | 
     | multiplexed_reference_clk__L3_I0/A         |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |    0.882 | 
     | multiplexed_reference_clk__L3_I0/Y         |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.100 |  12.556 |    0.981 | 
     | U_reference_reset_synchronizer/Q_reg[0]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.003 |  12.559 |    0.984 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U_ALU/ALU_result_reg[3]/CK 
Endpoint:   U_ALU/ALU_result_reg[3]/D          (^) checked with trailing edge 
of 'ALU_CLK'
Beginpoint: U_register_file/memory_reg[1][5]/Q (^) triggered by trailing edge 
of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.649
- Setup                         0.345
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                37.104
- Arrival Time                 22.784
= Slack Time                   14.321
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   26.321 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   26.321 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   26.358 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   26.359 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   26.387 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   26.387 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   26.548 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   26.548 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   26.690 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   26.690 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   26.776 | 
     | multiplexed_reference_clk__L3_I2/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.003 |  12.458 |   26.778 | 
     | multiplexed_reference_clk__L3_I2/Y  |  ^   | multiplexed_reference_clk__L3_N2 | CLKINVX40M | 0.097 |  12.555 |   26.876 | 
     | U_register_file/memory_reg[1][5]/CK |  ^   | multiplexed_reference_clk__L3_N2 | SDFFRQX1M  | 0.004 |  12.559 |   26.880 | 
     | U_register_file/memory_reg[1][5]/Q  |  ^   | ALU_operand_B[5]                 | SDFFRQX1M  | 0.780 |  13.339 |   27.660 | 
     | U_ALU/U70/A                         |  ^   | ALU_operand_B[5]                 | INVX2M     | 0.001 |  13.340 |   27.660 | 
     | U_ALU/U70/Y                         |  v   | U_ALU/n311                       | INVX2M     | 0.413 |  13.753 |   28.073 | 
     | U_ALU/U91/C                         |  v   | U_ALU/n311                       | NAND3XLM   | 0.000 |  13.753 |   28.074 | 
     | U_ALU/U91/Y                         |  ^   | U_ALU/n70                        | NAND3XLM   | 0.253 |  14.006 |   28.326 | 
     | U_ALU/U92/B                         |  ^   | U_ALU/n70                        | NOR2XLM    | 0.000 |  14.006 |   28.326 | 
     | U_ALU/U92/Y                         |  v   | U_ALU/n52                        | NOR2XLM    | 0.155 |  14.161 |   28.481 | 
     | U_ALU/U93/B                         |  v   | U_ALU/n52                        | NAND2XLM   | 0.000 |  14.161 |   28.481 | 
     | U_ALU/U93/Y                         |  ^   | U_ALU/n42                        | NAND2XLM   | 0.259 |  14.420 |   28.741 | 
     | U_ALU/U94/A                         |  ^   | U_ALU/n42                        | NOR2XLM    | 0.000 |  14.420 |   28.741 | 
     | U_ALU/U94/Y                         |  v   | U_ALU/n252                       | NOR2XLM    | 0.167 |  14.587 |   28.908 | 
     | U_ALU/U95/B0N                       |  v   | U_ALU/n252                       | AOI21BXLM  | 0.000 |  14.587 |   28.908 | 
     | U_ALU/U95/Y                         |  v   | U_ALU/n40                        | AOI21BXLM  | 0.255 |  14.842 |   29.163 | 
     | U_ALU/U96/B0                        |  v   | U_ALU/n40                        | OAI21XLM   | 0.000 |  14.842 |   29.163 | 
     | U_ALU/U96/Y                         |  ^   | U_ALU/n38                        | OAI21XLM   | 0.168 |  15.010 |   29.331 | 
     | U_ALU/U133/A1                       |  ^   | U_ALU/n38                        | OAI21XLM   | 0.000 |  15.010 |   29.331 | 
     | U_ALU/U133/Y                        |  v   | U_ALU/n49                        | OAI21XLM   | 0.332 |  15.342 |   29.663 | 
     | U_ALU/U134/C1                       |  v   | U_ALU/n49                        | AOI222XLM  | 0.000 |  15.342 |   29.663 | 
     | U_ALU/U134/Y                        |  ^   | U_ALU/n39                        | AOI222XLM  | 0.648 |  15.990 |   30.310 | 
     | U_ALU/U135/B0                       |  ^   | U_ALU/n39                        | OAI21XLM   | 0.000 |  15.990 |   30.310 | 
     | U_ALU/U135/Y                        |  v   | U_ALU/n43                        | OAI21XLM   | 0.269 |  16.258 |   30.579 | 
     | U_ALU/U138/B1                       |  v   | U_ALU/n43                        | AOI221X1M  | 0.000 |  16.258 |   30.579 | 
     | U_ALU/U138/Y                        |  ^   | U_ALU/n236                       | AOI221X1M  | 0.689 |  16.948 |   31.268 | 
     | U_ALU/U139/A                        |  ^   | U_ALU/n236                       | INVXLM     | 0.000 |  16.948 |   31.268 | 
     | U_ALU/U139/Y                        |  v   | U_ALU/n46                        | INVXLM     | 0.245 |  17.193 |   31.514 | 
     | U_ALU/U143/C0                       |  v   | U_ALU/n46                        | AOI221XLM  | 0.000 |  17.193 |   31.514 | 
     | U_ALU/U143/Y                        |  ^   | U_ALU/n50                        | AOI221XLM  | 0.385 |  17.578 |   31.898 | 
     | U_ALU/U144/A                        |  ^   | U_ALU/n50                        | XOR2XLM    | 0.000 |  17.578 |   31.898 | 
     | U_ALU/U144/Y                        |  v   | U_ALU/n59                        | XOR2XLM    | 0.277 |  17.855 |   32.175 | 
     | U_ALU/U146/C1                       |  v   | U_ALU/n59                        | AOI222XLM  | 0.000 |  17.855 |   32.175 | 
     | U_ALU/U146/Y                        |  ^   | U_ALU/n54                        | AOI222XLM  | 0.771 |  18.626 |   32.947 | 
     | U_ALU/U147/A1                       |  ^   | U_ALU/n54                        | AO21XLM    | 0.000 |  18.626 |   32.947 | 
     | U_ALU/U147/Y                        |  ^   | U_ALU/n53                        | AO21XLM    | 0.279 |  18.905 |   33.226 | 
     | U_ALU/U24/B0                        |  ^   | U_ALU/n53                        | OAI211X2M  | 0.000 |  18.905 |   33.226 | 
     | U_ALU/U24/Y                         |  v   | U_ALU/n242                       | OAI211X2M  | 0.243 |  19.149 |   33.469 | 
     | U_ALU/U159/A2                       |  v   | U_ALU/n242                       | OAI31XLM   | 0.000 |  19.149 |   33.469 | 
     | U_ALU/U159/Y                        |  ^   | U_ALU/n84                        | OAI31XLM   | 0.627 |  19.776 |   34.097 | 
     | U_ALU/U161/B0                       |  ^   | U_ALU/n84                        | AOI22XLM   | 0.000 |  19.776 |   34.097 | 
     | U_ALU/U161/Y                        |  v   | U_ALU/n76                        | AOI22XLM   | 0.322 |  20.098 |   34.419 | 
     | U_ALU/U171/CI                       |  v   | U_ALU/n76                        | ADDFXLM    | 0.000 |  20.098 |   34.419 | 
     | U_ALU/U171/CO                       |  v   | U_ALU/n73                        | ADDFXLM    | 0.474 |  20.572 |   34.892 | 
     | U_ALU/U19/C0                        |  v   | U_ALU/n73                        | AOI222XLM  | 0.000 |  20.572 |   34.892 | 
     | U_ALU/U19/Y                         |  ^   | U_ALU/n68                        | AOI222XLM  | 0.550 |  21.122 |   35.443 | 
     | U_ALU/U164/B0                       |  ^   | U_ALU/n68                        | OAI21XLM   | 0.000 |  21.122 |   35.443 | 
     | U_ALU/U164/Y                        |  v   | U_ALU/n71                        | OAI21XLM   | 0.243 |  21.365 |   35.685 | 
     | U_ALU/U166/B1                       |  v   | U_ALU/n71                        | AOI221XLM  | 0.000 |  21.365 |   35.685 | 
     | U_ALU/U166/Y                        |  ^   | U_ALU/n334                       | AOI221XLM  | 0.817 |  22.182 |   36.503 | 
     | U_ALU/U408/A1                       |  ^   | U_ALU/n334                       | AOI211XLM  | 0.000 |  22.182 |   36.503 | 
     | U_ALU/U408/Y                        |  v   | U_ALU/n336                       | AOI211XLM  | 0.336 |  22.519 |   36.839 | 
     | U_ALU/U410/B0                       |  v   | U_ALU/n336                       | OAI2B11XLM | 0.000 |  22.519 |   36.839 | 
     | U_ALU/U410/Y                        |  ^   | U_ALU/N182                       | OAI2B11XLM | 0.265 |  22.784 |   37.104 | 
     | U_ALU/ALU_result_reg[3]/D           |  ^   | U_ALU/N182                       | SDFFRQX1M  | 0.000 |  22.784 |   37.104 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |   -2.321 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |   -2.320 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.037 |  12.037 |   -2.283 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |   -2.283 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |   -2.254 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.067 |   -2.254 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.161 |  12.227 |   -2.093 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.227 |   -2.093 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.142 |  12.369 |   -1.951 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.370 |   -1.950 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.504 |   -1.817 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.504 |   -1.817 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.504 |   -1.817 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.145 |  12.649 |   -1.672 | 
     | U_ALU/ALU_result_reg[3]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.649 |   -1.671 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U_ALU/ALU_result_reg[14]/CK 
Endpoint:   U_ALU/ALU_result_reg[14]/D         (v) checked with trailing edge 
of 'ALU_CLK'
Beginpoint: U_register_file/memory_reg[1][1]/Q (^) triggered by trailing edge 
of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.650
- Setup                         0.439
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                37.011
- Arrival Time                 21.317
= Slack Time                   15.694
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   27.694 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   27.695 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   27.731 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   27.732 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   27.760 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   27.761 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   27.922 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.228 |   27.922 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   28.063 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   28.064 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   28.149 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |   28.151 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.100 |  12.557 |   28.251 | 
     | U_register_file/memory_reg[1][1]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.002 |  12.560 |   28.254 | 
     | U_register_file/memory_reg[1][1]/Q  |  ^   | ALU_operand_B[1]                 | SDFFRQX1M  | 0.477 |  13.037 |   28.731 | 
     | FE_OFC11_ALU_operand_B_1_/A         |  ^   | ALU_operand_B[1]                 | BUFX2M     | 0.000 |  13.037 |   28.731 | 
     | FE_OFC11_ALU_operand_B_1_/Y         |  ^   | FE_OFN11_ALU_operand_B_1_        | BUFX2M     | 0.569 |  13.606 |   29.300 | 
     | U_ALU/U89/A                         |  ^   | FE_OFN11_ALU_operand_B_1_        | INVX2M     | 0.003 |  13.610 |   29.304 | 
     | U_ALU/U89/Y                         |  v   | U_ALU/n317                       | INVX2M     | 0.443 |  14.053 |   29.747 | 
     | U_ALU/U366/C                        |  v   | U_ALU/n317                       | NOR4XLM    | 0.000 |  14.054 |   29.748 | 
     | U_ALU/U366/Y                        |  ^   | U_ALU/intadd_4/A[0]              | NOR4XLM    | 0.680 |  14.734 |   30.428 | 
     | U_ALU/U369/C0                       |  ^   | U_ALU/intadd_4/A[0]              | AOI221XLM  | 0.000 |  14.734 |   30.428 | 
     | U_ALU/U369/Y                        |  v   | U_ALU/n300                       | AOI221XLM  | 0.242 |  14.976 |   30.670 | 
     | U_ALU/U371/B                        |  v   | U_ALU/n300                       | ADDFX1M    | 0.000 |  14.976 |   30.670 | 
     | U_ALU/U371/S                        |  v   | U_ALU/intadd_6/B[1]              | ADDFX1M    | 0.632 |  15.608 |   31.302 | 
     | U_ALU/intadd_6/U3/B                 |  v   | U_ALU/intadd_6/B[1]              | ADDFXLM    | 0.000 |  15.608 |   31.302 | 
     | U_ALU/intadd_6/U3/S                 |  ^   | U_ALU/intadd_6/SUM[1]            | ADDFXLM    | 0.549 |  16.157 |   31.851 | 
     | U_ALU/U303/A                        |  ^   | U_ALU/intadd_6/SUM[1]            | INVXLM     | 0.000 |  16.157 |   31.851 | 
     | U_ALU/U303/Y                        |  v   | U_ALU/n292                       | INVXLM     | 0.146 |  16.303 |   31.997 | 
     | U_ALU/U362/C0                       |  v   | U_ALU/n292                       | AOI222XLM  | 0.000 |  16.303 |   31.997 | 
     | U_ALU/U362/Y                        |  ^   | U_ALU/intadd_6/A[2]              | AOI222XLM  | 0.714 |  17.017 |   32.711 | 
     | U_ALU/intadd_6/U2/A                 |  ^   | U_ALU/intadd_6/A[2]              | ADDFX1M    | 0.000 |  17.017 |   32.711 | 
     | U_ALU/intadd_6/U2/CO                |  ^   | U_ALU/intadd_6/n1                | ADDFX1M    | 0.608 |  17.625 |   33.319 | 
     | U_ALU/U330/A                        |  ^   | U_ALU/intadd_6/n1                | INVXLM     | 0.000 |  17.625 |   33.319 | 
     | U_ALU/U330/Y                        |  v   | U_ALU/n290                       | INVXLM     | 0.104 |  17.729 |   33.424 | 
     | U_ALU/U360/A0                       |  v   | U_ALU/n290                       | OAI21XLM   | 0.000 |  17.729 |   33.424 | 
     | U_ALU/U360/Y                        |  ^   | U_ALU/intadd_1/A[3]              | OAI21XLM   | 0.327 |  18.057 |   33.751 | 
     | U_ALU/intadd_1/U3/A                 |  ^   | U_ALU/intadd_1/A[3]              | ADDFXLM    | 0.000 |  18.057 |   33.751 | 
     | U_ALU/intadd_1/U3/CO                |  ^   | U_ALU/intadd_1/n2                | ADDFXLM    | 0.575 |  18.632 |   34.326 | 
     | U_ALU/intadd_1/U2/CI                |  ^   | U_ALU/intadd_1/n2                | ADDFX1M    | 0.000 |  18.632 |   34.326 | 
     | U_ALU/intadd_1/U2/CO                |  ^   | U_ALU/intadd_1/n1                | ADDFX1M    | 0.309 |  18.941 |   34.635 | 
     | U_ALU/U48/A                         |  ^   | U_ALU/intadd_1/n1                | INVXLM     | 0.000 |  18.941 |   34.635 | 
     | U_ALU/U48/Y                         |  v   | U_ALU/n282                       | INVXLM     | 0.106 |  19.047 |   34.741 | 
     | U_ALU/U353/A0                       |  v   | U_ALU/n282                       | OAI21XLM   | 0.000 |  19.047 |   34.741 | 
     | U_ALU/U353/Y                        |  ^   | U_ALU/intadd_0/A[4]              | OAI21XLM   | 0.299 |  19.346 |   35.040 | 
     | U_ALU/intadd_0/U2/A                 |  ^   | U_ALU/intadd_0/A[4]              | ADDFX1M    | 0.000 |  19.346 |   35.040 | 
     | U_ALU/intadd_0/U2/CO                |  ^   | U_ALU/intadd_0/n1                | ADDFX1M    | 0.562 |  19.909 |   35.603 | 
     | U_ALU/U64/A                         |  ^   | U_ALU/intadd_0/n1                | INVXLM     | 0.000 |  19.909 |   35.603 | 
     | U_ALU/U64/Y                         |  v   | U_ALU/n272                       | INVXLM     | 0.111 |  20.019 |   35.713 | 
     | U_ALU/U340/A0                       |  v   | U_ALU/n272                       | OAI21XLM   | 0.000 |  20.019 |   35.713 | 
     | U_ALU/U340/Y                        |  ^   | U_ALU/intadd_2/A[3]              | OAI21XLM   | 0.262 |  20.282 |   35.976 | 
     | U_ALU/intadd_2/U2/A                 |  ^   | U_ALU/intadd_2/A[3]              | ADDFXLM    | 0.000 |  20.282 |   35.976 | 
     | U_ALU/intadd_2/U2/CO                |  ^   | U_ALU/intadd_2/n1                | ADDFXLM    | 0.585 |  20.867 |   36.561 | 
     | U_ALU/U84/A0                        |  ^   | U_ALU/intadd_2/n1                | AOI21XLM   | 0.000 |  20.867 |   36.561 | 
     | U_ALU/U84/Y                         |  v   | U_ALU/n11                        | AOI21XLM   | 0.138 |  21.004 |   36.698 | 
     | U_ALU/U85/B0                        |  v   | U_ALU/n11                        | OAI21XLM   | 0.000 |  21.004 |   36.698 | 
     | U_ALU/U85/Y                         |  ^   | U_ALU/n13                        | OAI21XLM   | 0.123 |  21.127 |   36.821 | 
     | U_ALU/U86/B0                        |  ^   | U_ALU/n13                        | OAI2B11XLM | 0.000 |  21.127 |   36.821 | 
     | U_ALU/U86/Y                         |  v   | U_ALU/N193                       | OAI2B11XLM | 0.190 |  21.317 |   37.011 | 
     | U_ALU/ALU_result_reg[14]/D          |  v   | U_ALU/N193                       | SDFFRQX1M  | 0.000 |  21.317 |   37.011 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |   -3.694 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |   -3.693 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.037 |  12.037 |   -3.657 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |   -3.656 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |   -3.628 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.067 |   -3.628 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.161 |  12.227 |   -3.467 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.227 |   -3.467 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.142 |  12.369 |   -3.325 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.370 |   -3.324 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.504 |   -3.190 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.504 |   -3.190 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.504 |   -3.190 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.145 |  12.649 |   -3.046 | 
     | U_ALU/ALU_result_reg[14]/CK        |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.650 |   -3.044 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U_ALU/ALU_result_reg[15]/CK 
Endpoint:   U_ALU/ALU_result_reg[15]/D         (v) checked with trailing edge 
of 'ALU_CLK'
Beginpoint: U_register_file/memory_reg[1][1]/Q (^) triggered by trailing edge 
of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.650
- Setup                         0.448
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                37.002
- Arrival Time                 21.173
= Slack Time                   15.828
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   27.828 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   27.829 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   27.866 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   27.866 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   27.895 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   27.895 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   28.056 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   28.056 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   28.197 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   28.198 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   28.283 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |   28.285 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.100 |  12.557 |   28.386 | 
     | U_register_file/memory_reg[1][1]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.002 |  12.560 |   28.388 | 
     | U_register_file/memory_reg[1][1]/Q  |  ^   | ALU_operand_B[1]                 | SDFFRQX1M  | 0.477 |  13.037 |   28.865 | 
     | FE_OFC11_ALU_operand_B_1_/A         |  ^   | ALU_operand_B[1]                 | BUFX2M     | 0.000 |  13.037 |   28.865 | 
     | FE_OFC11_ALU_operand_B_1_/Y         |  ^   | FE_OFN11_ALU_operand_B_1_        | BUFX2M     | 0.569 |  13.606 |   29.435 | 
     | U_ALU/U117/A                        |  ^   | FE_OFN11_ALU_operand_B_1_        | NAND2XLM   | 0.002 |  13.609 |   29.437 | 
     | U_ALU/U117/Y                        |  v   | U_ALU/n363                       | NAND2XLM   | 0.483 |  14.091 |   29.920 | 
     | U_ALU/U298/C                        |  v   | U_ALU/n363                       | NOR3XLM    | 0.000 |  14.091 |   29.920 | 
     | U_ALU/U298/Y                        |  ^   | U_ALU/n361                       | NOR3XLM    | 0.716 |  14.808 |   30.636 | 
     | U_ALU/U432/C0                       |  ^   | U_ALU/n361                       | AOI221XLM  | 0.000 |  14.808 |   30.636 | 
     | U_ALU/U432/Y                        |  v   | U_ALU/intadd_7/B[0]              | AOI221XLM  | 0.217 |  15.025 |   30.854 | 
     | U_ALU/intadd_7/U4/B                 |  v   | U_ALU/intadd_7/B[0]              | ADDFXLM    | 0.000 |  15.025 |   30.854 | 
     | U_ALU/intadd_7/U4/CO                |  v   | U_ALU/intadd_7/n3                | ADDFXLM    | 0.577 |  15.602 |   31.430 | 
     | U_ALU/intadd_7/U3/CI                |  v   | U_ALU/intadd_7/n3                | ADDFXLM    | 0.000 |  15.602 |   31.430 | 
     | U_ALU/intadd_7/U3/CO                |  v   | U_ALU/intadd_7/n2                | ADDFXLM    | 0.392 |  15.994 |   31.822 | 
     | U_ALU/intadd_7/U2/CI                |  v   | U_ALU/intadd_7/n2                | ADDFX1M    | 0.000 |  15.994 |   31.822 | 
     | U_ALU/intadd_7/U2/CO                |  v   | U_ALU/intadd_7/n1                | ADDFX1M    | 0.361 |  16.355 |   32.183 | 
     | U_ALU/U20/A                         |  v   | U_ALU/intadd_7/n1                | INVXLM     | 0.000 |  16.355 |   32.183 | 
     | U_ALU/U20/Y                         |  ^   | U_ALU/n291                       | INVXLM     | 0.142 |  16.497 |   32.325 | 
     | U_ALU/U362/C1                       |  ^   | U_ALU/n291                       | AOI222XLM  | 0.000 |  16.497 |   32.325 | 
     | U_ALU/U362/Y                        |  v   | U_ALU/intadd_6/A[2]              | AOI222XLM  | 0.276 |  16.773 |   32.601 | 
     | U_ALU/intadd_6/U2/A                 |  v   | U_ALU/intadd_6/A[2]              | ADDFX1M    | 0.000 |  16.773 |   32.601 | 
     | U_ALU/intadd_6/U2/CO                |  v   | U_ALU/intadd_6/n1                | ADDFX1M    | 0.565 |  17.338 |   33.166 | 
     | U_ALU/U359/A1                       |  v   | U_ALU/intadd_6/n1                | OAI21XLM   | 0.000 |  17.338 |   33.166 | 
     | U_ALU/U359/Y                        |  ^   | U_ALU/n288                       | OAI21XLM   | 0.279 |  17.617 |   33.445 | 
     | U_ALU/U360/B0                       |  ^   | U_ALU/n288                       | OAI21XLM   | 0.000 |  17.617 |   33.445 | 
     | U_ALU/U360/Y                        |  v   | U_ALU/intadd_1/A[3]              | OAI21XLM   | 0.234 |  17.851 |   33.679 | 
     | U_ALU/intadd_1/U3/A                 |  v   | U_ALU/intadd_1/A[3]              | ADDFXLM    | 0.000 |  17.851 |   33.679 | 
     | U_ALU/intadd_1/U3/CO                |  v   | U_ALU/intadd_1/n2                | ADDFXLM    | 0.518 |  18.369 |   34.197 | 
     | U_ALU/intadd_1/U2/CI                |  v   | U_ALU/intadd_1/n2                | ADDFX1M    | 0.000 |  18.369 |   34.197 | 
     | U_ALU/intadd_1/U2/CO                |  v   | U_ALU/intadd_1/n1                | ADDFX1M    | 0.386 |  18.755 |   34.584 | 
     | U_ALU/U352/A1                       |  v   | U_ALU/intadd_1/n1                | OAI21XLM   | 0.000 |  18.755 |   34.584 | 
     | U_ALU/U352/Y                        |  ^   | U_ALU/n280                       | OAI21XLM   | 0.238 |  18.993 |   34.822 | 
     | U_ALU/U353/B0                       |  ^   | U_ALU/n280                       | OAI21XLM   | 0.000 |  18.993 |   34.822 | 
     | U_ALU/U353/Y                        |  v   | U_ALU/intadd_0/A[4]              | OAI21XLM   | 0.201 |  19.195 |   35.023 | 
     | U_ALU/intadd_0/U2/A                 |  v   | U_ALU/intadd_0/A[4]              | ADDFX1M    | 0.000 |  19.195 |   35.023 | 
     | U_ALU/intadd_0/U2/CO                |  v   | U_ALU/intadd_0/n1                | ADDFX1M    | 0.513 |  19.707 |   35.535 | 
     | U_ALU/U339/A1                       |  v   | U_ALU/intadd_0/n1                | OAI21XLM   | 0.000 |  19.707 |   35.535 | 
     | U_ALU/U339/Y                        |  ^   | U_ALU/n270                       | OAI21XLM   | 0.246 |  19.953 |   35.781 | 
     | U_ALU/U340/B0                       |  ^   | U_ALU/n270                       | OAI21XLM   | 0.000 |  19.953 |   35.781 | 
     | U_ALU/U340/Y                        |  v   | U_ALU/intadd_2/A[3]              | OAI21XLM   | 0.184 |  20.136 |   35.965 | 
     | U_ALU/intadd_2/U2/A                 |  v   | U_ALU/intadd_2/A[3]              | ADDFXLM    | 0.000 |  20.136 |   35.965 | 
     | U_ALU/intadd_2/U2/CO                |  v   | U_ALU/intadd_2/n1                | ADDFXLM    | 0.520 |  20.657 |   36.485 | 
     | U_ALU/U81/A0                        |  v   | U_ALU/intadd_2/n1                | OAI211XLM  | 0.000 |  20.657 |   36.485 | 
     | U_ALU/U81/Y                         |  ^   | U_ALU/n9                         | OAI211XLM  | 0.283 |  20.940 |   36.768 | 
     | U_ALU/U82/B0                        |  ^   | U_ALU/n9                         | OAI2B11XLM | 0.000 |  20.940 |   36.768 | 
     | U_ALU/U82/Y                         |  v   | U_ALU/N194                       | OAI2B11XLM | 0.233 |  21.173 |   37.002 | 
     | U_ALU/ALU_result_reg[15]/D          |  v   | U_ALU/N194                       | SDFFRQX1M  | 0.000 |  21.173 |   37.002 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |   -3.828 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |   -3.828 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.037 |  12.037 |   -3.791 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |   -3.790 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |   -3.762 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.067 |   -3.762 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.161 |  12.227 |   -3.601 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.227 |   -3.601 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.142 |  12.369 |   -3.459 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.370 |   -3.458 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.504 |   -3.324 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.504 |   -3.324 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.504 |   -3.324 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.145 |  12.649 |   -3.180 | 
     | U_ALU/ALU_result_reg[15]/CK        |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.650 |   -3.178 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U_ALU/ALU_result_reg[13]/CK 
Endpoint:   U_ALU/ALU_result_reg[13]/D         (v) checked with trailing edge 
of 'ALU_CLK'
Beginpoint: U_register_file/memory_reg[1][1]/Q (^) triggered by trailing edge 
of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.650
- Setup                         0.418
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                37.032
- Arrival Time                 21.061
= Slack Time                   15.972
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   27.972 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   27.972 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   28.009 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   28.010 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   28.038 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   28.038 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   28.199 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.228 |   28.199 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   28.341 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   28.341 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   28.427 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |   28.429 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.100 |  12.557 |   28.529 | 
     | U_register_file/memory_reg[1][1]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.002 |  12.560 |   28.531 | 
     | U_register_file/memory_reg[1][1]/Q  |  ^   | ALU_operand_B[1]                 | SDFFRQX1M  | 0.477 |  13.037 |   29.008 | 
     | FE_OFC11_ALU_operand_B_1_/A         |  ^   | ALU_operand_B[1]                 | BUFX2M     | 0.000 |  13.037 |   29.009 | 
     | FE_OFC11_ALU_operand_B_1_/Y         |  ^   | FE_OFN11_ALU_operand_B_1_        | BUFX2M     | 0.569 |  13.606 |   29.578 | 
     | U_ALU/U89/A                         |  ^   | FE_OFN11_ALU_operand_B_1_        | INVX2M     | 0.003 |  13.610 |   29.581 | 
     | U_ALU/U89/Y                         |  v   | U_ALU/n317                       | INVX2M     | 0.443 |  14.053 |   30.025 | 
     | U_ALU/U366/C                        |  v   | U_ALU/n317                       | NOR4XLM    | 0.000 |  14.054 |   30.025 | 
     | U_ALU/U366/Y                        |  ^   | U_ALU/intadd_4/A[0]              | NOR4XLM    | 0.680 |  14.733 |   30.705 | 
     | U_ALU/U369/C0                       |  ^   | U_ALU/intadd_4/A[0]              | AOI221XLM  | 0.000 |  14.734 |   30.705 | 
     | U_ALU/U369/Y                        |  v   | U_ALU/n300                       | AOI221XLM  | 0.242 |  14.976 |   30.947 | 
     | U_ALU/U371/B                        |  v   | U_ALU/n300                       | ADDFX1M    | 0.000 |  14.976 |   30.947 | 
     | U_ALU/U371/S                        |  v   | U_ALU/intadd_6/B[1]              | ADDFX1M    | 0.632 |  15.608 |   31.580 | 
     | U_ALU/intadd_6/U3/B                 |  v   | U_ALU/intadd_6/B[1]              | ADDFXLM    | 0.000 |  15.608 |   31.580 | 
     | U_ALU/intadd_6/U3/S                 |  ^   | U_ALU/intadd_6/SUM[1]            | ADDFXLM    | 0.549 |  16.157 |   32.129 | 
     | U_ALU/U303/A                        |  ^   | U_ALU/intadd_6/SUM[1]            | INVXLM     | 0.000 |  16.157 |   32.129 | 
     | U_ALU/U303/Y                        |  v   | U_ALU/n292                       | INVXLM     | 0.146 |  16.303 |   32.275 | 
     | U_ALU/U362/C0                       |  v   | U_ALU/n292                       | AOI222XLM  | 0.000 |  16.303 |   32.275 | 
     | U_ALU/U362/Y                        |  ^   | U_ALU/intadd_6/A[2]              | AOI222XLM  | 0.714 |  17.017 |   32.989 | 
     | U_ALU/intadd_6/U2/A                 |  ^   | U_ALU/intadd_6/A[2]              | ADDFX1M    | 0.000 |  17.017 |   32.989 | 
     | U_ALU/intadd_6/U2/CO                |  ^   | U_ALU/intadd_6/n1                | ADDFX1M    | 0.608 |  17.625 |   33.597 | 
     | U_ALU/U330/A                        |  ^   | U_ALU/intadd_6/n1                | INVXLM     | 0.000 |  17.625 |   33.597 | 
     | U_ALU/U330/Y                        |  v   | U_ALU/n290                       | INVXLM     | 0.104 |  17.729 |   33.701 | 
     | U_ALU/U360/A0                       |  v   | U_ALU/n290                       | OAI21XLM   | 0.000 |  17.729 |   33.701 | 
     | U_ALU/U360/Y                        |  ^   | U_ALU/intadd_1/A[3]              | OAI21XLM   | 0.327 |  18.057 |   34.028 | 
     | U_ALU/intadd_1/U3/A                 |  ^   | U_ALU/intadd_1/A[3]              | ADDFXLM    | 0.000 |  18.057 |   34.028 | 
     | U_ALU/intadd_1/U3/CO                |  ^   | U_ALU/intadd_1/n2                | ADDFXLM    | 0.575 |  18.632 |   34.603 | 
     | U_ALU/intadd_1/U2/CI                |  ^   | U_ALU/intadd_1/n2                | ADDFX1M    | 0.000 |  18.632 |   34.603 | 
     | U_ALU/intadd_1/U2/CO                |  ^   | U_ALU/intadd_1/n1                | ADDFX1M    | 0.309 |  18.941 |   34.912 | 
     | U_ALU/U48/A                         |  ^   | U_ALU/intadd_1/n1                | INVXLM     | 0.000 |  18.941 |   34.912 | 
     | U_ALU/U48/Y                         |  v   | U_ALU/n282                       | INVXLM     | 0.106 |  19.047 |   35.019 | 
     | U_ALU/U353/A0                       |  v   | U_ALU/n282                       | OAI21XLM   | 0.000 |  19.047 |   35.019 | 
     | U_ALU/U353/Y                        |  ^   | U_ALU/intadd_0/A[4]              | OAI21XLM   | 0.299 |  19.346 |   35.318 | 
     | U_ALU/intadd_0/U2/A                 |  ^   | U_ALU/intadd_0/A[4]              | ADDFX1M    | 0.000 |  19.346 |   35.318 | 
     | U_ALU/intadd_0/U2/CO                |  ^   | U_ALU/intadd_0/n1                | ADDFX1M    | 0.562 |  19.909 |   35.880 | 
     | U_ALU/U64/A                         |  ^   | U_ALU/intadd_0/n1                | INVXLM     | 0.000 |  19.909 |   35.880 | 
     | U_ALU/U64/Y                         |  v   | U_ALU/n272                       | INVXLM     | 0.111 |  20.019 |   35.991 | 
     | U_ALU/U340/A0                       |  v   | U_ALU/n272                       | OAI21XLM   | 0.000 |  20.019 |   35.991 | 
     | U_ALU/U340/Y                        |  ^   | U_ALU/intadd_2/A[3]              | OAI21XLM   | 0.262 |  20.281 |   36.253 | 
     | U_ALU/intadd_2/U2/A                 |  ^   | U_ALU/intadd_2/A[3]              | ADDFXLM    | 0.000 |  20.281 |   36.253 | 
     | U_ALU/intadd_2/U2/S                 |  v   | U_ALU/intadd_2/SUM[3]            | ADDFXLM    | 0.526 |  20.808 |   36.779 | 
     | U_ALU/U116/A1N                      |  v   | U_ALU/intadd_2/SUM[3]            | OAI2BB1XLM | 0.000 |  20.808 |   36.779 | 
     | U_ALU/U116/Y                        |  v   | U_ALU/N192                       | OAI2BB1XLM | 0.253 |  21.061 |   37.032 | 
     | U_ALU/ALU_result_reg[13]/D          |  v   | U_ALU/N192                       | SDFFRQX1M  | 0.000 |  21.061 |   37.032 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |   -3.972 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |   -3.971 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.037 |  12.037 |   -3.934 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |   -3.934 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |   -3.905 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.067 |   -3.905 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.161 |  12.227 |   -3.744 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.227 |   -3.744 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.142 |  12.369 |   -3.602 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.370 |   -3.601 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.504 |   -3.468 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.504 |   -3.468 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.504 |   -3.468 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.145 |  12.649 |   -3.323 | 
     | U_ALU/ALU_result_reg[13]/CK        |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.650 |   -3.322 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U_ALU/ALU_result_reg[12]/CK 
Endpoint:   U_ALU/ALU_result_reg[12]/D         (v) checked with trailing edge 
of 'ALU_CLK'
Beginpoint: U_register_file/memory_reg[1][1]/Q (^) triggered by trailing edge 
of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.650
- Setup                         0.449
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                37.001
- Arrival Time                 20.844
= Slack Time                   16.157
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   28.157 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   28.157 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   28.194 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   28.195 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   28.223 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   28.223 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   28.384 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.228 |   28.384 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   28.526 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   28.527 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   28.612 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |   28.614 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.100 |  12.557 |   28.714 | 
     | U_register_file/memory_reg[1][1]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.002 |  12.560 |   28.716 | 
     | U_register_file/memory_reg[1][1]/Q  |  ^   | ALU_operand_B[1]                 | SDFFRQX1M  | 0.477 |  13.037 |   29.194 | 
     | FE_OFC11_ALU_operand_B_1_/A         |  ^   | ALU_operand_B[1]                 | BUFX2M     | 0.000 |  13.037 |   29.194 | 
     | FE_OFC11_ALU_operand_B_1_/Y         |  ^   | FE_OFN11_ALU_operand_B_1_        | BUFX2M     | 0.569 |  13.606 |   29.763 | 
     | U_ALU/U89/A                         |  ^   | FE_OFN11_ALU_operand_B_1_        | INVX2M     | 0.003 |  13.610 |   29.767 | 
     | U_ALU/U89/Y                         |  v   | U_ALU/n317                       | INVX2M     | 0.443 |  14.053 |   30.210 | 
     | U_ALU/U366/C                        |  v   | U_ALU/n317                       | NOR4XLM    | 0.000 |  14.054 |   30.210 | 
     | U_ALU/U366/Y                        |  ^   | U_ALU/intadd_4/A[0]              | NOR4XLM    | 0.680 |  14.734 |   30.890 | 
     | U_ALU/U369/C0                       |  ^   | U_ALU/intadd_4/A[0]              | AOI221XLM  | 0.000 |  14.734 |   30.890 | 
     | U_ALU/U369/Y                        |  v   | U_ALU/n300                       | AOI221XLM  | 0.242 |  14.976 |   31.132 | 
     | U_ALU/U371/B                        |  v   | U_ALU/n300                       | ADDFX1M    | 0.000 |  14.976 |   31.133 | 
     | U_ALU/U371/S                        |  v   | U_ALU/intadd_6/B[1]              | ADDFX1M    | 0.632 |  15.608 |   31.765 | 
     | U_ALU/intadd_6/U3/B                 |  v   | U_ALU/intadd_6/B[1]              | ADDFXLM    | 0.000 |  15.608 |   31.765 | 
     | U_ALU/intadd_6/U3/S                 |  ^   | U_ALU/intadd_6/SUM[1]            | ADDFXLM    | 0.549 |  16.157 |   32.314 | 
     | U_ALU/U303/A                        |  ^   | U_ALU/intadd_6/SUM[1]            | INVXLM     | 0.000 |  16.157 |   32.314 | 
     | U_ALU/U303/Y                        |  v   | U_ALU/n292                       | INVXLM     | 0.146 |  16.303 |   32.460 | 
     | U_ALU/U362/C0                       |  v   | U_ALU/n292                       | AOI222XLM  | 0.000 |  16.303 |   32.460 | 
     | U_ALU/U362/Y                        |  ^   | U_ALU/intadd_6/A[2]              | AOI222XLM  | 0.714 |  17.017 |   33.174 | 
     | U_ALU/intadd_6/U2/A                 |  ^   | U_ALU/intadd_6/A[2]              | ADDFX1M    | 0.000 |  17.017 |   33.174 | 
     | U_ALU/intadd_6/U2/CO                |  ^   | U_ALU/intadd_6/n1                | ADDFX1M    | 0.608 |  17.625 |   33.782 | 
     | U_ALU/U330/A                        |  ^   | U_ALU/intadd_6/n1                | INVXLM     | 0.000 |  17.625 |   33.782 | 
     | U_ALU/U330/Y                        |  v   | U_ALU/n290                       | INVXLM     | 0.104 |  17.729 |   33.886 | 
     | U_ALU/U360/A0                       |  v   | U_ALU/n290                       | OAI21XLM   | 0.000 |  17.729 |   33.886 | 
     | U_ALU/U360/Y                        |  ^   | U_ALU/intadd_1/A[3]              | OAI21XLM   | 0.327 |  18.057 |   34.213 | 
     | U_ALU/intadd_1/U3/A                 |  ^   | U_ALU/intadd_1/A[3]              | ADDFXLM    | 0.000 |  18.057 |   34.214 | 
     | U_ALU/intadd_1/U3/CO                |  ^   | U_ALU/intadd_1/n2                | ADDFXLM    | 0.575 |  18.632 |   34.788 | 
     | U_ALU/intadd_1/U2/CI                |  ^   | U_ALU/intadd_1/n2                | ADDFX1M    | 0.000 |  18.632 |   34.789 | 
     | U_ALU/intadd_1/U2/CO                |  ^   | U_ALU/intadd_1/n1                | ADDFX1M    | 0.309 |  18.941 |   35.097 | 
     | U_ALU/U48/A                         |  ^   | U_ALU/intadd_1/n1                | INVXLM     | 0.000 |  18.941 |   35.097 | 
     | U_ALU/U48/Y                         |  v   | U_ALU/n282                       | INVXLM     | 0.106 |  19.047 |   35.204 | 
     | U_ALU/U353/A0                       |  v   | U_ALU/n282                       | OAI21XLM   | 0.000 |  19.047 |   35.204 | 
     | U_ALU/U353/Y                        |  ^   | U_ALU/intadd_0/A[4]              | OAI21XLM   | 0.299 |  19.346 |   35.503 | 
     | U_ALU/intadd_0/U2/A                 |  ^   | U_ALU/intadd_0/A[4]              | ADDFX1M    | 0.000 |  19.346 |   35.503 | 
     | U_ALU/intadd_0/U2/CO                |  ^   | U_ALU/intadd_0/n1                | ADDFX1M    | 0.562 |  19.909 |   36.065 | 
     | U_ALU/U64/A                         |  ^   | U_ALU/intadd_0/n1                | INVXLM     | 0.000 |  19.909 |   36.065 | 
     | U_ALU/U64/Y                         |  v   | U_ALU/n272                       | INVXLM     | 0.111 |  20.019 |   36.176 | 
     | U_ALU/U65/B0                        |  v   | U_ALU/n272                       | AOI22XLM   | 0.000 |  20.019 |   36.176 | 
     | U_ALU/U65/Y                         |  ^   | U_ALU/n7                         | AOI22XLM   | 0.310 |  20.329 |   36.486 | 
     | U_ALU/U66/A1                        |  ^   | U_ALU/n7                         | AOI21XLM   | 0.000 |  20.329 |   36.486 | 
     | U_ALU/U66/Y                         |  v   | U_ALU/n6                         | AOI21XLM   | 0.154 |  20.483 |   36.640 | 
     | U_ALU/U67/B0                        |  v   | U_ALU/n6                         | OAI21XLM   | 0.000 |  20.483 |   36.640 | 
     | U_ALU/U67/Y                         |  ^   | U_ALU/n8                         | OAI21XLM   | 0.132 |  20.616 |   36.772 | 
     | U_ALU/U68/B0                        |  ^   | U_ALU/n8                         | OAI2B11XLM | 0.000 |  20.616 |   36.772 | 
     | U_ALU/U68/Y                         |  v   | U_ALU/N191                       | OAI2B11XLM | 0.228 |  20.844 |   37.001 | 
     | U_ALU/ALU_result_reg[12]/D          |  v   | U_ALU/N191                       | SDFFRQX1M  | 0.000 |  20.844 |   37.001 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |   -4.157 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |   -4.156 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.037 |  12.037 |   -4.119 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |   -4.119 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |   -4.090 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.067 |   -4.090 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.161 |  12.227 |   -3.929 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.227 |   -3.929 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.142 |  12.369 |   -3.788 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.370 |   -3.786 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.504 |   -3.653 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.504 |   -3.653 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.504 |   -3.653 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.145 |  12.649 |   -3.508 | 
     | U_ALU/ALU_result_reg[12]/CK        |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.650 |   -3.507 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U_ALU/ALU_result_reg[7]/CK 
Endpoint:   U_ALU/ALU_result_reg[7]/D                                           
(v) checked with trailing edge of 'ALU_CLK'
Beginpoint: U_system_controller/U_UART_receiver_controller/current_state_reg[2]/
Q (^) triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.650
- Setup                         0.456
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.994
- Arrival Time                 20.277
= Slack Time                   16.716
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   28.716 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   28.717 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   28.754 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   28.754 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   28.783 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   28.783 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   28.944 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   28.944 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   29.085 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   29.086 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   29.171 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   29.173 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   29.273 | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.001 |  12.557 |   29.273 | 
     | rent_state_reg[2]/CK                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | U_system_controller/n2                             | SDFFRQX1M  | 0.571 |  13.128 |   29.844 | 
     | rent_state_reg[2]/Q                                |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  ^   | U_system_controller/n2                             | INVXLM     | 0.000 |  13.128 |   29.844 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  v   | U_system_controller/U_UART_receiver_controller/n25 | INVXLM     | 0.238 |  13.366 |   30.082 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  v   | U_system_controller/U_UART_receiver_controller/n25 | NOR2XLM    | 0.000 |  13.366 |   30.082 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  ^   | U_system_controller/U_UART_receiver_controller/n14 | NOR2XLM    | 0.298 |  13.664 |   30.380 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  ^   | U_system_controller/U_UART_receiver_controller/n14 | INVXLM     | 0.000 |  13.664 |   30.380 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  v   | U_system_controller/U_UART_receiver_controller/n21 | INVXLM     | 0.206 |  13.870 |   30.586 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  v   | U_system_controller/U_UART_receiver_controller/n21 | NOR2XLM    | 0.000 |  13.870 |   30.586 | 
     | /B                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  ^   | ALU_enable                                         | NOR2XLM    | 0.463 |  14.333 |   31.049 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  ^   | ALU_enable                                         | INVXLM     | 0.000 |  14.333 |   31.049 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  v   | U_system_controller/U_UART_receiver_controller/n22 | INVXLM     | 0.273 |  14.606 |   31.322 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  v   | U_system_controller/U_UART_receiver_controller/n22 | NOR2XLM    | 0.000 |  14.606 |   31.322 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  ^   | ALU_function[0]                                    | NOR2XLM    | 0.618 |  15.224 |   31.940 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_ALU/U40/AN                                       |  ^   | ALU_function[0]                                    | NOR2BXLM   | 0.000 |  15.224 |   31.940 | 
     | U_ALU/U40/Y                                        |  ^   | U_ALU/n23                                          | NOR2BXLM   | 0.458 |  15.683 |   32.399 | 
     | U_ALU/U41/AN                                       |  ^   | U_ALU/n23                                          | NOR3BX4M   | 0.000 |  15.683 |   32.399 | 
     | U_ALU/U41/Y                                        |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | NOR3BX4M   | 0.596 |  16.279 |   32.995 | 
     | U_ALU/U428/A                                       |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | XOR2XLM    | 0.001 |  16.279 |   32.996 | 
     | U_ALU/U428/Y                                       |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | XOR2XLM    | 0.200 |  16.480 |   33.196 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | ADDFXLM    | 0.000 |  16.480 |   33.196 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.401 |  16.881 |   33.597 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.000 |  16.881 |   33.597 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.379 |  17.260 |   33.976 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.000 |  17.260 |   33.976 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFXLM    | 0.357 |  17.616 |   34.333 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFX1M    | 0.000 |  17.616 |   34.333 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.376 |  17.992 |   34.708 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.000 |  17.992 |   34.708 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFX1M    | 0.398 |  18.390 |   35.106 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFXLM    | 0.000 |  18.390 |   35.107 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.366 |  18.756 |   35.473 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.000 |  18.756 |   35.473 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n10                      | ADDFXLM    | 0.377 |  19.134 |   35.850 | 
     | U_ALU/DP_OP_29J1_122_2578/U14/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n10                      | ADDFX1M    | 0.000 |  19.134 |   35.850 | 
     | U_ALU/DP_OP_29J1_122_2578/U14/S                    |  v   | U_ALU/C7M/DATA15_7                                 | ADDFX1M    | 0.219 |  19.352 |   36.068 | 
     | U_ALU/U335/A1N                                     |  v   | U_ALU/C7M/DATA15_7                                 | OAI2BB1XLM | 0.000 |  19.352 |   36.068 | 
     | U_ALU/U335/Y                                       |  v   | U_ALU/n260                                         | OAI2BB1XLM | 0.254 |  19.606 |   36.322 | 
     | U_ALU/U336/C0                                      |  v   | U_ALU/n260                                         | AOI211XLM  | 0.000 |  19.606 |   36.323 | 
     | U_ALU/U336/Y                                       |  ^   | U_ALU/n263                                         | AOI211XLM  | 0.359 |  19.965 |   36.682 | 
     | U_ALU/U337/C0                                      |  ^   | U_ALU/n263                                         | OAI211XLM  | 0.000 |  19.965 |   36.682 | 
     | U_ALU/U337/Y                                       |  v   | U_ALU/N186                                         | OAI211XLM  | 0.312 |  20.277 |   36.993 | 
     | U_ALU/ALU_result_reg[7]/D                          |  v   | U_ALU/N186                                         | SDFFRQX1M  | 0.000 |  20.277 |   36.994 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |   -4.716 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |   -4.716 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.037 |  12.037 |   -4.679 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |   -4.678 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |   -4.650 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.067 |   -4.650 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.161 |  12.227 |   -4.489 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.227 |   -4.489 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.142 |  12.369 |   -4.347 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.370 |   -4.346 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.504 |   -4.212 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.504 |   -4.212 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.504 |   -4.212 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.145 |  12.649 |   -4.068 | 
     | U_ALU/ALU_result_reg[7]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.650 |   -4.067 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U_ALU/ALU_result_reg[11]/CK 
Endpoint:   U_ALU/ALU_result_reg[11]/D                                          
(^) checked with trailing edge of 'ALU_CLK'
Beginpoint: U_system_controller/U_UART_receiver_controller/current_state_reg[2]/
Q (^) triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.650
- Setup                         0.289
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                37.161
- Arrival Time                 20.424
= Slack Time                   16.737
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   28.737 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   28.738 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   28.775 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   28.775 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   28.804 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   28.804 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   28.965 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   28.965 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   29.107 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   29.107 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   29.193 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   29.194 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   29.294 | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.001 |  12.557 |   29.295 | 
     | rent_state_reg[2]/CK                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | U_system_controller/n2                             | SDFFRQX1M  | 0.571 |  13.128 |   29.865 | 
     | rent_state_reg[2]/Q                                |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  ^   | U_system_controller/n2                             | INVXLM     | 0.000 |  13.128 |   29.865 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  v   | U_system_controller/U_UART_receiver_controller/n25 | INVXLM     | 0.238 |  13.366 |   30.103 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  v   | U_system_controller/U_UART_receiver_controller/n25 | NOR2XLM    | 0.000 |  13.366 |   30.103 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  ^   | U_system_controller/U_UART_receiver_controller/n14 | NOR2XLM    | 0.298 |  13.664 |   30.401 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  ^   | U_system_controller/U_UART_receiver_controller/n14 | INVXLM     | 0.000 |  13.664 |   30.401 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  v   | U_system_controller/U_UART_receiver_controller/n21 | INVXLM     | 0.206 |  13.870 |   30.607 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  v   | U_system_controller/U_UART_receiver_controller/n21 | NOR2XLM    | 0.000 |  13.870 |   30.607 | 
     | /B                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  ^   | ALU_enable                                         | NOR2XLM    | 0.463 |  14.333 |   31.070 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  ^   | ALU_enable                                         | INVXLM     | 0.000 |  14.333 |   31.071 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  v   | U_system_controller/U_UART_receiver_controller/n22 | INVXLM     | 0.273 |  14.606 |   31.343 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  v   | U_system_controller/U_UART_receiver_controller/n22 | NOR2XLM    | 0.000 |  14.606 |   31.343 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  ^   | ALU_function[0]                                    | NOR2XLM    | 0.618 |  15.224 |   31.962 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_ALU/U40/AN                                       |  ^   | ALU_function[0]                                    | NOR2BXLM   | 0.000 |  15.224 |   31.962 | 
     | U_ALU/U40/Y                                        |  ^   | U_ALU/n23                                          | NOR2BXLM   | 0.458 |  15.683 |   32.420 | 
     | U_ALU/U41/AN                                       |  ^   | U_ALU/n23                                          | NOR3BX4M   | 0.000 |  15.683 |   32.420 | 
     | U_ALU/U41/Y                                        |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | NOR3BX4M   | 0.596 |  16.279 |   33.016 | 
     | U_ALU/U428/A                                       |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | XOR2XLM    | 0.001 |  16.279 |   33.017 | 
     | U_ALU/U428/Y                                       |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | XOR2XLM    | 0.200 |  16.480 |   33.217 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | ADDFXLM    | 0.000 |  16.480 |   33.217 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.401 |  16.881 |   33.618 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.000 |  16.881 |   33.618 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.379 |  17.260 |   33.997 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.000 |  17.260 |   33.997 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFXLM    | 0.357 |  17.616 |   34.354 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFX1M    | 0.000 |  17.616 |   34.354 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.376 |  17.992 |   34.730 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.000 |  17.992 |   34.730 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFX1M    | 0.398 |  18.390 |   35.128 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFXLM    | 0.000 |  18.390 |   35.128 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.366 |  18.756 |   35.494 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.000 |  18.756 |   35.494 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n10                      | ADDFXLM    | 0.377 |  19.134 |   35.871 | 
     | U_ALU/DP_OP_29J1_122_2578/U14/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n10                      | ADDFX1M    | 0.000 |  19.134 |   35.871 | 
     | U_ALU/DP_OP_29J1_122_2578/U14/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n9                       | ADDFX1M    | 0.358 |  19.492 |   36.229 | 
     | U_ALU/U43/A                                        |  v   | U_ALU/DP_OP_29J1_122_2578/n9                       | NOR2XLM    | 0.000 |  19.492 |   36.229 | 
     | U_ALU/U43/Y                                        |  ^   | U_ALU/n34                                          | NOR2XLM    | 0.494 |  19.986 |   36.723 | 
     | U_ALU/U33/A0                                       |  ^   | U_ALU/n34                                          | AOI21XLM   | 0.000 |  19.986 |   36.723 | 
     | U_ALU/U33/Y                                        |  v   | U_ALU/n35                                          | AOI21XLM   | 0.251 |  20.237 |   36.974 | 
     | U_ALU/U115/B0                                      |  v   | U_ALU/n35                                          | OAI2BB1XLM | 0.000 |  20.237 |   36.974 | 
     | U_ALU/U115/Y                                       |  ^   | U_ALU/N190                                         | OAI2BB1XLM | 0.187 |  20.424 |   37.161 | 
     | U_ALU/ALU_result_reg[11]/D                         |  ^   | U_ALU/N190                                         | SDFFRQX1M  | 0.000 |  20.424 |   37.161 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |   -4.737 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |   -4.737 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.037 |  12.037 |   -4.700 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |   -4.699 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |   -4.671 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.067 |   -4.671 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.161 |  12.227 |   -4.510 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.227 |   -4.510 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.142 |  12.369 |   -4.368 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.370 |   -4.367 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.504 |   -4.234 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.504 |   -4.234 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.504 |   -4.234 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.145 |  12.649 |   -4.089 | 
     | U_ALU/ALU_result_reg[11]/CK        |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.650 |   -4.088 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U_ALU/ALU_result_reg[4]/CK 
Endpoint:   U_ALU/ALU_result_reg[4]/D          (v) checked with trailing edge 
of 'ALU_CLK'
Beginpoint: U_register_file/memory_reg[1][5]/Q (^) triggered by trailing edge 
of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.649
- Setup                         0.468
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.982
- Arrival Time                 20.171
= Slack Time                   16.810
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   28.810 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   28.811 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   28.847 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   28.848 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   28.876 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   28.877 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   29.038 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.228 |   29.038 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   29.179 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   29.180 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   29.265 | 
     | multiplexed_reference_clk__L3_I2/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.003 |  12.458 |   29.268 | 
     | multiplexed_reference_clk__L3_I2/Y  |  ^   | multiplexed_reference_clk__L3_N2 | CLKINVX40M | 0.097 |  12.555 |   29.365 | 
     | U_register_file/memory_reg[1][5]/CK |  ^   | multiplexed_reference_clk__L3_N2 | SDFFRQX1M  | 0.004 |  12.559 |   29.369 | 
     | U_register_file/memory_reg[1][5]/Q  |  ^   | ALU_operand_B[5]                 | SDFFRQX1M  | 0.780 |  13.339 |   30.149 | 
     | U_ALU/U70/A                         |  ^   | ALU_operand_B[5]                 | INVX2M     | 0.001 |  13.340 |   30.150 | 
     | U_ALU/U70/Y                         |  v   | U_ALU/n311                       | INVX2M     | 0.413 |  13.753 |   30.563 | 
     | U_ALU/U91/C                         |  v   | U_ALU/n311                       | NAND3XLM   | 0.000 |  13.753 |   30.563 | 
     | U_ALU/U91/Y                         |  ^   | U_ALU/n70                        | NAND3XLM   | 0.253 |  14.006 |   30.816 | 
     | U_ALU/U92/B                         |  ^   | U_ALU/n70                        | NOR2XLM    | 0.000 |  14.006 |   30.816 | 
     | U_ALU/U92/Y                         |  v   | U_ALU/n52                        | NOR2XLM    | 0.155 |  14.161 |   30.971 | 
     | U_ALU/U93/B                         |  v   | U_ALU/n52                        | NAND2XLM   | 0.000 |  14.161 |   30.971 | 
     | U_ALU/U93/Y                         |  ^   | U_ALU/n42                        | NAND2XLM   | 0.259 |  14.420 |   31.230 | 
     | U_ALU/U94/A                         |  ^   | U_ALU/n42                        | NOR2XLM    | 0.000 |  14.420 |   31.230 | 
     | U_ALU/U94/Y                         |  v   | U_ALU/n252                       | NOR2XLM    | 0.167 |  14.587 |   31.398 | 
     | U_ALU/U95/B0N                       |  v   | U_ALU/n252                       | AOI21BXLM  | 0.000 |  14.587 |   31.398 | 
     | U_ALU/U95/Y                         |  v   | U_ALU/n40                        | AOI21BXLM  | 0.255 |  14.842 |   31.653 | 
     | U_ALU/U96/B0                        |  v   | U_ALU/n40                        | OAI21XLM   | 0.000 |  14.842 |   31.653 | 
     | U_ALU/U96/Y                         |  ^   | U_ALU/n38                        | OAI21XLM   | 0.168 |  15.010 |   31.820 | 
     | U_ALU/U133/A1                       |  ^   | U_ALU/n38                        | OAI21XLM   | 0.000 |  15.010 |   31.820 | 
     | U_ALU/U133/Y                        |  v   | U_ALU/n49                        | OAI21XLM   | 0.332 |  15.342 |   32.152 | 
     | U_ALU/U134/C1                       |  v   | U_ALU/n49                        | AOI222XLM  | 0.000 |  15.342 |   32.152 | 
     | U_ALU/U134/Y                        |  ^   | U_ALU/n39                        | AOI222XLM  | 0.648 |  15.990 |   32.800 | 
     | U_ALU/U135/B0                       |  ^   | U_ALU/n39                        | OAI21XLM   | 0.000 |  15.990 |   32.800 | 
     | U_ALU/U135/Y                        |  v   | U_ALU/n43                        | OAI21XLM   | 0.269 |  16.259 |   33.069 | 
     | U_ALU/U138/B1                       |  v   | U_ALU/n43                        | AOI221X1M  | 0.000 |  16.259 |   33.069 | 
     | U_ALU/U138/Y                        |  ^   | U_ALU/n236                       | AOI221X1M  | 0.689 |  16.948 |   33.758 | 
     | U_ALU/U139/A                        |  ^   | U_ALU/n236                       | INVXLM     | 0.000 |  16.948 |   33.758 | 
     | U_ALU/U139/Y                        |  v   | U_ALU/n46                        | INVXLM     | 0.245 |  17.193 |   34.003 | 
     | U_ALU/U140/A0                       |  v   | U_ALU/n46                        | OAI21XLM   | 0.000 |  17.193 |   34.003 | 
     | U_ALU/U140/Y                        |  ^   | U_ALU/n44                        | OAI21XLM   | 0.274 |  17.467 |   34.277 | 
     | U_ALU/U13/B0                        |  ^   | U_ALU/n44                        | OAI21XLM   | 0.000 |  17.467 |   34.277 | 
     | U_ALU/U13/Y                         |  v   | U_ALU/n61                        | OAI21XLM   | 0.202 |  17.669 |   34.479 | 
     | U_ALU/U15/B0                        |  v   | U_ALU/n61                        | AOI22XLM   | 0.000 |  17.669 |   34.479 | 
     | U_ALU/U15/Y                         |  ^   | U_ALU/n55                        | AOI22XLM   | 0.475 |  18.144 |   34.954 | 
     | U_ALU/U146/C0                       |  ^   | U_ALU/n55                        | AOI222XLM  | 0.000 |  18.144 |   34.954 | 
     | U_ALU/U146/Y                        |  v   | U_ALU/n54                        | AOI222XLM  | 0.371 |  18.515 |   35.325 | 
     | U_ALU/U147/A1                       |  v   | U_ALU/n54                        | AO21XLM    | 0.000 |  18.515 |   35.325 | 
     | U_ALU/U147/Y                        |  v   | U_ALU/n53                        | AO21XLM    | 0.421 |  18.936 |   35.746 | 
     | U_ALU/U24/B0                        |  v   | U_ALU/n53                        | OAI211X2M  | 0.000 |  18.936 |   35.746 | 
     | U_ALU/U24/Y                         |  ^   | U_ALU/n242                       | OAI211X2M  | 0.202 |  19.138 |   35.948 | 
     | U_ALU/U320/A1                       |  ^   | U_ALU/n242                       | OAI211XLM  | 0.000 |  19.138 |   35.948 | 
     | U_ALU/U320/Y                        |  v   | U_ALU/n243                       | OAI211XLM  | 0.301 |  19.439 |   36.249 | 
     | U_ALU/U321/C0                       |  v   | U_ALU/n243                       | AOI211XLM  | 0.000 |  19.439 |   36.250 | 
     | U_ALU/U321/Y                        |  ^   | U_ALU/n246                       | AOI211XLM  | 0.372 |  19.812 |   36.622 | 
     | U_ALU/U323/B0                       |  ^   | U_ALU/n246                       | OAI2B11XLM | 0.000 |  19.812 |   36.622 | 
     | U_ALU/U323/Y                        |  v   | U_ALU/N183                       | OAI2B11XLM | 0.360 |  20.171 |   36.981 | 
     | U_ALU/ALU_result_reg[4]/D           |  v   | U_ALU/N183                       | SDFFRQX1M  | 0.000 |  20.171 |   36.982 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |   -4.810 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |   -4.809 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.037 |  12.037 |   -4.773 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |   -4.772 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |   -4.744 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.067 |   -4.744 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.161 |  12.227 |   -4.583 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.227 |   -4.583 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.142 |  12.369 |   -4.441 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.370 |   -4.440 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.504 |   -4.306 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.504 |   -4.306 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.504 |   -4.306 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.145 |  12.649 |   -4.162 | 
     | U_ALU/ALU_result_reg[4]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.649 |   -4.161 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U_ALU/ALU_result_reg[10]/CK 
Endpoint:   U_ALU/ALU_result_reg[10]/D                                          
(^) checked with trailing edge of 'ALU_CLK'
Beginpoint: U_system_controller/U_UART_receiver_controller/current_state_reg[2]/
Q (^) triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.650
- Setup                         0.316
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                37.134
- Arrival Time                 20.304
= Slack Time                   16.830
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   28.830 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   28.831 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   28.868 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   28.868 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   28.897 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   28.897 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   29.058 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   29.058 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   29.200 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   29.200 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   29.285 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   29.287 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   29.387 | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.001 |  12.557 |   29.387 | 
     | rent_state_reg[2]/CK                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | U_system_controller/n2                             | SDFFRQX1M  | 0.571 |  13.128 |   29.958 | 
     | rent_state_reg[2]/Q                                |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  ^   | U_system_controller/n2                             | INVXLM     | 0.000 |  13.128 |   29.958 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  v   | U_system_controller/U_UART_receiver_controller/n25 | INVXLM     | 0.238 |  13.366 |   30.196 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  v   | U_system_controller/U_UART_receiver_controller/n25 | NOR2XLM    | 0.000 |  13.366 |   30.196 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  ^   | U_system_controller/U_UART_receiver_controller/n14 | NOR2XLM    | 0.298 |  13.664 |   30.494 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  ^   | U_system_controller/U_UART_receiver_controller/n14 | INVXLM     | 0.000 |  13.664 |   30.494 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  v   | U_system_controller/U_UART_receiver_controller/n21 | INVXLM     | 0.206 |  13.870 |   30.700 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  v   | U_system_controller/U_UART_receiver_controller/n21 | NOR2XLM    | 0.000 |  13.870 |   30.700 | 
     | /B                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  ^   | ALU_enable                                         | NOR2XLM    | 0.463 |  14.333 |   31.163 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  ^   | ALU_enable                                         | INVXLM     | 0.000 |  14.333 |   31.163 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  v   | U_system_controller/U_UART_receiver_controller/n22 | INVXLM     | 0.273 |  14.606 |   31.436 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  v   | U_system_controller/U_UART_receiver_controller/n22 | NOR2XLM    | 0.000 |  14.606 |   31.436 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  ^   | ALU_function[0]                                    | NOR2XLM    | 0.618 |  15.224 |   32.054 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_ALU/U40/AN                                       |  ^   | ALU_function[0]                                    | NOR2BXLM   | 0.000 |  15.224 |   32.055 | 
     | U_ALU/U40/Y                                        |  ^   | U_ALU/n23                                          | NOR2BXLM   | 0.458 |  15.683 |   32.513 | 
     | U_ALU/U41/AN                                       |  ^   | U_ALU/n23                                          | NOR3BX4M   | 0.000 |  15.683 |   32.513 | 
     | U_ALU/U41/Y                                        |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | NOR3BX4M   | 0.596 |  16.279 |   33.109 | 
     | U_ALU/U428/A                                       |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | XOR2XLM    | 0.001 |  16.279 |   33.110 | 
     | U_ALU/U428/Y                                       |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | XOR2XLM    | 0.200 |  16.480 |   33.310 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | ADDFXLM    | 0.000 |  16.480 |   33.310 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.401 |  16.881 |   33.711 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.000 |  16.881 |   33.711 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.379 |  17.260 |   34.090 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.000 |  17.260 |   34.090 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFXLM    | 0.357 |  17.616 |   34.447 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFX1M    | 0.000 |  17.616 |   34.447 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.376 |  17.992 |   34.822 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.000 |  17.992 |   34.823 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFX1M    | 0.398 |  18.390 |   35.220 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFXLM    | 0.000 |  18.390 |   35.221 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.366 |  18.756 |   35.587 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.000 |  18.756 |   35.587 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n10                      | ADDFXLM    | 0.377 |  19.134 |   35.964 | 
     | U_ALU/DP_OP_29J1_122_2578/U14/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n10                      | ADDFX1M    | 0.000 |  19.134 |   35.964 | 
     | U_ALU/DP_OP_29J1_122_2578/U14/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n9                       | ADDFX1M    | 0.358 |  19.492 |   36.322 | 
     | U_ALU/U43/A                                        |  v   | U_ALU/DP_OP_29J1_122_2578/n9                       | NOR2XLM    | 0.000 |  19.492 |   36.322 | 
     | U_ALU/U43/Y                                        |  ^   | U_ALU/n34                                          | NOR2XLM    | 0.494 |  19.986 |   36.816 | 
     | U_ALU/U63/A1N                                      |  ^   | U_ALU/n34                                          | OAI2B11XLM | 0.000 |  19.986 |   36.816 | 
     | U_ALU/U63/Y                                        |  ^   | U_ALU/N189                                         | OAI2B11XLM | 0.318 |  20.304 |   37.134 | 
     | U_ALU/ALU_result_reg[10]/D                         |  ^   | U_ALU/N189                                         | SDFFRQX1M  | 0.000 |  20.304 |   37.134 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |   -4.830 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |   -4.830 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.037 |  12.037 |   -4.793 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |   -4.792 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |   -4.764 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.067 |   -4.764 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.161 |  12.227 |   -4.603 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.227 |   -4.603 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.142 |  12.369 |   -4.461 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.370 |   -4.460 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.504 |   -4.327 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.504 |   -4.326 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.504 |   -4.326 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.145 |  12.649 |   -4.182 | 
     | U_ALU/ALU_result_reg[10]/CK        |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.650 |   -4.180 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U_ALU/ALU_result_reg[9]/CK 
Endpoint:   U_ALU/ALU_result_reg[9]/D                                           
(^) checked with trailing edge of 'ALU_CLK'
Beginpoint: U_system_controller/U_UART_receiver_controller/current_state_reg[2]/
Q (^) triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.650
- Setup                         0.281
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                37.168
- Arrival Time                 20.227
= Slack Time                   16.941
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   28.941 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   28.942 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   28.979 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   28.979 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   29.008 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   29.008 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   29.169 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   29.169 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   29.311 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   29.311 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   29.397 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   29.398 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   29.498 | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.001 |  12.557 |   29.499 | 
     | rent_state_reg[2]/CK                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | U_system_controller/n2                             | SDFFRQX1M  | 0.571 |  13.128 |   30.069 | 
     | rent_state_reg[2]/Q                                |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  ^   | U_system_controller/n2                             | INVXLM     | 0.000 |  13.128 |   30.069 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  v   | U_system_controller/U_UART_receiver_controller/n25 | INVXLM     | 0.238 |  13.366 |   30.307 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  v   | U_system_controller/U_UART_receiver_controller/n25 | NOR2XLM    | 0.000 |  13.366 |   30.307 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  ^   | U_system_controller/U_UART_receiver_controller/n14 | NOR2XLM    | 0.298 |  13.664 |   30.605 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  ^   | U_system_controller/U_UART_receiver_controller/n14 | INVXLM     | 0.000 |  13.664 |   30.605 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  v   | U_system_controller/U_UART_receiver_controller/n21 | INVXLM     | 0.206 |  13.870 |   30.811 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  v   | U_system_controller/U_UART_receiver_controller/n21 | NOR2XLM    | 0.000 |  13.870 |   30.811 | 
     | /B                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  ^   | ALU_enable                                         | NOR2XLM    | 0.463 |  14.333 |   31.274 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  ^   | ALU_enable                                         | INVXLM     | 0.000 |  14.333 |   31.275 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  v   | U_system_controller/U_UART_receiver_controller/n22 | INVXLM     | 0.273 |  14.606 |   31.547 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  v   | U_system_controller/U_UART_receiver_controller/n22 | NOR2XLM    | 0.000 |  14.606 |   31.547 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  ^   | ALU_function[0]                                    | NOR2XLM    | 0.618 |  15.224 |   32.166 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_ALU/U40/AN                                       |  ^   | ALU_function[0]                                    | NOR2BXLM   | 0.000 |  15.224 |   32.166 | 
     | U_ALU/U40/Y                                        |  ^   | U_ALU/n23                                          | NOR2BXLM   | 0.458 |  15.683 |   32.624 | 
     | U_ALU/U41/AN                                       |  ^   | U_ALU/n23                                          | NOR3BX4M   | 0.000 |  15.683 |   32.624 | 
     | U_ALU/U41/Y                                        |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | NOR3BX4M   | 0.596 |  16.279 |   33.220 | 
     | U_ALU/U428/A                                       |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | XOR2XLM    | 0.001 |  16.279 |   33.221 | 
     | U_ALU/U428/Y                                       |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | XOR2XLM    | 0.200 |  16.480 |   33.421 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | ADDFXLM    | 0.000 |  16.480 |   33.421 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.401 |  16.881 |   33.822 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.000 |  16.881 |   33.822 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.379 |  17.260 |   34.201 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.000 |  17.260 |   34.201 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFXLM    | 0.357 |  17.616 |   34.558 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFX1M    | 0.000 |  17.616 |   34.558 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.376 |  17.992 |   34.934 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.000 |  17.992 |   34.934 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFX1M    | 0.398 |  18.390 |   35.332 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFXLM    | 0.000 |  18.390 |   35.332 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.366 |  18.756 |   35.698 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.000 |  18.756 |   35.698 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n10                      | ADDFXLM    | 0.377 |  19.134 |   36.075 | 
     | U_ALU/DP_OP_29J1_122_2578/U14/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n10                      | ADDFX1M    | 0.000 |  19.134 |   36.075 | 
     | U_ALU/DP_OP_29J1_122_2578/U14/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n9                       | ADDFX1M    | 0.358 |  19.492 |   36.433 | 
     | U_ALU/U43/A                                        |  v   | U_ALU/DP_OP_29J1_122_2578/n9                       | NOR2XLM    | 0.000 |  19.492 |   36.433 | 
     | U_ALU/U43/Y                                        |  ^   | U_ALU/n34                                          | NOR2XLM    | 0.494 |  19.986 |   36.927 | 
     | U_ALU/U114/A1N                                     |  ^   | U_ALU/n34                                          | OAI2BB1XLM | 0.000 |  19.986 |   36.927 | 
     | U_ALU/U114/Y                                       |  ^   | U_ALU/N188                                         | OAI2BB1XLM | 0.241 |  20.227 |   37.168 | 
     | U_ALU/ALU_result_reg[9]/D                          |  ^   | U_ALU/N188                                         | SDFFRQX1M  | 0.000 |  20.227 |   37.168 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |   -4.941 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |   -4.941 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.037 |  12.037 |   -4.904 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |   -4.903 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |   -4.875 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.067 |   -4.875 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.161 |  12.227 |   -4.714 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.227 |   -4.714 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.142 |  12.369 |   -4.572 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.370 |   -4.571 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.504 |   -4.438 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.504 |   -4.438 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.504 |   -4.438 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.145 |  12.649 |   -4.293 | 
     | U_ALU/ALU_result_reg[9]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.650 |   -4.292 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U_ALU/ALU_result_reg[8]/CK 
Endpoint:   U_ALU/ALU_result_reg[8]/D                                           
(v) checked with trailing edge of 'ALU_CLK'
Beginpoint: U_system_controller/U_UART_receiver_controller/current_state_reg[2]/
Q (^) triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.650
- Setup                         0.405
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                37.044
- Arrival Time                 19.845
= Slack Time                   17.199
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   29.199 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   29.200 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   29.236 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   29.237 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   29.265 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   29.266 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   29.427 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   29.427 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   29.568 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   29.569 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   29.654 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   29.656 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   29.756 | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.001 |  12.557 |   29.756 | 
     | rent_state_reg[2]/CK                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | U_system_controller/n2                             | SDFFRQX1M  | 0.571 |  13.128 |   30.327 | 
     | rent_state_reg[2]/Q                                |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  ^   | U_system_controller/n2                             | INVXLM     | 0.000 |  13.128 |   30.327 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  v   | U_system_controller/U_UART_receiver_controller/n25 | INVXLM     | 0.238 |  13.366 |   30.565 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  v   | U_system_controller/U_UART_receiver_controller/n25 | NOR2XLM    | 0.000 |  13.366 |   30.565 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  ^   | U_system_controller/U_UART_receiver_controller/n14 | NOR2XLM    | 0.298 |  13.664 |   30.863 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  ^   | U_system_controller/U_UART_receiver_controller/n14 | INVXLM     | 0.000 |  13.664 |   30.863 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  v   | U_system_controller/U_UART_receiver_controller/n21 | INVXLM     | 0.206 |  13.870 |   31.069 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  v   | U_system_controller/U_UART_receiver_controller/n21 | NOR2XLM    | 0.000 |  13.870 |   31.069 | 
     | /B                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  ^   | ALU_enable                                         | NOR2XLM    | 0.463 |  14.333 |   31.532 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  ^   | ALU_enable                                         | INVXLM     | 0.000 |  14.333 |   31.532 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  v   | U_system_controller/U_UART_receiver_controller/n22 | INVXLM     | 0.273 |  14.606 |   31.805 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  v   | U_system_controller/U_UART_receiver_controller/n22 | NOR2XLM    | 0.000 |  14.606 |   31.805 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  ^   | ALU_function[0]                                    | NOR2XLM    | 0.618 |  15.224 |   32.423 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_ALU/U40/AN                                       |  ^   | ALU_function[0]                                    | NOR2BXLM   | 0.000 |  15.224 |   32.423 | 
     | U_ALU/U40/Y                                        |  ^   | U_ALU/n23                                          | NOR2BXLM   | 0.458 |  15.683 |   32.882 | 
     | U_ALU/U41/AN                                       |  ^   | U_ALU/n23                                          | NOR3BX4M   | 0.000 |  15.683 |   32.882 | 
     | U_ALU/U41/Y                                        |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | NOR3BX4M   | 0.596 |  16.279 |   33.478 | 
     | U_ALU/U428/A                                       |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | XOR2XLM    | 0.001 |  16.279 |   33.479 | 
     | U_ALU/U428/Y                                       |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | XOR2XLM    | 0.200 |  16.479 |   33.679 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | ADDFXLM    | 0.000 |  16.479 |   33.679 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.401 |  16.881 |   34.080 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.000 |  16.881 |   34.080 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.379 |  17.260 |   34.459 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.000 |  17.260 |   34.459 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFXLM    | 0.357 |  17.616 |   34.816 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFX1M    | 0.000 |  17.616 |   34.816 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.376 |  17.992 |   35.191 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.000 |  17.992 |   35.191 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFX1M    | 0.398 |  18.390 |   35.589 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFXLM    | 0.000 |  18.390 |   35.589 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.366 |  18.756 |   35.955 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.000 |  18.756 |   35.955 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n10                      | ADDFXLM    | 0.377 |  19.134 |   36.333 | 
     | U_ALU/DP_OP_29J1_122_2578/U14/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n10                      | ADDFX1M    | 0.000 |  19.134 |   36.333 | 
     | U_ALU/DP_OP_29J1_122_2578/U14/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n9                       | ADDFX1M    | 0.358 |  19.492 |   36.691 | 
     | U_ALU/U324/A                                       |  v   | U_ALU/DP_OP_29J1_122_2578/n9                       | XNOR2XLM   | 0.000 |  19.492 |   36.691 | 
     | U_ALU/U324/Y                                       |  v   | U_ALU/n251                                         | XNOR2XLM   | 0.148 |  19.640 |   36.839 | 
     | U_ALU/U34/A1N                                      |  v   | U_ALU/n251                                         | OAI2BB1XLM | 0.000 |  19.640 |   36.839 | 
     | U_ALU/U34/Y                                        |  v   | U_ALU/N187                                         | OAI2BB1XLM | 0.205 |  19.845 |   37.044 | 
     | U_ALU/ALU_result_reg[8]/D                          |  v   | U_ALU/N187                                         | SDFFRQX1M  | 0.000 |  19.845 |   37.044 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |   -5.199 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |   -5.198 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.037 |  12.037 |   -5.162 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |   -5.161 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |   -5.133 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.067 |   -5.133 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.161 |  12.227 |   -4.972 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.227 |   -4.972 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.142 |  12.369 |   -4.830 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.370 |   -4.829 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.504 |   -4.695 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.504 |   -4.695 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.504 |   -4.695 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.145 |  12.649 |   -4.551 | 
     | U_ALU/ALU_result_reg[8]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.650 |   -4.549 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U_ALU/ALU_result_reg[6]/CK 
Endpoint:   U_ALU/ALU_result_reg[6]/D                                           
(v) checked with trailing edge of 'ALU_CLK'
Beginpoint: U_system_controller/U_UART_receiver_controller/current_state_reg[2]/
Q (^) triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.650
- Setup                         0.452
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.997
- Arrival Time                 19.590
= Slack Time                   17.407
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   29.407 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   29.408 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   29.444 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   29.445 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   29.473 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   29.473 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   29.634 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   29.634 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   29.776 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   29.777 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   29.862 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   29.864 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   29.963 | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.001 |  12.557 |   29.964 | 
     | rent_state_reg[2]/CK                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | U_system_controller/n2                             | SDFFRQX1M  | 0.571 |  13.128 |   30.534 | 
     | rent_state_reg[2]/Q                                |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  ^   | U_system_controller/n2                             | INVXLM     | 0.000 |  13.128 |   30.535 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  v   | U_system_controller/U_UART_receiver_controller/n25 | INVXLM     | 0.238 |  13.366 |   30.773 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  v   | U_system_controller/U_UART_receiver_controller/n25 | NOR2XLM    | 0.000 |  13.366 |   30.773 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  ^   | U_system_controller/U_UART_receiver_controller/n14 | NOR2XLM    | 0.298 |  13.664 |   31.071 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  ^   | U_system_controller/U_UART_receiver_controller/n14 | INVXLM     | 0.000 |  13.664 |   31.071 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  v   | U_system_controller/U_UART_receiver_controller/n21 | INVXLM     | 0.206 |  13.870 |   31.277 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  v   | U_system_controller/U_UART_receiver_controller/n21 | NOR2XLM    | 0.000 |  13.870 |   31.277 | 
     | /B                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  ^   | ALU_enable                                         | NOR2XLM    | 0.463 |  14.333 |   31.740 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  ^   | ALU_enable                                         | INVXLM     | 0.000 |  14.333 |   31.740 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  v   | U_system_controller/U_UART_receiver_controller/n22 | INVXLM     | 0.273 |  14.606 |   32.013 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  v   | U_system_controller/U_UART_receiver_controller/n22 | NOR2XLM    | 0.000 |  14.606 |   32.013 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  ^   | ALU_function[0]                                    | NOR2XLM    | 0.618 |  15.224 |   32.631 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_ALU/U40/AN                                       |  ^   | ALU_function[0]                                    | NOR2BXLM   | 0.000 |  15.224 |   32.631 | 
     | U_ALU/U40/Y                                        |  ^   | U_ALU/n23                                          | NOR2BXLM   | 0.458 |  15.683 |   33.089 | 
     | U_ALU/U41/AN                                       |  ^   | U_ALU/n23                                          | NOR3BX4M   | 0.000 |  15.683 |   33.090 | 
     | U_ALU/U41/Y                                        |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | NOR3BX4M   | 0.596 |  16.279 |   33.686 | 
     | U_ALU/U428/A                                       |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | XOR2XLM    | 0.001 |  16.279 |   33.686 | 
     | U_ALU/U428/Y                                       |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | XOR2XLM    | 0.200 |  16.480 |   33.886 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | ADDFXLM    | 0.000 |  16.480 |   33.886 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.401 |  16.881 |   34.287 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.000 |  16.881 |   34.287 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.379 |  17.260 |   34.666 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.000 |  17.260 |   34.666 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFXLM    | 0.357 |  17.616 |   35.023 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFX1M    | 0.000 |  17.616 |   35.023 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.376 |  17.992 |   35.399 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.000 |  17.992 |   35.399 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFX1M    | 0.398 |  18.390 |   35.797 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFXLM    | 0.000 |  18.390 |   35.797 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.366 |  18.756 |   36.163 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.000 |  18.756 |   36.163 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/S                    |  v   | U_ALU/C7M/DATA15_6                                 | ADDFXLM    | 0.219 |  18.975 |   36.382 | 
     | U_ALU/U32/A0                                       |  v   | U_ALU/C7M/DATA15_6                                 | AOI211XLM  | 0.000 |  18.975 |   36.382 | 
     | U_ALU/U32/Y                                        |  ^   | U_ALU/n30                                          | AOI211XLM  | 0.326 |  19.301 |   36.708 | 
     | U_ALU/U111/C0                                      |  ^   | U_ALU/n30                                          | OAI211XLM  | 0.000 |  19.301 |   36.708 | 
     | U_ALU/U111/Y                                       |  v   | U_ALU/N185                                         | OAI211XLM  | 0.289 |  19.590 |   36.997 | 
     | U_ALU/ALU_result_reg[6]/D                          |  v   | U_ALU/N185                                         | SDFFRQX1M  | 0.000 |  19.590 |   36.997 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |   -5.407 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |   -5.406 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.037 |  12.037 |   -5.370 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |   -5.369 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |   -5.341 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.067 |   -5.340 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.161 |  12.227 |   -5.180 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.227 |   -5.179 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.142 |  12.369 |   -5.038 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.370 |   -5.036 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.504 |   -4.903 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.504 |   -4.903 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.504 |   -4.903 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.145 |  12.649 |   -4.758 | 
     | U_ALU/ALU_result_reg[6]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.650 |   -4.757 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U_ALU/ALU_result_reg[5]/CK 
Endpoint:   U_ALU/ALU_result_reg[5]/D                                           
(v) checked with trailing edge of 'ALU_CLK'
Beginpoint: U_system_controller/U_UART_receiver_controller/current_state_reg[2]/
Q (^) triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.649
- Setup                         0.436
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                37.014
- Arrival Time                 18.944
= Slack Time                   18.069
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   30.069 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   30.070 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   30.107 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   30.107 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   30.136 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   30.136 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   30.297 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   30.297 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   30.439 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   30.439 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   30.525 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   30.526 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   30.626 | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.001 |  12.557 |   30.627 | 
     | rent_state_reg[2]/CK                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | U_system_controller/n2                             | SDFFRQX1M  | 0.571 |  13.128 |   31.197 | 
     | rent_state_reg[2]/Q                                |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  ^   | U_system_controller/n2                             | INVXLM     | 0.000 |  13.128 |   31.197 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  v   | U_system_controller/U_UART_receiver_controller/n25 | INVXLM     | 0.238 |  13.366 |   31.435 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  v   | U_system_controller/U_UART_receiver_controller/n25 | NOR2XLM    | 0.000 |  13.366 |   31.435 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  ^   | U_system_controller/U_UART_receiver_controller/n14 | NOR2XLM    | 0.298 |  13.664 |   31.733 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  ^   | U_system_controller/U_UART_receiver_controller/n14 | INVXLM     | 0.000 |  13.664 |   31.733 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  v   | U_system_controller/U_UART_receiver_controller/n21 | INVXLM     | 0.206 |  13.870 |   31.939 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  v   | U_system_controller/U_UART_receiver_controller/n21 | NOR2XLM    | 0.000 |  13.870 |   31.939 | 
     | /B                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  ^   | ALU_enable                                         | NOR2XLM    | 0.463 |  14.333 |   32.402 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  ^   | ALU_enable                                         | INVXLM     | 0.000 |  14.333 |   32.403 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  v   | U_system_controller/U_UART_receiver_controller/n22 | INVXLM     | 0.273 |  14.606 |   32.675 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  v   | U_system_controller/U_UART_receiver_controller/n22 | NOR2XLM    | 0.000 |  14.606 |   32.675 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  ^   | ALU_function[0]                                    | NOR2XLM    | 0.618 |  15.224 |   33.294 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_ALU/U40/AN                                       |  ^   | ALU_function[0]                                    | NOR2BXLM   | 0.000 |  15.224 |   33.294 | 
     | U_ALU/U40/Y                                        |  ^   | U_ALU/n23                                          | NOR2BXLM   | 0.458 |  15.683 |   33.752 | 
     | U_ALU/U41/AN                                       |  ^   | U_ALU/n23                                          | NOR3BX4M   | 0.000 |  15.683 |   33.752 | 
     | U_ALU/U41/Y                                        |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | NOR3BX4M   | 0.596 |  16.279 |   34.348 | 
     | U_ALU/U428/A                                       |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | XOR2XLM    | 0.001 |  16.279 |   34.349 | 
     | U_ALU/U428/Y                                       |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | XOR2XLM    | 0.200 |  16.480 |   34.549 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | ADDFXLM    | 0.000 |  16.480 |   34.549 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.401 |  16.881 |   34.950 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.000 |  16.881 |   34.950 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.379 |  17.260 |   35.329 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.000 |  17.260 |   35.329 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFXLM    | 0.357 |  17.616 |   35.686 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFX1M    | 0.000 |  17.616 |   35.686 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.376 |  17.992 |   36.062 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.000 |  17.992 |   36.062 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFX1M    | 0.398 |  18.390 |   36.460 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFXLM    | 0.000 |  18.390 |   36.460 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/S                    |  v   | U_ALU/C7M/DATA15_5                                 | ADDFXLM    | 0.236 |  18.627 |   36.696 | 
     | U_ALU/U314/A1N                                     |  v   | U_ALU/C7M/DATA15_5                                 | OAI2B11XLM | 0.000 |  18.627 |   36.696 | 
     | U_ALU/U314/Y                                       |  v   | U_ALU/N184                                         | OAI2B11XLM | 0.317 |  18.944 |   37.014 | 
     | U_ALU/ALU_result_reg[5]/D                          |  v   | U_ALU/N184                                         | SDFFRQX1M  | 0.000 |  18.944 |   37.014 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |   -6.069 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |   -6.069 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.037 |  12.037 |   -6.032 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |   -6.031 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |   -6.003 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.067 |   -6.003 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.161 |  12.227 |   -5.842 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.227 |   -5.842 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.142 |  12.369 |   -5.700 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.370 |   -5.699 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.504 |   -5.566 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.504 |   -5.566 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.504 |   -5.566 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.145 |  12.649 |   -5.421 | 
     | U_ALU/ALU_result_reg[5]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.649 |   -5.420 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U_register_file/read_data_reg[4]/CK 
Endpoint:   U_register_file/read_data_reg[4]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.559
- Setup                         0.411
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.948
- Arrival Time                 18.285
= Slack Time                   18.662
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   30.662 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   30.663 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   30.700 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   30.700 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   30.729 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   30.729 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   30.890 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   30.890 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.032 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.032 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   31.118 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   31.119 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   31.219 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   31.221 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   31.783 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   31.783 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   31.970 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   31.970 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   32.498 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   32.498 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   32.757 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   32.757 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   33.315 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | OAI2BB2XLM | 0.000 |  14.653 |   33.315 | 
     | /A0N                                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | register_file_address[1]                           | OAI2BB2XLM | 0.383 |  15.036 |   33.698 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U21/A                              |  ^   | register_file_address[1]                           | INVXLM     | 0.000 |  15.036 |   33.698 | 
     | U_register_file/U21/Y                              |  v   | U_register_file/n2                                 | INVXLM     | 0.432 |  15.468 |   34.130 | 
     | U_register_file/U34/B                              |  v   | U_register_file/n2                                 | NAND2XLM   | 0.000 |  15.468 |   34.131 | 
     | U_register_file/U34/Y                              |  ^   | U_register_file/n133                               | NAND2XLM   | 0.667 |  16.135 |   34.798 | 
     | U_register_file/U51/B                              |  ^   | U_register_file/n133                               | NOR2XLM    | 0.000 |  16.136 |   34.798 | 
     | U_register_file/U51/Y                              |  v   | U_register_file/n99                                | NOR2XLM    | 0.457 |  16.593 |   35.255 | 
     | U_register_file/U110/B0                            |  v   | U_register_file/n99                                | AOI22XLM   | 0.000 |  16.593 |   35.256 | 
     | U_register_file/U110/Y                             |  ^   | U_register_file/n66                                | AOI22XLM   | 0.496 |  17.089 |   35.751 | 
     | U_register_file/U112/C                             |  ^   | U_register_file/n66                                | NAND4XLM   | 0.000 |  17.089 |   35.752 | 
     | U_register_file/U112/Y                             |  v   | U_register_file/n69                                | NAND4XLM   | 0.427 |  17.516 |   36.178 | 
     | U_register_file/U113/A2                            |  v   | U_register_file/n69                                | OAI32XLM   | 0.000 |  17.516 |   36.178 | 
     | U_register_file/U113/Y                             |  ^   | U_register_file/n71                                | OAI32XLM   | 0.653 |  18.169 |   36.831 | 
     | U_register_file/U114/A                             |  ^   | U_register_file/n71                                | INVXLM     | 0.000 |  18.169 |   36.831 | 
     | U_register_file/U114/Y                             |  v   | U_register_file/n292                               | INVXLM     | 0.116 |  18.285 |   36.948 | 
     | U_register_file/read_data_reg[4]/D                 |  v   | U_register_file/n292                               | SDFFRQX1M  | 0.000 |  18.285 |   36.948 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -6.662 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -6.662 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -6.625 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -6.624 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -6.596 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -6.596 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -6.435 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -6.435 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -6.293 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -6.293 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -6.207 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |   -6.206 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.100 |  12.557 |   -6.105 | 
     | U_register_file/read_data_reg[4]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.001 |  12.559 |   -6.104 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U_register_file/read_data_reg[6]/CK 
Endpoint:   U_register_file/read_data_reg[6]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.559
- Setup                         0.407
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.951
- Arrival Time                 18.134
= Slack Time                   18.818
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   30.818 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   30.818 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   30.855 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   30.856 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   30.884 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   30.884 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   31.045 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   31.045 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.187 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.187 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   31.273 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   31.274 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   31.374 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   31.376 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   31.938 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   31.939 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   32.125 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   32.125 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   32.653 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   32.653 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   32.912 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   32.912 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   33.470 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | OAI2BB2XLM | 0.000 |  14.653 |   33.470 | 
     | /A0N                                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | register_file_address[1]                           | OAI2BB2XLM | 0.383 |  15.036 |   33.853 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U21/A                              |  ^   | register_file_address[1]                           | INVXLM     | 0.000 |  15.036 |   33.853 | 
     | U_register_file/U21/Y                              |  v   | U_register_file/n2                                 | INVXLM     | 0.432 |  15.468 |   34.286 | 
     | U_register_file/U34/B                              |  v   | U_register_file/n2                                 | NAND2XLM   | 0.000 |  15.468 |   34.286 | 
     | U_register_file/U34/Y                              |  ^   | U_register_file/n133                               | NAND2XLM   | 0.667 |  16.135 |   34.953 | 
     | U_register_file/U51/B                              |  ^   | U_register_file/n133                               | NOR2XLM    | 0.000 |  16.136 |   34.953 | 
     | U_register_file/U51/Y                              |  v   | U_register_file/n99                                | NOR2XLM    | 0.457 |  16.593 |   35.411 | 
     | U_register_file/U132/B0                            |  v   | U_register_file/n99                                | AOI22XLM   | 0.000 |  16.593 |   35.411 | 
     | U_register_file/U132/Y                             |  ^   | U_register_file/n104                               | AOI22XLM   | 0.495 |  17.088 |   35.906 | 
     | U_register_file/U134/C                             |  ^   | U_register_file/n104                               | NAND4XLM   | 0.000 |  17.088 |   35.906 | 
     | U_register_file/U134/Y                             |  v   | U_register_file/n107                               | NAND4XLM   | 0.416 |  17.504 |   36.322 | 
     | U_register_file/U135/A2                            |  v   | U_register_file/n107                               | OAI32XLM   | 0.000 |  17.504 |   36.322 | 
     | U_register_file/U135/Y                             |  ^   | U_register_file/n110                               | OAI32XLM   | 0.501 |  18.006 |   36.823 | 
     | U_register_file/U136/A                             |  ^   | U_register_file/n110                               | INVXLM     | 0.000 |  18.006 |   36.823 | 
     | U_register_file/U136/Y                             |  v   | U_register_file/n294                               | INVXLM     | 0.128 |  18.134 |   36.951 | 
     | U_register_file/read_data_reg[6]/D                 |  v   | U_register_file/n294                               | SDFFRQX1M  | 0.000 |  18.134 |   36.951 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -6.818 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -6.817 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -6.780 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -6.780 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -6.751 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -6.751 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -6.590 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -6.590 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -6.448 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -6.448 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -6.363 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |   -6.361 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.100 |  12.556 |   -6.261 | 
     | U_register_file/read_data_reg[6]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.002 |  12.559 |   -6.259 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U_register_file/read_data_reg[5]/CK 
Endpoint:   U_register_file/read_data_reg[5]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.559
- Setup                         0.402
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.957
- Arrival Time                 18.130
= Slack Time                   18.826
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   30.826 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   30.827 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   30.864 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   30.864 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   30.893 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   30.893 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   31.054 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   31.054 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.196 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.196 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   31.282 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   31.283 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   31.383 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   31.385 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   31.947 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   31.947 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   32.134 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   32.134 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   32.662 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   32.662 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   32.921 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   32.921 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   33.479 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | OAI2BB2XLM | 0.000 |  14.653 |   33.479 | 
     | /A0N                                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | register_file_address[1]                           | OAI2BB2XLM | 0.383 |  15.036 |   33.862 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U21/A                              |  ^   | register_file_address[1]                           | INVXLM     | 0.000 |  15.036 |   33.862 | 
     | U_register_file/U21/Y                              |  v   | U_register_file/n2                                 | INVXLM     | 0.432 |  15.468 |   34.294 | 
     | U_register_file/U34/B                              |  v   | U_register_file/n2                                 | NAND2XLM   | 0.000 |  15.468 |   34.295 | 
     | U_register_file/U34/Y                              |  ^   | U_register_file/n133                               | NAND2XLM   | 0.667 |  16.135 |   34.962 | 
     | U_register_file/U51/B                              |  ^   | U_register_file/n133                               | NOR2XLM    | 0.000 |  16.136 |   34.962 | 
     | U_register_file/U51/Y                              |  v   | U_register_file/n99                                | NOR2XLM    | 0.457 |  16.593 |   35.419 | 
     | U_register_file/U122/B0                            |  v   | U_register_file/n99                                | AOI22XLM   | 0.000 |  16.593 |   35.420 | 
     | U_register_file/U122/Y                             |  ^   | U_register_file/n77                                | AOI22XLM   | 0.416 |  17.009 |   35.836 | 
     | U_register_file/U123/C                             |  ^   | U_register_file/n77                                | NAND4XLM   | 0.000 |  17.009 |   35.836 | 
     | U_register_file/U123/Y                             |  v   | U_register_file/n80                                | NAND4XLM   | 0.504 |  17.513 |   36.340 | 
     | U_register_file/U124/A2                            |  v   | U_register_file/n80                                | OAI32XLM   | 0.000 |  17.514 |   36.340 | 
     | U_register_file/U124/Y                             |  ^   | U_register_file/n82                                | OAI32XLM   | 0.519 |  18.033 |   36.859 | 
     | U_register_file/U125/A                             |  ^   | U_register_file/n82                                | INVXLM     | 0.000 |  18.033 |   36.859 | 
     | U_register_file/U125/Y                             |  v   | U_register_file/n293                               | INVXLM     | 0.097 |  18.130 |   36.957 | 
     | U_register_file/read_data_reg[5]/D                 |  v   | U_register_file/n293                               | SDFFRQX1M  | 0.000 |  18.130 |   36.957 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -6.826 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -6.826 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -6.789 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -6.788 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -6.760 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -6.760 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -6.599 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -6.599 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -6.457 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -6.457 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -6.371 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |   -6.370 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.100 |  12.557 |   -6.269 | 
     | U_register_file/read_data_reg[5]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.001 |  12.559 |   -6.268 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U_register_file/read_data_reg[0]/CK 
Endpoint:   U_register_file/read_data_reg[0]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.558
- Setup                         0.405
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.954
- Arrival Time                 18.119
= Slack Time                   18.835
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   30.835 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   30.836 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   30.872 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   30.873 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   30.901 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   30.901 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   31.062 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   31.062 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.204 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.205 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   31.290 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   31.292 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   31.391 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   31.393 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   31.956 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   31.956 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   32.143 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   32.143 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   32.671 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   32.671 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   32.930 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   32.930 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   33.488 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | OAI2BB2XLM | 0.000 |  14.653 |   33.488 | 
     | /A0N                                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | register_file_address[1]                           | OAI2BB2XLM | 0.383 |  15.036 |   33.871 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U21/A                              |  ^   | register_file_address[1]                           | INVXLM     | 0.000 |  15.036 |   33.871 | 
     | U_register_file/U21/Y                              |  v   | U_register_file/n2                                 | INVXLM     | 0.432 |  15.468 |   34.303 | 
     | U_register_file/U34/B                              |  v   | U_register_file/n2                                 | NAND2XLM   | 0.000 |  15.468 |   34.303 | 
     | U_register_file/U34/Y                              |  ^   | U_register_file/n133                               | NAND2XLM   | 0.667 |  16.135 |   34.970 | 
     | U_register_file/U51/B                              |  ^   | U_register_file/n133                               | NOR2XLM    | 0.000 |  16.136 |   34.971 | 
     | U_register_file/U51/Y                              |  v   | U_register_file/n99                                | NOR2XLM    | 0.457 |  16.593 |   35.428 | 
     | U_register_file/U77/B0                             |  v   | U_register_file/n99                                | AOI22XLM   | 0.000 |  16.593 |   35.428 | 
     | U_register_file/U77/Y                              |  ^   | U_register_file/n33                                | AOI22XLM   | 0.434 |  17.027 |   35.862 | 
     | U_register_file/U79/C                              |  ^   | U_register_file/n33                                | NAND4XLM   | 0.000 |  17.027 |   35.862 | 
     | U_register_file/U79/Y                              |  v   | U_register_file/n36                                | NAND4XLM   | 0.428 |  17.455 |   36.290 | 
     | U_register_file/U80/A2                             |  v   | U_register_file/n36                                | OAI32XLM   | 0.000 |  17.455 |   36.290 | 
     | U_register_file/U80/Y                              |  ^   | U_register_file/n38                                | OAI32XLM   | 0.562 |  18.018 |   36.853 | 
     | U_register_file/U12/A                              |  ^   | U_register_file/n38                                | INVXLM     | 0.000 |  18.018 |   36.853 | 
     | U_register_file/U12/Y                              |  v   | U_register_file/n288                               | INVXLM     | 0.101 |  18.119 |   36.954 | 
     | U_register_file/read_data_reg[0]/D                 |  v   | U_register_file/n288                               | SDFFRQX1M  | 0.000 |  18.119 |   36.954 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -6.835 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -6.834 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -6.798 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -6.797 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -6.769 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -6.768 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -6.608 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -6.607 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -6.466 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -6.465 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -6.380 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |   -6.378 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.100 |  12.557 |   -6.278 | 
     | U_register_file/read_data_reg[0]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.001 |  12.558 |   -6.276 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U_register_file/read_data_reg[2]/CK 
Endpoint:   U_register_file/read_data_reg[2]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.559
- Setup                         0.410
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.949
- Arrival Time                 18.102
= Slack Time                   18.847
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   30.847 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   30.848 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   30.884 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   30.885 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   30.913 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   30.914 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   31.075 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   31.075 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.216 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.217 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   31.302 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   31.304 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   31.404 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   31.406 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   31.968 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   31.968 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   32.155 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   32.155 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   32.683 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   32.683 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   32.942 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   32.942 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   33.500 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | OAI2BB2XLM | 0.000 |  14.653 |   33.500 | 
     | /A0N                                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | register_file_address[1]                           | OAI2BB2XLM | 0.383 |  15.036 |   33.883 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U21/A                              |  ^   | register_file_address[1]                           | INVXLM     | 0.000 |  15.036 |   33.883 | 
     | U_register_file/U21/Y                              |  v   | U_register_file/n2                                 | INVXLM     | 0.432 |  15.468 |   34.315 | 
     | U_register_file/U34/B                              |  v   | U_register_file/n2                                 | NAND2XLM   | 0.000 |  15.468 |   34.315 | 
     | U_register_file/U34/Y                              |  ^   | U_register_file/n133                               | NAND2XLM   | 0.667 |  16.135 |   34.983 | 
     | U_register_file/U35/A                              |  ^   | U_register_file/n133                               | NOR2XLM    | 0.000 |  16.136 |   34.983 | 
     | U_register_file/U35/Y                              |  v   | U_register_file/n88                                | NOR2XLM    | 0.491 |  16.626 |   35.474 | 
     | U_register_file/U37/A0                             |  v   | U_register_file/n88                                | AOI22XLM   | 0.000 |  16.627 |   35.474 | 
     | U_register_file/U37/Y                              |  ^   | U_register_file/n6                                 | AOI22XLM   | 0.462 |  17.089 |   35.936 | 
     | U_register_file/U42/C                              |  ^   | U_register_file/n6                                 | NAND4XLM   | 0.000 |  17.089 |   35.936 | 
     | U_register_file/U42/Y                              |  v   | U_register_file/n15                                | NAND4XLM   | 0.362 |  17.451 |   36.298 | 
     | U_register_file/U57/A1                             |  v   | U_register_file/n15                                | OAI32XLM   | 0.000 |  17.451 |   36.299 | 
     | U_register_file/U57/Y                              |  ^   | U_register_file/n16                                | OAI32XLM   | 0.514 |  17.965 |   36.812 | 
     | U_register_file/U58/A                              |  ^   | U_register_file/n16                                | INVXLM     | 0.000 |  17.965 |   36.812 | 
     | U_register_file/U58/Y                              |  v   | U_register_file/n290                               | INVXLM     | 0.137 |  18.102 |   36.949 | 
     | U_register_file/read_data_reg[2]/D                 |  v   | U_register_file/n290                               | SDFFRQX1M  | 0.000 |  18.102 |   36.949 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -6.847 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -6.846 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -6.810 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -6.809 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -6.781 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -6.781 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -6.620 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -6.620 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -6.478 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -6.477 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -6.392 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |   -6.390 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.100 |  12.557 |   -6.290 | 
     | U_register_file/read_data_reg[2]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.001 |  12.559 |   -6.288 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U_register_file/read_data_reg[7]/CK 
Endpoint:   U_register_file/read_data_reg[7]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.559
- Setup                         0.408
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.951
- Arrival Time                 18.066
= Slack Time                   18.886
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   30.886 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   30.886 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   30.923 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   30.924 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   30.952 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   30.952 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   31.113 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   31.113 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.255 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.256 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   31.341 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   31.343 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   31.442 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   31.444 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   32.006 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   32.007 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   32.194 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   32.194 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   32.722 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   32.722 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   32.980 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   32.980 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   33.538 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | OAI2BB2XLM | 0.000 |  14.653 |   33.538 | 
     | /A0N                                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | register_file_address[1]                           | OAI2BB2XLM | 0.383 |  15.036 |   33.921 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U21/A                              |  ^   | register_file_address[1]                           | INVXLM     | 0.000 |  15.036 |   33.922 | 
     | U_register_file/U21/Y                              |  v   | U_register_file/n2                                 | INVXLM     | 0.432 |  15.468 |   34.354 | 
     | U_register_file/U34/B                              |  v   | U_register_file/n2                                 | NAND2XLM   | 0.000 |  15.468 |   34.354 | 
     | U_register_file/U34/Y                              |  ^   | U_register_file/n133                               | NAND2XLM   | 0.667 |  16.135 |   35.021 | 
     | U_register_file/U51/B                              |  ^   | U_register_file/n133                               | NOR2XLM    | 0.000 |  16.136 |   35.021 | 
     | U_register_file/U51/Y                              |  v   | U_register_file/n99                                | NOR2XLM    | 0.457 |  16.593 |   35.479 | 
     | U_register_file/U88/B0                             |  v   | U_register_file/n99                                | AOI22XLM   | 0.000 |  16.593 |   35.479 | 
     | U_register_file/U88/Y                              |  ^   | U_register_file/n44                                | AOI22XLM   | 0.359 |  16.952 |   35.838 | 
     | U_register_file/U90/C                              |  ^   | U_register_file/n44                                | NAND4XLM   | 0.000 |  16.952 |   35.838 | 
     | U_register_file/U90/Y                              |  v   | U_register_file/n47                                | NAND4XLM   | 0.429 |  17.381 |   36.267 | 
     | U_register_file/U91/A2                             |  v   | U_register_file/n47                                | OAI32XLM   | 0.000 |  17.382 |   36.267 | 
     | U_register_file/U91/Y                              |  ^   | U_register_file/n49                                | OAI32XLM   | 0.569 |  17.950 |   36.836 | 
     | U_register_file/U92/A                              |  ^   | U_register_file/n49                                | INVXLM     | 0.000 |  17.950 |   36.836 | 
     | U_register_file/U92/Y                              |  v   | U_register_file/n295                               | INVXLM     | 0.115 |  18.066 |   36.951 | 
     | U_register_file/read_data_reg[7]/D                 |  v   | U_register_file/n295                               | SDFFRQX1M  | 0.000 |  18.066 |   36.951 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -6.886 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -6.885 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -6.848 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -6.848 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -6.819 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -6.819 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -6.658 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -6.658 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -6.517 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -6.516 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -6.431 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |   -6.429 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.100 |  12.556 |   -6.329 | 
     | U_register_file/read_data_reg[7]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.002 |  12.559 |   -6.327 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U_register_file/read_data_reg[3]/CK 
Endpoint:   U_register_file/read_data_reg[3]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.559
- Setup                         0.408
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.951
- Arrival Time                 18.051
= Slack Time                   18.900
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   30.900 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   30.901 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   30.937 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   30.938 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   30.966 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   30.966 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   31.127 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   31.127 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.269 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.270 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   31.355 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   31.357 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   31.456 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   31.458 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   32.021 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   32.021 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   32.208 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   32.208 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   32.736 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   32.736 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   32.995 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   32.995 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   33.553 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | OAI2BB2XLM | 0.000 |  14.653 |   33.553 | 
     | /A0N                                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | register_file_address[1]                           | OAI2BB2XLM | 0.383 |  15.036 |   33.936 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U21/A                              |  ^   | register_file_address[1]                           | INVXLM     | 0.000 |  15.036 |   33.936 | 
     | U_register_file/U21/Y                              |  v   | U_register_file/n2                                 | INVXLM     | 0.432 |  15.468 |   34.368 | 
     | U_register_file/U34/B                              |  v   | U_register_file/n2                                 | NAND2XLM   | 0.000 |  15.468 |   34.368 | 
     | U_register_file/U34/Y                              |  ^   | U_register_file/n133                               | NAND2XLM   | 0.667 |  16.135 |   35.035 | 
     | U_register_file/U35/A                              |  ^   | U_register_file/n133                               | NOR2XLM    | 0.000 |  16.136 |   35.036 | 
     | U_register_file/U35/Y                              |  v   | U_register_file/n88                                | NOR2XLM    | 0.491 |  16.626 |   35.526 | 
     | U_register_file/U61/A0                             |  v   | U_register_file/n88                                | AOI22XLM   | 0.000 |  16.627 |   35.527 | 
     | U_register_file/U61/Y                              |  ^   | U_register_file/n18                                | AOI22XLM   | 0.447 |  17.074 |   35.974 | 
     | U_register_file/U63/C                              |  ^   | U_register_file/n18                                | NAND4XLM   | 0.000 |  17.074 |   35.974 | 
     | U_register_file/U63/Y                              |  v   | U_register_file/n26                                | NAND4XLM   | 0.362 |  17.436 |   36.336 | 
     | U_register_file/U68/A1                             |  v   | U_register_file/n26                                | OAI32XLM   | 0.000 |  17.436 |   36.336 | 
     | U_register_file/U68/Y                              |  ^   | U_register_file/n27                                | OAI32XLM   | 0.486 |  17.922 |   36.821 | 
     | U_register_file/U69/A                              |  ^   | U_register_file/n27                                | INVXLM     | 0.000 |  17.922 |   36.821 | 
     | U_register_file/U69/Y                              |  v   | U_register_file/n291                               | INVXLM     | 0.129 |  18.051 |   36.951 | 
     | U_register_file/read_data_reg[3]/D                 |  v   | U_register_file/n291                               | SDFFRQX1M  | 0.000 |  18.051 |   36.951 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -6.900 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -6.899 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -6.863 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -6.862 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -6.834 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -6.833 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -6.673 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -6.673 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -6.531 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -6.530 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -6.445 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |   -6.443 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.100 |  12.556 |   -6.344 | 
     | U_register_file/read_data_reg[3]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.002 |  12.559 |   -6.341 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U_register_file/read_data_reg[1]/CK 
Endpoint:   U_register_file/read_data_reg[1]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.559
- Setup                         0.404
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.955
- Arrival Time                 18.010
= Slack Time                   18.945
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   30.945 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   30.946 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   30.982 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   30.983 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.011 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   31.012 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   31.173 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   31.173 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.314 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.315 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   31.400 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   31.402 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   31.502 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   31.504 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   32.066 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   32.066 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   32.253 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   32.253 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   32.781 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   32.781 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   33.040 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   33.040 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   33.598 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | OAI2BB2XLM | 0.000 |  14.653 |   33.598 | 
     | /A0N                                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | register_file_address[1]                           | OAI2BB2XLM | 0.383 |  15.036 |   33.981 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U21/A                              |  ^   | register_file_address[1]                           | INVXLM     | 0.000 |  15.036 |   33.981 | 
     | U_register_file/U21/Y                              |  v   | U_register_file/n2                                 | INVXLM     | 0.432 |  15.468 |   34.413 | 
     | U_register_file/U34/B                              |  v   | U_register_file/n2                                 | NAND2XLM   | 0.000 |  15.468 |   34.413 | 
     | U_register_file/U34/Y                              |  ^   | U_register_file/n133                               | NAND2XLM   | 0.667 |  16.135 |   35.081 | 
     | U_register_file/U51/B                              |  ^   | U_register_file/n133                               | NOR2XLM    | 0.000 |  16.136 |   35.081 | 
     | U_register_file/U51/Y                              |  v   | U_register_file/n99                                | NOR2XLM    | 0.457 |  16.593 |   35.538 | 
     | U_register_file/U5/B0                              |  v   | U_register_file/n99                                | AOI22XLM   | 0.000 |  16.593 |   35.538 | 
     | U_register_file/U5/Y                               |  ^   | U_register_file/n55                                | AOI22XLM   | 0.403 |  16.996 |   35.942 | 
     | U_register_file/U101/C                             |  ^   | U_register_file/n55                                | NAND4XLM   | 0.000 |  16.996 |   35.942 | 
     | U_register_file/U101/Y                             |  v   | U_register_file/n58                                | NAND4XLM   | 0.397 |  17.394 |   36.339 | 
     | U_register_file/U102/A2                            |  v   | U_register_file/n58                                | OAI32XLM   | 0.000 |  17.394 |   36.339 | 
     | U_register_file/U102/Y                             |  ^   | U_register_file/n60                                | OAI32XLM   | 0.510 |  17.904 |   36.849 | 
     | U_register_file/U103/A                             |  ^   | U_register_file/n60                                | INVXLM     | 0.000 |  17.904 |   36.849 | 
     | U_register_file/U103/Y                             |  v   | U_register_file/n289                               | INVXLM     | 0.105 |  18.010 |   36.955 | 
     | U_register_file/read_data_reg[1]/D                 |  v   | U_register_file/n289                               | SDFFRQX1M  | 0.000 |  18.010 |   36.955 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -6.945 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -6.944 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -6.908 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -6.907 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -6.879 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -6.879 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -6.718 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -6.718 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -6.576 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -6.575 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -6.490 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |   -6.488 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.100 |  12.557 |   -6.388 | 
     | U_register_file/read_data_reg[1]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.001 |  12.559 |   -6.387 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U_register_file/memory_reg[0][0]/CK 
Endpoint:   U_register_file/memory_reg[0][0]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.559
- Setup                         0.436
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.922
- Arrival Time                 17.370
= Slack Time                   19.553
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.553 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.553 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   31.590 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.591 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.619 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   31.619 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   31.780 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   31.780 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.922 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.923 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   32.008 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   32.010 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   32.109 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   32.111 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   32.674 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   32.674 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   32.861 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   32.861 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   33.389 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   33.389 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   33.648 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   33.648 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   34.205 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.653 |   34.206 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.333 |  14.986 |   34.538 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.986 |   34.539 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.270 |  15.256 |   34.808 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.256 |   34.808 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.645 |  15.900 |   35.453 | 
     | U_register_file/U138/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.901 |   35.453 | 
     | U_register_file/U138/Y                             |  v   | U_register_file/n119                               | NAND2XLM   | 0.533 |  16.433 |   35.986 | 
     | U_register_file/U139/B                             |  v   | U_register_file/n119                               | NOR2X2M    | 0.000 |  16.434 |   35.986 | 
     | U_register_file/U139/Y                             |  ^   | U_register_file/n112                               | NOR2X2M    | 0.678 |  17.112 |   36.665 | 
     | U_register_file/U154/B0                            |  ^   | U_register_file/n112                               | AOI2BB2XLM | 0.001 |  17.113 |   36.665 | 
     | U_register_file/U154/Y                             |  v   | U_register_file/n416                               | AOI2BB2XLM | 0.257 |  17.370 |   36.922 | 
     | U_register_file/memory_reg[0][0]/D                 |  v   | U_register_file/n416                               | SDFFRQX1M  | 0.000 |  17.370 |   36.922 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.553 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.552 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -7.515 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.515 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.486 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -7.486 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -7.325 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -7.325 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -7.184 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -7.183 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -7.098 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |   -7.096 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.100 |  12.557 |   -6.996 | 
     | U_register_file/memory_reg[0][0]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.001 |  12.559 |   -6.994 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U_register_file/memory_reg[6][7]/CK 
Endpoint:   U_register_file/memory_reg[6][7]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.561
- Setup                         0.436
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.924
- Arrival Time                 17.358
= Slack Time                   19.566
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.566 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.567 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   31.603 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.604 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.632 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   31.633 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   31.793 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   31.794 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.935 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.936 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   32.021 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   32.023 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   32.123 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   32.125 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   32.687 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   32.687 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   32.874 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   32.874 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   33.402 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   33.402 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   33.661 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   33.661 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   34.219 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.653 |   34.219 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.333 |  14.986 |   34.552 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.986 |   34.552 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.270 |  15.256 |   34.822 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.256 |   34.822 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.645 |  15.900 |   35.466 | 
     | U_register_file/U138/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.901 |   35.467 | 
     | U_register_file/U138/Y                             |  v   | U_register_file/n119                               | NAND2XLM   | 0.533 |  16.433 |   35.999 | 
     | U_register_file/U201/B                             |  v   | U_register_file/n119                               | NOR2X2M    | 0.000 |  16.434 |   36.000 | 
     | U_register_file/U201/Y                             |  ^   | U_register_file/n120                               | NOR2X2M    | 0.664 |  17.098 |   36.664 | 
     | U_register_file/U202/B0                            |  ^   | U_register_file/n120                               | AOI2BB2XLM | 0.001 |  17.099 |   36.665 | 
     | U_register_file/U202/Y                             |  v   | U_register_file/n375                               | AOI2BB2XLM | 0.260 |  17.358 |   36.924 | 
     | U_register_file/memory_reg[6][7]/D                 |  v   | U_register_file/n375                               | SDFFRQX1M  | 0.000 |  17.358 |   36.924 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.566 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.565 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -7.529 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.528 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.500 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -7.500 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -7.339 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -7.339 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -7.197 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -7.196 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -7.111 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |   -7.109 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.100 |  12.557 |   -7.009 | 
     | U_register_file/memory_reg[6][7]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.003 |  12.561 |   -7.005 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U_register_file/memory_reg[6][1]/CK 
Endpoint:   U_register_file/memory_reg[6][1]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.559
- Setup                         0.433
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.926
- Arrival Time                 17.339
= Slack Time                   19.587
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.587 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.587 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   31.624 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.625 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.653 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   31.653 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   31.814 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   31.814 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.956 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.957 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   32.042 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   32.044 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   32.143 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   32.145 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   32.707 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   32.708 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   32.895 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   32.895 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   33.423 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   33.423 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   33.681 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   33.681 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   34.239 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.653 |   34.239 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.333 |  14.986 |   34.572 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.986 |   34.572 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.270 |  15.256 |   34.842 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.256 |   34.842 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.645 |  15.900 |   35.487 | 
     | U_register_file/U138/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.901 |   35.487 | 
     | U_register_file/U138/Y                             |  v   | U_register_file/n119                               | NAND2XLM   | 0.533 |  16.433 |   36.020 | 
     | U_register_file/U201/B                             |  v   | U_register_file/n119                               | NOR2X2M    | 0.000 |  16.434 |   36.020 | 
     | U_register_file/U201/Y                             |  ^   | U_register_file/n120                               | NOR2X2M    | 0.664 |  17.098 |   36.684 | 
     | U_register_file/U208/B0                            |  ^   | U_register_file/n120                               | AOI2BB2XLM | 0.000 |  17.098 |   36.685 | 
     | U_register_file/U208/Y                             |  v   | U_register_file/n369                               | AOI2BB2XLM | 0.241 |  17.339 |   36.926 | 
     | U_register_file/memory_reg[6][1]/D                 |  v   | U_register_file/n369                               | SDFFRQX1M  | 0.000 |  17.339 |   36.926 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.587 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.586 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -7.549 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.549 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.520 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -7.520 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -7.359 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -7.359 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -7.218 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -7.217 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -7.132 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |   -7.130 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.100 |  12.557 |   -7.029 | 
     | U_register_file/memory_reg[6][1]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.001 |  12.559 |   -7.028 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U_register_file/memory_reg[5][1]/CK 
Endpoint:   U_register_file/memory_reg[5][1]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.561
- Setup                         0.432
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.929
- Arrival Time                 17.340
= Slack Time                   19.589
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.589 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.589 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   31.626 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.627 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.655 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   31.655 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   31.816 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   31.816 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.958 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.959 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   32.044 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   32.046 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   32.145 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   32.147 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   32.709 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   32.710 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   32.897 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   32.897 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   33.425 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   33.425 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   33.683 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   33.683 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   34.241 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.653 |   34.241 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.333 |  14.986 |   34.574 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.986 |   34.574 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.270 |  15.256 |   34.844 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.256 |   34.844 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.645 |  15.900 |   35.489 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.901 |   35.489 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.531 |  16.432 |   36.020 | 
     | U_register_file/U192/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  16.432 |   36.020 | 
     | U_register_file/U192/Y                             |  ^   | U_register_file/n118                               | NOR2X2M    | 0.670 |  17.102 |   36.690 | 
     | U_register_file/U199/B0                            |  ^   | U_register_file/n118                               | AOI2BB2XLM | 0.001 |  17.102 |   36.691 | 
     | U_register_file/U199/Y                             |  v   | U_register_file/n377                               | AOI2BB2XLM | 0.237 |  17.340 |   36.929 | 
     | U_register_file/memory_reg[5][1]/D                 |  v   | U_register_file/n377                               | SDFFRQX1M  | 0.000 |  17.340 |   36.929 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.589 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.588 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -7.551 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.551 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.522 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -7.522 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -7.361 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -7.361 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -7.220 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -7.219 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -7.134 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |   -7.132 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.100 |  12.557 |   -7.031 | 
     | U_register_file/memory_reg[5][1]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.004 |  12.561 |   -7.028 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U_register_file/memory_reg[0][3]/CK 
Endpoint:   U_register_file/memory_reg[0][3]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.559
- Setup                         0.430
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.929
- Arrival Time                 17.340
= Slack Time                   19.589
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.589 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.590 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   31.626 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.627 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.655 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   31.656 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   31.816 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   31.817 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.958 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.959 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   32.044 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   32.046 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   32.146 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   32.148 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   32.710 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   32.710 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   32.897 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   32.897 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   33.425 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   33.425 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   33.684 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   33.684 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   34.242 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.653 |   34.242 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.333 |  14.986 |   34.575 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.986 |   34.575 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.270 |  15.256 |   34.845 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.256 |   34.845 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.645 |  15.900 |   35.489 | 
     | U_register_file/U138/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.901 |   35.490 | 
     | U_register_file/U138/Y                             |  v   | U_register_file/n119                               | NAND2XLM   | 0.533 |  16.433 |   36.022 | 
     | U_register_file/U139/B                             |  v   | U_register_file/n119                               | NOR2X2M    | 0.000 |  16.434 |   36.023 | 
     | U_register_file/U139/Y                             |  ^   | U_register_file/n112                               | NOR2X2M    | 0.678 |  17.112 |   36.701 | 
     | U_register_file/U149/B0                            |  ^   | U_register_file/n112                               | AOI2BB2XLM | 0.001 |  17.113 |   36.702 | 
     | U_register_file/U149/Y                             |  v   | U_register_file/n419                               | AOI2BB2XLM | 0.227 |  17.340 |   36.929 | 
     | U_register_file/memory_reg[0][3]/D                 |  v   | U_register_file/n419                               | SDFFRQX1M  | 0.000 |  17.340 |   36.929 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.589 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.588 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -7.552 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.551 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.523 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -7.523 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -7.362 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -7.362 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -7.220 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -7.219 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -7.134 | 
     | multiplexed_reference_clk__L3_I2/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.003 |  12.458 |   -7.131 | 
     | multiplexed_reference_clk__L3_I2/Y  |  ^   | multiplexed_reference_clk__L3_N2 | CLKINVX40M | 0.097 |  12.555 |   -7.034 | 
     | U_register_file/memory_reg[0][3]/CK |  ^   | multiplexed_reference_clk__L3_N2 | SDFFRQX1M  | 0.004 |  12.559 |   -7.030 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U_register_file/memory_reg[0][5]/CK 
Endpoint:   U_register_file/memory_reg[0][5]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.560
- Setup                         0.430
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.930
- Arrival Time                 17.339
= Slack Time                   19.590
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.590 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.591 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   31.628 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.628 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.657 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   31.657 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   31.818 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   31.818 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.960 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.960 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   32.045 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   32.047 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   32.147 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   32.149 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   32.711 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   32.711 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   32.898 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   32.898 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   33.426 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   33.426 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   33.685 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   33.685 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   34.243 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.653 |   34.243 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.333 |  14.986 |   34.576 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.986 |   34.576 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.270 |  15.256 |   34.846 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.256 |   34.846 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.645 |  15.900 |   35.491 | 
     | U_register_file/U138/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.901 |   35.491 | 
     | U_register_file/U138/Y                             |  v   | U_register_file/n119                               | NAND2XLM   | 0.533 |  16.433 |   36.024 | 
     | U_register_file/U139/B                             |  v   | U_register_file/n119                               | NOR2X2M    | 0.000 |  16.434 |   36.024 | 
     | U_register_file/U139/Y                             |  ^   | U_register_file/n112                               | NOR2X2M    | 0.678 |  17.112 |   36.702 | 
     | U_register_file/U145/B0                            |  ^   | U_register_file/n112                               | AOI2BB2XLM | 0.001 |  17.113 |   36.704 | 
     | U_register_file/U145/Y                             |  v   | U_register_file/n421                               | AOI2BB2XLM | 0.226 |  17.339 |   36.930 | 
     | U_register_file/memory_reg[0][5]/D                 |  v   | U_register_file/n421                               | SDFFRQX1M  | 0.000 |  17.339 |   36.930 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.590 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.590 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -7.553 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.552 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.524 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -7.524 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -7.363 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -7.363 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -7.221 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -7.221 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -7.135 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |   -7.133 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.100 |  12.557 |   -7.033 | 
     | U_register_file/memory_reg[0][5]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.002 |  12.560 |   -7.031 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U_register_file/memory_reg[6][6]/CK 
Endpoint:   U_register_file/memory_reg[6][6]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.561
- Setup                         0.431
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.929
- Arrival Time                 17.334
= Slack Time                   19.595
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.595 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.595 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   31.632 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.633 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.661 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   31.661 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   31.822 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   31.822 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.964 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.965 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   32.050 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   32.052 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   32.151 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   32.153 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   32.716 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   32.716 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   32.903 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   32.903 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   33.431 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   33.431 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   33.690 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   33.690 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   34.247 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.653 |   34.248 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.333 |  14.986 |   34.580 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.986 |   34.581 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.270 |  15.256 |   34.850 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.256 |   34.850 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.645 |  15.900 |   35.495 | 
     | U_register_file/U138/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.901 |   35.495 | 
     | U_register_file/U138/Y                             |  v   | U_register_file/n119                               | NAND2XLM   | 0.533 |  16.433 |   36.028 | 
     | U_register_file/U201/B                             |  v   | U_register_file/n119                               | NOR2X2M    | 0.000 |  16.434 |   36.028 | 
     | U_register_file/U201/Y                             |  ^   | U_register_file/n120                               | NOR2X2M    | 0.664 |  17.098 |   36.692 | 
     | U_register_file/U203/B0                            |  ^   | U_register_file/n120                               | AOI2BB2XLM | 0.001 |  17.099 |   36.693 | 
     | U_register_file/U203/Y                             |  v   | U_register_file/n374                               | AOI2BB2XLM | 0.236 |  17.334 |   36.929 | 
     | U_register_file/memory_reg[6][6]/D                 |  v   | U_register_file/n374                               | SDFFRQX1M  | 0.000 |  17.334 |   36.929 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.595 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.594 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -7.557 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.557 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.528 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -7.528 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -7.367 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -7.367 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -7.226 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -7.225 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -7.140 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |   -7.138 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.100 |  12.557 |   -7.038 | 
     | U_register_file/memory_reg[6][6]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.003 |  12.561 |   -7.034 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U_register_file/memory_reg[0][1]/CK 
Endpoint:   U_register_file/memory_reg[0][1]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.560
- Setup                         0.428
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.932
- Arrival Time                 17.327
= Slack Time                   19.605
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.605 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.605 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   31.642 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.643 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.671 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   31.671 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   31.832 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   31.832 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.974 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.975 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   32.060 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   32.062 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   32.161 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   32.163 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   32.725 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   32.726 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   32.913 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   32.913 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   33.441 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   33.441 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   33.699 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   33.699 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   34.257 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.653 |   34.257 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.333 |  14.986 |   34.590 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.986 |   34.590 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.270 |  15.256 |   34.860 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.256 |   34.860 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.645 |  15.900 |   35.505 | 
     | U_register_file/U138/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.901 |   35.505 | 
     | U_register_file/U138/Y                             |  v   | U_register_file/n119                               | NAND2XLM   | 0.533 |  16.433 |   36.038 | 
     | U_register_file/U139/B                             |  v   | U_register_file/n119                               | NOR2X2M    | 0.000 |  16.434 |   36.038 | 
     | U_register_file/U139/Y                             |  ^   | U_register_file/n112                               | NOR2X2M    | 0.678 |  17.112 |   36.717 | 
     | U_register_file/U153/B0                            |  ^   | U_register_file/n112                               | AOI2BB2XLM | 0.001 |  17.113 |   36.718 | 
     | U_register_file/U153/Y                             |  v   | U_register_file/n417                               | AOI2BB2XLM | 0.214 |  17.327 |   36.932 | 
     | U_register_file/memory_reg[0][1]/D                 |  v   | U_register_file/n417                               | SDFFRQX1M  | 0.000 |  17.327 |   36.932 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.605 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.604 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -7.567 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.567 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.538 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -7.538 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -7.377 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -7.377 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -7.236 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -7.235 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -7.150 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |   -7.148 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.100 |  12.557 |   -7.047 | 
     | U_register_file/memory_reg[0][1]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.002 |  12.560 |   -7.045 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U_register_file/memory_reg[5][7]/CK 
Endpoint:   U_register_file/memory_reg[5][7]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.561
- Setup                         0.429
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.931
- Arrival Time                 17.325
= Slack Time                   19.607
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.607 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.607 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   31.644 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.645 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.673 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   31.673 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   31.834 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   31.834 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.976 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.977 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   32.062 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   32.064 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   32.163 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   32.165 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   32.728 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   32.728 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   32.915 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   32.915 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   33.443 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   33.443 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   33.702 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   33.702 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   34.259 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.653 |   34.260 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.333 |  14.986 |   34.592 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.986 |   34.593 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.270 |  15.256 |   34.862 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.256 |   34.862 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.645 |  15.900 |   35.507 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.901 |   35.507 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.531 |  16.432 |   36.038 | 
     | U_register_file/U192/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  16.432 |   36.039 | 
     | U_register_file/U192/Y                             |  ^   | U_register_file/n118                               | NOR2X2M    | 0.670 |  17.102 |   36.708 | 
     | U_register_file/U193/B0                            |  ^   | U_register_file/n118                               | AOI2BB2XLM | 0.001 |  17.102 |   36.709 | 
     | U_register_file/U193/Y                             |  v   | U_register_file/n383                               | AOI2BB2XLM | 0.222 |  17.325 |   36.931 | 
     | U_register_file/memory_reg[5][7]/D                 |  v   | U_register_file/n383                               | SDFFRQX1M  | 0.000 |  17.325 |   36.931 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.607 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.606 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -7.569 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.569 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.540 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -7.540 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -7.379 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -7.379 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -7.238 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -7.237 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -7.152 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |   -7.150 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.100 |  12.557 |   -7.050 | 
     | U_register_file/memory_reg[5][7]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.003 |  12.561 |   -7.046 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U_register_file/memory_reg[5][3]/CK 
Endpoint:   U_register_file/memory_reg[5][3]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.561
- Setup                         0.428
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.932
- Arrival Time                 17.321
= Slack Time                   19.612
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.612 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.612 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   31.649 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.650 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.678 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   31.678 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   31.839 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   31.839 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.981 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.981 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   32.067 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   32.068 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   32.168 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   32.170 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   32.732 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   32.733 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   32.919 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   32.919 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   33.447 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   33.447 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   33.706 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   33.706 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   34.264 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.653 |   34.264 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.333 |  14.986 |   34.597 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.986 |   34.597 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.270 |  15.256 |   34.867 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.256 |   34.867 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.645 |  15.900 |   35.512 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.901 |   35.512 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.531 |  16.432 |   36.043 | 
     | U_register_file/U192/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  16.432 |   36.043 | 
     | U_register_file/U192/Y                             |  ^   | U_register_file/n118                               | NOR2X2M    | 0.670 |  17.102 |   36.713 | 
     | U_register_file/U197/B0                            |  ^   | U_register_file/n118                               | AOI2BB2XLM | 0.001 |  17.103 |   36.714 | 
     | U_register_file/U197/Y                             |  v   | U_register_file/n379                               | AOI2BB2XLM | 0.218 |  17.321 |   36.932 | 
     | U_register_file/memory_reg[5][3]/D                 |  v   | U_register_file/n379                               | SDFFRQX1M  | 0.000 |  17.321 |   36.932 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.612 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.611 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -7.574 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.574 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.545 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -7.545 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -7.384 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -7.384 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -7.242 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -7.242 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -7.157 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |   -7.155 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.100 |  12.557 |   -7.054 | 
     | U_register_file/memory_reg[5][3]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.004 |  12.561 |   -7.051 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U_register_file/memory_reg[5][0]/CK 
Endpoint:   U_register_file/memory_reg[5][0]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.561
- Setup                         0.428
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.932
- Arrival Time                 17.320
= Slack Time                   19.612
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.612 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.613 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   31.649 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.650 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.678 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   31.679 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   31.840 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   31.840 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.981 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.982 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   32.067 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   32.069 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   32.169 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   32.171 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   32.733 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   32.733 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   32.920 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   32.920 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   33.448 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   33.448 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   33.707 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   33.707 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   34.265 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.653 |   34.265 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.333 |  14.986 |   34.598 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.986 |   34.598 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.270 |  15.256 |   34.868 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.256 |   34.868 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.645 |  15.900 |   35.512 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.901 |   35.513 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.531 |  16.432 |   36.044 | 
     | U_register_file/U192/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  16.432 |   36.044 | 
     | U_register_file/U192/Y                             |  ^   | U_register_file/n118                               | NOR2X2M    | 0.670 |  17.102 |   36.714 | 
     | U_register_file/U200/B0                            |  ^   | U_register_file/n118                               | AOI2BB2XLM | 0.000 |  17.102 |   36.714 | 
     | U_register_file/U200/Y                             |  v   | U_register_file/n376                               | AOI2BB2XLM | 0.218 |  17.320 |   36.932 | 
     | U_register_file/memory_reg[5][0]/D                 |  v   | U_register_file/n376                               | SDFFRQX1M  | 0.000 |  17.320 |   36.932 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.612 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.611 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -7.575 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.574 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.546 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -7.546 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -7.385 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -7.385 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -7.243 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -7.242 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -7.157 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |   -7.155 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.100 |  12.557 |   -7.055 | 
     | U_register_file/memory_reg[5][0]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.004 |  12.561 |   -7.051 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U_register_file/memory_reg[0][2]/CK 
Endpoint:   U_register_file/memory_reg[0][2]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.559
- Setup                         0.426
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.933
- Arrival Time                 17.321
= Slack Time                   19.612
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.612 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.613 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   31.650 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.650 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.679 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   31.679 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   31.840 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   31.840 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.982 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.982 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   32.067 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   32.069 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   32.169 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   32.171 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   32.733 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   32.733 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   32.920 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   32.920 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   33.448 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   33.448 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   33.707 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   33.707 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   34.265 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.653 |   34.265 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.333 |  14.986 |   34.598 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.986 |   34.598 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.270 |  15.256 |   34.868 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.256 |   34.868 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.645 |  15.900 |   35.513 | 
     | U_register_file/U138/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.901 |   35.513 | 
     | U_register_file/U138/Y                             |  v   | U_register_file/n119                               | NAND2XLM   | 0.533 |  16.433 |   36.046 | 
     | U_register_file/U139/B                             |  v   | U_register_file/n119                               | NOR2X2M    | 0.000 |  16.434 |   36.046 | 
     | U_register_file/U139/Y                             |  ^   | U_register_file/n112                               | NOR2X2M    | 0.678 |  17.112 |   36.724 | 
     | U_register_file/U151/B0                            |  ^   | U_register_file/n112                               | AOI2BB2XLM | 0.001 |  17.113 |   36.726 | 
     | U_register_file/U151/Y                             |  v   | U_register_file/n418                               | AOI2BB2XLM | 0.207 |  17.321 |   36.933 | 
     | U_register_file/memory_reg[0][2]/D                 |  v   | U_register_file/n418                               | SDFFRQX1M  | 0.000 |  17.321 |   36.933 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.612 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.612 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -7.575 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.574 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.546 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -7.546 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -7.385 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -7.385 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -7.243 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -7.243 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -7.157 | 
     | multiplexed_reference_clk__L3_I2/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.003 |  12.458 |   -7.155 | 
     | multiplexed_reference_clk__L3_I2/Y  |  ^   | multiplexed_reference_clk__L3_N2 | CLKINVX40M | 0.097 |  12.555 |   -7.057 | 
     | U_register_file/memory_reg[0][2]/CK |  ^   | multiplexed_reference_clk__L3_N2 | SDFFRQX1M  | 0.004 |  12.559 |   -7.053 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U_register_file/memory_reg[0][4]/CK 
Endpoint:   U_register_file/memory_reg[0][4]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.559
- Setup                         0.426
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.933
- Arrival Time                 17.319
= Slack Time                   19.614
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.614 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.615 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   31.652 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.652 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.681 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   31.681 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   31.842 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   31.842 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.984 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.984 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   32.070 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   32.071 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   32.171 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   32.173 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   32.735 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   32.735 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   32.922 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   32.922 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   33.450 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   33.450 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   33.709 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   33.709 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   34.267 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.653 |   34.267 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.333 |  14.986 |   34.600 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.986 |   34.600 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.270 |  15.256 |   34.870 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.256 |   34.870 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.645 |  15.900 |   35.515 | 
     | U_register_file/U138/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.901 |   35.515 | 
     | U_register_file/U138/Y                             |  v   | U_register_file/n119                               | NAND2XLM   | 0.533 |  16.433 |   36.048 | 
     | U_register_file/U139/B                             |  v   | U_register_file/n119                               | NOR2X2M    | 0.000 |  16.434 |   36.048 | 
     | U_register_file/U139/Y                             |  ^   | U_register_file/n112                               | NOR2X2M    | 0.678 |  17.112 |   36.726 | 
     | U_register_file/U147/B0                            |  ^   | U_register_file/n112                               | AOI2BB2XLM | 0.001 |  17.113 |   36.728 | 
     | U_register_file/U147/Y                             |  v   | U_register_file/n420                               | AOI2BB2XLM | 0.205 |  17.319 |   36.933 | 
     | U_register_file/memory_reg[0][4]/D                 |  v   | U_register_file/n420                               | SDFFRQX1M  | 0.000 |  17.319 |   36.933 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.614 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.614 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -7.577 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.576 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.548 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -7.548 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -7.387 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -7.387 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -7.245 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -7.245 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -7.159 | 
     | multiplexed_reference_clk__L3_I2/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.003 |  12.458 |   -7.157 | 
     | multiplexed_reference_clk__L3_I2/Y  |  ^   | multiplexed_reference_clk__L3_N2 | CLKINVX40M | 0.097 |  12.555 |   -7.059 | 
     | U_register_file/memory_reg[0][4]/CK |  ^   | multiplexed_reference_clk__L3_N2 | SDFFRQX1M  | 0.004 |  12.559 |   -7.055 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U_register_file/memory_reg[0][6]/CK 
Endpoint:   U_register_file/memory_reg[0][6]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.560
- Setup                         0.425
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.934
- Arrival Time                 17.316
= Slack Time                   19.619
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.619 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.619 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   31.656 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.657 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.685 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   31.685 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   31.846 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   31.846 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.988 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.989 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   32.074 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   32.076 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   32.175 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   32.177 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   32.739 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   32.740 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   32.927 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   32.927 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   33.455 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   33.455 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   33.713 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   33.713 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   34.271 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.653 |   34.271 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.333 |  14.986 |   34.604 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.986 |   34.604 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.270 |  15.256 |   34.874 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.256 |   34.874 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.645 |  15.900 |   35.519 | 
     | U_register_file/U138/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.901 |   35.519 | 
     | U_register_file/U138/Y                             |  v   | U_register_file/n119                               | NAND2XLM   | 0.533 |  16.433 |   36.052 | 
     | U_register_file/U139/B                             |  v   | U_register_file/n119                               | NOR2X2M    | 0.000 |  16.434 |   36.052 | 
     | U_register_file/U139/Y                             |  ^   | U_register_file/n112                               | NOR2X2M    | 0.678 |  17.112 |   36.731 | 
     | U_register_file/U143/B0                            |  ^   | U_register_file/n112                               | AOI2BB2XLM | 0.001 |  17.113 |   36.732 | 
     | U_register_file/U143/Y                             |  v   | U_register_file/n422                               | AOI2BB2XLM | 0.203 |  17.316 |   36.934 | 
     | U_register_file/memory_reg[0][6]/D                 |  v   | U_register_file/n422                               | SDFFRQX1M  | 0.000 |  17.316 |   36.934 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.619 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.618 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -7.581 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.581 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.552 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -7.552 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -7.391 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -7.391 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -7.250 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -7.249 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -7.164 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |   -7.162 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.100 |  12.557 |   -7.061 | 
     | U_register_file/memory_reg[0][6]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.003 |  12.560 |   -7.059 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U_register_file/memory_reg[7][0]/CK 
Endpoint:   U_register_file/memory_reg[7][0]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.560
- Setup                         0.434
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.926
- Arrival Time                 17.308
= Slack Time                   19.619
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.619 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.619 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   31.656 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.657 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.685 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   31.685 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   31.846 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   31.846 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.988 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.989 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   32.074 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   32.076 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   32.175 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   32.177 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   32.740 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   32.740 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   32.927 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   32.927 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   33.455 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   33.455 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   33.714 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   33.714 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   34.271 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.653 |   34.272 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.333 |  14.986 |   34.604 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.986 |   34.605 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.270 |  15.256 |   34.874 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.256 |   34.874 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.645 |  15.900 |   35.519 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.901 |   35.519 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.531 |  16.432 |   36.050 | 
     | U_register_file/U210/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  16.432 |   36.051 | 
     | U_register_file/U210/Y                             |  ^   | U_register_file/n122                               | NOR2X2M    | 0.622 |  17.054 |   36.673 | 
     | U_register_file/U218/B0                            |  ^   | U_register_file/n122                               | AOI2BB2XLM | 0.000 |  17.055 |   36.673 | 
     | U_register_file/U218/Y                             |  v   | U_register_file/n360                               | AOI2BB2XLM | 0.253 |  17.308 |   36.926 | 
     | U_register_file/memory_reg[7][0]/D                 |  v   | U_register_file/n360                               | SDFFRQX1M  | 0.000 |  17.308 |   36.926 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.619 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.618 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -7.581 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.581 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.552 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -7.552 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -7.391 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -7.391 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -7.250 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -7.249 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -7.164 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |   -7.162 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.100 |  12.557 |   -7.062 | 
     | U_register_file/memory_reg[7][0]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.003 |  12.560 |   -7.059 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U_register_file/memory_reg[1][4]/CK 
Endpoint:   U_register_file/memory_reg[1][4]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.559
- Setup                         0.428
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.931
- Arrival Time                 17.311
= Slack Time                   19.619
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.619 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.620 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   31.657 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.657 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.686 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   31.686 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   31.847 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   31.847 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.989 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.989 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   32.075 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   32.076 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   32.176 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   32.178 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   32.740 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   32.740 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   32.927 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   32.927 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   33.455 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   33.455 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   33.714 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   33.714 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   34.272 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.653 |   34.272 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.333 |  14.986 |   34.605 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.986 |   34.605 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.270 |  15.256 |   34.875 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.256 |   34.875 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.645 |  15.900 |   35.520 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.901 |   35.520 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.531 |  16.432 |   36.051 | 
     | U_register_file/U156/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  16.432 |   36.051 | 
     | U_register_file/U156/Y                             |  ^   | U_register_file/n114                               | NOR2X2M    | 0.659 |  17.091 |   36.710 | 
     | U_register_file/U160/B0                            |  ^   | U_register_file/n114                               | AOI2BB2XLM | 0.001 |  17.092 |   36.711 | 
     | U_register_file/U160/Y                             |  v   | U_register_file/n412                               | AOI2BB2XLM | 0.220 |  17.311 |   36.931 | 
     | U_register_file/memory_reg[1][4]/D                 |  v   | U_register_file/n412                               | SDFFRQX1M  | 0.000 |  17.311 |   36.931 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.619 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.619 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -7.582 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.581 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.553 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -7.553 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -7.392 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -7.392 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -7.250 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -7.250 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -7.164 | 
     | multiplexed_reference_clk__L3_I2/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.003 |  12.458 |   -7.162 | 
     | multiplexed_reference_clk__L3_I2/Y  |  ^   | multiplexed_reference_clk__L3_N2 | CLKINVX40M | 0.097 |  12.555 |   -7.064 | 
     | U_register_file/memory_reg[1][4]/CK |  ^   | multiplexed_reference_clk__L3_N2 | SDFFRQX1M  | 0.004 |  12.559 |   -7.060 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U_register_file/memory_reg[4][7]/CK 
Endpoint:   U_register_file/memory_reg[4][7]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.561
- Setup                         0.431
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.930
- Arrival Time                 17.309
= Slack Time                   19.620
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.620 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.621 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   31.658 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.658 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.687 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   31.687 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   31.848 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   31.848 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.989 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.990 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   32.075 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   32.077 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   32.177 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   32.179 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   32.741 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   32.741 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   32.928 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   32.928 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   33.456 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   33.456 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   33.715 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   33.715 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   34.273 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.653 |   34.273 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.333 |  14.986 |   34.606 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.986 |   34.606 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.270 |  15.256 |   34.876 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.256 |   34.876 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.645 |  15.900 |   35.521 | 
     | U_register_file/U138/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.901 |   35.521 | 
     | U_register_file/U138/Y                             |  v   | U_register_file/n119                               | NAND2XLM   | 0.533 |  16.433 |   36.054 | 
     | U_register_file/U183/B                             |  v   | U_register_file/n119                               | NOR2X2M    | 0.000 |  16.434 |   36.054 | 
     | U_register_file/U183/Y                             |  ^   | U_register_file/n117                               | NOR2X2M    | 0.639 |  17.072 |   36.692 | 
     | U_register_file/U184/B0                            |  ^   | U_register_file/n117                               | AOI2BB2XLM | 0.000 |  17.073 |   36.693 | 
     | U_register_file/U184/Y                             |  v   | U_register_file/n391                               | AOI2BB2XLM | 0.237 |  17.309 |   36.930 | 
     | U_register_file/memory_reg[4][7]/D                 |  v   | U_register_file/n391                               | SDFFRQX1M  | 0.000 |  17.309 |   36.930 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.620 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.620 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -7.583 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.582 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.554 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -7.554 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -7.393 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -7.393 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -7.251 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -7.250 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -7.165 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |   -7.163 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.100 |  12.557 |   -7.063 | 
     | U_register_file/memory_reg[4][7]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.004 |  12.561 |   -7.060 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U_register_file/memory_reg[6][2]/CK 
Endpoint:   U_register_file/memory_reg[6][2]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.558
- Setup                         0.427
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.931
- Arrival Time                 17.310
= Slack Time                   19.621
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.621 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.622 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   31.659 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.659 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.688 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   31.688 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   31.849 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   31.849 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.990 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.991 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   32.076 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   32.078 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   32.178 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   32.180 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   32.742 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   32.742 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   32.929 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   32.929 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   33.457 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   33.457 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   33.716 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   33.716 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   34.274 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.653 |   34.274 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.333 |  14.986 |   34.607 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.986 |   34.607 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.270 |  15.256 |   34.877 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.256 |   34.877 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.645 |  15.900 |   35.522 | 
     | U_register_file/U138/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.901 |   35.522 | 
     | U_register_file/U138/Y                             |  v   | U_register_file/n119                               | NAND2XLM   | 0.533 |  16.433 |   36.055 | 
     | U_register_file/U201/B                             |  v   | U_register_file/n119                               | NOR2X2M    | 0.000 |  16.434 |   36.055 | 
     | U_register_file/U201/Y                             |  ^   | U_register_file/n120                               | NOR2X2M    | 0.664 |  17.098 |   36.719 | 
     | U_register_file/U207/B0                            |  ^   | U_register_file/n120                               | AOI2BB2XLM | 0.000 |  17.098 |   36.719 | 
     | U_register_file/U207/Y                             |  v   | U_register_file/n370                               | AOI2BB2XLM | 0.212 |  17.310 |   36.931 | 
     | U_register_file/memory_reg[6][2]/D                 |  v   | U_register_file/n370                               | SDFFRQX1M  | 0.000 |  17.310 |   36.931 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.621 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.621 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -7.584 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.583 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.555 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -7.555 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -7.394 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -7.394 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -7.252 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -7.251 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -7.166 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |   -7.164 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.100 |  12.557 |   -7.064 | 
     | U_register_file/memory_reg[6][2]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.001 |  12.558 |   -7.063 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U_register_file/memory_reg[5][6]/CK 
Endpoint:   U_register_file/memory_reg[5][6]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.561
- Setup                         0.427
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.934
- Arrival Time                 17.312
= Slack Time                   19.622
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.622 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.623 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   31.659 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.660 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.688 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   31.689 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   31.850 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   31.850 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.991 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.992 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   32.077 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   32.079 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   32.179 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   32.181 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   32.743 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   32.743 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   32.930 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   32.930 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   33.458 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   33.458 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   33.717 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   33.717 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   34.275 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.653 |   34.275 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.333 |  14.986 |   34.608 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.986 |   34.608 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.270 |  15.256 |   34.878 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.256 |   34.878 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.645 |  15.900 |   35.522 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.901 |   35.523 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.531 |  16.432 |   36.054 | 
     | U_register_file/U192/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  16.432 |   36.054 | 
     | U_register_file/U192/Y                             |  ^   | U_register_file/n118                               | NOR2X2M    | 0.670 |  17.102 |   36.724 | 
     | U_register_file/U194/B0                            |  ^   | U_register_file/n118                               | AOI2BB2XLM | 0.001 |  17.103 |   36.725 | 
     | U_register_file/U194/Y                             |  v   | U_register_file/n382                               | AOI2BB2XLM | 0.209 |  17.312 |   36.934 | 
     | U_register_file/memory_reg[5][6]/D                 |  v   | U_register_file/n382                               | SDFFRQX1M  | 0.000 |  17.312 |   36.934 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.622 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.621 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -7.585 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.584 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.556 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -7.556 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -7.395 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -7.395 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -7.253 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -7.252 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -7.167 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |   -7.165 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.100 |  12.557 |   -7.065 | 
     | U_register_file/memory_reg[5][6]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.004 |  12.561 |   -7.061 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U_register_file/memory_reg[2][0]/CK 
Endpoint:   U_register_file/memory_reg[2][0]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.559
- Setup                         0.452
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.906
- Arrival Time                 17.283
= Slack Time                   19.623
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.623 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.624 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   31.661 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.661 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.690 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   31.690 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   31.851 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   31.851 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.993 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.993 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   32.078 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   32.080 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   32.180 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   32.182 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   32.744 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   32.744 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   32.931 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   32.931 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   33.459 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   33.459 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   33.718 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   33.718 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   34.276 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.653 |   34.276 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.333 |  14.986 |   34.609 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.986 |   34.609 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.270 |  15.256 |   34.879 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.256 |   34.879 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.645 |  15.900 |   35.524 | 
     | U_register_file/U138/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.901 |   35.524 | 
     | U_register_file/U138/Y                             |  v   | U_register_file/n119                               | NAND2XLM   | 0.533 |  16.433 |   36.057 | 
     | U_register_file/U165/B                             |  v   | U_register_file/n119                               | NOR2X2M    | 0.000 |  16.434 |   36.057 | 
     | U_register_file/U165/Y                             |  ^   | U_register_file/n115                               | NOR2X2M    | 0.618 |  17.052 |   36.675 | 
     | U_register_file/U173/B0                            |  ^   | U_register_file/n115                               | AOI2BB2XLM | 0.000 |  17.052 |   36.675 | 
     | U_register_file/U173/Y                             |  v   | U_register_file/n400                               | AOI2BB2XLM | 0.231 |  17.283 |   36.906 | 
     | U_register_file/memory_reg[2][0]/D                 |  v   | U_register_file/n400                               | SDFFSQX1M  | 0.000 |  17.283 |   36.906 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.623 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.623 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -7.586 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.585 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.557 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -7.557 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -7.396 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -7.396 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -7.254 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -7.254 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -7.168 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |   -7.167 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.100 |  12.556 |   -7.067 | 
     | U_register_file/memory_reg[2][0]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFSQX1M  | 0.002 |  12.559 |   -7.065 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U_register_file/memory_reg[5][5]/CK 
Endpoint:   U_register_file/memory_reg[5][5]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.561
- Setup                         0.426
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.935
- Arrival Time                 17.310
= Slack Time                   19.625
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.625 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.625 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   31.662 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.663 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.691 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   31.691 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   31.852 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   31.852 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.994 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.995 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   32.080 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   32.082 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   32.181 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   32.183 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   32.746 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   32.746 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   32.933 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   32.933 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   33.461 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   33.461 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   33.720 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   33.720 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   34.277 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.653 |   34.278 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.333 |  14.986 |   34.610 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.986 |   34.611 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.270 |  15.256 |   34.880 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.256 |   34.880 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.645 |  15.900 |   35.525 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.901 |   35.525 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.531 |  16.432 |   36.056 | 
     | U_register_file/U192/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  16.432 |   36.057 | 
     | U_register_file/U192/Y                             |  ^   | U_register_file/n118                               | NOR2X2M    | 0.670 |  17.102 |   36.726 | 
     | U_register_file/U195/B0                            |  ^   | U_register_file/n118                               | AOI2BB2XLM | 0.001 |  17.103 |   36.727 | 
     | U_register_file/U195/Y                             |  v   | U_register_file/n381                               | AOI2BB2XLM | 0.207 |  17.310 |   36.935 | 
     | U_register_file/memory_reg[5][5]/D                 |  v   | U_register_file/n381                               | SDFFRQX1M  | 0.000 |  17.310 |   36.935 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.625 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.624 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -7.587 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.587 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.558 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -7.558 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -7.397 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -7.397 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -7.256 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -7.255 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -7.170 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |   -7.168 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.100 |  12.557 |   -7.068 | 
     | U_register_file/memory_reg[5][5]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.004 |  12.561 |   -7.064 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U_register_file/memory_reg[6][5]/CK 
Endpoint:   U_register_file/memory_reg[6][5]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.560
- Setup                         0.426
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.933
- Arrival Time                 17.308
= Slack Time                   19.625
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.625 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.626 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   31.662 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.663 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.691 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   31.692 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   31.853 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   31.853 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.994 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.995 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   32.080 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   32.082 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   32.182 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   32.184 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   32.746 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   32.746 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   32.933 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   32.933 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   33.461 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   33.461 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   33.720 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   33.720 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   34.278 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.653 |   34.278 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.333 |  14.986 |   34.611 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.986 |   34.611 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.270 |  15.256 |   34.881 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.256 |   34.881 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.645 |  15.900 |   35.525 | 
     | U_register_file/U138/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.901 |   35.526 | 
     | U_register_file/U138/Y                             |  v   | U_register_file/n119                               | NAND2XLM   | 0.533 |  16.433 |   36.058 | 
     | U_register_file/U201/B                             |  v   | U_register_file/n119                               | NOR2X2M    | 0.000 |  16.433 |   36.059 | 
     | U_register_file/U201/Y                             |  ^   | U_register_file/n120                               | NOR2X2M    | 0.664 |  17.098 |   36.723 | 
     | U_register_file/U204/B0                            |  ^   | U_register_file/n120                               | AOI2BB2XLM | 0.001 |  17.098 |   36.724 | 
     | U_register_file/U204/Y                             |  v   | U_register_file/n373                               | AOI2BB2XLM | 0.210 |  17.308 |   36.933 | 
     | U_register_file/memory_reg[6][5]/D                 |  v   | U_register_file/n373                               | SDFFRQX1M  | 0.000 |  17.308 |   36.933 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.625 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.624 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -7.588 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.587 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.559 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -7.559 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -7.398 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -7.398 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -7.256 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -7.255 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -7.170 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |   -7.168 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.100 |  12.557 |   -7.068 | 
     | U_register_file/memory_reg[6][5]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.002 |  12.560 |   -7.066 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U_register_file/memory_reg[5][2]/CK 
Endpoint:   U_register_file/memory_reg[5][2]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.561
- Setup                         0.426
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.935
- Arrival Time                 17.309
= Slack Time                   19.625
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.625 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.626 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   31.663 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.663 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.692 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   31.692 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   31.853 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   31.853 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.995 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.995 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   32.081 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   32.082 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   32.182 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   32.184 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   32.746 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   32.746 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   32.933 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   32.933 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   33.461 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   33.461 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   33.720 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   33.720 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   34.278 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.653 |   34.278 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.333 |  14.986 |   34.611 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.986 |   34.611 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.270 |  15.256 |   34.881 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.256 |   34.881 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.645 |  15.900 |   35.526 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.901 |   35.526 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.531 |  16.432 |   36.057 | 
     | U_register_file/U192/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  16.432 |   36.057 | 
     | U_register_file/U192/Y                             |  ^   | U_register_file/n118                               | NOR2X2M    | 0.670 |  17.102 |   36.727 | 
     | U_register_file/U198/B0                            |  ^   | U_register_file/n118                               | AOI2BB2XLM | 0.001 |  17.102 |   36.728 | 
     | U_register_file/U198/Y                             |  v   | U_register_file/n378                               | AOI2BB2XLM | 0.207 |  17.309 |   36.935 | 
     | U_register_file/memory_reg[5][2]/D                 |  v   | U_register_file/n378                               | SDFFRQX1M  | 0.000 |  17.309 |   36.935 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.625 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.625 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -7.588 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.587 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.559 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -7.559 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -7.398 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -7.398 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -7.256 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -7.256 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -7.170 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.457 |   -7.169 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.100 |  12.557 |   -7.068 | 
     | U_register_file/memory_reg[5][2]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.004 |  12.561 |   -7.065 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U_register_file/memory_reg[9][4]/CK 
Endpoint:   U_register_file/memory_reg[9][4]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.561
- Setup                         0.433
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.928
- Arrival Time                 17.302
= Slack Time                   19.626
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.626 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.626 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.037 |  12.037 |   31.663 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.664 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.692 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.067 |   31.692 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.161 |  12.227 |   31.853 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.228 |   31.853 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.142 |  12.369 |   31.995 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.370 |   31.995 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.085 |  12.455 |   32.081 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.457 |   32.082 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.100 |  12.557 |   32.182 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.559 |   32.184 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.562 |  13.121 |   32.746 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.121 |   32.747 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.187 |  13.308 |   32.933 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.308 |   32.933 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.528 |  13.836 |   33.461 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.836 |   33.461 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.259 |  14.095 |   33.720 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.095 |   33.720 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.558 |  14.653 |   34.278 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.653 |   34.278 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.333 |  14.986 |   34.611 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.986 |   34.611 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.270 |  15.256 |   34.881 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.256 |   34.881 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.645 |  15.900 |   35.526 | 
     | U_register_file/U229/B                             |  ^   | U_register_file/n125                               | NAND2BXLM  | 0.000 |  15.900 |   35.526 | 
     | U_register_file/U229/Y                             |  v   | U_register_file/n137                               | NAND2BXLM  | 0.468 |  16.369 |   35.994 | 
     | U_register_file/U230/B                             |  v   | U_register_file/n137                               | NOR2X2M    | 0.000 |  16.369 |   35.994 | 
     | U_register_file/U230/Y                             |  ^   | U_register_file/n128                               | NOR2X2M    | 0.700 |  17.069 |   36.694 | 
     | U_register_file/U234/B0                            |  ^   | U_register_file/n128                               | AOI2BB2XLM | 0.001 |  17.070 |   36.696 | 
     | U_register_file/U234/Y                             |  v   | U_register_file/n348                               | AOI2BB2XLM | 0.232 |  17.302 |   36.928 | 
     | U_register_file/memory_reg[9][4]/D                 |  v   | U_register_file/n348                               | SDFFRQX1M  | 0.000 |  17.302 |   36.928 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.626 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.625 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.037 |  12.037 |   -7.588 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.588 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.559 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.067 |   -7.559 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.161 |  12.227 |   -7.398 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.227 |   -7.398 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.142 |  12.369 |   -7.256 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.370 |   -7.256 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.085 |  12.455 |   -7.171 | 
     | multiplexed_reference_clk__L3_I2/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.003 |  12.458 |   -7.168 | 
     | multiplexed_reference_clk__L3_I2/Y  |  ^   | multiplexed_reference_clk__L3_N2 | CLKINVX40M | 0.097 |  12.555 |   -7.071 | 
     | U_register_file/memory_reg[9][4]/CK |  ^   | multiplexed_reference_clk__L3_N2 | SDFFRQX1M  | 0.005 |  12.561 |   -7.065 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 

