<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>lbr.c source code [linux-4.14.y/arch/x86/events/intel/lbr.c] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/arch/x86/events/intel/lbr.c'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux-4.14.y</a>/<a href='../../..'>arch</a>/<a href='../..'>x86</a>/<a href='..'>events</a>/<a href='./'>intel</a>/<a href='lbr.c.html'>lbr.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>// SPDX-License-Identifier: GPL-2.0</i></td></tr>
<tr><th id="2">2</th><td><u>#include <a href="../../../../include/linux/perf_event.h.html">&lt;linux/perf_event.h&gt;</a></u></td></tr>
<tr><th id="3">3</th><td><u>#include <a href="../../../../include/linux/types.h.html">&lt;linux/types.h&gt;</a></u></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><u>#include <a href="../../include/asm/perf_event.h.html">&lt;asm/perf_event.h&gt;</a></u></td></tr>
<tr><th id="6">6</th><td><u>#include <a href="../../include/asm/msr.h.html">&lt;asm/msr.h&gt;</a></u></td></tr>
<tr><th id="7">7</th><td><u>#include <a href="../../include/asm/insn.h.html">&lt;asm/insn.h&gt;</a></u></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="../perf_event.h.html">"../perf_event.h"</a></u></td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td><b>enum</b> {</td></tr>
<tr><th id="12">12</th><td>	<dfn class="enum" id="LBR_FORMAT_32" title='LBR_FORMAT_32' data-ref="LBR_FORMAT_32">LBR_FORMAT_32</dfn>		= <var>0x00</var>,</td></tr>
<tr><th id="13">13</th><td>	<dfn class="enum" id="LBR_FORMAT_LIP" title='LBR_FORMAT_LIP' data-ref="LBR_FORMAT_LIP">LBR_FORMAT_LIP</dfn>		= <var>0x01</var>,</td></tr>
<tr><th id="14">14</th><td>	<dfn class="enum" id="LBR_FORMAT_EIP" title='LBR_FORMAT_EIP' data-ref="LBR_FORMAT_EIP">LBR_FORMAT_EIP</dfn>		= <var>0x02</var>,</td></tr>
<tr><th id="15">15</th><td>	<dfn class="enum" id="LBR_FORMAT_EIP_FLAGS" title='LBR_FORMAT_EIP_FLAGS' data-ref="LBR_FORMAT_EIP_FLAGS">LBR_FORMAT_EIP_FLAGS</dfn>	= <var>0x03</var>,</td></tr>
<tr><th id="16">16</th><td>	<dfn class="enum" id="LBR_FORMAT_EIP_FLAGS2" title='LBR_FORMAT_EIP_FLAGS2' data-ref="LBR_FORMAT_EIP_FLAGS2">LBR_FORMAT_EIP_FLAGS2</dfn>	= <var>0x04</var>,</td></tr>
<tr><th id="17">17</th><td>	<dfn class="enum" id="LBR_FORMAT_INFO" title='LBR_FORMAT_INFO' data-ref="LBR_FORMAT_INFO">LBR_FORMAT_INFO</dfn>		= <var>0x05</var>,</td></tr>
<tr><th id="18">18</th><td>	<dfn class="enum" id="LBR_FORMAT_TIME" title='LBR_FORMAT_TIME' data-ref="LBR_FORMAT_TIME">LBR_FORMAT_TIME</dfn>		= <var>0x06</var>,</td></tr>
<tr><th id="19">19</th><td>	<dfn class="enum" id="LBR_FORMAT_MAX_KNOWN" title='LBR_FORMAT_MAX_KNOWN' data-ref="LBR_FORMAT_MAX_KNOWN">LBR_FORMAT_MAX_KNOWN</dfn>    = <a class="enum" href="#LBR_FORMAT_TIME" title='LBR_FORMAT_TIME' data-ref="LBR_FORMAT_TIME">LBR_FORMAT_TIME</a>,</td></tr>
<tr><th id="20">20</th><td>};</td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><em>static</em> <em>const</em> <b>enum</b> {</td></tr>
<tr><th id="23">23</th><td>	<dfn class="enum" id="LBR_EIP_FLAGS" title='LBR_EIP_FLAGS' data-ref="LBR_EIP_FLAGS">LBR_EIP_FLAGS</dfn>		= <var>1</var>,</td></tr>
<tr><th id="24">24</th><td>	<dfn class="enum" id="LBR_TSX" title='LBR_TSX' data-ref="LBR_TSX">LBR_TSX</dfn>			= <var>2</var>,</td></tr>
<tr><th id="25">25</th><td>} <dfn class="tu decl def" id="lbr_desc" title='lbr_desc' data-type='const enum (anonymous enum at /home/tempdban/kernel/stable/arch/x86/events/intel/lbr.c:22:14) [7]' data-ref="lbr_desc">lbr_desc</dfn>[<a class="enum" href="#LBR_FORMAT_MAX_KNOWN" title='LBR_FORMAT_MAX_KNOWN' data-ref="LBR_FORMAT_MAX_KNOWN">LBR_FORMAT_MAX_KNOWN</a> + <var>1</var>] = {</td></tr>
<tr><th id="26">26</th><td>	[<a class="enum" href="#LBR_FORMAT_EIP_FLAGS" title='LBR_FORMAT_EIP_FLAGS' data-ref="LBR_FORMAT_EIP_FLAGS">LBR_FORMAT_EIP_FLAGS</a>]  = <a class="enum" href="#LBR_EIP_FLAGS" title='LBR_EIP_FLAGS' data-ref="LBR_EIP_FLAGS">LBR_EIP_FLAGS</a>,</td></tr>
<tr><th id="27">27</th><td>	[<a class="enum" href="#LBR_FORMAT_EIP_FLAGS2" title='LBR_FORMAT_EIP_FLAGS2' data-ref="LBR_FORMAT_EIP_FLAGS2">LBR_FORMAT_EIP_FLAGS2</a>] = <a class="enum" href="#LBR_EIP_FLAGS" title='LBR_EIP_FLAGS' data-ref="LBR_EIP_FLAGS">LBR_EIP_FLAGS</a> | <a class="enum" href="#LBR_TSX" title='LBR_TSX' data-ref="LBR_TSX">LBR_TSX</a>,</td></tr>
<tr><th id="28">28</th><td>};</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><i>/*</i></td></tr>
<tr><th id="31">31</th><td><i> * Intel LBR_SELECT bits</i></td></tr>
<tr><th id="32">32</th><td><i> * Intel Vol3a, April 2011, Section 16.7 Table 16-10</i></td></tr>
<tr><th id="33">33</th><td><i> *</i></td></tr>
<tr><th id="34">34</th><td><i> * Hardware branch filter (not available on all CPUs)</i></td></tr>
<tr><th id="35">35</th><td><i> */</i></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/LBR_KERNEL_BIT" data-ref="_M/LBR_KERNEL_BIT">LBR_KERNEL_BIT</dfn>		0 /* do not capture at ring0 */</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/LBR_USER_BIT" data-ref="_M/LBR_USER_BIT">LBR_USER_BIT</dfn>		1 /* do not capture at ring &gt; 0 */</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/LBR_JCC_BIT" data-ref="_M/LBR_JCC_BIT">LBR_JCC_BIT</dfn>		2 /* do not capture conditional branches */</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/LBR_REL_CALL_BIT" data-ref="_M/LBR_REL_CALL_BIT">LBR_REL_CALL_BIT</dfn>	3 /* do not capture relative calls */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/LBR_IND_CALL_BIT" data-ref="_M/LBR_IND_CALL_BIT">LBR_IND_CALL_BIT</dfn>	4 /* do not capture indirect calls */</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/LBR_RETURN_BIT" data-ref="_M/LBR_RETURN_BIT">LBR_RETURN_BIT</dfn>		5 /* do not capture near returns */</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/LBR_IND_JMP_BIT" data-ref="_M/LBR_IND_JMP_BIT">LBR_IND_JMP_BIT</dfn>		6 /* do not capture indirect jumps */</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/LBR_REL_JMP_BIT" data-ref="_M/LBR_REL_JMP_BIT">LBR_REL_JMP_BIT</dfn>		7 /* do not capture relative jumps */</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/LBR_FAR_BIT" data-ref="_M/LBR_FAR_BIT">LBR_FAR_BIT</dfn>		8 /* do not capture far branches */</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/LBR_CALL_STACK_BIT" data-ref="_M/LBR_CALL_STACK_BIT">LBR_CALL_STACK_BIT</dfn>	9 /* enable call stack */</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i>/*</i></td></tr>
<tr><th id="48">48</th><td><i> * Following bit only exists in Linux; we mask it out before writing it to</i></td></tr>
<tr><th id="49">49</th><td><i> * the actual MSR. But it helps the constraint perf code to understand</i></td></tr>
<tr><th id="50">50</th><td><i> * that this is a separate configuration.</i></td></tr>
<tr><th id="51">51</th><td><i> */</i></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/LBR_NO_INFO_BIT" data-ref="_M/LBR_NO_INFO_BIT">LBR_NO_INFO_BIT</dfn>	       63 /* don't read LBR_INFO. */</u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/LBR_KERNEL" data-ref="_M/LBR_KERNEL">LBR_KERNEL</dfn>	(1 &lt;&lt; LBR_KERNEL_BIT)</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/LBR_USER" data-ref="_M/LBR_USER">LBR_USER</dfn>	(1 &lt;&lt; LBR_USER_BIT)</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/LBR_JCC" data-ref="_M/LBR_JCC">LBR_JCC</dfn>		(1 &lt;&lt; LBR_JCC_BIT)</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/LBR_REL_CALL" data-ref="_M/LBR_REL_CALL">LBR_REL_CALL</dfn>	(1 &lt;&lt; LBR_REL_CALL_BIT)</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/LBR_IND_CALL" data-ref="_M/LBR_IND_CALL">LBR_IND_CALL</dfn>	(1 &lt;&lt; LBR_IND_CALL_BIT)</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/LBR_RETURN" data-ref="_M/LBR_RETURN">LBR_RETURN</dfn>	(1 &lt;&lt; LBR_RETURN_BIT)</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/LBR_REL_JMP" data-ref="_M/LBR_REL_JMP">LBR_REL_JMP</dfn>	(1 &lt;&lt; LBR_REL_JMP_BIT)</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/LBR_IND_JMP" data-ref="_M/LBR_IND_JMP">LBR_IND_JMP</dfn>	(1 &lt;&lt; LBR_IND_JMP_BIT)</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/LBR_FAR" data-ref="_M/LBR_FAR">LBR_FAR</dfn>		(1 &lt;&lt; LBR_FAR_BIT)</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/LBR_CALL_STACK" data-ref="_M/LBR_CALL_STACK">LBR_CALL_STACK</dfn>	(1 &lt;&lt; LBR_CALL_STACK_BIT)</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/LBR_NO_INFO" data-ref="_M/LBR_NO_INFO">LBR_NO_INFO</dfn>	(1ULL &lt;&lt; LBR_NO_INFO_BIT)</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/LBR_PLM" data-ref="_M/LBR_PLM">LBR_PLM</dfn> (LBR_KERNEL | LBR_USER)</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/LBR_SEL_MASK" data-ref="_M/LBR_SEL_MASK">LBR_SEL_MASK</dfn>	0x3ff	/* valid bits in LBR_SELECT */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/LBR_NOT_SUPP" data-ref="_M/LBR_NOT_SUPP">LBR_NOT_SUPP</dfn>	-1	/* LBR filter not supported */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/LBR_IGN" data-ref="_M/LBR_IGN">LBR_IGN</dfn>		0	/* ignored */</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/LBR_ANY" data-ref="_M/LBR_ANY">LBR_ANY</dfn>		 \</u></td></tr>
<tr><th id="73">73</th><td><u>	(LBR_JCC	|\</u></td></tr>
<tr><th id="74">74</th><td><u>	 LBR_REL_CALL	|\</u></td></tr>
<tr><th id="75">75</th><td><u>	 LBR_IND_CALL	|\</u></td></tr>
<tr><th id="76">76</th><td><u>	 LBR_RETURN	|\</u></td></tr>
<tr><th id="77">77</th><td><u>	 LBR_REL_JMP	|\</u></td></tr>
<tr><th id="78">78</th><td><u>	 LBR_IND_JMP	|\</u></td></tr>
<tr><th id="79">79</th><td><u>	 LBR_FAR)</u></td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/LBR_FROM_FLAG_MISPRED" data-ref="_M/LBR_FROM_FLAG_MISPRED">LBR_FROM_FLAG_MISPRED</dfn>	BIT_ULL(63)</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/LBR_FROM_FLAG_IN_TX" data-ref="_M/LBR_FROM_FLAG_IN_TX">LBR_FROM_FLAG_IN_TX</dfn>	BIT_ULL(62)</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/LBR_FROM_FLAG_ABORT" data-ref="_M/LBR_FROM_FLAG_ABORT">LBR_FROM_FLAG_ABORT</dfn>	BIT_ULL(61)</u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/LBR_FROM_SIGNEXT_2MSB" data-ref="_M/LBR_FROM_SIGNEXT_2MSB">LBR_FROM_SIGNEXT_2MSB</dfn>	(BIT_ULL(60) | BIT_ULL(59))</u></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><i>/*</i></td></tr>
<tr><th id="88">88</th><td><i> * x86control flow change classification</i></td></tr>
<tr><th id="89">89</th><td><i> * x86control flow changes include branches, interrupts, traps, faults</i></td></tr>
<tr><th id="90">90</th><td><i> */</i></td></tr>
<tr><th id="91">91</th><td><b>enum</b> {</td></tr>
<tr><th id="92">92</th><td>	<dfn class="enum" id="X86_BR_NONE" title='X86_BR_NONE' data-ref="X86_BR_NONE">X86_BR_NONE</dfn>		= <var>0</var>,      <i>/* unknown */</i></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>	<dfn class="enum" id="X86_BR_USER" title='X86_BR_USER' data-ref="X86_BR_USER">X86_BR_USER</dfn>		= <var>1</var> &lt;&lt; <var>0</var>, <i>/* branch target is user */</i></td></tr>
<tr><th id="95">95</th><td>	<dfn class="enum" id="X86_BR_KERNEL" title='X86_BR_KERNEL' data-ref="X86_BR_KERNEL">X86_BR_KERNEL</dfn>		= <var>1</var> &lt;&lt; <var>1</var>, <i>/* branch target is kernel */</i></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>	<dfn class="enum" id="X86_BR_CALL" title='X86_BR_CALL' data-ref="X86_BR_CALL">X86_BR_CALL</dfn>		= <var>1</var> &lt;&lt; <var>2</var>, <i>/* call */</i></td></tr>
<tr><th id="98">98</th><td>	<dfn class="enum" id="X86_BR_RET" title='X86_BR_RET' data-ref="X86_BR_RET">X86_BR_RET</dfn>		= <var>1</var> &lt;&lt; <var>3</var>, <i>/* return */</i></td></tr>
<tr><th id="99">99</th><td>	<dfn class="enum" id="X86_BR_SYSCALL" title='X86_BR_SYSCALL' data-ref="X86_BR_SYSCALL">X86_BR_SYSCALL</dfn>		= <var>1</var> &lt;&lt; <var>4</var>, <i>/* syscall */</i></td></tr>
<tr><th id="100">100</th><td>	<dfn class="enum" id="X86_BR_SYSRET" title='X86_BR_SYSRET' data-ref="X86_BR_SYSRET">X86_BR_SYSRET</dfn>		= <var>1</var> &lt;&lt; <var>5</var>, <i>/* syscall return */</i></td></tr>
<tr><th id="101">101</th><td>	<dfn class="enum" id="X86_BR_INT" title='X86_BR_INT' data-ref="X86_BR_INT">X86_BR_INT</dfn>		= <var>1</var> &lt;&lt; <var>6</var>, <i>/* sw interrupt */</i></td></tr>
<tr><th id="102">102</th><td>	<dfn class="enum" id="X86_BR_IRET" title='X86_BR_IRET' data-ref="X86_BR_IRET">X86_BR_IRET</dfn>		= <var>1</var> &lt;&lt; <var>7</var>, <i>/* return from interrupt */</i></td></tr>
<tr><th id="103">103</th><td>	<dfn class="enum" id="X86_BR_JCC" title='X86_BR_JCC' data-ref="X86_BR_JCC">X86_BR_JCC</dfn>		= <var>1</var> &lt;&lt; <var>8</var>, <i>/* conditional */</i></td></tr>
<tr><th id="104">104</th><td>	<dfn class="enum" id="X86_BR_JMP" title='X86_BR_JMP' data-ref="X86_BR_JMP">X86_BR_JMP</dfn>		= <var>1</var> &lt;&lt; <var>9</var>, <i>/* jump */</i></td></tr>
<tr><th id="105">105</th><td>	<dfn class="enum" id="X86_BR_IRQ" title='X86_BR_IRQ' data-ref="X86_BR_IRQ">X86_BR_IRQ</dfn>		= <var>1</var> &lt;&lt; <var>10</var>,<i>/* hw interrupt or trap or fault */</i></td></tr>
<tr><th id="106">106</th><td>	<dfn class="enum" id="X86_BR_IND_CALL" title='X86_BR_IND_CALL' data-ref="X86_BR_IND_CALL">X86_BR_IND_CALL</dfn>		= <var>1</var> &lt;&lt; <var>11</var>,<i>/* indirect calls */</i></td></tr>
<tr><th id="107">107</th><td>	<dfn class="enum" id="X86_BR_ABORT" title='X86_BR_ABORT' data-ref="X86_BR_ABORT">X86_BR_ABORT</dfn>		= <var>1</var> &lt;&lt; <var>12</var>,<i>/* transaction abort */</i></td></tr>
<tr><th id="108">108</th><td>	<dfn class="enum" id="X86_BR_IN_TX" title='X86_BR_IN_TX' data-ref="X86_BR_IN_TX">X86_BR_IN_TX</dfn>		= <var>1</var> &lt;&lt; <var>13</var>,<i>/* in transaction */</i></td></tr>
<tr><th id="109">109</th><td>	<dfn class="enum" id="X86_BR_NO_TX" title='X86_BR_NO_TX' data-ref="X86_BR_NO_TX">X86_BR_NO_TX</dfn>		= <var>1</var> &lt;&lt; <var>14</var>,<i>/* not in transaction */</i></td></tr>
<tr><th id="110">110</th><td>	<dfn class="enum" id="X86_BR_ZERO_CALL" title='X86_BR_ZERO_CALL' data-ref="X86_BR_ZERO_CALL">X86_BR_ZERO_CALL</dfn>	= <var>1</var> &lt;&lt; <var>15</var>,<i>/* zero length call */</i></td></tr>
<tr><th id="111">111</th><td>	<dfn class="enum" id="X86_BR_CALL_STACK" title='X86_BR_CALL_STACK' data-ref="X86_BR_CALL_STACK">X86_BR_CALL_STACK</dfn>	= <var>1</var> &lt;&lt; <var>16</var>,<i>/* call stack */</i></td></tr>
<tr><th id="112">112</th><td>	<dfn class="enum" id="X86_BR_IND_JMP" title='X86_BR_IND_JMP' data-ref="X86_BR_IND_JMP">X86_BR_IND_JMP</dfn>		= <var>1</var> &lt;&lt; <var>17</var>,<i>/* indirect jump */</i></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>	<dfn class="enum" id="X86_BR_TYPE_SAVE" title='X86_BR_TYPE_SAVE' data-ref="X86_BR_TYPE_SAVE">X86_BR_TYPE_SAVE</dfn>	= <var>1</var> &lt;&lt; <var>18</var>,<i>/* indicate to save branch type */</i></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>};</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/X86_BR_PLM" data-ref="_M/X86_BR_PLM">X86_BR_PLM</dfn> (<a class="enum" href="#X86_BR_USER" title='X86_BR_USER' data-ref="X86_BR_USER">X86_BR_USER</a> | <a class="enum" href="#X86_BR_KERNEL" title='X86_BR_KERNEL' data-ref="X86_BR_KERNEL">X86_BR_KERNEL</a>)</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/X86_BR_ANYTX" data-ref="_M/X86_BR_ANYTX">X86_BR_ANYTX</dfn> (<a class="enum" href="#X86_BR_NO_TX" title='X86_BR_NO_TX' data-ref="X86_BR_NO_TX">X86_BR_NO_TX</a> | <a class="enum" href="#X86_BR_IN_TX" title='X86_BR_IN_TX' data-ref="X86_BR_IN_TX">X86_BR_IN_TX</a>)</u></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/X86_BR_ANY" data-ref="_M/X86_BR_ANY">X86_BR_ANY</dfn>       \</u></td></tr>
<tr><th id="122">122</th><td><u>	(<a class="enum" href="#X86_BR_CALL" title='X86_BR_CALL' data-ref="X86_BR_CALL">X86_BR_CALL</a>    |\</u></td></tr>
<tr><th id="123">123</th><td><u>	 <a class="enum" href="#X86_BR_RET" title='X86_BR_RET' data-ref="X86_BR_RET">X86_BR_RET</a>     |\</u></td></tr>
<tr><th id="124">124</th><td><u>	 <a class="enum" href="#X86_BR_SYSCALL" title='X86_BR_SYSCALL' data-ref="X86_BR_SYSCALL">X86_BR_SYSCALL</a> |\</u></td></tr>
<tr><th id="125">125</th><td><u>	 <a class="enum" href="#X86_BR_SYSRET" title='X86_BR_SYSRET' data-ref="X86_BR_SYSRET">X86_BR_SYSRET</a>  |\</u></td></tr>
<tr><th id="126">126</th><td><u>	 <a class="enum" href="#X86_BR_INT" title='X86_BR_INT' data-ref="X86_BR_INT">X86_BR_INT</a>     |\</u></td></tr>
<tr><th id="127">127</th><td><u>	 <a class="enum" href="#X86_BR_IRET" title='X86_BR_IRET' data-ref="X86_BR_IRET">X86_BR_IRET</a>    |\</u></td></tr>
<tr><th id="128">128</th><td><u>	 <a class="enum" href="#X86_BR_JCC" title='X86_BR_JCC' data-ref="X86_BR_JCC">X86_BR_JCC</a>     |\</u></td></tr>
<tr><th id="129">129</th><td><u>	 <a class="enum" href="#X86_BR_JMP" title='X86_BR_JMP' data-ref="X86_BR_JMP">X86_BR_JMP</a>	 |\</u></td></tr>
<tr><th id="130">130</th><td><u>	 <a class="enum" href="#X86_BR_IRQ" title='X86_BR_IRQ' data-ref="X86_BR_IRQ">X86_BR_IRQ</a>	 |\</u></td></tr>
<tr><th id="131">131</th><td><u>	 <a class="enum" href="#X86_BR_ABORT" title='X86_BR_ABORT' data-ref="X86_BR_ABORT">X86_BR_ABORT</a>	 |\</u></td></tr>
<tr><th id="132">132</th><td><u>	 <a class="enum" href="#X86_BR_IND_CALL" title='X86_BR_IND_CALL' data-ref="X86_BR_IND_CALL">X86_BR_IND_CALL</a> |\</u></td></tr>
<tr><th id="133">133</th><td><u>	 <a class="enum" href="#X86_BR_IND_JMP" title='X86_BR_IND_JMP' data-ref="X86_BR_IND_JMP">X86_BR_IND_JMP</a>  |\</u></td></tr>
<tr><th id="134">134</th><td><u>	 <a class="enum" href="#X86_BR_ZERO_CALL" title='X86_BR_ZERO_CALL' data-ref="X86_BR_ZERO_CALL">X86_BR_ZERO_CALL</a>)</u></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/X86_BR_ALL" data-ref="_M/X86_BR_ALL">X86_BR_ALL</dfn> (X86_BR_PLM | X86_BR_ANY)</u></td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/X86_BR_ANY_CALL" data-ref="_M/X86_BR_ANY_CALL">X86_BR_ANY_CALL</dfn>		 \</u></td></tr>
<tr><th id="139">139</th><td><u>	(<a class="enum" href="#X86_BR_CALL" title='X86_BR_CALL' data-ref="X86_BR_CALL">X86_BR_CALL</a>		|\</u></td></tr>
<tr><th id="140">140</th><td><u>	 <a class="enum" href="#X86_BR_IND_CALL" title='X86_BR_IND_CALL' data-ref="X86_BR_IND_CALL">X86_BR_IND_CALL</a>	|\</u></td></tr>
<tr><th id="141">141</th><td><u>	 <a class="enum" href="#X86_BR_ZERO_CALL" title='X86_BR_ZERO_CALL' data-ref="X86_BR_ZERO_CALL">X86_BR_ZERO_CALL</a>	|\</u></td></tr>
<tr><th id="142">142</th><td><u>	 <a class="enum" href="#X86_BR_SYSCALL" title='X86_BR_SYSCALL' data-ref="X86_BR_SYSCALL">X86_BR_SYSCALL</a>		|\</u></td></tr>
<tr><th id="143">143</th><td><u>	 <a class="enum" href="#X86_BR_IRQ" title='X86_BR_IRQ' data-ref="X86_BR_IRQ">X86_BR_IRQ</a>		|\</u></td></tr>
<tr><th id="144">144</th><td><u>	 <a class="enum" href="#X86_BR_INT" title='X86_BR_INT' data-ref="X86_BR_INT">X86_BR_INT</a>)</u></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><em>static</em> <em>void</em> <a class="tu decl fn" href="#intel_pmu_lbr_filter" title='intel_pmu_lbr_filter' data-type='void intel_pmu_lbr_filter(struct cpu_hw_events * cpuc)' data-ref="intel_pmu_lbr_filter">intel_pmu_lbr_filter</a>(<b>struct</b> <a class="type" href="../perf_event.h.html#cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a> *<dfn class="local col1 decl" id="1cpuc" title='cpuc' data-type='struct cpu_hw_events *' data-ref="1cpuc">cpuc</dfn>);</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><i  data-doc="__intel_pmu_lbr_enable">/*</i></td></tr>
<tr><th id="149">149</th><td><i  data-doc="__intel_pmu_lbr_enable"> * We only support LBR implementations that have FREEZE_LBRS_ON_PMI</i></td></tr>
<tr><th id="150">150</th><td><i  data-doc="__intel_pmu_lbr_enable"> * otherwise it becomes near impossible to get a reliable stack.</i></td></tr>
<tr><th id="151">151</th><td><i  data-doc="__intel_pmu_lbr_enable"> */</i></td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="__intel_pmu_lbr_enable" title='__intel_pmu_lbr_enable' data-type='void __intel_pmu_lbr_enable(bool pmi)' data-ref="__intel_pmu_lbr_enable">__intel_pmu_lbr_enable</dfn>(<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="local col2 decl" id="2pmi" title='pmi' data-type='bool' data-ref="2pmi">pmi</dfn>)</td></tr>
<tr><th id="154">154</th><td>{</td></tr>
<tr><th id="155">155</th><td>	<b>struct</b> <a class="type" href="../perf_event.h.html#cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a> *<dfn class="local col3 decl" id="3cpuc" title='cpuc' data-type='struct cpu_hw_events *' data-ref="3cpuc">cpuc</dfn> = <a class="macro" href="../../../../include/linux/percpu-defs.h.html#239" title="({ do { const void *__vpp_verify = (typeof((&amp;cpu_hw_events) + 0))((void *)0); (void)__vpp_verify; } while (0); ({ unsigned long tcp_ptr__; asm volatile(&quot;add &quot; &quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot; &quot;, %0&quot; : &quot;=r&quot; (tcp_ptr__) : &quot;m&quot; (this_cpu_off), &quot;0&quot; (&amp;cpu_hw_events)); (typeof(*(&amp;cpu_hw_events)) *)tcp_ptr__; }); })" data-ref="_M/this_cpu_ptr">this_cpu_ptr</a>(&amp;<a class="ref" href="../perf_event.h.html#703" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a>);</td></tr>
<tr><th id="156">156</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col4 decl" id="4debugctl" title='debugctl' data-type='u64' data-ref="4debugctl">debugctl</dfn>, <dfn class="local col5 decl" id="5lbr_select" title='lbr_select' data-type='u64' data-ref="5lbr_select">lbr_select</dfn> = <var>0</var>, <dfn class="local col6 decl" id="6orig_debugctl" title='orig_debugctl' data-type='u64' data-ref="6orig_debugctl">orig_debugctl</dfn>;</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>	<i>/*</i></td></tr>
<tr><th id="159">159</th><td><i>	 * No need to unfreeze manually, as v4 can do that as part</i></td></tr>
<tr><th id="160">160</th><td><i>	 * of the GLOBAL_STATUS ack.</i></td></tr>
<tr><th id="161">161</th><td><i>	 */</i></td></tr>
<tr><th id="162">162</th><td>	<b>if</b> (<a class="local col2 ref" href="#2pmi" title='pmi' data-ref="2pmi">pmi</a> &amp;&amp; <a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::version" title='x86_pmu::version' data-ref="x86_pmu::version">version</a> &gt;= <var>4</var>)</td></tr>
<tr><th id="163">163</th><td>		<b>return</b>;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>	<i>/*</i></td></tr>
<tr><th id="166">166</th><td><i>	 * No need to reprogram LBR_SELECT in a PMI, as it</i></td></tr>
<tr><th id="167">167</th><td><i>	 * did not change.</i></td></tr>
<tr><th id="168">168</th><td><i>	 */</i></td></tr>
<tr><th id="169">169</th><td>	<b>if</b> (<a class="local col3 ref" href="#3cpuc" title='cpuc' data-ref="3cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_sel" title='cpu_hw_events::lbr_sel' data-ref="cpu_hw_events::lbr_sel">lbr_sel</a>)</td></tr>
<tr><th id="170">170</th><td>		<a class="local col5 ref" href="#5lbr_select" title='lbr_select' data-ref="5lbr_select">lbr_select</a> = <a class="local col3 ref" href="#3cpuc" title='cpuc' data-ref="3cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_sel" title='cpu_hw_events::lbr_sel' data-ref="cpu_hw_events::lbr_sel">lbr_sel</a>-&gt;<a class="ref field" href="../perf_event.h.html#er_account::config" title='er_account::config' data-ref="er_account::config">config</a> &amp; <a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_sel_mask" title='x86_pmu::lbr_sel_mask' data-ref="x86_pmu::lbr_sel_mask">lbr_sel_mask</a>;</td></tr>
<tr><th id="171">171</th><td>	<b>if</b> (!<a class="local col2 ref" href="#2pmi" title='pmi' data-ref="2pmi">pmi</a> &amp;&amp; <a class="local col3 ref" href="#3cpuc" title='cpuc' data-ref="3cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_sel" title='cpu_hw_events::lbr_sel' data-ref="cpu_hw_events::lbr_sel">lbr_sel</a>)</td></tr>
<tr><th id="172">172</th><td>		<a class="ref fn" href="../../include/asm/msr.h.html#wrmsrl" title='wrmsrl' data-ref="wrmsrl">wrmsrl</a>(<a class="macro" href="../../include/asm/msr-index.h.html#97" title="0x000001c8" data-ref="_M/MSR_LBR_SELECT">MSR_LBR_SELECT</a>, <a class="local col5 ref" href="#5lbr_select" title='lbr_select' data-ref="5lbr_select">lbr_select</a>);</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>	<a class="macro" href="../../include/asm/msr.h.html#256" title="((debugctl) = native_read_msr((0x000001d9)))" data-ref="_M/rdmsrl">rdmsrl</a>(<a class="macro" href="../../include/asm/msr-index.h.html#144" title="0x000001d9" data-ref="_M/MSR_IA32_DEBUGCTLMSR">MSR_IA32_DEBUGCTLMSR</a>, <a class="local col4 ref" href="#4debugctl" title='debugctl' data-ref="4debugctl">debugctl</a>);</td></tr>
<tr><th id="175">175</th><td>	<a class="local col6 ref" href="#6orig_debugctl" title='orig_debugctl' data-ref="6orig_debugctl">orig_debugctl</a> = <a class="local col4 ref" href="#4debugctl" title='debugctl' data-ref="4debugctl">debugctl</a>;</td></tr>
<tr><th id="176">176</th><td>	<a class="local col4 ref" href="#4debugctl" title='debugctl' data-ref="4debugctl">debugctl</a> |= <a class="macro" href="../../include/asm/msr-index.h.html#151" title="(1UL &lt;&lt; 0)" data-ref="_M/DEBUGCTLMSR_LBR">DEBUGCTLMSR_LBR</a>;</td></tr>
<tr><th id="177">177</th><td>	<i>/*</i></td></tr>
<tr><th id="178">178</th><td><i>	 * LBR callstack does not work well with FREEZE_LBRS_ON_PMI.</i></td></tr>
<tr><th id="179">179</th><td><i>	 * If FREEZE_LBRS_ON_PMI is set, PMI near call/return instructions</i></td></tr>
<tr><th id="180">180</th><td><i>	 * may cause superfluous increase/decrease of LBR_TOS.</i></td></tr>
<tr><th id="181">181</th><td><i>	 */</i></td></tr>
<tr><th id="182">182</th><td>	<b>if</b> (!(<a class="local col5 ref" href="#5lbr_select" title='lbr_select' data-ref="5lbr_select">lbr_select</a> &amp; <a class="macro" href="#63" title="(1 &lt;&lt; 9)" data-ref="_M/LBR_CALL_STACK">LBR_CALL_STACK</a>))</td></tr>
<tr><th id="183">183</th><td>		<a class="local col4 ref" href="#4debugctl" title='debugctl' data-ref="4debugctl">debugctl</a> |= <a class="macro" href="../../include/asm/msr-index.h.html#159" title="(1UL &lt;&lt; 11)" data-ref="_M/DEBUGCTLMSR_FREEZE_LBRS_ON_PMI">DEBUGCTLMSR_FREEZE_LBRS_ON_PMI</a>;</td></tr>
<tr><th id="184">184</th><td>	<b>if</b> (<a class="local col6 ref" href="#6orig_debugctl" title='orig_debugctl' data-ref="6orig_debugctl">orig_debugctl</a> != <a class="local col4 ref" href="#4debugctl" title='debugctl' data-ref="4debugctl">debugctl</a>)</td></tr>
<tr><th id="185">185</th><td>		<a class="ref fn" href="../../include/asm/msr.h.html#wrmsrl" title='wrmsrl' data-ref="wrmsrl">wrmsrl</a>(<a class="macro" href="../../include/asm/msr-index.h.html#144" title="0x000001d9" data-ref="_M/MSR_IA32_DEBUGCTLMSR">MSR_IA32_DEBUGCTLMSR</a>, <a class="local col4 ref" href="#4debugctl" title='debugctl' data-ref="4debugctl">debugctl</a>);</td></tr>
<tr><th id="186">186</th><td>}</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="__intel_pmu_lbr_disable" title='__intel_pmu_lbr_disable' data-type='void __intel_pmu_lbr_disable()' data-ref="__intel_pmu_lbr_disable">__intel_pmu_lbr_disable</dfn>(<em>void</em>)</td></tr>
<tr><th id="189">189</th><td>{</td></tr>
<tr><th id="190">190</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col7 decl" id="7debugctl" title='debugctl' data-type='u64' data-ref="7debugctl">debugctl</dfn>;</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>	<a class="macro" href="../../include/asm/msr.h.html#256" title="((debugctl) = native_read_msr((0x000001d9)))" data-ref="_M/rdmsrl">rdmsrl</a>(<a class="macro" href="../../include/asm/msr-index.h.html#144" title="0x000001d9" data-ref="_M/MSR_IA32_DEBUGCTLMSR">MSR_IA32_DEBUGCTLMSR</a>, <a class="local col7 ref" href="#7debugctl" title='debugctl' data-ref="7debugctl">debugctl</a>);</td></tr>
<tr><th id="193">193</th><td>	<a class="local col7 ref" href="#7debugctl" title='debugctl' data-ref="7debugctl">debugctl</a> &amp;= ~(<a class="macro" href="../../include/asm/msr-index.h.html#151" title="(1UL &lt;&lt; 0)" data-ref="_M/DEBUGCTLMSR_LBR">DEBUGCTLMSR_LBR</a> | <a class="macro" href="../../include/asm/msr-index.h.html#159" title="(1UL &lt;&lt; 11)" data-ref="_M/DEBUGCTLMSR_FREEZE_LBRS_ON_PMI">DEBUGCTLMSR_FREEZE_LBRS_ON_PMI</a>);</td></tr>
<tr><th id="194">194</th><td>	<a class="ref fn" href="../../include/asm/msr.h.html#wrmsrl" title='wrmsrl' data-ref="wrmsrl">wrmsrl</a>(<a class="macro" href="../../include/asm/msr-index.h.html#144" title="0x000001d9" data-ref="_M/MSR_IA32_DEBUGCTLMSR">MSR_IA32_DEBUGCTLMSR</a>, <a class="local col7 ref" href="#7debugctl" title='debugctl' data-ref="7debugctl">debugctl</a>);</td></tr>
<tr><th id="195">195</th><td>}</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="intel_pmu_lbr_reset_32" title='intel_pmu_lbr_reset_32' data-type='void intel_pmu_lbr_reset_32()' data-ref="intel_pmu_lbr_reset_32">intel_pmu_lbr_reset_32</dfn>(<em>void</em>)</td></tr>
<tr><th id="198">198</th><td>{</td></tr>
<tr><th id="199">199</th><td>	<em>int</em> <dfn class="local col8 decl" id="8i" title='i' data-type='int' data-ref="8i">i</dfn>;</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>	<b>for</b> (<a class="local col8 ref" href="#8i" title='i' data-ref="8i">i</a> = <var>0</var>; <a class="local col8 ref" href="#8i" title='i' data-ref="8i">i</a> &lt; <a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_nr" title='x86_pmu::lbr_nr' data-ref="x86_pmu::lbr_nr">lbr_nr</a>; <a class="local col8 ref" href="#8i" title='i' data-ref="8i">i</a>++)</td></tr>
<tr><th id="202">202</th><td>		<a class="ref fn" href="../../include/asm/msr.h.html#wrmsrl" title='wrmsrl' data-ref="wrmsrl">wrmsrl</a>(<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_from" title='x86_pmu::lbr_from' data-ref="x86_pmu::lbr_from">lbr_from</a> + <a class="local col8 ref" href="#8i" title='i' data-ref="8i">i</a>, <var>0</var>);</td></tr>
<tr><th id="203">203</th><td>}</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="intel_pmu_lbr_reset_64" title='intel_pmu_lbr_reset_64' data-type='void intel_pmu_lbr_reset_64()' data-ref="intel_pmu_lbr_reset_64">intel_pmu_lbr_reset_64</dfn>(<em>void</em>)</td></tr>
<tr><th id="206">206</th><td>{</td></tr>
<tr><th id="207">207</th><td>	<em>int</em> <dfn class="local col9 decl" id="9i" title='i' data-type='int' data-ref="9i">i</dfn>;</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>	<b>for</b> (<a class="local col9 ref" href="#9i" title='i' data-ref="9i">i</a> = <var>0</var>; <a class="local col9 ref" href="#9i" title='i' data-ref="9i">i</a> &lt; <a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_nr" title='x86_pmu::lbr_nr' data-ref="x86_pmu::lbr_nr">lbr_nr</a>; <a class="local col9 ref" href="#9i" title='i' data-ref="9i">i</a>++) {</td></tr>
<tr><th id="210">210</th><td>		<a class="ref fn" href="../../include/asm/msr.h.html#wrmsrl" title='wrmsrl' data-ref="wrmsrl">wrmsrl</a>(<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_from" title='x86_pmu::lbr_from' data-ref="x86_pmu::lbr_from">lbr_from</a> + <a class="local col9 ref" href="#9i" title='i' data-ref="9i">i</a>, <var>0</var>);</td></tr>
<tr><th id="211">211</th><td>		<a class="ref fn" href="../../include/asm/msr.h.html#wrmsrl" title='wrmsrl' data-ref="wrmsrl">wrmsrl</a>(<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_to" title='x86_pmu::lbr_to' data-ref="x86_pmu::lbr_to">lbr_to</a>   + <a class="local col9 ref" href="#9i" title='i' data-ref="9i">i</a>, <var>0</var>);</td></tr>
<tr><th id="212">212</th><td>		<b>if</b> (<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::intel_cap" title='x86_pmu::intel_cap' data-ref="x86_pmu::intel_cap">intel_cap</a>.<a class="ref field" href="../perf_event.h.html#perf_capabilities::(anonymous)::lbr_format" title='perf_capabilities::(anonymous struct)::lbr_format' data-ref="perf_capabilities::(anonymous)::lbr_format">lbr_format</a> == <a class="enum" href="#LBR_FORMAT_INFO" title='LBR_FORMAT_INFO' data-ref="LBR_FORMAT_INFO">LBR_FORMAT_INFO</a>)</td></tr>
<tr><th id="213">213</th><td>			<a class="ref fn" href="../../include/asm/msr.h.html#wrmsrl" title='wrmsrl' data-ref="wrmsrl">wrmsrl</a>(<a class="macro" href="../../include/asm/msr-index.h.html#104" title="0x00000dc0" data-ref="_M/MSR_LBR_INFO_0">MSR_LBR_INFO_0</a> + <a class="local col9 ref" href="#9i" title='i' data-ref="9i">i</a>, <var>0</var>);</td></tr>
<tr><th id="214">214</th><td>	}</td></tr>
<tr><th id="215">215</th><td>}</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td><em>void</em> <dfn class="decl def fn" id="intel_pmu_lbr_reset" title='intel_pmu_lbr_reset' data-ref="intel_pmu_lbr_reset">intel_pmu_lbr_reset</dfn>(<em>void</em>)</td></tr>
<tr><th id="218">218</th><td>{</td></tr>
<tr><th id="219">219</th><td>	<b>if</b> (!<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_nr" title='x86_pmu::lbr_nr' data-ref="x86_pmu::lbr_nr">lbr_nr</a>)</td></tr>
<tr><th id="220">220</th><td>		<b>return</b>;</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>	<b>if</b> (<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::intel_cap" title='x86_pmu::intel_cap' data-ref="x86_pmu::intel_cap">intel_cap</a>.<a class="ref field" href="../perf_event.h.html#perf_capabilities::(anonymous)::lbr_format" title='perf_capabilities::(anonymous struct)::lbr_format' data-ref="perf_capabilities::(anonymous)::lbr_format">lbr_format</a> == <a class="enum" href="#LBR_FORMAT_32" title='LBR_FORMAT_32' data-ref="LBR_FORMAT_32">LBR_FORMAT_32</a>)</td></tr>
<tr><th id="223">223</th><td>		<a class="tu ref fn" href="#intel_pmu_lbr_reset_32" title='intel_pmu_lbr_reset_32' data-use='c' data-ref="intel_pmu_lbr_reset_32">intel_pmu_lbr_reset_32</a>();</td></tr>
<tr><th id="224">224</th><td>	<b>else</b></td></tr>
<tr><th id="225">225</th><td>		<a class="tu ref fn" href="#intel_pmu_lbr_reset_64" title='intel_pmu_lbr_reset_64' data-use='c' data-ref="intel_pmu_lbr_reset_64">intel_pmu_lbr_reset_64</a>();</td></tr>
<tr><th id="226">226</th><td>}</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><i  data-doc="intel_pmu_lbr_tos">/*</i></td></tr>
<tr><th id="229">229</th><td><i  data-doc="intel_pmu_lbr_tos"> * TOS = most recently recorded branch</i></td></tr>
<tr><th id="230">230</th><td><i  data-doc="intel_pmu_lbr_tos"> */</i></td></tr>
<tr><th id="231">231</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="tu decl def fn" id="intel_pmu_lbr_tos" title='intel_pmu_lbr_tos' data-type='u64 intel_pmu_lbr_tos()' data-ref="intel_pmu_lbr_tos">intel_pmu_lbr_tos</dfn>(<em>void</em>)</td></tr>
<tr><th id="232">232</th><td>{</td></tr>
<tr><th id="233">233</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col0 decl" id="10tos" title='tos' data-type='u64' data-ref="10tos">tos</dfn>;</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>	<a class="macro" href="../../include/asm/msr.h.html#256" title="((tos) = native_read_msr((x86_pmu.lbr_tos)))" data-ref="_M/rdmsrl">rdmsrl</a>(<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_tos" title='x86_pmu::lbr_tos' data-ref="x86_pmu::lbr_tos">lbr_tos</a>, <a class="local col0 ref" href="#10tos" title='tos' data-ref="10tos">tos</a>);</td></tr>
<tr><th id="236">236</th><td>	<b>return</b> <a class="local col0 ref" href="#10tos" title='tos' data-ref="10tos">tos</a>;</td></tr>
<tr><th id="237">237</th><td>}</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><b>enum</b> {</td></tr>
<tr><th id="240">240</th><td>	<dfn class="enum" id="LBR_NONE" title='LBR_NONE' data-ref="LBR_NONE">LBR_NONE</dfn>,</td></tr>
<tr><th id="241">241</th><td>	<dfn class="enum" id="LBR_VALID" title='LBR_VALID' data-ref="LBR_VALID">LBR_VALID</dfn>,</td></tr>
<tr><th id="242">242</th><td>};</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><i  data-doc="lbr_from_signext_quirk_needed">/*</i></td></tr>
<tr><th id="245">245</th><td><i  data-doc="lbr_from_signext_quirk_needed"> * For formats with LBR_TSX flags (e.g. LBR_FORMAT_EIP_FLAGS2), bits 61:62 in</i></td></tr>
<tr><th id="246">246</th><td><i  data-doc="lbr_from_signext_quirk_needed"> * MSR_LAST_BRANCH_FROM_x are the TSX flags when TSX is supported, but when</i></td></tr>
<tr><th id="247">247</th><td><i  data-doc="lbr_from_signext_quirk_needed"> * TSX is not supported they have no consistent behavior:</i></td></tr>
<tr><th id="248">248</th><td><i  data-doc="lbr_from_signext_quirk_needed"> *</i></td></tr>
<tr><th id="249">249</th><td><i  data-doc="lbr_from_signext_quirk_needed"> *   - For wrmsr(), bits 61:62 are considered part of the sign extension.</i></td></tr>
<tr><th id="250">250</th><td><i  data-doc="lbr_from_signext_quirk_needed"> *   - For HW updates (branch captures) bits 61:62 are always OFF and are not</i></td></tr>
<tr><th id="251">251</th><td><i  data-doc="lbr_from_signext_quirk_needed"> *     part of the sign extension.</i></td></tr>
<tr><th id="252">252</th><td><i  data-doc="lbr_from_signext_quirk_needed"> *</i></td></tr>
<tr><th id="253">253</th><td><i  data-doc="lbr_from_signext_quirk_needed"> * Therefore, if:</i></td></tr>
<tr><th id="254">254</th><td><i  data-doc="lbr_from_signext_quirk_needed"> *</i></td></tr>
<tr><th id="255">255</th><td><i  data-doc="lbr_from_signext_quirk_needed"> *   1) LBR has TSX format</i></td></tr>
<tr><th id="256">256</th><td><i  data-doc="lbr_from_signext_quirk_needed"> *   2) CPU has no TSX support enabled</i></td></tr>
<tr><th id="257">257</th><td><i  data-doc="lbr_from_signext_quirk_needed"> *</i></td></tr>
<tr><th id="258">258</th><td><i  data-doc="lbr_from_signext_quirk_needed"> * ... then any value passed to wrmsr() must be sign extended to 63 bits and any</i></td></tr>
<tr><th id="259">259</th><td><i  data-doc="lbr_from_signext_quirk_needed"> * value from rdmsr() must be converted to have a 61 bits sign extension,</i></td></tr>
<tr><th id="260">260</th><td><i  data-doc="lbr_from_signext_quirk_needed"> * ignoring the TSX flags.</i></td></tr>
<tr><th id="261">261</th><td><i  data-doc="lbr_from_signext_quirk_needed"> */</i></td></tr>
<tr><th id="262">262</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="tu decl def fn" id="lbr_from_signext_quirk_needed" title='lbr_from_signext_quirk_needed' data-type='bool lbr_from_signext_quirk_needed()' data-ref="lbr_from_signext_quirk_needed">lbr_from_signext_quirk_needed</dfn>(<em>void</em>)</td></tr>
<tr><th id="263">263</th><td>{</td></tr>
<tr><th id="264">264</th><td>	<em>int</em> <dfn class="local col1 decl" id="11lbr_format" title='lbr_format' data-type='int' data-ref="11lbr_format">lbr_format</dfn> = <a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::intel_cap" title='x86_pmu::intel_cap' data-ref="x86_pmu::intel_cap">intel_cap</a>.<a class="ref field" href="../perf_event.h.html#perf_capabilities::(anonymous)::lbr_format" title='perf_capabilities::(anonymous struct)::lbr_format' data-ref="perf_capabilities::(anonymous)::lbr_format">lbr_format</a>;</td></tr>
<tr><th id="265">265</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="local col2 decl" id="12tsx_support" title='tsx_support' data-type='bool' data-ref="12tsx_support">tsx_support</dfn> = <a class="macro" href="../../include/asm/cpufeature.h.html#129" title="(__builtin_constant_p(( 9*32+ 4)) &amp;&amp; ( (((( 9*32+ 4))&gt;&gt;5)==(0) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 4))&amp;31) &amp; ((1&lt;&lt;(( 0*32+ 0) &amp; 31))|(1&lt;&lt;(( 0*32+ 3)) &amp; 31)|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|(1&lt;&lt;(( 0*32+13)) &amp; 31)|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31))) )) || (((( 9*32+ 4))&gt;&gt;5)==(1) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 4))&amp;31) &amp; ((1&lt;&lt;(( 1*32+29) &amp; 31))|0) )) || (((( 9*32+ 4))&gt;&gt;5)==(2) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 4))&amp;31) &amp; 0 )) || (((( 9*32+ 4))&gt;&gt;5)==(3) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 4))&amp;31) &amp; ((1&lt;&lt;(( 3*32+20) &amp; 31))) )) || (((( 9*32+ 4))&gt;&gt;5)==(4) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 4))&amp;31) &amp; (0) )) || (((( 9*32+ 4))&gt;&gt;5)==(5) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 4))&amp;31) &amp; 0 )) || (((( 9*32+ 4))&gt;&gt;5)==(6) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 4))&amp;31) &amp; 0 )) || (((( 9*32+ 4))&gt;&gt;5)==(7) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 4))&amp;31) &amp; 0 )) || (((( 9*32+ 4))&gt;&gt;5)==(8) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 4))&amp;31) &amp; 0 )) || (((( 9*32+ 4))&gt;&gt;5)==(9) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 4))&amp;31) &amp; 0 )) || (((( 9*32+ 4))&gt;&gt;5)==(10) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 4))&amp;31) &amp; 0 )) || (((( 9*32+ 4))&gt;&gt;5)==(11) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 4))&amp;31) &amp; 0 )) || (((( 9*32+ 4))&gt;&gt;5)==(12) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 4))&amp;31) &amp; 0 )) || (((( 9*32+ 4))&gt;&gt;5)==(13) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 4))&amp;31) &amp; 0 )) || (((( 9*32+ 4))&gt;&gt;5)==(14) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 4))&amp;31) &amp; 0 )) || (((( 9*32+ 4))&gt;&gt;5)==(15) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 4))&amp;31) &amp; 0 )) || (((( 9*32+ 4))&gt;&gt;5)==(16) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 4))&amp;31) &amp; (0) )) || (((( 9*32+ 4))&gt;&gt;5)==(17) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 4))&amp;31) &amp; 0 )) || (((( 9*32+ 4))&gt;&gt;5)==(18) &amp;&amp; (1UL&lt;&lt;((( 9*32+ 4))&amp;31) &amp; 0 )) || (sizeof(struct { int:(-!!(19 != 19)); })) || (sizeof(struct { int:(-!!(19 != 19)); }))) ? 1 : (__builtin_constant_p((( 9*32+ 4))) ? constant_test_bit((( 9*32+ 4)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability))) : variable_test_bit((( 9*32+ 4)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability)))))" data-ref="_M/boot_cpu_has">boot_cpu_has</a>(<a class="macro" href="../../include/asm/cpufeatures.h.html#238" title="( 9*32+ 4)" data-ref="_M/X86_FEATURE_HLE">X86_FEATURE_HLE</a>) ||</td></tr>
<tr><th id="266">266</th><td>			   <a class="macro" href="../../include/asm/cpufeature.h.html#129" title="(__builtin_constant_p(( 9*32+11)) &amp;&amp; ( (((( 9*32+11))&gt;&gt;5)==(0) &amp;&amp; (1UL&lt;&lt;((( 9*32+11))&amp;31) &amp; ((1&lt;&lt;(( 0*32+ 0) &amp; 31))|(1&lt;&lt;(( 0*32+ 3)) &amp; 31)|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|(1&lt;&lt;(( 0*32+13)) &amp; 31)|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31))) )) || (((( 9*32+11))&gt;&gt;5)==(1) &amp;&amp; (1UL&lt;&lt;((( 9*32+11))&amp;31) &amp; ((1&lt;&lt;(( 1*32+29) &amp; 31))|0) )) || (((( 9*32+11))&gt;&gt;5)==(2) &amp;&amp; (1UL&lt;&lt;((( 9*32+11))&amp;31) &amp; 0 )) || (((( 9*32+11))&gt;&gt;5)==(3) &amp;&amp; (1UL&lt;&lt;((( 9*32+11))&amp;31) &amp; ((1&lt;&lt;(( 3*32+20) &amp; 31))) )) || (((( 9*32+11))&gt;&gt;5)==(4) &amp;&amp; (1UL&lt;&lt;((( 9*32+11))&amp;31) &amp; (0) )) || (((( 9*32+11))&gt;&gt;5)==(5) &amp;&amp; (1UL&lt;&lt;((( 9*32+11))&amp;31) &amp; 0 )) || (((( 9*32+11))&gt;&gt;5)==(6) &amp;&amp; (1UL&lt;&lt;((( 9*32+11))&amp;31) &amp; 0 )) || (((( 9*32+11))&gt;&gt;5)==(7) &amp;&amp; (1UL&lt;&lt;((( 9*32+11))&amp;31) &amp; 0 )) || (((( 9*32+11))&gt;&gt;5)==(8) &amp;&amp; (1UL&lt;&lt;((( 9*32+11))&amp;31) &amp; 0 )) || (((( 9*32+11))&gt;&gt;5)==(9) &amp;&amp; (1UL&lt;&lt;((( 9*32+11))&amp;31) &amp; 0 )) || (((( 9*32+11))&gt;&gt;5)==(10) &amp;&amp; (1UL&lt;&lt;((( 9*32+11))&amp;31) &amp; 0 )) || (((( 9*32+11))&gt;&gt;5)==(11) &amp;&amp; (1UL&lt;&lt;((( 9*32+11))&amp;31) &amp; 0 )) || (((( 9*32+11))&gt;&gt;5)==(12) &amp;&amp; (1UL&lt;&lt;((( 9*32+11))&amp;31) &amp; 0 )) || (((( 9*32+11))&gt;&gt;5)==(13) &amp;&amp; (1UL&lt;&lt;((( 9*32+11))&amp;31) &amp; 0 )) || (((( 9*32+11))&gt;&gt;5)==(14) &amp;&amp; (1UL&lt;&lt;((( 9*32+11))&amp;31) &amp; 0 )) || (((( 9*32+11))&gt;&gt;5)==(15) &amp;&amp; (1UL&lt;&lt;((( 9*32+11))&amp;31) &amp; 0 )) || (((( 9*32+11))&gt;&gt;5)==(16) &amp;&amp; (1UL&lt;&lt;((( 9*32+11))&amp;31) &amp; (0) )) || (((( 9*32+11))&gt;&gt;5)==(17) &amp;&amp; (1UL&lt;&lt;((( 9*32+11))&amp;31) &amp; 0 )) || (((( 9*32+11))&gt;&gt;5)==(18) &amp;&amp; (1UL&lt;&lt;((( 9*32+11))&amp;31) &amp; 0 )) || (sizeof(struct { int:(-!!(19 != 19)); })) || (sizeof(struct { int:(-!!(19 != 19)); }))) ? 1 : (__builtin_constant_p((( 9*32+11))) ? constant_test_bit((( 9*32+11)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability))) : variable_test_bit((( 9*32+11)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability)))))" data-ref="_M/boot_cpu_has">boot_cpu_has</a>(<a class="macro" href="../../include/asm/cpufeatures.h.html#244" title="( 9*32+11)" data-ref="_M/X86_FEATURE_RTM">X86_FEATURE_RTM</a>);</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>	<b>return</b> !<a class="local col2 ref" href="#12tsx_support" title='tsx_support' data-ref="12tsx_support">tsx_support</a> &amp;&amp; (<a class="tu ref" href="#lbr_desc" title='lbr_desc' data-use='r' data-ref="lbr_desc">lbr_desc</a>[<a class="local col1 ref" href="#11lbr_format" title='lbr_format' data-ref="11lbr_format">lbr_format</a>] &amp; <a class="enum" href="#LBR_TSX" title='LBR_TSX' data-ref="LBR_TSX">LBR_TSX</a>);</td></tr>
<tr><th id="269">269</th><td>}</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td><a class="macro" href="../../../../include/linux/jump_label.h.html#297" title="struct static_key_false lbr_from_quirk_key = (struct static_key_false){ .key = { .enabled = { (0) } }, }" data-ref="_M/DEFINE_STATIC_KEY_FALSE">DEFINE_STATIC_KEY_FALSE</a>(<dfn class="decl def" id="lbr_from_quirk_key" title='lbr_from_quirk_key' data-ref="lbr_from_quirk_key">lbr_from_quirk_key</dfn>);</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><i>/* If quirk is enabled, ensure sign extension is 63 bits: */</i></td></tr>
<tr><th id="274">274</th><td><a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl def fn" id="lbr_from_signext_quirk_wr" title='lbr_from_signext_quirk_wr' data-ref="lbr_from_signext_quirk_wr">lbr_from_signext_quirk_wr</dfn>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col3 decl" id="13val" title='val' data-type='u64' data-ref="13val">val</dfn>)</td></tr>
<tr><th id="275">275</th><td>{</td></tr>
<tr><th id="276">276</th><td>	<b>if</b> (<a class="macro" href="../../../../include/linux/jump_label.h.html#409" title="__builtin_expect(!!(({ if (!__builtin_types_compatible_p(typeof(*&amp;(&amp;lbr_from_quirk_key)-&gt;key), struct static_key) &amp;&amp; !__builtin_types_compatible_p(typeof(*&amp;(&amp;lbr_from_quirk_key)-&gt;key), struct static_key_true) &amp;&amp; !__builtin_types_compatible_p(typeof(*&amp;(&amp;lbr_from_quirk_key)-&gt;key), struct static_key_false)) ____wrong_branch_error(); static_key_count((struct static_key *)&amp;(&amp;lbr_from_quirk_key)-&gt;key) &gt; 0; })), 0)" data-ref="_M/static_branch_unlikely">static_branch_unlikely</a>(&amp;<a class="ref" href="#271" title='lbr_from_quirk_key' data-ref="lbr_from_quirk_key">lbr_from_quirk_key</a>)) {</td></tr>
<tr><th id="277">277</th><td>		<i>/*</i></td></tr>
<tr><th id="278">278</th><td><i>		 * Sign extend into bits 61:62 while preserving bit 63.</i></td></tr>
<tr><th id="279">279</th><td><i>		 *</i></td></tr>
<tr><th id="280">280</th><td><i>		 * Quirk is enabled when TSX is disabled. Therefore TSX bits</i></td></tr>
<tr><th id="281">281</th><td><i>		 * in val are always OFF and must be changed to be sign</i></td></tr>
<tr><th id="282">282</th><td><i>		 * extension bits. Since bits 59:60 are guaranteed to be</i></td></tr>
<tr><th id="283">283</th><td><i>		 * part of the sign extension bits, we can just copy them</i></td></tr>
<tr><th id="284">284</th><td><i>		 * to 61:62.</i></td></tr>
<tr><th id="285">285</th><td><i>		 */</i></td></tr>
<tr><th id="286">286</th><td>		<a class="local col3 ref" href="#13val" title='val' data-ref="13val">val</a> |= (<a class="macro" href="#85" title="((1ULL &lt;&lt; (60)) | (1ULL &lt;&lt; (59)))" data-ref="_M/LBR_FROM_SIGNEXT_2MSB">LBR_FROM_SIGNEXT_2MSB</a> &amp; <a class="local col3 ref" href="#13val" title='val' data-ref="13val">val</a>) &lt;&lt; <var>2</var>;</td></tr>
<tr><th id="287">287</th><td>	}</td></tr>
<tr><th id="288">288</th><td>	<b>return</b> <a class="local col3 ref" href="#13val" title='val' data-ref="13val">val</a>;</td></tr>
<tr><th id="289">289</th><td>}</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td><i  data-doc="lbr_from_signext_quirk_rd">/*</i></td></tr>
<tr><th id="292">292</th><td><i  data-doc="lbr_from_signext_quirk_rd"> * If quirk is needed, ensure sign extension is 61 bits:</i></td></tr>
<tr><th id="293">293</th><td><i  data-doc="lbr_from_signext_quirk_rd"> */</i></td></tr>
<tr><th id="294">294</th><td><em>static</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="tu decl def fn" id="lbr_from_signext_quirk_rd" title='lbr_from_signext_quirk_rd' data-type='u64 lbr_from_signext_quirk_rd(u64 val)' data-ref="lbr_from_signext_quirk_rd">lbr_from_signext_quirk_rd</dfn>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col4 decl" id="14val" title='val' data-type='u64' data-ref="14val">val</dfn>)</td></tr>
<tr><th id="295">295</th><td>{</td></tr>
<tr><th id="296">296</th><td>	<b>if</b> (<a class="macro" href="../../../../include/linux/jump_label.h.html#409" title="__builtin_expect(!!(({ if (!__builtin_types_compatible_p(typeof(*&amp;(&amp;lbr_from_quirk_key)-&gt;key), struct static_key) &amp;&amp; !__builtin_types_compatible_p(typeof(*&amp;(&amp;lbr_from_quirk_key)-&gt;key), struct static_key_true) &amp;&amp; !__builtin_types_compatible_p(typeof(*&amp;(&amp;lbr_from_quirk_key)-&gt;key), struct static_key_false)) ____wrong_branch_error(); static_key_count((struct static_key *)&amp;(&amp;lbr_from_quirk_key)-&gt;key) &gt; 0; })), 0)" data-ref="_M/static_branch_unlikely">static_branch_unlikely</a>(&amp;<a class="ref" href="#271" title='lbr_from_quirk_key' data-ref="lbr_from_quirk_key">lbr_from_quirk_key</a>)) {</td></tr>
<tr><th id="297">297</th><td>		<i>/*</i></td></tr>
<tr><th id="298">298</th><td><i>		 * Quirk is on when TSX is not enabled. Therefore TSX</i></td></tr>
<tr><th id="299">299</th><td><i>		 * flags must be read as OFF.</i></td></tr>
<tr><th id="300">300</th><td><i>		 */</i></td></tr>
<tr><th id="301">301</th><td>		<a class="local col4 ref" href="#14val" title='val' data-ref="14val">val</a> &amp;= ~(<a class="macro" href="#82" title="(1ULL &lt;&lt; (62))" data-ref="_M/LBR_FROM_FLAG_IN_TX">LBR_FROM_FLAG_IN_TX</a> | <a class="macro" href="#83" title="(1ULL &lt;&lt; (61))" data-ref="_M/LBR_FROM_FLAG_ABORT">LBR_FROM_FLAG_ABORT</a>);</td></tr>
<tr><th id="302">302</th><td>	}</td></tr>
<tr><th id="303">303</th><td>	<b>return</b> <a class="local col4 ref" href="#14val" title='val' data-ref="14val">val</a>;</td></tr>
<tr><th id="304">304</th><td>}</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="tu decl def fn" id="wrlbr_from" title='wrlbr_from' data-type='void wrlbr_from(unsigned int idx, u64 val)' data-ref="wrlbr_from">wrlbr_from</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col5 decl" id="15idx" title='idx' data-type='unsigned int' data-ref="15idx">idx</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col6 decl" id="16val" title='val' data-type='u64' data-ref="16val">val</dfn>)</td></tr>
<tr><th id="307">307</th><td>{</td></tr>
<tr><th id="308">308</th><td>	<a class="local col6 ref" href="#16val" title='val' data-ref="16val">val</a> = <a class="ref fn" href="#lbr_from_signext_quirk_wr" title='lbr_from_signext_quirk_wr' data-ref="lbr_from_signext_quirk_wr">lbr_from_signext_quirk_wr</a>(<a class="local col6 ref" href="#16val" title='val' data-ref="16val">val</a>);</td></tr>
<tr><th id="309">309</th><td>	<a class="ref fn" href="../../include/asm/msr.h.html#wrmsrl" title='wrmsrl' data-ref="wrmsrl">wrmsrl</a>(<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_from" title='x86_pmu::lbr_from' data-ref="x86_pmu::lbr_from">lbr_from</a> + <a class="local col5 ref" href="#15idx" title='idx' data-ref="15idx">idx</a>, <a class="local col6 ref" href="#16val" title='val' data-ref="16val">val</a>);</td></tr>
<tr><th id="310">310</th><td>}</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="tu decl def fn" id="wrlbr_to" title='wrlbr_to' data-type='void wrlbr_to(unsigned int idx, u64 val)' data-ref="wrlbr_to">wrlbr_to</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col7 decl" id="17idx" title='idx' data-type='unsigned int' data-ref="17idx">idx</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col8 decl" id="18val" title='val' data-type='u64' data-ref="18val">val</dfn>)</td></tr>
<tr><th id="313">313</th><td>{</td></tr>
<tr><th id="314">314</th><td>	<a class="ref fn" href="../../include/asm/msr.h.html#wrmsrl" title='wrmsrl' data-ref="wrmsrl">wrmsrl</a>(<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_to" title='x86_pmu::lbr_to' data-ref="x86_pmu::lbr_to">lbr_to</a> + <a class="local col7 ref" href="#17idx" title='idx' data-ref="17idx">idx</a>, <a class="local col8 ref" href="#18val" title='val' data-ref="18val">val</a>);</td></tr>
<tr><th id="315">315</th><td>}</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="tu decl def fn" id="rdlbr_from" title='rdlbr_from' data-type='u64 rdlbr_from(unsigned int idx)' data-ref="rdlbr_from">rdlbr_from</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col9 decl" id="19idx" title='idx' data-type='unsigned int' data-ref="19idx">idx</dfn>)</td></tr>
<tr><th id="318">318</th><td>{</td></tr>
<tr><th id="319">319</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col0 decl" id="20val" title='val' data-type='u64' data-ref="20val">val</dfn>;</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>	<a class="macro" href="../../include/asm/msr.h.html#256" title="((val) = native_read_msr((x86_pmu.lbr_from + idx)))" data-ref="_M/rdmsrl">rdmsrl</a>(<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_from" title='x86_pmu::lbr_from' data-ref="x86_pmu::lbr_from">lbr_from</a> + <a class="local col9 ref" href="#19idx" title='idx' data-ref="19idx">idx</a>, <a class="local col0 ref" href="#20val" title='val' data-ref="20val">val</a>);</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td>	<b>return</b> <a class="tu ref fn" href="#lbr_from_signext_quirk_rd" title='lbr_from_signext_quirk_rd' data-use='c' data-ref="lbr_from_signext_quirk_rd">lbr_from_signext_quirk_rd</a>(<a class="local col0 ref" href="#20val" title='val' data-ref="20val">val</a>);</td></tr>
<tr><th id="324">324</th><td>}</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="tu decl def fn" id="rdlbr_to" title='rdlbr_to' data-type='u64 rdlbr_to(unsigned int idx)' data-ref="rdlbr_to">rdlbr_to</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col1 decl" id="21idx" title='idx' data-type='unsigned int' data-ref="21idx">idx</dfn>)</td></tr>
<tr><th id="327">327</th><td>{</td></tr>
<tr><th id="328">328</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col2 decl" id="22val" title='val' data-type='u64' data-ref="22val">val</dfn>;</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>	<a class="macro" href="../../include/asm/msr.h.html#256" title="((val) = native_read_msr((x86_pmu.lbr_to + idx)))" data-ref="_M/rdmsrl">rdmsrl</a>(<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_to" title='x86_pmu::lbr_to' data-ref="x86_pmu::lbr_to">lbr_to</a> + <a class="local col1 ref" href="#21idx" title='idx' data-ref="21idx">idx</a>, <a class="local col2 ref" href="#22val" title='val' data-ref="22val">val</a>);</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>	<b>return</b> <a class="local col2 ref" href="#22val" title='val' data-ref="22val">val</a>;</td></tr>
<tr><th id="333">333</th><td>}</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="__intel_pmu_lbr_restore" title='__intel_pmu_lbr_restore' data-type='void __intel_pmu_lbr_restore(struct x86_perf_task_context * task_ctx)' data-ref="__intel_pmu_lbr_restore">__intel_pmu_lbr_restore</dfn>(<b>struct</b> <a class="type" href="../perf_event.h.html#x86_perf_task_context" title='x86_perf_task_context' data-ref="x86_perf_task_context">x86_perf_task_context</a> *<dfn class="local col3 decl" id="23task_ctx" title='task_ctx' data-type='struct x86_perf_task_context *' data-ref="23task_ctx">task_ctx</dfn>)</td></tr>
<tr><th id="336">336</th><td>{</td></tr>
<tr><th id="337">337</th><td>	<em>int</em> <dfn class="local col4 decl" id="24i" title='i' data-type='int' data-ref="24i">i</dfn>;</td></tr>
<tr><th id="338">338</th><td>	<em>unsigned</em> <dfn class="local col5 decl" id="25lbr_idx" title='lbr_idx' data-type='unsigned int' data-ref="25lbr_idx">lbr_idx</dfn>, <dfn class="local col6 decl" id="26mask" title='mask' data-type='unsigned int' data-ref="26mask">mask</dfn>;</td></tr>
<tr><th id="339">339</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col7 decl" id="27tos" title='tos' data-type='u64' data-ref="27tos">tos</dfn>;</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>	<b>if</b> (<a class="local col3 ref" href="#23task_ctx" title='task_ctx' data-ref="23task_ctx">task_ctx</a>-&gt;<a class="ref field" href="../perf_event.h.html#x86_perf_task_context::lbr_callstack_users" title='x86_perf_task_context::lbr_callstack_users' data-ref="x86_perf_task_context::lbr_callstack_users">lbr_callstack_users</a> == <var>0</var> ||</td></tr>
<tr><th id="342">342</th><td>	    <a class="local col3 ref" href="#23task_ctx" title='task_ctx' data-ref="23task_ctx">task_ctx</a>-&gt;<a class="ref field" href="../perf_event.h.html#x86_perf_task_context::lbr_stack_state" title='x86_perf_task_context::lbr_stack_state' data-ref="x86_perf_task_context::lbr_stack_state">lbr_stack_state</a> == <a class="enum" href="#LBR_NONE" title='LBR_NONE' data-ref="LBR_NONE">LBR_NONE</a>) {</td></tr>
<tr><th id="343">343</th><td>		<a class="ref fn" href="#intel_pmu_lbr_reset" title='intel_pmu_lbr_reset' data-ref="intel_pmu_lbr_reset">intel_pmu_lbr_reset</a>();</td></tr>
<tr><th id="344">344</th><td>		<b>return</b>;</td></tr>
<tr><th id="345">345</th><td>	}</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td>	<a class="local col6 ref" href="#26mask" title='mask' data-ref="26mask">mask</a> = <a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_nr" title='x86_pmu::lbr_nr' data-ref="x86_pmu::lbr_nr">lbr_nr</a> - <var>1</var>;</td></tr>
<tr><th id="348">348</th><td>	<a class="local col7 ref" href="#27tos" title='tos' data-ref="27tos">tos</a> = <a class="local col3 ref" href="#23task_ctx" title='task_ctx' data-ref="23task_ctx">task_ctx</a>-&gt;<a class="ref field" href="../perf_event.h.html#x86_perf_task_context::tos" title='x86_perf_task_context::tos' data-ref="x86_perf_task_context::tos">tos</a>;</td></tr>
<tr><th id="349">349</th><td>	<b>for</b> (<a class="local col4 ref" href="#24i" title='i' data-ref="24i">i</a> = <var>0</var>; <a class="local col4 ref" href="#24i" title='i' data-ref="24i">i</a> &lt; <a class="local col7 ref" href="#27tos" title='tos' data-ref="27tos">tos</a>; <a class="local col4 ref" href="#24i" title='i' data-ref="24i">i</a>++) {</td></tr>
<tr><th id="350">350</th><td>		<a class="local col5 ref" href="#25lbr_idx" title='lbr_idx' data-ref="25lbr_idx">lbr_idx</a> = (<a class="local col7 ref" href="#27tos" title='tos' data-ref="27tos">tos</a> - <a class="local col4 ref" href="#24i" title='i' data-ref="24i">i</a>) &amp; <a class="local col6 ref" href="#26mask" title='mask' data-ref="26mask">mask</a>;</td></tr>
<tr><th id="351">351</th><td>		<a class="tu ref fn" href="#wrlbr_from" title='wrlbr_from' data-use='c' data-ref="wrlbr_from">wrlbr_from</a>(<a class="local col5 ref" href="#25lbr_idx" title='lbr_idx' data-ref="25lbr_idx">lbr_idx</a>, <a class="local col3 ref" href="#23task_ctx" title='task_ctx' data-ref="23task_ctx">task_ctx</a>-&gt;<a class="ref field" href="../perf_event.h.html#x86_perf_task_context::lbr_from" title='x86_perf_task_context::lbr_from' data-ref="x86_perf_task_context::lbr_from">lbr_from</a>[<a class="local col4 ref" href="#24i" title='i' data-ref="24i">i</a>]);</td></tr>
<tr><th id="352">352</th><td>		<a class="tu ref fn" href="#wrlbr_to" title='wrlbr_to' data-use='c' data-ref="wrlbr_to">wrlbr_to</a>  (<a class="local col5 ref" href="#25lbr_idx" title='lbr_idx' data-ref="25lbr_idx">lbr_idx</a>, <a class="local col3 ref" href="#23task_ctx" title='task_ctx' data-ref="23task_ctx">task_ctx</a>-&gt;<a class="ref field" href="../perf_event.h.html#x86_perf_task_context::lbr_to" title='x86_perf_task_context::lbr_to' data-ref="x86_perf_task_context::lbr_to">lbr_to</a>[<a class="local col4 ref" href="#24i" title='i' data-ref="24i">i</a>]);</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>		<b>if</b> (<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::intel_cap" title='x86_pmu::intel_cap' data-ref="x86_pmu::intel_cap">intel_cap</a>.<a class="ref field" href="../perf_event.h.html#perf_capabilities::(anonymous)::lbr_format" title='perf_capabilities::(anonymous struct)::lbr_format' data-ref="perf_capabilities::(anonymous)::lbr_format">lbr_format</a> == <a class="enum" href="#LBR_FORMAT_INFO" title='LBR_FORMAT_INFO' data-ref="LBR_FORMAT_INFO">LBR_FORMAT_INFO</a>)</td></tr>
<tr><th id="355">355</th><td>			<a class="ref fn" href="../../include/asm/msr.h.html#wrmsrl" title='wrmsrl' data-ref="wrmsrl">wrmsrl</a>(<a class="macro" href="../../include/asm/msr-index.h.html#104" title="0x00000dc0" data-ref="_M/MSR_LBR_INFO_0">MSR_LBR_INFO_0</a> + <a class="local col5 ref" href="#25lbr_idx" title='lbr_idx' data-ref="25lbr_idx">lbr_idx</a>, <a class="local col3 ref" href="#23task_ctx" title='task_ctx' data-ref="23task_ctx">task_ctx</a>-&gt;<a class="ref field" href="../perf_event.h.html#x86_perf_task_context::lbr_info" title='x86_perf_task_context::lbr_info' data-ref="x86_perf_task_context::lbr_info">lbr_info</a>[<a class="local col4 ref" href="#24i" title='i' data-ref="24i">i</a>]);</td></tr>
<tr><th id="356">356</th><td>	}</td></tr>
<tr><th id="357">357</th><td>	<a class="ref fn" href="../../include/asm/msr.h.html#wrmsrl" title='wrmsrl' data-ref="wrmsrl">wrmsrl</a>(<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_tos" title='x86_pmu::lbr_tos' data-ref="x86_pmu::lbr_tos">lbr_tos</a>, <a class="local col7 ref" href="#27tos" title='tos' data-ref="27tos">tos</a>);</td></tr>
<tr><th id="358">358</th><td>	<a class="local col3 ref" href="#23task_ctx" title='task_ctx' data-ref="23task_ctx">task_ctx</a>-&gt;<a class="ref field" href="../perf_event.h.html#x86_perf_task_context::lbr_stack_state" title='x86_perf_task_context::lbr_stack_state' data-ref="x86_perf_task_context::lbr_stack_state">lbr_stack_state</a> = <a class="enum" href="#LBR_NONE" title='LBR_NONE' data-ref="LBR_NONE">LBR_NONE</a>;</td></tr>
<tr><th id="359">359</th><td>}</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="__intel_pmu_lbr_save" title='__intel_pmu_lbr_save' data-type='void __intel_pmu_lbr_save(struct x86_perf_task_context * task_ctx)' data-ref="__intel_pmu_lbr_save">__intel_pmu_lbr_save</dfn>(<b>struct</b> <a class="type" href="../perf_event.h.html#x86_perf_task_context" title='x86_perf_task_context' data-ref="x86_perf_task_context">x86_perf_task_context</a> *<dfn class="local col8 decl" id="28task_ctx" title='task_ctx' data-type='struct x86_perf_task_context *' data-ref="28task_ctx">task_ctx</dfn>)</td></tr>
<tr><th id="362">362</th><td>{</td></tr>
<tr><th id="363">363</th><td>	<em>unsigned</em> <dfn class="local col9 decl" id="29lbr_idx" title='lbr_idx' data-type='unsigned int' data-ref="29lbr_idx">lbr_idx</dfn>, <dfn class="local col0 decl" id="30mask" title='mask' data-type='unsigned int' data-ref="30mask">mask</dfn>;</td></tr>
<tr><th id="364">364</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col1 decl" id="31tos" title='tos' data-type='u64' data-ref="31tos">tos</dfn>;</td></tr>
<tr><th id="365">365</th><td>	<em>int</em> <dfn class="local col2 decl" id="32i" title='i' data-type='int' data-ref="32i">i</dfn>;</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>	<b>if</b> (<a class="local col8 ref" href="#28task_ctx" title='task_ctx' data-ref="28task_ctx">task_ctx</a>-&gt;<a class="ref field" href="../perf_event.h.html#x86_perf_task_context::lbr_callstack_users" title='x86_perf_task_context::lbr_callstack_users' data-ref="x86_perf_task_context::lbr_callstack_users">lbr_callstack_users</a> == <var>0</var>) {</td></tr>
<tr><th id="368">368</th><td>		<a class="local col8 ref" href="#28task_ctx" title='task_ctx' data-ref="28task_ctx">task_ctx</a>-&gt;<a class="ref field" href="../perf_event.h.html#x86_perf_task_context::lbr_stack_state" title='x86_perf_task_context::lbr_stack_state' data-ref="x86_perf_task_context::lbr_stack_state">lbr_stack_state</a> = <a class="enum" href="#LBR_NONE" title='LBR_NONE' data-ref="LBR_NONE">LBR_NONE</a>;</td></tr>
<tr><th id="369">369</th><td>		<b>return</b>;</td></tr>
<tr><th id="370">370</th><td>	}</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>	<a class="local col0 ref" href="#30mask" title='mask' data-ref="30mask">mask</a> = <a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_nr" title='x86_pmu::lbr_nr' data-ref="x86_pmu::lbr_nr">lbr_nr</a> - <var>1</var>;</td></tr>
<tr><th id="373">373</th><td>	<a class="local col1 ref" href="#31tos" title='tos' data-ref="31tos">tos</a> = <a class="tu ref fn" href="#intel_pmu_lbr_tos" title='intel_pmu_lbr_tos' data-use='c' data-ref="intel_pmu_lbr_tos">intel_pmu_lbr_tos</a>();</td></tr>
<tr><th id="374">374</th><td>	<b>for</b> (<a class="local col2 ref" href="#32i" title='i' data-ref="32i">i</a> = <var>0</var>; <a class="local col2 ref" href="#32i" title='i' data-ref="32i">i</a> &lt; <a class="local col1 ref" href="#31tos" title='tos' data-ref="31tos">tos</a>; <a class="local col2 ref" href="#32i" title='i' data-ref="32i">i</a>++) {</td></tr>
<tr><th id="375">375</th><td>		<a class="local col9 ref" href="#29lbr_idx" title='lbr_idx' data-ref="29lbr_idx">lbr_idx</a> = (<a class="local col1 ref" href="#31tos" title='tos' data-ref="31tos">tos</a> - <a class="local col2 ref" href="#32i" title='i' data-ref="32i">i</a>) &amp; <a class="local col0 ref" href="#30mask" title='mask' data-ref="30mask">mask</a>;</td></tr>
<tr><th id="376">376</th><td>		<a class="local col8 ref" href="#28task_ctx" title='task_ctx' data-ref="28task_ctx">task_ctx</a>-&gt;<a class="ref field" href="../perf_event.h.html#x86_perf_task_context::lbr_from" title='x86_perf_task_context::lbr_from' data-ref="x86_perf_task_context::lbr_from">lbr_from</a>[<a class="local col2 ref" href="#32i" title='i' data-ref="32i">i</a>] = <a class="tu ref fn" href="#rdlbr_from" title='rdlbr_from' data-use='c' data-ref="rdlbr_from">rdlbr_from</a>(<a class="local col9 ref" href="#29lbr_idx" title='lbr_idx' data-ref="29lbr_idx">lbr_idx</a>);</td></tr>
<tr><th id="377">377</th><td>		<a class="local col8 ref" href="#28task_ctx" title='task_ctx' data-ref="28task_ctx">task_ctx</a>-&gt;<a class="ref field" href="../perf_event.h.html#x86_perf_task_context::lbr_to" title='x86_perf_task_context::lbr_to' data-ref="x86_perf_task_context::lbr_to">lbr_to</a>[<a class="local col2 ref" href="#32i" title='i' data-ref="32i">i</a>]   = <a class="tu ref fn" href="#rdlbr_to" title='rdlbr_to' data-use='c' data-ref="rdlbr_to">rdlbr_to</a>(<a class="local col9 ref" href="#29lbr_idx" title='lbr_idx' data-ref="29lbr_idx">lbr_idx</a>);</td></tr>
<tr><th id="378">378</th><td>		<b>if</b> (<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::intel_cap" title='x86_pmu::intel_cap' data-ref="x86_pmu::intel_cap">intel_cap</a>.<a class="ref field" href="../perf_event.h.html#perf_capabilities::(anonymous)::lbr_format" title='perf_capabilities::(anonymous struct)::lbr_format' data-ref="perf_capabilities::(anonymous)::lbr_format">lbr_format</a> == <a class="enum" href="#LBR_FORMAT_INFO" title='LBR_FORMAT_INFO' data-ref="LBR_FORMAT_INFO">LBR_FORMAT_INFO</a>)</td></tr>
<tr><th id="379">379</th><td>			<a class="macro" href="../../include/asm/msr.h.html#256" title="((task_ctx-&gt;lbr_info[i]) = native_read_msr((0x00000dc0 + lbr_idx)))" data-ref="_M/rdmsrl">rdmsrl</a>(<a class="macro" href="../../include/asm/msr-index.h.html#104" title="0x00000dc0" data-ref="_M/MSR_LBR_INFO_0">MSR_LBR_INFO_0</a> + <a class="local col9 ref" href="#29lbr_idx" title='lbr_idx' data-ref="29lbr_idx">lbr_idx</a>, <a class="local col8 ref" href="#28task_ctx" title='task_ctx' data-ref="28task_ctx">task_ctx</a>-&gt;<a class="ref field" href="../perf_event.h.html#x86_perf_task_context::lbr_info" title='x86_perf_task_context::lbr_info' data-ref="x86_perf_task_context::lbr_info">lbr_info</a>[<a class="local col2 ref" href="#32i" title='i' data-ref="32i">i</a>]);</td></tr>
<tr><th id="380">380</th><td>	}</td></tr>
<tr><th id="381">381</th><td>	<a class="local col8 ref" href="#28task_ctx" title='task_ctx' data-ref="28task_ctx">task_ctx</a>-&gt;<a class="ref field" href="../perf_event.h.html#x86_perf_task_context::tos" title='x86_perf_task_context::tos' data-ref="x86_perf_task_context::tos">tos</a> = <a class="local col1 ref" href="#31tos" title='tos' data-ref="31tos">tos</a>;</td></tr>
<tr><th id="382">382</th><td>	<a class="local col8 ref" href="#28task_ctx" title='task_ctx' data-ref="28task_ctx">task_ctx</a>-&gt;<a class="ref field" href="../perf_event.h.html#x86_perf_task_context::lbr_stack_state" title='x86_perf_task_context::lbr_stack_state' data-ref="x86_perf_task_context::lbr_stack_state">lbr_stack_state</a> = <a class="enum" href="#LBR_VALID" title='LBR_VALID' data-ref="LBR_VALID">LBR_VALID</a>;</td></tr>
<tr><th id="383">383</th><td>}</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><em>void</em> <dfn class="decl def fn" id="intel_pmu_lbr_sched_task" title='intel_pmu_lbr_sched_task' data-ref="intel_pmu_lbr_sched_task">intel_pmu_lbr_sched_task</dfn>(<b>struct</b> <a class="type" href="../../../../include/linux/perf_event.h.html#perf_event_context" title='perf_event_context' data-ref="perf_event_context">perf_event_context</a> *<dfn class="local col3 decl" id="33ctx" title='ctx' data-type='struct perf_event_context *' data-ref="33ctx">ctx</dfn>, <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="local col4 decl" id="34sched_in" title='sched_in' data-type='bool' data-ref="34sched_in">sched_in</dfn>)</td></tr>
<tr><th id="386">386</th><td>{</td></tr>
<tr><th id="387">387</th><td>	<b>struct</b> <a class="type" href="../perf_event.h.html#cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a> *<dfn class="local col5 decl" id="35cpuc" title='cpuc' data-type='struct cpu_hw_events *' data-ref="35cpuc">cpuc</dfn> = <a class="macro" href="../../../../include/linux/percpu-defs.h.html#239" title="({ do { const void *__vpp_verify = (typeof((&amp;cpu_hw_events) + 0))((void *)0); (void)__vpp_verify; } while (0); ({ unsigned long tcp_ptr__; asm volatile(&quot;add &quot; &quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot; &quot;, %0&quot; : &quot;=r&quot; (tcp_ptr__) : &quot;m&quot; (this_cpu_off), &quot;0&quot; (&amp;cpu_hw_events)); (typeof(*(&amp;cpu_hw_events)) *)tcp_ptr__; }); })" data-ref="_M/this_cpu_ptr">this_cpu_ptr</a>(&amp;<a class="ref" href="../perf_event.h.html#703" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a>);</td></tr>
<tr><th id="388">388</th><td>	<b>struct</b> <a class="type" href="../perf_event.h.html#x86_perf_task_context" title='x86_perf_task_context' data-ref="x86_perf_task_context">x86_perf_task_context</a> *<dfn class="local col6 decl" id="36task_ctx" title='task_ctx' data-type='struct x86_perf_task_context *' data-ref="36task_ctx">task_ctx</dfn>;</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>	<b>if</b> (!<a class="local col5 ref" href="#35cpuc" title='cpuc' data-ref="35cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_users" title='cpu_hw_events::lbr_users' data-ref="cpu_hw_events::lbr_users">lbr_users</a>)</td></tr>
<tr><th id="391">391</th><td>		<b>return</b>;</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>	<i>/*</i></td></tr>
<tr><th id="394">394</th><td><i>	 * If LBR callstack feature is enabled and the stack was saved when</i></td></tr>
<tr><th id="395">395</th><td><i>	 * the task was scheduled out, restore the stack. Otherwise flush</i></td></tr>
<tr><th id="396">396</th><td><i>	 * the LBR stack.</i></td></tr>
<tr><th id="397">397</th><td><i>	 */</i></td></tr>
<tr><th id="398">398</th><td>	<a class="local col6 ref" href="#36task_ctx" title='task_ctx' data-ref="36task_ctx">task_ctx</a> = <a class="local col3 ref" href="#33ctx" title='ctx' data-ref="33ctx">ctx</a> ? <a class="local col3 ref" href="#33ctx" title='ctx' data-ref="33ctx">ctx</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event_context::task_ctx_data" title='perf_event_context::task_ctx_data' data-ref="perf_event_context::task_ctx_data">task_ctx_data</a> : <a class="macro" href="../../../../include/linux/stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>;</td></tr>
<tr><th id="399">399</th><td>	<b>if</b> (<a class="local col6 ref" href="#36task_ctx" title='task_ctx' data-ref="36task_ctx">task_ctx</a>) {</td></tr>
<tr><th id="400">400</th><td>		<b>if</b> (<a class="local col4 ref" href="#34sched_in" title='sched_in' data-ref="34sched_in">sched_in</a>)</td></tr>
<tr><th id="401">401</th><td>			<a class="tu ref fn" href="#__intel_pmu_lbr_restore" title='__intel_pmu_lbr_restore' data-use='c' data-ref="__intel_pmu_lbr_restore">__intel_pmu_lbr_restore</a>(<a class="local col6 ref" href="#36task_ctx" title='task_ctx' data-ref="36task_ctx">task_ctx</a>);</td></tr>
<tr><th id="402">402</th><td>		<b>else</b></td></tr>
<tr><th id="403">403</th><td>			<a class="tu ref fn" href="#__intel_pmu_lbr_save" title='__intel_pmu_lbr_save' data-use='c' data-ref="__intel_pmu_lbr_save">__intel_pmu_lbr_save</a>(<a class="local col6 ref" href="#36task_ctx" title='task_ctx' data-ref="36task_ctx">task_ctx</a>);</td></tr>
<tr><th id="404">404</th><td>		<b>return</b>;</td></tr>
<tr><th id="405">405</th><td>	}</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>	<i>/*</i></td></tr>
<tr><th id="408">408</th><td><i>	 * Since a context switch can flip the address space and LBR entries</i></td></tr>
<tr><th id="409">409</th><td><i>	 * are not tagged with an identifier, we need to wipe the LBR, even for</i></td></tr>
<tr><th id="410">410</th><td><i>	 * per-cpu events. You simply cannot resolve the branches from the old</i></td></tr>
<tr><th id="411">411</th><td><i>	 * address space.</i></td></tr>
<tr><th id="412">412</th><td><i>	 */</i></td></tr>
<tr><th id="413">413</th><td>	<b>if</b> (<a class="local col4 ref" href="#34sched_in" title='sched_in' data-ref="34sched_in">sched_in</a>)</td></tr>
<tr><th id="414">414</th><td>		<a class="ref fn" href="#intel_pmu_lbr_reset" title='intel_pmu_lbr_reset' data-ref="intel_pmu_lbr_reset">intel_pmu_lbr_reset</a>();</td></tr>
<tr><th id="415">415</th><td>}</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="tu decl def fn" id="branch_user_callstack" title='branch_user_callstack' data-type='bool branch_user_callstack(unsigned int br_sel)' data-ref="branch_user_callstack">branch_user_callstack</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="37br_sel" title='br_sel' data-type='unsigned int' data-ref="37br_sel">br_sel</dfn>)</td></tr>
<tr><th id="418">418</th><td>{</td></tr>
<tr><th id="419">419</th><td>	<b>return</b> (<a class="local col7 ref" href="#37br_sel" title='br_sel' data-ref="37br_sel">br_sel</a> &amp; <a class="enum" href="#X86_BR_USER" title='X86_BR_USER' data-ref="X86_BR_USER">X86_BR_USER</a>) &amp;&amp; (<a class="local col7 ref" href="#37br_sel" title='br_sel' data-ref="37br_sel">br_sel</a> &amp; <a class="enum" href="#X86_BR_CALL_STACK" title='X86_BR_CALL_STACK' data-ref="X86_BR_CALL_STACK">X86_BR_CALL_STACK</a>);</td></tr>
<tr><th id="420">420</th><td>}</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td><em>void</em> <dfn class="decl def fn" id="intel_pmu_lbr_add" title='intel_pmu_lbr_add' data-ref="intel_pmu_lbr_add">intel_pmu_lbr_add</dfn>(<b>struct</b> <a class="type" href="../../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col8 decl" id="38event" title='event' data-type='struct perf_event *' data-ref="38event">event</dfn>)</td></tr>
<tr><th id="423">423</th><td>{</td></tr>
<tr><th id="424">424</th><td>	<b>struct</b> <a class="type" href="../perf_event.h.html#cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a> *<dfn class="local col9 decl" id="39cpuc" title='cpuc' data-type='struct cpu_hw_events *' data-ref="39cpuc">cpuc</dfn> = <a class="macro" href="../../../../include/linux/percpu-defs.h.html#239" title="({ do { const void *__vpp_verify = (typeof((&amp;cpu_hw_events) + 0))((void *)0); (void)__vpp_verify; } while (0); ({ unsigned long tcp_ptr__; asm volatile(&quot;add &quot; &quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot; &quot;, %0&quot; : &quot;=r&quot; (tcp_ptr__) : &quot;m&quot; (this_cpu_off), &quot;0&quot; (&amp;cpu_hw_events)); (typeof(*(&amp;cpu_hw_events)) *)tcp_ptr__; }); })" data-ref="_M/this_cpu_ptr">this_cpu_ptr</a>(&amp;<a class="ref" href="../perf_event.h.html#703" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a>);</td></tr>
<tr><th id="425">425</th><td>	<b>struct</b> <a class="type" href="../perf_event.h.html#x86_perf_task_context" title='x86_perf_task_context' data-ref="x86_perf_task_context">x86_perf_task_context</a> *<dfn class="local col0 decl" id="40task_ctx" title='task_ctx' data-type='struct x86_perf_task_context *' data-ref="40task_ctx">task_ctx</dfn>;</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td>	<b>if</b> (!<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_nr" title='x86_pmu::lbr_nr' data-ref="x86_pmu::lbr_nr">lbr_nr</a>)</td></tr>
<tr><th id="428">428</th><td>		<b>return</b>;</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td>	<a class="local col9 ref" href="#39cpuc" title='cpuc' data-ref="39cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::br_sel" title='cpu_hw_events::br_sel' data-ref="cpu_hw_events::br_sel">br_sel</a> = <a class="local col8 ref" href="#38event" title='event' data-ref="38event">event</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event::hw" title='perf_event::hw' data-ref="perf_event::hw">hw</a>.<a class="ref field" href="../../../../include/linux/perf_event.h.html#hw_perf_event::(anonymousunion)::(anonymous)::branch_reg" title='hw_perf_event::(anonymous union)::(anonymous struct)::branch_reg' data-ref="hw_perf_event::(anonymousunion)::(anonymous)::branch_reg">branch_reg</a>.<a class="ref field" href="../../../../include/linux/perf_event.h.html#hw_perf_event_extra::reg" title='hw_perf_event_extra::reg' data-ref="hw_perf_event_extra::reg">reg</a>;</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>	<b>if</b> (<a class="tu ref fn" href="#branch_user_callstack" title='branch_user_callstack' data-use='c' data-ref="branch_user_callstack">branch_user_callstack</a>(<a class="local col9 ref" href="#39cpuc" title='cpuc' data-ref="39cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::br_sel" title='cpu_hw_events::br_sel' data-ref="cpu_hw_events::br_sel">br_sel</a>) &amp;&amp; <a class="local col8 ref" href="#38event" title='event' data-ref="38event">event</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event::ctx" title='perf_event::ctx' data-ref="perf_event::ctx">ctx</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event_context::task_ctx_data" title='perf_event_context::task_ctx_data' data-ref="perf_event_context::task_ctx_data">task_ctx_data</a>) {</td></tr>
<tr><th id="433">433</th><td>		<a class="local col0 ref" href="#40task_ctx" title='task_ctx' data-ref="40task_ctx">task_ctx</a> = <a class="local col8 ref" href="#38event" title='event' data-ref="38event">event</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event::ctx" title='perf_event::ctx' data-ref="perf_event::ctx">ctx</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event_context::task_ctx_data" title='perf_event_context::task_ctx_data' data-ref="perf_event_context::task_ctx_data">task_ctx_data</a>;</td></tr>
<tr><th id="434">434</th><td>		<a class="local col0 ref" href="#40task_ctx" title='task_ctx' data-ref="40task_ctx">task_ctx</a>-&gt;<a class="ref field" href="../perf_event.h.html#x86_perf_task_context::lbr_callstack_users" title='x86_perf_task_context::lbr_callstack_users' data-ref="x86_perf_task_context::lbr_callstack_users">lbr_callstack_users</a>++;</td></tr>
<tr><th id="435">435</th><td>	}</td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td>	<i>/*</i></td></tr>
<tr><th id="438">438</th><td><i>	 * Request pmu::sched_task() callback, which will fire inside the</i></td></tr>
<tr><th id="439">439</th><td><i>	 * regular perf event scheduling, so that call will:</i></td></tr>
<tr><th id="440">440</th><td><i>	 *</i></td></tr>
<tr><th id="441">441</th><td><i>	 *  - restore or wipe; when LBR-callstack,</i></td></tr>
<tr><th id="442">442</th><td><i>	 *  - wipe; otherwise,</i></td></tr>
<tr><th id="443">443</th><td><i>	 *</i></td></tr>
<tr><th id="444">444</th><td><i>	 * when this is from __perf_event_task_sched_in().</i></td></tr>
<tr><th id="445">445</th><td><i>	 *</i></td></tr>
<tr><th id="446">446</th><td><i>	 * However, if this is from perf_install_in_context(), no such callback</i></td></tr>
<tr><th id="447">447</th><td><i>	 * will follow and we'll need to reset the LBR here if this is the</i></td></tr>
<tr><th id="448">448</th><td><i>	 * first LBR event.</i></td></tr>
<tr><th id="449">449</th><td><i>	 *</i></td></tr>
<tr><th id="450">450</th><td><i>	 * The problem is, we cannot tell these cases apart... but we can</i></td></tr>
<tr><th id="451">451</th><td><i>	 * exclude the biggest chunk of cases by looking at</i></td></tr>
<tr><th id="452">452</th><td><i>	 * event-&gt;total_time_running. An event that has accrued runtime cannot</i></td></tr>
<tr><th id="453">453</th><td><i>	 * be 'new'. Conversely, a new event can get installed through the</i></td></tr>
<tr><th id="454">454</th><td><i>	 * context switch path for the first time.</i></td></tr>
<tr><th id="455">455</th><td><i>	 */</i></td></tr>
<tr><th id="456">456</th><td>	<a class="ref fn" href="../../../../include/linux/perf_event.h.html#perf_sched_cb_inc" title='perf_sched_cb_inc' data-ref="perf_sched_cb_inc">perf_sched_cb_inc</a>(<a class="local col8 ref" href="#38event" title='event' data-ref="38event">event</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event::ctx" title='perf_event::ctx' data-ref="perf_event::ctx">ctx</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event_context::pmu" title='perf_event_context::pmu' data-ref="perf_event_context::pmu">pmu</a>);</td></tr>
<tr><th id="457">457</th><td>	<b>if</b> (!<a class="local col9 ref" href="#39cpuc" title='cpuc' data-ref="39cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_users" title='cpu_hw_events::lbr_users' data-ref="cpu_hw_events::lbr_users">lbr_users</a>++ &amp;&amp; !<a class="local col8 ref" href="#38event" title='event' data-ref="38event">event</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event::total_time_running" title='perf_event::total_time_running' data-ref="perf_event::total_time_running">total_time_running</a>)</td></tr>
<tr><th id="458">458</th><td>		<a class="ref fn" href="#intel_pmu_lbr_reset" title='intel_pmu_lbr_reset' data-ref="intel_pmu_lbr_reset">intel_pmu_lbr_reset</a>();</td></tr>
<tr><th id="459">459</th><td>}</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td><em>void</em> <dfn class="decl def fn" id="intel_pmu_lbr_del" title='intel_pmu_lbr_del' data-ref="intel_pmu_lbr_del">intel_pmu_lbr_del</dfn>(<b>struct</b> <a class="type" href="../../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col1 decl" id="41event" title='event' data-type='struct perf_event *' data-ref="41event">event</dfn>)</td></tr>
<tr><th id="462">462</th><td>{</td></tr>
<tr><th id="463">463</th><td>	<b>struct</b> <a class="type" href="../perf_event.h.html#cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a> *<dfn class="local col2 decl" id="42cpuc" title='cpuc' data-type='struct cpu_hw_events *' data-ref="42cpuc">cpuc</dfn> = <a class="macro" href="../../../../include/linux/percpu-defs.h.html#239" title="({ do { const void *__vpp_verify = (typeof((&amp;cpu_hw_events) + 0))((void *)0); (void)__vpp_verify; } while (0); ({ unsigned long tcp_ptr__; asm volatile(&quot;add &quot; &quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot; &quot;, %0&quot; : &quot;=r&quot; (tcp_ptr__) : &quot;m&quot; (this_cpu_off), &quot;0&quot; (&amp;cpu_hw_events)); (typeof(*(&amp;cpu_hw_events)) *)tcp_ptr__; }); })" data-ref="_M/this_cpu_ptr">this_cpu_ptr</a>(&amp;<a class="ref" href="../perf_event.h.html#703" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a>);</td></tr>
<tr><th id="464">464</th><td>	<b>struct</b> <a class="type" href="../perf_event.h.html#x86_perf_task_context" title='x86_perf_task_context' data-ref="x86_perf_task_context">x86_perf_task_context</a> *<dfn class="local col3 decl" id="43task_ctx" title='task_ctx' data-type='struct x86_perf_task_context *' data-ref="43task_ctx">task_ctx</dfn>;</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>	<b>if</b> (!<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_nr" title='x86_pmu::lbr_nr' data-ref="x86_pmu::lbr_nr">lbr_nr</a>)</td></tr>
<tr><th id="467">467</th><td>		<b>return</b>;</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>	<b>if</b> (<a class="tu ref fn" href="#branch_user_callstack" title='branch_user_callstack' data-use='c' data-ref="branch_user_callstack">branch_user_callstack</a>(<a class="local col2 ref" href="#42cpuc" title='cpuc' data-ref="42cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::br_sel" title='cpu_hw_events::br_sel' data-ref="cpu_hw_events::br_sel">br_sel</a>) &amp;&amp;</td></tr>
<tr><th id="470">470</th><td>	    <a class="local col1 ref" href="#41event" title='event' data-ref="41event">event</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event::ctx" title='perf_event::ctx' data-ref="perf_event::ctx">ctx</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event_context::task_ctx_data" title='perf_event_context::task_ctx_data' data-ref="perf_event_context::task_ctx_data">task_ctx_data</a>) {</td></tr>
<tr><th id="471">471</th><td>		<a class="local col3 ref" href="#43task_ctx" title='task_ctx' data-ref="43task_ctx">task_ctx</a> = <a class="local col1 ref" href="#41event" title='event' data-ref="41event">event</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event::ctx" title='perf_event::ctx' data-ref="perf_event::ctx">ctx</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event_context::task_ctx_data" title='perf_event_context::task_ctx_data' data-ref="perf_event_context::task_ctx_data">task_ctx_data</a>;</td></tr>
<tr><th id="472">472</th><td>		<a class="local col3 ref" href="#43task_ctx" title='task_ctx' data-ref="43task_ctx">task_ctx</a>-&gt;<a class="ref field" href="../perf_event.h.html#x86_perf_task_context::lbr_callstack_users" title='x86_perf_task_context::lbr_callstack_users' data-ref="x86_perf_task_context::lbr_callstack_users">lbr_callstack_users</a>--;</td></tr>
<tr><th id="473">473</th><td>	}</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td>	<a class="local col2 ref" href="#42cpuc" title='cpuc' data-ref="42cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_users" title='cpu_hw_events::lbr_users' data-ref="cpu_hw_events::lbr_users">lbr_users</a>--;</td></tr>
<tr><th id="476">476</th><td>	<a class="macro" href="../../../../include/asm-generic/bug.h.html#66" title="({ int __ret_warn_on = !!(cpuc-&gt;lbr_users &lt; 0); if (__builtin_expect(!!(__ret_warn_on), 0)) do { do { asm volatile(&quot;1:\t&quot; &quot;.byte 0x0f, 0x0b&quot; &quot;\n&quot; &quot;.pushsection __bug_table,\&quot;aw\&quot;\n&quot; &quot;2:\t&quot; &quot;.long &quot; &quot;1b&quot; &quot; - 2b&quot; &quot;\t# bug_entry::bug_addr\n&quot; &quot;\t&quot; &quot;.long &quot; &quot;%c0&quot; &quot; - 2b&quot; &quot;\t# bug_entry::file\n&quot; &quot;\t.word %c1&quot; &quot;\t# bug_entry::line\n&quot; &quot;\t.word %c2&quot; &quot;\t# bug_entry::flags\n&quot; &quot;\t.org 2b+%c3\n&quot; &quot;.popsection&quot; : : &quot;i&quot; (&quot;/home/tempdban/kernel/stable/arch/x86/events/intel/lbr.c&quot;), &quot;i&quot; (476), &quot;i&quot; ((1 &lt;&lt; 0)|((1 &lt;&lt; 1)|((9) &lt;&lt; 8))), &quot;i&quot; (sizeof(struct bug_entry))); } while (0); ({ asm(&quot;%c0:\n\t&quot; &quot;.pushsection .discard.reachable\n\t&quot; &quot;.long %c0b - .\n\t&quot; &quot;.popsection\n\t&quot; : : &quot;i&quot; (46)); }); } while (0); __builtin_expect(!!(__ret_warn_on), 0); })" data-ref="_M/WARN_ON_ONCE">WARN_ON_ONCE</a>(<a class="local col2 ref" href="#42cpuc" title='cpuc' data-ref="42cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_users" title='cpu_hw_events::lbr_users' data-ref="cpu_hw_events::lbr_users">lbr_users</a> &lt; <var>0</var>);</td></tr>
<tr><th id="477">477</th><td>	<a class="ref fn" href="../../../../include/linux/perf_event.h.html#perf_sched_cb_dec" title='perf_sched_cb_dec' data-ref="perf_sched_cb_dec">perf_sched_cb_dec</a>(<a class="local col1 ref" href="#41event" title='event' data-ref="41event">event</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event::ctx" title='perf_event::ctx' data-ref="perf_event::ctx">ctx</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event_context::pmu" title='perf_event_context::pmu' data-ref="perf_event_context::pmu">pmu</a>);</td></tr>
<tr><th id="478">478</th><td>}</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td><em>void</em> <dfn class="decl def fn" id="intel_pmu_lbr_enable_all" title='intel_pmu_lbr_enable_all' data-ref="intel_pmu_lbr_enable_all">intel_pmu_lbr_enable_all</dfn>(<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="local col4 decl" id="44pmi" title='pmi' data-type='bool' data-ref="44pmi">pmi</dfn>)</td></tr>
<tr><th id="481">481</th><td>{</td></tr>
<tr><th id="482">482</th><td>	<b>struct</b> <a class="type" href="../perf_event.h.html#cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a> *<dfn class="local col5 decl" id="45cpuc" title='cpuc' data-type='struct cpu_hw_events *' data-ref="45cpuc">cpuc</dfn> = <a class="macro" href="../../../../include/linux/percpu-defs.h.html#239" title="({ do { const void *__vpp_verify = (typeof((&amp;cpu_hw_events) + 0))((void *)0); (void)__vpp_verify; } while (0); ({ unsigned long tcp_ptr__; asm volatile(&quot;add &quot; &quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot; &quot;, %0&quot; : &quot;=r&quot; (tcp_ptr__) : &quot;m&quot; (this_cpu_off), &quot;0&quot; (&amp;cpu_hw_events)); (typeof(*(&amp;cpu_hw_events)) *)tcp_ptr__; }); })" data-ref="_M/this_cpu_ptr">this_cpu_ptr</a>(&amp;<a class="ref" href="../perf_event.h.html#703" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a>);</td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td>	<b>if</b> (<a class="local col5 ref" href="#45cpuc" title='cpuc' data-ref="45cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_users" title='cpu_hw_events::lbr_users' data-ref="cpu_hw_events::lbr_users">lbr_users</a>)</td></tr>
<tr><th id="485">485</th><td>		<a class="tu ref fn" href="#__intel_pmu_lbr_enable" title='__intel_pmu_lbr_enable' data-use='c' data-ref="__intel_pmu_lbr_enable">__intel_pmu_lbr_enable</a>(<a class="local col4 ref" href="#44pmi" title='pmi' data-ref="44pmi">pmi</a>);</td></tr>
<tr><th id="486">486</th><td>}</td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td><em>void</em> <dfn class="decl def fn" id="intel_pmu_lbr_disable_all" title='intel_pmu_lbr_disable_all' data-ref="intel_pmu_lbr_disable_all">intel_pmu_lbr_disable_all</dfn>(<em>void</em>)</td></tr>
<tr><th id="489">489</th><td>{</td></tr>
<tr><th id="490">490</th><td>	<b>struct</b> <a class="type" href="../perf_event.h.html#cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a> *<dfn class="local col6 decl" id="46cpuc" title='cpuc' data-type='struct cpu_hw_events *' data-ref="46cpuc">cpuc</dfn> = <a class="macro" href="../../../../include/linux/percpu-defs.h.html#239" title="({ do { const void *__vpp_verify = (typeof((&amp;cpu_hw_events) + 0))((void *)0); (void)__vpp_verify; } while (0); ({ unsigned long tcp_ptr__; asm volatile(&quot;add &quot; &quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot; &quot;, %0&quot; : &quot;=r&quot; (tcp_ptr__) : &quot;m&quot; (this_cpu_off), &quot;0&quot; (&amp;cpu_hw_events)); (typeof(*(&amp;cpu_hw_events)) *)tcp_ptr__; }); })" data-ref="_M/this_cpu_ptr">this_cpu_ptr</a>(&amp;<a class="ref" href="../perf_event.h.html#703" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a>);</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>	<b>if</b> (<a class="local col6 ref" href="#46cpuc" title='cpuc' data-ref="46cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_users" title='cpu_hw_events::lbr_users' data-ref="cpu_hw_events::lbr_users">lbr_users</a>)</td></tr>
<tr><th id="493">493</th><td>		<a class="tu ref fn" href="#__intel_pmu_lbr_disable" title='__intel_pmu_lbr_disable' data-use='c' data-ref="__intel_pmu_lbr_disable">__intel_pmu_lbr_disable</a>();</td></tr>
<tr><th id="494">494</th><td>}</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="intel_pmu_lbr_read_32" title='intel_pmu_lbr_read_32' data-type='void intel_pmu_lbr_read_32(struct cpu_hw_events * cpuc)' data-ref="intel_pmu_lbr_read_32">intel_pmu_lbr_read_32</dfn>(<b>struct</b> <a class="type" href="../perf_event.h.html#cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a> *<dfn class="local col7 decl" id="47cpuc" title='cpuc' data-type='struct cpu_hw_events *' data-ref="47cpuc">cpuc</dfn>)</td></tr>
<tr><th id="497">497</th><td>{</td></tr>
<tr><th id="498">498</th><td>	<em>unsigned</em> <em>long</em> <dfn class="local col8 decl" id="48mask" title='mask' data-type='unsigned long' data-ref="48mask">mask</dfn> = <a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_nr" title='x86_pmu::lbr_nr' data-ref="x86_pmu::lbr_nr">lbr_nr</a> - <var>1</var>;</td></tr>
<tr><th id="499">499</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col9 decl" id="49tos" title='tos' data-type='u64' data-ref="49tos">tos</dfn> = <a class="tu ref fn" href="#intel_pmu_lbr_tos" title='intel_pmu_lbr_tos' data-use='c' data-ref="intel_pmu_lbr_tos">intel_pmu_lbr_tos</a>();</td></tr>
<tr><th id="500">500</th><td>	<em>int</em> <dfn class="local col0 decl" id="50i" title='i' data-type='int' data-ref="50i">i</dfn>;</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td>	<b>for</b> (<a class="local col0 ref" href="#50i" title='i' data-ref="50i">i</a> = <var>0</var>; <a class="local col0 ref" href="#50i" title='i' data-ref="50i">i</a> &lt; <a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_nr" title='x86_pmu::lbr_nr' data-ref="x86_pmu::lbr_nr">lbr_nr</a>; <a class="local col0 ref" href="#50i" title='i' data-ref="50i">i</a>++) {</td></tr>
<tr><th id="503">503</th><td>		<em>unsigned</em> <em>long</em> <dfn class="local col1 decl" id="51lbr_idx" title='lbr_idx' data-type='unsigned long' data-ref="51lbr_idx">lbr_idx</dfn> = (<a class="local col9 ref" href="#49tos" title='tos' data-ref="49tos">tos</a> - <a class="local col0 ref" href="#50i" title='i' data-ref="50i">i</a>) &amp; <a class="local col8 ref" href="#48mask" title='mask' data-ref="48mask">mask</a>;</td></tr>
<tr><th id="504">504</th><td>		<b>union</b> {</td></tr>
<tr><th id="505">505</th><td>			<b>struct</b> {</td></tr>
<tr><th id="506">506</th><td>				<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl field" id="52from" title='from' data-type='u32' data-ref="52from">from</dfn>;</td></tr>
<tr><th id="507">507</th><td>				<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl field" id="53to" title='to' data-type='u32' data-ref="53to">to</dfn>;</td></tr>
<tr><th id="508">508</th><td>			};</td></tr>
<tr><th id="509">509</th><td>			<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>     <dfn class="local col4 decl field" id="54lbr" title='lbr' data-type='u64' data-ref="54lbr">lbr</dfn>;</td></tr>
<tr><th id="510">510</th><td>		} <dfn class="local col5 decl" id="55msr_lastbranch" title='msr_lastbranch' data-type='union (anonymous union at /home/tempdban/kernel/stable/arch/x86/events/intel/lbr.c:504:3)' data-ref="55msr_lastbranch">msr_lastbranch</dfn>;</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>		<a class="macro" href="../../include/asm/msr.h.html#256" title="((msr_lastbranch.lbr) = native_read_msr((x86_pmu.lbr_from + lbr_idx)))" data-ref="_M/rdmsrl">rdmsrl</a>(<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_from" title='x86_pmu::lbr_from' data-ref="x86_pmu::lbr_from">lbr_from</a> + <a class="local col1 ref" href="#51lbr_idx" title='lbr_idx' data-ref="51lbr_idx">lbr_idx</a>, <a class="local col5 ref" href="#55msr_lastbranch" title='msr_lastbranch' data-ref="55msr_lastbranch">msr_lastbranch</a>.<a class="local col4 ref field" href="#54lbr" title='lbr' data-ref="54lbr">lbr</a>);</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>		<a class="local col7 ref" href="#47cpuc" title='cpuc' data-ref="47cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_entries" title='cpu_hw_events::lbr_entries' data-ref="cpu_hw_events::lbr_entries">lbr_entries</a>[<a class="local col0 ref" href="#50i" title='i' data-ref="50i">i</a>].<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_branch_entry::from" title='perf_branch_entry::from' data-ref="perf_branch_entry::from">from</a>	= <a class="local col5 ref" href="#55msr_lastbranch" title='msr_lastbranch' data-ref="55msr_lastbranch">msr_lastbranch</a>.<a class="local col2 ref field" href="#52from" title='from' data-ref="52from">from</a>;</td></tr>
<tr><th id="515">515</th><td>		<a class="local col7 ref" href="#47cpuc" title='cpuc' data-ref="47cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_entries" title='cpu_hw_events::lbr_entries' data-ref="cpu_hw_events::lbr_entries">lbr_entries</a>[<a class="local col0 ref" href="#50i" title='i' data-ref="50i">i</a>].<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_branch_entry::to" title='perf_branch_entry::to' data-ref="perf_branch_entry::to">to</a>		= <a class="local col5 ref" href="#55msr_lastbranch" title='msr_lastbranch' data-ref="55msr_lastbranch">msr_lastbranch</a>.<a class="local col3 ref field" href="#53to" title='to' data-ref="53to">to</a>;</td></tr>
<tr><th id="516">516</th><td>		<a class="local col7 ref" href="#47cpuc" title='cpuc' data-ref="47cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_entries" title='cpu_hw_events::lbr_entries' data-ref="cpu_hw_events::lbr_entries">lbr_entries</a>[<a class="local col0 ref" href="#50i" title='i' data-ref="50i">i</a>].<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_branch_entry::mispred" title='perf_branch_entry::mispred' data-ref="perf_branch_entry::mispred">mispred</a>	= <var>0</var>;</td></tr>
<tr><th id="517">517</th><td>		<a class="local col7 ref" href="#47cpuc" title='cpuc' data-ref="47cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_entries" title='cpu_hw_events::lbr_entries' data-ref="cpu_hw_events::lbr_entries">lbr_entries</a>[<a class="local col0 ref" href="#50i" title='i' data-ref="50i">i</a>].<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_branch_entry::predicted" title='perf_branch_entry::predicted' data-ref="perf_branch_entry::predicted">predicted</a>	= <var>0</var>;</td></tr>
<tr><th id="518">518</th><td>		<a class="local col7 ref" href="#47cpuc" title='cpuc' data-ref="47cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_entries" title='cpu_hw_events::lbr_entries' data-ref="cpu_hw_events::lbr_entries">lbr_entries</a>[<a class="local col0 ref" href="#50i" title='i' data-ref="50i">i</a>].<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_branch_entry::in_tx" title='perf_branch_entry::in_tx' data-ref="perf_branch_entry::in_tx">in_tx</a>	= <var>0</var>;</td></tr>
<tr><th id="519">519</th><td>		<a class="local col7 ref" href="#47cpuc" title='cpuc' data-ref="47cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_entries" title='cpu_hw_events::lbr_entries' data-ref="cpu_hw_events::lbr_entries">lbr_entries</a>[<a class="local col0 ref" href="#50i" title='i' data-ref="50i">i</a>].<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_branch_entry::abort" title='perf_branch_entry::abort' data-ref="perf_branch_entry::abort">abort</a>	= <var>0</var>;</td></tr>
<tr><th id="520">520</th><td>		<a class="local col7 ref" href="#47cpuc" title='cpuc' data-ref="47cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_entries" title='cpu_hw_events::lbr_entries' data-ref="cpu_hw_events::lbr_entries">lbr_entries</a>[<a class="local col0 ref" href="#50i" title='i' data-ref="50i">i</a>].<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_branch_entry::cycles" title='perf_branch_entry::cycles' data-ref="perf_branch_entry::cycles">cycles</a>	= <var>0</var>;</td></tr>
<tr><th id="521">521</th><td>		<a class="local col7 ref" href="#47cpuc" title='cpuc' data-ref="47cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_entries" title='cpu_hw_events::lbr_entries' data-ref="cpu_hw_events::lbr_entries">lbr_entries</a>[<a class="local col0 ref" href="#50i" title='i' data-ref="50i">i</a>].<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_branch_entry::type" title='perf_branch_entry::type' data-ref="perf_branch_entry::type">type</a>	= <var>0</var>;</td></tr>
<tr><th id="522">522</th><td>		<a class="local col7 ref" href="#47cpuc" title='cpuc' data-ref="47cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_entries" title='cpu_hw_events::lbr_entries' data-ref="cpu_hw_events::lbr_entries">lbr_entries</a>[<a class="local col0 ref" href="#50i" title='i' data-ref="50i">i</a>].<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_branch_entry::reserved" title='perf_branch_entry::reserved' data-ref="perf_branch_entry::reserved">reserved</a>	= <var>0</var>;</td></tr>
<tr><th id="523">523</th><td>	}</td></tr>
<tr><th id="524">524</th><td>	<a class="local col7 ref" href="#47cpuc" title='cpuc' data-ref="47cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_stack" title='cpu_hw_events::lbr_stack' data-ref="cpu_hw_events::lbr_stack">lbr_stack</a>.<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_branch_stack::nr" title='perf_branch_stack::nr' data-ref="perf_branch_stack::nr">nr</a> = <a class="local col0 ref" href="#50i" title='i' data-ref="50i">i</a>;</td></tr>
<tr><th id="525">525</th><td>}</td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td><i  data-doc="intel_pmu_lbr_read_64">/*</i></td></tr>
<tr><th id="528">528</th><td><i  data-doc="intel_pmu_lbr_read_64"> * Due to lack of segmentation in Linux the effective address (offset)</i></td></tr>
<tr><th id="529">529</th><td><i  data-doc="intel_pmu_lbr_read_64"> * is the same as the linear address, allowing us to merge the LIP and EIP</i></td></tr>
<tr><th id="530">530</th><td><i  data-doc="intel_pmu_lbr_read_64"> * LBR formats.</i></td></tr>
<tr><th id="531">531</th><td><i  data-doc="intel_pmu_lbr_read_64"> */</i></td></tr>
<tr><th id="532">532</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="intel_pmu_lbr_read_64" title='intel_pmu_lbr_read_64' data-type='void intel_pmu_lbr_read_64(struct cpu_hw_events * cpuc)' data-ref="intel_pmu_lbr_read_64">intel_pmu_lbr_read_64</dfn>(<b>struct</b> <a class="type" href="../perf_event.h.html#cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a> *<dfn class="local col6 decl" id="56cpuc" title='cpuc' data-type='struct cpu_hw_events *' data-ref="56cpuc">cpuc</dfn>)</td></tr>
<tr><th id="533">533</th><td>{</td></tr>
<tr><th id="534">534</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="local col7 decl" id="57need_info" title='need_info' data-type='bool' data-ref="57need_info">need_info</dfn> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false">false</a>;</td></tr>
<tr><th id="535">535</th><td>	<em>unsigned</em> <em>long</em> <dfn class="local col8 decl" id="58mask" title='mask' data-type='unsigned long' data-ref="58mask">mask</dfn> = <a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_nr" title='x86_pmu::lbr_nr' data-ref="x86_pmu::lbr_nr">lbr_nr</a> - <var>1</var>;</td></tr>
<tr><th id="536">536</th><td>	<em>int</em> <dfn class="local col9 decl" id="59lbr_format" title='lbr_format' data-type='int' data-ref="59lbr_format">lbr_format</dfn> = <a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::intel_cap" title='x86_pmu::intel_cap' data-ref="x86_pmu::intel_cap">intel_cap</a>.<a class="ref field" href="../perf_event.h.html#perf_capabilities::(anonymous)::lbr_format" title='perf_capabilities::(anonymous struct)::lbr_format' data-ref="perf_capabilities::(anonymous)::lbr_format">lbr_format</a>;</td></tr>
<tr><th id="537">537</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col0 decl" id="60tos" title='tos' data-type='u64' data-ref="60tos">tos</dfn> = <a class="tu ref fn" href="#intel_pmu_lbr_tos" title='intel_pmu_lbr_tos' data-use='c' data-ref="intel_pmu_lbr_tos">intel_pmu_lbr_tos</a>();</td></tr>
<tr><th id="538">538</th><td>	<em>int</em> <dfn class="local col1 decl" id="61i" title='i' data-type='int' data-ref="61i">i</dfn>;</td></tr>
<tr><th id="539">539</th><td>	<em>int</em> <dfn class="local col2 decl" id="62out" title='out' data-type='int' data-ref="62out">out</dfn> = <var>0</var>;</td></tr>
<tr><th id="540">540</th><td>	<em>int</em> <dfn class="local col3 decl" id="63num" title='num' data-type='int' data-ref="63num">num</dfn> = <a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_nr" title='x86_pmu::lbr_nr' data-ref="x86_pmu::lbr_nr">lbr_nr</a>;</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td>	<b>if</b> (<a class="local col6 ref" href="#56cpuc" title='cpuc' data-ref="56cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_sel" title='cpu_hw_events::lbr_sel' data-ref="cpu_hw_events::lbr_sel">lbr_sel</a>) {</td></tr>
<tr><th id="543">543</th><td>		<a class="local col7 ref" href="#57need_info" title='need_info' data-ref="57need_info">need_info</a> = !(<a class="local col6 ref" href="#56cpuc" title='cpuc' data-ref="56cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_sel" title='cpu_hw_events::lbr_sel' data-ref="cpu_hw_events::lbr_sel">lbr_sel</a>-&gt;<a class="ref field" href="../perf_event.h.html#er_account::config" title='er_account::config' data-ref="er_account::config">config</a> &amp; <a class="macro" href="#64" title="(1ULL &lt;&lt; 63)" data-ref="_M/LBR_NO_INFO">LBR_NO_INFO</a>);</td></tr>
<tr><th id="544">544</th><td>		<b>if</b> (<a class="local col6 ref" href="#56cpuc" title='cpuc' data-ref="56cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_sel" title='cpu_hw_events::lbr_sel' data-ref="cpu_hw_events::lbr_sel">lbr_sel</a>-&gt;<a class="ref field" href="../perf_event.h.html#er_account::config" title='er_account::config' data-ref="er_account::config">config</a> &amp; <a class="macro" href="#63" title="(1 &lt;&lt; 9)" data-ref="_M/LBR_CALL_STACK">LBR_CALL_STACK</a>)</td></tr>
<tr><th id="545">545</th><td>			<a class="local col3 ref" href="#63num" title='num' data-ref="63num">num</a> = <a class="local col0 ref" href="#60tos" title='tos' data-ref="60tos">tos</a>;</td></tr>
<tr><th id="546">546</th><td>	}</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>	<b>for</b> (<a class="local col1 ref" href="#61i" title='i' data-ref="61i">i</a> = <var>0</var>; <a class="local col1 ref" href="#61i" title='i' data-ref="61i">i</a> &lt; <a class="local col3 ref" href="#63num" title='num' data-ref="63num">num</a>; <a class="local col1 ref" href="#61i" title='i' data-ref="61i">i</a>++) {</td></tr>
<tr><th id="549">549</th><td>		<em>unsigned</em> <em>long</em> <dfn class="local col4 decl" id="64lbr_idx" title='lbr_idx' data-type='unsigned long' data-ref="64lbr_idx">lbr_idx</dfn> = (<a class="local col0 ref" href="#60tos" title='tos' data-ref="60tos">tos</a> - <a class="local col1 ref" href="#61i" title='i' data-ref="61i">i</a>) &amp; <a class="local col8 ref" href="#58mask" title='mask' data-ref="58mask">mask</a>;</td></tr>
<tr><th id="550">550</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col5 decl" id="65from" title='from' data-type='u64' data-ref="65from">from</dfn>, <dfn class="local col6 decl" id="66to" title='to' data-type='u64' data-ref="66to">to</dfn>, <dfn class="local col7 decl" id="67mis" title='mis' data-type='u64' data-ref="67mis">mis</dfn> = <var>0</var>, <dfn class="local col8 decl" id="68pred" title='pred' data-type='u64' data-ref="68pred">pred</dfn> = <var>0</var>, <dfn class="local col9 decl" id="69in_tx" title='in_tx' data-type='u64' data-ref="69in_tx">in_tx</dfn> = <var>0</var>, <dfn class="local col0 decl" id="70abort" title='abort' data-type='u64' data-ref="70abort">abort</dfn> = <var>0</var>;</td></tr>
<tr><th id="551">551</th><td>		<em>int</em> <dfn class="local col1 decl" id="71skip" title='skip' data-type='int' data-ref="71skip">skip</dfn> = <var>0</var>;</td></tr>
<tr><th id="552">552</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="local col2 decl" id="72cycles" title='cycles' data-type='u16' data-ref="72cycles">cycles</dfn> = <var>0</var>;</td></tr>
<tr><th id="553">553</th><td>		<em>int</em> <dfn class="local col3 decl" id="73lbr_flags" title='lbr_flags' data-type='int' data-ref="73lbr_flags">lbr_flags</dfn> = <a class="tu ref" href="#lbr_desc" title='lbr_desc' data-use='r' data-ref="lbr_desc">lbr_desc</a>[<a class="local col9 ref" href="#59lbr_format" title='lbr_format' data-ref="59lbr_format">lbr_format</a>];</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td>		<a class="local col5 ref" href="#65from" title='from' data-ref="65from">from</a> = <a class="tu ref fn" href="#rdlbr_from" title='rdlbr_from' data-use='c' data-ref="rdlbr_from">rdlbr_from</a>(<a class="local col4 ref" href="#64lbr_idx" title='lbr_idx' data-ref="64lbr_idx">lbr_idx</a>);</td></tr>
<tr><th id="556">556</th><td>		<a class="local col6 ref" href="#66to" title='to' data-ref="66to">to</a>   = <a class="tu ref fn" href="#rdlbr_to" title='rdlbr_to' data-use='c' data-ref="rdlbr_to">rdlbr_to</a>(<a class="local col4 ref" href="#64lbr_idx" title='lbr_idx' data-ref="64lbr_idx">lbr_idx</a>);</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td>		<b>if</b> (<a class="local col9 ref" href="#59lbr_format" title='lbr_format' data-ref="59lbr_format">lbr_format</a> == <a class="enum" href="#LBR_FORMAT_INFO" title='LBR_FORMAT_INFO' data-ref="LBR_FORMAT_INFO">LBR_FORMAT_INFO</a> &amp;&amp; <a class="local col7 ref" href="#57need_info" title='need_info' data-ref="57need_info">need_info</a>) {</td></tr>
<tr><th id="559">559</th><td>			<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col4 decl" id="74info" title='info' data-type='u64' data-ref="74info">info</dfn>;</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td>			<a class="macro" href="../../include/asm/msr.h.html#256" title="((info) = native_read_msr((0x00000dc0 + lbr_idx)))" data-ref="_M/rdmsrl">rdmsrl</a>(<a class="macro" href="../../include/asm/msr-index.h.html#104" title="0x00000dc0" data-ref="_M/MSR_LBR_INFO_0">MSR_LBR_INFO_0</a> + <a class="local col4 ref" href="#64lbr_idx" title='lbr_idx' data-ref="64lbr_idx">lbr_idx</a>, <a class="local col4 ref" href="#74info" title='info' data-ref="74info">info</a>);</td></tr>
<tr><th id="562">562</th><td>			<a class="local col7 ref" href="#67mis" title='mis' data-ref="67mis">mis</a> = !!(<a class="local col4 ref" href="#74info" title='info' data-ref="74info">info</a> &amp; <a class="macro" href="../../include/asm/msr-index.h.html#105" title="(1ULL &lt;&lt; (63))" data-ref="_M/LBR_INFO_MISPRED">LBR_INFO_MISPRED</a>);</td></tr>
<tr><th id="563">563</th><td>			<a class="local col8 ref" href="#68pred" title='pred' data-ref="68pred">pred</a> = !<a class="local col7 ref" href="#67mis" title='mis' data-ref="67mis">mis</a>;</td></tr>
<tr><th id="564">564</th><td>			<a class="local col9 ref" href="#69in_tx" title='in_tx' data-ref="69in_tx">in_tx</a> = !!(<a class="local col4 ref" href="#74info" title='info' data-ref="74info">info</a> &amp; <a class="macro" href="../../include/asm/msr-index.h.html#106" title="(1ULL &lt;&lt; (62))" data-ref="_M/LBR_INFO_IN_TX">LBR_INFO_IN_TX</a>);</td></tr>
<tr><th id="565">565</th><td>			<a class="local col0 ref" href="#70abort" title='abort' data-ref="70abort">abort</a> = !!(<a class="local col4 ref" href="#74info" title='info' data-ref="74info">info</a> &amp; <a class="macro" href="../../include/asm/msr-index.h.html#107" title="(1ULL &lt;&lt; (61))" data-ref="_M/LBR_INFO_ABORT">LBR_INFO_ABORT</a>);</td></tr>
<tr><th id="566">566</th><td>			<a class="local col2 ref" href="#72cycles" title='cycles' data-ref="72cycles">cycles</a> = (<a class="local col4 ref" href="#74info" title='info' data-ref="74info">info</a> &amp; <a class="macro" href="../../include/asm/msr-index.h.html#108" title="0xffff" data-ref="_M/LBR_INFO_CYCLES">LBR_INFO_CYCLES</a>);</td></tr>
<tr><th id="567">567</th><td>		}</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>		<b>if</b> (<a class="local col9 ref" href="#59lbr_format" title='lbr_format' data-ref="59lbr_format">lbr_format</a> == <a class="enum" href="#LBR_FORMAT_TIME" title='LBR_FORMAT_TIME' data-ref="LBR_FORMAT_TIME">LBR_FORMAT_TIME</a>) {</td></tr>
<tr><th id="570">570</th><td>			<a class="local col7 ref" href="#67mis" title='mis' data-ref="67mis">mis</a> = !!(<a class="local col5 ref" href="#65from" title='from' data-ref="65from">from</a> &amp; <a class="macro" href="#81" title="(1ULL &lt;&lt; (63))" data-ref="_M/LBR_FROM_FLAG_MISPRED">LBR_FROM_FLAG_MISPRED</a>);</td></tr>
<tr><th id="571">571</th><td>			<a class="local col8 ref" href="#68pred" title='pred' data-ref="68pred">pred</a> = !<a class="local col7 ref" href="#67mis" title='mis' data-ref="67mis">mis</a>;</td></tr>
<tr><th id="572">572</th><td>			<a class="local col1 ref" href="#71skip" title='skip' data-ref="71skip">skip</a> = <var>1</var>;</td></tr>
<tr><th id="573">573</th><td>			<a class="local col2 ref" href="#72cycles" title='cycles' data-ref="72cycles">cycles</a> = ((<a class="local col6 ref" href="#66to" title='to' data-ref="66to">to</a> &gt;&gt; <var>48</var>) &amp; <a class="macro" href="../../include/asm/msr-index.h.html#108" title="0xffff" data-ref="_M/LBR_INFO_CYCLES">LBR_INFO_CYCLES</a>);</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>			<a class="local col6 ref" href="#66to" title='to' data-ref="66to">to</a> = (<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>)((((<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#s64" title='s64' data-type='long long' data-ref="s64">s64</a>)<a class="local col6 ref" href="#66to" title='to' data-ref="66to">to</a>) &lt;&lt; <var>16</var>) &gt;&gt; <var>16</var>);</td></tr>
<tr><th id="576">576</th><td>		}</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td>		<b>if</b> (<a class="local col3 ref" href="#73lbr_flags" title='lbr_flags' data-ref="73lbr_flags">lbr_flags</a> &amp; <a class="enum" href="#LBR_EIP_FLAGS" title='LBR_EIP_FLAGS' data-ref="LBR_EIP_FLAGS">LBR_EIP_FLAGS</a>) {</td></tr>
<tr><th id="579">579</th><td>			<a class="local col7 ref" href="#67mis" title='mis' data-ref="67mis">mis</a> = !!(<a class="local col5 ref" href="#65from" title='from' data-ref="65from">from</a> &amp; <a class="macro" href="#81" title="(1ULL &lt;&lt; (63))" data-ref="_M/LBR_FROM_FLAG_MISPRED">LBR_FROM_FLAG_MISPRED</a>);</td></tr>
<tr><th id="580">580</th><td>			<a class="local col8 ref" href="#68pred" title='pred' data-ref="68pred">pred</a> = !<a class="local col7 ref" href="#67mis" title='mis' data-ref="67mis">mis</a>;</td></tr>
<tr><th id="581">581</th><td>			<a class="local col1 ref" href="#71skip" title='skip' data-ref="71skip">skip</a> = <var>1</var>;</td></tr>
<tr><th id="582">582</th><td>		}</td></tr>
<tr><th id="583">583</th><td>		<b>if</b> (<a class="local col3 ref" href="#73lbr_flags" title='lbr_flags' data-ref="73lbr_flags">lbr_flags</a> &amp; <a class="enum" href="#LBR_TSX" title='LBR_TSX' data-ref="LBR_TSX">LBR_TSX</a>) {</td></tr>
<tr><th id="584">584</th><td>			<a class="local col9 ref" href="#69in_tx" title='in_tx' data-ref="69in_tx">in_tx</a> = !!(<a class="local col5 ref" href="#65from" title='from' data-ref="65from">from</a> &amp; <a class="macro" href="#82" title="(1ULL &lt;&lt; (62))" data-ref="_M/LBR_FROM_FLAG_IN_TX">LBR_FROM_FLAG_IN_TX</a>);</td></tr>
<tr><th id="585">585</th><td>			<a class="local col0 ref" href="#70abort" title='abort' data-ref="70abort">abort</a> = !!(<a class="local col5 ref" href="#65from" title='from' data-ref="65from">from</a> &amp; <a class="macro" href="#83" title="(1ULL &lt;&lt; (61))" data-ref="_M/LBR_FROM_FLAG_ABORT">LBR_FROM_FLAG_ABORT</a>);</td></tr>
<tr><th id="586">586</th><td>			<a class="local col1 ref" href="#71skip" title='skip' data-ref="71skip">skip</a> = <var>3</var>;</td></tr>
<tr><th id="587">587</th><td>		}</td></tr>
<tr><th id="588">588</th><td>		<a class="local col5 ref" href="#65from" title='from' data-ref="65from">from</a> = (<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>)((((<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#s64" title='s64' data-type='long long' data-ref="s64">s64</a>)<a class="local col5 ref" href="#65from" title='from' data-ref="65from">from</a>) &lt;&lt; <a class="local col1 ref" href="#71skip" title='skip' data-ref="71skip">skip</a>) &gt;&gt; <a class="local col1 ref" href="#71skip" title='skip' data-ref="71skip">skip</a>);</td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td>		<i>/*</i></td></tr>
<tr><th id="591">591</th><td><i>		 * Some CPUs report duplicated abort records,</i></td></tr>
<tr><th id="592">592</th><td><i>		 * with the second entry not having an abort bit set.</i></td></tr>
<tr><th id="593">593</th><td><i>		 * Skip them here. This loop runs backwards,</i></td></tr>
<tr><th id="594">594</th><td><i>		 * so we need to undo the previous record.</i></td></tr>
<tr><th id="595">595</th><td><i>		 * If the abort just happened outside the window</i></td></tr>
<tr><th id="596">596</th><td><i>		 * the extra entry cannot be removed.</i></td></tr>
<tr><th id="597">597</th><td><i>		 */</i></td></tr>
<tr><th id="598">598</th><td>		<b>if</b> (<a class="local col0 ref" href="#70abort" title='abort' data-ref="70abort">abort</a> &amp;&amp; <a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_double_abort" title='x86_pmu::lbr_double_abort' data-ref="x86_pmu::lbr_double_abort">lbr_double_abort</a> &amp;&amp; <a class="local col2 ref" href="#62out" title='out' data-ref="62out">out</a> &gt; <var>0</var>)</td></tr>
<tr><th id="599">599</th><td>			<a class="local col2 ref" href="#62out" title='out' data-ref="62out">out</a>--;</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td>		<a class="local col6 ref" href="#56cpuc" title='cpuc' data-ref="56cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_entries" title='cpu_hw_events::lbr_entries' data-ref="cpu_hw_events::lbr_entries">lbr_entries</a>[<a class="local col2 ref" href="#62out" title='out' data-ref="62out">out</a>].<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_branch_entry::from" title='perf_branch_entry::from' data-ref="perf_branch_entry::from">from</a>	 = <a class="local col5 ref" href="#65from" title='from' data-ref="65from">from</a>;</td></tr>
<tr><th id="602">602</th><td>		<a class="local col6 ref" href="#56cpuc" title='cpuc' data-ref="56cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_entries" title='cpu_hw_events::lbr_entries' data-ref="cpu_hw_events::lbr_entries">lbr_entries</a>[<a class="local col2 ref" href="#62out" title='out' data-ref="62out">out</a>].<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_branch_entry::to" title='perf_branch_entry::to' data-ref="perf_branch_entry::to">to</a>	 = <a class="local col6 ref" href="#66to" title='to' data-ref="66to">to</a>;</td></tr>
<tr><th id="603">603</th><td>		<a class="local col6 ref" href="#56cpuc" title='cpuc' data-ref="56cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_entries" title='cpu_hw_events::lbr_entries' data-ref="cpu_hw_events::lbr_entries">lbr_entries</a>[<a class="local col2 ref" href="#62out" title='out' data-ref="62out">out</a>].<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_branch_entry::mispred" title='perf_branch_entry::mispred' data-ref="perf_branch_entry::mispred">mispred</a>	 = <a class="local col7 ref" href="#67mis" title='mis' data-ref="67mis">mis</a>;</td></tr>
<tr><th id="604">604</th><td>		<a class="local col6 ref" href="#56cpuc" title='cpuc' data-ref="56cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_entries" title='cpu_hw_events::lbr_entries' data-ref="cpu_hw_events::lbr_entries">lbr_entries</a>[<a class="local col2 ref" href="#62out" title='out' data-ref="62out">out</a>].<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_branch_entry::predicted" title='perf_branch_entry::predicted' data-ref="perf_branch_entry::predicted">predicted</a> = <a class="local col8 ref" href="#68pred" title='pred' data-ref="68pred">pred</a>;</td></tr>
<tr><th id="605">605</th><td>		<a class="local col6 ref" href="#56cpuc" title='cpuc' data-ref="56cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_entries" title='cpu_hw_events::lbr_entries' data-ref="cpu_hw_events::lbr_entries">lbr_entries</a>[<a class="local col2 ref" href="#62out" title='out' data-ref="62out">out</a>].<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_branch_entry::in_tx" title='perf_branch_entry::in_tx' data-ref="perf_branch_entry::in_tx">in_tx</a>	 = <a class="local col9 ref" href="#69in_tx" title='in_tx' data-ref="69in_tx">in_tx</a>;</td></tr>
<tr><th id="606">606</th><td>		<a class="local col6 ref" href="#56cpuc" title='cpuc' data-ref="56cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_entries" title='cpu_hw_events::lbr_entries' data-ref="cpu_hw_events::lbr_entries">lbr_entries</a>[<a class="local col2 ref" href="#62out" title='out' data-ref="62out">out</a>].<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_branch_entry::abort" title='perf_branch_entry::abort' data-ref="perf_branch_entry::abort">abort</a>	 = <a class="local col0 ref" href="#70abort" title='abort' data-ref="70abort">abort</a>;</td></tr>
<tr><th id="607">607</th><td>		<a class="local col6 ref" href="#56cpuc" title='cpuc' data-ref="56cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_entries" title='cpu_hw_events::lbr_entries' data-ref="cpu_hw_events::lbr_entries">lbr_entries</a>[<a class="local col2 ref" href="#62out" title='out' data-ref="62out">out</a>].<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_branch_entry::cycles" title='perf_branch_entry::cycles' data-ref="perf_branch_entry::cycles">cycles</a>	 = <a class="local col2 ref" href="#72cycles" title='cycles' data-ref="72cycles">cycles</a>;</td></tr>
<tr><th id="608">608</th><td>		<a class="local col6 ref" href="#56cpuc" title='cpuc' data-ref="56cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_entries" title='cpu_hw_events::lbr_entries' data-ref="cpu_hw_events::lbr_entries">lbr_entries</a>[<a class="local col2 ref" href="#62out" title='out' data-ref="62out">out</a>].<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_branch_entry::type" title='perf_branch_entry::type' data-ref="perf_branch_entry::type">type</a>	 = <var>0</var>;</td></tr>
<tr><th id="609">609</th><td>		<a class="local col6 ref" href="#56cpuc" title='cpuc' data-ref="56cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_entries" title='cpu_hw_events::lbr_entries' data-ref="cpu_hw_events::lbr_entries">lbr_entries</a>[<a class="local col2 ref" href="#62out" title='out' data-ref="62out">out</a>].<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_branch_entry::reserved" title='perf_branch_entry::reserved' data-ref="perf_branch_entry::reserved">reserved</a>	 = <var>0</var>;</td></tr>
<tr><th id="610">610</th><td>		<a class="local col2 ref" href="#62out" title='out' data-ref="62out">out</a>++;</td></tr>
<tr><th id="611">611</th><td>	}</td></tr>
<tr><th id="612">612</th><td>	<a class="local col6 ref" href="#56cpuc" title='cpuc' data-ref="56cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_stack" title='cpu_hw_events::lbr_stack' data-ref="cpu_hw_events::lbr_stack">lbr_stack</a>.<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_branch_stack::nr" title='perf_branch_stack::nr' data-ref="perf_branch_stack::nr">nr</a> = <a class="local col2 ref" href="#62out" title='out' data-ref="62out">out</a>;</td></tr>
<tr><th id="613">613</th><td>}</td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td><em>void</em> <dfn class="decl def fn" id="intel_pmu_lbr_read" title='intel_pmu_lbr_read' data-ref="intel_pmu_lbr_read">intel_pmu_lbr_read</dfn>(<em>void</em>)</td></tr>
<tr><th id="616">616</th><td>{</td></tr>
<tr><th id="617">617</th><td>	<b>struct</b> <a class="type" href="../perf_event.h.html#cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a> *<dfn class="local col5 decl" id="75cpuc" title='cpuc' data-type='struct cpu_hw_events *' data-ref="75cpuc">cpuc</dfn> = <a class="macro" href="../../../../include/linux/percpu-defs.h.html#239" title="({ do { const void *__vpp_verify = (typeof((&amp;cpu_hw_events) + 0))((void *)0); (void)__vpp_verify; } while (0); ({ unsigned long tcp_ptr__; asm volatile(&quot;add &quot; &quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot; &quot;, %0&quot; : &quot;=r&quot; (tcp_ptr__) : &quot;m&quot; (this_cpu_off), &quot;0&quot; (&amp;cpu_hw_events)); (typeof(*(&amp;cpu_hw_events)) *)tcp_ptr__; }); })" data-ref="_M/this_cpu_ptr">this_cpu_ptr</a>(&amp;<a class="ref" href="../perf_event.h.html#703" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a>);</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td>	<b>if</b> (!<a class="local col5 ref" href="#75cpuc" title='cpuc' data-ref="75cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_users" title='cpu_hw_events::lbr_users' data-ref="cpu_hw_events::lbr_users">lbr_users</a>)</td></tr>
<tr><th id="620">620</th><td>		<b>return</b>;</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td>	<b>if</b> (<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::intel_cap" title='x86_pmu::intel_cap' data-ref="x86_pmu::intel_cap">intel_cap</a>.<a class="ref field" href="../perf_event.h.html#perf_capabilities::(anonymous)::lbr_format" title='perf_capabilities::(anonymous struct)::lbr_format' data-ref="perf_capabilities::(anonymous)::lbr_format">lbr_format</a> == <a class="enum" href="#LBR_FORMAT_32" title='LBR_FORMAT_32' data-ref="LBR_FORMAT_32">LBR_FORMAT_32</a>)</td></tr>
<tr><th id="623">623</th><td>		<a class="tu ref fn" href="#intel_pmu_lbr_read_32" title='intel_pmu_lbr_read_32' data-use='c' data-ref="intel_pmu_lbr_read_32">intel_pmu_lbr_read_32</a>(<a class="local col5 ref" href="#75cpuc" title='cpuc' data-ref="75cpuc">cpuc</a>);</td></tr>
<tr><th id="624">624</th><td>	<b>else</b></td></tr>
<tr><th id="625">625</th><td>		<a class="tu ref fn" href="#intel_pmu_lbr_read_64" title='intel_pmu_lbr_read_64' data-use='c' data-ref="intel_pmu_lbr_read_64">intel_pmu_lbr_read_64</a>(<a class="local col5 ref" href="#75cpuc" title='cpuc' data-ref="75cpuc">cpuc</a>);</td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td>	<a class="tu ref fn" href="#intel_pmu_lbr_filter" title='intel_pmu_lbr_filter' data-use='c' data-ref="intel_pmu_lbr_filter">intel_pmu_lbr_filter</a>(<a class="local col5 ref" href="#75cpuc" title='cpuc' data-ref="75cpuc">cpuc</a>);</td></tr>
<tr><th id="628">628</th><td>}</td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td><i  data-doc="intel_pmu_setup_sw_lbr_filter">/*</i></td></tr>
<tr><th id="631">631</th><td><i  data-doc="intel_pmu_setup_sw_lbr_filter"> * SW filter is used:</i></td></tr>
<tr><th id="632">632</th><td><i  data-doc="intel_pmu_setup_sw_lbr_filter"> * - in case there is no HW filter</i></td></tr>
<tr><th id="633">633</th><td><i  data-doc="intel_pmu_setup_sw_lbr_filter"> * - in case the HW filter has errata or limitations</i></td></tr>
<tr><th id="634">634</th><td><i  data-doc="intel_pmu_setup_sw_lbr_filter"> */</i></td></tr>
<tr><th id="635">635</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="intel_pmu_setup_sw_lbr_filter" title='intel_pmu_setup_sw_lbr_filter' data-type='int intel_pmu_setup_sw_lbr_filter(struct perf_event * event)' data-ref="intel_pmu_setup_sw_lbr_filter">intel_pmu_setup_sw_lbr_filter</dfn>(<b>struct</b> <a class="type" href="../../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col6 decl" id="76event" title='event' data-type='struct perf_event *' data-ref="76event">event</dfn>)</td></tr>
<tr><th id="636">636</th><td>{</td></tr>
<tr><th id="637">637</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col7 decl" id="77br_type" title='br_type' data-type='u64' data-ref="77br_type">br_type</dfn> = <a class="local col6 ref" href="#76event" title='event' data-ref="76event">event</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event::attr" title='perf_event::attr' data-ref="perf_event::attr">attr</a>.<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_event_attr::branch_sample_type" title='perf_event_attr::branch_sample_type' data-ref="perf_event_attr::branch_sample_type">branch_sample_type</a>;</td></tr>
<tr><th id="638">638</th><td>	<em>int</em> <dfn class="local col8 decl" id="78mask" title='mask' data-type='int' data-ref="78mask">mask</dfn> = <var>0</var>;</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td>	<b>if</b> (<a class="local col7 ref" href="#77br_type" title='br_type' data-ref="77br_type">br_type</a> &amp; <a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_USER" title='PERF_SAMPLE_BRANCH_USER' data-ref="PERF_SAMPLE_BRANCH_USER">PERF_SAMPLE_BRANCH_USER</a>)</td></tr>
<tr><th id="641">641</th><td>		<a class="local col8 ref" href="#78mask" title='mask' data-ref="78mask">mask</a> |= <a class="enum" href="#X86_BR_USER" title='X86_BR_USER' data-ref="X86_BR_USER">X86_BR_USER</a>;</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td>	<b>if</b> (<a class="local col7 ref" href="#77br_type" title='br_type' data-ref="77br_type">br_type</a> &amp; <a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_KERNEL" title='PERF_SAMPLE_BRANCH_KERNEL' data-ref="PERF_SAMPLE_BRANCH_KERNEL">PERF_SAMPLE_BRANCH_KERNEL</a>)</td></tr>
<tr><th id="644">644</th><td>		<a class="local col8 ref" href="#78mask" title='mask' data-ref="78mask">mask</a> |= <a class="enum" href="#X86_BR_KERNEL" title='X86_BR_KERNEL' data-ref="X86_BR_KERNEL">X86_BR_KERNEL</a>;</td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td>	<i>/* we ignore BRANCH_HV here */</i></td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>	<b>if</b> (<a class="local col7 ref" href="#77br_type" title='br_type' data-ref="77br_type">br_type</a> &amp; <a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_ANY" title='PERF_SAMPLE_BRANCH_ANY' data-ref="PERF_SAMPLE_BRANCH_ANY">PERF_SAMPLE_BRANCH_ANY</a>)</td></tr>
<tr><th id="649">649</th><td>		<a class="local col8 ref" href="#78mask" title='mask' data-ref="78mask">mask</a> |= <a class="macro" href="#121" title="(X86_BR_CALL | X86_BR_RET | X86_BR_SYSCALL | X86_BR_SYSRET | X86_BR_INT | X86_BR_IRET | X86_BR_JCC | X86_BR_JMP | X86_BR_IRQ | X86_BR_ABORT | X86_BR_IND_CALL | X86_BR_IND_JMP | X86_BR_ZERO_CALL)" data-ref="_M/X86_BR_ANY">X86_BR_ANY</a>;</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td>	<b>if</b> (<a class="local col7 ref" href="#77br_type" title='br_type' data-ref="77br_type">br_type</a> &amp; <a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_ANY_CALL" title='PERF_SAMPLE_BRANCH_ANY_CALL' data-ref="PERF_SAMPLE_BRANCH_ANY_CALL">PERF_SAMPLE_BRANCH_ANY_CALL</a>)</td></tr>
<tr><th id="652">652</th><td>		<a class="local col8 ref" href="#78mask" title='mask' data-ref="78mask">mask</a> |= <a class="macro" href="#138" title="(X86_BR_CALL | X86_BR_IND_CALL | X86_BR_ZERO_CALL | X86_BR_SYSCALL | X86_BR_IRQ | X86_BR_INT)" data-ref="_M/X86_BR_ANY_CALL">X86_BR_ANY_CALL</a>;</td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td>	<b>if</b> (<a class="local col7 ref" href="#77br_type" title='br_type' data-ref="77br_type">br_type</a> &amp; <a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_ANY_RETURN" title='PERF_SAMPLE_BRANCH_ANY_RETURN' data-ref="PERF_SAMPLE_BRANCH_ANY_RETURN">PERF_SAMPLE_BRANCH_ANY_RETURN</a>)</td></tr>
<tr><th id="655">655</th><td>		<a class="local col8 ref" href="#78mask" title='mask' data-ref="78mask">mask</a> |= <a class="enum" href="#X86_BR_RET" title='X86_BR_RET' data-ref="X86_BR_RET">X86_BR_RET</a> | <a class="enum" href="#X86_BR_IRET" title='X86_BR_IRET' data-ref="X86_BR_IRET">X86_BR_IRET</a> | <a class="enum" href="#X86_BR_SYSRET" title='X86_BR_SYSRET' data-ref="X86_BR_SYSRET">X86_BR_SYSRET</a>;</td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td>	<b>if</b> (<a class="local col7 ref" href="#77br_type" title='br_type' data-ref="77br_type">br_type</a> &amp; <a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_IND_CALL" title='PERF_SAMPLE_BRANCH_IND_CALL' data-ref="PERF_SAMPLE_BRANCH_IND_CALL">PERF_SAMPLE_BRANCH_IND_CALL</a>)</td></tr>
<tr><th id="658">658</th><td>		<a class="local col8 ref" href="#78mask" title='mask' data-ref="78mask">mask</a> |= <a class="enum" href="#X86_BR_IND_CALL" title='X86_BR_IND_CALL' data-ref="X86_BR_IND_CALL">X86_BR_IND_CALL</a>;</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td>	<b>if</b> (<a class="local col7 ref" href="#77br_type" title='br_type' data-ref="77br_type">br_type</a> &amp; <a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_ABORT_TX" title='PERF_SAMPLE_BRANCH_ABORT_TX' data-ref="PERF_SAMPLE_BRANCH_ABORT_TX">PERF_SAMPLE_BRANCH_ABORT_TX</a>)</td></tr>
<tr><th id="661">661</th><td>		<a class="local col8 ref" href="#78mask" title='mask' data-ref="78mask">mask</a> |= <a class="enum" href="#X86_BR_ABORT" title='X86_BR_ABORT' data-ref="X86_BR_ABORT">X86_BR_ABORT</a>;</td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td>	<b>if</b> (<a class="local col7 ref" href="#77br_type" title='br_type' data-ref="77br_type">br_type</a> &amp; <a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_IN_TX" title='PERF_SAMPLE_BRANCH_IN_TX' data-ref="PERF_SAMPLE_BRANCH_IN_TX">PERF_SAMPLE_BRANCH_IN_TX</a>)</td></tr>
<tr><th id="664">664</th><td>		<a class="local col8 ref" href="#78mask" title='mask' data-ref="78mask">mask</a> |= <a class="enum" href="#X86_BR_IN_TX" title='X86_BR_IN_TX' data-ref="X86_BR_IN_TX">X86_BR_IN_TX</a>;</td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td>	<b>if</b> (<a class="local col7 ref" href="#77br_type" title='br_type' data-ref="77br_type">br_type</a> &amp; <a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_NO_TX" title='PERF_SAMPLE_BRANCH_NO_TX' data-ref="PERF_SAMPLE_BRANCH_NO_TX">PERF_SAMPLE_BRANCH_NO_TX</a>)</td></tr>
<tr><th id="667">667</th><td>		<a class="local col8 ref" href="#78mask" title='mask' data-ref="78mask">mask</a> |= <a class="enum" href="#X86_BR_NO_TX" title='X86_BR_NO_TX' data-ref="X86_BR_NO_TX">X86_BR_NO_TX</a>;</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td>	<b>if</b> (<a class="local col7 ref" href="#77br_type" title='br_type' data-ref="77br_type">br_type</a> &amp; <a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_COND" title='PERF_SAMPLE_BRANCH_COND' data-ref="PERF_SAMPLE_BRANCH_COND">PERF_SAMPLE_BRANCH_COND</a>)</td></tr>
<tr><th id="670">670</th><td>		<a class="local col8 ref" href="#78mask" title='mask' data-ref="78mask">mask</a> |= <a class="enum" href="#X86_BR_JCC" title='X86_BR_JCC' data-ref="X86_BR_JCC">X86_BR_JCC</a>;</td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td>	<b>if</b> (<a class="local col7 ref" href="#77br_type" title='br_type' data-ref="77br_type">br_type</a> &amp; <a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_CALL_STACK" title='PERF_SAMPLE_BRANCH_CALL_STACK' data-ref="PERF_SAMPLE_BRANCH_CALL_STACK">PERF_SAMPLE_BRANCH_CALL_STACK</a>) {</td></tr>
<tr><th id="673">673</th><td>		<b>if</b> (!<a class="ref fn" href="../perf_event.h.html#x86_pmu_has_lbr_callstack" title='x86_pmu_has_lbr_callstack' data-ref="x86_pmu_has_lbr_callstack">x86_pmu_has_lbr_callstack</a>())</td></tr>
<tr><th id="674">674</th><td>			<b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno.h.html#78" title="95" data-ref="_M/EOPNOTSUPP">EOPNOTSUPP</a>;</td></tr>
<tr><th id="675">675</th><td>		<b>if</b> (<a class="local col8 ref" href="#78mask" title='mask' data-ref="78mask">mask</a> &amp; ~(<a class="enum" href="#X86_BR_USER" title='X86_BR_USER' data-ref="X86_BR_USER">X86_BR_USER</a> | <a class="enum" href="#X86_BR_KERNEL" title='X86_BR_KERNEL' data-ref="X86_BR_KERNEL">X86_BR_KERNEL</a>))</td></tr>
<tr><th id="676">676</th><td>			<b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno-base.h.html#26" title="22" data-ref="_M/EINVAL">EINVAL</a>;</td></tr>
<tr><th id="677">677</th><td>		<a class="local col8 ref" href="#78mask" title='mask' data-ref="78mask">mask</a> |= <a class="enum" href="#X86_BR_CALL" title='X86_BR_CALL' data-ref="X86_BR_CALL">X86_BR_CALL</a> | <a class="enum" href="#X86_BR_IND_CALL" title='X86_BR_IND_CALL' data-ref="X86_BR_IND_CALL">X86_BR_IND_CALL</a> | <a class="enum" href="#X86_BR_RET" title='X86_BR_RET' data-ref="X86_BR_RET">X86_BR_RET</a> |</td></tr>
<tr><th id="678">678</th><td>			<a class="enum" href="#X86_BR_CALL_STACK" title='X86_BR_CALL_STACK' data-ref="X86_BR_CALL_STACK">X86_BR_CALL_STACK</a>;</td></tr>
<tr><th id="679">679</th><td>	}</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td>	<b>if</b> (<a class="local col7 ref" href="#77br_type" title='br_type' data-ref="77br_type">br_type</a> &amp; <a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_IND_JUMP" title='PERF_SAMPLE_BRANCH_IND_JUMP' data-ref="PERF_SAMPLE_BRANCH_IND_JUMP">PERF_SAMPLE_BRANCH_IND_JUMP</a>)</td></tr>
<tr><th id="682">682</th><td>		<a class="local col8 ref" href="#78mask" title='mask' data-ref="78mask">mask</a> |= <a class="enum" href="#X86_BR_IND_JMP" title='X86_BR_IND_JMP' data-ref="X86_BR_IND_JMP">X86_BR_IND_JMP</a>;</td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td>	<b>if</b> (<a class="local col7 ref" href="#77br_type" title='br_type' data-ref="77br_type">br_type</a> &amp; <a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_CALL" title='PERF_SAMPLE_BRANCH_CALL' data-ref="PERF_SAMPLE_BRANCH_CALL">PERF_SAMPLE_BRANCH_CALL</a>)</td></tr>
<tr><th id="685">685</th><td>		<a class="local col8 ref" href="#78mask" title='mask' data-ref="78mask">mask</a> |= <a class="enum" href="#X86_BR_CALL" title='X86_BR_CALL' data-ref="X86_BR_CALL">X86_BR_CALL</a> | <a class="enum" href="#X86_BR_ZERO_CALL" title='X86_BR_ZERO_CALL' data-ref="X86_BR_ZERO_CALL">X86_BR_ZERO_CALL</a>;</td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td>	<b>if</b> (<a class="local col7 ref" href="#77br_type" title='br_type' data-ref="77br_type">br_type</a> &amp; <a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_TYPE_SAVE" title='PERF_SAMPLE_BRANCH_TYPE_SAVE' data-ref="PERF_SAMPLE_BRANCH_TYPE_SAVE">PERF_SAMPLE_BRANCH_TYPE_SAVE</a>)</td></tr>
<tr><th id="688">688</th><td>		<a class="local col8 ref" href="#78mask" title='mask' data-ref="78mask">mask</a> |= <a class="enum" href="#X86_BR_TYPE_SAVE" title='X86_BR_TYPE_SAVE' data-ref="X86_BR_TYPE_SAVE">X86_BR_TYPE_SAVE</a>;</td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td>	<i>/*</i></td></tr>
<tr><th id="691">691</th><td><i>	 * stash actual user request into reg, it may</i></td></tr>
<tr><th id="692">692</th><td><i>	 * be used by fixup code for some CPU</i></td></tr>
<tr><th id="693">693</th><td><i>	 */</i></td></tr>
<tr><th id="694">694</th><td>	<a class="local col6 ref" href="#76event" title='event' data-ref="76event">event</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event::hw" title='perf_event::hw' data-ref="perf_event::hw">hw</a>.<a class="ref field" href="../../../../include/linux/perf_event.h.html#hw_perf_event::(anonymousunion)::(anonymous)::branch_reg" title='hw_perf_event::(anonymous union)::(anonymous struct)::branch_reg' data-ref="hw_perf_event::(anonymousunion)::(anonymous)::branch_reg">branch_reg</a>.<a class="ref field" href="../../../../include/linux/perf_event.h.html#hw_perf_event_extra::reg" title='hw_perf_event_extra::reg' data-ref="hw_perf_event_extra::reg">reg</a> = <a class="local col8 ref" href="#78mask" title='mask' data-ref="78mask">mask</a>;</td></tr>
<tr><th id="695">695</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="696">696</th><td>}</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td><i  data-doc="intel_pmu_setup_hw_lbr_filter">/*</i></td></tr>
<tr><th id="699">699</th><td><i  data-doc="intel_pmu_setup_hw_lbr_filter"> * setup the HW LBR filter</i></td></tr>
<tr><th id="700">700</th><td><i  data-doc="intel_pmu_setup_hw_lbr_filter"> * Used only when available, may not be enough to disambiguate</i></td></tr>
<tr><th id="701">701</th><td><i  data-doc="intel_pmu_setup_hw_lbr_filter"> * all branches, may need the help of the SW filter</i></td></tr>
<tr><th id="702">702</th><td><i  data-doc="intel_pmu_setup_hw_lbr_filter"> */</i></td></tr>
<tr><th id="703">703</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="intel_pmu_setup_hw_lbr_filter" title='intel_pmu_setup_hw_lbr_filter' data-type='int intel_pmu_setup_hw_lbr_filter(struct perf_event * event)' data-ref="intel_pmu_setup_hw_lbr_filter">intel_pmu_setup_hw_lbr_filter</dfn>(<b>struct</b> <a class="type" href="../../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col9 decl" id="79event" title='event' data-type='struct perf_event *' data-ref="79event">event</dfn>)</td></tr>
<tr><th id="704">704</th><td>{</td></tr>
<tr><th id="705">705</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/perf_event.h.html#hw_perf_event_extra" title='hw_perf_event_extra' data-ref="hw_perf_event_extra">hw_perf_event_extra</a> *<dfn class="local col0 decl" id="80reg" title='reg' data-type='struct hw_perf_event_extra *' data-ref="80reg">reg</dfn>;</td></tr>
<tr><th id="706">706</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col1 decl" id="81br_type" title='br_type' data-type='u64' data-ref="81br_type">br_type</dfn> = <a class="local col9 ref" href="#79event" title='event' data-ref="79event">event</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event::attr" title='perf_event::attr' data-ref="perf_event::attr">attr</a>.<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_event_attr::branch_sample_type" title='perf_event_attr::branch_sample_type' data-ref="perf_event_attr::branch_sample_type">branch_sample_type</a>;</td></tr>
<tr><th id="707">707</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col2 decl" id="82mask" title='mask' data-type='u64' data-ref="82mask">mask</dfn> = <var>0</var>, <dfn class="local col3 decl" id="83v" title='v' data-type='u64' data-ref="83v">v</dfn>;</td></tr>
<tr><th id="708">708</th><td>	<em>int</em> <dfn class="local col4 decl" id="84i" title='i' data-type='int' data-ref="84i">i</dfn>;</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td>	<b>for</b> (<a class="local col4 ref" href="#84i" title='i' data-ref="84i">i</a> = <var>0</var>; <a class="local col4 ref" href="#84i" title='i' data-ref="84i">i</a> &lt; <a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_MAX_SHIFT" title='PERF_SAMPLE_BRANCH_MAX_SHIFT' data-ref="PERF_SAMPLE_BRANCH_MAX_SHIFT">PERF_SAMPLE_BRANCH_MAX_SHIFT</a>; <a class="local col4 ref" href="#84i" title='i' data-ref="84i">i</a>++) {</td></tr>
<tr><th id="711">711</th><td>		<b>if</b> (!(<a class="local col1 ref" href="#81br_type" title='br_type' data-ref="81br_type">br_type</a> &amp; (<var>1ULL</var> &lt;&lt; <a class="local col4 ref" href="#84i" title='i' data-ref="84i">i</a>)))</td></tr>
<tr><th id="712">712</th><td>			<b>continue</b>;</td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td>		<a class="local col3 ref" href="#83v" title='v' data-ref="83v">v</a> = <a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_sel_map" title='x86_pmu::lbr_sel_map' data-ref="x86_pmu::lbr_sel_map">lbr_sel_map</a>[<a class="local col4 ref" href="#84i" title='i' data-ref="84i">i</a>];</td></tr>
<tr><th id="715">715</th><td>		<b>if</b> (<a class="local col3 ref" href="#83v" title='v' data-ref="83v">v</a> == <a class="macro" href="#69" title="-1" data-ref="_M/LBR_NOT_SUPP">LBR_NOT_SUPP</a>)</td></tr>
<tr><th id="716">716</th><td>			<b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno.h.html#78" title="95" data-ref="_M/EOPNOTSUPP">EOPNOTSUPP</a>;</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td>		<b>if</b> (<a class="local col3 ref" href="#83v" title='v' data-ref="83v">v</a> != <a class="macro" href="#70" title="0" data-ref="_M/LBR_IGN">LBR_IGN</a>)</td></tr>
<tr><th id="719">719</th><td>			<a class="local col2 ref" href="#82mask" title='mask' data-ref="82mask">mask</a> |= <a class="local col3 ref" href="#83v" title='v' data-ref="83v">v</a>;</td></tr>
<tr><th id="720">720</th><td>	}</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td>	<a class="local col0 ref" href="#80reg" title='reg' data-ref="80reg">reg</a> = &amp;<a class="local col9 ref" href="#79event" title='event' data-ref="79event">event</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event::hw" title='perf_event::hw' data-ref="perf_event::hw">hw</a>.<a class="ref field" href="../../../../include/linux/perf_event.h.html#hw_perf_event::(anonymousunion)::(anonymous)::branch_reg" title='hw_perf_event::(anonymous union)::(anonymous struct)::branch_reg' data-ref="hw_perf_event::(anonymousunion)::(anonymous)::branch_reg">branch_reg</a>;</td></tr>
<tr><th id="723">723</th><td>	<a class="local col0 ref" href="#80reg" title='reg' data-ref="80reg">reg</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#hw_perf_event_extra::idx" title='hw_perf_event_extra::idx' data-ref="hw_perf_event_extra::idx">idx</a> = <a class="enum" href="../perf_event.h.html#EXTRA_REG_LBR" title='EXTRA_REG_LBR' data-ref="EXTRA_REG_LBR">EXTRA_REG_LBR</a>;</td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td>	<i>/*</i></td></tr>
<tr><th id="726">726</th><td><i>	 * The first 9 bits (LBR_SEL_MASK) in LBR_SELECT operate</i></td></tr>
<tr><th id="727">727</th><td><i>	 * in suppress mode. So LBR_SELECT should be set to</i></td></tr>
<tr><th id="728">728</th><td><i>	 * (~mask &amp; LBR_SEL_MASK) | (mask &amp; ~LBR_SEL_MASK)</i></td></tr>
<tr><th id="729">729</th><td><i>	 * But the 10th bit LBR_CALL_STACK does not operate</i></td></tr>
<tr><th id="730">730</th><td><i>	 * in suppress mode.</i></td></tr>
<tr><th id="731">731</th><td><i>	 */</i></td></tr>
<tr><th id="732">732</th><td>	<a class="local col0 ref" href="#80reg" title='reg' data-ref="80reg">reg</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#hw_perf_event_extra::config" title='hw_perf_event_extra::config' data-ref="hw_perf_event_extra::config">config</a> = <a class="local col2 ref" href="#82mask" title='mask' data-ref="82mask">mask</a> ^ (<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_sel_mask" title='x86_pmu::lbr_sel_mask' data-ref="x86_pmu::lbr_sel_mask">lbr_sel_mask</a> &amp; ~<a class="macro" href="#63" title="(1 &lt;&lt; 9)" data-ref="_M/LBR_CALL_STACK">LBR_CALL_STACK</a>);</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td>	<b>if</b> ((<a class="local col1 ref" href="#81br_type" title='br_type' data-ref="81br_type">br_type</a> &amp; <a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_NO_CYCLES" title='PERF_SAMPLE_BRANCH_NO_CYCLES' data-ref="PERF_SAMPLE_BRANCH_NO_CYCLES">PERF_SAMPLE_BRANCH_NO_CYCLES</a>) &amp;&amp;</td></tr>
<tr><th id="735">735</th><td>	    (<a class="local col1 ref" href="#81br_type" title='br_type' data-ref="81br_type">br_type</a> &amp; <a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_NO_FLAGS" title='PERF_SAMPLE_BRANCH_NO_FLAGS' data-ref="PERF_SAMPLE_BRANCH_NO_FLAGS">PERF_SAMPLE_BRANCH_NO_FLAGS</a>) &amp;&amp;</td></tr>
<tr><th id="736">736</th><td>	    (<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::intel_cap" title='x86_pmu::intel_cap' data-ref="x86_pmu::intel_cap">intel_cap</a>.<a class="ref field" href="../perf_event.h.html#perf_capabilities::(anonymous)::lbr_format" title='perf_capabilities::(anonymous struct)::lbr_format' data-ref="perf_capabilities::(anonymous)::lbr_format">lbr_format</a> == <a class="enum" href="#LBR_FORMAT_INFO" title='LBR_FORMAT_INFO' data-ref="LBR_FORMAT_INFO">LBR_FORMAT_INFO</a>))</td></tr>
<tr><th id="737">737</th><td>		<a class="local col0 ref" href="#80reg" title='reg' data-ref="80reg">reg</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#hw_perf_event_extra::config" title='hw_perf_event_extra::config' data-ref="hw_perf_event_extra::config">config</a> |= <a class="macro" href="#64" title="(1ULL &lt;&lt; 63)" data-ref="_M/LBR_NO_INFO">LBR_NO_INFO</a>;</td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="740">740</th><td>}</td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td><em>int</em> <dfn class="decl def fn" id="intel_pmu_setup_lbr_filter" title='intel_pmu_setup_lbr_filter' data-ref="intel_pmu_setup_lbr_filter">intel_pmu_setup_lbr_filter</dfn>(<b>struct</b> <a class="type" href="../../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col5 decl" id="85event" title='event' data-type='struct perf_event *' data-ref="85event">event</dfn>)</td></tr>
<tr><th id="743">743</th><td>{</td></tr>
<tr><th id="744">744</th><td>	<em>int</em> <dfn class="local col6 decl" id="86ret" title='ret' data-type='int' data-ref="86ret">ret</dfn> = <var>0</var>;</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td>	<i>/*</i></td></tr>
<tr><th id="747">747</th><td><i>	 * no LBR on this PMU</i></td></tr>
<tr><th id="748">748</th><td><i>	 */</i></td></tr>
<tr><th id="749">749</th><td>	<b>if</b> (!<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_nr" title='x86_pmu::lbr_nr' data-ref="x86_pmu::lbr_nr">lbr_nr</a>)</td></tr>
<tr><th id="750">750</th><td>		<b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno.h.html#78" title="95" data-ref="_M/EOPNOTSUPP">EOPNOTSUPP</a>;</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td>	<i>/*</i></td></tr>
<tr><th id="753">753</th><td><i>	 * setup SW LBR filter</i></td></tr>
<tr><th id="754">754</th><td><i>	 */</i></td></tr>
<tr><th id="755">755</th><td>	<a class="local col6 ref" href="#86ret" title='ret' data-ref="86ret">ret</a> = <a class="tu ref fn" href="#intel_pmu_setup_sw_lbr_filter" title='intel_pmu_setup_sw_lbr_filter' data-use='c' data-ref="intel_pmu_setup_sw_lbr_filter">intel_pmu_setup_sw_lbr_filter</a>(<a class="local col5 ref" href="#85event" title='event' data-ref="85event">event</a>);</td></tr>
<tr><th id="756">756</th><td>	<b>if</b> (<a class="local col6 ref" href="#86ret" title='ret' data-ref="86ret">ret</a>)</td></tr>
<tr><th id="757">757</th><td>		<b>return</b> <a class="local col6 ref" href="#86ret" title='ret' data-ref="86ret">ret</a>;</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>	<i>/*</i></td></tr>
<tr><th id="760">760</th><td><i>	 * setup HW LBR filter, if any</i></td></tr>
<tr><th id="761">761</th><td><i>	 */</i></td></tr>
<tr><th id="762">762</th><td>	<b>if</b> (<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_sel_map" title='x86_pmu::lbr_sel_map' data-ref="x86_pmu::lbr_sel_map">lbr_sel_map</a>)</td></tr>
<tr><th id="763">763</th><td>		<a class="local col6 ref" href="#86ret" title='ret' data-ref="86ret">ret</a> = <a class="tu ref fn" href="#intel_pmu_setup_hw_lbr_filter" title='intel_pmu_setup_hw_lbr_filter' data-use='c' data-ref="intel_pmu_setup_hw_lbr_filter">intel_pmu_setup_hw_lbr_filter</a>(<a class="local col5 ref" href="#85event" title='event' data-ref="85event">event</a>);</td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td>	<b>return</b> <a class="local col6 ref" href="#86ret" title='ret' data-ref="86ret">ret</a>;</td></tr>
<tr><th id="766">766</th><td>}</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td><i  data-doc="branch_type">/*</i></td></tr>
<tr><th id="769">769</th><td><i  data-doc="branch_type"> * return the type of control flow change at address "from"</i></td></tr>
<tr><th id="770">770</th><td><i  data-doc="branch_type"> * instruction is not necessarily a branch (in case of interrupt).</i></td></tr>
<tr><th id="771">771</th><td><i  data-doc="branch_type"> *</i></td></tr>
<tr><th id="772">772</th><td><i  data-doc="branch_type"> * The branch type returned also includes the priv level of the</i></td></tr>
<tr><th id="773">773</th><td><i  data-doc="branch_type"> * target of the control flow change (X86_BR_USER, X86_BR_KERNEL).</i></td></tr>
<tr><th id="774">774</th><td><i  data-doc="branch_type"> *</i></td></tr>
<tr><th id="775">775</th><td><i  data-doc="branch_type"> * If a branch type is unknown OR the instruction cannot be</i></td></tr>
<tr><th id="776">776</th><td><i  data-doc="branch_type"> * decoded (e.g., text page not present), then X86_BR_NONE is</i></td></tr>
<tr><th id="777">777</th><td><i  data-doc="branch_type"> * returned.</i></td></tr>
<tr><th id="778">778</th><td><i  data-doc="branch_type"> */</i></td></tr>
<tr><th id="779">779</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="branch_type" title='branch_type' data-type='int branch_type(unsigned long from, unsigned long to, int abort)' data-ref="branch_type">branch_type</dfn>(<em>unsigned</em> <em>long</em> <dfn class="local col7 decl" id="87from" title='from' data-type='unsigned long' data-ref="87from">from</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col8 decl" id="88to" title='to' data-type='unsigned long' data-ref="88to">to</dfn>, <em>int</em> <dfn class="local col9 decl" id="89abort" title='abort' data-type='int' data-ref="89abort">abort</dfn>)</td></tr>
<tr><th id="780">780</th><td>{</td></tr>
<tr><th id="781">781</th><td>	<b>struct</b> <a class="type" href="../../include/asm/insn.h.html#insn" title='insn' data-ref="insn">insn</a> <dfn class="local col0 decl" id="90insn" title='insn' data-type='struct insn' data-ref="90insn">insn</dfn>;</td></tr>
<tr><th id="782">782</th><td>	<em>void</em> *<dfn class="local col1 decl" id="91addr" title='addr' data-type='void *' data-ref="91addr">addr</dfn>;</td></tr>
<tr><th id="783">783</th><td>	<em>int</em> <dfn class="local col2 decl" id="92bytes_read" title='bytes_read' data-type='int' data-ref="92bytes_read">bytes_read</dfn>, <dfn class="local col3 decl" id="93bytes_left" title='bytes_left' data-type='int' data-ref="93bytes_left">bytes_left</dfn>;</td></tr>
<tr><th id="784">784</th><td>	<em>int</em> <dfn class="local col4 decl" id="94ret" title='ret' data-type='int' data-ref="94ret">ret</dfn> = <a class="enum" href="#X86_BR_NONE" title='X86_BR_NONE' data-ref="X86_BR_NONE">X86_BR_NONE</a>;</td></tr>
<tr><th id="785">785</th><td>	<em>int</em> <dfn class="local col5 decl" id="95ext" title='ext' data-type='int' data-ref="95ext">ext</dfn>, <dfn class="local col6 decl" id="96to_plm" title='to_plm' data-type='int' data-ref="96to_plm">to_plm</dfn>, <dfn class="local col7 decl" id="97from_plm" title='from_plm' data-type='int' data-ref="97from_plm">from_plm</dfn>;</td></tr>
<tr><th id="786">786</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col8 decl" id="98buf" title='buf' data-type='u8 [15]' data-ref="98buf">buf</dfn>[<a class="macro" href="../../include/asm/insn.h.html#72" title="15" data-ref="_M/MAX_INSN_SIZE">MAX_INSN_SIZE</a>];</td></tr>
<tr><th id="787">787</th><td>	<em>int</em> <dfn class="local col9 decl" id="99is64" title='is64' data-type='int' data-ref="99is64">is64</dfn> = <var>0</var>;</td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td>	<a class="local col6 ref" href="#96to_plm" title='to_plm' data-ref="96to_plm">to_plm</a> = <a class="ref fn" href="../perf_event.h.html#kernel_ip" title='kernel_ip' data-ref="kernel_ip">kernel_ip</a>(<a class="local col8 ref" href="#88to" title='to' data-ref="88to">to</a>) ? <a class="enum" href="#X86_BR_KERNEL" title='X86_BR_KERNEL' data-ref="X86_BR_KERNEL">X86_BR_KERNEL</a> : <a class="enum" href="#X86_BR_USER" title='X86_BR_USER' data-ref="X86_BR_USER">X86_BR_USER</a>;</td></tr>
<tr><th id="790">790</th><td>	<a class="local col7 ref" href="#97from_plm" title='from_plm' data-ref="97from_plm">from_plm</a> = <a class="ref fn" href="../perf_event.h.html#kernel_ip" title='kernel_ip' data-ref="kernel_ip">kernel_ip</a>(<a class="local col7 ref" href="#87from" title='from' data-ref="87from">from</a>) ? <a class="enum" href="#X86_BR_KERNEL" title='X86_BR_KERNEL' data-ref="X86_BR_KERNEL">X86_BR_KERNEL</a> : <a class="enum" href="#X86_BR_USER" title='X86_BR_USER' data-ref="X86_BR_USER">X86_BR_USER</a>;</td></tr>
<tr><th id="791">791</th><td></td></tr>
<tr><th id="792">792</th><td>	<i>/*</i></td></tr>
<tr><th id="793">793</th><td><i>	 * maybe zero if lbr did not fill up after a reset by the time</i></td></tr>
<tr><th id="794">794</th><td><i>	 * we get a PMU interrupt</i></td></tr>
<tr><th id="795">795</th><td><i>	 */</i></td></tr>
<tr><th id="796">796</th><td>	<b>if</b> (<a class="local col7 ref" href="#87from" title='from' data-ref="87from">from</a> == <var>0</var> || <a class="local col8 ref" href="#88to" title='to' data-ref="88to">to</a> == <var>0</var>)</td></tr>
<tr><th id="797">797</th><td>		<b>return</b> <a class="enum" href="#X86_BR_NONE" title='X86_BR_NONE' data-ref="X86_BR_NONE">X86_BR_NONE</a>;</td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td>	<b>if</b> (<a class="local col9 ref" href="#89abort" title='abort' data-ref="89abort">abort</a>)</td></tr>
<tr><th id="800">800</th><td>		<b>return</b> <a class="enum" href="#X86_BR_ABORT" title='X86_BR_ABORT' data-ref="X86_BR_ABORT">X86_BR_ABORT</a> | <a class="local col6 ref" href="#96to_plm" title='to_plm' data-ref="96to_plm">to_plm</a>;</td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td>	<b>if</b> (<a class="local col7 ref" href="#97from_plm" title='from_plm' data-ref="97from_plm">from_plm</a> == <a class="enum" href="#X86_BR_USER" title='X86_BR_USER' data-ref="X86_BR_USER">X86_BR_USER</a>) {</td></tr>
<tr><th id="803">803</th><td>		<i>/*</i></td></tr>
<tr><th id="804">804</th><td><i>		 * can happen if measuring at the user level only</i></td></tr>
<tr><th id="805">805</th><td><i>		 * and we interrupt in a kernel thread, e.g., idle.</i></td></tr>
<tr><th id="806">806</th><td><i>		 */</i></td></tr>
<tr><th id="807">807</th><td>		<b>if</b> (!<a class="macro" href="../../include/asm/current.h.html#18" title="get_current()" data-ref="_M/current">current</a>-&gt;<a class="ref field" href="../../../../include/linux/sched.h.html#task_struct::mm" title='task_struct::mm' data-ref="task_struct::mm">mm</a>)</td></tr>
<tr><th id="808">808</th><td>			<b>return</b> <a class="enum" href="#X86_BR_NONE" title='X86_BR_NONE' data-ref="X86_BR_NONE">X86_BR_NONE</a>;</td></tr>
<tr><th id="809">809</th><td></td></tr>
<tr><th id="810">810</th><td>		<i>/* may fail if text not present */</i></td></tr>
<tr><th id="811">811</th><td>		<a class="local col3 ref" href="#93bytes_left" title='bytes_left' data-ref="93bytes_left">bytes_left</a> = <a class="ref fn" href="../../include/asm/uaccess.h.html#copy_from_user_nmi" title='copy_from_user_nmi' data-ref="copy_from_user_nmi">copy_from_user_nmi</a>(<a class="local col8 ref" href="#98buf" title='buf' data-ref="98buf">buf</a>, (<em>void</em> <a class="macro" href="../../../../include/linux/compiler_types.h.html#29" title="" data-ref="_M/__user">__user</a> *)<a class="local col7 ref" href="#87from" title='from' data-ref="87from">from</a>,</td></tr>
<tr><th id="812">812</th><td>						<a class="macro" href="../../include/asm/insn.h.html#72" title="15" data-ref="_M/MAX_INSN_SIZE">MAX_INSN_SIZE</a>);</td></tr>
<tr><th id="813">813</th><td>		<a class="local col2 ref" href="#92bytes_read" title='bytes_read' data-ref="92bytes_read">bytes_read</a> = <a class="macro" href="../../include/asm/insn.h.html#72" title="15" data-ref="_M/MAX_INSN_SIZE">MAX_INSN_SIZE</a> - <a class="local col3 ref" href="#93bytes_left" title='bytes_left' data-ref="93bytes_left">bytes_left</a>;</td></tr>
<tr><th id="814">814</th><td>		<b>if</b> (!<a class="local col2 ref" href="#92bytes_read" title='bytes_read' data-ref="92bytes_read">bytes_read</a>)</td></tr>
<tr><th id="815">815</th><td>			<b>return</b> <a class="enum" href="#X86_BR_NONE" title='X86_BR_NONE' data-ref="X86_BR_NONE">X86_BR_NONE</a>;</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td>		<a class="local col1 ref" href="#91addr" title='addr' data-ref="91addr">addr</a> = <a class="local col8 ref" href="#98buf" title='buf' data-ref="98buf">buf</a>;</td></tr>
<tr><th id="818">818</th><td>	} <b>else</b> {</td></tr>
<tr><th id="819">819</th><td>		<i>/*</i></td></tr>
<tr><th id="820">820</th><td><i>		 * The LBR logs any address in the IP, even if the IP just</i></td></tr>
<tr><th id="821">821</th><td><i>		 * faulted. This means userspace can control the from address.</i></td></tr>
<tr><th id="822">822</th><td><i>		 * Ensure we don't blindy read any address by validating it is</i></td></tr>
<tr><th id="823">823</th><td><i>		 * a known text address.</i></td></tr>
<tr><th id="824">824</th><td><i>		 */</i></td></tr>
<tr><th id="825">825</th><td>		<b>if</b> (<a class="ref fn" href="../../../../include/linux/kernel.h.html#kernel_text_address" title='kernel_text_address' data-ref="kernel_text_address">kernel_text_address</a>(<a class="local col7 ref" href="#87from" title='from' data-ref="87from">from</a>)) {</td></tr>
<tr><th id="826">826</th><td>			<a class="local col1 ref" href="#91addr" title='addr' data-ref="91addr">addr</a> = (<em>void</em> *)<a class="local col7 ref" href="#87from" title='from' data-ref="87from">from</a>;</td></tr>
<tr><th id="827">827</th><td>			<i>/*</i></td></tr>
<tr><th id="828">828</th><td><i>			 * Assume we can get the maximum possible size</i></td></tr>
<tr><th id="829">829</th><td><i>			 * when grabbing kernel data.  This is not</i></td></tr>
<tr><th id="830">830</th><td><i>			 * _strictly_ true since we could possibly be</i></td></tr>
<tr><th id="831">831</th><td><i>			 * executing up next to a memory hole, but</i></td></tr>
<tr><th id="832">832</th><td><i>			 * it is very unlikely to be a problem.</i></td></tr>
<tr><th id="833">833</th><td><i>			 */</i></td></tr>
<tr><th id="834">834</th><td>			<a class="local col2 ref" href="#92bytes_read" title='bytes_read' data-ref="92bytes_read">bytes_read</a> = <a class="macro" href="../../include/asm/insn.h.html#72" title="15" data-ref="_M/MAX_INSN_SIZE">MAX_INSN_SIZE</a>;</td></tr>
<tr><th id="835">835</th><td>		} <b>else</b> {</td></tr>
<tr><th id="836">836</th><td>			<b>return</b> <a class="enum" href="#X86_BR_NONE" title='X86_BR_NONE' data-ref="X86_BR_NONE">X86_BR_NONE</a>;</td></tr>
<tr><th id="837">837</th><td>		}</td></tr>
<tr><th id="838">838</th><td>	}</td></tr>
<tr><th id="839">839</th><td></td></tr>
<tr><th id="840">840</th><td>	<i>/*</i></td></tr>
<tr><th id="841">841</th><td><i>	 * decoder needs to know the ABI especially</i></td></tr>
<tr><th id="842">842</th><td><i>	 * on 64-bit systems running 32-bit apps</i></td></tr>
<tr><th id="843">843</th><td><i>	 */</i></td></tr>
<tr><th id="844">844</th><td><u>#<span data-ppcond="844">ifdef</span> <a class="macro" href="../../../../include/generated/autoconf.h.html#828" data-ref="_M/CONFIG_X86_64">CONFIG_X86_64</a></u></td></tr>
<tr><th id="845">845</th><td>	<a class="local col9 ref" href="#99is64" title='is64' data-ref="99is64">is64</a> = <a class="ref fn" href="../perf_event.h.html#kernel_ip" title='kernel_ip' data-ref="kernel_ip">kernel_ip</a>((<em>unsigned</em> <em>long</em>)<a class="local col1 ref" href="#91addr" title='addr' data-ref="91addr">addr</a>) || !<a class="macro" href="../../../../include/linux/thread_info.h.html#90" title="test_ti_thread_flag(((struct thread_info *)get_current()), 17)" data-ref="_M/test_thread_flag">test_thread_flag</a>(<a class="macro" href="../../include/asm/thread_info.h.html#93" title="17" data-ref="_M/TIF_IA32">TIF_IA32</a>);</td></tr>
<tr><th id="846">846</th><td><u>#<span data-ppcond="844">endif</span></u></td></tr>
<tr><th id="847">847</th><td>	<a class="ref fn" href="../../include/asm/insn.h.html#insn_init" title='insn_init' data-ref="insn_init">insn_init</a>(&amp;<a class="local col0 ref" href="#90insn" title='insn' data-ref="90insn">insn</a>, <a class="local col1 ref" href="#91addr" title='addr' data-ref="91addr">addr</a>, <a class="local col2 ref" href="#92bytes_read" title='bytes_read' data-ref="92bytes_read">bytes_read</a>, <a class="local col9 ref" href="#99is64" title='is64' data-ref="99is64">is64</a>);</td></tr>
<tr><th id="848">848</th><td>	<a class="ref fn" href="../../include/asm/insn.h.html#insn_get_opcode" title='insn_get_opcode' data-ref="insn_get_opcode">insn_get_opcode</a>(&amp;<a class="local col0 ref" href="#90insn" title='insn' data-ref="90insn">insn</a>);</td></tr>
<tr><th id="849">849</th><td>	<b>if</b> (!<a class="local col0 ref" href="#90insn" title='insn' data-ref="90insn">insn</a>.<a class="ref field" href="../../include/asm/insn.h.html#insn::opcode" title='insn::opcode' data-ref="insn::opcode">opcode</a>.<a class="ref field" href="../../include/asm/insn.h.html#insn_field::got" title='insn_field::got' data-ref="insn_field::got">got</a>)</td></tr>
<tr><th id="850">850</th><td>		<b>return</b> <a class="enum" href="#X86_BR_ABORT" title='X86_BR_ABORT' data-ref="X86_BR_ABORT">X86_BR_ABORT</a>;</td></tr>
<tr><th id="851">851</th><td></td></tr>
<tr><th id="852">852</th><td>	<b>switch</b> (<a class="local col0 ref" href="#90insn" title='insn' data-ref="90insn">insn</a>.<a class="ref field" href="../../include/asm/insn.h.html#insn::opcode" title='insn::opcode' data-ref="insn::opcode">opcode</a>.<a class="ref field" href="../../include/asm/insn.h.html#insn_field::(anonymous)::bytes" title='insn_field::(anonymous union)::bytes' data-ref="insn_field::(anonymous)::bytes">bytes</a>[<var>0</var>]) {</td></tr>
<tr><th id="853">853</th><td>	<b>case</b> <var>0xf</var>:</td></tr>
<tr><th id="854">854</th><td>		<b>switch</b> (<a class="local col0 ref" href="#90insn" title='insn' data-ref="90insn">insn</a>.<a class="ref field" href="../../include/asm/insn.h.html#insn::opcode" title='insn::opcode' data-ref="insn::opcode">opcode</a>.<a class="ref field" href="../../include/asm/insn.h.html#insn_field::(anonymous)::bytes" title='insn_field::(anonymous union)::bytes' data-ref="insn_field::(anonymous)::bytes">bytes</a>[<var>1</var>]) {</td></tr>
<tr><th id="855">855</th><td>		<b>case</b> <var>0x05</var>: <i>/* syscall */</i></td></tr>
<tr><th id="856">856</th><td>		<b>case</b> <var>0x34</var>: <i>/* sysenter */</i></td></tr>
<tr><th id="857">857</th><td>			<a class="local col4 ref" href="#94ret" title='ret' data-ref="94ret">ret</a> = <a class="enum" href="#X86_BR_SYSCALL" title='X86_BR_SYSCALL' data-ref="X86_BR_SYSCALL">X86_BR_SYSCALL</a>;</td></tr>
<tr><th id="858">858</th><td>			<b>break</b>;</td></tr>
<tr><th id="859">859</th><td>		<b>case</b> <var>0x07</var>: <i>/* sysret */</i></td></tr>
<tr><th id="860">860</th><td>		<b>case</b> <var>0x35</var>: <i>/* sysexit */</i></td></tr>
<tr><th id="861">861</th><td>			<a class="local col4 ref" href="#94ret" title='ret' data-ref="94ret">ret</a> = <a class="enum" href="#X86_BR_SYSRET" title='X86_BR_SYSRET' data-ref="X86_BR_SYSRET">X86_BR_SYSRET</a>;</td></tr>
<tr><th id="862">862</th><td>			<b>break</b>;</td></tr>
<tr><th id="863">863</th><td>		<b>case</b> <var>0x80</var> ... <var>0x8f</var>: <i>/* conditional */</i></td></tr>
<tr><th id="864">864</th><td>			<a class="local col4 ref" href="#94ret" title='ret' data-ref="94ret">ret</a> = <a class="enum" href="#X86_BR_JCC" title='X86_BR_JCC' data-ref="X86_BR_JCC">X86_BR_JCC</a>;</td></tr>
<tr><th id="865">865</th><td>			<b>break</b>;</td></tr>
<tr><th id="866">866</th><td>		<b>default</b>:</td></tr>
<tr><th id="867">867</th><td>			<a class="local col4 ref" href="#94ret" title='ret' data-ref="94ret">ret</a> = <a class="enum" href="#X86_BR_NONE" title='X86_BR_NONE' data-ref="X86_BR_NONE">X86_BR_NONE</a>;</td></tr>
<tr><th id="868">868</th><td>		}</td></tr>
<tr><th id="869">869</th><td>		<b>break</b>;</td></tr>
<tr><th id="870">870</th><td>	<b>case</b> <var>0x70</var> ... <var>0x7f</var>: <i>/* conditional */</i></td></tr>
<tr><th id="871">871</th><td>		<a class="local col4 ref" href="#94ret" title='ret' data-ref="94ret">ret</a> = <a class="enum" href="#X86_BR_JCC" title='X86_BR_JCC' data-ref="X86_BR_JCC">X86_BR_JCC</a>;</td></tr>
<tr><th id="872">872</th><td>		<b>break</b>;</td></tr>
<tr><th id="873">873</th><td>	<b>case</b> <var>0xc2</var>: <i>/* near ret */</i></td></tr>
<tr><th id="874">874</th><td>	<b>case</b> <var>0xc3</var>: <i>/* near ret */</i></td></tr>
<tr><th id="875">875</th><td>	<b>case</b> <var>0xca</var>: <i>/* far ret */</i></td></tr>
<tr><th id="876">876</th><td>	<b>case</b> <var>0xcb</var>: <i>/* far ret */</i></td></tr>
<tr><th id="877">877</th><td>		<a class="local col4 ref" href="#94ret" title='ret' data-ref="94ret">ret</a> = <a class="enum" href="#X86_BR_RET" title='X86_BR_RET' data-ref="X86_BR_RET">X86_BR_RET</a>;</td></tr>
<tr><th id="878">878</th><td>		<b>break</b>;</td></tr>
<tr><th id="879">879</th><td>	<b>case</b> <var>0xcf</var>: <i>/* iret */</i></td></tr>
<tr><th id="880">880</th><td>		<a class="local col4 ref" href="#94ret" title='ret' data-ref="94ret">ret</a> = <a class="enum" href="#X86_BR_IRET" title='X86_BR_IRET' data-ref="X86_BR_IRET">X86_BR_IRET</a>;</td></tr>
<tr><th id="881">881</th><td>		<b>break</b>;</td></tr>
<tr><th id="882">882</th><td>	<b>case</b> <var>0xcc</var> ... <var>0xce</var>: <i>/* int */</i></td></tr>
<tr><th id="883">883</th><td>		<a class="local col4 ref" href="#94ret" title='ret' data-ref="94ret">ret</a> = <a class="enum" href="#X86_BR_INT" title='X86_BR_INT' data-ref="X86_BR_INT">X86_BR_INT</a>;</td></tr>
<tr><th id="884">884</th><td>		<b>break</b>;</td></tr>
<tr><th id="885">885</th><td>	<b>case</b> <var>0xe8</var>: <i>/* call near rel */</i></td></tr>
<tr><th id="886">886</th><td>		<a class="ref fn" href="../../include/asm/insn.h.html#insn_get_immediate" title='insn_get_immediate' data-ref="insn_get_immediate">insn_get_immediate</a>(&amp;<a class="local col0 ref" href="#90insn" title='insn' data-ref="90insn">insn</a>);</td></tr>
<tr><th id="887">887</th><td>		<b>if</b> (<a class="local col0 ref" href="#90insn" title='insn' data-ref="90insn">insn</a>.<a class="ref field" href="../../include/asm/insn.h.html#insn::(anonymous)::immediate1" title='insn::(anonymous union)::immediate1' data-ref="insn::(anonymous)::immediate1">immediate1</a>.<a class="ref field" href="../../include/asm/insn.h.html#insn_field::(anonymous)::value" title='insn_field::(anonymous union)::value' data-ref="insn_field::(anonymous)::value">value</a> == <var>0</var>) {</td></tr>
<tr><th id="888">888</th><td>			<i>/* zero length call */</i></td></tr>
<tr><th id="889">889</th><td>			<a class="local col4 ref" href="#94ret" title='ret' data-ref="94ret">ret</a> = <a class="enum" href="#X86_BR_ZERO_CALL" title='X86_BR_ZERO_CALL' data-ref="X86_BR_ZERO_CALL">X86_BR_ZERO_CALL</a>;</td></tr>
<tr><th id="890">890</th><td>			<b>break</b>;</td></tr>
<tr><th id="891">891</th><td>		}</td></tr>
<tr><th id="892">892</th><td>	<b>case</b> <var>0x9a</var>: <i>/* call far absolute */</i></td></tr>
<tr><th id="893">893</th><td>		<a class="local col4 ref" href="#94ret" title='ret' data-ref="94ret">ret</a> = <a class="enum" href="#X86_BR_CALL" title='X86_BR_CALL' data-ref="X86_BR_CALL">X86_BR_CALL</a>;</td></tr>
<tr><th id="894">894</th><td>		<b>break</b>;</td></tr>
<tr><th id="895">895</th><td>	<b>case</b> <var>0xe0</var> ... <var>0xe3</var>: <i>/* loop jmp */</i></td></tr>
<tr><th id="896">896</th><td>		<a class="local col4 ref" href="#94ret" title='ret' data-ref="94ret">ret</a> = <a class="enum" href="#X86_BR_JCC" title='X86_BR_JCC' data-ref="X86_BR_JCC">X86_BR_JCC</a>;</td></tr>
<tr><th id="897">897</th><td>		<b>break</b>;</td></tr>
<tr><th id="898">898</th><td>	<b>case</b> <var>0xe9</var> ... <var>0xeb</var>: <i>/* jmp */</i></td></tr>
<tr><th id="899">899</th><td>		<a class="local col4 ref" href="#94ret" title='ret' data-ref="94ret">ret</a> = <a class="enum" href="#X86_BR_JMP" title='X86_BR_JMP' data-ref="X86_BR_JMP">X86_BR_JMP</a>;</td></tr>
<tr><th id="900">900</th><td>		<b>break</b>;</td></tr>
<tr><th id="901">901</th><td>	<b>case</b> <var>0xff</var>: <i>/* call near absolute, call far absolute ind */</i></td></tr>
<tr><th id="902">902</th><td>		<a class="ref fn" href="../../include/asm/insn.h.html#insn_get_modrm" title='insn_get_modrm' data-ref="insn_get_modrm">insn_get_modrm</a>(&amp;<a class="local col0 ref" href="#90insn" title='insn' data-ref="90insn">insn</a>);</td></tr>
<tr><th id="903">903</th><td>		<a class="local col5 ref" href="#95ext" title='ext' data-ref="95ext">ext</a> = (<a class="local col0 ref" href="#90insn" title='insn' data-ref="90insn">insn</a>.<a class="ref field" href="../../include/asm/insn.h.html#insn::modrm" title='insn::modrm' data-ref="insn::modrm">modrm</a>.<a class="ref field" href="../../include/asm/insn.h.html#insn_field::(anonymous)::bytes" title='insn_field::(anonymous union)::bytes' data-ref="insn_field::(anonymous)::bytes">bytes</a>[<var>0</var>] &gt;&gt; <var>3</var>) &amp; <var>0x7</var>;</td></tr>
<tr><th id="904">904</th><td>		<b>switch</b> (<a class="local col5 ref" href="#95ext" title='ext' data-ref="95ext">ext</a>) {</td></tr>
<tr><th id="905">905</th><td>		<b>case</b> <var>2</var>: <i>/* near ind call */</i></td></tr>
<tr><th id="906">906</th><td>		<b>case</b> <var>3</var>: <i>/* far ind call */</i></td></tr>
<tr><th id="907">907</th><td>			<a class="local col4 ref" href="#94ret" title='ret' data-ref="94ret">ret</a> = <a class="enum" href="#X86_BR_IND_CALL" title='X86_BR_IND_CALL' data-ref="X86_BR_IND_CALL">X86_BR_IND_CALL</a>;</td></tr>
<tr><th id="908">908</th><td>			<b>break</b>;</td></tr>
<tr><th id="909">909</th><td>		<b>case</b> <var>4</var>:</td></tr>
<tr><th id="910">910</th><td>		<b>case</b> <var>5</var>:</td></tr>
<tr><th id="911">911</th><td>			<a class="local col4 ref" href="#94ret" title='ret' data-ref="94ret">ret</a> = <a class="enum" href="#X86_BR_IND_JMP" title='X86_BR_IND_JMP' data-ref="X86_BR_IND_JMP">X86_BR_IND_JMP</a>;</td></tr>
<tr><th id="912">912</th><td>			<b>break</b>;</td></tr>
<tr><th id="913">913</th><td>		}</td></tr>
<tr><th id="914">914</th><td>		<b>break</b>;</td></tr>
<tr><th id="915">915</th><td>	<b>default</b>:</td></tr>
<tr><th id="916">916</th><td>		<a class="local col4 ref" href="#94ret" title='ret' data-ref="94ret">ret</a> = <a class="enum" href="#X86_BR_NONE" title='X86_BR_NONE' data-ref="X86_BR_NONE">X86_BR_NONE</a>;</td></tr>
<tr><th id="917">917</th><td>	}</td></tr>
<tr><th id="918">918</th><td>	<i>/*</i></td></tr>
<tr><th id="919">919</th><td><i>	 * interrupts, traps, faults (and thus ring transition) may</i></td></tr>
<tr><th id="920">920</th><td><i>	 * occur on any instructions. Thus, to classify them correctly,</i></td></tr>
<tr><th id="921">921</th><td><i>	 * we need to first look at the from and to priv levels. If they</i></td></tr>
<tr><th id="922">922</th><td><i>	 * are different and to is in the kernel, then it indicates</i></td></tr>
<tr><th id="923">923</th><td><i>	 * a ring transition. If the from instruction is not a ring</i></td></tr>
<tr><th id="924">924</th><td><i>	 * transition instr (syscall, systenter, int), then it means</i></td></tr>
<tr><th id="925">925</th><td><i>	 * it was a irq, trap or fault.</i></td></tr>
<tr><th id="926">926</th><td><i>	 *</i></td></tr>
<tr><th id="927">927</th><td><i>	 * we have no way of detecting kernel to kernel faults.</i></td></tr>
<tr><th id="928">928</th><td><i>	 */</i></td></tr>
<tr><th id="929">929</th><td>	<b>if</b> (<a class="local col7 ref" href="#97from_plm" title='from_plm' data-ref="97from_plm">from_plm</a> == <a class="enum" href="#X86_BR_USER" title='X86_BR_USER' data-ref="X86_BR_USER">X86_BR_USER</a> &amp;&amp; <a class="local col6 ref" href="#96to_plm" title='to_plm' data-ref="96to_plm">to_plm</a> == <a class="enum" href="#X86_BR_KERNEL" title='X86_BR_KERNEL' data-ref="X86_BR_KERNEL">X86_BR_KERNEL</a></td></tr>
<tr><th id="930">930</th><td>	    &amp;&amp; <a class="local col4 ref" href="#94ret" title='ret' data-ref="94ret">ret</a> != <a class="enum" href="#X86_BR_SYSCALL" title='X86_BR_SYSCALL' data-ref="X86_BR_SYSCALL">X86_BR_SYSCALL</a> &amp;&amp; <a class="local col4 ref" href="#94ret" title='ret' data-ref="94ret">ret</a> != <a class="enum" href="#X86_BR_INT" title='X86_BR_INT' data-ref="X86_BR_INT">X86_BR_INT</a>)</td></tr>
<tr><th id="931">931</th><td>		<a class="local col4 ref" href="#94ret" title='ret' data-ref="94ret">ret</a> = <a class="enum" href="#X86_BR_IRQ" title='X86_BR_IRQ' data-ref="X86_BR_IRQ">X86_BR_IRQ</a>;</td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td>	<i>/*</i></td></tr>
<tr><th id="934">934</th><td><i>	 * branch priv level determined by target as</i></td></tr>
<tr><th id="935">935</th><td><i>	 * is done by HW when LBR_SELECT is implemented</i></td></tr>
<tr><th id="936">936</th><td><i>	 */</i></td></tr>
<tr><th id="937">937</th><td>	<b>if</b> (<a class="local col4 ref" href="#94ret" title='ret' data-ref="94ret">ret</a> != <a class="enum" href="#X86_BR_NONE" title='X86_BR_NONE' data-ref="X86_BR_NONE">X86_BR_NONE</a>)</td></tr>
<tr><th id="938">938</th><td>		<a class="local col4 ref" href="#94ret" title='ret' data-ref="94ret">ret</a> |= <a class="local col6 ref" href="#96to_plm" title='to_plm' data-ref="96to_plm">to_plm</a>;</td></tr>
<tr><th id="939">939</th><td></td></tr>
<tr><th id="940">940</th><td>	<b>return</b> <a class="local col4 ref" href="#94ret" title='ret' data-ref="94ret">ret</a>;</td></tr>
<tr><th id="941">941</th><td>}</td></tr>
<tr><th id="942">942</th><td></td></tr>
<tr><th id="943">943</th><td><u>#define <dfn class="macro" id="_M/X86_BR_TYPE_MAP_MAX" data-ref="_M/X86_BR_TYPE_MAP_MAX">X86_BR_TYPE_MAP_MAX</dfn>	16</u></td></tr>
<tr><th id="944">944</th><td></td></tr>
<tr><th id="945">945</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="branch_map" title='branch_map' data-type='int [16]' data-ref="branch_map">branch_map</dfn>[<a class="macro" href="#943" title="16" data-ref="_M/X86_BR_TYPE_MAP_MAX">X86_BR_TYPE_MAP_MAX</a>] = {</td></tr>
<tr><th id="946">946</th><td>	<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_BR_CALL" title='PERF_BR_CALL' data-ref="PERF_BR_CALL">PERF_BR_CALL</a>,		<i>/* X86_BR_CALL */</i></td></tr>
<tr><th id="947">947</th><td>	<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_BR_RET" title='PERF_BR_RET' data-ref="PERF_BR_RET">PERF_BR_RET</a>,		<i>/* X86_BR_RET */</i></td></tr>
<tr><th id="948">948</th><td>	<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_BR_SYSCALL" title='PERF_BR_SYSCALL' data-ref="PERF_BR_SYSCALL">PERF_BR_SYSCALL</a>,	<i>/* X86_BR_SYSCALL */</i></td></tr>
<tr><th id="949">949</th><td>	<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_BR_SYSRET" title='PERF_BR_SYSRET' data-ref="PERF_BR_SYSRET">PERF_BR_SYSRET</a>,		<i>/* X86_BR_SYSRET */</i></td></tr>
<tr><th id="950">950</th><td>	<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_BR_UNKNOWN" title='PERF_BR_UNKNOWN' data-ref="PERF_BR_UNKNOWN">PERF_BR_UNKNOWN</a>,	<i>/* X86_BR_INT */</i></td></tr>
<tr><th id="951">951</th><td>	<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_BR_UNKNOWN" title='PERF_BR_UNKNOWN' data-ref="PERF_BR_UNKNOWN">PERF_BR_UNKNOWN</a>,	<i>/* X86_BR_IRET */</i></td></tr>
<tr><th id="952">952</th><td>	<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_BR_COND" title='PERF_BR_COND' data-ref="PERF_BR_COND">PERF_BR_COND</a>,		<i>/* X86_BR_JCC */</i></td></tr>
<tr><th id="953">953</th><td>	<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_BR_UNCOND" title='PERF_BR_UNCOND' data-ref="PERF_BR_UNCOND">PERF_BR_UNCOND</a>,		<i>/* X86_BR_JMP */</i></td></tr>
<tr><th id="954">954</th><td>	<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_BR_UNKNOWN" title='PERF_BR_UNKNOWN' data-ref="PERF_BR_UNKNOWN">PERF_BR_UNKNOWN</a>,	<i>/* X86_BR_IRQ */</i></td></tr>
<tr><th id="955">955</th><td>	<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_BR_IND_CALL" title='PERF_BR_IND_CALL' data-ref="PERF_BR_IND_CALL">PERF_BR_IND_CALL</a>,	<i>/* X86_BR_IND_CALL */</i></td></tr>
<tr><th id="956">956</th><td>	<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_BR_UNKNOWN" title='PERF_BR_UNKNOWN' data-ref="PERF_BR_UNKNOWN">PERF_BR_UNKNOWN</a>,	<i>/* X86_BR_ABORT */</i></td></tr>
<tr><th id="957">957</th><td>	<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_BR_UNKNOWN" title='PERF_BR_UNKNOWN' data-ref="PERF_BR_UNKNOWN">PERF_BR_UNKNOWN</a>,	<i>/* X86_BR_IN_TX */</i></td></tr>
<tr><th id="958">958</th><td>	<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_BR_UNKNOWN" title='PERF_BR_UNKNOWN' data-ref="PERF_BR_UNKNOWN">PERF_BR_UNKNOWN</a>,	<i>/* X86_BR_NO_TX */</i></td></tr>
<tr><th id="959">959</th><td>	<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_BR_CALL" title='PERF_BR_CALL' data-ref="PERF_BR_CALL">PERF_BR_CALL</a>,		<i>/* X86_BR_ZERO_CALL */</i></td></tr>
<tr><th id="960">960</th><td>	<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_BR_UNKNOWN" title='PERF_BR_UNKNOWN' data-ref="PERF_BR_UNKNOWN">PERF_BR_UNKNOWN</a>,	<i>/* X86_BR_CALL_STACK */</i></td></tr>
<tr><th id="961">961</th><td>	<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_BR_IND" title='PERF_BR_IND' data-ref="PERF_BR_IND">PERF_BR_IND</a>,		<i>/* X86_BR_IND_JMP */</i></td></tr>
<tr><th id="962">962</th><td>};</td></tr>
<tr><th id="963">963</th><td></td></tr>
<tr><th id="964">964</th><td><em>static</em> <em>int</em></td></tr>
<tr><th id="965">965</th><td><dfn class="tu decl def fn" id="common_branch_type" title='common_branch_type' data-type='int common_branch_type(int type)' data-ref="common_branch_type">common_branch_type</dfn>(<em>int</em> <dfn class="local col0 decl" id="100type" title='type' data-type='int' data-ref="100type">type</dfn>)</td></tr>
<tr><th id="966">966</th><td>{</td></tr>
<tr><th id="967">967</th><td>	<em>int</em> <dfn class="local col1 decl" id="101i" title='i' data-type='int' data-ref="101i">i</dfn>;</td></tr>
<tr><th id="968">968</th><td></td></tr>
<tr><th id="969">969</th><td>	<a class="local col0 ref" href="#100type" title='type' data-ref="100type">type</a> &gt;&gt;= <var>2</var>; <i>/* skip X86_BR_USER and X86_BR_KERNEL */</i></td></tr>
<tr><th id="970">970</th><td></td></tr>
<tr><th id="971">971</th><td>	<b>if</b> (<a class="local col0 ref" href="#100type" title='type' data-ref="100type">type</a>) {</td></tr>
<tr><th id="972">972</th><td>		<a class="local col1 ref" href="#101i" title='i' data-ref="101i">i</a> = <a class="ref fn" href="../../include/asm/bitops.h.html#__ffs" title='__ffs' data-ref="__ffs">__ffs</a>(<a class="local col0 ref" href="#100type" title='type' data-ref="100type">type</a>);</td></tr>
<tr><th id="973">973</th><td>		<b>if</b> (<a class="local col1 ref" href="#101i" title='i' data-ref="101i">i</a> &lt; <a class="macro" href="#943" title="16" data-ref="_M/X86_BR_TYPE_MAP_MAX">X86_BR_TYPE_MAP_MAX</a>)</td></tr>
<tr><th id="974">974</th><td>			<b>return</b> <a class="tu ref" href="#branch_map" title='branch_map' data-use='r' data-ref="branch_map">branch_map</a>[<a class="local col1 ref" href="#101i" title='i' data-ref="101i">i</a>];</td></tr>
<tr><th id="975">975</th><td>	}</td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td>	<b>return</b> <a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_BR_UNKNOWN" title='PERF_BR_UNKNOWN' data-ref="PERF_BR_UNKNOWN">PERF_BR_UNKNOWN</a>;</td></tr>
<tr><th id="978">978</th><td>}</td></tr>
<tr><th id="979">979</th><td></td></tr>
<tr><th id="980">980</th><td><i  data-doc="intel_pmu_lbr_filter">/*</i></td></tr>
<tr><th id="981">981</th><td><i  data-doc="intel_pmu_lbr_filter"> * implement actual branch filter based on user demand.</i></td></tr>
<tr><th id="982">982</th><td><i  data-doc="intel_pmu_lbr_filter"> * Hardware may not exactly satisfy that request, thus</i></td></tr>
<tr><th id="983">983</th><td><i  data-doc="intel_pmu_lbr_filter"> * we need to inspect opcodes. Mismatched branches are</i></td></tr>
<tr><th id="984">984</th><td><i  data-doc="intel_pmu_lbr_filter"> * discarded. Therefore, the number of branches returned</i></td></tr>
<tr><th id="985">985</th><td><i  data-doc="intel_pmu_lbr_filter"> * in PERF_SAMPLE_BRANCH_STACK sample may vary.</i></td></tr>
<tr><th id="986">986</th><td><i  data-doc="intel_pmu_lbr_filter"> */</i></td></tr>
<tr><th id="987">987</th><td><em>static</em> <em>void</em></td></tr>
<tr><th id="988">988</th><td><dfn class="tu decl def fn" id="intel_pmu_lbr_filter" title='intel_pmu_lbr_filter' data-type='void intel_pmu_lbr_filter(struct cpu_hw_events * cpuc)' data-ref="intel_pmu_lbr_filter">intel_pmu_lbr_filter</dfn>(<b>struct</b> <a class="type" href="../perf_event.h.html#cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a> *<dfn class="local col2 decl" id="102cpuc" title='cpuc' data-type='struct cpu_hw_events *' data-ref="102cpuc">cpuc</dfn>)</td></tr>
<tr><th id="989">989</th><td>{</td></tr>
<tr><th id="990">990</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col3 decl" id="103from" title='from' data-type='u64' data-ref="103from">from</dfn>, <dfn class="local col4 decl" id="104to" title='to' data-type='u64' data-ref="104to">to</dfn>;</td></tr>
<tr><th id="991">991</th><td>	<em>int</em> <dfn class="local col5 decl" id="105br_sel" title='br_sel' data-type='int' data-ref="105br_sel">br_sel</dfn> = <a class="local col2 ref" href="#102cpuc" title='cpuc' data-ref="102cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::br_sel" title='cpu_hw_events::br_sel' data-ref="cpu_hw_events::br_sel">br_sel</a>;</td></tr>
<tr><th id="992">992</th><td>	<em>int</em> <dfn class="local col6 decl" id="106i" title='i' data-type='int' data-ref="106i">i</dfn>, <dfn class="local col7 decl" id="107j" title='j' data-type='int' data-ref="107j">j</dfn>, <dfn class="local col8 decl" id="108type" title='type' data-type='int' data-ref="108type">type</dfn>;</td></tr>
<tr><th id="993">993</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="local col9 decl" id="109compress" title='compress' data-type='bool' data-ref="109compress">compress</dfn> = <a class="enum" href="../../../../include/linux/stddef.h.html#false" title='false' data-ref="false">false</a>;</td></tr>
<tr><th id="994">994</th><td></td></tr>
<tr><th id="995">995</th><td>	<i>/* if sampling all branches, then nothing to filter */</i></td></tr>
<tr><th id="996">996</th><td>	<b>if</b> (((<a class="local col5 ref" href="#105br_sel" title='br_sel' data-ref="105br_sel">br_sel</a> &amp; <a class="macro" href="#136" title="((X86_BR_USER | X86_BR_KERNEL) | (X86_BR_CALL | X86_BR_RET | X86_BR_SYSCALL | X86_BR_SYSRET | X86_BR_INT | X86_BR_IRET | X86_BR_JCC | X86_BR_JMP | X86_BR_IRQ | X86_BR_ABORT | X86_BR_IND_CALL | X86_BR_IND_JMP | X86_BR_ZERO_CALL))" data-ref="_M/X86_BR_ALL">X86_BR_ALL</a>) == <a class="macro" href="#136" title="((X86_BR_USER | X86_BR_KERNEL) | (X86_BR_CALL | X86_BR_RET | X86_BR_SYSCALL | X86_BR_SYSRET | X86_BR_INT | X86_BR_IRET | X86_BR_JCC | X86_BR_JMP | X86_BR_IRQ | X86_BR_ABORT | X86_BR_IND_CALL | X86_BR_IND_JMP | X86_BR_ZERO_CALL))" data-ref="_M/X86_BR_ALL">X86_BR_ALL</a>) &amp;&amp;</td></tr>
<tr><th id="997">997</th><td>	    ((<a class="local col5 ref" href="#105br_sel" title='br_sel' data-ref="105br_sel">br_sel</a> &amp; <a class="enum" href="#X86_BR_TYPE_SAVE" title='X86_BR_TYPE_SAVE' data-ref="X86_BR_TYPE_SAVE">X86_BR_TYPE_SAVE</a>) != <a class="enum" href="#X86_BR_TYPE_SAVE" title='X86_BR_TYPE_SAVE' data-ref="X86_BR_TYPE_SAVE">X86_BR_TYPE_SAVE</a>))</td></tr>
<tr><th id="998">998</th><td>		<b>return</b>;</td></tr>
<tr><th id="999">999</th><td></td></tr>
<tr><th id="1000">1000</th><td>	<b>for</b> (<a class="local col6 ref" href="#106i" title='i' data-ref="106i">i</a> = <var>0</var>; <a class="local col6 ref" href="#106i" title='i' data-ref="106i">i</a> &lt; <a class="local col2 ref" href="#102cpuc" title='cpuc' data-ref="102cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_stack" title='cpu_hw_events::lbr_stack' data-ref="cpu_hw_events::lbr_stack">lbr_stack</a>.<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_branch_stack::nr" title='perf_branch_stack::nr' data-ref="perf_branch_stack::nr">nr</a>; <a class="local col6 ref" href="#106i" title='i' data-ref="106i">i</a>++) {</td></tr>
<tr><th id="1001">1001</th><td></td></tr>
<tr><th id="1002">1002</th><td>		<a class="local col3 ref" href="#103from" title='from' data-ref="103from">from</a> = <a class="local col2 ref" href="#102cpuc" title='cpuc' data-ref="102cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_entries" title='cpu_hw_events::lbr_entries' data-ref="cpu_hw_events::lbr_entries">lbr_entries</a>[<a class="local col6 ref" href="#106i" title='i' data-ref="106i">i</a>].<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_branch_entry::from" title='perf_branch_entry::from' data-ref="perf_branch_entry::from">from</a>;</td></tr>
<tr><th id="1003">1003</th><td>		<a class="local col4 ref" href="#104to" title='to' data-ref="104to">to</a> = <a class="local col2 ref" href="#102cpuc" title='cpuc' data-ref="102cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_entries" title='cpu_hw_events::lbr_entries' data-ref="cpu_hw_events::lbr_entries">lbr_entries</a>[<a class="local col6 ref" href="#106i" title='i' data-ref="106i">i</a>].<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_branch_entry::to" title='perf_branch_entry::to' data-ref="perf_branch_entry::to">to</a>;</td></tr>
<tr><th id="1004">1004</th><td></td></tr>
<tr><th id="1005">1005</th><td>		<a class="local col8 ref" href="#108type" title='type' data-ref="108type">type</a> = <a class="tu ref fn" href="#branch_type" title='branch_type' data-use='c' data-ref="branch_type">branch_type</a>(<a class="local col3 ref" href="#103from" title='from' data-ref="103from">from</a>, <a class="local col4 ref" href="#104to" title='to' data-ref="104to">to</a>, <a class="local col2 ref" href="#102cpuc" title='cpuc' data-ref="102cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_entries" title='cpu_hw_events::lbr_entries' data-ref="cpu_hw_events::lbr_entries">lbr_entries</a>[<a class="local col6 ref" href="#106i" title='i' data-ref="106i">i</a>].<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_branch_entry::abort" title='perf_branch_entry::abort' data-ref="perf_branch_entry::abort">abort</a>);</td></tr>
<tr><th id="1006">1006</th><td>		<b>if</b> (<a class="local col8 ref" href="#108type" title='type' data-ref="108type">type</a> != <a class="enum" href="#X86_BR_NONE" title='X86_BR_NONE' data-ref="X86_BR_NONE">X86_BR_NONE</a> &amp;&amp; (<a class="local col5 ref" href="#105br_sel" title='br_sel' data-ref="105br_sel">br_sel</a> &amp; <a class="macro" href="#119" title="(X86_BR_NO_TX | X86_BR_IN_TX)" data-ref="_M/X86_BR_ANYTX">X86_BR_ANYTX</a>)) {</td></tr>
<tr><th id="1007">1007</th><td>			<b>if</b> (<a class="local col2 ref" href="#102cpuc" title='cpuc' data-ref="102cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_entries" title='cpu_hw_events::lbr_entries' data-ref="cpu_hw_events::lbr_entries">lbr_entries</a>[<a class="local col6 ref" href="#106i" title='i' data-ref="106i">i</a>].<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_branch_entry::in_tx" title='perf_branch_entry::in_tx' data-ref="perf_branch_entry::in_tx">in_tx</a>)</td></tr>
<tr><th id="1008">1008</th><td>				<a class="local col8 ref" href="#108type" title='type' data-ref="108type">type</a> |= <a class="enum" href="#X86_BR_IN_TX" title='X86_BR_IN_TX' data-ref="X86_BR_IN_TX">X86_BR_IN_TX</a>;</td></tr>
<tr><th id="1009">1009</th><td>			<b>else</b></td></tr>
<tr><th id="1010">1010</th><td>				<a class="local col8 ref" href="#108type" title='type' data-ref="108type">type</a> |= <a class="enum" href="#X86_BR_NO_TX" title='X86_BR_NO_TX' data-ref="X86_BR_NO_TX">X86_BR_NO_TX</a>;</td></tr>
<tr><th id="1011">1011</th><td>		}</td></tr>
<tr><th id="1012">1012</th><td></td></tr>
<tr><th id="1013">1013</th><td>		<i>/* if type does not correspond, then discard */</i></td></tr>
<tr><th id="1014">1014</th><td>		<b>if</b> (<a class="local col8 ref" href="#108type" title='type' data-ref="108type">type</a> == <a class="enum" href="#X86_BR_NONE" title='X86_BR_NONE' data-ref="X86_BR_NONE">X86_BR_NONE</a> || (<a class="local col5 ref" href="#105br_sel" title='br_sel' data-ref="105br_sel">br_sel</a> &amp; <a class="local col8 ref" href="#108type" title='type' data-ref="108type">type</a>) != <a class="local col8 ref" href="#108type" title='type' data-ref="108type">type</a>) {</td></tr>
<tr><th id="1015">1015</th><td>			<a class="local col2 ref" href="#102cpuc" title='cpuc' data-ref="102cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_entries" title='cpu_hw_events::lbr_entries' data-ref="cpu_hw_events::lbr_entries">lbr_entries</a>[<a class="local col6 ref" href="#106i" title='i' data-ref="106i">i</a>].<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_branch_entry::from" title='perf_branch_entry::from' data-ref="perf_branch_entry::from">from</a> = <var>0</var>;</td></tr>
<tr><th id="1016">1016</th><td>			<a class="local col9 ref" href="#109compress" title='compress' data-ref="109compress">compress</a> = <a class="enum" href="../../../../include/linux/stddef.h.html#true" title='true' data-ref="true">true</a>;</td></tr>
<tr><th id="1017">1017</th><td>		}</td></tr>
<tr><th id="1018">1018</th><td></td></tr>
<tr><th id="1019">1019</th><td>		<b>if</b> ((<a class="local col5 ref" href="#105br_sel" title='br_sel' data-ref="105br_sel">br_sel</a> &amp; <a class="enum" href="#X86_BR_TYPE_SAVE" title='X86_BR_TYPE_SAVE' data-ref="X86_BR_TYPE_SAVE">X86_BR_TYPE_SAVE</a>) == <a class="enum" href="#X86_BR_TYPE_SAVE" title='X86_BR_TYPE_SAVE' data-ref="X86_BR_TYPE_SAVE">X86_BR_TYPE_SAVE</a>)</td></tr>
<tr><th id="1020">1020</th><td>			<a class="local col2 ref" href="#102cpuc" title='cpuc' data-ref="102cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_entries" title='cpu_hw_events::lbr_entries' data-ref="cpu_hw_events::lbr_entries">lbr_entries</a>[<a class="local col6 ref" href="#106i" title='i' data-ref="106i">i</a>].<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_branch_entry::type" title='perf_branch_entry::type' data-ref="perf_branch_entry::type">type</a> = <a class="tu ref fn" href="#common_branch_type" title='common_branch_type' data-use='c' data-ref="common_branch_type">common_branch_type</a>(<a class="local col8 ref" href="#108type" title='type' data-ref="108type">type</a>);</td></tr>
<tr><th id="1021">1021</th><td>	}</td></tr>
<tr><th id="1022">1022</th><td></td></tr>
<tr><th id="1023">1023</th><td>	<b>if</b> (!<a class="local col9 ref" href="#109compress" title='compress' data-ref="109compress">compress</a>)</td></tr>
<tr><th id="1024">1024</th><td>		<b>return</b>;</td></tr>
<tr><th id="1025">1025</th><td></td></tr>
<tr><th id="1026">1026</th><td>	<i>/* remove all entries with from=0 */</i></td></tr>
<tr><th id="1027">1027</th><td>	<b>for</b> (<a class="local col6 ref" href="#106i" title='i' data-ref="106i">i</a> = <var>0</var>; <a class="local col6 ref" href="#106i" title='i' data-ref="106i">i</a> &lt; <a class="local col2 ref" href="#102cpuc" title='cpuc' data-ref="102cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_stack" title='cpu_hw_events::lbr_stack' data-ref="cpu_hw_events::lbr_stack">lbr_stack</a>.<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_branch_stack::nr" title='perf_branch_stack::nr' data-ref="perf_branch_stack::nr">nr</a>; ) {</td></tr>
<tr><th id="1028">1028</th><td>		<b>if</b> (!<a class="local col2 ref" href="#102cpuc" title='cpuc' data-ref="102cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_entries" title='cpu_hw_events::lbr_entries' data-ref="cpu_hw_events::lbr_entries">lbr_entries</a>[<a class="local col6 ref" href="#106i" title='i' data-ref="106i">i</a>].<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_branch_entry::from" title='perf_branch_entry::from' data-ref="perf_branch_entry::from">from</a>) {</td></tr>
<tr><th id="1029">1029</th><td>			<a class="local col7 ref" href="#107j" title='j' data-ref="107j">j</a> = <a class="local col6 ref" href="#106i" title='i' data-ref="106i">i</a>;</td></tr>
<tr><th id="1030">1030</th><td>			<b>while</b> (++<a class="local col7 ref" href="#107j" title='j' data-ref="107j">j</a> &lt; <a class="local col2 ref" href="#102cpuc" title='cpuc' data-ref="102cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_stack" title='cpu_hw_events::lbr_stack' data-ref="cpu_hw_events::lbr_stack">lbr_stack</a>.<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_branch_stack::nr" title='perf_branch_stack::nr' data-ref="perf_branch_stack::nr">nr</a>)</td></tr>
<tr><th id="1031">1031</th><td>				<a class="local col2 ref" href="#102cpuc" title='cpuc' data-ref="102cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_entries" title='cpu_hw_events::lbr_entries' data-ref="cpu_hw_events::lbr_entries">lbr_entries</a>[<a class="local col7 ref" href="#107j" title='j' data-ref="107j">j</a>-<var>1</var>] = <a class="local col2 ref" href="#102cpuc" title='cpuc' data-ref="102cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_entries" title='cpu_hw_events::lbr_entries' data-ref="cpu_hw_events::lbr_entries">lbr_entries</a>[<a class="local col7 ref" href="#107j" title='j' data-ref="107j">j</a>];</td></tr>
<tr><th id="1032">1032</th><td>			<a class="local col2 ref" href="#102cpuc" title='cpuc' data-ref="102cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_stack" title='cpu_hw_events::lbr_stack' data-ref="cpu_hw_events::lbr_stack">lbr_stack</a>.<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_branch_stack::nr" title='perf_branch_stack::nr' data-ref="perf_branch_stack::nr">nr</a>--;</td></tr>
<tr><th id="1033">1033</th><td>			<b>if</b> (!<a class="local col2 ref" href="#102cpuc" title='cpuc' data-ref="102cpuc">cpuc</a>-&gt;<a class="ref field" href="../perf_event.h.html#cpu_hw_events::lbr_entries" title='cpu_hw_events::lbr_entries' data-ref="cpu_hw_events::lbr_entries">lbr_entries</a>[<a class="local col6 ref" href="#106i" title='i' data-ref="106i">i</a>].<a class="ref field" href="../../../../include/uapi/linux/perf_event.h.html#perf_branch_entry::from" title='perf_branch_entry::from' data-ref="perf_branch_entry::from">from</a>)</td></tr>
<tr><th id="1034">1034</th><td>				<b>continue</b>;</td></tr>
<tr><th id="1035">1035</th><td>		}</td></tr>
<tr><th id="1036">1036</th><td>		<a class="local col6 ref" href="#106i" title='i' data-ref="106i">i</a>++;</td></tr>
<tr><th id="1037">1037</th><td>	}</td></tr>
<tr><th id="1038">1038</th><td>}</td></tr>
<tr><th id="1039">1039</th><td></td></tr>
<tr><th id="1040">1040</th><td><i  data-doc="nhm_lbr_sel_map">/*</i></td></tr>
<tr><th id="1041">1041</th><td><i  data-doc="nhm_lbr_sel_map"> * Map interface branch filters onto LBR filters</i></td></tr>
<tr><th id="1042">1042</th><td><i  data-doc="nhm_lbr_sel_map"> */</i></td></tr>
<tr><th id="1043">1043</th><td><em>static</em> <em>const</em> <em>int</em> <dfn class="tu decl def" id="nhm_lbr_sel_map" title='nhm_lbr_sel_map' data-type='const int [17]' data-ref="nhm_lbr_sel_map">nhm_lbr_sel_map</dfn>[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_MAX_SHIFT" title='PERF_SAMPLE_BRANCH_MAX_SHIFT' data-ref="PERF_SAMPLE_BRANCH_MAX_SHIFT">PERF_SAMPLE_BRANCH_MAX_SHIFT</a>] = {</td></tr>
<tr><th id="1044">1044</th><td>	[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_ANY_SHIFT" title='PERF_SAMPLE_BRANCH_ANY_SHIFT' data-ref="PERF_SAMPLE_BRANCH_ANY_SHIFT">PERF_SAMPLE_BRANCH_ANY_SHIFT</a>]		= <a class="macro" href="#72" title="((1 &lt;&lt; 2) | (1 &lt;&lt; 3) | (1 &lt;&lt; 4) | (1 &lt;&lt; 5) | (1 &lt;&lt; 7) | (1 &lt;&lt; 6) | (1 &lt;&lt; 8))" data-ref="_M/LBR_ANY">LBR_ANY</a>,</td></tr>
<tr><th id="1045">1045</th><td>	[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_USER_SHIFT" title='PERF_SAMPLE_BRANCH_USER_SHIFT' data-ref="PERF_SAMPLE_BRANCH_USER_SHIFT">PERF_SAMPLE_BRANCH_USER_SHIFT</a>]		= <a class="macro" href="#55" title="(1 &lt;&lt; 1)" data-ref="_M/LBR_USER">LBR_USER</a>,</td></tr>
<tr><th id="1046">1046</th><td>	[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_KERNEL_SHIFT" title='PERF_SAMPLE_BRANCH_KERNEL_SHIFT' data-ref="PERF_SAMPLE_BRANCH_KERNEL_SHIFT">PERF_SAMPLE_BRANCH_KERNEL_SHIFT</a>]	= <a class="macro" href="#54" title="(1 &lt;&lt; 0)" data-ref="_M/LBR_KERNEL">LBR_KERNEL</a>,</td></tr>
<tr><th id="1047">1047</th><td>	[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_HV_SHIFT" title='PERF_SAMPLE_BRANCH_HV_SHIFT' data-ref="PERF_SAMPLE_BRANCH_HV_SHIFT">PERF_SAMPLE_BRANCH_HV_SHIFT</a>]		= <a class="macro" href="#70" title="0" data-ref="_M/LBR_IGN">LBR_IGN</a>,</td></tr>
<tr><th id="1048">1048</th><td>	[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_ANY_RETURN_SHIFT" title='PERF_SAMPLE_BRANCH_ANY_RETURN_SHIFT' data-ref="PERF_SAMPLE_BRANCH_ANY_RETURN_SHIFT">PERF_SAMPLE_BRANCH_ANY_RETURN_SHIFT</a>]	= <a class="macro" href="#59" title="(1 &lt;&lt; 5)" data-ref="_M/LBR_RETURN">LBR_RETURN</a> | <a class="macro" href="#60" title="(1 &lt;&lt; 7)" data-ref="_M/LBR_REL_JMP">LBR_REL_JMP</a></td></tr>
<tr><th id="1049">1049</th><td>						| <a class="macro" href="#61" title="(1 &lt;&lt; 6)" data-ref="_M/LBR_IND_JMP">LBR_IND_JMP</a> | <a class="macro" href="#62" title="(1 &lt;&lt; 8)" data-ref="_M/LBR_FAR">LBR_FAR</a>,</td></tr>
<tr><th id="1050">1050</th><td>	<i>/*</i></td></tr>
<tr><th id="1051">1051</th><td><i>	 * NHM/WSM erratum: must include REL_JMP+IND_JMP to get CALL branches</i></td></tr>
<tr><th id="1052">1052</th><td><i>	 */</i></td></tr>
<tr><th id="1053">1053</th><td>	[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_ANY_CALL_SHIFT" title='PERF_SAMPLE_BRANCH_ANY_CALL_SHIFT' data-ref="PERF_SAMPLE_BRANCH_ANY_CALL_SHIFT">PERF_SAMPLE_BRANCH_ANY_CALL_SHIFT</a>] =</td></tr>
<tr><th id="1054">1054</th><td>	 <a class="macro" href="#57" title="(1 &lt;&lt; 3)" data-ref="_M/LBR_REL_CALL">LBR_REL_CALL</a> | <a class="macro" href="#58" title="(1 &lt;&lt; 4)" data-ref="_M/LBR_IND_CALL">LBR_IND_CALL</a> | <a class="macro" href="#60" title="(1 &lt;&lt; 7)" data-ref="_M/LBR_REL_JMP">LBR_REL_JMP</a> | <a class="macro" href="#61" title="(1 &lt;&lt; 6)" data-ref="_M/LBR_IND_JMP">LBR_IND_JMP</a> | <a class="macro" href="#62" title="(1 &lt;&lt; 8)" data-ref="_M/LBR_FAR">LBR_FAR</a>,</td></tr>
<tr><th id="1055">1055</th><td>	<i>/*</i></td></tr>
<tr><th id="1056">1056</th><td><i>	 * NHM/WSM erratum: must include IND_JMP to capture IND_CALL</i></td></tr>
<tr><th id="1057">1057</th><td><i>	 */</i></td></tr>
<tr><th id="1058">1058</th><td>	[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_IND_CALL_SHIFT" title='PERF_SAMPLE_BRANCH_IND_CALL_SHIFT' data-ref="PERF_SAMPLE_BRANCH_IND_CALL_SHIFT">PERF_SAMPLE_BRANCH_IND_CALL_SHIFT</a>] = <a class="macro" href="#58" title="(1 &lt;&lt; 4)" data-ref="_M/LBR_IND_CALL">LBR_IND_CALL</a> | <a class="macro" href="#61" title="(1 &lt;&lt; 6)" data-ref="_M/LBR_IND_JMP">LBR_IND_JMP</a>,</td></tr>
<tr><th id="1059">1059</th><td>	[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_COND_SHIFT" title='PERF_SAMPLE_BRANCH_COND_SHIFT' data-ref="PERF_SAMPLE_BRANCH_COND_SHIFT">PERF_SAMPLE_BRANCH_COND_SHIFT</a>]     = <a class="macro" href="#56" title="(1 &lt;&lt; 2)" data-ref="_M/LBR_JCC">LBR_JCC</a>,</td></tr>
<tr><th id="1060">1060</th><td>	[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_IND_JUMP_SHIFT" title='PERF_SAMPLE_BRANCH_IND_JUMP_SHIFT' data-ref="PERF_SAMPLE_BRANCH_IND_JUMP_SHIFT">PERF_SAMPLE_BRANCH_IND_JUMP_SHIFT</a>] = <a class="macro" href="#61" title="(1 &lt;&lt; 6)" data-ref="_M/LBR_IND_JMP">LBR_IND_JMP</a>,</td></tr>
<tr><th id="1061">1061</th><td>};</td></tr>
<tr><th id="1062">1062</th><td></td></tr>
<tr><th id="1063">1063</th><td><em>static</em> <em>const</em> <em>int</em> <dfn class="tu decl def" id="snb_lbr_sel_map" title='snb_lbr_sel_map' data-type='const int [17]' data-ref="snb_lbr_sel_map">snb_lbr_sel_map</dfn>[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_MAX_SHIFT" title='PERF_SAMPLE_BRANCH_MAX_SHIFT' data-ref="PERF_SAMPLE_BRANCH_MAX_SHIFT">PERF_SAMPLE_BRANCH_MAX_SHIFT</a>] = {</td></tr>
<tr><th id="1064">1064</th><td>	[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_ANY_SHIFT" title='PERF_SAMPLE_BRANCH_ANY_SHIFT' data-ref="PERF_SAMPLE_BRANCH_ANY_SHIFT">PERF_SAMPLE_BRANCH_ANY_SHIFT</a>]		= <a class="macro" href="#72" title="((1 &lt;&lt; 2) | (1 &lt;&lt; 3) | (1 &lt;&lt; 4) | (1 &lt;&lt; 5) | (1 &lt;&lt; 7) | (1 &lt;&lt; 6) | (1 &lt;&lt; 8))" data-ref="_M/LBR_ANY">LBR_ANY</a>,</td></tr>
<tr><th id="1065">1065</th><td>	[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_USER_SHIFT" title='PERF_SAMPLE_BRANCH_USER_SHIFT' data-ref="PERF_SAMPLE_BRANCH_USER_SHIFT">PERF_SAMPLE_BRANCH_USER_SHIFT</a>]		= <a class="macro" href="#55" title="(1 &lt;&lt; 1)" data-ref="_M/LBR_USER">LBR_USER</a>,</td></tr>
<tr><th id="1066">1066</th><td>	[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_KERNEL_SHIFT" title='PERF_SAMPLE_BRANCH_KERNEL_SHIFT' data-ref="PERF_SAMPLE_BRANCH_KERNEL_SHIFT">PERF_SAMPLE_BRANCH_KERNEL_SHIFT</a>]	= <a class="macro" href="#54" title="(1 &lt;&lt; 0)" data-ref="_M/LBR_KERNEL">LBR_KERNEL</a>,</td></tr>
<tr><th id="1067">1067</th><td>	[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_HV_SHIFT" title='PERF_SAMPLE_BRANCH_HV_SHIFT' data-ref="PERF_SAMPLE_BRANCH_HV_SHIFT">PERF_SAMPLE_BRANCH_HV_SHIFT</a>]		= <a class="macro" href="#70" title="0" data-ref="_M/LBR_IGN">LBR_IGN</a>,</td></tr>
<tr><th id="1068">1068</th><td>	[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_ANY_RETURN_SHIFT" title='PERF_SAMPLE_BRANCH_ANY_RETURN_SHIFT' data-ref="PERF_SAMPLE_BRANCH_ANY_RETURN_SHIFT">PERF_SAMPLE_BRANCH_ANY_RETURN_SHIFT</a>]	= <a class="macro" href="#59" title="(1 &lt;&lt; 5)" data-ref="_M/LBR_RETURN">LBR_RETURN</a> | <a class="macro" href="#62" title="(1 &lt;&lt; 8)" data-ref="_M/LBR_FAR">LBR_FAR</a>,</td></tr>
<tr><th id="1069">1069</th><td>	[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_ANY_CALL_SHIFT" title='PERF_SAMPLE_BRANCH_ANY_CALL_SHIFT' data-ref="PERF_SAMPLE_BRANCH_ANY_CALL_SHIFT">PERF_SAMPLE_BRANCH_ANY_CALL_SHIFT</a>]	= <a class="macro" href="#57" title="(1 &lt;&lt; 3)" data-ref="_M/LBR_REL_CALL">LBR_REL_CALL</a> | <a class="macro" href="#58" title="(1 &lt;&lt; 4)" data-ref="_M/LBR_IND_CALL">LBR_IND_CALL</a></td></tr>
<tr><th id="1070">1070</th><td>						| <a class="macro" href="#62" title="(1 &lt;&lt; 8)" data-ref="_M/LBR_FAR">LBR_FAR</a>,</td></tr>
<tr><th id="1071">1071</th><td>	[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_IND_CALL_SHIFT" title='PERF_SAMPLE_BRANCH_IND_CALL_SHIFT' data-ref="PERF_SAMPLE_BRANCH_IND_CALL_SHIFT">PERF_SAMPLE_BRANCH_IND_CALL_SHIFT</a>]	= <a class="macro" href="#58" title="(1 &lt;&lt; 4)" data-ref="_M/LBR_IND_CALL">LBR_IND_CALL</a>,</td></tr>
<tr><th id="1072">1072</th><td>	[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_COND_SHIFT" title='PERF_SAMPLE_BRANCH_COND_SHIFT' data-ref="PERF_SAMPLE_BRANCH_COND_SHIFT">PERF_SAMPLE_BRANCH_COND_SHIFT</a>]		= <a class="macro" href="#56" title="(1 &lt;&lt; 2)" data-ref="_M/LBR_JCC">LBR_JCC</a>,</td></tr>
<tr><th id="1073">1073</th><td>	[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_IND_JUMP_SHIFT" title='PERF_SAMPLE_BRANCH_IND_JUMP_SHIFT' data-ref="PERF_SAMPLE_BRANCH_IND_JUMP_SHIFT">PERF_SAMPLE_BRANCH_IND_JUMP_SHIFT</a>]	= <a class="macro" href="#61" title="(1 &lt;&lt; 6)" data-ref="_M/LBR_IND_JMP">LBR_IND_JMP</a>,</td></tr>
<tr><th id="1074">1074</th><td>	[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_CALL_SHIFT" title='PERF_SAMPLE_BRANCH_CALL_SHIFT' data-ref="PERF_SAMPLE_BRANCH_CALL_SHIFT">PERF_SAMPLE_BRANCH_CALL_SHIFT</a>]		= <a class="macro" href="#57" title="(1 &lt;&lt; 3)" data-ref="_M/LBR_REL_CALL">LBR_REL_CALL</a>,</td></tr>
<tr><th id="1075">1075</th><td>};</td></tr>
<tr><th id="1076">1076</th><td></td></tr>
<tr><th id="1077">1077</th><td><em>static</em> <em>const</em> <em>int</em> <dfn class="tu decl def" id="hsw_lbr_sel_map" title='hsw_lbr_sel_map' data-type='const int [17]' data-ref="hsw_lbr_sel_map">hsw_lbr_sel_map</dfn>[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_MAX_SHIFT" title='PERF_SAMPLE_BRANCH_MAX_SHIFT' data-ref="PERF_SAMPLE_BRANCH_MAX_SHIFT">PERF_SAMPLE_BRANCH_MAX_SHIFT</a>] = {</td></tr>
<tr><th id="1078">1078</th><td>	[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_ANY_SHIFT" title='PERF_SAMPLE_BRANCH_ANY_SHIFT' data-ref="PERF_SAMPLE_BRANCH_ANY_SHIFT">PERF_SAMPLE_BRANCH_ANY_SHIFT</a>]		= <a class="macro" href="#72" title="((1 &lt;&lt; 2) | (1 &lt;&lt; 3) | (1 &lt;&lt; 4) | (1 &lt;&lt; 5) | (1 &lt;&lt; 7) | (1 &lt;&lt; 6) | (1 &lt;&lt; 8))" data-ref="_M/LBR_ANY">LBR_ANY</a>,</td></tr>
<tr><th id="1079">1079</th><td>	[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_USER_SHIFT" title='PERF_SAMPLE_BRANCH_USER_SHIFT' data-ref="PERF_SAMPLE_BRANCH_USER_SHIFT">PERF_SAMPLE_BRANCH_USER_SHIFT</a>]		= <a class="macro" href="#55" title="(1 &lt;&lt; 1)" data-ref="_M/LBR_USER">LBR_USER</a>,</td></tr>
<tr><th id="1080">1080</th><td>	[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_KERNEL_SHIFT" title='PERF_SAMPLE_BRANCH_KERNEL_SHIFT' data-ref="PERF_SAMPLE_BRANCH_KERNEL_SHIFT">PERF_SAMPLE_BRANCH_KERNEL_SHIFT</a>]	= <a class="macro" href="#54" title="(1 &lt;&lt; 0)" data-ref="_M/LBR_KERNEL">LBR_KERNEL</a>,</td></tr>
<tr><th id="1081">1081</th><td>	[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_HV_SHIFT" title='PERF_SAMPLE_BRANCH_HV_SHIFT' data-ref="PERF_SAMPLE_BRANCH_HV_SHIFT">PERF_SAMPLE_BRANCH_HV_SHIFT</a>]		= <a class="macro" href="#70" title="0" data-ref="_M/LBR_IGN">LBR_IGN</a>,</td></tr>
<tr><th id="1082">1082</th><td>	[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_ANY_RETURN_SHIFT" title='PERF_SAMPLE_BRANCH_ANY_RETURN_SHIFT' data-ref="PERF_SAMPLE_BRANCH_ANY_RETURN_SHIFT">PERF_SAMPLE_BRANCH_ANY_RETURN_SHIFT</a>]	= <a class="macro" href="#59" title="(1 &lt;&lt; 5)" data-ref="_M/LBR_RETURN">LBR_RETURN</a> | <a class="macro" href="#62" title="(1 &lt;&lt; 8)" data-ref="_M/LBR_FAR">LBR_FAR</a>,</td></tr>
<tr><th id="1083">1083</th><td>	[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_ANY_CALL_SHIFT" title='PERF_SAMPLE_BRANCH_ANY_CALL_SHIFT' data-ref="PERF_SAMPLE_BRANCH_ANY_CALL_SHIFT">PERF_SAMPLE_BRANCH_ANY_CALL_SHIFT</a>]	= <a class="macro" href="#57" title="(1 &lt;&lt; 3)" data-ref="_M/LBR_REL_CALL">LBR_REL_CALL</a> | <a class="macro" href="#58" title="(1 &lt;&lt; 4)" data-ref="_M/LBR_IND_CALL">LBR_IND_CALL</a></td></tr>
<tr><th id="1084">1084</th><td>						| <a class="macro" href="#62" title="(1 &lt;&lt; 8)" data-ref="_M/LBR_FAR">LBR_FAR</a>,</td></tr>
<tr><th id="1085">1085</th><td>	[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_IND_CALL_SHIFT" title='PERF_SAMPLE_BRANCH_IND_CALL_SHIFT' data-ref="PERF_SAMPLE_BRANCH_IND_CALL_SHIFT">PERF_SAMPLE_BRANCH_IND_CALL_SHIFT</a>]	= <a class="macro" href="#58" title="(1 &lt;&lt; 4)" data-ref="_M/LBR_IND_CALL">LBR_IND_CALL</a>,</td></tr>
<tr><th id="1086">1086</th><td>	[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_COND_SHIFT" title='PERF_SAMPLE_BRANCH_COND_SHIFT' data-ref="PERF_SAMPLE_BRANCH_COND_SHIFT">PERF_SAMPLE_BRANCH_COND_SHIFT</a>]		= <a class="macro" href="#56" title="(1 &lt;&lt; 2)" data-ref="_M/LBR_JCC">LBR_JCC</a>,</td></tr>
<tr><th id="1087">1087</th><td>	[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_CALL_STACK_SHIFT" title='PERF_SAMPLE_BRANCH_CALL_STACK_SHIFT' data-ref="PERF_SAMPLE_BRANCH_CALL_STACK_SHIFT">PERF_SAMPLE_BRANCH_CALL_STACK_SHIFT</a>]	= <a class="macro" href="#57" title="(1 &lt;&lt; 3)" data-ref="_M/LBR_REL_CALL">LBR_REL_CALL</a> | <a class="macro" href="#58" title="(1 &lt;&lt; 4)" data-ref="_M/LBR_IND_CALL">LBR_IND_CALL</a></td></tr>
<tr><th id="1088">1088</th><td>						| <a class="macro" href="#59" title="(1 &lt;&lt; 5)" data-ref="_M/LBR_RETURN">LBR_RETURN</a> | <a class="macro" href="#63" title="(1 &lt;&lt; 9)" data-ref="_M/LBR_CALL_STACK">LBR_CALL_STACK</a>,</td></tr>
<tr><th id="1089">1089</th><td>	[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_IND_JUMP_SHIFT" title='PERF_SAMPLE_BRANCH_IND_JUMP_SHIFT' data-ref="PERF_SAMPLE_BRANCH_IND_JUMP_SHIFT">PERF_SAMPLE_BRANCH_IND_JUMP_SHIFT</a>]	= <a class="macro" href="#61" title="(1 &lt;&lt; 6)" data-ref="_M/LBR_IND_JMP">LBR_IND_JMP</a>,</td></tr>
<tr><th id="1090">1090</th><td>	[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_CALL_SHIFT" title='PERF_SAMPLE_BRANCH_CALL_SHIFT' data-ref="PERF_SAMPLE_BRANCH_CALL_SHIFT">PERF_SAMPLE_BRANCH_CALL_SHIFT</a>]		= <a class="macro" href="#57" title="(1 &lt;&lt; 3)" data-ref="_M/LBR_REL_CALL">LBR_REL_CALL</a>,</td></tr>
<tr><th id="1091">1091</th><td>};</td></tr>
<tr><th id="1092">1092</th><td></td></tr>
<tr><th id="1093">1093</th><td><i>/* core */</i></td></tr>
<tr><th id="1094">1094</th><td><em>void</em> <a class="macro" href="../../../../include/linux/init.h.html#50" title="__attribute__ ((__section__(&quot;.init.text&quot;)))" data-ref="_M/__init">__init</a> <dfn class="decl def fn" id="intel_pmu_lbr_init_core" title='intel_pmu_lbr_init_core' data-ref="intel_pmu_lbr_init_core">intel_pmu_lbr_init_core</dfn>(<em>void</em>)</td></tr>
<tr><th id="1095">1095</th><td>{</td></tr>
<tr><th id="1096">1096</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_nr" title='x86_pmu::lbr_nr' data-ref="x86_pmu::lbr_nr">lbr_nr</a>     = <var>4</var>;</td></tr>
<tr><th id="1097">1097</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_tos" title='x86_pmu::lbr_tos' data-ref="x86_pmu::lbr_tos">lbr_tos</a>    = <a class="macro" href="../../include/asm/msr-index.h.html#98" title="0x000001c9" data-ref="_M/MSR_LBR_TOS">MSR_LBR_TOS</a>;</td></tr>
<tr><th id="1098">1098</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_from" title='x86_pmu::lbr_from' data-ref="x86_pmu::lbr_from">lbr_from</a>   = <a class="macro" href="../../include/asm/msr-index.h.html#101" title="0x00000040" data-ref="_M/MSR_LBR_CORE_FROM">MSR_LBR_CORE_FROM</a>;</td></tr>
<tr><th id="1099">1099</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_to" title='x86_pmu::lbr_to' data-ref="x86_pmu::lbr_to">lbr_to</a>     = <a class="macro" href="../../include/asm/msr-index.h.html#102" title="0x00000060" data-ref="_M/MSR_LBR_CORE_TO">MSR_LBR_CORE_TO</a>;</td></tr>
<tr><th id="1100">1100</th><td></td></tr>
<tr><th id="1101">1101</th><td>	<i>/*</i></td></tr>
<tr><th id="1102">1102</th><td><i>	 * SW branch filter usage:</i></td></tr>
<tr><th id="1103">1103</th><td><i>	 * - compensate for lack of HW filter</i></td></tr>
<tr><th id="1104">1104</th><td><i>	 */</i></td></tr>
<tr><th id="1105">1105</th><td>}</td></tr>
<tr><th id="1106">1106</th><td></td></tr>
<tr><th id="1107">1107</th><td><i>/* nehalem/westmere */</i></td></tr>
<tr><th id="1108">1108</th><td><em>void</em> <a class="macro" href="../../../../include/linux/init.h.html#50" title="__attribute__ ((__section__(&quot;.init.text&quot;)))" data-ref="_M/__init">__init</a> <dfn class="decl def fn" id="intel_pmu_lbr_init_nhm" title='intel_pmu_lbr_init_nhm' data-ref="intel_pmu_lbr_init_nhm">intel_pmu_lbr_init_nhm</dfn>(<em>void</em>)</td></tr>
<tr><th id="1109">1109</th><td>{</td></tr>
<tr><th id="1110">1110</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_nr" title='x86_pmu::lbr_nr' data-ref="x86_pmu::lbr_nr">lbr_nr</a>     = <var>16</var>;</td></tr>
<tr><th id="1111">1111</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_tos" title='x86_pmu::lbr_tos' data-ref="x86_pmu::lbr_tos">lbr_tos</a>    = <a class="macro" href="../../include/asm/msr-index.h.html#98" title="0x000001c9" data-ref="_M/MSR_LBR_TOS">MSR_LBR_TOS</a>;</td></tr>
<tr><th id="1112">1112</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_from" title='x86_pmu::lbr_from' data-ref="x86_pmu::lbr_from">lbr_from</a>   = <a class="macro" href="../../include/asm/msr-index.h.html#99" title="0x00000680" data-ref="_M/MSR_LBR_NHM_FROM">MSR_LBR_NHM_FROM</a>;</td></tr>
<tr><th id="1113">1113</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_to" title='x86_pmu::lbr_to' data-ref="x86_pmu::lbr_to">lbr_to</a>     = <a class="macro" href="../../include/asm/msr-index.h.html#100" title="0x000006c0" data-ref="_M/MSR_LBR_NHM_TO">MSR_LBR_NHM_TO</a>;</td></tr>
<tr><th id="1114">1114</th><td></td></tr>
<tr><th id="1115">1115</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_sel_mask" title='x86_pmu::lbr_sel_mask' data-ref="x86_pmu::lbr_sel_mask">lbr_sel_mask</a> = <a class="macro" href="#68" title="0x3ff" data-ref="_M/LBR_SEL_MASK">LBR_SEL_MASK</a>;</td></tr>
<tr><th id="1116">1116</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_sel_map" title='x86_pmu::lbr_sel_map' data-ref="x86_pmu::lbr_sel_map">lbr_sel_map</a>  = <a class="tu ref" href="#nhm_lbr_sel_map" title='nhm_lbr_sel_map' data-use='r' data-ref="nhm_lbr_sel_map">nhm_lbr_sel_map</a>;</td></tr>
<tr><th id="1117">1117</th><td></td></tr>
<tr><th id="1118">1118</th><td>	<i>/*</i></td></tr>
<tr><th id="1119">1119</th><td><i>	 * SW branch filter usage:</i></td></tr>
<tr><th id="1120">1120</th><td><i>	 * - workaround LBR_SEL errata (see above)</i></td></tr>
<tr><th id="1121">1121</th><td><i>	 * - support syscall, sysret capture.</i></td></tr>
<tr><th id="1122">1122</th><td><i>	 *   That requires LBR_FAR but that means far</i></td></tr>
<tr><th id="1123">1123</th><td><i>	 *   jmp need to be filtered out</i></td></tr>
<tr><th id="1124">1124</th><td><i>	 */</i></td></tr>
<tr><th id="1125">1125</th><td>}</td></tr>
<tr><th id="1126">1126</th><td></td></tr>
<tr><th id="1127">1127</th><td><i>/* sandy bridge */</i></td></tr>
<tr><th id="1128">1128</th><td><em>void</em> <a class="macro" href="../../../../include/linux/init.h.html#50" title="__attribute__ ((__section__(&quot;.init.text&quot;)))" data-ref="_M/__init">__init</a> <dfn class="decl def fn" id="intel_pmu_lbr_init_snb" title='intel_pmu_lbr_init_snb' data-ref="intel_pmu_lbr_init_snb">intel_pmu_lbr_init_snb</dfn>(<em>void</em>)</td></tr>
<tr><th id="1129">1129</th><td>{</td></tr>
<tr><th id="1130">1130</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_nr" title='x86_pmu::lbr_nr' data-ref="x86_pmu::lbr_nr">lbr_nr</a>	 = <var>16</var>;</td></tr>
<tr><th id="1131">1131</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_tos" title='x86_pmu::lbr_tos' data-ref="x86_pmu::lbr_tos">lbr_tos</a>	 = <a class="macro" href="../../include/asm/msr-index.h.html#98" title="0x000001c9" data-ref="_M/MSR_LBR_TOS">MSR_LBR_TOS</a>;</td></tr>
<tr><th id="1132">1132</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_from" title='x86_pmu::lbr_from' data-ref="x86_pmu::lbr_from">lbr_from</a> = <a class="macro" href="../../include/asm/msr-index.h.html#99" title="0x00000680" data-ref="_M/MSR_LBR_NHM_FROM">MSR_LBR_NHM_FROM</a>;</td></tr>
<tr><th id="1133">1133</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_to" title='x86_pmu::lbr_to' data-ref="x86_pmu::lbr_to">lbr_to</a>   = <a class="macro" href="../../include/asm/msr-index.h.html#100" title="0x000006c0" data-ref="_M/MSR_LBR_NHM_TO">MSR_LBR_NHM_TO</a>;</td></tr>
<tr><th id="1134">1134</th><td></td></tr>
<tr><th id="1135">1135</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_sel_mask" title='x86_pmu::lbr_sel_mask' data-ref="x86_pmu::lbr_sel_mask">lbr_sel_mask</a> = <a class="macro" href="#68" title="0x3ff" data-ref="_M/LBR_SEL_MASK">LBR_SEL_MASK</a>;</td></tr>
<tr><th id="1136">1136</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_sel_map" title='x86_pmu::lbr_sel_map' data-ref="x86_pmu::lbr_sel_map">lbr_sel_map</a>  = <a class="tu ref" href="#snb_lbr_sel_map" title='snb_lbr_sel_map' data-use='r' data-ref="snb_lbr_sel_map">snb_lbr_sel_map</a>;</td></tr>
<tr><th id="1137">1137</th><td></td></tr>
<tr><th id="1138">1138</th><td>	<i>/*</i></td></tr>
<tr><th id="1139">1139</th><td><i>	 * SW branch filter usage:</i></td></tr>
<tr><th id="1140">1140</th><td><i>	 * - support syscall, sysret capture.</i></td></tr>
<tr><th id="1141">1141</th><td><i>	 *   That requires LBR_FAR but that means far</i></td></tr>
<tr><th id="1142">1142</th><td><i>	 *   jmp need to be filtered out</i></td></tr>
<tr><th id="1143">1143</th><td><i>	 */</i></td></tr>
<tr><th id="1144">1144</th><td>}</td></tr>
<tr><th id="1145">1145</th><td></td></tr>
<tr><th id="1146">1146</th><td><i>/* haswell */</i></td></tr>
<tr><th id="1147">1147</th><td><em>void</em> <dfn class="decl def fn" id="intel_pmu_lbr_init_hsw" title='intel_pmu_lbr_init_hsw' data-ref="intel_pmu_lbr_init_hsw">intel_pmu_lbr_init_hsw</dfn>(<em>void</em>)</td></tr>
<tr><th id="1148">1148</th><td>{</td></tr>
<tr><th id="1149">1149</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_nr" title='x86_pmu::lbr_nr' data-ref="x86_pmu::lbr_nr">lbr_nr</a>	 = <var>16</var>;</td></tr>
<tr><th id="1150">1150</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_tos" title='x86_pmu::lbr_tos' data-ref="x86_pmu::lbr_tos">lbr_tos</a>	 = <a class="macro" href="../../include/asm/msr-index.h.html#98" title="0x000001c9" data-ref="_M/MSR_LBR_TOS">MSR_LBR_TOS</a>;</td></tr>
<tr><th id="1151">1151</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_from" title='x86_pmu::lbr_from' data-ref="x86_pmu::lbr_from">lbr_from</a> = <a class="macro" href="../../include/asm/msr-index.h.html#99" title="0x00000680" data-ref="_M/MSR_LBR_NHM_FROM">MSR_LBR_NHM_FROM</a>;</td></tr>
<tr><th id="1152">1152</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_to" title='x86_pmu::lbr_to' data-ref="x86_pmu::lbr_to">lbr_to</a>   = <a class="macro" href="../../include/asm/msr-index.h.html#100" title="0x000006c0" data-ref="_M/MSR_LBR_NHM_TO">MSR_LBR_NHM_TO</a>;</td></tr>
<tr><th id="1153">1153</th><td></td></tr>
<tr><th id="1154">1154</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_sel_mask" title='x86_pmu::lbr_sel_mask' data-ref="x86_pmu::lbr_sel_mask">lbr_sel_mask</a> = <a class="macro" href="#68" title="0x3ff" data-ref="_M/LBR_SEL_MASK">LBR_SEL_MASK</a>;</td></tr>
<tr><th id="1155">1155</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_sel_map" title='x86_pmu::lbr_sel_map' data-ref="x86_pmu::lbr_sel_map">lbr_sel_map</a>  = <a class="tu ref" href="#hsw_lbr_sel_map" title='hsw_lbr_sel_map' data-use='r' data-ref="hsw_lbr_sel_map">hsw_lbr_sel_map</a>;</td></tr>
<tr><th id="1156">1156</th><td></td></tr>
<tr><th id="1157">1157</th><td>	<b>if</b> (<a class="tu ref fn" href="#lbr_from_signext_quirk_needed" title='lbr_from_signext_quirk_needed' data-use='c' data-ref="lbr_from_signext_quirk_needed">lbr_from_signext_quirk_needed</a>())</td></tr>
<tr><th id="1158">1158</th><td>		<a class="macro" href="../../../../include/linux/jump_label.h.html#424" title="static_key_enable(&amp;(&amp;lbr_from_quirk_key)-&gt;key)" data-ref="_M/static_branch_enable">static_branch_enable</a>(&amp;<a class="ref" href="#271" title='lbr_from_quirk_key' data-ref="lbr_from_quirk_key">lbr_from_quirk_key</a>);</td></tr>
<tr><th id="1159">1159</th><td>}</td></tr>
<tr><th id="1160">1160</th><td></td></tr>
<tr><th id="1161">1161</th><td><i>/* skylake */</i></td></tr>
<tr><th id="1162">1162</th><td><a class="macro" href="../../../../include/linux/init.h.html#50" title="__attribute__ ((__section__(&quot;.init.text&quot;)))" data-ref="_M/__init">__init</a> <em>void</em> <dfn class="decl def fn" id="intel_pmu_lbr_init_skl" title='intel_pmu_lbr_init_skl' data-ref="intel_pmu_lbr_init_skl">intel_pmu_lbr_init_skl</dfn>(<em>void</em>)</td></tr>
<tr><th id="1163">1163</th><td>{</td></tr>
<tr><th id="1164">1164</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_nr" title='x86_pmu::lbr_nr' data-ref="x86_pmu::lbr_nr">lbr_nr</a>	 = <var>32</var>;</td></tr>
<tr><th id="1165">1165</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_tos" title='x86_pmu::lbr_tos' data-ref="x86_pmu::lbr_tos">lbr_tos</a>	 = <a class="macro" href="../../include/asm/msr-index.h.html#98" title="0x000001c9" data-ref="_M/MSR_LBR_TOS">MSR_LBR_TOS</a>;</td></tr>
<tr><th id="1166">1166</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_from" title='x86_pmu::lbr_from' data-ref="x86_pmu::lbr_from">lbr_from</a> = <a class="macro" href="../../include/asm/msr-index.h.html#99" title="0x00000680" data-ref="_M/MSR_LBR_NHM_FROM">MSR_LBR_NHM_FROM</a>;</td></tr>
<tr><th id="1167">1167</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_to" title='x86_pmu::lbr_to' data-ref="x86_pmu::lbr_to">lbr_to</a>   = <a class="macro" href="../../include/asm/msr-index.h.html#100" title="0x000006c0" data-ref="_M/MSR_LBR_NHM_TO">MSR_LBR_NHM_TO</a>;</td></tr>
<tr><th id="1168">1168</th><td></td></tr>
<tr><th id="1169">1169</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_sel_mask" title='x86_pmu::lbr_sel_mask' data-ref="x86_pmu::lbr_sel_mask">lbr_sel_mask</a> = <a class="macro" href="#68" title="0x3ff" data-ref="_M/LBR_SEL_MASK">LBR_SEL_MASK</a>;</td></tr>
<tr><th id="1170">1170</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_sel_map" title='x86_pmu::lbr_sel_map' data-ref="x86_pmu::lbr_sel_map">lbr_sel_map</a>  = <a class="tu ref" href="#hsw_lbr_sel_map" title='hsw_lbr_sel_map' data-use='r' data-ref="hsw_lbr_sel_map">hsw_lbr_sel_map</a>;</td></tr>
<tr><th id="1171">1171</th><td></td></tr>
<tr><th id="1172">1172</th><td>	<i>/*</i></td></tr>
<tr><th id="1173">1173</th><td><i>	 * SW branch filter usage:</i></td></tr>
<tr><th id="1174">1174</th><td><i>	 * - support syscall, sysret capture.</i></td></tr>
<tr><th id="1175">1175</th><td><i>	 *   That requires LBR_FAR but that means far</i></td></tr>
<tr><th id="1176">1176</th><td><i>	 *   jmp need to be filtered out</i></td></tr>
<tr><th id="1177">1177</th><td><i>	 */</i></td></tr>
<tr><th id="1178">1178</th><td>}</td></tr>
<tr><th id="1179">1179</th><td></td></tr>
<tr><th id="1180">1180</th><td><i>/* atom */</i></td></tr>
<tr><th id="1181">1181</th><td><em>void</em> <a class="macro" href="../../../../include/linux/init.h.html#50" title="__attribute__ ((__section__(&quot;.init.text&quot;)))" data-ref="_M/__init">__init</a> <dfn class="decl def fn" id="intel_pmu_lbr_init_atom" title='intel_pmu_lbr_init_atom' data-ref="intel_pmu_lbr_init_atom">intel_pmu_lbr_init_atom</dfn>(<em>void</em>)</td></tr>
<tr><th id="1182">1182</th><td>{</td></tr>
<tr><th id="1183">1183</th><td>	<i>/*</i></td></tr>
<tr><th id="1184">1184</th><td><i>	 * only models starting at stepping 10 seems</i></td></tr>
<tr><th id="1185">1185</th><td><i>	 * to have an operational LBR which can freeze</i></td></tr>
<tr><th id="1186">1186</th><td><i>	 * on PMU interrupt</i></td></tr>
<tr><th id="1187">1187</th><td><i>	 */</i></td></tr>
<tr><th id="1188">1188</th><td>	<b>if</b> (<a class="ref" href="../../include/asm/processor.h.html#boot_cpu_data" title='boot_cpu_data' data-ref="boot_cpu_data">boot_cpu_data</a>.<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_model" title='cpuinfo_x86::x86_model' data-ref="cpuinfo_x86::x86_model">x86_model</a> == <var>28</var></td></tr>
<tr><th id="1189">1189</th><td>	    &amp;&amp; <a class="ref" href="../../include/asm/processor.h.html#boot_cpu_data" title='boot_cpu_data' data-ref="boot_cpu_data">boot_cpu_data</a>.<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_stepping" title='cpuinfo_x86::x86_stepping' data-ref="cpuinfo_x86::x86_stepping">x86_stepping</a> &lt; <var>10</var>) {</td></tr>
<tr><th id="1190">1190</th><td>		<a class="macro" href="../../../../include/linux/printk.h.html#315" title="printk(&quot;\001&quot; &quot;c&quot; &quot;LBR disabled due to erratum&quot;)" data-ref="_M/pr_cont">pr_cont</a>(<q>"LBR disabled due to erratum"</q>);</td></tr>
<tr><th id="1191">1191</th><td>		<b>return</b>;</td></tr>
<tr><th id="1192">1192</th><td>	}</td></tr>
<tr><th id="1193">1193</th><td></td></tr>
<tr><th id="1194">1194</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_nr" title='x86_pmu::lbr_nr' data-ref="x86_pmu::lbr_nr">lbr_nr</a>	   = <var>8</var>;</td></tr>
<tr><th id="1195">1195</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_tos" title='x86_pmu::lbr_tos' data-ref="x86_pmu::lbr_tos">lbr_tos</a>    = <a class="macro" href="../../include/asm/msr-index.h.html#98" title="0x000001c9" data-ref="_M/MSR_LBR_TOS">MSR_LBR_TOS</a>;</td></tr>
<tr><th id="1196">1196</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_from" title='x86_pmu::lbr_from' data-ref="x86_pmu::lbr_from">lbr_from</a>   = <a class="macro" href="../../include/asm/msr-index.h.html#101" title="0x00000040" data-ref="_M/MSR_LBR_CORE_FROM">MSR_LBR_CORE_FROM</a>;</td></tr>
<tr><th id="1197">1197</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_to" title='x86_pmu::lbr_to' data-ref="x86_pmu::lbr_to">lbr_to</a>     = <a class="macro" href="../../include/asm/msr-index.h.html#102" title="0x00000060" data-ref="_M/MSR_LBR_CORE_TO">MSR_LBR_CORE_TO</a>;</td></tr>
<tr><th id="1198">1198</th><td></td></tr>
<tr><th id="1199">1199</th><td>	<i>/*</i></td></tr>
<tr><th id="1200">1200</th><td><i>	 * SW branch filter usage:</i></td></tr>
<tr><th id="1201">1201</th><td><i>	 * - compensate for lack of HW filter</i></td></tr>
<tr><th id="1202">1202</th><td><i>	 */</i></td></tr>
<tr><th id="1203">1203</th><td>}</td></tr>
<tr><th id="1204">1204</th><td></td></tr>
<tr><th id="1205">1205</th><td><i>/* slm */</i></td></tr>
<tr><th id="1206">1206</th><td><em>void</em> <a class="macro" href="../../../../include/linux/init.h.html#50" title="__attribute__ ((__section__(&quot;.init.text&quot;)))" data-ref="_M/__init">__init</a> <dfn class="decl def fn" id="intel_pmu_lbr_init_slm" title='intel_pmu_lbr_init_slm' data-ref="intel_pmu_lbr_init_slm">intel_pmu_lbr_init_slm</dfn>(<em>void</em>)</td></tr>
<tr><th id="1207">1207</th><td>{</td></tr>
<tr><th id="1208">1208</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_nr" title='x86_pmu::lbr_nr' data-ref="x86_pmu::lbr_nr">lbr_nr</a>	   = <var>8</var>;</td></tr>
<tr><th id="1209">1209</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_tos" title='x86_pmu::lbr_tos' data-ref="x86_pmu::lbr_tos">lbr_tos</a>    = <a class="macro" href="../../include/asm/msr-index.h.html#98" title="0x000001c9" data-ref="_M/MSR_LBR_TOS">MSR_LBR_TOS</a>;</td></tr>
<tr><th id="1210">1210</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_from" title='x86_pmu::lbr_from' data-ref="x86_pmu::lbr_from">lbr_from</a>   = <a class="macro" href="../../include/asm/msr-index.h.html#101" title="0x00000040" data-ref="_M/MSR_LBR_CORE_FROM">MSR_LBR_CORE_FROM</a>;</td></tr>
<tr><th id="1211">1211</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_to" title='x86_pmu::lbr_to' data-ref="x86_pmu::lbr_to">lbr_to</a>     = <a class="macro" href="../../include/asm/msr-index.h.html#102" title="0x00000060" data-ref="_M/MSR_LBR_CORE_TO">MSR_LBR_CORE_TO</a>;</td></tr>
<tr><th id="1212">1212</th><td></td></tr>
<tr><th id="1213">1213</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_sel_mask" title='x86_pmu::lbr_sel_mask' data-ref="x86_pmu::lbr_sel_mask">lbr_sel_mask</a> = <a class="macro" href="#68" title="0x3ff" data-ref="_M/LBR_SEL_MASK">LBR_SEL_MASK</a>;</td></tr>
<tr><th id="1214">1214</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_sel_map" title='x86_pmu::lbr_sel_map' data-ref="x86_pmu::lbr_sel_map">lbr_sel_map</a>  = <a class="tu ref" href="#nhm_lbr_sel_map" title='nhm_lbr_sel_map' data-use='r' data-ref="nhm_lbr_sel_map">nhm_lbr_sel_map</a>;</td></tr>
<tr><th id="1215">1215</th><td></td></tr>
<tr><th id="1216">1216</th><td>	<i>/*</i></td></tr>
<tr><th id="1217">1217</th><td><i>	 * SW branch filter usage:</i></td></tr>
<tr><th id="1218">1218</th><td><i>	 * - compensate for lack of HW filter</i></td></tr>
<tr><th id="1219">1219</th><td><i>	 */</i></td></tr>
<tr><th id="1220">1220</th><td>	<a class="macro" href="../../../../include/linux/printk.h.html#315" title="printk(&quot;\001&quot; &quot;c&quot; &quot;8-deep LBR, &quot;)" data-ref="_M/pr_cont">pr_cont</a>(<q>"8-deep LBR, "</q>);</td></tr>
<tr><th id="1221">1221</th><td>}</td></tr>
<tr><th id="1222">1222</th><td></td></tr>
<tr><th id="1223">1223</th><td><i>/* Knights Landing */</i></td></tr>
<tr><th id="1224">1224</th><td><em>void</em> <dfn class="decl def fn" id="intel_pmu_lbr_init_knl" title='intel_pmu_lbr_init_knl' data-ref="intel_pmu_lbr_init_knl">intel_pmu_lbr_init_knl</dfn>(<em>void</em>)</td></tr>
<tr><th id="1225">1225</th><td>{</td></tr>
<tr><th id="1226">1226</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_nr" title='x86_pmu::lbr_nr' data-ref="x86_pmu::lbr_nr">lbr_nr</a>	   = <var>8</var>;</td></tr>
<tr><th id="1227">1227</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_tos" title='x86_pmu::lbr_tos' data-ref="x86_pmu::lbr_tos">lbr_tos</a>    = <a class="macro" href="../../include/asm/msr-index.h.html#98" title="0x000001c9" data-ref="_M/MSR_LBR_TOS">MSR_LBR_TOS</a>;</td></tr>
<tr><th id="1228">1228</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_from" title='x86_pmu::lbr_from' data-ref="x86_pmu::lbr_from">lbr_from</a>   = <a class="macro" href="../../include/asm/msr-index.h.html#99" title="0x00000680" data-ref="_M/MSR_LBR_NHM_FROM">MSR_LBR_NHM_FROM</a>;</td></tr>
<tr><th id="1229">1229</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_to" title='x86_pmu::lbr_to' data-ref="x86_pmu::lbr_to">lbr_to</a>     = <a class="macro" href="../../include/asm/msr-index.h.html#100" title="0x000006c0" data-ref="_M/MSR_LBR_NHM_TO">MSR_LBR_NHM_TO</a>;</td></tr>
<tr><th id="1230">1230</th><td></td></tr>
<tr><th id="1231">1231</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_sel_mask" title='x86_pmu::lbr_sel_mask' data-ref="x86_pmu::lbr_sel_mask">lbr_sel_mask</a> = <a class="macro" href="#68" title="0x3ff" data-ref="_M/LBR_SEL_MASK">LBR_SEL_MASK</a>;</td></tr>
<tr><th id="1232">1232</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::lbr_sel_map" title='x86_pmu::lbr_sel_map' data-ref="x86_pmu::lbr_sel_map">lbr_sel_map</a>  = <a class="tu ref" href="#snb_lbr_sel_map" title='snb_lbr_sel_map' data-use='r' data-ref="snb_lbr_sel_map">snb_lbr_sel_map</a>;</td></tr>
<tr><th id="1233">1233</th><td>}</td></tr>
<tr><th id="1234">1234</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2018-Jul-31</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
