{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 454, "design__inferred_latch__count": 0, "design__instance__count": 753, "design__instance__area": 5900.66, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0011083722347393632, "power__switching__total": 0.0012713149189949036, "power__leakage__total": 5.866247931862745e-09, "power__total": 0.0023796928580850363, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.008778, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.008778, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.37074, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.556088, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.37074, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 3, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.015411, "clock__skew__worst_setup": 0.006859, "timing__hold__ws": 0.131862, "timing__setup__ws": -0.792746, "timing__hold__tns": 0.0, "timing__setup__tns": -3.239774, "timing__hold__wns": 0.0, "timing__setup__wns": -0.792746, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.131862, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 18, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 94.445 105.165", "design__core__bbox": "5.52 10.88 88.78 92.48", "design__io": 127, "design__die__area": 9932.31, "design__core__area": 6794.02, "design__instance__count__stdcell": 753, "design__instance__area__stdcell": 5900.66, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.868508, "design__instance__utilization__stdcell": 0.868508, "floorplan__design__io": 125, "design__io__hpwl": 4038842, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 17666.4, "design__violations": 0, "design__instance__count__setup_buffer": 8, "design__instance__count__hold_buffer": 35, "antenna__violating__nets": 1, "antenna__violating__pins": 1, "route__antenna_violation__count": 1, "route__net": 739, "route__net__special": 2, "route__drc_errors__iter:1": 901, "route__wirelength__iter:1": 20311, "route__drc_errors__iter:2": 848, "route__wirelength__iter:2": 20043, "route__drc_errors__iter:3": 813, "route__wirelength__iter:3": 20095, "route__drc_errors__iter:4": 241, "route__wirelength__iter:4": 19942, "route__drc_errors__iter:5": 214, "route__wirelength__iter:5": 19905, "route__drc_errors__iter:6": 122, "route__wirelength__iter:6": 19927, "route__drc_errors__iter:7": 120, "route__wirelength__iter:7": 19931, "route__drc_errors__iter:8": 119, "route__wirelength__iter:8": 19931, "route__drc_errors__iter:9": 111, "route__wirelength__iter:9": 19930, "route__drc_errors__iter:10": 103, "route__wirelength__iter:10": 19929, "route__drc_errors__iter:11": 66, "route__wirelength__iter:11": 19976, "route__drc_errors__iter:12": 30, "route__wirelength__iter:12": 19969, "route__drc_errors__iter:13": 26, "route__wirelength__iter:13": 19969, "route__drc_errors__iter:14": 23, "route__wirelength__iter:14": 19969, "route__drc_errors__iter:15": 23, "route__wirelength__iter:15": 19969, "route__drc_errors__iter:16": 15, "route__wirelength__iter:16": 19972, "route__drc_errors__iter:17": 13, "route__wirelength__iter:17": 19977, "route__drc_errors__iter:18": 13, "route__wirelength__iter:18": 19977, "route__drc_errors__iter:19": 13, "route__wirelength__iter:19": 19977, "route__drc_errors__iter:20": 4, "route__wirelength__iter:20": 19979, "route__drc_errors__iter:21": 4, "route__wirelength__iter:21": 19979, "route__drc_errors__iter:22": 3, "route__wirelength__iter:22": 19978, "route__drc_errors__iter:23": 1, "route__wirelength__iter:23": 19990, "route__drc_errors__iter:24": 1, "route__wirelength__iter:24": 19990, "route__drc_errors__iter:25": 1, "route__wirelength__iter:25": 19990, "route__drc_errors__iter:26": 1, "route__wirelength__iter:26": 19990, "route__drc_errors__iter:27": 1, "route__wirelength__iter:27": 19990, "route__drc_errors__iter:28": 1, "route__wirelength__iter:28": 19990, "route__drc_errors__iter:29": 0, "route__wirelength__iter:29": 19991, "route__drc_errors": 0, "route__wirelength": 19991, "route__vias": 5472, "route__vias__singlecut": 5472, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 145.68, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.014504, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.014504, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.694701, "timing__setup__ws__corner:nom_ss_100C_1v60": -0.651241, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": -2.482647, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": -0.651241, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.974613, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 6, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.00713, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.00713, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.136902, "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.688094, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.136902, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.008548, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.008548, "timing__hold__ws__corner:min_tt_025C_1v80": 0.364304, "timing__setup__ws__corner:min_tt_025C_1v80": 2.593904, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.364304, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.013813, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.013813, "timing__hold__ws__corner:min_ss_100C_1v60": 0.70185, "timing__setup__ws__corner:min_ss_100C_1v60": -0.519486, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": -1.839538, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": -0.519486, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.960718, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 5, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.006859, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.006859, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.131862, "timing__setup__ws__corner:min_ff_n40C_1v95": 3.709548, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.131862, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.009298, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.009298, "timing__hold__ws__corner:max_tt_025C_1v80": 0.376284, "timing__setup__ws__corner:max_tt_025C_1v80": 2.517217, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.376284, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.015411, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.015411, "timing__hold__ws__corner:max_ss_100C_1v60": 0.686808, "timing__setup__ws__corner:max_ss_100C_1v60": -0.792746, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": -3.239774, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": -0.792746, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.989764, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 7, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.007774, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.007774, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.142328, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.665868, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.142328, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79755, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000630121, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00244532, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00235772, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000617342, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00235772, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.00063, "ir__drop__worst": 0.00245, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}