{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564003775602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564003775721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 24 14:29:35 2019 " "Processing started: Wed Jul 24 14:29:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564003775721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564003775721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564003775721 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1564003777291 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1564003777291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/sbuddhar/dcengr/desktop/elen/lab6/verilog6.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/sbuddhar/dcengr/desktop/elen/lab6/verilog6.v" { { "Info" "ISGN_ENTITY_NAME" "1 wire_to_bus " "Found entity 1: wire_to_bus" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/Verilog6.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/Verilog6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564003788934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564003788934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/sbuddhar/dcengr/desktop/elen/lab6/realbustowire.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/sbuddhar/dcengr/desktop/elen/lab6/realbustowire.v" { { "Info" "ISGN_ENTITY_NAME" "1 realbustowire " "Found entity 1: realbustowire" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/realbustowire.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/realbustowire.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564003788944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564003788944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/sbuddhar/dcengr/desktop/elen/lab6/realwiretobus.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/sbuddhar/dcengr/desktop/elen/lab6/realwiretobus.v" { { "Info" "ISGN_ENTITY_NAME" "1 realwiretobus " "Found entity 1: realwiretobus" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/realwiretobus.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab6/realwiretobus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564003788954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564003788954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/sbuddhar/dcengr/desktop/elen/lab7/conv.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/sbuddhar/dcengr/desktop/elen/lab7/conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv " "Found entity 1: conv" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/conv.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/conv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564003788974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564003788974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//samba1/sbuddhar/dcengr/desktop/elen/lab7/3bcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file //samba1/sbuddhar/dcengr/desktop/elen/lab7/3bcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/3bcounter.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab7/3bcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564003788994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564003788994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong4.v 1 1 " "Found 1 design units, including 1 entities, in source file pong4.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong4 " "Found entity 1: pong4" {  } { { "pong4.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/pong4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564003789014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564003789014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong_controller1.v 1 1 " "Found 1 design units, including 1 entities, in source file pong_controller1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_controller1 " "Found entity 1: pong_controller1" {  } { { "pong_controller1.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/pong_controller1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564003789024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564003789024 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "new isolate.v(3) " "Verilog HDL Declaration warning at isolate.v(3): \"new\" is SystemVerilog-2005 keyword" {  } { { "isolate.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/isolate.v" 3 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1564003789034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isolate.v 1 1 " "Found 1 design units, including 1 entities, in source file isolate.v" { { "Info" "ISGN_ENTITY_NAME" "1 isolate " "Found entity 1: isolate" {  } { { "isolate.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/isolate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564003789044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564003789044 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab8.bdf 1 1 " "Using design file lab8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab8 " "Found entity 1: lab8" {  } { { "lab8.bdf" "" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/lab8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564003789244 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1564003789244 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab8 " "Elaborating entity \"lab8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1564003789244 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seg7.v 1 1 " "Using design file seg7.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564003789324 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1564003789324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:inst5 " "Elaborating entity \"seg7\" for hierarchy \"seg7:inst5\"" {  } { { "lab8.bdf" "inst5" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/lab8.bdf" { { 144 760 944 224 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564003789324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong4 pong4:inst " "Elaborating entity \"pong4\" for hierarchy \"pong4:inst\"" {  } { { "lab8.bdf" "inst" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/lab8.bdf" { { -56 544 696 56 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564003789344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_controller1 pong_controller1:inst3 " "Elaborating entity \"pong_controller1\" for hierarchy \"pong_controller1:inst3\"" {  } { { "lab8.bdf" "inst3" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/lab8.bdf" { { -24 832 976 120 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564003789364 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a pong_controller1.v(42) " "Verilog HDL Always Construct warning at pong_controller1.v(42): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "pong_controller1.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/pong_controller1.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1564003789364 "|lab8|pong_controller1:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b pong_controller1.v(42) " "Verilog HDL Always Construct warning at pong_controller1.v(42): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "pong_controller1.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/pong_controller1.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1564003789364 "|lab8|pong_controller1:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c pong_controller1.v(42) " "Verilog HDL Always Construct warning at pong_controller1.v(42): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "pong_controller1.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/pong_controller1.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1564003789364 "|lab8|pong_controller1:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d pong_controller1.v(42) " "Verilog HDL Always Construct warning at pong_controller1.v(42): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "pong_controller1.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/pong_controller1.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1564003789364 "|lab8|pong_controller1:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d pong_controller1.v(48) " "Inferred latch for \"d\" at pong_controller1.v(48)" {  } { { "pong_controller1.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/pong_controller1.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564003789364 "|lab8|pong_controller1:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c pong_controller1.v(48) " "Inferred latch for \"c\" at pong_controller1.v(48)" {  } { { "pong_controller1.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/pong_controller1.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564003789364 "|lab8|pong_controller1:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b pong_controller1.v(48) " "Inferred latch for \"b\" at pong_controller1.v(48)" {  } { { "pong_controller1.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/pong_controller1.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564003789364 "|lab8|pong_controller1:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a pong_controller1.v(48) " "Inferred latch for \"a\" at pong_controller1.v(48)" {  } { { "pong_controller1.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/pong_controller1.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564003789364 "|lab8|pong_controller1:inst3"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pb_clock.v(20) " "Verilog HDL information at pb_clock.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "pb_clock.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/pb_clock.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1564003790144 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pb_clock.v 1 1 " "Using design file pb_clock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pb_clock " "Found entity 1: pb_clock" {  } { { "pb_clock.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/pb_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564003790144 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1564003790144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pb_clock pb_clock:inst2 " "Elaborating entity \"pb_clock\" for hierarchy \"pb_clock:inst2\"" {  } { { "lab8.bdf" "inst2" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/lab8.bdf" { { 192 120 296 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564003790144 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 pb_clock.v(38) " "Verilog HDL assignment warning at pb_clock.v(38): truncated value with size 32 to match size of target (24)" {  } { { "pb_clock.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/pb_clock.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564003790164 "|lab8|pb_clock:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isolate isolate:inst14 " "Elaborating entity \"isolate\" for hierarchy \"isolate:inst14\"" {  } { { "lab8.bdf" "inst14" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/lab8.bdf" { { -184 784 928 -104 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564003790164 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1564003792332 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//samba1/sbuddhar/dcengr/Desktop/elen/lab8/lab8.map.smsg " "Generated suppressed messages file //samba1/sbuddhar/dcengr/Desktop/elen/lab8/lab8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564003793292 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1564003796121 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564003796121 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1564003797830 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1564003797830 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1564003797830 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1564003797830 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564003799039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 24 14:29:59 2019 " "Processing ended: Wed Jul 24 14:29:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564003799039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564003799039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564003799039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564003799039 ""}
