// Seed: 3484898442
module module_0 (
    output wor id_0
);
  wire id_2;
  module_2 modCall_1 ();
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    id_5,
    input wor id_1,
    input supply0 id_2,
    output supply1 id_3
);
  supply1 id_6 = -1;
  module_0 modCall_1 (id_3);
endmodule
module module_2;
  logic [7:0] id_1;
  for (id_2 = id_2; 1; id_1[1 :-1] = 1) begin : LABEL_0
    wire id_3;
  end
  wire \id_4 ;
  wire id_5, id_6;
  module_3 modCall_1 (
      id_2,
      \id_4 ,
      id_2,
      id_3,
      id_1,
      id_3
  );
  assign \id_4 = id_6;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  assign id_6 = id_2;
  wire id_7;
  assign id_6 = (id_5[-1]);
  wire id_8;
  wire id_9;
endmodule
