// Seed: 2170959138
module module_0 (
    output supply0 id_0,
    input wire id_1,
    output tri id_2,
    output wand id_3,
    input supply0 id_4,
    input wand id_5,
    input wire id_6,
    output supply0 id_7,
    output wand id_8,
    input wire id_9,
    output supply0 id_10,
    output tri1 id_11,
    output tri1 id_12
);
  assign module_1.id_1 = 0;
  wire id_14;
  assign id_8 = 1'b0;
  assign id_3 = id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd36,
    parameter id_3 = 32'd27
) (
    input supply0 _id_0,
    input tri0 id_1,
    output wor id_2
    , id_11,
    input uwire _id_3,
    input uwire id_4,
    input tri0 id_5,
    output wor id_6,
    output tri id_7,
    output tri0 id_8,
    output tri id_9
);
  logic [id_3 : id_0  &  1] id_12, id_13;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_7,
      id_9,
      id_4,
      id_1,
      id_4,
      id_8,
      id_2,
      id_1,
      id_2,
      id_8,
      id_6
  );
endmodule
