#define SCI_REG_dummy 0x0036200D
#define SCI_REG_forcetrig 0x0036200E
#define SCI_REG_full 0x0036200F
#define SCI_REG_trigger_code 0x00362010
#define SCI_REG_reset 0x00362011
#define SCI_REG_timestamp 0x00362012
#define SCI_REG_received 0x00362013
#define SCI_REG_Spectrum_1_FIFOADDRESS 0x90000
#define SCI_REG_Spectrum_1_STATUS 0xA0000
#define SCI_REG_Spectrum_1_CONFIG 0xA0001
#define SCI_REG_Spectrum_1_CONFIG_LIMIT 0xA0002
#define SCI_REG_Spectrum_1_CONFIG_REBIN 0xA0003
#define SCI_REG_Spectrum_1_CONFIG_MIN 0xA0004
#define SCI_REG_Spectrum_1_CONFIG_MAX 0xA0005

#define SCI_REG_Spectrum_2_FIFOADDRESS 0xD0000
#define SCI_REG_Spectrum_2_STATUS 0xE0000
#define SCI_REG_Spectrum_2_CONFIG 0xE0001
#define SCI_REG_Spectrum_2_CONFIG_LIMIT 0xE0002
#define SCI_REG_Spectrum_2_CONFIG_REBIN 0xE0003
#define SCI_REG_Spectrum_2_CONFIG_MIN 0xE0004
#define SCI_REG_Spectrum_2_CONFIG_MAX 0xE0005

#define SCI_REG_Spectrum_3_FIFOADDRESS 0x110000
#define SCI_REG_Spectrum_3_STATUS 0x120000
#define SCI_REG_Spectrum_3_CONFIG 0x120001
#define SCI_REG_Spectrum_3_CONFIG_LIMIT 0x120002
#define SCI_REG_Spectrum_3_CONFIG_REBIN 0x120003
#define SCI_REG_Spectrum_3_CONFIG_MIN 0x120004
#define SCI_REG_Spectrum_3_CONFIG_MAX 0x120005

#define SCI_REG_Spectrum_4_FIFOADDRESS 0x150000
#define SCI_REG_Spectrum_4_STATUS 0x160000
#define SCI_REG_Spectrum_4_CONFIG 0x160001
#define SCI_REG_Spectrum_4_CONFIG_LIMIT 0x160002
#define SCI_REG_Spectrum_4_CONFIG_REBIN 0x160003
#define SCI_REG_Spectrum_4_CONFIG_MIN 0x160004
#define SCI_REG_Spectrum_4_CONFIG_MAX 0x160005

#define SCI_REG_Spectrum_5_FIFOADDRESS 0x190000
#define SCI_REG_Spectrum_5_STATUS 0x1A0000
#define SCI_REG_Spectrum_5_CONFIG 0x1A0001
#define SCI_REG_Spectrum_5_CONFIG_LIMIT 0x1A0002
#define SCI_REG_Spectrum_5_CONFIG_REBIN 0x1A0003
#define SCI_REG_Spectrum_5_CONFIG_MIN 0x1A0004
#define SCI_REG_Spectrum_5_CONFIG_MAX 0x1A0005

#define SCI_REG_Spectrum_6_FIFOADDRESS 0x1D0000
#define SCI_REG_Spectrum_6_STATUS 0x1E0000
#define SCI_REG_Spectrum_6_CONFIG 0x1E0001
#define SCI_REG_Spectrum_6_CONFIG_LIMIT 0x1E0002
#define SCI_REG_Spectrum_6_CONFIG_REBIN 0x1E0003
#define SCI_REG_Spectrum_6_CONFIG_MIN 0x1E0004
#define SCI_REG_Spectrum_6_CONFIG_MAX 0x1E0005

#define SCI_REG_Spectrum_7_FIFOADDRESS 0x210000
#define SCI_REG_Spectrum_7_STATUS 0x220000
#define SCI_REG_Spectrum_7_CONFIG 0x220001
#define SCI_REG_Spectrum_7_CONFIG_LIMIT 0x220002
#define SCI_REG_Spectrum_7_CONFIG_REBIN 0x220003
#define SCI_REG_Spectrum_7_CONFIG_MIN 0x220004
#define SCI_REG_Spectrum_7_CONFIG_MAX 0x220005

#define SCI_REG_Spectrum_8_FIFOADDRESS 0x250000
#define SCI_REG_Spectrum_8_STATUS 0x260000
#define SCI_REG_Spectrum_8_CONFIG 0x260001
#define SCI_REG_Spectrum_8_CONFIG_LIMIT 0x260002
#define SCI_REG_Spectrum_8_CONFIG_REBIN 0x260003
#define SCI_REG_Spectrum_8_CONFIG_MIN 0x260004
#define SCI_REG_Spectrum_8_CONFIG_MAX 0x260005

#define SCI_REG_Spectrum_9_FIFOADDRESS 0x290000
#define SCI_REG_Spectrum_9_STATUS 0x2A0000
#define SCI_REG_Spectrum_9_CONFIG 0x2A0001
#define SCI_REG_Spectrum_9_CONFIG_LIMIT 0x2A0002
#define SCI_REG_Spectrum_9_CONFIG_REBIN 0x2A0003
#define SCI_REG_Spectrum_9_CONFIG_MIN 0x2A0004
#define SCI_REG_Spectrum_9_CONFIG_MAX 0x2A0005

#define SCI_REG_Spectrum_11_FIFOADDRESS 0x330000
#define SCI_REG_Spectrum_11_STATUS 0x340000
#define SCI_REG_Spectrum_11_CONFIG 0x340001
#define SCI_REG_Spectrum_11_CONFIG_LIMIT 0x340002
#define SCI_REG_Spectrum_11_CONFIG_REBIN 0x340003
#define SCI_REG_Spectrum_11_CONFIG_MIN 0x340004
#define SCI_REG_Spectrum_11_CONFIG_MAX 0x340005

#define SCI_REG_Spectrum_12_FIFOADDRESS 0x70000
#define SCI_REG_Spectrum_12_STATUS 0x80000
#define SCI_REG_Spectrum_12_CONFIG 0x80001
#define SCI_REG_Spectrum_12_CONFIG_LIMIT 0x80002
#define SCI_REG_Spectrum_12_CONFIG_REBIN 0x80003
#define SCI_REG_Spectrum_12_CONFIG_MIN 0x80004
#define SCI_REG_Spectrum_12_CONFIG_MAX 0x80005

#define SCI_REG_Spectrum_13_FIFOADDRESS 0xB0000
#define SCI_REG_Spectrum_13_STATUS 0xC0000
#define SCI_REG_Spectrum_13_CONFIG 0xC0001
#define SCI_REG_Spectrum_13_CONFIG_LIMIT 0xC0002
#define SCI_REG_Spectrum_13_CONFIG_REBIN 0xC0003
#define SCI_REG_Spectrum_13_CONFIG_MIN 0xC0004
#define SCI_REG_Spectrum_13_CONFIG_MAX 0xC0005

#define SCI_REG_Spectrum_14_FIFOADDRESS 0xF0000
#define SCI_REG_Spectrum_14_STATUS 0x100000
#define SCI_REG_Spectrum_14_CONFIG 0x100001
#define SCI_REG_Spectrum_14_CONFIG_LIMIT 0x100002
#define SCI_REG_Spectrum_14_CONFIG_REBIN 0x100003
#define SCI_REG_Spectrum_14_CONFIG_MIN 0x100004
#define SCI_REG_Spectrum_14_CONFIG_MAX 0x100005

#define SCI_REG_Spectrum_15_FIFOADDRESS 0x130000
#define SCI_REG_Spectrum_15_STATUS 0x140000
#define SCI_REG_Spectrum_15_CONFIG 0x140001
#define SCI_REG_Spectrum_15_CONFIG_LIMIT 0x140002
#define SCI_REG_Spectrum_15_CONFIG_REBIN 0x140003
#define SCI_REG_Spectrum_15_CONFIG_MIN 0x140004
#define SCI_REG_Spectrum_15_CONFIG_MAX 0x140005

#define SCI_REG_Spectrum_16_FIFOADDRESS 0x170000
#define SCI_REG_Spectrum_16_STATUS 0x180000
#define SCI_REG_Spectrum_16_CONFIG 0x180001
#define SCI_REG_Spectrum_16_CONFIG_LIMIT 0x180002
#define SCI_REG_Spectrum_16_CONFIG_REBIN 0x180003
#define SCI_REG_Spectrum_16_CONFIG_MIN 0x180004
#define SCI_REG_Spectrum_16_CONFIG_MAX 0x180005

#define SCI_REG_Spectrum_17_FIFOADDRESS 0x1B0000
#define SCI_REG_Spectrum_17_STATUS 0x1C0000
#define SCI_REG_Spectrum_17_CONFIG 0x1C0001
#define SCI_REG_Spectrum_17_CONFIG_LIMIT 0x1C0002
#define SCI_REG_Spectrum_17_CONFIG_REBIN 0x1C0003
#define SCI_REG_Spectrum_17_CONFIG_MIN 0x1C0004
#define SCI_REG_Spectrum_17_CONFIG_MAX 0x1C0005

#define SCI_REG_Spectrum_18_FIFOADDRESS 0x1F0000
#define SCI_REG_Spectrum_18_STATUS 0x200000
#define SCI_REG_Spectrum_18_CONFIG 0x200001
#define SCI_REG_Spectrum_18_CONFIG_LIMIT 0x200002
#define SCI_REG_Spectrum_18_CONFIG_REBIN 0x200003
#define SCI_REG_Spectrum_18_CONFIG_MIN 0x200004
#define SCI_REG_Spectrum_18_CONFIG_MAX 0x200005

#define SCI_REG_Spectrum_19_FIFOADDRESS 0x230000
#define SCI_REG_Spectrum_19_STATUS 0x240000
#define SCI_REG_Spectrum_19_CONFIG 0x240001
#define SCI_REG_Spectrum_19_CONFIG_LIMIT 0x240002
#define SCI_REG_Spectrum_19_CONFIG_REBIN 0x240003
#define SCI_REG_Spectrum_19_CONFIG_MIN 0x240004
#define SCI_REG_Spectrum_19_CONFIG_MAX 0x240005

#define SCI_REG_Spectrum_20_FIFOADDRESS 0x270000
#define SCI_REG_Spectrum_20_STATUS 0x280000
#define SCI_REG_Spectrum_20_CONFIG 0x280001
#define SCI_REG_Spectrum_20_CONFIG_LIMIT 0x280002
#define SCI_REG_Spectrum_20_CONFIG_REBIN 0x280003
#define SCI_REG_Spectrum_20_CONFIG_MIN 0x280004
#define SCI_REG_Spectrum_20_CONFIG_MAX 0x280005

#define SCI_REG_Spectrum_21_FIFOADDRESS 0x2B0000
#define SCI_REG_Spectrum_21_STATUS 0x2C0000
#define SCI_REG_Spectrum_21_CONFIG 0x2C0001
#define SCI_REG_Spectrum_21_CONFIG_LIMIT 0x2C0002
#define SCI_REG_Spectrum_21_CONFIG_REBIN 0x2C0003
#define SCI_REG_Spectrum_21_CONFIG_MIN 0x2C0004
#define SCI_REG_Spectrum_21_CONFIG_MAX 0x2C0005

#define SCI_REG_Spectrum_22_FIFOADDRESS 0x310000
#define SCI_REG_Spectrum_22_STATUS 0x320000
#define SCI_REG_Spectrum_22_CONFIG 0x320001
#define SCI_REG_Spectrum_22_CONFIG_LIMIT 0x320002
#define SCI_REG_Spectrum_22_CONFIG_REBIN 0x320003
#define SCI_REG_Spectrum_22_CONFIG_MIN 0x320004
#define SCI_REG_Spectrum_22_CONFIG_MAX 0x320005

#define SCI_REG_Spectrum_0_FIFOADDRESS 0x40000
#define SCI_REG_Spectrum_0_STATUS 0x50000
#define SCI_REG_Spectrum_0_CONFIG 0x50001
#define SCI_REG_Spectrum_0_CONFIG_LIMIT 0x50002
#define SCI_REG_Spectrum_0_CONFIG_REBIN 0x50003
#define SCI_REG_Spectrum_0_CONFIG_MIN 0x50004
#define SCI_REG_Spectrum_0_CONFIG_MAX 0x50005

#define SCI_REG_RateMeter_FIFOADDRESS 0x20000

#define SCI_REG_Analog_FIFOADDRESS 0x10000
#define SCI_REG_Analog_READ_STATUS 0x18000
#define SCI_REG_Analog_READ_POSITION 0x18001
#define SCI_REG_Analog_CONFIG_TRIGGER_MODE 0x18002
#define SCI_REG_Analog_CONFIG_PRETRIGGER 0x18003
#define SCI_REG_Analog_CONFIG_TRIGGER_LEVEL 0x18004
#define SCI_REG_Analog_CONFIG_ARM 0x18005
#define SCI_REG_Analog_CONFIG_DECIMATOR 0x18006

#define SCI_REG_Energies_FIFOADDRESS 0x0
#define SCI_REG_Energies_READ_STATUS 0x8000
#define SCI_REG_Energies_READ_POSITION 0x8001
#define SCI_REG_Energies_CONFIG_TRIGGER_MODE 0x8002
#define SCI_REG_Energies_CONFIG_PRETRIGGER 0x8003
#define SCI_REG_Energies_CONFIG_TRIGGER_LEVEL 0x8004
#define SCI_REG_Energies_CONFIG_ARM 0x8005
#define SCI_REG_Energies_CONFIG_DECIMATOR 0x8006

#define SCI_REG_disable_det_CH0 0x32028
#define SCI_REG_disable_det_CH1 0x32029
#define SCI_REG_disable_det_CH2 0x3202A
#define SCI_REG_disable_det_CH3 0x3202B
#define SCI_REG_disable_det_CH4 0x3202C
#define SCI_REG_disable_det_CH5 0x3202D
#define SCI_REG_disable_det_CH6 0x3202E
#define SCI_REG_disable_det_CH7 0x3202F
#define SCI_REG_disable_det_CH8 0x32030
#define SCI_REG_disable_det_CH9 0x32031
#define SCI_REG_disable_det_CH10 0x32032
#define SCI_REG_disable_det_CH11 0x32033
#define SCI_REG_disable_det_CH12 0x32034
#define SCI_REG_disable_det_CH13 0x32035
#define SCI_REG_disable_det_CH14 0x32036
#define SCI_REG_disable_det_CH15 0x32037
#define SCI_REG_disable_det_CH16 0x32038
#define SCI_REG_disable_det_CH17 0x32039
#define SCI_REG_disable_det_CH18 0x3203A
#define SCI_REG_disable_det_CH19 0x3203B
#define SCI_REG_disable_det_CH20 0x3203C
#define SCI_REG_disable_det_CH21 0x3203D
#define SCI_REG_disable_det_CH22 0x3203E
#define SCI_REG_disable_det_CH23 0x3203F

#define SCI_REG_top_CH0 0x3200E
#define SCI_REG_top_CH1 0x3200F
#define SCI_REG_top_CH2 0x32010
#define SCI_REG_top_CH3 0x32011
#define SCI_REG_top_CH4 0x32012
#define SCI_REG_top_CH5 0x32013
#define SCI_REG_top_CH6 0x32014
#define SCI_REG_top_CH7 0x32015
#define SCI_REG_top_CH8 0x32016
#define SCI_REG_top_CH9 0x32017
#define SCI_REG_top_CH10 0x32018
#define SCI_REG_top_CH11 0x32019
#define SCI_REG_top_CH12 0x3201A
#define SCI_REG_top_CH13 0x3201B
#define SCI_REG_top_CH14 0x3201C
#define SCI_REG_top_CH15 0x3201D
#define SCI_REG_top_CH16 0x3201E
#define SCI_REG_top_CH17 0x3201F
#define SCI_REG_top_CH18 0x32020
#define SCI_REG_top_CH19 0x32021
#define SCI_REG_top_CH20 0x32022
#define SCI_REG_top_CH21 0x32023
#define SCI_REG_top_CH22 0x32024
#define SCI_REG_top_CH23 0x32025

#define SCI_REG_thrsh_CH0 0x30002
#define SCI_REG_thrsh_CH1 0x30003
#define SCI_REG_thrsh_CH2 0x30004
#define SCI_REG_thrsh_CH3 0x30005
#define SCI_REG_thrsh_CH4 0x30006
#define SCI_REG_thrsh_CH5 0x30007
#define SCI_REG_thrsh_CH6 0x30008
#define SCI_REG_thrsh_CH7 0x30009
#define SCI_REG_thrsh_CH8 0x3000A
#define SCI_REG_thrsh_CH9 0x3000B
#define SCI_REG_thrsh_CH10 0x3000C
#define SCI_REG_thrsh_CH11 0x3000D
#define SCI_REG_thrsh_CH12 0x3000E
#define SCI_REG_thrsh_CH13 0x3000F
#define SCI_REG_thrsh_CH14 0x30010
#define SCI_REG_thrsh_CH15 0x30011
#define SCI_REG_thrsh_CH16 0x30012
#define SCI_REG_thrsh_CH17 0x30013
#define SCI_REG_thrsh_CH18 0x30014
#define SCI_REG_thrsh_CH19 0x30015
#define SCI_REG_thrsh_CH20 0x30016
#define SCI_REG_thrsh_CH21 0x30017
#define SCI_REG_thrsh_CH22 0x30018
#define SCI_REG_thrsh_CH23 0x30019

#define SCI_REG_Analog_In_Unflipped_FIFOADDRESS 0x58000
#define SCI_REG_Analog_In_Unflipped_READ_STATUS 0x60000
#define SCI_REG_Analog_In_Unflipped_READ_POSITION 0x60001
#define SCI_REG_Analog_In_Unflipped_CONFIG_TRIGGER_MODE 0x60002
#define SCI_REG_Analog_In_Unflipped_CONFIG_PRETRIGGER 0x60003
#define SCI_REG_Analog_In_Unflipped_CONFIG_TRIGGER_LEVEL 0x60004
#define SCI_REG_Analog_In_Unflipped_CONFIG_ARM 0x60005
#define SCI_REG_Analog_In_Unflipped_CONFIG_DECIMATOR 0x60006

#define SCI_REG_All_Energies_FIFOADDRESS 0x32008
#define SCI_REG_All_Energies_READ_STATUS 0x32009
#define SCI_REG_All_Energies_READ_VALID_WORDS 0x3200A
#define SCI_REG_All_Energies_CONFIG 0x3200B

#define SCI_REG_Spectrum_10_FIFOADDRESS 0x2F0000
#define SCI_REG_Spectrum_10_STATUS 0x300000
#define SCI_REG_Spectrum_10_CONFIG 0x300001
#define SCI_REG_Spectrum_10_CONFIG_LIMIT 0x300002
#define SCI_REG_Spectrum_10_CONFIG_REBIN 0x300003
#define SCI_REG_Spectrum_10_CONFIG_MIN 0x300004
#define SCI_REG_Spectrum_10_CONFIG_MAX 0x300005

#define SCI_REG_Spectrum_23_FIFOADDRESS 0x350000
#define SCI_REG_Spectrum_23_STATUS 0x360000
#define SCI_REG_Spectrum_23_CONFIG 0x360001
#define SCI_REG_Spectrum_23_CONFIG_LIMIT 0x360002
#define SCI_REG_Spectrum_23_CONFIG_REBIN 0x360003
#define SCI_REG_Spectrum_23_CONFIG_MIN 0x360004
#define SCI_REG_Spectrum_23_CONFIG_MAX 0x360005

#define SCI_REG_diag_FIFOADDRESS 0x31000
#define SCI_REG_diag_READ_STATUS 0x32000
#define SCI_REG_diag_READ_POSITION 0x32001
#define SCI_REG_diag_CONFIG_TRIGGER_MODE 0x32002
#define SCI_REG_diag_CONFIG_PRETRIGGER 0x32003
#define SCI_REG_diag_CONFIG_TRIGGER_LEVEL 0x32004
#define SCI_REG_diag_CONFIG_ARM 0x32005
#define SCI_REG_diag_CONFIG_DECIMATOR 0x32006

#define SCI_REG_io_to_encode 0x362009
#define SCI_REG_io_stamptype 0x36200A
#define SCI_REG_io_lemo2out 0x36200B
#define SCI_REG_io_divide 0x36200C

#define SCI_REG_base_CH0 0x362016
#define SCI_REG_base_CH1 0x362017
#define SCI_REG_base_CH2 0x362018
#define SCI_REG_base_CH3 0x362019
#define SCI_REG_base_CH4 0x36201A
#define SCI_REG_base_CH5 0x36201B
#define SCI_REG_base_CH6 0x36201C
#define SCI_REG_base_CH7 0x36201D
#define SCI_REG_base_CH8 0x36201E
#define SCI_REG_base_CH9 0x36201F
#define SCI_REG_base_CH10 0x362020
#define SCI_REG_base_CH11 0x362021
#define SCI_REG_base_CH12 0x362022
#define SCI_REG_base_CH13 0x362023
#define SCI_REG_base_CH14 0x362024
#define SCI_REG_base_CH15 0x362025
#define SCI_REG_base_CH16 0x362026
#define SCI_REG_base_CH17 0x362027
#define SCI_REG_base_CH18 0x362028
#define SCI_REG_base_CH19 0x362029
#define SCI_REG_base_CH20 0x36202A
#define SCI_REG_base_CH21 0x36202B
#define SCI_REG_base_CH22 0x36202C
#define SCI_REG_base_CH23 0x36202D

#define SCI_REG_baselines_FIFOADDRESS 0x368000
#define SCI_REG_baselines_READ_STATUS 0x370000
#define SCI_REG_baselines_READ_POSITION 0x370001
#define SCI_REG_baselines_CONFIG_TRIGGER_MODE 0x370002
#define SCI_REG_baselines_CONFIG_PRETRIGGER 0x370003
#define SCI_REG_baselines_CONFIG_TRIGGER_LEVEL 0x370004
#define SCI_REG_baselines_CONFIG_ARM 0x370005
#define SCI_REG_baselines_CONFIG_DECIMATOR 0x370006

#define SCI_REG_trig_inhib 0x370009
#define SCI_REG_trig_gate_l 0x37000A
#define SCI_REG_trig_gate_u 0x37000B
#define SCI_REG_trig_delay 0x37000C
#define SCI_REG_trig_mode 0x37000D

#define SCI_REG_int_time 0x370010
#define SCI_REG_int_pre 0x370011
#define SCI_REG_int_base 0x370012
#define SCI_REG_int_scale 0x370013

