

Implementation tool: Xilinx Vivado v.2019.1
Project:             block_matrix
Solution:            solution2
Device target:       xc7z010i-clg225-1L
Report date:         Sat Feb 15 16:35:17 CET 2020

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           5148
FF:            7829
DSP:             10
BRAM:             9
SRL:            121
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.254
Timing met
