
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -10.10

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.07

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.07

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_ptr[0]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_SDFFE_PP0P_/CK (DFF_X1)
     1    1.61    0.01    0.06    0.06 v rd_ptr[0]$_SDFFE_PP0P_/QN (DFF_X1)
                                         _0006_ (net)
                  0.01    0.00    0.06 v _3494_/A1 (NAND2_X1)
     1    2.05    0.01    0.02    0.08 ^ _3494_/ZN (NAND2_X1)
                                         _1424_ (net)
                  0.01    0.00    0.08 ^ _3495_/B2 (AOI21_X1)
     1    1.29    0.01    0.01    0.09 v _3495_/ZN (AOI21_X1)
                                         _0589_ (net)
                  0.01    0.00    0.09 v rd_ptr[0]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rd_ptr[0]$_SDFFE_PP0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: mem_valid (input port clocked by core_clock)
Endpoint: mem[0][18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    2.11    0.00    0.00    0.20 ^ mem_valid (in)
                                         mem_valid (net)
                  0.00    0.00    0.20 ^ _2141_/A (BUF_X2)
     8   99.69    0.06    0.06    0.26 ^ _2141_/Z (BUF_X2)
                                         _0619_ (net)
                  0.19    0.13    0.40 ^ _2142_/A (BUF_X1)
    10  105.77    0.23    0.26    0.66 ^ _2142_/Z (BUF_X1)
                                         _0620_ (net)
                  0.24    0.06    0.72 ^ _2192_/S (MUX2_X1)
     7   48.30    0.10    0.15    0.87 ^ _2192_/Z (MUX2_X1)
                                         _0661_ (net)
                  0.11    0.04    0.91 ^ _2193_/A (CLKBUF_X1)
    10   15.10    0.04    0.09    1.00 ^ _2193_/Z (CLKBUF_X1)
                                         _0662_ (net)
                  0.04    0.00    1.00 ^ _2194_/B (MUX2_X1)
     1    1.28    0.01    0.04    1.04 ^ _2194_/Z (MUX2_X1)
                                         _0053_ (net)
                  0.01    0.00    1.04 ^ mem[0][18]$_DFFE_PP_/D (DFF_X1)
                                  1.04   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ mem[0][18]$_DFFE_PP_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -1.04   data arrival time
-----------------------------------------------------------------------------
                                 -0.07   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: mem_valid (input port clocked by core_clock)
Endpoint: mem[0][18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    2.11    0.00    0.00    0.20 ^ mem_valid (in)
                                         mem_valid (net)
                  0.00    0.00    0.20 ^ _2141_/A (BUF_X2)
     8   99.69    0.06    0.06    0.26 ^ _2141_/Z (BUF_X2)
                                         _0619_ (net)
                  0.19    0.13    0.40 ^ _2142_/A (BUF_X1)
    10  105.77    0.23    0.26    0.66 ^ _2142_/Z (BUF_X1)
                                         _0620_ (net)
                  0.24    0.06    0.72 ^ _2192_/S (MUX2_X1)
     7   48.30    0.10    0.15    0.87 ^ _2192_/Z (MUX2_X1)
                                         _0661_ (net)
                  0.11    0.04    0.91 ^ _2193_/A (CLKBUF_X1)
    10   15.10    0.04    0.09    1.00 ^ _2193_/Z (CLKBUF_X1)
                                         _0662_ (net)
                  0.04    0.00    1.00 ^ _2194_/B (MUX2_X1)
     1    1.28    0.01    0.04    1.04 ^ _2194_/Z (MUX2_X1)
                                         _0053_ (net)
                  0.01    0.00    1.04 ^ mem[0][18]$_DFFE_PP_/D (DFF_X1)
                                  1.04   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ mem[0][18]$_DFFE_PP_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -1.04   data arrival time
-----------------------------------------------------------------------------
                                 -0.07   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.55e-03   1.00e-03   4.55e-05   6.60e-03  56.8%
Combinational          2.50e-03   2.47e-03   5.31e-05   5.02e-03  43.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.05e-03   3.47e-03   9.86e-05   1.16e-02 100.0%
                          69.3%      29.8%       0.8%
