Info: Generated by version: 18.0 build 219
Info: Starting: Create simulation model
Info: qsys-generate F:\Dropbox\CAAD_Server\MD_RL_Pipeline\Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0\IP_Cores\FP_GreaterThan_or_Equal.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=F:\Dropbox\CAAD_Server\MD_RL_Pipeline\Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0\IP_Cores\FP_GreaterThan_or_Equal --family="Stratix 10" --part=1SG280LU2F50E2VG
Info: FP_GreaterThan_or_Equal.fp_functions_0: D:/Program_Files/altera/18.0pro/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 400 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 2 FPCompare 8 23 1
Info: FP_GreaterThan_or_Equal.fp_functions_0: D:/Program_Files/altera/18.0pro/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 400 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 2 FPCompare 8 23 1
Info: FP_GreaterThan_or_Equal: "Transforming system: FP_GreaterThan_or_Equal"
Info: FP_GreaterThan_or_Equal: Running transform generation_view_transform
Info: FP_GreaterThan_or_Equal: Running transform generation_view_transform took 0.002s
Info: fp_functions_0: Running transform generation_view_transform
Info: fp_functions_0: Running transform generation_view_transform took 0.000s
Info: FP_GreaterThan_or_Equal: Running transform interconnect_transform_chooser
Info: FP_GreaterThan_or_Equal: Running transform interconnect_transform_chooser took 0.093s
Info: FP_GreaterThan_or_Equal: "Naming system components in system: FP_GreaterThan_or_Equal"
Info: FP_GreaterThan_or_Equal: "Processing generation queue"
Info: FP_GreaterThan_or_Equal: "Generating: FP_GreaterThan_or_Equal"
Info: FP_GreaterThan_or_Equal: "Generating: FP_GreaterThan_or_Equal_altera_fp_functions_180_nqpmigq"
Info: fp_functions_0: D:/Program_Files/altera/18.0pro/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 400 -name FP_GreaterThan_or_Equal_altera_fp_functions_180_nqpmigq -noChanValid -enableHardFP 1 -printMachineReadable -lang VHDL -speedgrade 2 FPCompare 8 23 1
Info: fp_functions_0: Latency on Stratix 10 is 4 cycles
Info: fp_functions_0: DSP Blocks Used: 0
Info: fp_functions_0: LUTs Used: 154
Info: fp_functions_0: Memory Bits Used: 0
Info: fp_functions_0: Memory Blocks Used: 0
Info: FP_GreaterThan_or_Equal: Done "FP_GreaterThan_or_Equal" with 2 modules, 4 files
Info: Generating the following file(s) for MODELSIM simulator in F:/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/IP_Cores/FP_GreaterThan_or_Equal/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in F:/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/IP_Cores/FP_GreaterThan_or_Equal/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under F:/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/IP_Cores/FP_GreaterThan_or_Equal/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=F:\Dropbox\CAAD_Server\MD_RL_Pipeline\Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0\IP_Cores\FP_GreaterThan_or_Equal.ip --output-directory=F:/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/IP_Cores/FP_GreaterThan_or_Equal/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in F:/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/IP_Cores/FP_GreaterThan_or_Equal/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in F:/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/IP_Cores/FP_GreaterThan_or_Equal/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under F:/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/IP_Cores/FP_GreaterThan_or_Equal/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\Dropbox\CAAD_Server\MD_RL_Pipeline\Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0\IP_Cores\FP_GreaterThan_or_Equal.ip --block-symbol-file --output-directory=F:\Dropbox\CAAD_Server\MD_RL_Pipeline\Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0\IP_Cores\FP_GreaterThan_or_Equal --family="Stratix 10" --part=1SG280LU2F50E2VG
Info: FP_GreaterThan_or_Equal.fp_functions_0: D:/Program_Files/altera/18.0pro/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 400 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 2 FPCompare 8 23 1
Info: FP_GreaterThan_or_Equal.fp_functions_0: D:/Program_Files/altera/18.0pro/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 400 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 2 FPCompare 8 23 1
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\Dropbox\CAAD_Server\MD_RL_Pipeline\Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0\IP_Cores\FP_GreaterThan_or_Equal.ip --synthesis=VERILOG --output-directory=F:\Dropbox\CAAD_Server\MD_RL_Pipeline\Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0\IP_Cores\FP_GreaterThan_or_Equal --family="Stratix 10" --part=1SG280LU2F50E2VG
Info: FP_GreaterThan_or_Equal.fp_functions_0: D:/Program_Files/altera/18.0pro/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 400 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 2 FPCompare 8 23 1
Info: FP_GreaterThan_or_Equal.fp_functions_0: D:/Program_Files/altera/18.0pro/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 400 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 2 FPCompare 8 23 1
Info: FP_GreaterThan_or_Equal: "Transforming system: FP_GreaterThan_or_Equal"
Info: FP_GreaterThan_or_Equal: Running transform generation_view_transform
Info: FP_GreaterThan_or_Equal: Running transform generation_view_transform took 0.000s
Info: fp_functions_0: Running transform generation_view_transform
Info: fp_functions_0: Running transform generation_view_transform took 0.000s
Info: FP_GreaterThan_or_Equal: Running transform interconnect_transform_chooser
Info: FP_GreaterThan_or_Equal: Running transform interconnect_transform_chooser took 0.012s
Info: FP_GreaterThan_or_Equal: "Naming system components in system: FP_GreaterThan_or_Equal"
Info: FP_GreaterThan_or_Equal: "Processing generation queue"
Info: FP_GreaterThan_or_Equal: "Generating: FP_GreaterThan_or_Equal"
Info: FP_GreaterThan_or_Equal: "Generating: FP_GreaterThan_or_Equal_altera_fp_functions_180_nqpmigq"
Info: fp_functions_0: D:/Program_Files/altera/18.0pro/quartus/dspba/backend/windows64/cmdPolyEval -target Stratix10 -frequency 400 -name FP_GreaterThan_or_Equal_altera_fp_functions_180_nqpmigq -noChanValid -enableHardFP 1 -printMachineReadable -lang VHDL -speedgrade 2 FPCompare 8 23 1
Info: fp_functions_0: Latency on Stratix 10 is 4 cycles
Info: fp_functions_0: DSP Blocks Used: 0
Info: fp_functions_0: LUTs Used: 154
Info: fp_functions_0: Memory Bits Used: 0
Info: fp_functions_0: Memory Blocks Used: 0
Info: FP_GreaterThan_or_Equal: Done "FP_GreaterThan_or_Equal" with 2 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in FP_GreaterThan_or_Equal. No files generated.
Info: Finished: Generate IP Core Documentation
