C:/Users/ACER/Documents/GitHub/STM32-BareMetal/chip_headers/CMSIS/Include/core_cm3.h:1511:22:__NVIC_EnableIRQ	2
../Src/adc.c:20:6:pa1_adc_interrupt_init	1
../Src/adc.c:56:6:pa1_adc_init	1
../Src/adc.c:84:6:start_conversion	1
../Src/adc.c:93:10:adc_read	2
