v 20100804 1
P 100 5200 400 5200 1 0 0
{
T 300 5250 5 8 1 1 0 6 1
pinnumber=1
T 300 5150 5 8 0 1 0 8 1
pinseq=1
T 450 5200 9 8 1 1 0 0 1
pinlabel=XTAL1
T 450 5200 5 8 0 1 0 2 1
pintype=io
}
P 100 4900 400 4900 1 0 0
{
T 300 4950 5 8 1 1 0 6 1
pinnumber=2
T 300 4850 5 8 0 1 0 8 1
pinseq=2
T 450 4900 9 8 1 1 0 0 1
pinlabel=PC0 (XTAL2)
T 450 4900 5 8 0 1 0 2 1
pintype=io
}
P 100 4600 400 4600 1 0 0
{
T 300 4650 5 8 1 1 0 6 1
pinnumber=24
T 300 4550 5 8 0 1 0 8 1
pinseq=3
T 450 4600 9 8 1 1 0 0 1
pinlabel=PC1 (\_Reset\_, dW)
T 450 4600 5 8 0 1 0 2 1
pintype=io
}
P 100 4300 400 4300 1 0 0
{
T 300 4350 5 8 1 1 0 6 1
pinnumber=5
T 300 4250 5 8 0 1 0 8 1
pinseq=4
T 450 4300 9 8 1 1 0 0 1
pinlabel=PC2 (PCINT11, AIN2)
T 450 4300 5 8 0 1 0 2 1
pintype=io
}
P 100 4000 400 4000 1 0 0
{
T 300 4050 5 8 1 1 0 6 1
pinnumber=26
T 300 3950 5 8 0 1 0 8 1
pinseq=5
T 450 4000 9 8 1 1 0 0 1
pinlabel=PC4 (PCINT10)
T 450 4000 5 8 0 1 0 2 1
pintype=io
}
P 100 3700 400 3700 1 0 0
{
T 300 3750 5 8 1 1 0 6 1
pinnumber=25
T 300 3650 5 8 0 1 0 8 1
pinseq=6
T 450 3700 9 8 1 1 0 0 1
pinlabel=PC5 (PCINT9, OC1B)
T 450 3700 5 8 0 1 0 2 1
pintype=io
}
P 100 3400 400 3400 1 0 0
{
T 300 3450 5 8 1 1 0 6 1
pinnumber=23
T 300 3350 5 8 0 1 0 8 1
pinseq=7
T 450 3400 9 8 1 1 0 0 1
pinlabel=PC6 (PCINT8, OC1A)
T 450 3400 5 8 0 1 0 2 1
pintype=io
}
P 100 3100 400 3100 1 0 0
{
T 300 3150 5 8 1 1 0 6 1
pinnumber=22
T 300 3050 5 8 0 1 0 8 1
pinseq=8
T 450 3100 9 8 1 1 0 0 1
pinlabel=PC7 (INT4, ICP1, CLKO)
T 450 3100 5 8 0 1 0 2 1
pintype=io
}
P 100 2500 400 2500 1 0 0
{
T 300 2550 5 8 1 1 0 6 1
pinnumber=27
T 300 2450 5 8 0 1 0 8 1
pinseq=9
T 450 2500 9 8 1 1 0 0 1
pinlabel=UCAP
T 450 2500 5 8 0 1 0 2 1
pintype=pwr
}
P 100 2200 400 2200 1 0 0
{
T 300 2250 5 8 1 1 0 6 1
pinnumber=28
T 300 2150 5 8 0 1 0 8 1
pinseq=10
T 450 2200 9 8 1 1 0 0 1
pinlabel=UGND
T 450 2200 5 8 0 1 0 2 1
pintype=pwr
}
P 100 1900 400 1900 1 0 0
{
T 300 1950 5 8 1 1 0 6 1
pinnumber=30
T 300 1850 5 8 0 1 0 8 1
pinseq=11
T 450 1900 9 8 1 1 0 0 1
pinlabel=D-
T 450 1900 5 8 0 1 0 2 1
pintype=io
}
P 100 1600 400 1600 1 0 0
{
T 300 1650 5 8 1 1 0 6 1
pinnumber=29
T 300 1550 5 8 0 1 0 8 1
pinseq=12
T 450 1600 9 8 1 1 0 0 1
pinlabel=D+
T 450 1600 5 8 0 1 0 2 1
pintype=io
}
P 100 1300 400 1300 1 0 0
{
T 300 1350 5 8 1 1 0 6 1
pinnumber=31
T 300 1250 5 8 0 1 0 8 1
pinseq=13
T 450 1300 9 8 1 1 0 0 1
pinlabel=UVCC
T 450 1300 5 8 0 1 0 2 1
pintype=pwr
}
P 100 1000 400 1000 1 0 0
{
T 300 1050 5 8 1 1 0 6 1
pinnumber=4
T 300 950 5 8 0 1 0 8 1
pinseq=14
T 450 1000 9 8 1 1 0 0 1
pinlabel=VCC
T 450 1000 5 8 0 1 0 2 1
pintype=pwr
}
P 100 700 400 700 1 0 0
{
T 300 750 5 8 1 1 0 6 1
pinnumber=32
T 300 650 5 8 0 1 0 8 1
pinseq=15
T 450 700 9 8 1 1 0 0 1
pinlabel=AVCC
T 450 700 5 8 0 1 0 2 1
pintype=pwr
}
P 100 400 400 400 1 0 0
{
T 300 450 5 8 1 1 0 6 1
pinnumber=3
T 300 350 5 8 0 1 0 8 1
pinseq=16
T 450 400 9 8 1 1 0 0 1
pinlabel=GND
T 450 400 5 8 0 1 0 2 1
pintype=pwr
}
P 4700 5200 4400 5200 1 0 0
{
T 4500 5250 5 8 1 1 0 0 1
pinnumber=6
T 4500 5150 5 8 0 1 0 2 1
pinseq=17
T 4350 5200 9 8 1 1 0 6 1
pinlabel=(OC0B, INT0) PD0
T 4350 5200 5 8 0 1 0 8 1
pintype=io
}
P 4700 4900 4400 4900 1 0 0
{
T 4500 4950 5 8 1 1 0 0 1
pinnumber=7
T 4500 4850 5 8 0 1 0 2 1
pinseq=18
T 4350 4900 9 8 1 1 0 6 1
pinlabel=(AIN0, INT1) PD1
T 4350 4900 5 8 0 1 0 8 1
pintype=io
}
P 4700 4600 4400 4600 1 0 0
{
T 4500 4650 5 8 1 1 0 0 1
pinnumber=8
T 4500 4550 5 8 0 1 0 2 1
pinseq=19
T 4350 4600 9 8 1 1 0 6 1
pinlabel=(RXD1, AIN1, INT2) PD2
T 4350 4600 5 8 0 1 0 8 1
pintype=io
}
P 4700 4300 4400 4300 1 0 0
{
T 4500 4350 5 8 1 1 0 0 1
pinnumber=9
T 4500 4250 5 8 0 1 0 2 1
pinseq=20
T 4350 4300 9 8 1 1 0 6 1
pinlabel=(TXD1, INT3) PD3
T 4350 4300 5 8 0 1 0 8 1
pintype=io
}
P 4700 4000 4400 4000 1 0 0
{
T 4500 4050 5 8 1 1 0 0 1
pinnumber=10
T 4500 3950 5 8 0 1 0 2 1
pinseq=21
T 4350 4000 9 8 1 1 0 6 1
pinlabel=(AIN3, INT5) PD4
T 4350 4000 5 8 0 1 0 8 1
pintype=io
}
P 4700 3700 4400 3700 1 0 0
{
T 4500 3750 5 8 1 1 0 0 1
pinnumber=11
T 4500 3650 5 8 0 1 0 2 1
pinseq=22
T 4350 3700 9 8 1 1 0 6 1
pinlabel=(XCK, AIN4, PCINT12) PD5
T 4350 3700 5 8 0 1 0 8 1
pintype=io
}
P 4700 3400 4400 3400 1 0 0
{
T 4500 3450 5 8 1 1 0 0 1
pinnumber=12
T 4500 3350 5 8 0 1 0 2 1
pinseq=23
T 4350 3400 9 8 1 1 0 6 1
pinlabel=(\_RTS\_, AIN5, INT6) PD6
T 4350 3400 5 8 0 1 0 8 1
pintype=io
}
P 4700 3100 4400 3100 1 0 0
{
T 4500 3150 5 8 1 1 0 0 1
pinnumber=13
T 4500 3050 5 8 0 1 0 2 1
pinseq=24
T 4350 3100 9 8 1 1 0 6 1
pinlabel=(\_HWB\_, T0, \_CTS\_, AIN6, INT7) PD7
T 4350 3100 5 8 0 1 0 8 1
pintype=io
}
P 4700 2500 4400 2500 1 0 0
{
T 4500 2550 5 8 1 1 0 0 1
pinnumber=14
T 4500 2450 5 8 0 1 0 2 1
pinseq=25
T 4350 2500 9 8 1 1 0 6 1
pinlabel=(\_SS\_, PCINT0) PB0
T 4350 2500 5 8 0 1 0 8 1
pintype=io
}
P 4700 2200 4400 2200 1 0 0
{
T 4500 2250 5 8 1 1 0 0 1
pinnumber=15
T 4500 2150 5 8 0 1 0 2 1
pinseq=26
T 4350 2200 9 8 1 1 0 6 1
pinlabel=(SCLK, PCINT1) PB1
T 4350 2200 5 8 0 1 0 8 1
pintype=io
}
P 4700 1900 4400 1900 1 0 0
{
T 4500 1950 5 8 1 1 0 0 1
pinnumber=16
T 4500 1850 5 8 0 1 0 2 1
pinseq=27
T 4350 1900 9 8 1 1 0 6 1
pinlabel=(PDI, MOSI, PCINT2) PB2
T 4350 1900 5 8 0 1 0 8 1
pintype=io
}
P 4700 1600 4400 1600 1 0 0
{
T 4500 1650 5 8 1 1 0 0 1
pinnumber=17
T 4500 1550 5 8 0 1 0 2 1
pinseq=28
T 4350 1600 9 8 1 1 0 6 1
pinlabel=(PDO, MISO, PCINT3) PB3
T 4350 1600 5 8 0 1 0 8 1
pintype=io
}
P 4700 1300 4400 1300 1 0 0
{
T 4500 1350 5 8 1 1 0 0 1
pinnumber=18
T 4500 1250 5 8 0 1 0 2 1
pinseq=29
T 4350 1300 9 8 1 1 0 6 1
pinlabel=(T1, PCINT4) PB4
T 4350 1300 5 8 0 1 0 8 1
pintype=io
}
P 4700 1000 4400 1000 1 0 0
{
T 4500 1050 5 8 1 1 0 0 1
pinnumber=19
T 4500 950 5 8 0 1 0 2 1
pinseq=30
T 4350 1000 9 8 1 1 0 6 1
pinlabel=(PCINT5) PB5
T 4350 1000 5 8 0 1 0 8 1
pintype=io
}
P 4700 700 4400 700 1 0 0
{
T 4500 750 5 8 1 1 0 0 1
pinnumber=20
T 4500 650 5 8 0 1 0 2 1
pinseq=31
T 4350 700 9 8 1 1 0 6 1
pinlabel=(PCINT6) PB6
T 4350 700 5 8 0 1 0 8 1
pintype=io
}
P 4700 400 4400 400 1 0 0
{
T 4500 450 5 8 1 1 0 0 1
pinnumber=21
T 4500 350 5 8 0 1 0 2 1
pinseq=32
T 4350 400 9 8 1 1 0 6 1
pinlabel=(OC0A, OC1C, PCINT7) PB7
T 4350 400 5 8 0 1 0 8 1
pintype=io
}
B 400 100 4000 5400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 4400 5600 8 10 1 1 0 6 1
refdes=U?
T 400 5600 9 10 1 0 0 0 1
ATmega32U2
T 400 5800 5 10 0 0 0 0 1
device=ATmega32U2
T 400 6000 5 10 0 0 0 0 1
footprint=TQFP32_7
T 400 6200 5 10 0 0 0 0 1
author=Martin Kunz
T 400 6400 5 10 0 0 0 0 1
documentation=http://atmel.com/dyn/resources/prod_documents/doc7799.pdf
T 400 6600 5 10 0 0 0 0 1
description=ATmega32U2/ATmega16U2/ATmega8U2
T 400 6800 5 10 0 0 0 0 1
numslots=0
T 400 7000 5 10 0 0 0 0 1
dist-license=unlimited
T 400 7200 5 10 0 0 0 0 1
use-license=unlimited
T 400 7400 5 10 0 0 0 0 1
comment=available footprints are: TQFP32_7, QFN32_7_EP
