//
// Module mopshub_lib.canakari_0_7.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 18:38:43 06/22/21
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module canakari_0_7( 
   // Port Declarations
   input   wire    [4:0]   address, 
   input   wire            clock, 
   input   wire            cs0, 
   input   wire            cs1, 
   input   wire            cs2, 
   input   wire            cs3, 
   input   wire            cs4, 
   input   wire            cs5, 
   input   wire            cs6, 
   input   wire            cs7, 
   input   wire            read_n0, 
   input   wire            read_n1, 
   input   wire            read_n2, 
   input   wire            read_n3, 
   input   wire            read_n4, 
   input   wire            read_n5, 
   input   wire            read_n6, 
   input   wire            read_n7, 
   input   wire            reset, 
   input   wire            rx0, 
   input   wire            rx1, 
   input   wire            rx2, 
   input   wire            rx3, 
   input   wire            rx4, 
   input   wire            rx5, 
   input   wire            rx6, 
   input   wire            rx7, 
   input   wire            write_n0, 
   input   wire            write_n1, 
   input   wire            write_n2, 
   input   wire            write_n3, 
   input   wire            write_n4, 
   input   wire            write_n5, 
   input   wire            write_n6, 
   input   wire            write_n7, 
   input   wire    [15:0]  writedata0, 
   input   wire    [15:0]  writedata1, 
   input   wire    [15:0]  writedata2, 
   input   wire    [15:0]  writedata3, 
   input   wire    [15:0]  writedata4, 
   input   wire    [15:0]  writedata5, 
   input   wire    [15:0]  writedata6, 
   input   wire    [15:0]  writedata7, 
   output  wire            irqsucrec0, 
   output  wire            irqsucrec1, 
   output  wire            irqsucrec2, 
   output  wire            irqsucrec3, 
   output  wire            irqsucrec4, 
   output  wire            irqsucrec5, 
   output  wire            irqsucrec6, 
   output  wire            irqsucrec7, 
   output  wire            irqsuctra0, 
   output  wire            irqsuctra1, 
   output  wire            irqsuctra2, 
   output  wire            irqsuctra3, 
   output  wire            irqsuctra4, 
   output  wire            irqsuctra5, 
   output  wire            irqsuctra6, 
   output  wire            irqsuctra7, 
   output  wire    [15:0]  readdata0, 
   output  wire    [15:0]  readdata1, 
   output  wire    [15:0]  readdata2, 
   output  wire    [15:0]  readdata3, 
   output  wire    [15:0]  readdata4, 
   output  wire    [15:0]  readdata5, 
   output  wire    [15:0]  readdata6, 
   output  wire    [15:0]  readdata7, 
   output  wire            tx0, 
   output  wire            tx1, 
   output  wire            tx2, 
   output  wire            tx3, 
   output  wire            tx4, 
   output  wire            tx5, 
   output  wire            tx6, 
   output  wire            tx7
);


// Internal Declarations


// Local declarations

// Internal signal declarations


// Instances 
can can_0( 
   .clock             (clock), 
   .reset             (reset), 
   .address           (address), 
   .writedata         (writedata0), 
   .cs                (cs0), 
   .read_n            (read_n0), 
   .write_n           (write_n0), 
   .rx                (rx0), 
   .readdata          (readdata0), 
   .irqsuctra         (irqsuctra0), 
   .tx                (tx0), 
   .statedeb          (), 
   .Prescale_EN_debug (), 
   .bitst             (), 
   .irqsucrec         (irqsucrec0), 
   .irqstatus         (), 
   .irq               ()
); 

can can_1( 
   .clock             (clock), 
   .reset             (reset), 
   .address           (address), 
   .writedata         (writedata1), 
   .cs                (cs1), 
   .read_n            (read_n1), 
   .write_n           (write_n1), 
   .rx                (rx1), 
   .readdata          (readdata1), 
   .irqsuctra         (irqsuctra1), 
   .tx                (tx1), 
   .statedeb          (), 
   .Prescale_EN_debug (), 
   .bitst             (), 
   .irqsucrec         (irqsucrec1), 
   .irqstatus         (), 
   .irq               ()
); 

can can_2( 
   .clock             (clock), 
   .reset             (reset), 
   .address           (address), 
   .writedata         (writedata2), 
   .cs                (cs2), 
   .read_n            (read_n2), 
   .write_n           (write_n2), 
   .rx                (rx2), 
   .readdata          (readdata2), 
   .irqsuctra         (irqsuctra2), 
   .tx                (tx2), 
   .statedeb          (), 
   .Prescale_EN_debug (), 
   .bitst             (), 
   .irqsucrec         (irqsucrec2), 
   .irqstatus         (), 
   .irq               ()
); 

can can_3( 
   .clock             (clock), 
   .reset             (reset), 
   .address           (address), 
   .writedata         (writedata3), 
   .cs                (cs3), 
   .read_n            (read_n3), 
   .write_n           (write_n3), 
   .rx                (rx3), 
   .readdata          (readdata3), 
   .irqsuctra         (irqsuctra3), 
   .tx                (tx3), 
   .statedeb          (), 
   .Prescale_EN_debug (), 
   .bitst             (), 
   .irqsucrec         (irqsucrec3), 
   .irqstatus         (), 
   .irq               ()
); 

can can_4( 
   .clock             (clock), 
   .reset             (reset), 
   .address           (address), 
   .writedata         (writedata4), 
   .cs                (cs4), 
   .read_n            (read_n4), 
   .write_n           (write_n4), 
   .rx                (rx4), 
   .readdata          (readdata4), 
   .irqsuctra         (irqsuctra4), 
   .tx                (tx4), 
   .statedeb          (), 
   .Prescale_EN_debug (), 
   .bitst             (), 
   .irqsucrec         (irqsucrec4), 
   .irqstatus         (), 
   .irq               ()
); 

can can_5( 
   .clock             (clock), 
   .reset             (reset), 
   .address           (address), 
   .writedata         (writedata5), 
   .cs                (cs5), 
   .read_n            (read_n5), 
   .write_n           (write_n5), 
   .rx                (rx5), 
   .readdata          (readdata5), 
   .irqsuctra         (irqsuctra5), 
   .tx                (tx5), 
   .statedeb          (), 
   .Prescale_EN_debug (), 
   .bitst             (), 
   .irqsucrec         (irqsucrec5), 
   .irqstatus         (), 
   .irq               ()
); 

can can_6( 
   .clock             (clock), 
   .reset             (reset), 
   .address           (address), 
   .writedata         (writedata6), 
   .cs                (cs6), 
   .read_n            (read_n6), 
   .write_n           (write_n6), 
   .rx                (rx6), 
   .readdata          (readdata6), 
   .irqsuctra         (irqsuctra6), 
   .tx                (tx6), 
   .statedeb          (), 
   .Prescale_EN_debug (), 
   .bitst             (), 
   .irqsucrec         (irqsucrec6), 
   .irqstatus         (), 
   .irq               ()
); 

can can_7( 
   .clock             (clock), 
   .reset             (reset), 
   .address           (address), 
   .writedata         (writedata7), 
   .cs                (cs7), 
   .read_n            (read_n7), 
   .write_n           (write_n7), 
   .rx                (rx7), 
   .readdata          (readdata7), 
   .irqsuctra         (irqsuctra7), 
   .tx                (tx7), 
   .statedeb          (), 
   .Prescale_EN_debug (), 
   .bitst             (), 
   .irqsucrec         (irqsucrec7), 
   .irqstatus         (), 
   .irq               ()
); 


endmodule // canakari_0_7

