Invoking simulator...

./simv -ucli -a sim.log +UVM_CONFIG_DB_TRACE +UVM_PHASE_TRACE +UVM_OBJECTION_TRACE +UVM_RESOURCE_DB_TRACE +UVM_LOG_RECORD +UVM_VERDI_TRACE=UVM_AWARE -ucli2Proc -lca
Rebuild finished!

Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Oct 27 12:43 2021

*Verdi3* Loading libsscore_vcs201606.so

*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* : Create FSDB file '/home/milo/ICCodes/mcu51/inter.fsdb'
*Verdi3* : Flush all FSDB Files at 0 ps.

2496

SimCMD>fsdbDumpvars 0 {tb_get_ins.cpu.read_en} ;fsdbDumpvars 0 {tb_get_ins.cpu.write_en} ;fsdbDumpvars 0 {tb_get_ins.cpu.status} ;fsdbDumpvars 0 {tb_get_ins.cpu.run_phase_nxt} ;fsdbDumpvars 0 {tb_get_ins.cpu.run_phase} ;fsdbDumpvars 0 {tb_get_ins.cpu.run_phase_minus1} ;fsdbDumpvars 0 {tb_get_ins.cpu.run_phase_init} ;fsdbDumpvars 0 {tb_get_ins.cpu.ram_write_done} ;fsdbDumpvars 0 {tb_get_ins.cpu.ins_register} ;fsdbDumpvars 0 {tb_get_ins.cpu.data_out} ;fsdbDumpvars 0 {tb_get_ins.cpu.data_bus} ;fsdbDumpvars 0 {tb_get_ins.cpu.clk} ;fsdbDumpvars 0 {tb_get_ins.cpu.rst_n} 
*Verdi3* : Dumping the signal (tb_get_ins.cpu.read_en).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.write_en).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.status).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.run_phase_nxt).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.run_phase).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.run_phase_minus1).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.run_phase_init).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.ram_write_done).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.ins_register).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.data_out).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.data_bus).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.clk).
*Verdi3* : Dumping the signal (tb_get_ins.cpu.rst_n).
*Verdi3* : Flush all FSDB Files at 0 ps.

SimCMD>run 200ns
200000 ps
           V C S   S i m u l a t i o n   R e p o r t 
Time: 200000 ps
CPU Time:      0.070 seconds;       Data structure size:   0.0Mb
Wed Oct 27 12:47:14 2021
