
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.30000000000000000000;
2.30000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_12_0";
mvm_32_32_12_0
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_12_0'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_12_0' with
	the parameters "32,32,12,0". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b12_g0 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b12_g0' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b12_g0' with
	the parameters "1,32,12,0|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b12_g0 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b12_g0' with
	the parameters "12,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b12_g0' with
	the parameters "24,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b12_g0' with
	the parameters "12,0". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b12_g0 line 29 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_out_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b12_SIZE32' with
	the parameters "12,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b12_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b12_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  12   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b12_SIZE32_LOGSIZE5/105 |   32   |   12    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "24,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  24   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 919 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b12_g0_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b24_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b24_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b12_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b12_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b12_g0_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'multipath_k32_p32_b12_g0'
  Processing 'mvm_32_32_12_0'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b12_g0_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b12_g0_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b12_g0_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b12_g0_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b12_g0_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b12_g0_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b12_g0_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b12_g0_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b12_g0_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b12_g0_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b12_g0_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b12_g0_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b12_g0_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b12_g0_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b12_g0_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b12_g0_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b12_g0_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b12_g0_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b12_g0_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b12_g0_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b12_g0_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b12_g0_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b12_g0_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b12_g0_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b12_g0_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b12_g0_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b12_g0_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b12_g0_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b12_g0_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b12_g0_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b12_g0_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b12_g0_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_64_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Mapping 'mac_b12_g0_1_DW_mult_tc_0'
  Mapping 'mac_b12_g0_2_DW_mult_tc_0'
  Mapping 'mac_b12_g0_3_DW_mult_tc_0'
  Mapping 'mac_b12_g0_4_DW_mult_tc_0'
  Mapping 'mac_b12_g0_5_DW_mult_tc_0'
  Mapping 'mac_b12_g0_6_DW_mult_tc_0'
  Mapping 'mac_b12_g0_7_DW_mult_tc_0'
  Mapping 'mac_b12_g0_8_DW_mult_tc_0'
  Mapping 'mac_b12_g0_9_DW_mult_tc_0'
  Mapping 'mac_b12_g0_10_DW_mult_tc_0'
  Mapping 'mac_b12_g0_11_DW_mult_tc_0'
  Mapping 'mac_b12_g0_12_DW_mult_tc_0'
  Mapping 'mac_b12_g0_13_DW_mult_tc_0'
  Mapping 'mac_b12_g0_14_DW_mult_tc_0'
  Mapping 'mac_b12_g0_15_DW_mult_tc_0'
  Mapping 'mac_b12_g0_16_DW_mult_tc_0'
  Mapping 'mac_b12_g0_17_DW_mult_tc_0'
  Mapping 'mac_b12_g0_18_DW_mult_tc_0'
  Mapping 'mac_b12_g0_19_DW_mult_tc_0'
  Mapping 'mac_b12_g0_20_DW_mult_tc_0'
  Mapping 'mac_b12_g0_21_DW_mult_tc_0'
  Mapping 'mac_b12_g0_22_DW_mult_tc_0'
  Mapping 'mac_b12_g0_23_DW_mult_tc_0'
  Mapping 'mac_b12_g0_24_DW_mult_tc_0'
  Mapping 'mac_b12_g0_25_DW_mult_tc_0'
  Mapping 'mac_b12_g0_26_DW_mult_tc_0'
  Mapping 'mac_b12_g0_27_DW_mult_tc_0'
  Mapping 'mac_b12_g0_28_DW_mult_tc_0'
  Mapping 'mac_b12_g0_29_DW_mult_tc_0'
  Mapping 'mac_b12_g0_30_DW_mult_tc_0'
  Mapping 'mac_b12_g0_31_DW_mult_tc_0'
  Mapping 'mac_b12_g0_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:53  280939.1      0.74     200.2   58521.9                          
    0:00:53  280939.1      0.74     200.2   58521.9                          
    0:00:53  281540.8      0.74     200.2   58102.4                          
    0:00:54  282134.5      0.74     200.2   57682.9                          
    0:00:54  282728.2      0.74     200.2   57263.5                          
    0:00:54  283321.9      0.74     200.2   56844.0                          
    0:00:55  283915.6      0.74     200.2   56424.5                          
    0:00:55  284509.3      0.74     200.2   56005.0                          
    0:00:56  285098.8      0.74     200.2   43056.5                          
    0:00:57  285691.4      0.74     200.2   29483.0                          
    0:00:57  286288.6      0.74     200.2   15819.2                          
    0:00:58  286871.2      0.74     200.2    2645.3                          
    0:01:20  289866.3      0.48      95.7       0.0                          
    0:01:20  289840.8      0.48      95.7       0.0                          
    0:01:20  289840.8      0.48      95.7       0.0                          
    0:01:21  289840.2      0.48      95.7       0.0                          
    0:01:22  289840.2      0.48      95.7       0.0                          
    0:01:44  252744.4      0.53     100.9       0.0                          
    0:01:46  252706.6      0.50      95.4       0.0                          
    0:01:49  252706.6      0.50      94.1       0.0                          
    0:01:50  252709.0      0.50      93.4       0.0                          
    0:01:59  252713.0      0.50      93.0       0.0                          
    0:02:00  252718.6      0.49      91.7       0.0                          
    0:02:01  252721.8      0.49      89.8       0.0                          
    0:02:03  252726.6      0.48      87.8       0.0                          
    0:02:04  252728.2      0.48      87.4       0.0                          
    0:02:05  252730.3      0.48      87.3       0.0                          
    0:02:06  252735.1      0.48      86.5       0.0                          
    0:02:07  252738.8      0.48      85.5       0.0                          
    0:02:07  252743.6      0.48      85.5       0.0                          
    0:02:08  252752.4      0.48      85.1       0.0                          
    0:02:09  252758.8      0.47      84.8       0.0                          
    0:02:09  252756.7      0.47      84.5       0.0                          
    0:02:10  252752.4      0.47      84.0       0.0                          
    0:02:11  252755.1      0.47      83.6       0.0                          
    0:02:12  252756.1      0.46      82.9       0.0                          
    0:02:13  252755.9      0.46      82.9       0.0                          
    0:02:13  252755.9      0.46      82.9       0.0                          
    0:02:13  252755.9      0.46      82.9       0.0                          
    0:02:13  252755.9      0.46      82.9       0.0                          
    0:02:13  252755.9      0.46      82.9       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:13  252755.9      0.46      82.9       0.0                          
    0:02:13  252780.9      0.46      82.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:13  252812.0      0.46      81.6       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  252847.9      0.45      80.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  252871.8      0.45      80.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  252886.7      0.45      79.7       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  252905.1      0.45      79.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  252927.4      0.44      79.1       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  252948.4      0.44      78.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  252976.9      0.44      78.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  253008.0      0.44      77.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  253044.5      0.44      77.3       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  253068.1      0.43      76.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  253092.9      0.43      76.1       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  253113.1      0.43      75.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  253131.7      0.43      75.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  253155.7      0.42      75.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  253191.0      0.42      74.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  253231.2      0.42      74.3       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  253255.9      0.42      73.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  253275.6      0.41      73.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  253301.2      0.41      73.1       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  253324.6      0.41      73.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  253341.9      0.41      72.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  253366.6      0.41      72.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  253405.4      0.40      71.5       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  253419.0      0.40      71.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  253439.2      0.40      71.0       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  253454.4      0.40      70.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  253474.6      0.40      70.0       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  253485.0      0.39      69.8       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  253504.9      0.39      69.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  253520.6      0.39      68.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  253540.3      0.39      68.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  253545.9      0.39      68.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  253567.7      0.39      67.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  253583.4      0.39      67.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  253599.3      0.39      67.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  253610.8      0.39      67.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  253631.3      0.38      66.9       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  253648.0      0.38      66.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  253668.0      0.38      65.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  253693.0      0.38      65.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  253701.5      0.38      65.5       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  253729.7      0.38      65.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  253749.1      0.38      64.5       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  253780.2      0.38      64.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  253799.1      0.38      63.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  253816.7      0.37      63.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  253827.8      0.37      63.2       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  253850.4      0.37      62.9       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  253864.5      0.37      62.5       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  253886.4      0.37      62.3       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  253924.4      0.37      61.8       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  253950.5      0.36      61.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  253967.8      0.36      61.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  253985.6      0.36      60.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  254011.4      0.36      60.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  254028.7      0.36      59.9       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  254042.5      0.36      59.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  254050.2      0.36      59.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  254065.1      0.36      59.4       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  254077.3      0.35      58.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  254103.4      0.35      58.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  254116.4      0.35      58.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  254123.4      0.35      58.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  254139.9      0.35      57.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  254156.1      0.35      57.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  254170.2      0.35      57.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  254190.4      0.35      57.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  254217.0      0.34      56.8       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  254233.2      0.34      56.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  254246.5      0.34      56.3       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  254268.9      0.34      55.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  254281.4      0.34      55.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  254299.2      0.34      55.6       0.0 path/genblk1[31].path/path/add_out_reg[23]/D
    0:02:20  254313.6      0.34      55.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  254338.6      0.34      54.8       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  254353.5      0.33      54.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  254368.1      0.33      54.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  254380.1      0.33      54.0       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  254397.1      0.33      53.8       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  254415.4      0.33      53.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  254435.6      0.33      53.3       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  254448.9      0.33      53.1       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  254466.2      0.33      52.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  254488.0      0.32      52.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  254505.9      0.32      52.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  254520.2      0.32      52.1       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  254532.2      0.32      52.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  254553.0      0.32      51.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  254573.7      0.32      51.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  254581.4      0.32      51.0       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  254598.2      0.31      50.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  254618.4      0.31      50.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  254631.7      0.31      50.1       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  254648.4      0.31      49.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  254667.1      0.31      49.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  254690.5      0.31      49.1       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  254705.1      0.31      48.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:21  254717.6      0.31      48.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  254734.6      0.30      48.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  254749.8      0.30      48.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  254756.7      0.30      48.2       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  254768.9      0.30      47.9       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  254774.3      0.30      47.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  254789.4      0.30      47.4       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  254808.0      0.30      47.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  254825.1      0.30      46.7       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  254857.3      0.30      46.1       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  254867.4      0.30      46.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  254888.6      0.29      45.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  254901.7      0.29      45.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  254917.1      0.29      45.2       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  254923.2      0.29      45.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  254933.1      0.29      45.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  254941.6      0.29      44.8       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  254960.7      0.29      44.5       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  254970.0      0.29      44.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  254984.1      0.29      44.3       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  254997.2      0.29      44.1       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  255007.8      0.29      44.0       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  255030.7      0.28      43.7       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  255050.6      0.28      43.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  255055.4      0.28      43.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  255060.7      0.28      43.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  255071.4      0.28      43.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  255082.8      0.28      42.8       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  255092.4      0.28      42.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  255104.1      0.28      42.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  255121.7      0.27      42.3       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  255136.6      0.27      42.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  255146.1      0.27      41.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  255158.6      0.27      41.6       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  255168.2      0.27      41.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  255182.6      0.27      41.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  255188.2      0.27      41.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  255200.9      0.27      40.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  255203.6      0.27      40.7       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  255214.8      0.27      40.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:24  255239.8      0.27      40.2       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  255251.5      0.26      40.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  255268.5      0.26      39.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  255291.6      0.26      39.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  255301.2      0.26      39.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  255314.2      0.26      38.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  255322.5      0.26      38.8       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  255340.6      0.26      38.5       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  255353.9      0.26      38.3       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  255357.3      0.25      38.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  255372.0      0.25      38.2      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  255384.7      0.25      38.0      24.2 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  255407.3      0.25      37.7      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  255418.0      0.25      37.5      24.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:25  255433.7      0.25      37.3      24.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  255441.1      0.25      37.2      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  255460.8      0.25      37.0      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  255469.9      0.25      36.9      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  255483.7      0.25      36.8      24.2 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  255502.0      0.25      36.5      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  255510.0      0.24      36.4      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  255534.5      0.24      36.2      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  255547.3      0.24      36.0      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  255553.9      0.24      35.9      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  255570.4      0.24      35.9      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  255585.0      0.24      35.7      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  255589.6      0.24      35.6      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  255596.7      0.24      35.5      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  255607.6      0.24      35.4      24.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  255615.1      0.24      35.4      24.2 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  255631.0      0.24      35.2      24.2 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  255641.7      0.24      35.0      24.2 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  255653.1      0.24      34.9      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  255664.8      0.24      34.8      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  255676.8      0.23      34.6      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:27  255690.6      0.23      34.5      24.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  255690.6      0.23      34.4      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  255700.2      0.23      34.3      24.2 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  255700.2      0.23      34.2      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  255710.6      0.23      34.2      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:27  255725.5      0.23      33.9      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  255735.1      0.23      33.8      24.2 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  255744.4      0.23      33.5      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  255764.6      0.23      33.1      24.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:27  255777.6      0.23      32.9      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  255784.0      0.23      32.9      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  255797.8      0.23      32.8      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  255801.8      0.23      32.7      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  255809.0      0.23      32.7      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  255815.1      0.23      32.6      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  255826.8      0.23      32.4      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  255848.9      0.22      32.3      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  255854.5      0.22      32.2      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  255861.9      0.22      32.1      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  255886.9      0.22      31.8      24.2 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  255904.8      0.22      31.5      24.2 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  255907.2      0.22      31.5      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  255919.7      0.22      31.5      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  255929.0      0.22      31.4      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  255943.1      0.22      31.2      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  255958.5      0.22      31.0      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  255980.0      0.22      30.7      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  255992.5      0.22      30.6      24.2 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  255993.3      0.22      30.5      24.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  256014.4      0.22      30.4      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  256020.7      0.22      30.3      24.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  256025.0      0.22      30.2      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  256036.2      0.22      30.1      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  256050.5      0.22      30.1      24.2 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  256058.8      0.22      30.0      24.2 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  256067.6      0.21      29.8      24.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  256068.1      0.21      29.8      24.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  256071.5      0.21      29.8      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  256082.5      0.21      29.6      24.2 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  256082.5      0.21      29.6      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  256086.4      0.21      29.5      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  256093.4      0.21      29.5      24.2 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  256101.1      0.21      29.3      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  256103.5      0.21      29.2      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  256105.9      0.21      29.1      24.2 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  256107.2      0.21      29.1      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  256112.8      0.21      29.0      24.2 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  256117.6      0.21      28.9      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  256122.6      0.21      28.9      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:30  256138.3      0.21      28.8      48.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  256150.5      0.21      28.7      48.4 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  256159.6      0.20      28.6      48.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  256166.5      0.20      28.5      48.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:31  256175.8      0.20      28.3      48.4 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  256183.3      0.20      28.2      48.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  256195.8      0.20      27.9      48.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  256198.2      0.20      27.9      48.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:31  256206.9      0.20      27.7      48.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  256219.7      0.20      27.6      48.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  256220.2      0.20      27.4      48.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  256230.9      0.20      27.3      48.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  256235.1      0.20      27.2      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  256242.8      0.20      27.1      48.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:31  256254.6      0.20      27.0      48.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  256271.3      0.20      26.8      48.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  256281.4      0.20      26.7      48.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  256281.4      0.20      26.7      48.4 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  256284.3      0.20      26.7      48.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  256291.5      0.20      26.5      48.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  256301.4      0.20      26.4      48.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  256305.9      0.20      26.3      48.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:32  256314.1      0.20      26.2      48.4 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  256331.2      0.19      26.2      48.4 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  256332.0      0.19      26.1      48.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  256347.4      0.19      26.1      72.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  256347.4      0.19      26.0      72.7 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  256355.4      0.19      25.9      72.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  256356.2      0.19      25.9      72.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  256363.9      0.19      25.8      72.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:32  256371.6      0.19      25.6      72.7 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  256378.8      0.19      25.5      72.7 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  256384.6      0.19      25.4      72.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  256392.3      0.19      25.3      72.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  256407.5      0.19      25.0      72.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:33  256423.7      0.19      24.9      72.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  256423.7      0.19      24.8      72.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  256432.2      0.19      24.8      72.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  256450.6      0.19      24.6      72.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  256453.0      0.19      24.5      72.7 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  256461.5      0.19      24.4      72.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  256467.9      0.19      24.2      72.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  256472.4      0.19      24.2      72.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  256474.8      0.19      24.2      72.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  256476.9      0.18      24.2      72.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  256486.8      0.18      24.1      72.7 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:33  256492.4      0.18      24.0      72.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:34  256495.8      0.18      23.9      72.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:34  256505.4      0.18      23.8      72.7 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:34  256512.6      0.18      23.8      72.7 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:34  256529.3      0.18      23.7      72.7 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:34  256544.5      0.18      23.4      72.7 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:34  256554.3      0.18      23.3      72.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:34  256565.2      0.18      23.2      72.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:34  256573.0      0.18      23.0      72.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:34  256587.1      0.18      23.0      72.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:34  256599.0      0.18      22.9      72.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:34  256599.0      0.18      22.9      72.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:34  256605.9      0.17      22.8      72.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:34  256607.3      0.17      22.7      72.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:34  256610.5      0.17      22.6      72.7 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:35  256611.0      0.17      22.6      72.7 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:35  256617.6      0.17      22.5      72.7 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:35  256624.0      0.17      22.5      72.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:35  256635.5      0.17      22.3      72.7 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:35  256641.3      0.17      22.2      72.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:35  256648.8      0.17      22.1      72.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:35  256652.0      0.17      22.0      72.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:35  256662.6      0.17      21.9      72.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:35  256678.8      0.17      21.8      72.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:35  256700.1      0.17      21.7      72.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:35  256704.4      0.17      21.6      72.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:35  256705.7      0.17      21.5      72.7 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:35  256713.7      0.17      21.5      72.7 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:36  256725.4      0.17      21.3      72.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:36  256725.4      0.17      21.3      72.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:36  256737.3      0.17      21.2      72.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:36  256748.5      0.17      21.1      72.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:36  256762.1      0.17      21.0      72.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:36  256763.9      0.16      20.9      72.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:36  256765.8      0.16      20.9      72.7 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:36  256776.2      0.16      20.7      72.7 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:36  256788.7      0.16      20.7      72.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:36  256789.7      0.16      20.6      72.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:36  256804.6      0.16      20.6      96.9 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:36  256815.5      0.16      20.5      96.9 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:36  256827.3      0.16      20.4      96.9 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:36  256841.9      0.16      20.4     121.1 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:36  256843.2      0.16      20.3     121.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:37  256861.6      0.16      20.1     121.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:37  256864.5      0.16      20.0     121.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:37  256881.8      0.16      19.8     121.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:37  256892.4      0.16      19.5     121.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:37  256903.1      0.16      19.5     121.1 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:37  256915.3      0.16      19.4     121.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:37  256923.8      0.16      19.3     121.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:37  256926.2      0.16      19.2     121.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:37  256931.3      0.15      19.2     121.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:37  256944.3      0.15      19.1     121.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:37  256944.8      0.15      19.1     121.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:37  256950.9      0.15      19.0     121.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:37  256950.9      0.15      19.0     121.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:38  256950.9      0.15      19.0     121.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:38  256961.6      0.15      18.8     121.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:38  256960.0      0.15      18.7     121.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:38  256968.8      0.15      18.7     145.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:38  256982.3      0.15      18.6     169.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:38  256987.6      0.15      18.6     169.5 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:38  257009.2      0.15      18.6     169.5 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:38  257018.0      0.15      18.5     193.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:38  257019.8      0.15      18.5     193.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:38  257024.1      0.15      18.5     193.7 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:38  257041.6      0.15      18.3     193.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:38  257052.6      0.15      18.2     193.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:38  257052.6      0.15      18.2     193.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:38  257066.9      0.15      18.1     193.7 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:39  257077.0      0.15      18.0     193.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:39  257081.3      0.15      18.0     193.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:39  257085.8      0.15      17.9     193.7 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:39  257088.7      0.15      17.8     193.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:39  257095.6      0.14      17.6     193.7 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:39  257105.8      0.14      17.5     193.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:39  257115.6      0.14      17.5     193.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:39  257118.3      0.14      17.4     193.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:39  257123.6      0.14      17.4     193.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:39  257127.8      0.14      17.2     193.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:39  257136.9      0.14      17.2     193.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:39  257142.7      0.14      17.2     193.7 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:39  257147.2      0.14      17.1     193.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:40  257150.7      0.14      16.9     193.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:40  257155.5      0.14      16.9     193.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:40  257163.2      0.14      16.7     193.7 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:40  257169.9      0.14      16.7     193.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:40  257182.6      0.14      16.6     218.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:40  257183.7      0.14      16.6     218.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:40  257188.5      0.14      16.6     218.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:40  257194.9      0.13      16.6     218.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:40  257198.9      0.13      16.5     218.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:40  257211.1      0.13      16.6     218.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:40  257215.9      0.13      16.5     218.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:40  257229.4      0.13      16.4     242.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:40  257241.1      0.13      16.3     242.2 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:40  257257.6      0.13      16.3     266.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:41  257257.6      0.13      16.3     266.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:41  257265.1      0.13      16.2     266.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:41  257275.2      0.13      16.1     290.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:41  257283.7      0.13      16.0     290.6 path/genblk1[6].path/path/add_out_reg[23]/D
    0:02:41  257290.6      0.13      15.9     290.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:41  257293.8      0.13      15.9     290.6 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:41  257295.7      0.13      15.8     290.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:41  257301.3      0.13      15.7     290.6 path/genblk1[7].path/path/add_out_reg[23]/D
    0:02:41  257307.1      0.13      15.6     290.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:41  257314.8      0.13      15.6     290.6 path/genblk1[7].path/path/add_out_reg[23]/D
    0:02:41  257324.4      0.13      15.6     290.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:41  257328.1      0.13      15.5     290.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:41  257338.5      0.13      15.5     290.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:41  257342.2      0.13      15.4     290.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:41  257349.4      0.13      15.3     290.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:42  257363.2      0.12      15.2     314.8 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:42  257372.0      0.12      15.1     314.8 path/genblk1[6].path/path/add_out_reg[23]/D
    0:02:42  257377.3      0.12      15.1     314.8 path/genblk1[6].path/path/add_out_reg[23]/D
    0:02:42  257386.4      0.12      15.0     314.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:42  257392.0      0.12      14.9     314.8 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:42  257399.9      0.12      14.9     314.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:42  257405.0      0.12      14.9     314.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:42  257410.1      0.12      14.8     314.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:42  257418.8      0.12      14.8     314.8 path/genblk1[12].path/path/add_out_reg[23]/D
    0:02:42  257426.0      0.12      14.7     314.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:42  257430.3      0.12      14.6     314.8 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:42  257442.5      0.12      14.5     314.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:42  257456.3      0.12      14.4     314.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:42  257471.0      0.12      14.2     314.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:42  257472.8      0.12      14.2     314.8 path/genblk1[6].path/path/add_out_reg[23]/D
    0:02:43  257467.8      0.12      14.1     290.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:43  257475.5      0.12      14.0     290.6 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:43  257486.1      0.12      13.9     290.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:43  257494.4      0.12      13.9     290.6 path/genblk1[6].path/path/add_out_reg[23]/D
    0:02:43  257502.9      0.12      13.8     290.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:43  257508.7      0.12      13.8     290.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:43  257511.9      0.11      13.7     290.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:43  257524.4      0.11      13.6     290.6 path/genblk1[12].path/path/add_out_reg[23]/D
    0:02:43  257540.9      0.11      13.5     290.6 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:43  257557.4      0.11      13.5     314.8 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:43  257563.8      0.11      13.5     314.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:43  257573.6      0.11      13.5     314.8 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:43  257575.2      0.11      13.4     314.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:43  257582.7      0.11      13.4     314.8 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:43  257594.1      0.11      13.4     314.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:44  257606.9      0.11      13.3     339.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:44  257615.1      0.11      13.3     339.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:44  257618.1      0.11      13.3     339.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:44  257636.2      0.11      13.2     363.3 path/genblk1[16].path/path/add_out_reg[23]/D
    0:02:44  257645.2      0.11      13.1     363.3 path/genblk1[12].path/path/add_out_reg[23]/D
    0:02:44  257656.1      0.11      13.1     363.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:44  257674.7      0.11      12.9     387.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:44  257676.6      0.11      12.9     387.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:44  257682.7      0.11      12.9     387.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:44  257687.2      0.11      12.8     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:44  257695.7      0.11      12.8     387.5 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:44  257700.8      0.11      12.8     387.5 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:44  257708.8      0.11      12.7     387.5 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:44  257720.2      0.11      12.6     387.5 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:44  257722.3      0.11      12.5     387.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:44  257735.1      0.11      12.5     411.7 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:44  257744.4      0.10      12.4     411.7 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:45  257753.7      0.10      12.3     411.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:45  257760.6      0.10      12.3     411.7 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:45  257768.1      0.10      12.2     411.7 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:45  257776.1      0.10      12.1     411.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:45  257779.8      0.10      12.1     411.7 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:45  257785.6      0.10      12.1     411.7 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:45  257794.2      0.10      12.0     411.7 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:45  257801.3      0.10      11.9     411.7 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:45  257809.6      0.10      11.8     411.7 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:45  257817.3      0.10      11.7     411.7 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:45  257832.5      0.10      11.7     435.9 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:45  257843.4      0.10      11.6     435.9 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:45  257854.3      0.10      11.5     435.9 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:45  257862.0      0.10      11.5     435.9 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:45  257871.3      0.10      11.4     435.9 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:46  257879.0      0.10      11.3     435.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:46  257889.1      0.10      11.3     435.9 path/genblk1[6].path/path/add_out_reg[23]/D
    0:02:46  257903.2      0.10      11.2     460.1 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:46  257910.4      0.10      11.1     460.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:46  257918.6      0.10      11.1     460.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:46  257933.3      0.10      11.0     484.3 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:46  257939.9      0.10      10.9     484.3 path/genblk1[6].path/path/add_out_reg[23]/D
    0:02:46  257960.4      0.10      10.8     508.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:46  257968.9      0.09      10.8     508.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:46  257976.9      0.09      10.7     508.6 path/genblk1[6].path/path/add_out_reg[23]/D
    0:02:46  257986.5      0.09      10.6     508.6 path/genblk1[7].path/path/add_out_reg[23]/D
    0:02:46  257993.7      0.09      10.5     508.6 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:46  258001.1      0.09      10.5     508.6 path/genblk1[6].path/path/add_out_reg[23]/D
    0:02:46  258008.0      0.09      10.4     508.6 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:46  258018.7      0.09      10.3     508.6 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  258021.3      0.09      10.3     508.6 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  258029.3      0.09      10.2     508.6 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  258041.3      0.09      10.2     532.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  258047.1      0.09      10.2     532.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  258052.7      0.09      10.1     532.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  258054.6      0.09      10.1     532.8 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  258060.4      0.09      10.0     532.8 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  258067.6      0.09       9.9     532.8 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  258073.5      0.09       9.9     532.8 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  258082.5      0.09       9.8     532.8 path/genblk1[16].path/path/add_out_reg[23]/D
    0:02:47  258087.6      0.09       9.8     532.8 path/genblk1[8].path/path/add_out_reg[23]/D
    0:02:47  258095.5      0.09       9.7     532.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  258100.3      0.09       9.7     532.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  258107.8      0.09       9.6     532.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  258115.8      0.09       9.6     532.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  258118.1      0.09       9.5     532.8 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  258119.2      0.09       9.5     532.8 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:47  258123.2      0.09       9.5     532.8 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:48  258124.5      0.09       9.4     532.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:48  258130.1      0.09       9.5     532.8 path/genblk1[16].path/path/add_out_reg[23]/D
    0:02:48  258144.0      0.09       9.4     532.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:48  258155.1      0.09       9.4     557.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:48  258161.0      0.08       9.3     557.0 path/genblk1[6].path/path/add_out_reg[23]/D
    0:02:48  258166.3      0.08       9.3     557.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:48  258176.9      0.08       9.2     557.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:48  258185.4      0.08       9.2     557.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:48  258189.4      0.08       9.2     557.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:48  258194.8      0.08       9.1     557.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:48  258201.4      0.08       9.1     557.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:48  258208.3      0.08       9.0     557.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:48  258213.4      0.08       9.0     557.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:48  258222.7      0.08       8.9     557.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:48  258226.4      0.08       8.9     557.0 path/genblk1[7].path/path/add_out_reg[23]/D
    0:02:48  258228.0      0.08       8.8     557.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:49  258232.5      0.08       8.8     557.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:49  258233.3      0.08       8.8     557.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:49  258236.3      0.08       8.8     557.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:49  258238.9      0.08       8.7     557.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:49  258242.1      0.08       8.7     557.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:49  258248.2      0.08       8.7     557.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:49  258254.1      0.08       8.6     557.0 path/genblk1[7].path/path/add_out_reg[23]/D
    0:02:49  258261.3      0.08       8.6     557.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:49  258264.7      0.08       8.5     557.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:49  258267.9      0.08       8.5     557.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:49  258269.5      0.08       8.5     557.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:49  258274.0      0.08       8.4     557.0 path/genblk1[6].path/path/add_out_reg[23]/D
    0:02:49  258280.4      0.08       8.4     557.0 path/genblk1[6].path/path/add_out_reg[23]/D
    0:02:49  258283.3      0.08       8.4     557.0 path/genblk1[12].path/path/add_out_reg[23]/D
    0:02:49  258290.5      0.08       8.3     557.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:49  258294.8      0.08       8.3     557.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:49  258299.3      0.08       8.3     557.0 path/genblk1[6].path/path/add_out_reg[23]/D
    0:02:49  258299.3      0.08       8.3     557.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:50  258304.1      0.08       8.2     557.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:50  258312.9      0.08       8.2     557.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:50  258316.6      0.08       8.1     557.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:50  258319.8      0.08       8.1     557.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:50  258326.4      0.08       8.1     557.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:50  258332.0      0.08       8.0     557.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:50  258333.3      0.08       8.0     557.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:50  258335.5      0.08       8.0     557.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:50  258336.3      0.08       7.9     557.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:50  258341.6      0.08       7.9     557.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:50  258354.1      0.08       7.8     557.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:50  258362.9      0.07       7.7     557.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:50  258365.5      0.07       7.7     557.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:50  258369.5      0.07       7.7     557.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:50  258368.5      0.07       7.7     557.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:50  258370.3      0.07       7.6     557.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:50  258371.6      0.07       7.6     557.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:51  258373.2      0.07       7.6     557.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:51  258377.2      0.07       7.6     557.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:51  258379.9      0.07       7.5     557.0 path/genblk1[7].path/path/add_out_reg[23]/D
    0:02:51  258382.0      0.07       7.5     557.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:51  258384.4      0.07       7.5     557.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:51  258387.3      0.07       7.5     557.0 path/genblk1[6].path/path/add_out_reg[23]/D
    0:02:51  258389.7      0.07       7.4     557.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:51  258393.2      0.07       7.4     557.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:51  258394.5      0.07       7.4     557.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:51  258397.4      0.07       7.3     557.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:51  258402.2      0.07       7.3     557.0 path/genblk1[16].path/path/add_out_reg[23]/D
    0:02:51  258407.0      0.07       7.3     557.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:51  258408.6      0.07       7.3     557.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:51  258415.8      0.07       7.2     557.0 path/genblk1[7].path/path/add_out_reg[23]/D
    0:02:51  258425.6      0.07       7.2     581.2 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:52  258427.5      0.07       7.2     581.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:52  258428.0      0.07       7.2     581.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:52  258428.0      0.07       7.2     581.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:52  258430.2      0.07       7.2     581.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:52  258433.9      0.07       7.1     581.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:52  258436.0      0.07       7.1     581.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:52  258440.0      0.07       7.1     581.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:52  258445.9      0.07       7.0     581.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:52  258449.1      0.07       7.0     581.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:52  258452.2      0.07       6.9     581.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:52  258456.5      0.07       6.9     581.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:52  258460.0      0.07       6.9     581.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:52  258462.4      0.07       6.9     581.2 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:53  258462.4      0.07       6.9     581.2 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:53  258464.7      0.07       6.9     581.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:53  258466.9      0.07       6.8     581.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:53  258468.5      0.07       6.8     581.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:53  258475.1      0.07       6.8     581.2 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:53  258478.3      0.07       6.8     581.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:53  258479.1      0.07       6.7     581.2 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:53  258482.6      0.07       6.7     581.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:53  258489.0      0.07       6.7     581.2 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:53  258492.9      0.07       6.7     581.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:53  258497.7      0.07       6.6     581.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:53  258499.3      0.07       6.6     581.2 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:53  258500.9      0.07       6.6     581.2 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:53  258504.4      0.07       6.6     581.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:53  258507.6      0.07       6.6     581.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:53  258512.6      0.07       6.5     581.2 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:53  258514.2      0.07       6.5     581.2 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:54  258518.2      0.07       6.5     581.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:54  258523.5      0.07       6.5     581.2 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:54  258528.9      0.07       6.5     581.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:54  258534.2      0.07       6.4     581.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:54  258536.0      0.07       6.4     581.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:54  258536.8      0.07       6.4     581.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:54  258541.9      0.06       6.4     581.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:54  258547.5      0.06       6.3     581.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:54  258547.5      0.06       6.3     581.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:54  258553.6      0.06       6.3     581.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:54  258560.0      0.06       6.2     581.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:54  258563.4      0.06       6.2     581.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:54  258566.6      0.06       6.2     581.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:54  258570.3      0.06       6.2     581.2 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:54  258575.9      0.06       6.1     581.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:54  258576.7      0.06       6.1     581.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:54  258579.7      0.06       6.1     581.2 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:55  258582.9      0.06       6.1     581.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:55  258585.2      0.06       6.0     581.2 path/genblk1[12].path/path/add_out_reg[23]/D
    0:02:55  258588.2      0.06       6.0     581.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:55  258591.6      0.06       6.0     581.2 path/genblk1[12].path/path/add_out_reg[23]/D
    0:02:55  258590.8      0.06       6.0     581.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:55  258593.8      0.06       5.9     581.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:55  258596.9      0.06       5.9     581.2 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:55  258599.9      0.06       5.9     581.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:55  258602.5      0.06       5.9     581.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:55  258606.8      0.06       5.9     581.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:55  258608.7      0.06       5.8     581.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:55  258615.6      0.06       5.8     581.2 path/genblk1[16].path/path/add_out_reg[23]/D
    0:02:55  258619.0      0.06       5.8     581.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:55  258620.9      0.06       5.7     581.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:55  258633.7      0.06       5.7     605.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:55  258640.8      0.06       5.7     605.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:55  258647.5      0.06       5.7     605.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:56  258651.7      0.06       5.6     605.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:56  258653.3      0.06       5.6     605.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:56  258655.2      0.06       5.6     605.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:56  258657.9      0.06       5.6     605.4 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:56  258657.9      0.06       5.6     605.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:56  258662.7      0.06       5.5     605.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:56  258667.7      0.06       5.5     605.4 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:56  258673.0      0.06       5.5     605.4 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:56  258674.9      0.06       5.4     605.4 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:56  258678.1      0.06       5.4     605.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:56  258682.6      0.06       5.4     605.4 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:56  258687.9      0.06       5.4     605.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:56  258690.8      0.06       5.3     605.4 path/genblk1[7].path/path/add_out_reg[23]/D
    0:02:56  258695.1      0.06       5.3     605.4 path/genblk1[12].path/path/add_out_reg[23]/D
    0:02:56  258697.0      0.06       5.3     605.4 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:56  258700.2      0.06       5.2     605.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:56  258705.2      0.06       5.2     605.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:57  258710.3      0.06       5.2     605.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:57  258714.8      0.06       5.2     605.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:57  258718.8      0.06       5.2     605.4 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:57  258724.4      0.06       5.1     605.4 path/genblk1[12].path/path/add_out_reg[23]/D
    0:02:57  258728.9      0.06       5.1     605.4 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:57  258732.1      0.06       5.1     605.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:57  258741.7      0.05       5.0     605.4 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:57  258747.5      0.05       5.0     605.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:57  258752.6      0.05       5.0     605.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:57  258758.7      0.05       4.9     605.4 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:57  258762.1      0.05       4.9     605.4 path/genblk1[12].path/path/add_out_reg[23]/D
    0:02:57  258767.7      0.05       4.9     605.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:57  258769.8      0.05       4.9     605.4 path/genblk1[6].path/path/add_out_reg[23]/D
    0:02:57  258773.0      0.05       4.9     605.4 path/genblk1[7].path/path/add_out_reg[23]/D
    0:02:57  258777.6      0.05       4.8     605.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:02:57  258781.8      0.05       4.8     605.4 path/genblk1[7].path/path/add_out_reg[23]/D
    0:02:58  258785.0      0.05       4.8     605.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:58  258793.3      0.05       4.7     605.4 path/genblk1[6].path/path/add_out_reg[23]/D
    0:02:58  258800.2      0.05       4.7     605.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:58  258807.9      0.05       4.7     605.4 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:58  258808.7      0.05       4.7     605.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:58  258812.9      0.05       4.6     605.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:58  258814.3      0.05       4.6     605.4 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:58  258817.5      0.05       4.6     605.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:58  258821.5      0.05       4.6     605.4 path/genblk1[6].path/path/add_out_reg[23]/D
    0:02:58  258832.6      0.05       4.5     629.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:58  258835.3      0.05       4.5     629.6 path/genblk1[6].path/path/add_out_reg[23]/D
    0:02:58  258841.4      0.05       4.5     629.6 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:58  258848.9      0.05       4.5     629.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:58  258860.0      0.05       4.5     653.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:58  258866.1      0.05       4.4     653.9 path/genblk1[16].path/path/add_out_reg[23]/D
    0:02:58  258868.0      0.05       4.4     653.9 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:58  258868.8      0.05       4.4     653.9 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:59  258870.4      0.05       4.4     653.9 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:59  258878.6      0.05       4.4     653.9 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:59  258883.4      0.05       4.3     653.9 path/genblk1[12].path/path/add_out_reg[23]/D
    0:02:59  258884.2      0.05       4.3     653.9 path/genblk1[12].path/path/add_out_reg[23]/D
    0:02:59  258887.2      0.05       4.3     653.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:59  258890.6      0.05       4.3     653.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:59  258901.0      0.05       4.3     678.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:59  258902.3      0.05       4.2     678.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:59  258903.1      0.05       4.2     678.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:59  258903.9      0.05       4.2     678.1 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:59  258906.0      0.05       4.2     678.1 path/genblk1[6].path/path/add_out_reg[23]/D
    0:02:59  258909.0      0.05       4.2     678.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:59  258909.5      0.05       4.2     678.1 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:59  258910.6      0.05       4.2     678.1 path/genblk1[6].path/path/add_out_reg[23]/D
    0:02:59  258913.2      0.05       4.2     678.1 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:59  258916.7      0.05       4.2     678.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:00  258918.8      0.05       4.1     678.1 path/genblk1[7].path/path/add_out_reg[23]/D
    0:03:00  258919.6      0.05       4.1     678.1 path/genblk1[12].path/path/add_out_reg[23]/D
    0:03:00  258922.3      0.05       4.1     678.1 path/genblk1[12].path/path/add_out_reg[23]/D
    0:03:00  258923.9      0.05       4.1     678.1 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:00  258924.7      0.05       4.1     678.1 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:00  258927.3      0.05       4.1     678.1 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:00  258930.2      0.05       4.1     678.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:00  258930.2      0.05       4.1     678.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:00  258930.2      0.05       4.1     678.1 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:00  258932.6      0.05       4.1     678.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:00  258934.0      0.05       4.1     678.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:00  258936.9      0.05       4.1     678.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:00  258939.3      0.05       4.1     678.1 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:00  258939.0      0.05       4.0     678.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:00  258939.8      0.05       4.0     678.1 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:00  258943.0      0.05       4.0     678.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:00  258945.7      0.05       4.0     678.1 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:00  258945.9      0.05       4.0     678.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:00  258946.5      0.05       4.0     678.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:01  258949.1      0.05       4.0     678.1 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:01  258950.5      0.05       4.0     678.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:01  258952.1      0.05       4.0     678.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:01  258953.7      0.05       4.0     678.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:01  258953.7      0.05       4.0     678.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:01  258954.7      0.05       3.9     678.1 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:01  258955.5      0.05       4.0     678.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:03:01  258956.6      0.05       4.0     678.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:03:01  258957.4      0.05       4.0     678.1 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:01  258959.8      0.05       3.9     678.1 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:01  258963.8      0.05       3.9     678.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:01  258963.8      0.05       3.9     678.1 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:01  258964.6      0.05       3.9     678.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:02  258967.2      0.05       3.9     678.1 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:02  258967.8      0.05       3.8     678.1                          
    0:03:03  258948.3      0.05       3.8     678.1                          
    0:03:04  258929.4      0.05       3.8     678.1                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:04  258929.4      0.05       3.8     678.1                          
    0:03:04  258701.0      0.05       3.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:04  258705.5      0.05       3.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:04  258705.2      0.05       3.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:04  258708.1      0.05       3.8       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:04  258712.9      0.05       3.7       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:04  258713.7      0.05       3.7       0.0 path/genblk1[7].path/path/add_out_reg[23]/D
    0:03:04  258716.1      0.05       3.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:03:05  258729.9      0.05       3.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:05  258736.9      0.05       3.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:05  258742.5      0.05       3.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:05  258749.4      0.05       3.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:05  258756.8      0.05       3.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:05  258756.8      0.05       3.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:05  258760.0      0.05       3.6       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:05  258763.2      0.05       3.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:05  258765.6      0.05       3.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:03:05  258765.6      0.05       3.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:05  258771.2      0.04       3.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:05  258772.5      0.04       3.5       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:06  258774.1      0.04       3.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:06  258774.1      0.04       3.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:06  258787.4      0.04       3.5       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:06  258787.7      0.04       3.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:06  258787.7      0.04       3.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:06  258788.2      0.04       3.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:06  258797.0      0.04       3.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:06  258797.8      0.04       3.4       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:06  258802.3      0.04       3.4       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:06  258805.2      0.04       3.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:06  258811.6      0.04       3.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:06  258818.0      0.04       3.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:06  258825.7      0.04       3.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:07  258825.7      0.04       3.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:07  258826.0      0.04       3.3       0.0 path/genblk1[7].path/path/add_out_reg[23]/D
    0:03:07  258827.6      0.04       3.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:07  258827.6      0.04       3.2       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:07  258827.6      0.04       3.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:07  258829.4      0.04       3.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:07  258831.6      0.04       3.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:07  258831.3      0.04       3.2       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:07  258833.4      0.04       3.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:07  258833.4      0.04       3.2       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:07  258833.2      0.04       3.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:07  258833.7      0.04       3.2       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:07  258835.0      0.04       3.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:07  258835.0      0.04       3.1       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:07  258834.5      0.04       3.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:08  258836.3      0.04       3.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:08  258841.7      0.04       3.1       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:08  258841.7      0.04       3.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:08  258841.7      0.04       3.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:08  258845.7      0.04       3.0       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:08  258845.7      0.04       3.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:08  258849.6      0.04       2.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:08  258849.6      0.04       2.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:08  258859.5      0.04       2.9      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:08  258860.0      0.04       2.9      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:08  258860.3      0.04       2.9      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:08  258865.1      0.04       2.9      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:03:08  258870.7      0.04       2.9      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:08  258878.6      0.04       2.9      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:09  258882.1      0.04       2.8      24.2 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:09  258882.9      0.04       2.8      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:03:09  258886.6      0.04       2.8      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:09  258886.6      0.04       2.8      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:09  258886.6      0.04       2.8      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:09  258891.9      0.04       2.8      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:03:09  258894.3      0.04       2.7      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:09  258894.3      0.04       2.7      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:09  258894.3      0.04       2.7      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:09  258895.1      0.04       2.7      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:09  258894.3      0.04       2.7      24.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:09  258896.2      0.04       2.7      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:09  258896.2      0.04       2.7      24.2 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:10  258906.6      0.04       2.7      24.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:10  258907.4      0.04       2.6      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:10  258907.4      0.04       2.6      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:10  258906.6      0.04       2.6      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:10  258908.2      0.04       2.6      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:10  258908.2      0.04       2.6      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:10  258916.4      0.04       2.6      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:10  258918.8      0.04       2.6      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:10  258919.1      0.04       2.5      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:11  258911.9      0.04       2.5       0.0 path/genblk1[29].path/path/mult_21/net217221
    0:03:11  258914.8      0.04       2.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:11  258914.8      0.04       2.5       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:03:11  258917.2      0.04       2.5       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:11  258916.4      0.04       2.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:11  258921.2      0.04       2.5       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:11  258921.2      0.04       2.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:11  258921.2      0.04       2.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:12  258921.2      0.04       2.5       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:12  258923.6      0.04       2.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:12  258924.7      0.04       2.4       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:12  258924.7      0.04       2.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:12  258926.0      0.04       2.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:12  258930.5      0.04       2.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:12  258930.8      0.04       2.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:12  258931.6      0.04       2.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:12  258932.9      0.04       2.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:12  258937.7      0.04       2.4       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:12  258937.7      0.04       2.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:12  258937.7      0.03       2.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:03:12  258938.5      0.03       2.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:13  258938.5      0.03       2.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:13  258949.4      0.03       2.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:13  258953.1      0.03       2.3       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:13  258953.9      0.03       2.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:13  258953.9      0.03       2.3       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:13  258953.9      0.03       2.2       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:03:13  258953.9      0.03       2.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:13  258958.4      0.03       2.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:13  258958.2      0.03       2.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:13  258960.0      0.03       2.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:13  258963.5      0.03       2.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:14  258969.3      0.03       2.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:14  258975.5      0.03       2.1       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:14  258980.3      0.03       2.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:14  258984.2      0.03       2.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:14  258986.6      0.03       2.0       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:14  258986.9      0.03       2.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:14  258979.5      0.03       2.0       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:14  258984.5      0.03       2.0       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:14  258984.2      0.03       2.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:14  258989.6      0.03       1.9       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:14  258996.2      0.03       1.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:14  258995.9      0.03       1.9       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:14  258998.1      0.03       1.9       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:14  259003.9      0.03       1.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:15  259005.3      0.03       1.8       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:15  259006.6      0.03       1.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:15  259006.9      0.03       1.8       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:15  259009.8      0.03       1.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:15  259013.8      0.03       1.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:15  259014.6      0.03       1.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:15  259016.7      0.03       1.8       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:15  259016.7      0.03       1.8       0.0                          
    0:03:16  259016.7      0.03       1.8       0.0                          
    0:03:22  258309.1      0.07       1.8       0.0                          
    0:03:25  258224.8      0.07       1.8       0.0                          
    0:03:26  258159.4      0.07       1.8       0.0                          
    0:03:27  258131.2      0.07       1.8       0.0                          
    0:03:27  258113.6      0.07       1.8       0.0                          
    0:03:28  258096.1      0.07       1.8       0.0                          
    0:03:28  258078.5      0.07       1.8       0.0                          
    0:03:28  258061.0      0.07       1.8       0.0                          
    0:03:29  258043.4      0.07       1.8       0.0                          
    0:03:29  258025.8      0.07       1.8       0.0                          
    0:03:29  258008.3      0.07       1.8       0.0                          
    0:03:29  257990.7      0.07       1.8       0.0                          
    0:03:30  257990.7      0.07       1.8       0.0                          
    0:03:30  257993.1      0.06       1.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:30  258002.4      0.03       1.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:30  258003.0      0.03       1.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:30  258003.0      0.03       1.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:30  258003.0      0.03       1.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:30  258003.0      0.03       1.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:30  258006.4      0.03       1.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:31  258007.2      0.03       1.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:03:31  258007.2      0.03       1.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:31  258007.2      0.03       1.6       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:31  258013.9      0.03       1.6       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:31  258013.9      0.03       1.6       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:31  258013.9      0.03       1.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:31  258013.9      0.03       1.6       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:31  258015.2      0.03       1.6       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:31  258017.9      0.03       1.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:31  258020.8      0.03       1.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:31  258025.6      0.03       1.6       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:32  258029.0      0.03       1.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:03:32  258036.2      0.03       1.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:03:32  258036.5      0.03       1.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:32  258038.6      0.03       1.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:32  258047.1      0.03       1.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:32  258050.3      0.03       1.5       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:33  258050.6      0.03       1.5       0.0                          
    0:03:34  257928.2      0.03       1.7       0.0                          
    0:03:34  257927.2      0.03       1.7       0.0                          
    0:03:34  257927.2      0.03       1.7       0.0                          
    0:03:34  257927.2      0.03       1.7       0.0                          
    0:03:34  257927.2      0.03       1.7       0.0                          
    0:03:34  257927.2      0.03       1.7       0.0                          
    0:03:34  257927.2      0.03       1.7       0.0                          
    0:03:34  257926.4      0.03       1.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:34  257929.8      0.03       1.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:35  257932.2      0.03       1.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:35  257960.9      0.03       1.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:35  257962.0      0.03       1.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:35  257962.8      0.03       1.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:36  257964.1      0.03       1.6       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:36  257968.7      0.03       1.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:36  257970.8      0.03       1.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:03:36  257970.0      0.03       1.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:36  257971.8      0.03       1.5       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:36  257972.6      0.03       1.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:36  257974.5      0.03       1.5       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:03:36  257977.7      0.03       1.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:36  257980.9      0.03       1.5       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:36  257982.0      0.03       1.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:36  257984.6      0.03       1.5       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:37  257991.8      0.03       1.4       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:37  257992.3      0.02       1.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:37  257992.6      0.02       1.4       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:37  257992.6      0.02       1.4       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:37  257991.8      0.02       1.4       0.0                          
    0:03:43  257936.7      0.02       1.4       0.0                          
    0:03:44  257852.7      0.02       1.4       0.0                          
    0:03:45  257777.9      0.02       1.4       0.0                          
    0:03:45  257666.2      0.02       1.4       0.0                          
    0:03:46  257556.1      0.02       1.4       0.0                          
    0:03:46  257444.4      0.02       1.4       0.0                          
    0:03:46  257334.2      0.02       1.4       0.0                          
    0:03:47  257222.5      0.02       1.4       0.0                          
    0:03:47  257111.6      0.02       1.4       0.0                          
    0:03:48  257000.7      0.02       1.4       0.0                          
    0:03:48  256889.8      0.02       1.4       0.0                          
    0:03:49  256778.8      0.02       1.4       0.0                          
    0:03:49  256666.3      0.02       1.4       0.0                          
    0:03:50  256563.4      0.02       1.4       0.0                          
    0:03:50  256513.9      0.02       1.4       0.0                          
    0:03:50  256475.6      0.02       1.4       0.0                          
    0:03:51  256419.7      0.02       1.4       0.0                          
    0:03:51  256381.4      0.02       1.4       0.0                          
    0:03:51  256326.4      0.02       1.4       0.0                          
    0:03:52  256284.9      0.02       1.4       0.0                          
    0:03:52  256227.4      0.02       1.4       0.0                          
    0:03:52  256168.9      0.02       1.4       0.0                          
    0:03:53  256113.0      0.02       1.4       0.0                          
    0:03:53  256071.5      0.02       1.4       0.0                          
    0:03:53  256017.3      0.02       1.4       0.0                          
    0:03:54  255952.4      0.02       1.4       0.0                          
    0:03:54  255882.2      0.02       1.4       0.0                          
    0:03:55  255821.5      0.02       1.4       0.0                          
    0:03:55  255748.6      0.02       1.4       0.0                          
    0:03:55  255681.6      0.02       1.4       0.0                          
    0:03:56  255604.4      0.02       1.4       0.0                          
    0:03:56  255542.7      0.02       1.4       0.0                          
    0:03:57  255468.5      0.02       1.4       0.0                          
    0:03:57  255401.5      0.02       1.4       0.0                          
    0:03:58  255328.1      0.02       1.4       0.0                          
    0:03:58  255297.8      0.02       1.4       0.0                          
    0:03:58  255279.4      0.02       1.4       0.0                          
    0:03:58  255266.6      0.02       1.4       0.0                          
    0:03:59  255257.9      0.02       1.4       0.0                          
    0:03:59  255249.9      0.02       1.4       0.0                          
    0:04:02  255249.1      0.02       1.4       0.0                          
    0:04:02  255246.7      0.02       1.4       0.0                          
    0:04:02  255243.5      0.02       1.4       0.0                          
    0:04:03  255233.1      0.02       1.4       0.0                          
    0:04:03  255228.3      0.02       1.4       0.0                          
    0:04:03  255225.9      0.02       1.4       0.0                          
    0:04:04  255224.3      0.02       1.4       0.0                          
    0:04:04  255222.7      0.02       1.4       0.0                          
    0:04:04  255221.4      0.02       1.4       0.0                          
    0:04:05  255220.6      0.02       1.4       0.0                          
    0:04:06  255216.9      0.02       1.4       0.0                          
    0:04:06  255212.1      0.02       1.4       0.0                          
    0:04:06  255209.4      0.02       1.4       0.0                          
    0:04:07  255206.2      0.02       1.4       0.0                          
    0:04:08  255189.2      0.03       1.4       0.0                          
    0:04:08  255189.2      0.03       1.4       0.0                          
    0:04:08  255189.2      0.03       1.4       0.0                          
    0:04:08  255189.2      0.03       1.4       0.0                          
    0:04:08  255189.2      0.03       1.4       0.0                          
    0:04:08  255189.2      0.03       1.4       0.0                          
    0:04:08  255194.0      0.03       1.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:04:08  255197.5      0.03       1.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:04:09  255199.9      0.03       1.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:04:09  255199.1      0.02       1.4       0.0                          
    0:04:10  255199.9      0.02       1.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:04:10  255207.6      0.02       1.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:04:10  255213.4      0.02       1.3       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:04:10  255217.4      0.02       1.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:04:10  255220.9      0.02       1.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:04:10  255227.3      0.02       1.3       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:04:10  255229.1      0.02       1.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:04:10  255235.2      0.02       1.2       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:04:10  255241.1      0.02       1.2       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:04:10  255242.4      0.02       1.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:04:10  255244.0      0.02       1.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:04:10  255247.2      0.02       1.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:04:10  255257.1      0.02       1.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:04:10  255259.2      0.02       1.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:04:11  255264.5      0.02       1.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:04:11  255269.6      0.02       1.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:04:11  255276.2      0.02       1.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:04:11  255277.0      0.02       1.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:04:11  255278.3      0.02       1.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:04:11  255282.1      0.02       1.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:04:11  255283.7      0.02       1.1       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:04:11  255285.2      0.02       1.0       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:04:12  255286.0      0.02       1.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_12_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/path/reset': 1348 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 29896 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_12_0
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 17:23:12 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_12_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           42
Number of nets:                            42
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             117032.286691
Buf/Inv area:                     5584.669961
Noncombinational area:          138253.761157
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                255286.047848
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_12_0
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 17:23:23 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_12_0         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  69.3250 mW   (90%)
  Net Switching Power  =   7.9246 mW   (10%)
                         ---------
Total Dynamic Power    =  77.2496 mW  (100%)

Cell Leakage Power     =   5.2717 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       6.6191e+04          959.7155        2.3579e+06        6.9506e+04  (  84.23%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  3.1333e+03        6.9650e+03        2.9139e+06        1.3012e+04  (  15.77%)
--------------------------------------------------------------------------------------------------
Total          6.9325e+04 uW     7.9247e+03 uW     5.2717e+06 nW     8.2518e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_12_0
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 17:23:23 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_12_0     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out[1] (memory_b12_SIZE32_LOGSIZE5_54)
                                                          0.00       0.22 f
  path/genblk1[5].path/Mat_a_Mem/data_out[1] (seqMemory_b12_SIZE32_54)
                                                          0.00       0.22 f
  path/genblk1[5].path/path/in0[1] (mac_b12_g0_27)        0.00       0.22 f
  path/genblk1[5].path/path/mult_21/a[1] (mac_b12_g0_27_DW_mult_tc_0)
                                                          0.00       0.22 f
  path/genblk1[5].path/path/mult_21/U371/ZN (INV_X1)      0.04       0.25 r
  path/genblk1[5].path/path/mult_21/U456/ZN (XNOR2_X1)
                                                          0.06       0.31 r
  path/genblk1[5].path/path/mult_21/U417/ZN (OR2_X1)      0.05       0.36 r
  path/genblk1[5].path/path/mult_21/U568/ZN (OAI22_X1)
                                                          0.03       0.39 f
  path/genblk1[5].path/path/mult_21/U445/Z (XOR2_X1)      0.07       0.46 f
  path/genblk1[5].path/path/mult_21/U23/CO (FA_X1)        0.10       0.56 f
  path/genblk1[5].path/path/mult_21/U344/ZN (NAND2_X1)
                                                          0.03       0.59 r
  path/genblk1[5].path/path/mult_21/U346/ZN (NAND3_X1)
                                                          0.04       0.63 f
  path/genblk1[5].path/path/mult_21/U21/CO (FA_X1)        0.10       0.72 f
  path/genblk1[5].path/path/mult_21/U459/ZN (NAND2_X1)
                                                          0.03       0.76 r
  path/genblk1[5].path/path/mult_21/U461/ZN (NAND3_X1)
                                                          0.04       0.79 f
  path/genblk1[5].path/path/mult_21/U19/CO (FA_X1)        0.10       0.89 f
  path/genblk1[5].path/path/mult_21/U355/ZN (NAND2_X1)
                                                          0.03       0.93 r
  path/genblk1[5].path/path/mult_21/U357/ZN (NAND3_X1)
                                                          0.04       0.96 f
  path/genblk1[5].path/path/mult_21/U17/CO (FA_X1)        0.10       1.06 f
  path/genblk1[5].path/path/mult_21/U403/ZN (NAND2_X1)
                                                          0.05       1.11 r
  path/genblk1[5].path/path/mult_21/U406/ZN (NAND3_X1)
                                                          0.04       1.15 f
  path/genblk1[5].path/path/mult_21/U471/ZN (NAND2_X1)
                                                          0.04       1.18 r
  path/genblk1[5].path/path/mult_21/U454/ZN (NAND3_X1)
                                                          0.04       1.22 f
  path/genblk1[5].path/path/mult_21/U464/ZN (NAND2_X1)
                                                          0.04       1.26 r
  path/genblk1[5].path/path/mult_21/U467/ZN (NAND3_X1)
                                                          0.04       1.30 f
  path/genblk1[5].path/path/mult_21/U441/ZN (NAND2_X1)
                                                          0.04       1.34 r
  path/genblk1[5].path/path/mult_21/U443/ZN (NAND3_X1)
                                                          0.04       1.37 f
  path/genblk1[5].path/path/mult_21/U487/ZN (NAND2_X1)
                                                          0.04       1.41 r
  path/genblk1[5].path/path/mult_21/U489/ZN (NAND3_X1)
                                                          0.04       1.45 f
  path/genblk1[5].path/path/mult_21/U494/ZN (NAND2_X1)
                                                          0.04       1.49 r
  path/genblk1[5].path/path/mult_21/U407/ZN (NAND3_X1)
                                                          0.04       1.53 f
  path/genblk1[5].path/path/mult_21/U428/ZN (NAND2_X1)
                                                          0.03       1.56 r
  path/genblk1[5].path/path/mult_21/U431/ZN (NAND3_X1)
                                                          0.04       1.60 f
  path/genblk1[5].path/path/mult_21/U419/Z (BUF_X1)       0.04       1.64 f
  path/genblk1[5].path/path/mult_21/U347/ZN (XNOR2_X1)
                                                          0.06       1.70 f
  path/genblk1[5].path/path/mult_21/product[17] (mac_b12_g0_27_DW_mult_tc_0)
                                                          0.00       1.70 f
  path/genblk1[5].path/path/add_27/A[17] (mac_b12_g0_27_DW01_add_0)
                                                          0.00       1.70 f
  path/genblk1[5].path/path/add_27/U162/ZN (NAND2_X1)     0.04       1.74 r
  path/genblk1[5].path/path/add_27/U31/ZN (NAND3_X1)      0.04       1.78 f
  path/genblk1[5].path/path/add_27/U37/ZN (NAND2_X1)      0.03       1.81 r
  path/genblk1[5].path/path/add_27/U25/ZN (NAND3_X1)      0.04       1.85 f
  path/genblk1[5].path/path/add_27/U130/ZN (NAND2_X1)     0.04       1.89 r
  path/genblk1[5].path/path/add_27/U125/ZN (NAND3_X1)     0.04       1.93 f
  path/genblk1[5].path/path/add_27/U136/ZN (NAND2_X1)     0.03       1.96 r
  path/genblk1[5].path/path/add_27/U52/ZN (NAND3_X1)      0.04       2.00 f
  path/genblk1[5].path/path/add_27/U116/ZN (NAND2_X1)     0.03       2.03 r
  path/genblk1[5].path/path/add_27/U119/ZN (NAND3_X1)     0.03       2.06 f
  path/genblk1[5].path/path/add_27/U1_22/CO (FA_X1)       0.09       2.15 f
  path/genblk1[5].path/path/add_27/U101/ZN (XNOR2_X1)     0.06       2.21 f
  path/genblk1[5].path/path/add_27/SUM[23] (mac_b12_g0_27_DW01_add_0)
                                                          0.00       2.21 f
  path/genblk1[5].path/path/out[23] (mac_b12_g0_27)       0.00       2.21 f
  path/genblk1[5].path/genblk1.Vec_y_Mem/data_in[23] (seqMemory_b24_SIZE1_27)
                                                          0.00       2.21 f
  path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/data_in[23] (memory_b24_SIZE1_LOGSIZE1_27)
                                                          0.00       2.21 f
  path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/U79/ZN (INV_X1)
                                                          0.03       2.24 r
  path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/U80/ZN (OAI22_X1)
                                                          0.03       2.27 f
  path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D (DFF_X1)
                                                          0.01       2.28 f
  data arrival time                                                  2.28

  clock clk (rise edge)                                   2.30       2.30
  clock network delay (ideal)                             0.00       2.30
  path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/CK (DFF_X1)
                                                          0.00       2.30 r
  library setup time                                     -0.04       2.26
  data required time                                                 2.26
  --------------------------------------------------------------------------
  data required time                                                 2.26
  data arrival time                                                 -2.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b12_g0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
