## Sequential Logic

åœ¨week 1ã€2 ä¸­çš„å­¦ä¹ å·¥ç¨‹ä¸­ï¼Œæˆ‘ä»¬å¿½ç•¥äº†æ—¶é—´çš„å½±å“ï¼Œéƒ½åœ¨åŒæ­¥çš„å‡è®¾ä¸‹è¿›è¡Œæ€è€ƒ

é‚£äº›æƒ…å†µ called Combinatorial Logic



æ¥ä¸‹æ¥ å¼•å…¥ æ—¶é—´çš„æ¦‚å¿µ Time

why?



- use the same hardware over time

è¿™æ ·çš„é‡å¤åˆ©ç”¨ä¾èµ–ä¹‹å‰çš„è®¡ç®—ç»“æœ

- remember "State" previous
- handle speed / delays



howï¼Ÿ

ç°å®çš„ä¸–ç•Œæ—¶é—´æ˜¯è¿ç»­çš„ continuous

æˆ‘ä»¬å¤„ç†ä¸ºç¦»æ•£çš„ åˆ†ä¸ºä¸€ä¸ªåˆä¸€ä¸ªç›¸ç­‰çš„æ—¶é—´step

![image-20210517160813812](http://picbed.sedationh.cn/image-20210517160813812.png)

é€šè¿‡ç°è‰²åŒºåŸŸä¸ºdelaysæä¾›ç¼“å†²æ—¶é—´ï¼Œå…³äºstepè·¨åº¦çš„è®¾ç½®ï¼Œä¿è¯å¯å®ç°ã€é€æ˜delayså½±å“å³å¯

è¿™æ ·æˆ‘ä»¬é€šè¿‡digitalçš„æ–¹å¼å°±å¯ä»¥ä»æŠ½è±¡ä¸Šç›´æ¥ä½¿ç”¨stateï¼Œè€Œä¸ç”¨è€ƒè™‘delaysåœ¨ç”µè·¯å±‚é¢çš„å½±å“äº†



okï¼Œè¿™æ ·å¯ä»¥åšwhatå‘¢ï¼Ÿ

![image-20210517161123152](http://picbed.sedationh.cn/image-20210517161123152.png)



æˆ‘ä»¬å®ç°äº†å¯¹previousä½¿ç”¨ï¼Œå¼•å…¥äº†æ—¶åºçš„æ¦‚å¿µ



ğŸ“šä¹¦ç±P 60

>  è®°å¿†å•å…ƒçš„å®ç°æ˜¯å¤æ‚çš„è¿‡ç¨‹ï¼Œæ¶‰åŠäº†åŒæ­¥ã€æ—¶é’Ÿå’Œåé¦ˆå›è·¯ã€‚å…¶ä¸­çš„å¤§éƒ¨åˆ†èƒ½å¤Ÿè¢«å°è£…åˆ°ç§°ä¸ºè§¦å‘å™¨(flip-flop)çš„åº•å±‚æ—¶åºé—¨(sequential gate)ä¸­ã€‚ã€

è®¡ç®—æœºä¸­è®¸å¤šåŸºç¡€æ€§çš„æ¦‚å¿µéƒ½æœ‰åœ¨è¿™é‡Œä½“ç°

æ—¶é’Ÿ

å¯„å­˜å™¨

å­—ï¼ˆwordï¼‰é€šç”¨å¯„å­˜å™¨çš„å®½åº¦

RAM

åœ°å€



## Flip flops

è¿™é‡Œæ„Ÿè§‰ç†è§£ä¸æ˜¯å¾ˆæ¸…æ™°

>  Perspectives é‡Œé¢è®²äº†DFFçš„**å·¥ä½œåŸç†**
>
> åˆ©ç”¨nandè¿›è¡Œå®ç°

> - Missing ingredient: remember one bit of information from time t-1 so it can be used at time t.
> - At the end of time t-1, such an ingredient can be at either of two states: "remember 0" or "remember 1"
> - This ingredient remembers by "flipping" between these possible states.
> - Gates that can flip between two states are called Flip-Flops
>
> ![image-20210517162700668](http://picbed.sedationh.cn/image-20210517162700668.png)

è¯¾ç¨‹è¿™é‡Œæä¾›base primitive Filp Plops å®ç°  **DFF**

![image-20210517162546253](http://picbed.sedationh.cn/image-20210517162546253.png)

diagramä¸­çš„ä¸‰è§’è¡¨ç¤º sequencial logic (dep time)



å®ç°  1-Bit Register

![image-20210517162812756](http://picbed.sedationh.cn/image-20210517162812756.png)



## Memory Units

è®¡ç®—æœºä¸­èƒ½å¤Ÿè¿›è¡Œè®°å¿†ä½œç”¨çš„

- Main memory: RAM(Random Access Memory)
- Secondary memory : Disk...
- Volatile / non-volatile (æ–­ç”µäº†åŸæ¥çš„æ•°æ®æ˜¯å¦è¿˜å­˜åœ¨)



ä»1-Bits å¼€å§‹æ„å»ºæœ€åŸºç¡€çš„è®°å¿†element  -> register

![image-20210517162916305](http://picbed.sedationh.cn/image-20210517162916305.png)

æ”¯æŒè¯»/å†™ï¼ˆåˆ©ç”¨load



åœ¨ rigister çš„åŸºç¡€ä¸Šç»„è£… RAM

åªæ˜¯å¼•å…¥äº†addressçš„é€»è¾‘ï¼Œç”¨äºå®šä½åˆ°æ˜¯å“ªä¸ªregister

![image-20210517163438245](http://picbed.sedationh.cn/image-20210517163438245.png)



RAMå’Œç²¾é«“åœ¨äºRandomï¼ŒåŸºäºåœ°å€ç´¢å¼•ï¼Œå› æ­¤ä¸ç®¡RAMçš„SIZEå¦‚ä½•å¢å¤§ï¼Œæ—¶é—´ä¸Šçš„å¤æ‚åº¦éƒ½æ˜¯O(1)



## Counters

å°±æ˜¯é‚£ä¸ªæŒ‡ä»¤è®¡æ•°å™¨ PC 



åœºæ™¯ï¼š æˆ‘ä»¬è¦è¿è¡Œå¤šä¸ªæŒ‡ä»¤ï¼Œé€šè¿‡conteræ¥è®°å½•è¿è¡Œåˆ°å“ªé‡Œå¹¶è¿›è¡Œä¸‹ä¸€ä¸ªæŒ‡ä»¤(next / goto)



å®ç° 

- reset
- goto
- next



## Project

é‡ç‚¹åœ¨è¿™é‡Œï¼Œçœ‹å¦‚ä½•ç»„åˆå’Œåˆ©ç”¨æ‰€æä¾›çš„çš„DFF

https://www.nand2tetris.org/project03



æ ¸å¿ƒæŠ€å·§



å¤„ç†RAMçš„æ—¶å€™

DMux + address åˆ†å‘load

Mux + address å‡ ç§load



PC

æˆ‘ä»¬å†™ifæ˜¯ä»ä¸Šå‘ä¸‹æ€è€ƒğŸ‘‡

```js
/**
 * A 16-bit counter with load and reset control bits.
 * if      (reset[t] == 1) out[t+1] = 0
 * else if (load[t] == 1)  out[t+1] = in[t]
 * else if (inc[t] == 1)   out[t+1] = out[t] + 1  (integer addition)
 * else                    out[t+1] = out[t]
 */
```

ä½†åœ¨chipsä¸­ï¼Œç”µæµæ˜¯åœ¨æ¯ä¸ªèŠ¯ç‰‡ä¸­éƒ½æœ‰æµåŠ¨çš„

å¤„ç†æ€è·¯æ˜¯ä»ä¸‹è‡³ä¸Šçš„

å…ˆ inc å† load å† reset

éƒ½ä¸å¤„ç†çš„åˆå§‹æµå…¥å°±æ˜¯ elseä¸­çš„

```vhdl
CHIP PC {
    IN in[16],load,inc,reset;
    OUT out[16];

    PARTS:
    // handle inc
    Inc16(in = lastOut, out = addLastOut);
    Mux16(a = lastOut, b = addLastOut, sel = inc, out = o1);

    // handle load
    Mux16(a = o1, b = in, sel = load, out = o2);
    
    // handle reset
    Mux16(a = o2, b = false, sel = reset, out = o3);
    

    Register(in = o3, load = true, out = lastOut, out = out);
    
}
```