20 [TEST] Reset released
20 [TEST] CPU read @0x000
25 [L1] Cache miss: addr = 000
125 [L2] Cache miss: addr = 000
1125 [MEM] Mem hit: addr = 000, data = 00
1135 [L2] Cache Allocate: addr = 000 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1145 [L1] Cache Allocate: addr = 000 data = 0f0e0d0c0b0a09080706050403020100
1145 [L1] Cache hit from L2: addr = 000, data = 00
1145 [TEST] CPU read @0x001
1155 [L1] Cache hit: addr = 001, data = 01
1165 [TEST] CPU read @0x002
1175 [L1] Cache hit: addr = 002, data = 02
1185 [TEST] CPU read @0x003
1195 [L1] Cache hit: addr = 003, data = 03
1205 [TEST] CPU read @0x004
1215 [L1] Cache hit: addr = 004, data = 04
1225 [TEST] CPU read @0x005
1235 [L1] Cache hit: addr = 005, data = 05
1235 [L2] Cache hit: addr = 000, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1245 [TEST] CPU read @0x006
1255 [L1] Cache hit: addr = 006, data = 06
1265 [TEST] CPU read @0x007
1275 [L1] Cache hit: addr = 007, data = 07
1285 [TEST] CPU read @0x008
1295 [L1] Cache hit: addr = 008, data = 08
1305 [TEST] CPU read @0x009
1315 [L1] Cache hit: addr = 009, data = 09
1325 [TEST] CPU read @0x00a
1335 [L1] Cache hit: addr = 00a, data = 0a
1345 [TEST] CPU read @0x00b
1355 [L1] Cache hit: addr = 00b, data = 0b
1365 [TEST] CPU read @0x00c
1375 [L1] Cache hit: addr = 00c, data = 0c
1385 [TEST] CPU read @0x00d
1395 [L1] Cache hit: addr = 00d, data = 0d
1405 [TEST] CPU read @0x00e
1415 [L1] Cache hit: addr = 00e, data = 0e
1425 [TEST] CPU read @0x00f
1435 [L1] Cache hit: addr = 00f, data = 0f
1445 [TEST] CPU read @0x010
1455 [L1] Cache miss: addr = 010
1555 [L2] Cache hit: addr = 010, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1565 [L1] Cache Allocate: addr = 010 data = 0f0e0d0c0b0a09080706050403020100
1565 [L1] Cache hit from L2: addr = 010, data = 00
1565 [TEST] CPU read @0x011
1575 [L1] Cache hit: addr = 011, data = 01
1585 [TEST] CPU read @0x012
1595 [L1] Cache hit: addr = 012, data = 02
1605 [TEST] CPU read @0x013
1615 [L1] Cache hit: addr = 013, data = 03
1625 [TEST] CPU read @0x014
1635 [L1] Cache hit: addr = 014, data = 04
1645 [TEST] CPU read @0x015
1655 [L1] Cache hit: addr = 015, data = 05
1655 [L2] Cache hit: addr = 000, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1665 [TEST] CPU read @0x016
1675 [L1] Cache hit: addr = 016, data = 06
1685 [TEST] CPU read @0x017
1695 [L1] Cache hit: addr = 017, data = 07
1705 [TEST] CPU read @0x018
1715 [L1] Cache hit: addr = 018, data = 08
1725 [TEST] CPU read @0x019
1735 [L1] Cache hit: addr = 019, data = 09
1745 [TEST] CPU read @0x01a
1755 [L1] Cache hit: addr = 01a, data = 0a
1765 [TEST] CPU read @0x01b
1775 [L1] Cache hit: addr = 01b, data = 0b
1785 [TEST] CPU read @0x01c
1795 [L1] Cache hit: addr = 01c, data = 0c
1805 [TEST] CPU read @0x01d
1815 [L1] Cache hit: addr = 01d, data = 0d
1825 [TEST] CPU read @0x01e
1835 [L1] Cache hit: addr = 01e, data = 0e
1845 [TEST] CPU read @0x01f
1855 [L1] Cache hit: addr = 01f, data = 0f
1865 [TEST] CPU read @0x020
1875 [L1] Cache miss: addr = 020
1975 [L2] Cache miss: addr = 020
2125 [MEM] Mem hit: addr = 000, data = 00
2135 [L2] Cache Allocate: addr = 020 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2145 [L1] Cache Allocate: addr = 020 data = 0f0e0d0c0b0a09080706050403020100
2145 [L1] Cache hit from L2: addr = 020, data = 00
2145 [TEST] CPU read @0x021
2155 [L1] Cache hit: addr = 021, data = 01
2165 [TEST] CPU read @0x022
2175 [L1] Cache hit: addr = 022, data = 02
2185 [TEST] CPU read @0x023
2195 [L1] Cache hit: addr = 023, data = 03
2205 [TEST] CPU read @0x024
2215 [L1] Cache hit: addr = 024, data = 04
2225 [TEST] CPU read @0x025
2235 [L1] Cache hit: addr = 025, data = 05
2235 [L2] Cache hit: addr = 000, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2245 [TEST] CPU read @0x026
2255 [L1] Cache hit: addr = 026, data = 06
2265 [TEST] CPU read @0x027
2275 [L1] Cache hit: addr = 027, data = 07
2285 [TEST] CPU read @0x028
2295 [L1] Cache hit: addr = 028, data = 08
2305 [TEST] CPU read @0x029
2315 [L1] Cache hit: addr = 029, data = 09
2325 [TEST] CPU read @0x02a
2335 [L1] Cache hit: addr = 02a, data = 0a
2345 [TEST] CPU read @0x02b
2355 [L1] Cache hit: addr = 02b, data = 0b
2365 [TEST] CPU read @0x02c
2375 [L1] Cache hit: addr = 02c, data = 0c
2385 [TEST] CPU read @0x02d
2395 [L1] Cache hit: addr = 02d, data = 0d
2405 [TEST] CPU read @0x02e
2415 [L1] Cache hit: addr = 02e, data = 0e
2425 [TEST] CPU read @0x02f
2435 [L1] Cache hit: addr = 02f, data = 0f
2445 [TEST] CPU read @0x030
2455 [L1] Cache miss: addr = 030
2555 [L2] Cache hit: addr = 030, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2565 [L1] Cache Allocate: addr = 030 data = 0f0e0d0c0b0a09080706050403020100
2565 [L1] Cache hit from L2: addr = 030, data = 00
2565 [TEST] CPU read @0x031
2575 [L1] Cache hit: addr = 031, data = 01
2585 [TEST] CPU read @0x032
2595 [L1] Cache hit: addr = 032, data = 02
2605 [TEST] CPU read @0x033
2615 [L1] Cache hit: addr = 033, data = 03
2625 [TEST] CPU read @0x034
2635 [L1] Cache hit: addr = 034, data = 04
2645 [TEST] CPU read @0x035
2655 [L1] Cache hit: addr = 035, data = 05
2655 [L2] Cache hit: addr = 000, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2665 [TEST] CPU read @0x036
2675 [L1] Cache hit: addr = 036, data = 06
2685 [TEST] CPU read @0x037
2695 [L1] Cache hit: addr = 037, data = 07
2705 [TEST] CPU read @0x038
2715 [L1] Cache hit: addr = 038, data = 08
2725 [TEST] CPU read @0x039
2735 [L1] Cache hit: addr = 039, data = 09
2745 [TEST] CPU read @0x03a
2755 [L1] Cache hit: addr = 03a, data = 0a
2765 [TEST] CPU read @0x03b
2775 [L1] Cache hit: addr = 03b, data = 0b
2785 [TEST] CPU read @0x03c
2795 [L1] Cache hit: addr = 03c, data = 0c
2805 [TEST] CPU read @0x03d
2815 [L1] Cache hit: addr = 03d, data = 0d
2825 [TEST] CPU read @0x03e
2835 [L1] Cache hit: addr = 03e, data = 0e
2845 [TEST] CPU read @0x03f
2855 [L1] Cache hit: addr = 03f, data = 0f
2865 [TEST] CPU read @0x040
2875 [L1] Cache miss: addr = 040
2975 [L2] Cache miss: addr = 040
3125 [MEM] Mem hit: addr = 020, data = 20
3135 [L2] Cache Allocate: addr = 040 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3145 [L1] Cache Allocate: addr = 040 data = 2f2e2d2c2b2a29282726252423222120
3145 [L1] Cache hit from L2: addr = 040, data = 20
3145 [TEST] CPU read @0x041
3155 [L1] Cache hit: addr = 041, data = 21
3165 [TEST] CPU read @0x042
3175 [L1] Cache hit: addr = 042, data = 22
3185 [TEST] CPU read @0x043
3195 [L1] Cache hit: addr = 043, data = 23
3205 [TEST] CPU read @0x044
3215 [L1] Cache hit: addr = 044, data = 24
3225 [TEST] CPU read @0x045
3235 [L1] Cache hit: addr = 045, data = 25
3235 [L2] Cache hit: addr = 000, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3245 [TEST] CPU read @0x046
3255 [L1] Cache hit: addr = 046, data = 26
3265 [TEST] CPU read @0x047
3275 [L1] Cache hit: addr = 047, data = 27
3285 [TEST] CPU read @0x048
3295 [L1] Cache hit: addr = 048, data = 28
3305 [TEST] CPU read @0x049
3315 [L1] Cache hit: addr = 049, data = 29
3325 [TEST] CPU read @0x04a
3335 [L1] Cache hit: addr = 04a, data = 2a
3345 [TEST] CPU read @0x04b
3355 [L1] Cache hit: addr = 04b, data = 2b
3365 [TEST] CPU read @0x04c
3375 [L1] Cache hit: addr = 04c, data = 2c
3385 [TEST] CPU read @0x04d
3395 [L1] Cache hit: addr = 04d, data = 2d
3405 [TEST] CPU read @0x04e
3415 [L1] Cache hit: addr = 04e, data = 2e
3425 [TEST] CPU read @0x04f
3435 [L1] Cache hit: addr = 04f, data = 2f
3445 [TEST] CPU read @0x050
3455 [L1] Cache miss: addr = 050
3555 [L2] Cache hit: addr = 050, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3565 [L1] Cache Allocate: addr = 050 data = 2f2e2d2c2b2a29282726252423222120
3565 [L1] Cache hit from L2: addr = 050, data = 20
3565 [TEST] CPU read @0x051
3575 [L1] Cache hit: addr = 051, data = 21
3585 [TEST] CPU read @0x052
3595 [L1] Cache hit: addr = 052, data = 22
3605 [TEST] CPU read @0x053
3615 [L1] Cache hit: addr = 053, data = 23
3625 [TEST] CPU read @0x054
3635 [L1] Cache hit: addr = 054, data = 24
3645 [TEST] CPU read @0x055
3655 [L1] Cache hit: addr = 055, data = 25
3655 [L2] Cache hit: addr = 000, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3665 [TEST] CPU read @0x056
3675 [L1] Cache hit: addr = 056, data = 26
3685 [TEST] CPU read @0x057
3695 [L1] Cache hit: addr = 057, data = 27
3705 [TEST] CPU read @0x058
3715 [L1] Cache hit: addr = 058, data = 28
3725 [TEST] CPU read @0x059
3735 [L1] Cache hit: addr = 059, data = 29
3745 [TEST] CPU read @0x05a
3755 [L1] Cache hit: addr = 05a, data = 2a
3765 [TEST] CPU read @0x05b
3775 [L1] Cache hit: addr = 05b, data = 2b
3785 [TEST] CPU read @0x05c
3795 [L1] Cache hit: addr = 05c, data = 2c
3805 [TEST] CPU read @0x05d
3815 [L1] Cache hit: addr = 05d, data = 2d
3825 [TEST] CPU read @0x05e
3835 [L1] Cache hit: addr = 05e, data = 2e
3845 [TEST] CPU read @0x05f
3855 [L1] Cache hit: addr = 05f, data = 2f
3865 [TEST] CPU read @0x060
3875 [L1] Cache miss: addr = 060
3975 [L2] Cache miss: addr = 060
4125 [MEM] Mem hit: addr = 040, data = 40
4135 [L2] Cache Allocate: addr = 060 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4145 [L1] Cache Allocate: addr = 060 data = 4f4e4d4c4b4a49484746454443424140
4145 [L1] Cache hit from L2: addr = 060, data = 40
4145 [TEST] CPU read @0x061
4155 [L1] Cache hit: addr = 061, data = 41
4165 [TEST] CPU read @0x062
4175 [L1] Cache hit: addr = 062, data = 42
4185 [TEST] CPU read @0x063
4195 [L1] Cache hit: addr = 063, data = 43
4235 [L2] Cache hit: addr = 000, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
tb_random.v:237: $finish called at 4255 (1ns)
