-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity my_prj_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s is
port (
    ap_ready : OUT STD_LOGIC;
    x_0_val1 : IN STD_LOGIC_VECTOR (17 downto 0);
    x_1_val2 : IN STD_LOGIC_VECTOR (17 downto 0);
    x_2_val3 : IN STD_LOGIC_VECTOR (17 downto 0);
    x_3_val4 : IN STD_LOGIC_VECTOR (17 downto 0);
    x_4_val5 : IN STD_LOGIC_VECTOR (17 downto 0);
    x_5_val6 : IN STD_LOGIC_VECTOR (17 downto 0);
    x_6_val7 : IN STD_LOGIC_VECTOR (17 downto 0);
    x_7_val8 : IN STD_LOGIC_VECTOR (17 downto 0);
    x_8_val9 : IN STD_LOGIC_VECTOR (17 downto 0);
    x_9_val10 : IN STD_LOGIC_VECTOR (17 downto 0);
    x_10_val11 : IN STD_LOGIC_VECTOR (17 downto 0);
    x_11_val12 : IN STD_LOGIC_VECTOR (17 downto 0);
    x_12_val13 : IN STD_LOGIC_VECTOR (17 downto 0);
    x_13_val14 : IN STD_LOGIC_VECTOR (17 downto 0);
    x_14_val15 : IN STD_LOGIC_VECTOR (17 downto 0);
    x_15_val16 : IN STD_LOGIC_VECTOR (17 downto 0);
    x_16_val : IN STD_LOGIC_VECTOR (17 downto 0);
    x_17_val : IN STD_LOGIC_VECTOR (17 downto 0);
    x_18_val : IN STD_LOGIC_VECTOR (17 downto 0);
    x_19_val : IN STD_LOGIC_VECTOR (17 downto 0);
    x_20_val : IN STD_LOGIC_VECTOR (17 downto 0);
    x_21_val : IN STD_LOGIC_VECTOR (17 downto 0);
    x_22_val : IN STD_LOGIC_VECTOR (17 downto 0);
    x_23_val : IN STD_LOGIC_VECTOR (17 downto 0);
    x_24_val : IN STD_LOGIC_VECTOR (17 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_rst : IN STD_LOGIC );
end;


architecture behav of my_prj_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal add_ln34_fu_202_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln34_2_fu_214_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln34_3_fu_220_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln34_1_fu_208_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln34_5_fu_232_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln34_7_fu_244_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln34_9_fu_250_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln34_6_fu_238_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln34_10_fu_256_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln34_4_fu_226_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln34_12_fu_268_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln34_14_fu_280_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln34_15_fu_286_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln34_13_fu_274_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln34_17_fu_298_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln34_20_fu_316_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln34_19_fu_310_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln34_21_fu_322_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln34_18_fu_304_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln34_22_fu_328_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln34_16_fu_292_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln34_23_fu_334_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln34_11_fu_262_p2 : STD_LOGIC_VECTOR (17 downto 0);


begin



    add_ln34_10_fu_256_p2 <= std_logic_vector(unsigned(add_ln34_9_fu_250_p2) + unsigned(add_ln34_6_fu_238_p2));
    add_ln34_11_fu_262_p2 <= std_logic_vector(unsigned(add_ln34_10_fu_256_p2) + unsigned(add_ln34_4_fu_226_p2));
    add_ln34_12_fu_268_p2 <= std_logic_vector(unsigned(x_11_val12) + unsigned(x_10_val11));
    add_ln34_13_fu_274_p2 <= std_logic_vector(unsigned(add_ln34_12_fu_268_p2) + unsigned(x_12_val13));
    add_ln34_14_fu_280_p2 <= std_logic_vector(unsigned(x_8_val9) + unsigned(x_7_val8));
    add_ln34_15_fu_286_p2 <= std_logic_vector(unsigned(add_ln34_14_fu_280_p2) + unsigned(x_9_val10));
    add_ln34_16_fu_292_p2 <= std_logic_vector(unsigned(add_ln34_15_fu_286_p2) + unsigned(add_ln34_13_fu_274_p2));
    add_ln34_17_fu_298_p2 <= std_logic_vector(unsigned(x_5_val6) + unsigned(x_4_val5));
    add_ln34_18_fu_304_p2 <= std_logic_vector(unsigned(add_ln34_17_fu_298_p2) + unsigned(x_6_val7));
    add_ln34_19_fu_310_p2 <= std_logic_vector(unsigned(x_3_val4) + unsigned(x_2_val3));
    add_ln34_1_fu_208_p2 <= std_logic_vector(unsigned(add_ln34_fu_202_p2) + unsigned(x_17_val));
    add_ln34_20_fu_316_p2 <= std_logic_vector(unsigned(x_0_val1) + unsigned(x_1_val2));
    add_ln34_21_fu_322_p2 <= std_logic_vector(unsigned(add_ln34_20_fu_316_p2) + unsigned(add_ln34_19_fu_310_p2));
    add_ln34_22_fu_328_p2 <= std_logic_vector(unsigned(add_ln34_21_fu_322_p2) + unsigned(add_ln34_18_fu_304_p2));
    add_ln34_23_fu_334_p2 <= std_logic_vector(unsigned(add_ln34_22_fu_328_p2) + unsigned(add_ln34_16_fu_292_p2));
    add_ln34_2_fu_214_p2 <= std_logic_vector(unsigned(x_20_val) + unsigned(x_21_val));
    add_ln34_3_fu_220_p2 <= std_logic_vector(unsigned(add_ln34_2_fu_214_p2) + unsigned(x_19_val));
    add_ln34_4_fu_226_p2 <= std_logic_vector(unsigned(add_ln34_3_fu_220_p2) + unsigned(add_ln34_1_fu_208_p2));
    add_ln34_5_fu_232_p2 <= std_logic_vector(unsigned(x_23_val) + unsigned(x_24_val));
    add_ln34_6_fu_238_p2 <= std_logic_vector(unsigned(add_ln34_5_fu_232_p2) + unsigned(x_22_val));
    add_ln34_7_fu_244_p2 <= std_logic_vector(unsigned(x_14_val15) + unsigned(x_13_val14));
    add_ln34_9_fu_250_p2 <= std_logic_vector(unsigned(add_ln34_7_fu_244_p2) + unsigned(x_15_val16));
    add_ln34_fu_202_p2 <= std_logic_vector(unsigned(x_16_val) + unsigned(x_18_val));
    ap_ready <= ap_const_logic_1;
    ap_return <= std_logic_vector(unsigned(add_ln34_23_fu_334_p2) + unsigned(add_ln34_11_fu_262_p2));
end behav;
