# DFT_Verilog_Projects4_counter

ğŸ“Œ **Project Name:** 4-bit Synchronous Binary Counter  
ğŸ“ **Tool Used:** Intel Quartus Prime Lite  
ğŸ–¥ï¸ **Simulation:** RTL Viewer + Successful Compilation Report  
ğŸ§  **Learning Outcome:** Practical Verilog + Quartus Synthesis Flow

---

## ğŸ“ Project Structure
â”œâ”€â”€ RTL/
â”‚   â””â”€â”€ counter.v
â”œâ”€â”€ Output/
â”‚   â”œâ”€â”€ RTL_counter.png
â”‚   â””â”€â”€ counter.v.png
â””â”€â”€ README.md
---

## ğŸ”§ Description

- `counter.v` contains Verilog HDL code for a 4-bit synchronous binary counter with active-low reset.
- The project was synthesized and compiled using Quartus Prime Lite (Cyclone IV E device family).
- Output RTL schematic and compiled result were captured from Quartus Prime and added here.

---

## âœ… Compilation Status

âœ”ï¸ Full Quartus Compilation Successful  
âœ”ï¸ No Errors â€“ 13 Warnings (Standard Timing Warnings)  
âœ”ï¸ RTL Viewer Screenshot attached  

---

## ğŸ“¸ Output Snapshots

- https://github.com/VishalSingh-ML/DFT_Verilog_Projects4_counter/tree/main/RTL: RTL Schematic from Quartus RTL Viewer  
- https://github.com/VishalSingh-ML/DFT_Verilog_Projects4_counter/tree/main/output: Compilation Success Screenshot

---

## ğŸ”— Tools & Tech Used

- **Intel Quartus Prime Lite 20.1.1**
- **Verilog HDL**
- **Cyclone IV FPGA Family**

---

> ğŸ‘¨â€ğŸ’» Designed and uploaded by Vishal Singh (DFT & FPGA Learner)
