// Seed: 175755051
module module_0;
  supply0 id_1 = 1;
  assign module_1.type_3 = 0;
  always assign id_1 = ~id_3;
  wire id_4;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input uwire id_2,
    input uwire id_3,
    input wire id_4,
    input wand id_5,
    input tri0 id_6,
    input tri0 id_7,
    input wand id_8,
    input wand id_9,
    input tri0 id_10,
    input tri0 id_11,
    input supply1 id_12,
    output tri0 id_13,
    input tri0 id_14,
    input tri1 id_15,
    output tri0 id_16,
    input wor id_17,
    output wand id_18,
    input uwire id_19,
    input supply1 id_20,
    output supply0 id_21,
    input wand id_22,
    output logic id_23
);
  initial begin : LABEL_0
    id_23 <= 1;
  end
  wire id_25 = id_5;
  wire id_26;
  assign id_23 = 1'b0 == 1 & id_9;
  module_0 modCall_1 ();
endmodule
