module and_gate(input_a, input_b, y);
    input input_a, input_b;
    output y;
    assign y = input_a & input_b;
    
endmodule