(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : phd.brd                                       )
(    Software Version : 24.1P001                                      )
(    Date/Time        : Sat Jan  4 21:17:18 2025                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         '.'
Design Directory:            'D:/Projects/HardwareDesign/PHD/allegro'
Old design name:             'D:/Projects/HardwareDesign/PHD/allegro/phd.brd'
New design name:             'D:/Projects/HardwareDesign/PHD/allegro/phd.brd'

CmdLine: netrev -y 1 -h -q netrev_constraint_report.xml D:/Projects/HardwareDesign/PHD/allegro/#Taaaaau17632.tmp

------ Preparing to read pst files ------

Starting to read ./pstchip.dat 
   Finished reading ./pstchip.dat (00:00:00.01)
Starting to read ./pstxprt.dat 
   Finished reading ./pstxprt.dat (00:00:00.00)
Starting to read ./pstxnet.dat 
   Finished reading ./pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           c:/cadence/spb_24.1/share/local/pcb/modules 

PSMPATH =  D:/Projects/CadenceAllegro/CIS/psmpath 
           C:/Cadence/SPB_24.1/share/local/pcb/symbols 
           C:/Cadence/SPB_24.1/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_24.1/share/pcb/allegrolib/symbols 

PADPATH =  D:/Projects/CadenceAllegro/CIS/padpath 
           C:/Cadence/SPB_24.1/share/local/pcb/padstacks 
           C:/Cadence/SPB_24.1/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_24.1/share/pcb/allegrolib/symbols 


------ Summary Statistics ------


netrev run on Jan 4 21:17:18 2025
   DESIGN NAME : 'PHD'
   PACKAGING ON Sep  4 2024 20:54:11

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:00:21
elapsed time  0:00:00

