<html xmlns:v="urn:schemas-microsoft-com:vml" xmlns:o="urn:schemas-microsoft-com:office:office" xmlns="http://www.w3.org/TR/REC-html40">


<!-- Mirrored from www.ieee-isvlsi.org/ISVLSI_2014_Website/keynotes.html by HTTrack Website Copier/3.x [XR&CO'2014], Sat, 12 Apr 2025 15:39:54 GMT -->
<head>
<meta http-equiv="Content-Type" content="text/html; charset=windows-1252">
<link rel="File-List" href="keynotes_files/filelist.xml">

<title>New Page 1</title>
<!--[if !mso]>
<style>
v\:*         { behavior: url(#default#VML) }
o\:*         { behavior: url(#default#VML) }
.shape       { behavior: url(#default#VML) }
h2
	{margin-top:10.0pt;
	margin-right:0in;
	margin-bottom:0in;
	margin-left:0in;
	margin-bottom:.0001pt;
	page-break-after:avoid;
	font-size:13.0pt;
	font-family:"Cambria","serif";
	color:#4F81BD;
	}
span.navybold
	{}
table.MsoTableGrid
	{border:1.0pt solid windowtext;
	font-size:11.0pt;
	font-family:"Calibri","sans-serif";
	}
</style>
<![endif]--><!--[if gte mso 9]>
<xml><o:shapedefaults v:ext="edit" spidmax="1027"/>
</xml><![endif]-->
</head>

<body>

<div align="center">
	<table border="0" cellpadding="0" cellspacing="0" height="826" width="1024">
		<!-- MSTableType="layout" -->
		<tr>
			<td valign="middle">
			<!-- MSCellType="DecArea" -->
			<p align="center">
<font face="Tahoma">
<img border="0" src="Logo%20ISVLSI_2014.jpg" width="150" height="171"></font></td>
			<td valign="top" height="112">
			<!-- MSCellType="ContentHead" -->
			<p align="center"><font face="Tahoma"><font size="5" color="#000000"> 
			<img border="0" src="art.jpg" width="800" height="128"><br>
			</font><font size="4" color="#000000"> 
			<b>IEEE Computer Society Annual Symposium on VLSI, <br>
Tampa, Florida, USA, July 9-11, 2014</b></font></font></td>
		</tr>
		<tr>
			<td valign="top" width="224">
			<!-- MSCellType="NavBody" -->
			<p align="center">
		<font face="Tahoma">
		<!--webbot bot="Navigation" S-Type="sequence" S-Orientation="vertical" S-Rendering="graphics" B-Include-Home="TRUE" B-Include-Up="TRUE" U-Page="sid:1001" S-Theme="blank 0110" startspan --><script language="JavaScript"><!--
MSFPhover = 
  (((navigator.appName == "Netscape") && 
  (parseInt(navigator.appVersion) >= 3 )) || 
  ((navigator.appName == "Microsoft Internet Explorer") && 
  (parseInt(navigator.appVersion) >= 4 ))); 
function MSFPpreload(img) 
{
  var a=new Image(); a.src=img; return a; 
}
// --></script><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav1n=MSFPpreload("_derived/home_cmp_blank110_vbtn.gif"); MSFPnav1h=MSFPpreload("_derived/home_cmp_blank110_vbtn_a.gif"); }
// --></script><a href="index.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav1'].src=MSFPnav1h.src" onmouseout="if(MSFPhover) document['MSFPnav1'].src=MSFPnav1n.src"><img src="_derived/home_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Home" name="MSFPnav1"></a><br><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav2n=MSFPpreload("_derived/hotel.html_cmp_blank110_vbtn.gif"); MSFPnav2h=MSFPpreload("_derived/hotel.html_cmp_blank110_vbtn_a.gif"); }
// --></script><a href="hotel.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav2'].src=MSFPnav2h.src" onmouseout="if(MSFPhover) document['MSFPnav2'].src=MSFPnav2n.src"><img src="_derived/hotel.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Travel/Accommodation" name="MSFPnav2"></a><br><img src="_derived/keynotes.html_cmp_blank110_vbtn_p.gif" width="140" height="40" border="0" alt="Keynotes"><br><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav3n=MSFPpreload("_derived/location.html_cmp_blank110_vbtn.gif"); MSFPnav3h=MSFPpreload("_derived/location.html_cmp_blank110_vbtn_a.gif"); }
// --></script><a href="location.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav3'].src=MSFPnav3h.src" onmouseout="if(MSFPhover) document['MSFPnav3'].src=MSFPnav3n.src"><img src="_derived/location.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Tampa Attractions" name="MSFPnav3"></a><br><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav4n=MSFPpreload("_derived/cfp.html_cmp_blank110_vbtn.gif"); MSFPnav4h=MSFPpreload("_derived/cfp.html_cmp_blank110_vbtn_a.gif"); }
// --></script><a href="cfp.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav4'].src=MSFPnav4h.src" onmouseout="if(MSFPhover) document['MSFPnav4'].src=MSFPnav4n.src"><img src="_derived/cfp.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Call For Papers" name="MSFPnav4"></a><br><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav5n=MSFPpreload("_derived/committee.html_cmp_blank110_vbtn.gif"); MSFPnav5h=MSFPpreload("_derived/committee.html_cmp_blank110_vbtn_a.gif"); }
// --></script><a href="committee.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav5'].src=MSFPnav5h.src" onmouseout="if(MSFPhover) document['MSFPnav5'].src=MSFPnav5n.src"><img src="_derived/committee.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Committees" name="MSFPnav5"></a><br><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav6n=MSFPpreload("_derived/dates.html_cmp_blank110_vbtn.gif"); MSFPnav6h=MSFPpreload("_derived/dates.html_cmp_blank110_vbtn_a.gif"); }
// --></script><a href="dates.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav6'].src=MSFPnav6h.src" onmouseout="if(MSFPhover) document['MSFPnav6'].src=MSFPnav6n.src"><img src="_derived/dates.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Important Dates" name="MSFPnav6"></a><br><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav7n=MSFPpreload("_derived/submission.html_cmp_blank110_vbtn.gif"); MSFPnav7h=MSFPpreload("_derived/submission.html_cmp_blank110_vbtn_a.gif"); }
// --></script><a href="submission.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav7'].src=MSFPnav7h.src" onmouseout="if(MSFPhover) document['MSFPnav7'].src=MSFPnav7n.src"><img src="_derived/submission.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Paper Submission" name="MSFPnav7"></a><br><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav8n=MSFPpreload("_derived/phd.html_cmp_blank110_vbtn.gif"); MSFPnav8h=MSFPpreload("_derived/phd.html_cmp_blank110_vbtn_a.gif"); }
// --></script><a href="phd.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav8'].src=MSFPnav8h.src" onmouseout="if(MSFPhover) document['MSFPnav8'].src=MSFPnav8n.src"><img src="_derived/phd.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="PhD Forum" name="MSFPnav8"></a><br><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav9n=MSFPpreload("_derived/program.html_cmp_blank110_vbtn.gif"); MSFPnav9h=MSFPpreload("_derived/program.html_cmp_blank110_vbtn_a.gif"); }
// --></script><a href="program.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav9'].src=MSFPnav9h.src" onmouseout="if(MSFPhover) document['MSFPnav9'].src=MSFPnav9n.src"><img src="_derived/program.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Program Schedule" name="MSFPnav9"></a><br><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav10n=MSFPpreload("_derived/registration.html_cmp_blank110_vbtn.gif"); MSFPnav10h=MSFPpreload("_derived/registration.html_cmp_blank110_vbtn_a.gif"); }
// --></script><a href="registration.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav10'].src=MSFPnav10h.src" onmouseout="if(MSFPhover) document['MSFPnav10'].src=MSFPnav10n.src"><img src="_derived/registration.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Registration" name="MSFPnav10"></a><br><script language="JavaScript"><!--
if(MSFPhover) { MSFPnav11n=MSFPpreload("_derived/archive.htm_cmp_blank110_vbtn.gif"); MSFPnav11h=MSFPpreload("_derived/archive.htm_cmp_blank110_vbtn_a.gif"); }
// --></script><a href="archive.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav11'].src=MSFPnav11h.src" onmouseout="if(MSFPhover) document['MSFPnav11'].src=MSFPnav11n.src"><img src="_derived/archive.htm_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Past Conferences" name="MSFPnav11"></a><!--webbot bot="Navigation" i-checksum="44275" endspan --></font><p align="center">
		<font face="Tahoma">
		<font color="#0000FF"><b>Sponsored By: </b>
		</font>
		<img border="0" src="index.2.gif" width="155" height="60" align="center"></font><p align="center">
				<font color="black" face="Tahoma">

	<!--[if gte vml 1]><v:shapetype id="_x0000_t75"
 coordsize="21600,21600" o:spt="75" o:preferrelative="t" path="m@4@5l@4@11@9@11@9@5xe"
 filled="f" stroked="f">
 <v:stroke joinstyle="miter"/>
 <v:formulas>
  <v:f eqn="if lineDrawn pixelLineWidth 0"/>
  <v:f eqn="sum @0 1 0"/>
  <v:f eqn="sum 0 0 @1"/>
  <v:f eqn="prod @2 1 2"/>
  <v:f eqn="prod @3 21600 pixelWidth"/>
  <v:f eqn="prod @3 21600 pixelHeight"/>
  <v:f eqn="sum @0 0 1"/>
  <v:f eqn="prod @6 1 2"/>
  <v:f eqn="prod @7 21600 pixelWidth"/>
  <v:f eqn="sum @8 21600 0"/>
  <v:f eqn="prod @7 21600 pixelHeight"/>
  <v:f eqn="sum @10 21600 0"/>
 </v:formulas>
 <v:path o:extrusionok="f" gradientshapeok="t" o:connecttype="rect"/>
 <o:lock v:ext="edit" aspectratio="t"/>
</v:shapetype><v:shape id="Picture_x0020_31" o:spid="_x0000_s1025" type="#_x0000_t75"
 alt="archiv1" style='width:84.75pt;height:28.5pt;visibility:visible'
 strokeweight=".26358mm">
 <v:imagedata src="keynotes_files/image001.jpg" o:title="archiv1"/>
</v:shape><![endif]--><![if !vml]><img border=0 width=113 height=38
src="keynotes_files/image002.jpg" alt=archiv1 v:shapes="Picture_x0020_31"><![endif]></font><p align="center">
				<b><font face="Tahoma" color="#0000FF">Technical Co-Sponsor:</font></b><p align="center">
				<a href="ieee-cas.html">
				<img border="0" src="cas_logo.gif" width="149" height="154"></a><p align="center">
				&nbsp;</td>
			<td valign="top" height="714" width="800">
			<!-- MSCellType="ContentBody" -->
			<p align="justify" style="text-indent: 0px; margin-left: 5px; margin-top: 0; margin-bottom: 0">
		&nbsp;</p>

							<font face="Tahoma" color="#0000FF">
						<p align="center"><b><font size="4">ISVLSI 2014 KEYNOTE 
						SPEAKERS</font></b></p>

<font color="black" face="Arial, Helvetica, sans-serif">
				<table border="1" width="100%">
					<tr>
						<td bordercolorlight="#0000FF" bgcolor="#CCCCCC" bordercolor="#0000FF" width="165" background="vlsi1_bw.jpg" align="center">

						<p align="center">

<font color="black" face="Arial, Helvetica, sans-serif">
						<figure class="clearfix field-item even">
						<a href="../../www.ece.utexas.edu/sites/default/files/portraits/banerjee.html">
						<img typeof="foaf:Image" class="image-style-faculty-profile-portrait" src="../../www.ece.utexas.edu/sites/default/files/styles/faculty-profile-portrait/public/portraits/banerjee082b.html?itok=ckd112lu" alt="" height="200" width="150"></a></figure></font></td>
						<td bordercolorlight="#0000FF" bgcolor="#CCCCCC" bordercolor="#0000FF" width="562" background="vlsi1_bw.jpg" align="center">

						<blockquote>
							<div class="panels-flexible-row panels-flexible-row-5-3 panels-flexible-row-first clearfix ">
								<div class="inside panels-flexible-row-inside panels-flexible-row-5-3-inside panels-flexible-row-inside-first clearfix">
									<div class="panels-flexible-region panels-flexible-region-5-faculty_name_and_info panels-flexible-region-last faculty-profile-info">
										<div class="inside panels-flexible-region-inside panels-flexible-region-5-faculty_name_and_info-inside panels-flexible-region-inside-last">
											<div class="panel-pane pane-node-title faculty-profile-title no-title block">
												<div class="block-inner clearfix">
													<div class="block-content">
														<h1 align="center">
														<font size="4">Sanjay 
														Banerjee</font></h1>
													</div>
												</div>
											</div>
											<div class="panel-pane pane-entity-field pane-node-field-special-title faculty-profile-special-title no-title block">
												<div class="block-inner clearfix">
													<div class="block-content">
														<div class="field field-name-field-special-title field-type-text field-label-hidden view-mode-_custom_display">
															<div class="field-items">
																<div class="field-item even">
																	<p align="justify" style="margin-top: 0; margin-bottom: 0">
																	<b><i>
																	Cockrell 
																	Family 
																	Regents 
																	Chair in 
																	Engineering</i></b></div>
															</div>
														</div>
													</div>
												</div>
											</div>
											<div class="panel-pane pane-entity-field pane-node-field-faculty-position faculty-profile-special-title no-title block">
												<div class="block-inner clearfix">
													<div class="block-content">
														<div class="field field-name-field-faculty-position field-type-list-integer field-label-hidden view-mode-_custom_display">
															<div class="field-items">
																<div class="field-item even">
																	<p align="justify" style="margin-top: 0; margin-bottom: 0">
																	<b><i>
																	Professor, 
																	Electrical 
																	and Computer 
																	Engineering, 
																	University 
																	of Texas at 
																	Austin</i></b></p>
																	<p align="justify" style="margin-top: 0; margin-bottom: 0">
																	<i>http://www.ece.utexas.edu/people/faculty/sanjay-banerjee</i></div>
															</div>
														</div>
													</div>
												</div>
											</div>
										</div>
									</div>
								</div>
							</div>
							<div class="panels-flexible-row panels-flexible-row-5-main-row clearfix">
								<div class="inside panels-flexible-row-inside panels-flexible-row-5-main-row-inside clearfix">
									<div class="panels-flexible-region panels-flexible-region-5-center panels-flexible-region-first panels-flexible-region-last faculty-profile-content">
										<div class="inside panels-flexible-region-inside panels-flexible-region-5-center-inside panels-flexible-region-inside-first panels-flexible-region-inside-last">
											<div class="panel-pane pane-token pane-node-body no-title block">
												<div class="block-inner clearfix">
													<div class="block-content">
														<p align="justify" style="margin-top: 0; margin-bottom: 0">
														<br>
														Dr. Sanjay Banerjee is 
														the Cockrell Family 
														Regents Chair Professor 
														of Electrical and 
														Computer Engineering and 
														the Director of the 
														Microelectronics 
														Research Center in the 
														Department of Electrical 
														&amp; Computer Engineering 
														at The University of 
														Texas at Austin. He 
														received his B.Tech from 
														the Indian Institute of 
														Technology, Kharagpur, 
														and his M.S. and Ph.D. 
														from the University of 
														Illinois at 
														Urbana-Champaign in 
														1979, 1981 and 1983 
														respectively, all in 
														electrical engineering. 
														As a Member of the 
														Technical Staff, 
														Corporate Research, 
														Development and 
														Engineering of Texas 
														Instruments Incorporated 
														from 1983-1987, he 
														worked on polysilicon 
														transistors and dynamic 
														random access trench 
														memory cells used by 
														Texas Instruments in the 
														world's first 4Megabit 
														DRAM, for which he was 
														co-recipient of the Best 
														Paper Award, IEEE 
														International Solid 
														State Circuits 
														Conference, 1986.</div>
												</div>
											</div>
										</div>
									</div>
								</div>
							</div>
						</blockquote>
						<p>&nbsp;</td>
					</tr>
					<tr>
						<td bordercolorlight="#0000FF" bgcolor="#CCCCCC" bordercolor="#0000FF" width="727" background="vlsi1_bw.jpg" align="center" colspan="2">

						<h1 align="center" style="text-align:center">
						<font color="#0000FF" size="4">
						<span style="font-family: 'Arial'; background: #EAEDFC">
						Novel Low Power Transistors in 2D Dirac Materials: 
						Graphene and Topological Insulators</span></font></h1>
						<blockquote>
							<p class="MsoNormal" style="text-align: justify; text-indent: 0in; text-autospace: none; margin-top: 0; margin-bottom: 0">
							<span style="font-family: Arial">
							<font color="#0000FF">The semiconductor industry is 
							placing increasing emphasis on emerging materials 
							and devices that may provide solutions to 
							end-of-the-CMOS-roadmap problems beyond 2020.&nbsp; The 
							remarkable electronic properties of graphene and 
							topological insulators can lead to novel beyond-CMOS 
							logic and memory device concepts. One such concept, 
							the Bilayer pseudoSpin FET (BiSFET), could 
							potentially be an ultra-low power replacement for 
							the MOSFET. The BiSFET is based on many-body 
							tunneling of an excitonic Bose condensate in double 
							layer graphene. One can also have single particle 
							2D-to-2D tunneling FETs based on the BiSFET 
							architecture, with similar current-voltage behavior 
							demonstrating negative differential resistance.</font></span><font color="#0000FF"><span style="font-family: Arial">
							</span></font></p>
							<p class="MsoNormal" style="text-align: justify; text-indent: 0in; text-autospace: none; margin-top: 0; margin-bottom: 0">
							<span style="font-family: Arial">
							<font color="#0000FF">Graphene has a single-atom 
							thickness, zero bandgap, symmetric conduction and 
							valence band structure around the Dirac point, and 
							low band edge density of states, which combined 
							makes it theoretically attractive for the formation 
							of an excitonic condensate. &nbsp;SPICE simulations 
							demonstrate that fundamental Boolean gates such as 
							inverters, OR and NAND gates can be implemented with 
							the BiSFET, using a 4-phase clocked power supply, 
							with much lower power dissipation and comparable or 
							faster switching than CMOS. In addition, more 
							complicated circuits such as 4-bit adders, as well 
							as simple memory elements, can be achieved leading 
							to the possibility of both sequential and 
							combinatorial logic. Experimentally, the BiSFET has 
							not been demonstrated so far.&nbsp; Thinner (~1nm) 
							interlayer and lower-k dielectrics than currently 
							used appear to be required and are now being 
							explored.&nbsp;&nbsp;&nbsp; </font></span></p>
							<p class="MsoNormal" style="text-align: justify; text-indent: 0in; text-autospace: none; margin-top: 0; margin-bottom: 0">
							<span style="font-family: Arial">
							<font color="#0000FF">The basic BiSFET device 
							structure could also be used as 2D-2D single 
							particle tunnel FETs. For the single particle h-h 
							and e-e 2D-2D tunnel FETs, graphene’s single-atom 
							thickness could lead to more ideal interlayer 
							tunneling characteristics, provided the layers can 
							be aligned.&nbsp; Single particle tunneling current 
							calculations have been performed which show NDR 
							characteristics, reminiscent of the BiSFET, albeit 
							with higher operating powers. </font></span></p>
							<p class="MsoNormal" style="text-align: justify; text-indent: 0in; text-autospace: none; margin-top: 0; margin-bottom: 0">
							<span style="font-family: Arial">
							<font color="#0000FF">Finally, the spin-helically 
							locked Dirac cone surface states in a topological 
							insulator can be the basis of new types of 
							non-volatile memory and logic. Several such ideas 
							will be briefly discussed.</font></span></p>
						</blockquote>
						<p>&nbsp;</td>
					</tr>
					<tr>
						<td bordercolorlight="#0000FF" bgcolor="#0000FF" bordercolor="#0000FF" width="727" align="center" colspan="2">

						&nbsp;</td>
					</tr>
					<tr>
						<td bordercolorlight="#0000FF" bgcolor="#CCCCCC" bordercolor="#0000FF" width="165" background="vlsi1_bw.jpg" align="center">

						<img class="decoded" alt="http://www.eecs.umich.edu/eecs/cse/dls/2006-Oct9.jpg" src="https://cse.engin.umich.edu/" width="150" height="226"></td>
						<td bordercolorlight="#0000FF" bgcolor="#CCCCCC" bordercolor="#0000FF" width="562" background="vlsi1_bw.jpg">

<p align="center"><font size="4"><b>Phil Emma</b></font></p>
<blockquote>
	<p align="justify"><i><b>Chief Scientist, IBM Research<br>
	IBM Thomas J. Watson Research Center, NY</b></i></p>
	<p align="justify">Dr. Phil Emma, Chief Scientist at IBM Research, got his 
	PhD in Electrical Engineering from the University of Illinois a while ago, 
	and joined the IBM Watson Research Laboratory to work for von Neumann’s 
	Chief Engineer. He has worked in the areas of microarchitecture, 
	architecture, systems design, circuit design, electronic packaging, 
	interconnection technology, and optics. He has also served as an adjunct 
	professor at several universities. He has written well over 100 technical 
	articles and several book chapters, and holds over 150 patents. He has 
	worked as a Design Lead in Development, and led the Systems Technology and 
	Microarchitecture group at IBM Watson, which works on exploring and 
	leveraging new physical technologies within the context of systems design. 
	He has spent the last few years looking at opportunities for 3D in 
	Architecture. He is a member of the IBM Academy of Technology, and a Fellow 
	of the IEEE.</p>
</blockquote>
						</td>
					</tr>
					<tr>
						<td bordercolorlight="#0000FF" bgcolor="#CCCCCC" bordercolor="#0000FF" width="727" background="vlsi1_bw.jpg" align="center" colspan="2">

						<p class="MsoNormal" align="center" style="text-align:center">
						<b><font size="4" color="#0000FF">Some Future Dimensions 
						in Scaling</font></b></p>
						<blockquote>
							<p class="MsoNormal" align="justify">
							<font color="#0000FF">As we all know, we are (again) 
							approaching the end of CMOS scaling, but this time 
							it’s true. As (primarily) an Architect, I think that 
							what the CMOS roadmap did for us was to make 
							substantial innovation unnecessary. At a high level, 
							the computers that we make today are (operationally) 
							the same as the one that von Neumann made ages ago, 
							albeit with some whistles and bells. I think that 
							today, we have an opportunity and a motivation to 
							take what we call “computing” into some new 
							dimensions using new technology innovation, some new 
							circuits, and some new concepts of “state.” While 
							there are many directions, I will discuss 
							(primarily) 3D technology, and touch on a few more, 
							with the caveat that today, lots of this will be 
							consumer-driven. </font></p>
						</blockquote>
&nbsp;</td>
					</tr>
					<tr>
						<td bordercolorlight="#0000FF" bgcolor="#CCCCCC" bordercolor="#0000FF" width="165" background="vlsi1_bw.jpg" align="center">

						<p align="center">
						<img class="decoded" alt="https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcScW9PZ8mx7U2jEKMmYhhDTZ8Wf29lB2V6xMSPjzvxHwIX5ZfK_7Q" src="https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcScW9PZ8mx7U2jEKMmYhhDTZ8Wf29lB2V6xMSPjzvxHwIX5ZfK_7Q" width="150" height="150"></p>

						</td>
						<td bordercolorlight="#0000FF" bgcolor="#CCCCCC" bordercolor="#0000FF" width="562" background="vlsi1_bw.jpg">

<font color="black" face="Arial, Helvetica, sans-serif">
						<blockquote>
							<h1 align="center"><font size="4">Rajesh K. Gupta</font></h1>
							<p align="justify" style="margin-top: 0; margin-bottom: 0">
							<b><i>Professor and Qualcomm Endowed Chair <br>
							Department of Computer Science and Engineering <br>
							University of California, San Diego</i></b></p>
							<p align="justify" style="margin-top: 0; margin-bottom: 0">
							<i>http://mesl.ucsd.edu/gupta/</i><b><i><br>
							</i></b><br>
							Rajesh Gupta is a professor and holder of the 
							QUALCOMM endowed chair in Embedded Microsystems in 
							the Department of Computer Science &amp; Engineering at 
							UC San Diego, California. He leads the
							<a href="http://mesl.ucsd.edu/">Microelectronic 
							Embedded Systems Lab</a> and is head of the
							<a href="http://mesl.ucsd.edu/ess">Embedded Systems 
							Group</a> at UCSD. Rajesh did his undergraduate 
							education at IIT-Kanpur and his graduate education 
							at UC Berkeley and Stanford. He currently serves as 
							an advisor to Tallwood Venture Capital, RealIntent, 
							Calypto and Packet Digital Corporation.</p>
						</blockquote>
</font>

						<p>&nbsp;</td>
					</tr>
					<tr>
						<td bordercolorlight="#0000FF" bgcolor="#CCCCCC" bordercolor="#0000FF" width="727" background="vlsi1_bw.jpg" align="center" colspan="2">

						<h1><font color="#0000FF" size="4">
						<span style="font-family: Arial">Variability-Resistant 
						HW/SW Stack Through Improved Sensing</span></font></h1>
						<blockquote>
							<p class="MsoNormal" style="text-autospace: none; margin-top: 0; margin-bottom: 0" align="justify">
							<span style="font-family: Arial">
							<font color="#0000FF">Variability in delivered 
							performance by sensing and computing devices is a 
							growing reliability challenge. Manufacturing 
							variability has traditionally been handled through 
							overdesign by hardware system designers. 
							Unfortunately, the overdesign margins have become 
							prohibitively expensive and infeasible with the 
							growing scale of designs. In an alternate universe, 
							sensing of the physical environment could provide 
							important data to adjust software/computation at 
							different levels. In this talk, I will discuss our 
							experiments to characterize variability, program 
							structuring and task scheduling that make a software 
							stack robust against variations in the computing 
							environment.</font></span></p>
							<p class="MsoNormal" style="text-autospace: none; margin-top: 0; margin-bottom: 0" align="justify">
							<span style="font-family: Arial">
							<font color="#0000FF">&nbsp;</font></span></p>
							<p class="MsoNormal" style="text-autospace: none; margin-top: 0; margin-bottom: 0" align="justify">
							<span style="font-family: Arial">
							<font color="#0000FF">This talk represents part of 
							the effort at NSF Expeditions in Computing program 
							on Variability.</font></span></p>
						</blockquote>
						<p>&nbsp;</td>
						</tr>
					<tr>
						<td bordercolorlight="#0000FF" bgcolor="#0000FF" bordercolor="#0000FF" width="727" align="center" colspan="2">

						&nbsp;</td>
						</tr>
					<tr>
						<td bordercolorlight="#0000FF" bgcolor="#CCCCCC" bordercolor="#0000FF" width="165" background="vlsi1_bw.jpg" align="center">

						<p align="center">
						<img border="0" src="keynot1.jpg" width="150" height="202"></td>
						<td bordercolorlight="#0000FF" bgcolor="#CCCCCC" bordercolor="#0000FF" width="562" background="vlsi1_bw.jpg">

						<blockquote>
							<h1 align="center"><font size="4">Dr. Ian A. Young</font></h1>
							<p align="justify"><i><strong>Senior Fellow and 
							Director of Exploratory Integrated Circuits, 
							Components Research<br>
							Intel Corporation, Hillsboro, Oregon</strong><br>
							&nbsp;</i></p>
							<p align="justify">

<font color="black" face="Arial, Helvetica, sans-serif">
							<span style="font-family: Arial">Ian Young is a 
							Senior Fellow and director of Exploratory Integrated 
							Circuits in the Technology and Manufacturing Group 
							of Intel Corporation.&nbsp; He joined Intel in 1983 and 
							his technical contributions have been in the design 
							of DRAMs, SRAMs, microprocessor circuit design, 
							Phase Locked Loops and microprocessor clocking, 
							mixed-signal circuits for microprocessor high speed 
							I/O links, RF CMOS circuits for wireless 
							transceivers, and research for chip to chip optical 
							I/O.&nbsp; He has also contributed to the definition and 
							development of Intel’s process technologies.</span></font><span style="font-family: Arial"> 
							He now leads a research group exploring the future 
							options for the integrated circuit in the beyond 
							CMOS era. Recent work has developed a uniform 
							benchmarking to identify the technology options in
							</span>
							<a title="Spintronics" href="http://en.wikipedia.org/wiki/Spintronics">
							<span style="font-family: Arial; color: windowtext; text-decoration: none">
							spintronics</span></a><span style="font-family: Arial">,
							</span>
							<a title="Tunnel junction" href="http://en.wikipedia.org/wiki/Tunnel_junction">
							<span style="font-family: Arial; color: windowtext; text-decoration: none">
							tunneling junction</span></a><span style="font-family: Arial"> 
							field-effect and </span>
							<a title="Photonics" href="http://en.wikipedia.org/wiki/Photonics">
							<span style="font-family: Arial; color: windowtext; text-decoration: none">
							photonics</span></a><span style="font-family: Arial"> 
							devices.</span></p>
							<p align="justify">
							<span style="font-size: 12pt; line-height: 115%; font-family: Arial">
							Ian Young received the Bachelor of Electrical 
							Engineering and the Master Eng. Science, Microwave 
							Communications, from the University of Melbourne, 
							Australia. He received the PhD in Electrical 
							Engineering from the University of California, 
							Berkeley. He is the recipient of the 2009 
							International Solid-State Circuits Conference's Jack 
							Raper Award for Outstanding Technology Directions 
							paper. He is a Fellow of the IEEE.</span></p>
						</blockquote>

						</td>
					</tr>
					<tr>
						<td bordercolorlight="#0000FF" bgcolor="#CCCCCC" bordercolor="#0000FF" width="727" background="vlsi1_bw.jpg" align="center" colspan="2">

						<p class="MsoNoSpacing" align="center" style="text-align:center">
						<font color="#0000FF"><b>
						<span style="font-size:14.0pt;font-family:
&quot;Arial&quot;">Exploring the Beyond CMOS Options 
						for Energy Efficient Computation</span></b></font></p>
						<blockquote>
							<p class="MsoNoSpacing" style="text-align:justify;text-indent:.25in">
							<font color="#0000FF">
							<span style="font-family: Arial">CMOS integrated 
							circuit technology for computation is at an 
							inflexion point. Although this is the technology 
							which has enabled the semiconductor industry to make 
							vast progress over the past 30-plus years, it is 
							expected to see challenges going beyond the ten year 
							horizon, particularly from an energy efficiency 
							point of view.&nbsp; Thus it is extremely important for 
							the semiconductor industry to discover a new 
							integrated circuit technology which can carry us to 
							the beyond CMOS era, so that the power-performance 
							of computing can continue to improve.&nbsp; Currently, 
							researchers are exploring novel device concepts and 
							new information tokens as an alternative for CMOS 
							technology.&nbsp; Examples of areas being actively 
							researched are; quantum electronic devices, such as 
							the tunneling field-effect transistor (TFET), 
							devices based on electron spin and nano-magnetics (spintronics), 
							and synchronization of coupled- oscillator arrays 
							for non-boolean logic associated memory. It is clear 
							that choices will need to be made in the next few 
							years to identify viable alternatives for CMOS by 
							2020.&nbsp; To prioritize and guide the research 
							exploration, benchmarking methodology and metrics 
							are being used.</span></font></p>
</font>

						</font>
							<font face="Arial" color="#0000FF">
							<p class="MsoNoSpacing" style="text-align:justify;text-indent:.25in">
							This talk will give an overview of the beyond CMOS 
							device research horizon and the benchmarking of 
							these devices for computation.&nbsp; A more detailed 
							investigation of circuits based upon some promising 
							beyond-CMOS devices will follow. First the 
							differences of TFET circuits from CMOS will be 
							described together with their potential for 
							significant improvement in computational energy 
							efficiency.&nbsp; Next spintronic devices will be 
							discussed. These are potential candidates to 
							complement CMOS technology due to the promise of 
							non-volatility and compact implementation of logic 
							function. One promising device, called the All-Spin 
							Logic (ASL) device will be explained.&nbsp; A complete 
							static ASL logic family comprised of majority logic 
							gates, operating from 10mV power supplies, has been 
							functionally validated with physics-based models and 
							a spin circuit theory based circuit simulator. Along 
							with the implementations of sequencing elements 
							(e.g., latch and D flip-flop), clocked ASL can 
							implement all the functional blocks for general 
							purpose computation. The last topic introduces a 
							novel concept to improve computational energy 
							efficiency for pattern recognition. It will describe 
							a non-boolean logic associative memory based upon 
							arrays of synchronizing coupled oscillators.&nbsp;</font><font face="Tahoma" color="#0000FF"><font color="black" face="Arial, Helvetica, sans-serif"><span style="font-family:&quot;Times New Roman&quot;,&quot;serif&quot;">&nbsp;
							</span></p>
						</blockquote>
&nbsp;</td>
					</tr>
				</table>
			</font>

			<p align="center">&nbsp;</p>
						<p align="center">
						<img border="0" src="1.jpg" width="226" height="150">
						<img border="0" src="2.bmp" width="180" height="150">
						<img border="0" src="3.bmp" width="210" height="150"></p>

						</font>
		<font size="-1" color="black" face="Tahoma"><center>This site is maintained by:<br>
		ISVLSI 2014 Web Chair<p>Theo Theocharides (<a href="mailto:ttheocharides@ucy.ac.cy"><font color="#000000">ttheocharides@ucy.ac.cy</font></a>), 
	University of Cyprus.</font></p>
			</center>
		&nbsp;</td>
		</tr>
	</table>
</div>

</body>


<!-- Mirrored from www.ieee-isvlsi.org/ISVLSI_2014_Website/keynotes.html by HTTrack Website Copier/3.x [XR&CO'2014], Sat, 12 Apr 2025 15:39:56 GMT -->
</html>
