

================================================================
== Vivado HLS Report for 'CORRELATE_1'
================================================================
* Date:           Fri Dec 15 20:46:58 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        FSRCNN_V1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.702|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1153|  2881|  1153|  2881|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1152|  2880|   2 ~ 5  |          -|          -|   576|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%index_filter_2 = alloca i32"   --->   Operation 7 'alloca' 'index_filter_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sum_V_2 = alloca i12"   --->   Operation 8 'alloca' 'sum_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [FSRCNN_V1/FSRCNN.cpp:46]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%index_0 = phi i10 [ 0, %0 ], [ %index, %hls_label_0_end ]"   --->   Operation 10 'phi' 'index_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%phi_mul = phi i21 [ 0, %0 ], [ %add_ln49, %hls_label_0_end ]" [FSRCNN_V1/FSRCNN.cpp:49]   --->   Operation 11 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%phi_urem = phi i10 [ 0, %0 ], [ %select_ln71_2, %hls_label_0_end ]" [FSRCNN_V1/FSRCNN.cpp:71]   --->   Operation 12 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%phi_urem33 = phi i10 [ 0, %0 ], [ %select_ln71, %hls_label_0_end ]" [FSRCNN_V1/FSRCNN.cpp:71]   --->   Operation 13 'phi' 'phi_urem33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.77ns)   --->   "%icmp_ln46 = icmp eq i10 %index_0, -448" [FSRCNN_V1/FSRCNN.cpp:46]   --->   Operation 14 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)"   --->   Operation 15 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.73ns)   --->   "%index = add i10 %index_0, 1" [FSRCNN_V1/FSRCNN.cpp:46]   --->   Operation 16 'add' 'index' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %3, label %hls_label_0_begin" [FSRCNN_V1/FSRCNN.cpp:46]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.22ns)   --->   "%add_ln49 = add i21 1821, %phi_mul" [FSRCNN_V1/FSRCNN.cpp:49]   --->   Operation 18 'add' 'add_ln49' <Predicate = (!icmp_ln46)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_91 = call i7 @_ssdm_op_PartSelect.i7.i21.i32.i32(i21 %phi_mul, i32 14, i32 20)" [FSRCNN_V1/FSRCNN.cpp:49]   --->   Operation 19 'partselect' 'tmp_91' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i10 %phi_urem to i4" [FSRCNN_V1/FSRCNN.cpp:50]   --->   Operation 20 'trunc' 'trunc_ln50' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i4 %trunc_ln50 to i10" [FSRCNN_V1/FSRCNN.cpp:50]   --->   Operation 21 'zext' 'zext_ln50' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.78ns)   --->   "%mul_ln50 = mul i10 22, %zext_ln50" [FSRCNN_V1/FSRCNN.cpp:50]   --->   Operation 22 'mul' 'mul_ln50' <Predicate = (!icmp_ln46)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i10 %phi_urem33 to i2" [FSRCNN_V1/FSRCNN.cpp:51]   --->   Operation 23 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln51_2 = trunc i10 %phi_urem33 to i7" [FSRCNN_V1/FSRCNN.cpp:51]   --->   Operation 24 'trunc' 'trunc_ln51_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.87ns)   --->   "%k_y = add i7 %tmp_91, %trunc_ln51_2" [FSRCNN_V1/FSRCNN.cpp:51]   --->   Operation 25 'add' 'k_y' <Predicate = (!icmp_ln46)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %k_y, i32 6)" [FSRCNN_V1/FSRCNN.cpp:53]   --->   Operation 26 'bitselect' 'tmp_92' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %tmp_92, label %hls_label_0_end, label %_ifconv" [FSRCNN_V1/FSRCNN.cpp:53]   --->   Operation 27 'br' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.30ns)   --->   "%icmp_ln55 = icmp ult i4 %trunc_ln50, 3" [FSRCNN_V1/FSRCNN.cpp:55]   --->   Operation 28 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln46 & !tmp_92)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.95ns)   --->   "%icmp_ln55_1 = icmp eq i2 %trunc_ln51, 0" [FSRCNN_V1/FSRCNN.cpp:55]   --->   Operation 29 'icmp' 'icmp_ln55_1' <Predicate = (!icmp_ln46 & !tmp_92)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_PartSelect.i4.i10.i32.i32(i10 %mul_ln50, i32 6, i32 9)" [FSRCNN_V1/FSRCNN.cpp:62]   --->   Operation 30 'partselect' 'tmp' <Predicate = (!icmp_ln46 & !tmp_92)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.73ns)   --->   "%add_ln65 = add i4 %trunc_ln50, -6" [FSRCNN_V1/FSRCNN.cpp:65]   --->   Operation 31 'add' 'add_ln65' <Predicate = (!icmp_ln46 & !tmp_92)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.30ns)   --->   "%icmp_ln65 = icmp ult i4 %add_ln65, 3" [FSRCNN_V1/FSRCNN.cpp:65]   --->   Operation 32 'icmp' 'icmp_ln65' <Predicate = (!icmp_ln46 & !tmp_92)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.95ns)   --->   "%icmp_ln65_1 = icmp eq i2 %trunc_ln51, -2" [FSRCNN_V1/FSRCNN.cpp:65]   --->   Operation 33 'icmp' 'icmp_ln65_1' <Predicate = (!icmp_ln46 & !tmp_92)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.97ns)   --->   "%and_ln65 = and i1 %icmp_ln65, %icmp_ln65_1" [FSRCNN_V1/FSRCNN.cpp:65]   --->   Operation 34 'and' 'and_ln65' <Predicate = (!icmp_ln46 & !tmp_92)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [FSRCNN_V1/FSRCNN.cpp:74]   --->   Operation 35 'ret' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i7 %k_y to i11" [FSRCNN_V1/FSRCNN.cpp:62]   --->   Operation 36 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp, i6 0)" [FSRCNN_V1/FSRCNN.cpp:62]   --->   Operation 37 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1116_6 = zext i10 %tmp_s to i11" [FSRCNN_V1/FSRCNN.cpp:62]   --->   Operation 38 'zext' 'zext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_128 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp, i2 0)" [FSRCNN_V1/FSRCNN.cpp:62]   --->   Operation 39 'bitconcatenate' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1116_7 = zext i6 %tmp_128 to i11" [FSRCNN_V1/FSRCNN.cpp:62]   --->   Operation 40 'zext' 'zext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116 = add i11 %zext_ln1116_7, %zext_ln1116_6" [FSRCNN_V1/FSRCNN.cpp:62]   --->   Operation 41 'add' 'add_ln1116' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1116_3 = add i11 %add_ln1116, %zext_ln1116" [FSRCNN_V1/FSRCNN.cpp:62]   --->   Operation 42 'add' 'add_ln1116_3' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln1116_8 = zext i11 %add_ln1116_3 to i64" [FSRCNN_V1/FSRCNN.cpp:62]   --->   Operation 43 'zext' 'zext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%prev_output_channel_s = getelementptr [5508 x i12]* %prev_output_channel_V, i64 0, i64 %zext_ln1116_8" [FSRCNN_V1/FSRCNN.cpp:62]   --->   Operation 44 'getelementptr' 'prev_output_channel_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (3.25ns)   --->   "%prev_output_channel_2 = load i12* %prev_output_channel_s, align 2" [FSRCNN_V1/FSRCNN.cpp:62]   --->   Operation 45 'load' 'prev_output_channel_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%index_filter_2_load = load i32* %index_filter_2" [FSRCNN_V1/FSRCNN.cpp:55]   --->   Operation 46 'load' 'index_filter_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln55)   --->   "%select_ln55_1 = select i1 %icmp_ln55_1, i32 0, i32 %index_filter_2_load" [FSRCNN_V1/FSRCNN.cpp:55]   --->   Operation 47 'select' 'select_ln55_1' <Predicate = (icmp_ln55)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln55 = select i1 %icmp_ln55, i32 %select_ln55_1, i32 %index_filter_2_load" [FSRCNN_V1/FSRCNN.cpp:55]   --->   Operation 48 'select' 'select_ln55' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i32 %select_ln55 to i64" [FSRCNN_V1/FSRCNN.cpp:62]   --->   Operation 49 'sext' 'sext_ln62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/2] (3.25ns)   --->   "%prev_output_channel_2 = load i12* %prev_output_channel_s, align 2" [FSRCNN_V1/FSRCNN.cpp:62]   --->   Operation 50 'load' 'prev_output_channel_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%filter_V_addr = getelementptr [9 x i12]* %filter_V, i64 0, i64 %sext_ln62" [FSRCNN_V1/FSRCNN.cpp:62]   --->   Operation 51 'getelementptr' 'filter_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (2.32ns)   --->   "%filter_V_load = load i12* %filter_V_addr, align 2" [FSRCNN_V1/FSRCNN.cpp:62]   --->   Operation 52 'load' 'filter_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 8.70>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%r_V = sext i12 %prev_output_channel_2 to i24" [FSRCNN_V1/FSRCNN.cpp:62]   --->   Operation 53 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/2] (2.32ns)   --->   "%filter_V_load = load i12* %filter_V_addr, align 2" [FSRCNN_V1/FSRCNN.cpp:62]   --->   Operation 54 'load' 'filter_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i12 %filter_V_load to i24" [FSRCNN_V1/FSRCNN.cpp:62]   --->   Operation 55 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V_6 = mul i24 %r_V, %sext_ln1118" [FSRCNN_V1/FSRCNN.cpp:62]   --->   Operation 56 'mul' 'r_V_6' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.63>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%sum_V_2_load = load i12* %sum_V_2" [FSRCNN_V1/FSRCNN.cpp:55]   --->   Operation 57 'load' 'sum_V_2_load' <Predicate = (!tmp_92)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%select_ln55_4 = select i1 %icmp_ln55_1, i12 0, i12 %sum_V_2_load" [FSRCNN_V1/FSRCNN.cpp:55]   --->   Operation 58 'select' 'select_ln55_4' <Predicate = (!tmp_92 & icmp_ln55)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%select_ln55_5 = select i1 %icmp_ln55, i12 %select_ln55_4, i12 %sum_V_2_load" [FSRCNN_V1/FSRCNN.cpp:55]   --->   Operation 59 'select' 'select_ln55_5' <Predicate = (!tmp_92)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%lhs_V = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %select_ln55_5, i4 0)" [FSRCNN_V1/FSRCNN.cpp:62]   --->   Operation 60 'bitconcatenate' 'lhs_V' <Predicate = (!tmp_92)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%zext_ln728 = zext i16 %lhs_V to i25" [FSRCNN_V1/FSRCNN.cpp:62]   --->   Operation 61 'zext' 'zext_ln728' <Predicate = (!tmp_92)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%zext_ln703 = zext i24 %r_V_6 to i25" [FSRCNN_V1/FSRCNN.cpp:62]   --->   Operation 62 'zext' 'zext_ln703' <Predicate = (!tmp_92)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (2.31ns) (out node of the LUT)   --->   "%ret_V = add nsw i25 %zext_ln728, %zext_ln703" [FSRCNN_V1/FSRCNN.cpp:62]   --->   Operation 63 'add' 'ret_V' <Predicate = (!tmp_92)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%sum_V = call i12 @_ssdm_op_PartSelect.i12.i25.i32.i32(i25 %ret_V, i32 4, i32 15)" [FSRCNN_V1/FSRCNN.cpp:62]   --->   Operation 64 'partselect' 'sum_V' <Predicate = (!tmp_92)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (2.55ns)   --->   "%index_filter = add nsw i32 %select_ln55, 1" [FSRCNN_V1/FSRCNN.cpp:63]   --->   Operation 65 'add' 'index_filter' <Predicate = (!tmp_92)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %and_ln65, label %2, label %_ZN13ap_fixed_baseILi25ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i._crit_edge" [FSRCNN_V1/FSRCNN.cpp:65]   --->   Operation 66 'br' <Predicate = (!tmp_92)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i7 %tmp_91 to i64" [FSRCNN_V1/FSRCNN.cpp:68]   --->   Operation 67 'zext' 'zext_ln68' <Predicate = (!tmp_92 & and_ln65)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%correlate_img_V_addr = getelementptr [64 x i12]* %correlate_img_V, i64 0, i64 %zext_ln68" [FSRCNN_V1/FSRCNN.cpp:68]   --->   Operation 68 'getelementptr' 'correlate_img_V_addr' <Predicate = (!tmp_92 & and_ln65)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (2.32ns)   --->   "store i12 %sum_V, i12* %correlate_img_V_addr, align 2" [FSRCNN_V1/FSRCNN.cpp:68]   --->   Operation 69 'store' <Predicate = (!tmp_92 & and_ln65)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi25ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i._crit_edge" [FSRCNN_V1/FSRCNN.cpp:69]   --->   Operation 70 'br' <Predicate = (!tmp_92 & and_ln65)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "store i12 %sum_V, i12* %sum_V_2" [FSRCNN_V1/FSRCNN.cpp:70]   --->   Operation 71 'store' <Predicate = (!tmp_92)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "store i32 %index_filter, i32* %index_filter_2" [FSRCNN_V1/FSRCNN.cpp:70]   --->   Operation 72 'store' <Predicate = (!tmp_92)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [FSRCNN_V1/FSRCNN.cpp:70]   --->   Operation 73 'br' <Predicate = (!tmp_92)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (1.73ns)   --->   "%add_ln71 = add i10 %phi_urem33, 1" [FSRCNN_V1/FSRCNN.cpp:71]   --->   Operation 74 'add' 'add_ln71' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (1.77ns)   --->   "%icmp_ln71 = icmp ult i10 %add_ln71, 3" [FSRCNN_V1/FSRCNN.cpp:71]   --->   Operation 75 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.68ns)   --->   "%select_ln71 = select i1 %icmp_ln71, i10 %add_ln71, i10 0" [FSRCNN_V1/FSRCNN.cpp:71]   --->   Operation 76 'select' 'select_ln71' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (1.73ns)   --->   "%add_ln71_2 = add i10 %phi_urem, 1" [FSRCNN_V1/FSRCNN.cpp:71]   --->   Operation 77 'add' 'add_ln71_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (1.77ns)   --->   "%icmp_ln71_2 = icmp ult i10 %add_ln71_2, 9" [FSRCNN_V1/FSRCNN.cpp:71]   --->   Operation 78 'icmp' 'icmp_ln71_2' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.68ns)   --->   "%select_ln71_2 = select i1 %icmp_ln71_2, i10 %add_ln71_2, i10 0" [FSRCNN_V1/FSRCNN.cpp:71]   --->   Operation 79 'select' 'select_ln71_2' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "br label %1" [FSRCNN_V1/FSRCNN.cpp:46]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('index') with incoming values : ('index', FSRCNN_V1/FSRCNN.cpp:46) [8]  (1.77 ns)

 <State 2>: 4.01ns
The critical path consists of the following:
	'phi' operation ('phi_urem', FSRCNN_V1/FSRCNN.cpp:71) with incoming values : ('select_ln71_2', FSRCNN_V1/FSRCNN.cpp:71) [10]  (0 ns)
	'add' operation ('add_ln65', FSRCNN_V1/FSRCNN.cpp:65) [59]  (1.74 ns)
	'icmp' operation ('icmp_ln65', FSRCNN_V1/FSRCNN.cpp:65) [60]  (1.3 ns)
	'and' operation ('and_ln65', FSRCNN_V1/FSRCNN.cpp:65) [62]  (0.978 ns)

 <State 3>: 7.01ns
The critical path consists of the following:
	'add' operation ('add_ln1116_3', FSRCNN_V1/FSRCNN.cpp:62) [41]  (3.76 ns)
	'getelementptr' operation ('prev_output_channel_s', FSRCNN_V1/FSRCNN.cpp:62) [43]  (0 ns)
	'load' operation ('prev_output_channel_2', FSRCNN_V1/FSRCNN.cpp:62) on array 'prev_output_channel_V' [45]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('prev_output_channel_2', FSRCNN_V1/FSRCNN.cpp:62) on array 'prev_output_channel_V' [45]  (3.25 ns)

 <State 5>: 8.7ns
The critical path consists of the following:
	'load' operation ('filter_V_load', FSRCNN_V1/FSRCNN.cpp:62) on array 'filter_V' [48]  (2.32 ns)
	'mul' operation of DSP[50] ('r.V', FSRCNN_V1/FSRCNN.cpp:62) [50]  (6.38 ns)

 <State 6>: 4.64ns
The critical path consists of the following:
	'load' operation ('sum_V_2_load', FSRCNN_V1/FSRCNN.cpp:55) on local variable 'sum.V' [29]  (0 ns)
	'select' operation ('select_ln55_5', FSRCNN_V1/FSRCNN.cpp:55) [52]  (0 ns)
	'add' operation ('ret.V', FSRCNN_V1/FSRCNN.cpp:62) [56]  (2.31 ns)
	'store' operation ('store_ln68', FSRCNN_V1/FSRCNN.cpp:68) of variable 'sum.V', FSRCNN_V1/FSRCNN.cpp:62 on array 'correlate_img_V' [67]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
