xload _0_0std_0_0cells_0_0NOR2X1
box 0 0 56 48
label prboundary
box 37 12 50 15
paint ndiffusion
box 38 13 38 13
label "GND" right ndiffusion
box 45 25 50 28
paint pdiffusion
box 46 26 46 26
label "Y" right pdiffusion
box 30 42 31 45
paint polysilicon
box 31 43 31 43
label "B" right polysilicon
box 34 12 37 15
paint ndiffusion
box 35 13 35 13
label "GND" right ndiffusion
box 42 25 45 28
paint pdiffusion
box 43 26 43 26
label "Y" right pdiffusion
box 28 38 30 41
paint polysilicon
box 29 39 29 39
label "B" right polysilicon
box 27 42 30 45
paint polysilicon
box 28 43 28 43
label "B" right polysilicon
box 30 10 50 12
paint ndiffusion
box 31 11 31 11
label "GND" right ndiffusion
box 30 12 34 15
paint ndiffusion
box 31 13 31 13
label "GND" right ndiffusion
box 30 15 50 16
paint ndiffusion
box 31 16 31 16
label "GND" right ndiffusion
box 30 23 50 25
paint pdiffusion
box 31 24 31 24
label "Y" right pdiffusion
box 30 25 42 28
paint pdiffusion
box 31 26 31 26
label "Y" right pdiffusion
box 30 28 50 38
paint pdiffusion
box 31 29 31 29
label "Y" right pdiffusion
box 26 41 31 42
paint polysilicon
box 27 42 27 42
label "B" right polysilicon
box 26 42 27 45
paint polysilicon
box 27 43 27 43
label "B" right polysilicon
box 26 45 31 46
paint polysilicon
box 27 46 27 46
label "B" right polysilicon
box 28 8 30 10
paint polysilicon
box 29 9 29 9
label "B" right polysilicon
box 28 10 30 16
paint ntransistor
box 29 11 29 11
label "B" right ntransistor
box 28 16 30 23
paint polysilicon
box 29 17 29 17
label "B" right polysilicon
box 28 23 30 38
paint ptransistor
box 29 24 29 24
label "B" right ptransistor
box 22 42 23 45
paint polysilicon
box 23 43 23 43
label "A" right polysilicon
box 23 10 28 16
paint ndiffusion
box 24 11 24 11
label "Y" right ndiffusion
box 13 11 21 14
paint ndiffusion
box 14 12 14 12
label "GND" right ndiffusion
box 23 23 28 38
paint pdiffusion
box 21 38 23 41
paint polysilicon
box 22 39 22 39
label "A" right polysilicon
box 19 42 22 45
paint polysilicon
box 20 43 20 43
label "A" right polysilicon
box 21 8 23 10
paint polysilicon
box 22 9 22 9
label "A" right polysilicon
box 21 10 23 16
paint ntransistor
box 22 11 22 11
label "A" right ntransistor
box 10 11 13 14
paint ndiffusion
box 11 12 11 12
label "Y" right ndiffusion
box 21 16 23 23
paint polysilicon
box 22 17 22 17
label "A" right polysilicon
box 21 23 23 38
paint ptransistor
box 22 24 22 24
label "A" right ptransistor
box 18 41 23 42
paint polysilicon
box 19 42 19 42
label "A" right polysilicon
box 18 42 19 45
paint polysilicon
box 19 43 19 43
label "A" right polysilicon
box 18 45 23 46
paint polysilicon
box 19 46 19 46
label "A" right polysilicon
box 7 10 21 11
paint ndiffusion
box 8 11 8 11
label "GND" right ndiffusion
box 7 11 10 14
paint ndiffusion
box 8 12 8 12
label "GND" right ndiffusion
box 7 14 21 16
paint ndiffusion
box 8 15 8 15
label "Y" right ndiffusion
box 7 23 21 38
paint pdiffusion
box 8 24 8 24
label "Vdd" right pdiffusion
box 42 25 45 28
paint pdc
box 43 26 43 26
label "Y" right pdc
box 27 42 30 45
paint pc
box 28 43 28 43
label "B" right pc
box 34 12 37 15
paint ndc
box 35 13 35 13
label "GND" right ndc
box 19 42 22 45
paint pc
box 20 43 20 43
label "A" right pc
box 10 11 13 14
paint ndc
box 11 12 11 12
label "Y" right ndc
box 30 42 31 45
paint m1
box 31 43 31 43
label "B" right m1
port class input
port make
box 42 40 46 44
paint m1
box 43 41 43 41
label "Vdd" right m1
box 27 42 30 45
paint m1
box 28 43 28 43
label "B" right m1
port class input
port make
box 42 24 45 25
paint m1
box 43 25 43 25
label "Y" right m1
port class output
port make
box 42 25 45 28
paint m1
box 43 26 43 26
label "Y" right m1
port class output
port make
box 42 28 45 40
paint m1
box 43 29 43 29
label "Y" right m1
port class output
port make
box 26 42 27 45
paint m1
box 27 43 27 43
label "B" right m1
port class input
port make
box 34 40 38 44
paint m1
box 35 41 35 41
label "GND" right m1
box 34 12 37 15
paint m1
box 35 13 35 13
label "GND" right m1
box 34 15 37 40
paint m1
box 35 16 35 16
label "GND" right m1
box 27 29 28 32
paint m1
box 28 30 28 30
label "Y" right m1
port class output
port make
box 26 41 31 42
paint m1
box 27 42 27 42
label "B" right m1
port class input
port make
box 22 42 23 45
paint m1
box 23 43 23 43
label "A" right m1
port class input
port make
box 26 45 31 46
paint m1
box 27 46 27 46
label "B" right m1
port class input
port make
box 24 29 27 32
paint m1
box 25 30 25 30
label "Y" right m1
port class output
port make
box 24 32 28 33
paint m1
box 25 33 25 33
label "Y" right m1
port class output
port make
box 19 42 22 45
paint m1
box 20 43 20 43
label "A" right m1
port class input
port make
box 34 6 37 12
paint m1
box 35 7 35 7
label "GND" right m1
box 17 12 20 28
paint m1
box 18 13 18 13
label "Y" right m1
port class output
port make
box 17 29 20 32
paint m1
box 18 30 18 30
label "Y" right m1
port class output
port make
box 18 41 23 42
paint m1
box 19 42 19 42
label "A" right m1
port class input
port make
box 18 42 19 45
paint m1
box 19 43 19 43
label "A" right m1
port class input
port make
box 18 45 23 46
paint m1
box 19 46 19 46
label "A" right m1
port class input
port make
box 34 3 37 6
paint m1
box 35 4 35 4
label "GND" right m1
box 16 8 20 12
paint m1
box 17 9 17 9
label "Y" right m1
port class output
port make
box 16 28 20 29
paint m1
box 17 29 17 29
label "Y" right m1
port class output
port make
box 16 29 17 32
paint m1
box 17 30 17 30
label "Y" right m1
port class output
port make
box 16 32 20 33
paint m1
box 17 33 17 33
label "Y" right m1
port class output
port make
box 10 3 13 6
paint m1
box 11 4 11 4
label "Y" right m1
port class output
port make
box 10 6 13 11
paint m1
box 11 7 11 7
label "Y" right m1
port class output
port make
box 10 11 13 14
paint m1
box 11 12 11 12
label "Y" right m1
port class output
port make
box 10 14 13 15
paint m1
box 11 15 11 15
label "Y" right m1
port class output
port make
box 24 29 27 32
paint mcon
box 25 30 25 30
label "Y" right mcon
box 34 3 37 6
paint mcon
box 35 4 35 4
label "GND" right mcon
box 17 29 20 32
paint mcon
box 18 30 18 30
label "Y" right mcon
box 10 3 13 6
paint mcon
box 11 4 11 4
label "Y" right mcon
box 27 29 28 32
paint m2
box 28 30 28 30
label "Y" right m2
port class output
port make
box 24 29 27 32
paint m2
box 25 30 25 30
label "Y" right m2
port class output
port make
box 23 29 24 30
paint m2
box 24 30 24 30
label "Y" right m2
port class output
port make
box 37 3 38 6
paint m2
box 38 4 38 4
label "GND" right m2
box 33 6 38 7
paint m2
box 34 7 34 7
label "Y" right m2
port class output
port make
box 23 28 28 29
paint m2
box 24 29 24 29
label "Y" right m2
port class output
port make
box 20 29 21 30
paint m2
box 21 30 21 30
label "Y" right m2
port class output
port make
box 20 30 24 32
paint m2
box 21 31 21 31
label "Y" right m2
port class output
port make
box 33 2 38 3
paint m2
box 34 3 34 3
label "GND" right m2
box 34 3 37 6
paint m2
box 35 4 35 4
label "GND" right m2
box 17 29 20 32
paint m2
box 18 30 18 30
label "Y" right m2
port class output
port make
box 13 3 34 6
paint m2
box 14 4 14 4
label "Y" right m2
port class output
port make
box 16 28 21 29
paint m2
box 17 29 17 29
label "Y" right m2
port class output
port make
box 16 29 17 32
paint m2
box 17 30 17 30
label "Y" right m2
port class output
port make
box 16 32 28 33
paint m2
box 17 33 17 33
label "Y" right m2
port class output
port make
box 10 3 13 6
paint m2
box 11 4 11 4
label "Y" right m2
port class output
port make
box 9 2 14 3
paint m2
box 10 3 10 3
label "Y" right m2
port class output
port make
box 9 3 10 6
paint m2
box 10 4 10 4
label "Y" right m2
port class output
port make
box 9 6 14 7
paint m2
box 10 7 10 7
label "Y" right m2
port class output
port make
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
