{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1577067402569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577067402569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 10:16:42 2019 " "Processing started: Mon Dec 23 10:16:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577067402569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1577067402569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off red -c red " "Command: quartus_map --read_settings_files=on --write_settings_files=off red -c red" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1577067402569 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1577067403244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "redw.bdf 1 1 " "Found 1 design units, including 1 entities, in source file redw.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 redw " "Found entity 1: redw" {  } { { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067403336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067403336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nambscld.v 1 1 " "Found 1 design units, including 1 entities, in source file nambscld.v" { { "Info" "ISGN_ENTITY_NAME" "1 nambscld " "Found entity 1: nambscld" {  } { { "nambscld.v" "" { Text "G:/aq1/nambscld.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067403342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067403342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan2.v 1 1 " "Found 1 design units, including 1 entities, in source file scan2.v" { { "Info" "ISGN_ENTITY_NAME" "1 scan2 " "Found entity 1: scan2" {  } { { "scan2.v" "" { Text "G:/aq1/scan2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067403346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067403346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signallight2.v 1 1 " "Found 1 design units, including 1 entities, in source file signallight2.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_light2 " "Found entity 1: signal_light2" {  } { { "signallight2.v" "" { Text "G:/aq1/signallight2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067403351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067403351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp7.v 1 1 " "Found 1 design units, including 1 entities, in source file exp7.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp7 " "Found entity 1: exp7" {  } { { "exp7.v" "" { Text "G:/aq1/exp7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067403356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067403356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_23.v 1 1 " "Found 1 design units, including 1 entities, in source file _23.v" { { "Info" "ISGN_ENTITY_NAME" "1 _23 " "Found entity 1: _23" {  } { { "_23.v" "" { Text "G:/aq1/_23.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067403361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067403361 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CONTROL.v(24) " "Verilog HDL information at CONTROL.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "CONTROL.v" "" { Text "G:/aq1/CONTROL.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1577067403366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "CONTROL.v" "" { Text "G:/aq1/CONTROL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067403366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067403366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "G:/aq1/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067403371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067403371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "red.bdf 1 1 " "Found 1 design units, including 1 entities, in source file red.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 red " "Found entity 1: red" {  } { { "red.bdf" "" { Schematic "G:/aq1/red.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067403374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067403374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter2.v 1 1 " "Found 1 design units, including 1 entities, in source file counter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter2 " "Found entity 1: counter2" {  } { { "counter2.v" "" { Text "G:/aq1/counter2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067403379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067403379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signallight.v 1 1 " "Found 1 design units, including 1 entities, in source file signallight.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_light " "Found entity 1: signal_light" {  } { { "signallight.v" "" { Text "G:/aq1/signallight.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067403383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067403383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4reg.v 1 1 " "Found 1 design units, including 1 entities, in source file 4reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 _4reg " "Found entity 1: _4reg" {  } { { "4reg.v" "" { Text "G:/aq1/4reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067403387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067403387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "21.v 1 1 " "Found 1 design units, including 1 entities, in source file 21.v" { { "Info" "ISGN_ENTITY_NAME" "1 _21 " "Found entity 1: _21" {  } { { "21.v" "" { Text "G:/aq1/21.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067403392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067403392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "212.v 1 1 " "Found 1 design units, including 1 entities, in source file 212.v" { { "Info" "ISGN_ENTITY_NAME" "1 _212 " "Found entity 1: _212" {  } { { "212.v" "" { Text "G:/aq1/212.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067403396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067403396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "213.v 1 1 " "Found 1 design units, including 1 entities, in source file 213.v" { { "Info" "ISGN_ENTITY_NAME" "1 _213 " "Found entity 1: _213" {  } { { "213.v" "" { Text "G:/aq1/213.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067403400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067403400 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "count packed counter2.v(5) " "Verilog HDL Port Declaration warning at counter2.v(5): data type declaration for \"count\" declares packed dimensions but the port declaration declaration does not" {  } { { "counter2.v" "" { Text "G:/aq1/counter2.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1577067403404 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "count counter2.v(2) " "HDL info at counter2.v(2): see declaration for object \"count\"" {  } { { "counter2.v" "" { Text "G:/aq1/counter2.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577067403404 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "redw " "Elaborating entity \"redw\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1577067403487 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "lighto21\[2..0\] lighto2 " "Bus \"lighto21\[2..0\]\" found using same base name as \"lighto2\", which might lead to a name conflict." {  } { { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 368 1632 1808 384 "lighto21\[2..0\]" "" } { 368 1632 1808 384 "lighto21\[2..0\]" "" } { 368 1632 1808 384 "lighto21\[2..0\]" "" } { 368 1632 1808 384 "lighto21\[2..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1577067403494 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "lighto11\[2..0\] lighto1 " "Bus \"lighto11\[2..0\]\" found using same base name as \"lighto1\", which might lead to a name conflict." {  } { { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 288 1624 1800 304 "lighto11\[2..0\]" "" } { 288 1624 1800 304 "lighto11\[2..0\]" "" } { 288 1624 1800 304 "lighto11\[2..0\]" "" } { 288 1624 1800 304 "lighto11\[2..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1577067403494 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "experiment31 0000 " "Block or symbol \"experiment31\" of instance \"0000\" overlaps another block or symbol" {  } { { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { -88 1384 1552 56 "0000" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1577067403509 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "lighto1 " "Converted elements in bus name \"lighto1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "lighto1\[2..0\] lighto12..0 " "Converted element name(s) from \"lighto1\[2..0\]\" to \"lighto12..0\"" {  } { { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 320 1624 1800 336 "lighto1\[2..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067403509 ""}  } { { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 320 1624 1800 336 "lighto1\[2..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1577067403509 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "lighto11 " "Converted elements in bus name \"lighto11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "lighto11\[2..0\] lighto112..0 " "Converted element name(s) from \"lighto11\[2..0\]\" to \"lighto112..0\"" {  } { { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 288 1624 1800 304 "lighto11\[2..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067403510 ""}  } { { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 288 1624 1800 304 "lighto11\[2..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1577067403510 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "lighto2 " "Converted elements in bus name \"lighto2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "lighto2\[2..0\] lighto22..0 " "Converted element name(s) from \"lighto2\[2..0\]\" to \"lighto22..0\"" {  } { { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 392 1632 1808 408 "lighto2\[2..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067403510 ""}  } { { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 392 1632 1808 408 "lighto2\[2..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1577067403510 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "lighto21 " "Converted elements in bus name \"lighto21\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "lighto21\[2..0\] lighto212..0 " "Converted element name(s) from \"lighto21\[2..0\]\" to \"lighto212..0\"" {  } { { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 368 1632 1808 384 "lighto21\[2..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067403510 ""}  } { { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 368 1632 1808 384 "lighto21\[2..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1577067403510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scan2 scan2:inst17 " "Elaborating entity \"scan2\" for hierarchy \"scan2:inst17\"" {  } { { "redw.bdf" "inst17" { Schematic "G:/aq1/redw.bdf" { { -120 848 1008 56 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067403870 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 scan2.v(10) " "Verilog HDL assignment warning at scan2.v(10): truncated value with size 8 to match size of target (6)" {  } { { "scan2.v" "" { Text "G:/aq1/scan2.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067403871 "|redw|scan2:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 scan2.v(11) " "Verilog HDL assignment warning at scan2.v(11): truncated value with size 8 to match size of target (6)" {  } { { "scan2.v" "" { Text "G:/aq1/scan2.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067403871 "|redw|scan2:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 scan2.v(12) " "Verilog HDL assignment warning at scan2.v(12): truncated value with size 8 to match size of target (6)" {  } { { "scan2.v" "" { Text "G:/aq1/scan2.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067403872 "|redw|scan2:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 scan2.v(13) " "Verilog HDL assignment warning at scan2.v(13): truncated value with size 8 to match size of target (6)" {  } { { "scan2.v" "" { Text "G:/aq1/scan2.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067403872 "|redw|scan2:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 scan2.v(14) " "Verilog HDL assignment warning at scan2.v(14): truncated value with size 8 to match size of target (6)" {  } { { "scan2.v" "" { Text "G:/aq1/scan2.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067403872 "|redw|scan2:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 scan2.v(15) " "Verilog HDL assignment warning at scan2.v(15): truncated value with size 8 to match size of target (6)" {  } { { "scan2.v" "" { Text "G:/aq1/scan2.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067403872 "|redw|scan2:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp7 exp7:inst19 " "Elaborating entity \"exp7\" for hierarchy \"exp7:inst19\"" {  } { { "redw.bdf" "inst19" { Schematic "G:/aq1/redw.bdf" { { 96 -56 128 208 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067403874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_212 _212:inst14 " "Elaborating entity \"_212\" for hierarchy \"_212:inst14\"" {  } { { "redw.bdf" "inst14" { Schematic "G:/aq1/redw.bdf" { { 112 -408 -272 192 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067403880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nambscld nambscld:inst9 " "Elaborating entity \"nambscld\" for hierarchy \"nambscld:inst9\"" {  } { { "redw.bdf" "inst9" { Schematic "G:/aq1/redw.bdf" { { -96 1728 1872 80 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067403883 ""}
{ "Warning" "WSGN_SEARCH_FILE" "experiment31.v 1 1 " "Using design file experiment31.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 experiment31 " "Found entity 1: experiment31" {  } { { "experiment31.v" "" { Text "G:/aq1/experiment31.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067403910 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577067403910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "experiment31 experiment31:0000 " "Elaborating entity \"experiment31\" for hierarchy \"experiment31:0000\"" {  } { { "redw.bdf" "0000" { Schematic "G:/aq1/redw.bdf" { { -88 1384 1552 56 "0000" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067403912 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "out experiment31.v(5) " "Verilog HDL warning at experiment31.v(5): the port and data declarations for array port \"out\" do not specify the same range for each dimension" {  } { { "experiment31.v" "" { Text "G:/aq1/experiment31.v" 5 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Quartus II" 0 -1 1577067403915 "|redw|experiment31:0000"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "out experiment31.v(6) " "HDL warning at experiment31.v(6): see declaration for object \"out\"" {  } { { "experiment31.v" "" { Text "G:/aq1/experiment31.v" 6 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577067403915 "|redw|experiment31:0000"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in4 experiment31.v(14) " "Verilog HDL Always Construct warning at experiment31.v(14): variable \"in4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "experiment31.v" "" { Text "G:/aq1/experiment31.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577067403916 "|redw|experiment31:0000"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in5 experiment31.v(15) " "Verilog HDL Always Construct warning at experiment31.v(15): variable \"in5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "experiment31.v" "" { Text "G:/aq1/experiment31.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577067403916 "|redw|experiment31:0000"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "experiment31.v(10) " "Verilog HDL Case Statement warning at experiment31.v(10): incomplete case statement has no default case item" {  } { { "experiment31.v" "" { Text "G:/aq1/experiment31.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1577067403916 "|redw|experiment31:0000"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out experiment31.v(7) " "Verilog HDL Always Construct warning at experiment31.v(7): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "experiment31.v" "" { Text "G:/aq1/experiment31.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577067403916 "|redw|experiment31:0000"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] experiment31.v(18) " "Inferred latch for \"out\[3\]\" at experiment31.v(18)" {  } { { "experiment31.v" "" { Text "G:/aq1/experiment31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577067403916 "|redw|experiment31:0000"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] experiment31.v(18) " "Inferred latch for \"out\[2\]\" at experiment31.v(18)" {  } { { "experiment31.v" "" { Text "G:/aq1/experiment31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577067403916 "|redw|experiment31:0000"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] experiment31.v(18) " "Inferred latch for \"out\[1\]\" at experiment31.v(18)" {  } { { "experiment31.v" "" { Text "G:/aq1/experiment31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577067403916 "|redw|experiment31:0000"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] experiment31.v(18) " "Inferred latch for \"out\[0\]\" at experiment31.v(18)" {  } { { "experiment31.v" "" { Text "G:/aq1/experiment31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577067403916 "|redw|experiment31:0000"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_light signal_light:inst16 " "Elaborating entity \"signal_light\" for hierarchy \"signal_light:inst16\"" {  } { { "redw.bdf" "inst16" { Schematic "G:/aq1/redw.bdf" { { 248 1056 1240 392 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067403919 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 signallight.v(34) " "Verilog HDL assignment warning at signallight.v(34): truncated value with size 8 to match size of target (4)" {  } { { "signallight.v" "" { Text "G:/aq1/signallight.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067403922 "|redw|signal_light:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 signallight.v(35) " "Verilog HDL assignment warning at signallight.v(35): truncated value with size 8 to match size of target (4)" {  } { { "signallight.v" "" { Text "G:/aq1/signallight.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067403922 "|redw|signal_light:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 signallight.v(44) " "Verilog HDL assignment warning at signallight.v(44): truncated value with size 8 to match size of target (4)" {  } { { "signallight.v" "" { Text "G:/aq1/signallight.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067403922 "|redw|signal_light:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 signallight.v(45) " "Verilog HDL assignment warning at signallight.v(45): truncated value with size 8 to match size of target (4)" {  } { { "signallight.v" "" { Text "G:/aq1/signallight.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067403923 "|redw|signal_light:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 signallight.v(54) " "Verilog HDL assignment warning at signallight.v(54): truncated value with size 8 to match size of target (4)" {  } { { "signallight.v" "" { Text "G:/aq1/signallight.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067403923 "|redw|signal_light:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 signallight.v(55) " "Verilog HDL assignment warning at signallight.v(55): truncated value with size 8 to match size of target (4)" {  } { { "signallight.v" "" { Text "G:/aq1/signallight.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067403923 "|redw|signal_light:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter2 counter2:inst " "Elaborating entity \"counter2\" for hierarchy \"counter2:inst\"" {  } { { "redw.bdf" "inst" { Schematic "G:/aq1/redw.bdf" { { 264 504 680 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067403965 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter2.v(11) " "Verilog HDL assignment warning at counter2.v(11): truncated value with size 32 to match size of target (8)" {  } { { "counter2.v" "" { Text "G:/aq1/counter2.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067403967 "|redw|counter2:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4reg _4reg:inst5 " "Elaborating entity \"_4reg\" for hierarchy \"_4reg:inst5\"" {  } { { "redw.bdf" "inst5" { Schematic "G:/aq1/redw.bdf" { { 456 -136 40 536 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067403969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_213 _213:inst8 " "Elaborating entity \"_213\" for hierarchy \"_213:inst8\"" {  } { { "redw.bdf" "inst8" { Schematic "G:/aq1/redw.bdf" { { 544 -584 -440 624 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067403973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_23 _23:inst6 " "Elaborating entity \"_23\" for hierarchy \"_23:inst6\"" {  } { { "redw.bdf" "inst6" { Schematic "G:/aq1/redw.bdf" { { 224 -480 -360 336 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067403976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_light2 signal_light2:inst12 " "Elaborating entity \"signal_light2\" for hierarchy \"signal_light2:inst12\"" {  } { { "redw.bdf" "inst12" { Schematic "G:/aq1/redw.bdf" { { 400 1056 1240 544 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067403987 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 signallight2.v(34) " "Verilog HDL assignment warning at signallight2.v(34): truncated value with size 8 to match size of target (4)" {  } { { "signallight2.v" "" { Text "G:/aq1/signallight2.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067403989 "|redw|signal_light2:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 signallight2.v(35) " "Verilog HDL assignment warning at signallight2.v(35): truncated value with size 8 to match size of target (4)" {  } { { "signallight2.v" "" { Text "G:/aq1/signallight2.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067403990 "|redw|signal_light2:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 signallight2.v(44) " "Verilog HDL assignment warning at signallight2.v(44): truncated value with size 8 to match size of target (4)" {  } { { "signallight2.v" "" { Text "G:/aq1/signallight2.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067403990 "|redw|signal_light2:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 signallight2.v(45) " "Verilog HDL assignment warning at signallight2.v(45): truncated value with size 8 to match size of target (4)" {  } { { "signallight2.v" "" { Text "G:/aq1/signallight2.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067403990 "|redw|signal_light2:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 signallight2.v(54) " "Verilog HDL assignment warning at signallight2.v(54): truncated value with size 8 to match size of target (4)" {  } { { "signallight2.v" "" { Text "G:/aq1/signallight2.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067403991 "|redw|signal_light2:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 signallight2.v(55) " "Verilog HDL assignment warning at signallight2.v(55): truncated value with size 8 to match size of target (4)" {  } { { "signallight2.v" "" { Text "G:/aq1/signallight2.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577067403991 "|redw|signal_light2:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_21 _21:inst11 " "Elaborating entity \"_21\" for hierarchy \"_21:inst11\"" {  } { { "redw.bdf" "inst11" { Schematic "G:/aq1/redw.bdf" { { 296 1320 1504 408 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067404028 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signal_light:inst16\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signal_light:inst16\|Div2\"" {  } { { "signallight.v" "Div2" { Text "G:/aq1/signallight.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577067404711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signal_light:inst16\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signal_light:inst16\|Div0\"" {  } { { "signallight.v" "Div0" { Text "G:/aq1/signallight.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577067404711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signal_light:inst16\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signal_light:inst16\|Div1\"" {  } { { "signallight.v" "Div1" { Text "G:/aq1/signallight.v" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577067404711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signal_light:inst16\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signal_light:inst16\|Mod2\"" {  } { { "signallight.v" "Mod2" { Text "G:/aq1/signallight.v" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577067404711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signal_light:inst16\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signal_light:inst16\|Mod0\"" {  } { { "signallight.v" "Mod0" { Text "G:/aq1/signallight.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577067404711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signal_light:inst16\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signal_light:inst16\|Mod1\"" {  } { { "signallight.v" "Mod1" { Text "G:/aq1/signallight.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577067404711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signal_light2:inst12\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signal_light2:inst12\|Div0\"" {  } { { "signallight2.v" "Div0" { Text "G:/aq1/signallight2.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577067404711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signal_light2:inst12\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signal_light2:inst12\|Div1\"" {  } { { "signallight2.v" "Div1" { Text "G:/aq1/signallight2.v" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577067404711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signal_light2:inst12\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signal_light2:inst12\|Mod0\"" {  } { { "signallight2.v" "Mod0" { Text "G:/aq1/signallight2.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577067404711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signal_light2:inst12\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signal_light2:inst12\|Mod1\"" {  } { { "signallight2.v" "Mod1" { Text "G:/aq1/signallight2.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577067404711 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1577067404711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "signal_light:inst16\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"signal_light:inst16\|lpm_divide:Div2\"" {  } { { "signallight.v" "" { Text "G:/aq1/signallight.v" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577067404791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "signal_light:inst16\|lpm_divide:Div2 " "Instantiated megafunction \"signal_light:inst16\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067404791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067404791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067404791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067404791 ""}  } { { "signallight.v" "" { Text "G:/aq1/signallight.v" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1577067404791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_agm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_agm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_agm " "Found entity 1: lpm_divide_agm" {  } { { "db/lpm_divide_agm.tdf" "" { Text "G:/aq1/db/lpm_divide_agm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067404916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067404916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "G:/aq1/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067404941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067404941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_13f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_13f " "Found entity 1: alt_u_div_13f" {  } { { "db/alt_u_div_13f.tdf" "" { Text "G:/aq1/db/alt_u_div_13f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067404975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067404975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "G:/aq1/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067405097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067405097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "G:/aq1/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067405216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067405216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "signal_light:inst16\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"signal_light:inst16\|lpm_divide:Mod2\"" {  } { { "signallight.v" "" { Text "G:/aq1/signallight.v" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577067405278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "signal_light:inst16\|lpm_divide:Mod2 " "Instantiated megafunction \"signal_light:inst16\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067405279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067405279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067405279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577067405279 ""}  } { { "signallight.v" "" { Text "G:/aq1/signallight.v" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1577067405279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_d8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d8m " "Found entity 1: lpm_divide_d8m" {  } { { "db/lpm_divide_d8m.tdf" "" { Text "G:/aq1/db/lpm_divide_d8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577067405410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577067405410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "experiment31:0000\|out\[3\] " "Latch experiment31:0000\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scan2:inst17\|SEL\[1\] " "Ports D and ENA on the latch are fed by the same signal scan2:inst17\|SEL\[1\]" {  } { { "scan2.v" "" { Text "G:/aq1/scan2.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1577067406050 ""}  } { { "experiment31.v" "" { Text "G:/aq1/experiment31.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1577067406050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "experiment31:0000\|out\[2\] " "Latch experiment31:0000\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scan2:inst17\|SEL\[1\] " "Ports D and ENA on the latch are fed by the same signal scan2:inst17\|SEL\[1\]" {  } { { "scan2.v" "" { Text "G:/aq1/scan2.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1577067406050 ""}  } { { "experiment31.v" "" { Text "G:/aq1/experiment31.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1577067406050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "experiment31:0000\|out\[1\] " "Latch experiment31:0000\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scan2:inst17\|SEL\[1\] " "Ports D and ENA on the latch are fed by the same signal scan2:inst17\|SEL\[1\]" {  } { { "scan2.v" "" { Text "G:/aq1/scan2.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1577067406051 ""}  } { { "experiment31.v" "" { Text "G:/aq1/experiment31.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1577067406051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "experiment31:0000\|out\[0\] " "Latch experiment31:0000\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scan2:inst17\|SEL\[1\] " "Ports D and ENA on the latch are fed by the same signal scan2:inst17\|SEL\[1\]" {  } { { "scan2.v" "" { Text "G:/aq1/scan2.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1577067406051 ""}  } { { "experiment31.v" "" { Text "G:/aq1/experiment31.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1577067406051 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "h GND " "Pin \"h\" is stuck at GND" {  } { { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 40 1872 2048 56 "h" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577067406389 "|redw|h"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1577067406389 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1577067406601 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1577067407045 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/aq1/output_files/red.map.smsg " "Generated suppressed messages file G:/aq1/output_files/red.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1577067407243 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1577067407596 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577067407596 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "927 " "Implemented 927 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1577067407832 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1577067407832 ""} { "Info" "ICUT_CUT_TM_LCELLS" "884 " "Implemented 884 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1577067407832 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1577067407832 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577067407918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 10:16:47 2019 " "Processing ended: Mon Dec 23 10:16:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577067407918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577067407918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577067407918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577067407918 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1577067409518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577067409519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 10:16:48 2019 " "Processing started: Mon Dec 23 10:16:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577067409519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1577067409519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off red -c red " "Command: quartus_fit --read_settings_files=off --write_settings_files=off red -c red" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1577067409519 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1577067409705 ""}
{ "Info" "0" "" "Project  = red" {  } {  } 0 0 "Project  = red" 0 0 "Fitter" 0 0 1577067409706 ""}
{ "Info" "0" "" "Revision = red" {  } {  } 0 0 "Revision = red" 0 0 "Fitter" 0 0 1577067409706 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1577067409841 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "red EP3C55F484C8 " "Selected device EP3C55F484C8 for design \"red\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1577067409874 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1577067409963 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1577067409964 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1577067409964 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1577067410167 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484C8 " "Device EP3C16F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577067410979 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C8 " "Device EP3C40F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577067410979 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C8 " "Device EP3C80F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577067410979 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F484C8 " "Device EP3C120F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577067410979 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1577067410979 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 2126 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1577067410985 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 2128 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1577067410985 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 2130 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1577067410985 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 2132 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1577067410985 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 2134 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1577067410985 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1577067410985 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1577067410987 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "43 43 " "No exact pin location assignment(s) for 43 pins of 43 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "QA " "Pin QA not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { QA } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { -80 1008 1184 -64 "QA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "QB " "Pin QB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { QB } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { -64 1008 1184 -48 "QB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "QC " "Pin QC not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { QC } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { -48 1008 1184 -32 "QC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "QD " "Pin QD not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { QD } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { -32 1008 1184 -16 "QD" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "QE " "Pin QE not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { QE } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { -16 1008 1184 0 "QE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "QF " "Pin QF not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { QF } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 0 1008 1184 16 "QF" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a " "Pin a not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { a } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { -72 1872 2048 -56 "a" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b " "Pin b not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { b } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { -56 1872 2048 -40 "b" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c " "Pin c not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { -40 1872 2048 -24 "c" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d " "Pin d not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { d } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { -24 1872 2048 -8 "d" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e " "Pin e not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { e } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { -8 1872 2048 8 "e" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f " "Pin f not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { f } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 8 1872 2048 24 "f" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { f } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g " "Pin g not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { g } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 24 1872 2048 40 "g" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "h " "Pin h not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { h } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 40 1872 2048 56 "h" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lighto12 " "Pin lighto12 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lighto12 } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 320 1624 1800 336 "lighto12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lighto12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lighto11 " "Pin lighto11 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lighto11 } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 320 1624 1800 336 "lighto11" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lighto11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lighto10 " "Pin lighto10 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lighto10 } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 320 1624 1800 336 "lighto10" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lighto10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lighto112 " "Pin lighto112 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lighto112 } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 288 1624 1800 304 "lighto112" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lighto112 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lighto111 " "Pin lighto111 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lighto111 } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 288 1624 1800 304 "lighto111" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lighto111 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lighto110 " "Pin lighto110 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lighto110 } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 288 1624 1800 304 "lighto110" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lighto110 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lighto22 " "Pin lighto22 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lighto22 } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 392 1632 1808 408 "lighto22" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lighto22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lighto21 " "Pin lighto21 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lighto21 } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 392 1632 1808 408 "lighto21" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lighto21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lighto20 " "Pin lighto20 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lighto20 } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 392 1632 1808 408 "lighto20" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lighto20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lighto212 " "Pin lighto212 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lighto212 } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 368 1632 1808 384 "lighto212" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lighto212 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lighto211 " "Pin lighto211 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lighto211 } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 368 1632 1808 384 "lighto211" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lighto211 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lighto210 " "Pin lighto210 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lighto210 } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 368 1632 1808 384 "lighto210" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lighto210 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[2\] " "Pin sel\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sel[2] } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { -96 1216 1392 -80 "sel" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[1\] " "Pin sel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sel[1] } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { -96 1216 1392 -80 "sel" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[0\] " "Pin sel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sel[0] } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { -96 1216 1392 -80 "sel" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stop " "Pin stop not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { stop } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 64 -656 -488 80 "stop" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stop } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en " "Pin en not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { -64 1192 1360 -48 "en" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 208 -648 -480 224 "rst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_fre " "Pin rst_fre not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst_fre } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 88 -272 -104 104 "rst_fre" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_fre } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "yel\[0\] " "Pin yel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { yel[0] } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 416 -368 -200 432 "yel" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { yel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "yel\[1\] " "Pin yel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { yel[1] } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 416 -368 -200 432 "yel" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { yel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "yel\[2\] " "Pin yel\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { yel[2] } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 416 -368 -200 432 "yel" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { yel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "yel\[3\] " "Pin yel\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { yel[3] } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 416 -368 -200 432 "yel" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { yel[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "yel\[5\] " "Pin yel\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { yel[5] } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 416 -368 -200 432 "yel" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { yel[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "yel\[4\] " "Pin yel\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { yel[4] } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 416 -368 -200 432 "yel" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { yel[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 152 -632 -464 168 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ldn " "Pin ldn not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ldn } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 464 -1040 -872 480 "ldn" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ldn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2 " "Pin s2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2 } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 264 -648 -480 280 "s2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1 " "Pin s1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1 } } } { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 248 -648 -480 264 "s1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577067412273 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1577067412273 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1577067412730 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "red.sdc " "Synopsys Design Constraints File file not found: 'red.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1577067412732 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1577067412733 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1577067412749 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1577067412751 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1577067412751 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "_212:inst14\|clko  " "Automatically promoted node _212:inst14\|clko " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1577067412845 ""}  } { { "212.v" "" { Text "G:/aq1/212.v" 4 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _212:inst14|clko } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577067412845 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "exp7:inst19\|clk_1Hz  " "Automatically promoted node exp7:inst19\|clk_1Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1577067412845 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "exp7:inst19\|clk_1Hz~0 " "Destination node exp7:inst19\|clk_1Hz~0" {  } { { "exp7.v" "" { Text "G:/aq1/exp7.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { exp7:inst19|clk_1Hz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 1821 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577067412845 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1577067412845 ""}  } { { "exp7.v" "" { Text "G:/aq1/exp7.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { exp7:inst19|clk_1Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577067412845 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "exp7:inst19\|clk_1KHz  " "Automatically promoted node exp7:inst19\|clk_1KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1577067412846 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scan2:inst17\|SEL\[2\] " "Destination node scan2:inst17\|SEL\[2\]" {  } { { "scan2.v" "" { Text "G:/aq1/scan2.v" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { scan2:inst17|SEL[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577067412846 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "exp7:inst19\|clk_1KHz~0 " "Destination node exp7:inst19\|clk_1KHz~0" {  } { { "exp7.v" "" { Text "G:/aq1/exp7.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { exp7:inst19|clk_1KHz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 972 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577067412846 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1577067412846 ""}  } { { "exp7.v" "" { Text "G:/aq1/exp7.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { exp7:inst19|clk_1KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577067412846 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "_213:inst2\|numo  " "Automatically promoted node _213:inst2\|numo " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1577067412847 ""}  } { { "213.v" "" { Text "G:/aq1/213.v" 4 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _213:inst2|numo } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577067412847 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "_213:inst7\|numo  " "Automatically promoted node _213:inst7\|numo " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1577067412847 ""}  } { { "213.v" "" { Text "G:/aq1/213.v" 4 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _213:inst7|numo } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577067412847 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "_213:inst8\|numo  " "Automatically promoted node _213:inst8\|numo " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1577067412847 ""}  } { { "213.v" "" { Text "G:/aq1/213.v" 4 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _213:inst8|numo } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577067412847 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "scan2:inst17\|QB~0  " "Automatically promoted node scan2:inst17\|QB~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1577067412849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scan2:inst17\|QA " "Destination node scan2:inst17\|QA" {  } { { "scan2.v" "" { Text "G:/aq1/scan2.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { scan2:inst17|QA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577067412849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scan2:inst17\|QB " "Destination node scan2:inst17\|QB" {  } { { "scan2.v" "" { Text "G:/aq1/scan2.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { scan2:inst17|QB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577067412849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scan2:inst17\|QC " "Destination node scan2:inst17\|QC" {  } { { "scan2.v" "" { Text "G:/aq1/scan2.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { scan2:inst17|QC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577067412849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scan2:inst17\|QD " "Destination node scan2:inst17\|QD" {  } { { "scan2.v" "" { Text "G:/aq1/scan2.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { scan2:inst17|QD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577067412849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scan2:inst17\|QE " "Destination node scan2:inst17\|QE" {  } { { "scan2.v" "" { Text "G:/aq1/scan2.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { scan2:inst17|QE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577067412849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scan2:inst17\|QF " "Destination node scan2:inst17\|QF" {  } { { "scan2.v" "" { Text "G:/aq1/scan2.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { scan2:inst17|QF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577067412849 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1577067412849 ""}  } { { "scan2.v" "" { Text "G:/aq1/scan2.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { scan2:inst17|QB~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 857 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577067412849 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN AB11 (CLK14, DIFFCLK_6n)) " "Automatically promoted node rst~input (placed in PIN AB11 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1577067412849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal_light:inst16\|light1\[2\] " "Destination node signal_light:inst16\|light1\[2\]" {  } { { "signallight.v" "" { Text "G:/aq1/signallight.v" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signal_light:inst16|light1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577067412849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal_light:inst16\|light1\[1\] " "Destination node signal_light:inst16\|light1\[1\]" {  } { { "signallight.v" "" { Text "G:/aq1/signallight.v" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signal_light:inst16|light1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577067412849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal_light2:inst12\|light1\[1\] " "Destination node signal_light2:inst12\|light1\[1\]" {  } { { "signallight2.v" "" { Text "G:/aq1/signallight2.v" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signal_light2:inst12|light1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577067412849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal_light2:inst12\|light1\[0\] " "Destination node signal_light2:inst12\|light1\[0\]" {  } { { "signallight2.v" "" { Text "G:/aq1/signallight2.v" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signal_light2:inst12|light1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577067412849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal_light:inst16\|state~13 " "Destination node signal_light:inst16\|state~13" {  } { { "signallight.v" "" { Text "G:/aq1/signallight.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signal_light:inst16|state~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 920 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577067412849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal_light:inst16\|light1\[0\]~3 " "Destination node signal_light:inst16\|light1\[0\]~3" {  } { { "signallight.v" "" { Text "G:/aq1/signallight.v" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signal_light:inst16|light1[0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 921 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577067412849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal_light:inst16\|Selector5~0 " "Destination node signal_light:inst16\|Selector5~0" {  } { { "signallight.v" "" { Text "G:/aq1/signallight.v" 25 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signal_light:inst16|Selector5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 923 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577067412849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal_light:inst16\|light1\[0\]~4 " "Destination node signal_light:inst16\|light1\[0\]~4" {  } { { "signallight.v" "" { Text "G:/aq1/signallight.v" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signal_light:inst16|light1[0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 925 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577067412849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal_light2:inst12\|state~13 " "Destination node signal_light2:inst12\|state~13" {  } { { "signallight2.v" "" { Text "G:/aq1/signallight2.v" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signal_light2:inst12|state~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 951 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577067412849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal_light2:inst12\|light1\[2\]~2 " "Destination node signal_light2:inst12\|light1\[2\]~2" {  } { { "signallight2.v" "" { Text "G:/aq1/signallight2.v" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signal_light2:inst12|light1[2]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 952 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577067412849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1577067412849 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1577067412849 ""}  } { { "redw.bdf" "" { Schematic "G:/aq1/redw.bdf" { { 208 -648 -480 224 "rst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/aq1/" { { 0 { 0 ""} 0 2112 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577067412849 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1577067413460 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1577067413462 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1577067413462 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1577067413465 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1577067413467 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1577067413468 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1577067413468 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1577067413470 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1577067413536 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1577067413537 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1577067413537 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "42 unused 2.5V 13 29 0 " "Number of I/O pins in group: 42 (unused VREF, 2.5V VCCIO, 13 input, 29 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1577067413542 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1577067413542 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1577067413542 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 30 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1577067413544 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1577067413544 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 41 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1577067413544 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1577067413544 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 42 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1577067413544 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 38 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1577067413544 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1577067413544 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1577067413544 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1577067413544 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1577067413544 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577067413601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1577067416324 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577067417180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1577067417197 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1577067420742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577067420742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1577067421527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X44_Y32 X54_Y42 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X44_Y32 to location X54_Y42" {  } { { "loc" "" { Generic "G:/aq1/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X44_Y32 to location X54_Y42"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X44_Y32 to location X54_Y42"} 44 32 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1577067423912 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1577067423912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577067427119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1577067427122 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1577067427122 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.78 " "Total time spent on timing analysis during the Fitter is 1.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1577067427162 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1577067427419 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1577067427969 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1577067428077 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1577067428571 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577067429265 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/aq1/output_files/red.fit.smsg " "Generated suppressed messages file G:/aq1/output_files/red.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1577067430416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5522 " "Peak virtual memory: 5522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577067431970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 10:17:11 2019 " "Processing ended: Mon Dec 23 10:17:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577067431970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577067431970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577067431970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1577067431970 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1577067433293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577067433294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 10:17:12 2019 " "Processing started: Mon Dec 23 10:17:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577067433294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1577067433294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off red -c red " "Command: quartus_asm --read_settings_files=off --write_settings_files=off red -c red" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1577067433294 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1577067437113 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1577067437222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4565 " "Peak virtual memory: 4565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577067438990 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 10:17:18 2019 " "Processing ended: Mon Dec 23 10:17:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577067438990 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577067438990 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577067438990 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1577067438990 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1577067439656 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1577067440567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577067440568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 10:17:19 2019 " "Processing started: Mon Dec 23 10:17:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577067440568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1577067440568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta red -c red " "Command: quartus_sta red -c red" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1577067440568 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1577067440770 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1577067441142 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1577067441142 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1577067441227 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1577067441227 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1577067441558 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "red.sdc " "Synopsys Design Constraints File file not found: 'red.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1577067441706 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1577067441707 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name exp7:inst19\|clk_1Hz exp7:inst19\|clk_1Hz " "create_clock -period 1.000 -name exp7:inst19\|clk_1Hz exp7:inst19\|clk_1Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1577067441714 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ldn ldn " "create_clock -period 1.000 -name ldn ldn" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1577067441714 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1577067441714 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name exp7:inst19\|clk_1KHz exp7:inst19\|clk_1KHz " "create_clock -period 1.000 -name exp7:inst19\|clk_1KHz exp7:inst19\|clk_1KHz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1577067441714 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name scan2:inst17\|SEL\[1\] scan2:inst17\|SEL\[1\] " "create_clock -period 1.000 -name scan2:inst17\|SEL\[1\] scan2:inst17\|SEL\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1577067441714 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1577067441714 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1577067442245 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1577067442247 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1577067442248 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1577067442263 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1577067442356 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1577067442356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.339 " "Worst-case setup slack is -19.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067442382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067442382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.339      -438.309 exp7:inst19\|clk_1Hz  " "  -19.339      -438.309 exp7:inst19\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067442382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.479      -271.267 clk  " "   -4.479      -271.267 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067442382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.094       -13.431 scan2:inst17\|SEL\[1\]  " "   -4.094       -13.431 scan2:inst17\|SEL\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067442382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.589        -8.103 exp7:inst19\|clk_1KHz  " "   -2.589        -8.103 exp7:inst19\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067442382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577067442382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.536 " "Worst-case hold slack is -1.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067442406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067442406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.536        -4.935 scan2:inst17\|SEL\[1\]  " "   -1.536        -4.935 scan2:inst17\|SEL\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067442406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.984        -5.974 exp7:inst19\|clk_1KHz  " "   -0.984        -5.974 exp7:inst19\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067442406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.449        -0.836 clk  " "   -0.449        -0.836 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067442406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450         0.000 exp7:inst19\|clk_1Hz  " "    0.450         0.000 exp7:inst19\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067442406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577067442406 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1577067442419 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1577067442430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067442477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067442477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -101.142 clk  " "   -3.000      -101.142 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067442477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -29.766 ldn  " "   -3.000       -29.766 ldn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067442477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -56.506 exp7:inst19\|clk_1Hz  " "   -1.487       -56.506 exp7:inst19\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067442477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -13.383 exp7:inst19\|clk_1KHz  " "   -1.487       -13.383 exp7:inst19\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067442477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 scan2:inst17\|SEL\[1\]  " "    0.401         0.000 scan2:inst17\|SEL\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067442477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577067442477 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1577067443196 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1577067443249 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1577067444455 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1577067444672 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1577067444707 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1577067444707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.638 " "Worst-case setup slack is -17.638" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067444723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067444723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.638      -403.397 exp7:inst19\|clk_1Hz  " "  -17.638      -403.397 exp7:inst19\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067444723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.240      -249.597 clk  " "   -4.240      -249.597 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067444723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.002       -12.974 scan2:inst17\|SEL\[1\]  " "   -4.002       -12.974 scan2:inst17\|SEL\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067444723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.269        -6.740 exp7:inst19\|clk_1KHz  " "   -2.269        -6.740 exp7:inst19\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067444723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577067444723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.321 " "Worst-case hold slack is -1.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067444749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067444749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.321        -3.899 scan2:inst17\|SEL\[1\]  " "   -1.321        -3.899 scan2:inst17\|SEL\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067444749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.904        -5.424 exp7:inst19\|clk_1KHz  " "   -0.904        -5.424 exp7:inst19\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067444749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.401        -0.739 clk  " "   -0.401        -0.739 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067444749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397         0.000 exp7:inst19\|clk_1Hz  " "    0.397         0.000 exp7:inst19\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067444749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577067444749 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1577067444767 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1577067444788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067444811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067444811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -101.427 clk  " "   -3.000      -101.427 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067444811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -30.349 ldn  " "   -3.000       -30.349 ldn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067444811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -57.087 exp7:inst19\|clk_1Hz  " "   -1.487       -57.087 exp7:inst19\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067444811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -13.383 exp7:inst19\|clk_1KHz  " "   -1.487       -13.383 exp7:inst19\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067444811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349         0.000 scan2:inst17\|SEL\[1\]  " "    0.349         0.000 scan2:inst17\|SEL\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067444811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577067444811 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1577067445422 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1577067445732 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1577067445742 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1577067445742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.564 " "Worst-case setup slack is -7.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067445763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067445763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.564      -167.515 exp7:inst19\|clk_1Hz  " "   -7.564      -167.515 exp7:inst19\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067445763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.369       -78.380 clk  " "   -1.369       -78.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067445763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.049        -3.016 scan2:inst17\|SEL\[1\]  " "   -1.049        -3.016 scan2:inst17\|SEL\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067445763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.661        -0.661 exp7:inst19\|clk_1KHz  " "   -0.661        -0.661 exp7:inst19\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067445763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577067445763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.886 " "Worst-case hold slack is -0.886" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067445793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067445793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.886        -3.150 scan2:inst17\|SEL\[1\]  " "   -0.886        -3.150 scan2:inst17\|SEL\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067445793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.504        -3.324 exp7:inst19\|clk_1KHz  " "   -0.504        -3.324 exp7:inst19\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067445793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.326        -0.641 clk  " "   -0.326        -0.641 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067445793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184         0.000 exp7:inst19\|clk_1Hz  " "    0.184         0.000 exp7:inst19\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067445793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577067445793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1577067445815 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1577067445845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067445871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067445871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -75.876 clk  " "   -3.000       -75.876 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067445871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -23.304 ldn  " "   -3.000       -23.304 ldn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067445871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -38.000 exp7:inst19\|clk_1Hz  " "   -1.000       -38.000 exp7:inst19\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067445871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -9.000 exp7:inst19\|clk_1KHz  " "   -1.000        -9.000 exp7:inst19\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067445871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436         0.000 scan2:inst17\|SEL\[1\]  " "    0.436         0.000 scan2:inst17\|SEL\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577067445871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577067445871 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1577067448126 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1577067448127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577067448459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 10:17:28 2019 " "Processing ended: Mon Dec 23 10:17:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577067448459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577067448459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577067448459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577067448459 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1577067449914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577067449915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 10:17:29 2019 " "Processing started: Mon Dec 23 10:17:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577067449915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1577067449915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off red -c red " "Command: quartus_eda --read_settings_files=off --write_settings_files=off red -c red" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1577067449915 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "red.vo G:/aq1/simulation/modelsim/ simulation " "Generated file red.vo in folder \"G:/aq1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577067450965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4546 " "Peak virtual memory: 4546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577067451109 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 10:17:31 2019 " "Processing ended: Mon Dec 23 10:17:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577067451109 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577067451109 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577067451109 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577067451109 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 57 s " "Quartus II Full Compilation was successful. 0 errors, 57 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577067451837 ""}
