// Seed: 3211881788
module module_0;
  id_1 :
  assert property (@(1) 1)
  else begin : LABEL_0
    id_1 = -1'd0;
  end
  assign module_2.id_1 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd74
) (
    output wand  id_0,
    input  uwire id_1,
    input  wand  _id_2
);
  logic [id_2 : -1] id_4;
  ;
  wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire [-1 : -1] id_6;
  assign id_5 = (id_4);
  wire id_7;
  wire id_8;
endmodule
module module_2 (
    output wire id_0,
    output wire id_1,
    output supply1 id_2,
    output wor id_3,
    input tri0 id_4
);
  wire id_6;
  nor primCall (id_0, id_4, id_6);
  module_0 modCall_1 ();
endmodule
