// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

// DATE "03/22/2018 17:06:17"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module datapath (
	Clk,
	mClk,
	WEN,
	EN,
	Clr_A,
	Ld_A,
	Clr_B,
	Ld_B,
	Clr_C,
	Ld_C,
	Clr_Z,
	Ld_Z,
	Clr_PC,
	Ld_PC,
	Clr_IR,
	Ld_IR,
	Out_A,
	Out_B,
	Out_C,
	Out_Z,
	Out_PC,
	Out_IR,
	Inc_PC,
	ADDR_OUT,
	DATA_IN,
	DATA_OUT,
	MEM_OUT,
	MEM_IN,
	MEM_ADDR,
	DATA_Mux,
	REG_Mux,
	A_MUX,
	B_MUX,
	IM_MUX1,
	IM_MUX2,
	ALU_Op);
input 	Clk;
input 	mClk;
input 	WEN;
input 	EN;
input 	Clr_A;
input 	Ld_A;
input 	Clr_B;
input 	Ld_B;
input 	Clr_C;
input 	Ld_C;
input 	Clr_Z;
input 	Ld_Z;
input 	Clr_PC;
input 	Ld_PC;
input 	Clr_IR;
input 	Ld_IR;
output 	[31:0] Out_A;
output 	[31:0] Out_B;
output 	Out_C;
output 	Out_Z;
output 	[31:0] Out_PC;
output 	[31:0] Out_IR;
input 	Inc_PC;
output 	[31:0] ADDR_OUT;
input 	[31:0] DATA_IN;
output 	[31:0] DATA_OUT;
output 	[31:0] MEM_OUT;
output 	[31:0] MEM_IN;
output 	[7:0] MEM_ADDR;
input 	[1:0] DATA_Mux;
input 	REG_Mux;
input 	A_MUX;
input 	B_MUX;
input 	IM_MUX1;
input 	[1:0] IM_MUX2;
input 	[2:0] ALU_Op;

// Design Ports Information
// Clr_C	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ld_C	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clr_Z	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ld_Z	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[0]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[1]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[2]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[4]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[5]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[6]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[7]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[8]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[9]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[10]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[11]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[12]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[13]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[14]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[15]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[16]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[17]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[18]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[19]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[20]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[21]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[22]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[23]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[24]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[25]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[26]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[27]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[28]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[29]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[30]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[31]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[0]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[1]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[2]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[3]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[4]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[5]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[6]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[7]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[8]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[9]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[10]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[11]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[12]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[14]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[15]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[16]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[17]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[18]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[19]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[20]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[21]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[22]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[23]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[24]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[25]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[26]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[27]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[28]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[29]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[30]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[31]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_C	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_Z	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[0]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[1]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[2]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[4]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[5]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[6]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[7]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[9]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[10]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[11]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[12]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[13]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[14]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[15]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[16]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[17]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[18]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[19]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[20]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[21]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[22]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[23]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[24]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[25]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[26]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[27]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[28]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[29]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[30]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[31]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[0]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[1]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[3]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[4]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[5]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[6]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[8]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[9]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[10]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[11]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[12]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[13]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[14]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[15]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[16]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[17]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[18]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[19]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[20]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[21]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[22]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[23]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[24]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[25]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[26]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[27]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[28]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[29]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[30]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[31]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[0]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[1]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[3]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[4]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[5]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[6]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[8]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[9]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[10]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[11]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[12]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[13]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[14]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[15]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[16]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[17]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[18]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[19]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[20]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[21]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[22]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[23]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[24]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[25]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[26]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[27]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[28]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[29]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[30]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[31]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[0]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[1]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[2]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[3]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[4]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[5]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[6]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[7]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[8]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[9]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[10]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[11]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[12]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[13]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[14]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[15]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[16]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[17]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[18]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[19]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[20]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[21]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[22]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[23]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[24]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[25]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[26]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[27]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[28]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[29]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[30]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[31]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[0]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[1]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[2]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[3]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[4]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[5]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[6]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[7]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[8]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[9]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[10]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[11]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[12]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[13]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[14]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[15]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[16]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[17]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[18]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[19]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[20]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[21]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[22]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[23]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[24]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[25]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[26]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[27]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[28]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[29]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[30]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[31]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[0]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[1]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[2]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[3]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[4]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[5]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[6]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[7]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[8]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[9]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[10]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[11]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[12]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[13]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[14]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[15]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[16]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[17]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[18]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[19]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[20]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[21]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[22]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[23]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[24]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[25]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[26]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[27]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[28]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[29]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[30]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[31]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[0]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[2]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[3]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[4]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[5]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[6]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[7]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Op[2]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IM_MUX2[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IM_MUX2[1]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IM_MUX1	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Op[0]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Op[1]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_Mux[1]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_Mux[0]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[0]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[1]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[2]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[3]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[4]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[5]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[6]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[7]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[8]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[9]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[10]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[11]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[12]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[13]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[14]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[15]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[16]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[17]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[18]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[19]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[20]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[21]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[22]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[23]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[24]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[25]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[26]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[27]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[28]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[29]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[30]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[31]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_Mux	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_MUX	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clr_A	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ld_A	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_MUX	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clr_B	=>  Location: PIN_AG14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ld_B	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clr_IR	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ld_IR	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ld_PC	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inc_PC	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clr_PC	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WEN	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EN	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mClk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("lab4b_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \Clr_C~input_o ;
wire \Ld_C~input_o ;
wire \Clr_Z~input_o ;
wire \Ld_Z~input_o ;
wire \Out_A[0]~output_o ;
wire \Out_A[1]~output_o ;
wire \Out_A[2]~output_o ;
wire \Out_A[3]~output_o ;
wire \Out_A[4]~output_o ;
wire \Out_A[5]~output_o ;
wire \Out_A[6]~output_o ;
wire \Out_A[7]~output_o ;
wire \Out_A[8]~output_o ;
wire \Out_A[9]~output_o ;
wire \Out_A[10]~output_o ;
wire \Out_A[11]~output_o ;
wire \Out_A[12]~output_o ;
wire \Out_A[13]~output_o ;
wire \Out_A[14]~output_o ;
wire \Out_A[15]~output_o ;
wire \Out_A[16]~output_o ;
wire \Out_A[17]~output_o ;
wire \Out_A[18]~output_o ;
wire \Out_A[19]~output_o ;
wire \Out_A[20]~output_o ;
wire \Out_A[21]~output_o ;
wire \Out_A[22]~output_o ;
wire \Out_A[23]~output_o ;
wire \Out_A[24]~output_o ;
wire \Out_A[25]~output_o ;
wire \Out_A[26]~output_o ;
wire \Out_A[27]~output_o ;
wire \Out_A[28]~output_o ;
wire \Out_A[29]~output_o ;
wire \Out_A[30]~output_o ;
wire \Out_A[31]~output_o ;
wire \Out_B[0]~output_o ;
wire \Out_B[1]~output_o ;
wire \Out_B[2]~output_o ;
wire \Out_B[3]~output_o ;
wire \Out_B[4]~output_o ;
wire \Out_B[5]~output_o ;
wire \Out_B[6]~output_o ;
wire \Out_B[7]~output_o ;
wire \Out_B[8]~output_o ;
wire \Out_B[9]~output_o ;
wire \Out_B[10]~output_o ;
wire \Out_B[11]~output_o ;
wire \Out_B[12]~output_o ;
wire \Out_B[13]~output_o ;
wire \Out_B[14]~output_o ;
wire \Out_B[15]~output_o ;
wire \Out_B[16]~output_o ;
wire \Out_B[17]~output_o ;
wire \Out_B[18]~output_o ;
wire \Out_B[19]~output_o ;
wire \Out_B[20]~output_o ;
wire \Out_B[21]~output_o ;
wire \Out_B[22]~output_o ;
wire \Out_B[23]~output_o ;
wire \Out_B[24]~output_o ;
wire \Out_B[25]~output_o ;
wire \Out_B[26]~output_o ;
wire \Out_B[27]~output_o ;
wire \Out_B[28]~output_o ;
wire \Out_B[29]~output_o ;
wire \Out_B[30]~output_o ;
wire \Out_B[31]~output_o ;
wire \Out_C~output_o ;
wire \Out_Z~output_o ;
wire \Out_PC[0]~output_o ;
wire \Out_PC[1]~output_o ;
wire \Out_PC[2]~output_o ;
wire \Out_PC[3]~output_o ;
wire \Out_PC[4]~output_o ;
wire \Out_PC[5]~output_o ;
wire \Out_PC[6]~output_o ;
wire \Out_PC[7]~output_o ;
wire \Out_PC[8]~output_o ;
wire \Out_PC[9]~output_o ;
wire \Out_PC[10]~output_o ;
wire \Out_PC[11]~output_o ;
wire \Out_PC[12]~output_o ;
wire \Out_PC[13]~output_o ;
wire \Out_PC[14]~output_o ;
wire \Out_PC[15]~output_o ;
wire \Out_PC[16]~output_o ;
wire \Out_PC[17]~output_o ;
wire \Out_PC[18]~output_o ;
wire \Out_PC[19]~output_o ;
wire \Out_PC[20]~output_o ;
wire \Out_PC[21]~output_o ;
wire \Out_PC[22]~output_o ;
wire \Out_PC[23]~output_o ;
wire \Out_PC[24]~output_o ;
wire \Out_PC[25]~output_o ;
wire \Out_PC[26]~output_o ;
wire \Out_PC[27]~output_o ;
wire \Out_PC[28]~output_o ;
wire \Out_PC[29]~output_o ;
wire \Out_PC[30]~output_o ;
wire \Out_PC[31]~output_o ;
wire \Out_IR[0]~output_o ;
wire \Out_IR[1]~output_o ;
wire \Out_IR[2]~output_o ;
wire \Out_IR[3]~output_o ;
wire \Out_IR[4]~output_o ;
wire \Out_IR[5]~output_o ;
wire \Out_IR[6]~output_o ;
wire \Out_IR[7]~output_o ;
wire \Out_IR[8]~output_o ;
wire \Out_IR[9]~output_o ;
wire \Out_IR[10]~output_o ;
wire \Out_IR[11]~output_o ;
wire \Out_IR[12]~output_o ;
wire \Out_IR[13]~output_o ;
wire \Out_IR[14]~output_o ;
wire \Out_IR[15]~output_o ;
wire \Out_IR[16]~output_o ;
wire \Out_IR[17]~output_o ;
wire \Out_IR[18]~output_o ;
wire \Out_IR[19]~output_o ;
wire \Out_IR[20]~output_o ;
wire \Out_IR[21]~output_o ;
wire \Out_IR[22]~output_o ;
wire \Out_IR[23]~output_o ;
wire \Out_IR[24]~output_o ;
wire \Out_IR[25]~output_o ;
wire \Out_IR[26]~output_o ;
wire \Out_IR[27]~output_o ;
wire \Out_IR[28]~output_o ;
wire \Out_IR[29]~output_o ;
wire \Out_IR[30]~output_o ;
wire \Out_IR[31]~output_o ;
wire \ADDR_OUT[0]~output_o ;
wire \ADDR_OUT[1]~output_o ;
wire \ADDR_OUT[2]~output_o ;
wire \ADDR_OUT[3]~output_o ;
wire \ADDR_OUT[4]~output_o ;
wire \ADDR_OUT[5]~output_o ;
wire \ADDR_OUT[6]~output_o ;
wire \ADDR_OUT[7]~output_o ;
wire \ADDR_OUT[8]~output_o ;
wire \ADDR_OUT[9]~output_o ;
wire \ADDR_OUT[10]~output_o ;
wire \ADDR_OUT[11]~output_o ;
wire \ADDR_OUT[12]~output_o ;
wire \ADDR_OUT[13]~output_o ;
wire \ADDR_OUT[14]~output_o ;
wire \ADDR_OUT[15]~output_o ;
wire \ADDR_OUT[16]~output_o ;
wire \ADDR_OUT[17]~output_o ;
wire \ADDR_OUT[18]~output_o ;
wire \ADDR_OUT[19]~output_o ;
wire \ADDR_OUT[20]~output_o ;
wire \ADDR_OUT[21]~output_o ;
wire \ADDR_OUT[22]~output_o ;
wire \ADDR_OUT[23]~output_o ;
wire \ADDR_OUT[24]~output_o ;
wire \ADDR_OUT[25]~output_o ;
wire \ADDR_OUT[26]~output_o ;
wire \ADDR_OUT[27]~output_o ;
wire \ADDR_OUT[28]~output_o ;
wire \ADDR_OUT[29]~output_o ;
wire \ADDR_OUT[30]~output_o ;
wire \ADDR_OUT[31]~output_o ;
wire \DATA_OUT[0]~output_o ;
wire \DATA_OUT[1]~output_o ;
wire \DATA_OUT[2]~output_o ;
wire \DATA_OUT[3]~output_o ;
wire \DATA_OUT[4]~output_o ;
wire \DATA_OUT[5]~output_o ;
wire \DATA_OUT[6]~output_o ;
wire \DATA_OUT[7]~output_o ;
wire \DATA_OUT[8]~output_o ;
wire \DATA_OUT[9]~output_o ;
wire \DATA_OUT[10]~output_o ;
wire \DATA_OUT[11]~output_o ;
wire \DATA_OUT[12]~output_o ;
wire \DATA_OUT[13]~output_o ;
wire \DATA_OUT[14]~output_o ;
wire \DATA_OUT[15]~output_o ;
wire \DATA_OUT[16]~output_o ;
wire \DATA_OUT[17]~output_o ;
wire \DATA_OUT[18]~output_o ;
wire \DATA_OUT[19]~output_o ;
wire \DATA_OUT[20]~output_o ;
wire \DATA_OUT[21]~output_o ;
wire \DATA_OUT[22]~output_o ;
wire \DATA_OUT[23]~output_o ;
wire \DATA_OUT[24]~output_o ;
wire \DATA_OUT[25]~output_o ;
wire \DATA_OUT[26]~output_o ;
wire \DATA_OUT[27]~output_o ;
wire \DATA_OUT[28]~output_o ;
wire \DATA_OUT[29]~output_o ;
wire \DATA_OUT[30]~output_o ;
wire \DATA_OUT[31]~output_o ;
wire \MEM_OUT[0]~output_o ;
wire \MEM_OUT[1]~output_o ;
wire \MEM_OUT[2]~output_o ;
wire \MEM_OUT[3]~output_o ;
wire \MEM_OUT[4]~output_o ;
wire \MEM_OUT[5]~output_o ;
wire \MEM_OUT[6]~output_o ;
wire \MEM_OUT[7]~output_o ;
wire \MEM_OUT[8]~output_o ;
wire \MEM_OUT[9]~output_o ;
wire \MEM_OUT[10]~output_o ;
wire \MEM_OUT[11]~output_o ;
wire \MEM_OUT[12]~output_o ;
wire \MEM_OUT[13]~output_o ;
wire \MEM_OUT[14]~output_o ;
wire \MEM_OUT[15]~output_o ;
wire \MEM_OUT[16]~output_o ;
wire \MEM_OUT[17]~output_o ;
wire \MEM_OUT[18]~output_o ;
wire \MEM_OUT[19]~output_o ;
wire \MEM_OUT[20]~output_o ;
wire \MEM_OUT[21]~output_o ;
wire \MEM_OUT[22]~output_o ;
wire \MEM_OUT[23]~output_o ;
wire \MEM_OUT[24]~output_o ;
wire \MEM_OUT[25]~output_o ;
wire \MEM_OUT[26]~output_o ;
wire \MEM_OUT[27]~output_o ;
wire \MEM_OUT[28]~output_o ;
wire \MEM_OUT[29]~output_o ;
wire \MEM_OUT[30]~output_o ;
wire \MEM_OUT[31]~output_o ;
wire \MEM_IN[0]~output_o ;
wire \MEM_IN[1]~output_o ;
wire \MEM_IN[2]~output_o ;
wire \MEM_IN[3]~output_o ;
wire \MEM_IN[4]~output_o ;
wire \MEM_IN[5]~output_o ;
wire \MEM_IN[6]~output_o ;
wire \MEM_IN[7]~output_o ;
wire \MEM_IN[8]~output_o ;
wire \MEM_IN[9]~output_o ;
wire \MEM_IN[10]~output_o ;
wire \MEM_IN[11]~output_o ;
wire \MEM_IN[12]~output_o ;
wire \MEM_IN[13]~output_o ;
wire \MEM_IN[14]~output_o ;
wire \MEM_IN[15]~output_o ;
wire \MEM_IN[16]~output_o ;
wire \MEM_IN[17]~output_o ;
wire \MEM_IN[18]~output_o ;
wire \MEM_IN[19]~output_o ;
wire \MEM_IN[20]~output_o ;
wire \MEM_IN[21]~output_o ;
wire \MEM_IN[22]~output_o ;
wire \MEM_IN[23]~output_o ;
wire \MEM_IN[24]~output_o ;
wire \MEM_IN[25]~output_o ;
wire \MEM_IN[26]~output_o ;
wire \MEM_IN[27]~output_o ;
wire \MEM_IN[28]~output_o ;
wire \MEM_IN[29]~output_o ;
wire \MEM_IN[30]~output_o ;
wire \MEM_IN[31]~output_o ;
wire \MEM_ADDR[0]~output_o ;
wire \MEM_ADDR[1]~output_o ;
wire \MEM_ADDR[2]~output_o ;
wire \MEM_ADDR[3]~output_o ;
wire \MEM_ADDR[4]~output_o ;
wire \MEM_ADDR[5]~output_o ;
wire \MEM_ADDR[6]~output_o ;
wire \MEM_ADDR[7]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \DATA_Mux[0]~input_o ;
wire \DATA_Mux[1]~input_o ;
wire \ALU_Op[0]~input_o ;
wire \IM_MUX1~input_o ;
wire \im_mux1_component|f[0]~31_combout ;
wire \IM_MUX2[1]~input_o ;
wire \B_MUX~input_o ;
wire \B_multiplexer|f[0]~0_combout ;
wire \Clr_B~input_o ;
wire \Clr_B~inputclkctrl_outclk ;
wire \Ld_B~input_o ;
wire \IM_MUX2[0]~input_o ;
wire \im_mux2_component|Mux31~0_combout ;
wire \ALU_Op[2]~input_o ;
wire \ALU_Op[1]~input_o ;
wire \alu_component|mux1|Mux0~1_combout ;
wire \alu_component|mux1|Mux0~0_combout ;
wire \A_MUX~input_o ;
wire \B_multiplexer|f[4]~4_combout ;
wire \im_mux2_component|Mux27~0_combout ;
wire \B_multiplexer|f[3]~3_combout ;
wire \im_mux2_component|Mux28~0_combout ;
wire \im_mux1_component|f[3]~2_combout ;
wire \im_mux1_component|f[2]~1_combout ;
wire \Clr_IR~input_o ;
wire \Clr_IR~inputclkctrl_outclk ;
wire \Ld_IR~input_o ;
wire \B_multiplexer|f[2]~2_combout ;
wire \im_mux2_component|Mux29~0_combout ;
wire \B_multiplexer|f[1]~1_combout ;
wire \im_mux2_component|Mux30~0_combout ;
wire \alu_component|adder1|s1|p1|cout~0_combout ;
wire \alu_component|adder1|s1|p1|cout~1_combout ;
wire \alu_component|adder1|s1|p2|cout~0_combout ;
wire \alu_component|adder1|s1|p3|cout~0_combout ;
wire \alu_component|adder1|s1|p4|cout~0_combout ;
wire \alu_component|mux1|Mux4~12_combout ;
wire \alu_component|mux1|Mux4~10_combout ;
wire \DATA_IN[5]~input_o ;
wire \mClk~input_o ;
wire \mClk~inputclkctrl_outclk ;
wire \EN~input_o ;
wire \WEN~input_o ;
wire \Data_Memory_Module|data_out[16]~0_combout ;
wire \Data_Memory_Module|Memory~41feeder_combout ;
wire \Data_Memory_Module|Memory~41_q ;
wire \Data_Memory_Module|Memory~74_combout ;
wire \REG_Mux~input_o ;
wire \Data_memory_multiplexer|f[0]~0_combout ;
wire \A_multiplexer|f[6]~6_combout ;
wire \Clr_A~input_o ;
wire \Clr_A~inputclkctrl_outclk ;
wire \Ld_A~input_o ;
wire \im_mux1_component|f[6]~5_combout ;
wire \B_multiplexer|f[6]~6_combout ;
wire \im_mux2_component|Mux25~0_combout ;
wire \im_mux1_component|f[5]~4_combout ;
wire \B_multiplexer|f[5]~5_combout ;
wire \im_mux2_component|Mux26~0_combout ;
wire \im_mux1_component|f[4]~3_combout ;
wire \alu_component|adder1|s2|p1|cout~0_combout ;
wire \alu_component|adder1|s2|p2|cout~0_combout ;
wire \alu_component|adder1|s2|p3|cout~0_combout ;
wire \alu_component|mux1|Mux7~12_combout ;
wire \B_multiplexer|f[7]~7_combout ;
wire \im_mux2_component|Mux24~0_combout ;
wire \alu_component|mux1|Mux7~10_combout ;
wire \B_multiplexer|f[9]~9_combout ;
wire \im_mux2_component|Mux22~0_combout ;
wire \B_multiplexer|f[8]~8_combout ;
wire \im_mux2_component|Mux23~0_combout ;
wire \im_mux1_component|f[8]~7_combout ;
wire \im_mux1_component|f[7]~6_combout ;
wire \alu_component|adder1|s2|p4|cout~0_combout ;
wire \alu_component|adder1|s3|p1|cout~0_combout ;
wire \alu_component|mux1|Mux9~12_combout ;
wire \alu_component|mux1|Mux9~10_combout ;
wire \B_multiplexer|f[15]~15_combout ;
wire \im_mux2_component|Mux16~0_combout ;
wire \im_mux1_component|f[14]~13_combout ;
wire \B_multiplexer|f[14]~14_combout ;
wire \im_mux2_component|Mux17~0_combout ;
wire \B_multiplexer|f[13]~13_combout ;
wire \im_mux2_component|Mux18~0_combout ;
wire \im_mux1_component|f[13]~12_combout ;
wire \B_multiplexer|f[12]~12_combout ;
wire \im_mux2_component|Mux19~0_combout ;
wire \im_mux1_component|f[12]~11_combout ;
wire \im_mux1_component|f[11]~10_combout ;
wire \B_multiplexer|f[11]~11_combout ;
wire \im_mux2_component|Mux20~0_combout ;
wire \B_multiplexer|f[10]~10_combout ;
wire \im_mux2_component|Mux21~0_combout ;
wire \im_mux1_component|f[10]~9_combout ;
wire \im_mux1_component|f[9]~8_combout ;
wire \alu_component|adder1|s3|p2|cout~0_combout ;
wire \alu_component|adder1|s3|p3|cout~0_combout ;
wire \alu_component|adder1|s3|p4|cout~0_combout ;
wire \alu_component|adder1|s4|p1|cout~0_combout ;
wire \alu_component|adder1|s4|p2|cout~0_combout ;
wire \alu_component|adder1|s4|p3|cout~0_combout ;
wire \alu_component|mux1|Mux15~7_combout ;
wire \alu_component|mux1|Mux15~4_combout ;
wire \mux_data|Mux31~2_combout ;
wire \DATA_IN[16]~input_o ;
wire \Data_memory_multiplexer|f[1]~1_combout ;
wire \Data_memory_multiplexer|f[2]~2_combout ;
wire \Data_memory_multiplexer|f[3]~3_combout ;
wire \Data_memory_multiplexer|f[4]~4_combout ;
wire \Data_memory_multiplexer|f[5]~5_combout ;
wire \Data_memory_multiplexer|f[6]~6_combout ;
wire \Data_memory_multiplexer|f[7]~7_combout ;
wire \Data_memory_multiplexer|f[8]~8_combout ;
wire \Data_memory_multiplexer|f[9]~9_combout ;
wire \Data_memory_multiplexer|f[10]~10_combout ;
wire \Data_memory_multiplexer|f[11]~11_combout ;
wire \Data_memory_multiplexer|f[12]~12_combout ;
wire \Data_memory_multiplexer|f[13]~13_combout ;
wire \Data_memory_multiplexer|f[14]~14_combout ;
wire \Data_memory_multiplexer|f[15]~15_combout ;
wire \Data_memory_multiplexer|f[16]~16_combout ;
wire \im_mux2_component|Mux14~0_combout ;
wire \DATA_IN[17]~input_o ;
wire \DATA_IN[19]~input_o ;
wire \DATA_IN[20]~input_o ;
wire \DATA_IN[25]~input_o ;
wire \DATA_IN[21]~input_o ;
wire \DATA_IN[22]~input_o ;
wire \DATA_IN[23]~input_o ;
wire \DATA_IN[24]~input_o ;
wire \DATA_IN[26]~input_o ;
wire \Data_memory_multiplexer|f[26]~26_combout ;
wire \DATA_IN[28]~input_o ;
wire \alu_component|mux1|Mux29~2_combout ;
wire \alu_component|adder1|s8|p2|s~0_combout ;
wire \im_mux2_component|Mux3~0_combout ;
wire \im_mux2_component|Mux4~0_combout ;
wire \DATA_IN[27]~input_o ;
wire \Data_memory_multiplexer|f[29]~29_combout ;
wire \DATA_IN[30]~input_o ;
wire \im_mux1_component|f[31]~30_combout ;
wire \B_multiplexer|f[31]~37_combout ;
wire \im_mux2_component|Mux0~0_combout ;
wire \alu_component|mux1|Mux31~1_combout ;
wire \alu_component|mux1|Mux30~1_combout ;
wire \im_mux2_component|Mux1~0_combout ;
wire \alu_component|mux1|Mux30~2_combout ;
wire \alu_component|mux1|Mux30~3_combout ;
wire \alu_component|mux1|Mux30~4_combout ;
wire \alu_component|adder1|s8|p3|s~0_combout ;
wire \alu_component|adder1|s8|p2|cout~0_combout ;
wire \alu_component|mux1|Mux30~0_combout ;
wire \mux_data|Mux1~1_combout ;
wire \A_multiplexer|f[30]~33_combout ;
wire \im_mux1_component|f[30]~29_combout ;
wire \alu_component|mux1|Mux31~2_combout ;
wire \DATA_IN[31]~input_o ;
wire \Data_Memory_Module|Memory~76_combout ;
wire \Data_Memory_Module|Memory~75_combout ;
wire \Data_Memory_Module|Memory~77_combout ;
wire \Data_Memory_Module|Memory~73_q ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a31 ;
wire \Data_Memory_Module|data_out~32_combout ;
wire \mux_data|Mux0~0_combout ;
wire \alu_component|adder1|s8|p4|s~0_combout ;
wire \alu_component|adder1|s8|p3|cout~0_combout ;
wire \alu_component|mux1|Mux31~0_combout ;
wire \mux_data|Mux0~1_combout ;
wire \A_multiplexer|f[31]~34_combout ;
wire \Data_memory_multiplexer|f[31]~31_combout ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a30 ;
wire \Data_Memory_Module|Memory~72_q ;
wire \Data_Memory_Module|data_out~31_combout ;
wire \mux_data|Mux1~0_combout ;
wire \B_multiplexer|f[30]~35_combout ;
wire \B_multiplexer|f[30]~36_combout ;
wire \Data_memory_multiplexer|f[30]~30_combout ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a27 ;
wire \Data_Memory_Module|Memory~69feeder_combout ;
wire \Data_Memory_Module|Memory~69_q ;
wire \Data_Memory_Module|data_out~28_combout ;
wire \mux_data|Mux4~2_combout ;
wire \A_multiplexer|f[27]~30_combout ;
wire \im_mux1_component|f[27]~26_combout ;
wire \im_mux2_component|Mux7~0_combout ;
wire \im_mux2_component|Mux9~0_combout ;
wire \im_mux2_component|Mux10~0_combout ;
wire \im_mux2_component|Mux11~0_combout ;
wire \im_mux2_component|Mux12~0_combout ;
wire \DATA_IN[18]~input_o ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a18 ;
wire \Data_Memory_Module|Memory~60_q ;
wire \Data_Memory_Module|data_out~19_combout ;
wire \mux_data|Mux13~2_combout ;
wire \B_multiplexer|f[18]~18_combout ;
wire \im_mux2_component|Mux13~0_combout ;
wire \im_mux1_component|f[18]~17_combout ;
wire \im_mux1_component|f[15]~14_combout ;
wire \alu_component|adder1|s4|p4|cout~0_combout ;
wire \alu_component|adder1|s5|p1|cout~0_combout ;
wire \alu_component|adder1|s5|p2|cout~0_combout ;
wire \alu_component|adder1|s5|p3|cout~0_combout ;
wire \alu_component|adder1|s5|p4|cout~0_combout ;
wire \alu_component|adder1|s6|p1|cout~0_combout ;
wire \alu_component|adder1|s6|p2|cout~0_combout ;
wire \alu_component|adder1|s6|p3|cout~0_combout ;
wire \im_mux2_component|Mux8~0_combout ;
wire \alu_component|adder1|s6|p4|cout~0_combout ;
wire \alu_component|adder1|s7|p1|cout~0_combout ;
wire \im_mux2_component|Mux6~0_combout ;
wire \alu_component|adder1|s7|p2|cout~0_combout ;
wire \alu_component|adder1|s7|p3|cout~0_combout ;
wire \alu_component|adder1|s7|p4|cout~0_combout ;
wire \alu_component|adder1|s8|p1|cout~0_combout ;
wire \alu_component|mux1|Mux29~0_combout ;
wire \B_multiplexer|f[29]~33_combout ;
wire \DATA_IN[29]~input_o ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a29 ;
wire \Data_Memory_Module|Memory~71_q ;
wire \Data_Memory_Module|data_out~30_combout ;
wire \mux_data|Mux2~0_combout ;
wire \B_multiplexer|f[29]~34_combout ;
wire \im_mux2_component|Mux2~0_combout ;
wire \alu_component|mux1|Mux29~3_combout ;
wire \alu_component|mux1|Mux29~1_combout ;
wire \alu_component|mux1|Mux29~4_combout ;
wire \mux_data|Mux2~1_combout ;
wire \A_multiplexer|f[29]~32_combout ;
wire \im_mux1_component|f[29]~28_combout ;
wire \alu_component|mux1|Mux28~0_combout ;
wire \alu_component|mux1|Mux28~1_combout ;
wire \alu_component|adder1|s8|p1|s~combout ;
wire \alu_component|mux1|Mux28~2_combout ;
wire \B_multiplexer|f[28]~32_combout ;
wire \Data_memory_multiplexer|f[28]~28_combout ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a28 ;
wire \Data_Memory_Module|Memory~70feeder_combout ;
wire \Data_Memory_Module|Memory~70_q ;
wire \Data_Memory_Module|data_out~29_combout ;
wire \mux_data|Mux3~2_combout ;
wire \A_multiplexer|f[28]~31_combout ;
wire \im_mux1_component|f[28]~27_combout ;
wire \alu_component|mux1|Mux27~0_combout ;
wire \alu_component|mux1|Mux27~1_combout ;
wire \alu_component|mux1|Mux27~2_combout ;
wire \alu_component|mux1|Mux27~3_combout ;
wire \B_multiplexer|f[27]~31_combout ;
wire \Data_memory_multiplexer|f[27]~27_combout ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a26 ;
wire \Data_Memory_Module|Memory~68feeder_combout ;
wire \Data_Memory_Module|Memory~68_q ;
wire \Data_Memory_Module|data_out~27_combout ;
wire \B_multiplexer|f[26]~29_combout ;
wire \B_multiplexer|f[26]~30_combout ;
wire \im_mux2_component|Mux5~0_combout ;
wire \alu_component|mux1|Mux26~0_combout ;
wire \alu_component|mux1|Mux26~1_combout ;
wire \alu_component|adder1|s7|p3|s~combout ;
wire \alu_component|mux1|Mux26~2_combout ;
wire \mux_data|Mux5~2_combout ;
wire \A_multiplexer|f[26]~29_combout ;
wire \im_mux1_component|f[26]~25_combout ;
wire \alu_component|mux1|Mux25~0_combout ;
wire \alu_component|mux1|Mux25~1_combout ;
wire \alu_component|mux1|Mux25~2_combout ;
wire \alu_component|mux1|Mux25~3_combout ;
wire \B_multiplexer|f[25]~28_combout ;
wire \Data_memory_multiplexer|f[25]~25_combout ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a24 ;
wire \Data_Memory_Module|Memory~66_q ;
wire \Data_Memory_Module|data_out~25_combout ;
wire \mux_data|Mux7~2_combout ;
wire \B_multiplexer|f[24]~27_combout ;
wire \Data_memory_multiplexer|f[24]~24_combout ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a23 ;
wire \Data_Memory_Module|Memory~65_q ;
wire \Data_Memory_Module|data_out~24_combout ;
wire \mux_data|Mux8~2_combout ;
wire \B_multiplexer|f[23]~26_combout ;
wire \Data_memory_multiplexer|f[23]~23_combout ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a22 ;
wire \Data_Memory_Module|Memory~64_q ;
wire \Data_Memory_Module|data_out~23_combout ;
wire \B_multiplexer|f[22]~24_combout ;
wire \B_multiplexer|f[22]~25_combout ;
wire \Data_memory_multiplexer|f[22]~22_combout ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a21 ;
wire \Data_Memory_Module|Memory~63_q ;
wire \Data_Memory_Module|data_out~22_combout ;
wire \B_multiplexer|f[21]~22_combout ;
wire \B_multiplexer|f[21]~23_combout ;
wire \Data_memory_multiplexer|f[21]~21_combout ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a25 ;
wire \Data_Memory_Module|Memory~67_q ;
wire \Data_Memory_Module|data_out~26_combout ;
wire \mux_data|Mux6~2_combout ;
wire \A_multiplexer|f[25]~28_combout ;
wire \im_mux1_component|f[25]~24_combout ;
wire \alu_component|mux1|Mux24~0_combout ;
wire \alu_component|mux1|Mux24~1_combout ;
wire \alu_component|mux1|Mux24~2_combout ;
wire \alu_component|mux1|Mux24~3_combout ;
wire \A_multiplexer|f[24]~26_combout ;
wire \A_multiplexer|f[24]~27_combout ;
wire \im_mux1_component|f[24]~23_combout ;
wire \alu_component|mux1|Mux23~0_combout ;
wire \alu_component|mux1|Mux23~1_combout ;
wire \alu_component|mux1|Mux23~2_combout ;
wire \alu_component|mux1|Mux23~3_combout ;
wire \A_multiplexer|f[23]~24_combout ;
wire \A_multiplexer|f[23]~25_combout ;
wire \im_mux1_component|f[23]~22_combout ;
wire \alu_component|mux1|Mux22~0_combout ;
wire \alu_component|mux1|Mux22~1_combout ;
wire \alu_component|mux1|Mux22~2_combout ;
wire \alu_component|mux1|Mux22~3_combout ;
wire \mux_data|Mux9~2_combout ;
wire \A_multiplexer|f[22]~23_combout ;
wire \im_mux1_component|f[22]~21_combout ;
wire \alu_component|mux1|Mux21~0_combout ;
wire \alu_component|mux1|Mux21~1_combout ;
wire \alu_component|mux1|Mux21~2_combout ;
wire \alu_component|mux1|Mux21~3_combout ;
wire \mux_data|Mux10~2_combout ;
wire \A_multiplexer|f[21]~22_combout ;
wire \im_mux1_component|f[21]~20_combout ;
wire \alu_component|mux1|Mux20~0_combout ;
wire \alu_component|mux1|Mux20~1_combout ;
wire \alu_component|mux1|Mux20~2_combout ;
wire \alu_component|mux1|Mux20~3_combout ;
wire \B_multiplexer|f[20]~21_combout ;
wire \Data_memory_multiplexer|f[20]~20_combout ;
wire \Data_Memory_Module|Memory~62_q ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a20 ;
wire \Data_Memory_Module|data_out~21_combout ;
wire \mux_data|Mux11~3_combout ;
wire \A_multiplexer|f[20]~21_combout ;
wire \im_mux1_component|f[20]~19_combout ;
wire \alu_component|mux1|Mux19~0_combout ;
wire \alu_component|mux1|Mux19~1_combout ;
wire \alu_component|mux1|Mux19~2_combout ;
wire \alu_component|mux1|Mux19~3_combout ;
wire \B_multiplexer|f[19]~19_combout ;
wire \B_multiplexer|f[19]~20_combout ;
wire \Data_memory_multiplexer|f[19]~19_combout ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a19 ;
wire \Data_Memory_Module|Memory~61feeder_combout ;
wire \Data_Memory_Module|Memory~61_q ;
wire \Data_Memory_Module|data_out~20_combout ;
wire \mux_data|Mux12~2_combout ;
wire \A_multiplexer|f[19]~20_combout ;
wire \im_mux1_component|f[19]~18_combout ;
wire \alu_component|mux1|Mux18~0_combout ;
wire \alu_component|mux1|Mux18~1_combout ;
wire \alu_component|mux1|Mux18~2_combout ;
wire \alu_component|mux1|Mux18~3_combout ;
wire \A_multiplexer|f[18]~18_combout ;
wire \A_multiplexer|f[18]~19_combout ;
wire \Data_memory_multiplexer|f[18]~18_combout ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a17 ;
wire \Data_Memory_Module|Memory~59_q ;
wire \Data_Memory_Module|data_out~18_combout ;
wire \mux_data|Mux14~3_combout ;
wire \A_multiplexer|f[17]~17_combout ;
wire \im_mux1_component|f[17]~16_combout ;
wire \alu_component|mux1|Mux17~1_combout ;
wire \alu_component|mux1|Mux17~2_combout ;
wire \alu_component|mux1|Mux17~0_combout ;
wire \alu_component|mux1|Mux17~3_combout ;
wire \B_multiplexer|f[17]~17_combout ;
wire \Data_memory_multiplexer|f[17]~17_combout ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a16 ;
wire \Data_Memory_Module|Memory~58_q ;
wire \Data_Memory_Module|data_out~17_combout ;
wire \mux_data|Mux15~3_combout ;
wire \B_multiplexer|f[16]~16_combout ;
wire \im_mux2_component|Mux15~0_combout ;
wire \alu_component|mux1|Mux16~2_combout ;
wire \alu_component|mux1|Mux16~3_combout ;
wire \alu_component|mux1|Mux16~5_combout ;
wire \alu_component|mux1|Mux16~4_combout ;
wire \A_multiplexer|f[16]~16_combout ;
wire \im_mux1_component|f[16]~15_combout ;
wire \alu_component|mux1|Mux15~6_combout ;
wire \alu_component|mux1|Mux15~5_combout ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a15 ;
wire \Data_Memory_Module|Memory~57_q ;
wire \Data_Memory_Module|data_out~16_combout ;
wire \DATA_IN[15]~input_o ;
wire \mux_data|Mux16~2_combout ;
wire \mux_data|Mux16~3_combout ;
wire \ir_register|Q[15]~feeder_combout ;
wire \A_multiplexer|f[15]~15_combout ;
wire \alu_component|mux1|Mux14~13_combout ;
wire \alu_component|mux1|Mux14~12_combout ;
wire \alu_component|mux1|Mux14~10_combout ;
wire \alu_component|mux1|Mux14~11_combout ;
wire \DATA_IN[14]~input_o ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a14 ;
wire \Data_Memory_Module|Memory~56feeder_combout ;
wire \Data_Memory_Module|Memory~56_q ;
wire \Data_Memory_Module|data_out~15_combout ;
wire \mux_data|Mux17~2_combout ;
wire \mux_data|Mux17~3_combout ;
wire \A_multiplexer|f[14]~14_combout ;
wire \alu_component|mux1|Mux13~13_combout ;
wire \alu_component|mux1|Mux13~12_combout ;
wire \alu_component|mux1|Mux13~10_combout ;
wire \alu_component|mux1|Mux13~11_combout ;
wire \DATA_IN[13]~input_o ;
wire \Data_Memory_Module|Memory~55feeder_combout ;
wire \Data_Memory_Module|Memory~55_q ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a13 ;
wire \Data_Memory_Module|data_out~14_combout ;
wire \mux_data|Mux18~2_combout ;
wire \mux_data|Mux18~3_combout ;
wire \A_multiplexer|f[13]~13_combout ;
wire \alu_component|mux1|Mux12~13_combout ;
wire \alu_component|mux1|Mux12~12_combout ;
wire \alu_component|mux1|Mux12~10_combout ;
wire \alu_component|mux1|Mux12~11_combout ;
wire \DATA_IN[12]~input_o ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a12 ;
wire \Data_Memory_Module|Memory~54feeder_combout ;
wire \Data_Memory_Module|Memory~54_q ;
wire \Data_Memory_Module|data_out~13_combout ;
wire \mux_data|Mux19~2_combout ;
wire \mux_data|Mux19~3_combout ;
wire \A_multiplexer|f[12]~12_combout ;
wire \alu_component|mux1|Mux11~13_combout ;
wire \alu_component|mux1|Mux11~12_combout ;
wire \alu_component|mux1|Mux11~10_combout ;
wire \alu_component|mux1|Mux11~11_combout ;
wire \DATA_IN[11]~input_o ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a11 ;
wire \Data_Memory_Module|Memory~53_q ;
wire \Data_Memory_Module|data_out~12_combout ;
wire \mux_data|Mux20~2_combout ;
wire \mux_data|Mux20~3_combout ;
wire \A_multiplexer|f[11]~11_combout ;
wire \alu_component|mux1|Mux10~13_combout ;
wire \alu_component|mux1|Mux10~12_combout ;
wire \alu_component|mux1|Mux10~10_combout ;
wire \alu_component|mux1|Mux10~11_combout ;
wire \DATA_IN[10]~input_o ;
wire \Data_Memory_Module|Memory~52feeder_combout ;
wire \Data_Memory_Module|Memory~52_q ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a10 ;
wire \Data_Memory_Module|data_out~11_combout ;
wire \mux_data|Mux21~2_combout ;
wire \mux_data|Mux21~3_combout ;
wire \A_multiplexer|f[10]~10_combout ;
wire \alu_component|mux1|Mux9~13_combout ;
wire \alu_component|mux1|Mux9~11_combout ;
wire \DATA_IN[9]~input_o ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a9 ;
wire \Data_Memory_Module|Memory~51_q ;
wire \Data_Memory_Module|data_out~10_combout ;
wire \mux_data|Mux22~2_combout ;
wire \mux_data|Mux22~3_combout ;
wire \A_multiplexer|f[9]~9_combout ;
wire \alu_component|mux1|Mux8~13_combout ;
wire \alu_component|mux1|Mux8~12_combout ;
wire \alu_component|mux1|Mux8~10_combout ;
wire \alu_component|mux1|Mux8~11_combout ;
wire \DATA_IN[8]~input_o ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a8 ;
wire \Data_Memory_Module|Memory~50_q ;
wire \Data_Memory_Module|data_out~9_combout ;
wire \mux_data|Mux23~2_combout ;
wire \mux_data|Mux23~3_combout ;
wire \A_multiplexer|f[8]~8_combout ;
wire \alu_component|mux1|Mux7~13_combout ;
wire \alu_component|mux1|Mux7~11_combout ;
wire \DATA_IN[7]~input_o ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a7 ;
wire \Data_Memory_Module|Memory~49_q ;
wire \Data_Memory_Module|data_out~8_combout ;
wire \mux_data|Mux24~2_combout ;
wire \mux_data|Mux24~3_combout ;
wire \A_multiplexer|f[7]~7_combout ;
wire \alu_component|mux1|Mux6~13_combout ;
wire \alu_component|mux1|Mux6~12_combout ;
wire \alu_component|mux1|Mux6~10_combout ;
wire \alu_component|mux1|Mux6~11_combout ;
wire \DATA_IN[6]~input_o ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a6 ;
wire \Data_Memory_Module|Memory~48_q ;
wire \Data_Memory_Module|data_out~7_combout ;
wire \mux_data|Mux25~2_combout ;
wire \mux_data|Mux25~3_combout ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a5 ;
wire \Data_Memory_Module|Memory~47feeder_combout ;
wire \Data_Memory_Module|Memory~47_q ;
wire \Data_Memory_Module|data_out~6_combout ;
wire \mux_data|Mux26~2_combout ;
wire \alu_component|mux1|Mux5~12_combout ;
wire \alu_component|mux1|Mux5~10_combout ;
wire \alu_component|mux1|Mux5~13_combout ;
wire \alu_component|mux1|Mux5~11_combout ;
wire \mux_data|Mux26~3_combout ;
wire \A_multiplexer|f[5]~5_combout ;
wire \alu_component|mux1|Mux4~13_combout ;
wire \alu_component|mux1|Mux4~11_combout ;
wire \DATA_IN[4]~input_o ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a4 ;
wire \Data_Memory_Module|Memory~46feeder_combout ;
wire \Data_Memory_Module|Memory~46_q ;
wire \Data_Memory_Module|data_out~5_combout ;
wire \mux_data|Mux27~2_combout ;
wire \mux_data|Mux27~3_combout ;
wire \A_multiplexer|f[4]~4_combout ;
wire \alu_component|mux1|Mux3~13_combout ;
wire \alu_component|mux1|Mux3~12_combout ;
wire \alu_component|mux1|Mux3~10_combout ;
wire \alu_component|mux1|Mux3~11_combout ;
wire \DATA_IN[3]~input_o ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a3 ;
wire \Data_Memory_Module|Memory~45_q ;
wire \Data_Memory_Module|data_out~4_combout ;
wire \mux_data|Mux28~2_combout ;
wire \mux_data|Mux28~3_combout ;
wire \A_multiplexer|f[3]~3_combout ;
wire \alu_component|mux1|Mux2~13_combout ;
wire \alu_component|mux1|Mux2~12_combout ;
wire \alu_component|mux1|Mux2~10_combout ;
wire \alu_component|mux1|Mux2~11_combout ;
wire \DATA_IN[2]~input_o ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a2 ;
wire \Data_Memory_Module|Memory~44_q ;
wire \Data_Memory_Module|data_out~3_combout ;
wire \mux_data|Mux29~2_combout ;
wire \mux_data|Mux29~3_combout ;
wire \A_multiplexer|f[2]~2_combout ;
wire \alu_component|mux1|Mux1~13_combout ;
wire \alu_component|mux1|Mux1~12_combout ;
wire \alu_component|mux1|Mux1~10_combout ;
wire \alu_component|mux1|Mux1~11_combout ;
wire \DATA_IN[1]~input_o ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a1 ;
wire \Data_Memory_Module|Memory~43_q ;
wire \Data_Memory_Module|data_out~2_combout ;
wire \mux_data|Mux30~2_combout ;
wire \mux_data|Mux30~3_combout ;
wire \A_multiplexer|f[1]~1_combout ;
wire \im_mux1_component|f[1]~0_combout ;
wire \alu_component|mux1|Mux0~2_combout ;
wire \DATA_IN[0]~input_o ;
wire \Data_Memory_Module|Memory~42_q ;
wire \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \Data_Memory_Module|data_out~1_combout ;
wire \mux_data|Mux31~3_combout ;
wire \mux_data|Mux31~4_combout ;
wire \A_multiplexer|f[0]~0_combout ;
wire \alu_component|adder1|s8|p4|cout~0_combout ;
wire \alu_component|Equal0~0_combout ;
wire \alu_component|Equal0~7_combout ;
wire \alu_component|Equal0~6_combout ;
wire \alu_component|Equal0~8_combout ;
wire \alu_component|Equal0~3_combout ;
wire \alu_component|Equal0~1_combout ;
wire \alu_component|Equal0~4_combout ;
wire \alu_component|Equal0~2_combout ;
wire \alu_component|Equal0~5_combout ;
wire \alu_component|Equal0~9_combout ;
wire \alu_component|Equal0~10_combout ;
wire \alu_component|Equal0~11_combout ;
wire \Inc_PC~input_o ;
wire \Ld_PC~input_o ;
wire \pc_component|q~14_combout ;
wire \Clr_PC~input_o ;
wire \Clr_PC~inputclkctrl_outclk ;
wire \pc_component|q[0]~reg0_q ;
wire \pc_component|q~15_combout ;
wire \pc_component|q[1]~reg0_q ;
wire \pc_component|q[2]~0_combout ;
wire \pc_component|Add0~0_combout ;
wire \pc_component|q[2]~reg0_q ;
wire \pc_component|q[3]~1_combout ;
wire \pc_component|Add0~1 ;
wire \pc_component|Add0~2_combout ;
wire \pc_component|q[3]~reg0_q ;
wire \pc_component|q[4]~2_combout ;
wire \pc_component|Add0~3 ;
wire \pc_component|Add0~4_combout ;
wire \pc_component|q[4]~reg0_q ;
wire \pc_component|q[5]~3_combout ;
wire \pc_component|Add0~5 ;
wire \pc_component|Add0~6_combout ;
wire \pc_component|q[5]~reg0_q ;
wire \pc_component|q[6]~4_combout ;
wire \pc_component|Add0~7 ;
wire \pc_component|Add0~8_combout ;
wire \pc_component|q[6]~reg0_q ;
wire \pc_component|q[7]~5_combout ;
wire \pc_component|Add0~9 ;
wire \pc_component|Add0~10_combout ;
wire \pc_component|q[7]~reg0_q ;
wire \pc_component|q[8]~6_combout ;
wire \pc_component|Add0~11 ;
wire \pc_component|Add0~12_combout ;
wire \pc_component|q[8]~reg0_q ;
wire \pc_component|q[9]~7_combout ;
wire \pc_component|Add0~13 ;
wire \pc_component|Add0~14_combout ;
wire \pc_component|q[9]~reg0_q ;
wire \pc_component|q[10]~8_combout ;
wire \pc_component|Add0~15 ;
wire \pc_component|Add0~16_combout ;
wire \pc_component|q[10]~reg0_q ;
wire \pc_component|q[11]~9_combout ;
wire \pc_component|Add0~17 ;
wire \pc_component|Add0~18_combout ;
wire \pc_component|q[11]~reg0_q ;
wire \pc_component|q[12]~10_combout ;
wire \pc_component|Add0~19 ;
wire \pc_component|Add0~20_combout ;
wire \pc_component|q[12]~reg0_q ;
wire \pc_component|q[13]~11_combout ;
wire \pc_component|Add0~21 ;
wire \pc_component|Add0~22_combout ;
wire \pc_component|q[13]~reg0_q ;
wire \pc_component|q[14]~12_combout ;
wire \pc_component|Add0~23 ;
wire \pc_component|Add0~24_combout ;
wire \pc_component|q[14]~reg0_q ;
wire \pc_component|q[15]~13_combout ;
wire \pc_component|Add0~25 ;
wire \pc_component|Add0~26_combout ;
wire \pc_component|q[15]~reg0_q ;
wire \pc_component|Add0~27 ;
wire \pc_component|Add0~28_combout ;
wire \pc_component|q~16_combout ;
wire \pc_component|q[16]~reg0_q ;
wire \pc_component|Add0~29 ;
wire \pc_component|Add0~30_combout ;
wire \pc_component|q~17_combout ;
wire \pc_component|q[17]~reg0_q ;
wire \pc_component|Add0~31 ;
wire \pc_component|Add0~32_combout ;
wire \pc_component|q~18_combout ;
wire \pc_component|q[18]~reg0_q ;
wire \pc_component|Add0~33 ;
wire \pc_component|Add0~34_combout ;
wire \pc_component|q~19_combout ;
wire \pc_component|q[19]~reg0_q ;
wire \pc_component|Add0~35 ;
wire \pc_component|Add0~36_combout ;
wire \pc_component|q~20_combout ;
wire \pc_component|q[20]~reg0_q ;
wire \pc_component|Add0~37 ;
wire \pc_component|Add0~38_combout ;
wire \pc_component|q~21_combout ;
wire \pc_component|q[21]~reg0_q ;
wire \pc_component|Add0~39 ;
wire \pc_component|Add0~40_combout ;
wire \pc_component|q~22_combout ;
wire \pc_component|q[22]~reg0_q ;
wire \pc_component|Add0~41 ;
wire \pc_component|Add0~42_combout ;
wire \pc_component|q~23_combout ;
wire \pc_component|q[23]~reg0_q ;
wire \pc_component|Add0~43 ;
wire \pc_component|Add0~44_combout ;
wire \pc_component|q~24_combout ;
wire \pc_component|q[24]~reg0_q ;
wire \pc_component|Add0~45 ;
wire \pc_component|Add0~46_combout ;
wire \pc_component|q~25_combout ;
wire \pc_component|q[25]~reg0_q ;
wire \pc_component|Add0~47 ;
wire \pc_component|Add0~48_combout ;
wire \pc_component|q~26_combout ;
wire \pc_component|q[26]~reg0_q ;
wire \pc_component|Add0~49 ;
wire \pc_component|Add0~50_combout ;
wire \pc_component|q~27_combout ;
wire \pc_component|q[27]~reg0_q ;
wire \pc_component|Add0~51 ;
wire \pc_component|Add0~52_combout ;
wire \pc_component|q~28_combout ;
wire \pc_component|q[28]~reg0_q ;
wire \pc_component|Add0~53 ;
wire \pc_component|Add0~54_combout ;
wire \pc_component|q~29_combout ;
wire \pc_component|q[29]~reg0_q ;
wire \pc_component|Add0~55 ;
wire \pc_component|Add0~56_combout ;
wire \pc_component|q~30_combout ;
wire \pc_component|q[30]~reg0_q ;
wire \pc_component|Add0~57 ;
wire \pc_component|Add0~58_combout ;
wire \pc_component|q~31_combout ;
wire \pc_component|q[31]~reg0_q ;
wire \mux_data|Mux15~2_combout ;
wire \mux_data|Mux15~4_combout ;
wire \mux_data|Mux14~2_combout ;
wire \mux_data|Mux14~4_combout ;
wire \mux_data|Mux13~3_combout ;
wire \mux_data|Mux12~3_combout ;
wire \mux_data|Mux11~2_combout ;
wire \mux_data|Mux11~4_combout ;
wire \mux_data|Mux10~3_combout ;
wire \mux_data|Mux9~3_combout ;
wire \mux_data|Mux8~3_combout ;
wire \mux_data|Mux7~3_combout ;
wire \mux_data|Mux6~3_combout ;
wire \mux_data|Mux5~3_combout ;
wire \mux_data|Mux4~3_combout ;
wire \mux_data|Mux3~3_combout ;
wire [31:0] \A_register|Q ;
wire [31:0] \B_register|Q ;
wire [31:0] \ir_register|Q ;
wire [31:0] \Data_Memory_Module|data_out ;
wire [31:0] \alu_component|and1|result ;
wire [31:0] \alu_component|or1|result ;

wire [35:0] \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a1  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a2  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a3  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a4  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a5  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a6  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a7  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a8  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a9  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a10  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a11  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a12  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a13  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a14  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a15  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a16  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a17  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a18  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a19  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a20  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a21  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a22  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a23  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a24  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a25  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a26  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a27  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a28  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a29  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a30  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a31  = \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \Out_A[0]~output (
	.i(\A_register|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[0]~output .bus_hold = "false";
defparam \Out_A[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N16
cycloneive_io_obuf \Out_A[1]~output (
	.i(\A_register|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[1]~output .bus_hold = "false";
defparam \Out_A[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N9
cycloneive_io_obuf \Out_A[2]~output (
	.i(\A_register|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[2]~output .bus_hold = "false";
defparam \Out_A[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \Out_A[3]~output (
	.i(\A_register|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[3]~output .bus_hold = "false";
defparam \Out_A[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \Out_A[4]~output (
	.i(\A_register|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[4]~output .bus_hold = "false";
defparam \Out_A[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \Out_A[5]~output (
	.i(\A_register|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[5]~output .bus_hold = "false";
defparam \Out_A[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \Out_A[6]~output (
	.i(\A_register|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[6]~output .bus_hold = "false";
defparam \Out_A[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \Out_A[7]~output (
	.i(\A_register|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[7]~output .bus_hold = "false";
defparam \Out_A[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \Out_A[8]~output (
	.i(\A_register|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[8]~output .bus_hold = "false";
defparam \Out_A[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \Out_A[9]~output (
	.i(\A_register|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[9]~output .bus_hold = "false";
defparam \Out_A[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \Out_A[10]~output (
	.i(\A_register|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[10]~output .bus_hold = "false";
defparam \Out_A[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \Out_A[11]~output (
	.i(\A_register|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[11]~output .bus_hold = "false";
defparam \Out_A[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \Out_A[12]~output (
	.i(\A_register|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[12]~output .bus_hold = "false";
defparam \Out_A[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \Out_A[13]~output (
	.i(\A_register|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[13]~output .bus_hold = "false";
defparam \Out_A[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N9
cycloneive_io_obuf \Out_A[14]~output (
	.i(\A_register|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[14]~output .bus_hold = "false";
defparam \Out_A[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \Out_A[15]~output (
	.i(\A_register|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[15]~output .bus_hold = "false";
defparam \Out_A[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \Out_A[16]~output (
	.i(\A_register|Q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[16]~output .bus_hold = "false";
defparam \Out_A[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \Out_A[17]~output (
	.i(\A_register|Q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[17]~output .bus_hold = "false";
defparam \Out_A[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N2
cycloneive_io_obuf \Out_A[18]~output (
	.i(\A_register|Q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[18]~output .bus_hold = "false";
defparam \Out_A[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \Out_A[19]~output (
	.i(\A_register|Q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[19]~output .bus_hold = "false";
defparam \Out_A[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N23
cycloneive_io_obuf \Out_A[20]~output (
	.i(\A_register|Q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[20]~output .bus_hold = "false";
defparam \Out_A[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \Out_A[21]~output (
	.i(\A_register|Q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[21]~output .bus_hold = "false";
defparam \Out_A[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \Out_A[22]~output (
	.i(\A_register|Q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[22]~output .bus_hold = "false";
defparam \Out_A[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N2
cycloneive_io_obuf \Out_A[23]~output (
	.i(\A_register|Q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[23]~output .bus_hold = "false";
defparam \Out_A[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \Out_A[24]~output (
	.i(\A_register|Q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[24]~output .bus_hold = "false";
defparam \Out_A[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \Out_A[25]~output (
	.i(\A_register|Q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[25]~output .bus_hold = "false";
defparam \Out_A[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \Out_A[26]~output (
	.i(\A_register|Q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[26]~output .bus_hold = "false";
defparam \Out_A[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \Out_A[27]~output (
	.i(\A_register|Q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[27]~output .bus_hold = "false";
defparam \Out_A[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \Out_A[28]~output (
	.i(\A_register|Q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[28]~output .bus_hold = "false";
defparam \Out_A[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \Out_A[29]~output (
	.i(\A_register|Q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[29]~output .bus_hold = "false";
defparam \Out_A[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \Out_A[30]~output (
	.i(\A_register|Q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[30]~output .bus_hold = "false";
defparam \Out_A[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \Out_A[31]~output (
	.i(\A_register|Q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[31]~output .bus_hold = "false";
defparam \Out_A[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \Out_B[0]~output (
	.i(\B_register|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[0]~output .bus_hold = "false";
defparam \Out_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \Out_B[1]~output (
	.i(\B_register|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[1]~output .bus_hold = "false";
defparam \Out_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \Out_B[2]~output (
	.i(\B_register|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[2]~output .bus_hold = "false";
defparam \Out_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \Out_B[3]~output (
	.i(\B_register|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[3]~output .bus_hold = "false";
defparam \Out_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N9
cycloneive_io_obuf \Out_B[4]~output (
	.i(\B_register|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[4]~output .bus_hold = "false";
defparam \Out_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N23
cycloneive_io_obuf \Out_B[5]~output (
	.i(\B_register|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[5]~output .bus_hold = "false";
defparam \Out_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \Out_B[6]~output (
	.i(\B_register|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[6]~output .bus_hold = "false";
defparam \Out_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \Out_B[7]~output (
	.i(\B_register|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[7]~output .bus_hold = "false";
defparam \Out_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \Out_B[8]~output (
	.i(\B_register|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[8]~output .bus_hold = "false";
defparam \Out_B[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \Out_B[9]~output (
	.i(\B_register|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[9]~output .bus_hold = "false";
defparam \Out_B[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \Out_B[10]~output (
	.i(\B_register|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[10]~output .bus_hold = "false";
defparam \Out_B[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \Out_B[11]~output (
	.i(\B_register|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[11]~output .bus_hold = "false";
defparam \Out_B[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \Out_B[12]~output (
	.i(\B_register|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[12]~output .bus_hold = "false";
defparam \Out_B[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \Out_B[13]~output (
	.i(\B_register|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[13]~output .bus_hold = "false";
defparam \Out_B[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N16
cycloneive_io_obuf \Out_B[14]~output (
	.i(\B_register|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[14]~output .bus_hold = "false";
defparam \Out_B[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \Out_B[15]~output (
	.i(\B_register|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[15]~output .bus_hold = "false";
defparam \Out_B[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \Out_B[16]~output (
	.i(\B_register|Q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[16]~output .bus_hold = "false";
defparam \Out_B[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \Out_B[17]~output (
	.i(\B_register|Q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[17]~output .bus_hold = "false";
defparam \Out_B[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \Out_B[18]~output (
	.i(\B_register|Q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[18]~output .bus_hold = "false";
defparam \Out_B[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \Out_B[19]~output (
	.i(\B_register|Q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[19]~output .bus_hold = "false";
defparam \Out_B[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \Out_B[20]~output (
	.i(\B_register|Q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[20]~output .bus_hold = "false";
defparam \Out_B[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \Out_B[21]~output (
	.i(\B_register|Q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[21]~output .bus_hold = "false";
defparam \Out_B[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \Out_B[22]~output (
	.i(\B_register|Q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[22]~output .bus_hold = "false";
defparam \Out_B[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \Out_B[23]~output (
	.i(\B_register|Q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[23]~output .bus_hold = "false";
defparam \Out_B[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \Out_B[24]~output (
	.i(\B_register|Q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[24]~output .bus_hold = "false";
defparam \Out_B[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \Out_B[25]~output (
	.i(\B_register|Q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[25]~output .bus_hold = "false";
defparam \Out_B[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \Out_B[26]~output (
	.i(\B_register|Q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[26]~output .bus_hold = "false";
defparam \Out_B[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \Out_B[27]~output (
	.i(\B_register|Q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[27]~output .bus_hold = "false";
defparam \Out_B[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N23
cycloneive_io_obuf \Out_B[28]~output (
	.i(\B_register|Q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[28]~output .bus_hold = "false";
defparam \Out_B[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N23
cycloneive_io_obuf \Out_B[29]~output (
	.i(\B_register|Q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[29]~output .bus_hold = "false";
defparam \Out_B[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \Out_B[30]~output (
	.i(\B_register|Q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[30]~output .bus_hold = "false";
defparam \Out_B[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \Out_B[31]~output (
	.i(\B_register|Q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[31]~output .bus_hold = "false";
defparam \Out_B[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \Out_C~output (
	.i(\alu_component|adder1|s8|p4|cout~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_C~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_C~output .bus_hold = "false";
defparam \Out_C~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \Out_Z~output (
	.i(\alu_component|Equal0~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_Z~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_Z~output .bus_hold = "false";
defparam \Out_Z~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \Out_PC[0]~output (
	.i(\pc_component|q[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[0]~output .bus_hold = "false";
defparam \Out_PC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \Out_PC[1]~output (
	.i(\pc_component|q[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[1]~output .bus_hold = "false";
defparam \Out_PC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \Out_PC[2]~output (
	.i(\pc_component|q[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[2]~output .bus_hold = "false";
defparam \Out_PC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \Out_PC[3]~output (
	.i(\pc_component|q[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[3]~output .bus_hold = "false";
defparam \Out_PC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \Out_PC[4]~output (
	.i(\pc_component|q[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[4]~output .bus_hold = "false";
defparam \Out_PC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \Out_PC[5]~output (
	.i(\pc_component|q[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[5]~output .bus_hold = "false";
defparam \Out_PC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \Out_PC[6]~output (
	.i(\pc_component|q[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[6]~output .bus_hold = "false";
defparam \Out_PC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \Out_PC[7]~output (
	.i(\pc_component|q[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[7]~output .bus_hold = "false";
defparam \Out_PC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \Out_PC[8]~output (
	.i(\pc_component|q[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[8]~output .bus_hold = "false";
defparam \Out_PC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \Out_PC[9]~output (
	.i(\pc_component|q[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[9]~output .bus_hold = "false";
defparam \Out_PC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \Out_PC[10]~output (
	.i(\pc_component|q[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[10]~output .bus_hold = "false";
defparam \Out_PC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N2
cycloneive_io_obuf \Out_PC[11]~output (
	.i(\pc_component|q[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[11]~output .bus_hold = "false";
defparam \Out_PC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \Out_PC[12]~output (
	.i(\pc_component|q[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[12]~output .bus_hold = "false";
defparam \Out_PC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \Out_PC[13]~output (
	.i(\pc_component|q[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[13]~output .bus_hold = "false";
defparam \Out_PC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \Out_PC[14]~output (
	.i(\pc_component|q[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[14]~output .bus_hold = "false";
defparam \Out_PC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \Out_PC[15]~output (
	.i(\pc_component|q[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[15]~output .bus_hold = "false";
defparam \Out_PC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \Out_PC[16]~output (
	.i(\pc_component|q[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[16]~output .bus_hold = "false";
defparam \Out_PC[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N23
cycloneive_io_obuf \Out_PC[17]~output (
	.i(\pc_component|q[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[17]~output .bus_hold = "false";
defparam \Out_PC[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \Out_PC[18]~output (
	.i(\pc_component|q[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[18]~output .bus_hold = "false";
defparam \Out_PC[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \Out_PC[19]~output (
	.i(\pc_component|q[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[19]~output .bus_hold = "false";
defparam \Out_PC[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \Out_PC[20]~output (
	.i(\pc_component|q[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[20]~output .bus_hold = "false";
defparam \Out_PC[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y69_N9
cycloneive_io_obuf \Out_PC[21]~output (
	.i(\pc_component|q[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[21]~output .bus_hold = "false";
defparam \Out_PC[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \Out_PC[22]~output (
	.i(\pc_component|q[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[22]~output .bus_hold = "false";
defparam \Out_PC[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N9
cycloneive_io_obuf \Out_PC[23]~output (
	.i(\pc_component|q[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[23]~output .bus_hold = "false";
defparam \Out_PC[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N2
cycloneive_io_obuf \Out_PC[24]~output (
	.i(\pc_component|q[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[24]~output .bus_hold = "false";
defparam \Out_PC[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N9
cycloneive_io_obuf \Out_PC[25]~output (
	.i(\pc_component|q[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[25]~output .bus_hold = "false";
defparam \Out_PC[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N23
cycloneive_io_obuf \Out_PC[26]~output (
	.i(\pc_component|q[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[26]~output .bus_hold = "false";
defparam \Out_PC[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \Out_PC[27]~output (
	.i(\pc_component|q[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[27]~output .bus_hold = "false";
defparam \Out_PC[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \Out_PC[28]~output (
	.i(\pc_component|q[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[28]~output .bus_hold = "false";
defparam \Out_PC[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N9
cycloneive_io_obuf \Out_PC[29]~output (
	.i(\pc_component|q[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[29]~output .bus_hold = "false";
defparam \Out_PC[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \Out_PC[30]~output (
	.i(\pc_component|q[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[30]~output .bus_hold = "false";
defparam \Out_PC[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \Out_PC[31]~output (
	.i(\pc_component|q[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[31]~output .bus_hold = "false";
defparam \Out_PC[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \Out_IR[0]~output (
	.i(\ir_register|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[0]~output .bus_hold = "false";
defparam \Out_IR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \Out_IR[1]~output (
	.i(\ir_register|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[1]~output .bus_hold = "false";
defparam \Out_IR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \Out_IR[2]~output (
	.i(\ir_register|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[2]~output .bus_hold = "false";
defparam \Out_IR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \Out_IR[3]~output (
	.i(\ir_register|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[3]~output .bus_hold = "false";
defparam \Out_IR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \Out_IR[4]~output (
	.i(\ir_register|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[4]~output .bus_hold = "false";
defparam \Out_IR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \Out_IR[5]~output (
	.i(\ir_register|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[5]~output .bus_hold = "false";
defparam \Out_IR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \Out_IR[6]~output (
	.i(\ir_register|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[6]~output .bus_hold = "false";
defparam \Out_IR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \Out_IR[7]~output (
	.i(\ir_register|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[7]~output .bus_hold = "false";
defparam \Out_IR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \Out_IR[8]~output (
	.i(\ir_register|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[8]~output .bus_hold = "false";
defparam \Out_IR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \Out_IR[9]~output (
	.i(\ir_register|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[9]~output .bus_hold = "false";
defparam \Out_IR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \Out_IR[10]~output (
	.i(\ir_register|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[10]~output .bus_hold = "false";
defparam \Out_IR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \Out_IR[11]~output (
	.i(\ir_register|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[11]~output .bus_hold = "false";
defparam \Out_IR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \Out_IR[12]~output (
	.i(\ir_register|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[12]~output .bus_hold = "false";
defparam \Out_IR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \Out_IR[13]~output (
	.i(\ir_register|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[13]~output .bus_hold = "false";
defparam \Out_IR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \Out_IR[14]~output (
	.i(\ir_register|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[14]~output .bus_hold = "false";
defparam \Out_IR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \Out_IR[15]~output (
	.i(\ir_register|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[15]~output .bus_hold = "false";
defparam \Out_IR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N23
cycloneive_io_obuf \Out_IR[16]~output (
	.i(\ir_register|Q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[16]~output .bus_hold = "false";
defparam \Out_IR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N9
cycloneive_io_obuf \Out_IR[17]~output (
	.i(\ir_register|Q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[17]~output .bus_hold = "false";
defparam \Out_IR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \Out_IR[18]~output (
	.i(\ir_register|Q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[18]~output .bus_hold = "false";
defparam \Out_IR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \Out_IR[19]~output (
	.i(\ir_register|Q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[19]~output .bus_hold = "false";
defparam \Out_IR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \Out_IR[20]~output (
	.i(\ir_register|Q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[20]~output .bus_hold = "false";
defparam \Out_IR[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \Out_IR[21]~output (
	.i(\ir_register|Q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[21]~output .bus_hold = "false";
defparam \Out_IR[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \Out_IR[22]~output (
	.i(\ir_register|Q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[22]~output .bus_hold = "false";
defparam \Out_IR[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \Out_IR[23]~output (
	.i(\ir_register|Q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[23]~output .bus_hold = "false";
defparam \Out_IR[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \Out_IR[24]~output (
	.i(\ir_register|Q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[24]~output .bus_hold = "false";
defparam \Out_IR[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \Out_IR[25]~output (
	.i(\ir_register|Q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[25]~output .bus_hold = "false";
defparam \Out_IR[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \Out_IR[26]~output (
	.i(\ir_register|Q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[26]~output .bus_hold = "false";
defparam \Out_IR[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N9
cycloneive_io_obuf \Out_IR[27]~output (
	.i(\ir_register|Q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[27]~output .bus_hold = "false";
defparam \Out_IR[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \Out_IR[28]~output (
	.i(\ir_register|Q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[28]~output .bus_hold = "false";
defparam \Out_IR[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N2
cycloneive_io_obuf \Out_IR[29]~output (
	.i(\ir_register|Q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[29]~output .bus_hold = "false";
defparam \Out_IR[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N16
cycloneive_io_obuf \Out_IR[30]~output (
	.i(\ir_register|Q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[30]~output .bus_hold = "false";
defparam \Out_IR[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \Out_IR[31]~output (
	.i(\ir_register|Q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[31]~output .bus_hold = "false";
defparam \Out_IR[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N16
cycloneive_io_obuf \ADDR_OUT[0]~output (
	.i(\pc_component|q[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[0]~output .bus_hold = "false";
defparam \ADDR_OUT[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \ADDR_OUT[1]~output (
	.i(\pc_component|q[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[1]~output .bus_hold = "false";
defparam \ADDR_OUT[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \ADDR_OUT[2]~output (
	.i(\pc_component|q[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[2]~output .bus_hold = "false";
defparam \ADDR_OUT[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \ADDR_OUT[3]~output (
	.i(\pc_component|q[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[3]~output .bus_hold = "false";
defparam \ADDR_OUT[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \ADDR_OUT[4]~output (
	.i(\pc_component|q[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[4]~output .bus_hold = "false";
defparam \ADDR_OUT[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \ADDR_OUT[5]~output (
	.i(\pc_component|q[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[5]~output .bus_hold = "false";
defparam \ADDR_OUT[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \ADDR_OUT[6]~output (
	.i(\pc_component|q[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[6]~output .bus_hold = "false";
defparam \ADDR_OUT[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \ADDR_OUT[7]~output (
	.i(\pc_component|q[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[7]~output .bus_hold = "false";
defparam \ADDR_OUT[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \ADDR_OUT[8]~output (
	.i(\pc_component|q[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[8]~output .bus_hold = "false";
defparam \ADDR_OUT[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \ADDR_OUT[9]~output (
	.i(\pc_component|q[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[9]~output .bus_hold = "false";
defparam \ADDR_OUT[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \ADDR_OUT[10]~output (
	.i(\pc_component|q[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[10]~output .bus_hold = "false";
defparam \ADDR_OUT[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N9
cycloneive_io_obuf \ADDR_OUT[11]~output (
	.i(\pc_component|q[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[11]~output .bus_hold = "false";
defparam \ADDR_OUT[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \ADDR_OUT[12]~output (
	.i(\pc_component|q[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[12]~output .bus_hold = "false";
defparam \ADDR_OUT[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \ADDR_OUT[13]~output (
	.i(\pc_component|q[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[13]~output .bus_hold = "false";
defparam \ADDR_OUT[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \ADDR_OUT[14]~output (
	.i(\pc_component|q[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[14]~output .bus_hold = "false";
defparam \ADDR_OUT[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \ADDR_OUT[15]~output (
	.i(\pc_component|q[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[15]~output .bus_hold = "false";
defparam \ADDR_OUT[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \ADDR_OUT[16]~output (
	.i(\pc_component|q[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[16]~output .bus_hold = "false";
defparam \ADDR_OUT[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \ADDR_OUT[17]~output (
	.i(\pc_component|q[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[17]~output .bus_hold = "false";
defparam \ADDR_OUT[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \ADDR_OUT[18]~output (
	.i(\pc_component|q[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[18]~output .bus_hold = "false";
defparam \ADDR_OUT[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \ADDR_OUT[19]~output (
	.i(\pc_component|q[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[19]~output .bus_hold = "false";
defparam \ADDR_OUT[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \ADDR_OUT[20]~output (
	.i(\pc_component|q[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[20]~output .bus_hold = "false";
defparam \ADDR_OUT[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N2
cycloneive_io_obuf \ADDR_OUT[21]~output (
	.i(\pc_component|q[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[21]~output .bus_hold = "false";
defparam \ADDR_OUT[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N2
cycloneive_io_obuf \ADDR_OUT[22]~output (
	.i(\pc_component|q[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[22]~output .bus_hold = "false";
defparam \ADDR_OUT[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N2
cycloneive_io_obuf \ADDR_OUT[23]~output (
	.i(\pc_component|q[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[23]~output .bus_hold = "false";
defparam \ADDR_OUT[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N16
cycloneive_io_obuf \ADDR_OUT[24]~output (
	.i(\pc_component|q[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[24]~output .bus_hold = "false";
defparam \ADDR_OUT[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N16
cycloneive_io_obuf \ADDR_OUT[25]~output (
	.i(\pc_component|q[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[25]~output .bus_hold = "false";
defparam \ADDR_OUT[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N16
cycloneive_io_obuf \ADDR_OUT[26]~output (
	.i(\pc_component|q[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[26]~output .bus_hold = "false";
defparam \ADDR_OUT[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \ADDR_OUT[27]~output (
	.i(\pc_component|q[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[27]~output .bus_hold = "false";
defparam \ADDR_OUT[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \ADDR_OUT[28]~output (
	.i(\pc_component|q[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[28]~output .bus_hold = "false";
defparam \ADDR_OUT[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N23
cycloneive_io_obuf \ADDR_OUT[29]~output (
	.i(\pc_component|q[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[29]~output .bus_hold = "false";
defparam \ADDR_OUT[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \ADDR_OUT[30]~output (
	.i(\pc_component|q[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[30]~output .bus_hold = "false";
defparam \ADDR_OUT[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \ADDR_OUT[31]~output (
	.i(\pc_component|q[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[31]~output .bus_hold = "false";
defparam \ADDR_OUT[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \DATA_OUT[0]~output (
	.i(\mux_data|Mux31~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[0]~output .bus_hold = "false";
defparam \DATA_OUT[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \DATA_OUT[1]~output (
	.i(\mux_data|Mux30~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[1]~output .bus_hold = "false";
defparam \DATA_OUT[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \DATA_OUT[2]~output (
	.i(\mux_data|Mux29~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[2]~output .bus_hold = "false";
defparam \DATA_OUT[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \DATA_OUT[3]~output (
	.i(\mux_data|Mux28~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[3]~output .bus_hold = "false";
defparam \DATA_OUT[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \DATA_OUT[4]~output (
	.i(\mux_data|Mux27~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[4]~output .bus_hold = "false";
defparam \DATA_OUT[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \DATA_OUT[5]~output (
	.i(\mux_data|Mux26~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[5]~output .bus_hold = "false";
defparam \DATA_OUT[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \DATA_OUT[6]~output (
	.i(\mux_data|Mux25~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[6]~output .bus_hold = "false";
defparam \DATA_OUT[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \DATA_OUT[7]~output (
	.i(\mux_data|Mux24~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[7]~output .bus_hold = "false";
defparam \DATA_OUT[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \DATA_OUT[8]~output (
	.i(\mux_data|Mux23~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[8]~output .bus_hold = "false";
defparam \DATA_OUT[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \DATA_OUT[9]~output (
	.i(\mux_data|Mux22~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[9]~output .bus_hold = "false";
defparam \DATA_OUT[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \DATA_OUT[10]~output (
	.i(\mux_data|Mux21~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[10]~output .bus_hold = "false";
defparam \DATA_OUT[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \DATA_OUT[11]~output (
	.i(\mux_data|Mux20~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[11]~output .bus_hold = "false";
defparam \DATA_OUT[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \DATA_OUT[12]~output (
	.i(\mux_data|Mux19~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[12]~output .bus_hold = "false";
defparam \DATA_OUT[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \DATA_OUT[13]~output (
	.i(\mux_data|Mux18~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[13]~output .bus_hold = "false";
defparam \DATA_OUT[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \DATA_OUT[14]~output (
	.i(\mux_data|Mux17~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[14]~output .bus_hold = "false";
defparam \DATA_OUT[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N2
cycloneive_io_obuf \DATA_OUT[15]~output (
	.i(\mux_data|Mux16~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[15]~output .bus_hold = "false";
defparam \DATA_OUT[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N2
cycloneive_io_obuf \DATA_OUT[16]~output (
	.i(\mux_data|Mux15~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[16]~output .bus_hold = "false";
defparam \DATA_OUT[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \DATA_OUT[17]~output (
	.i(\mux_data|Mux14~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[17]~output .bus_hold = "false";
defparam \DATA_OUT[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \DATA_OUT[18]~output (
	.i(\mux_data|Mux13~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[18]~output .bus_hold = "false";
defparam \DATA_OUT[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N16
cycloneive_io_obuf \DATA_OUT[19]~output (
	.i(\mux_data|Mux12~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[19]~output .bus_hold = "false";
defparam \DATA_OUT[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \DATA_OUT[20]~output (
	.i(\mux_data|Mux11~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[20]~output .bus_hold = "false";
defparam \DATA_OUT[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \DATA_OUT[21]~output (
	.i(\mux_data|Mux10~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[21]~output .bus_hold = "false";
defparam \DATA_OUT[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N9
cycloneive_io_obuf \DATA_OUT[22]~output (
	.i(\mux_data|Mux9~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[22]~output .bus_hold = "false";
defparam \DATA_OUT[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \DATA_OUT[23]~output (
	.i(\mux_data|Mux8~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[23]~output .bus_hold = "false";
defparam \DATA_OUT[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \DATA_OUT[24]~output (
	.i(\mux_data|Mux7~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[24]~output .bus_hold = "false";
defparam \DATA_OUT[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \DATA_OUT[25]~output (
	.i(\mux_data|Mux6~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[25]~output .bus_hold = "false";
defparam \DATA_OUT[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \DATA_OUT[26]~output (
	.i(\mux_data|Mux5~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[26]~output .bus_hold = "false";
defparam \DATA_OUT[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \DATA_OUT[27]~output (
	.i(\mux_data|Mux4~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[27]~output .bus_hold = "false";
defparam \DATA_OUT[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \DATA_OUT[28]~output (
	.i(\mux_data|Mux3~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[28]~output .bus_hold = "false";
defparam \DATA_OUT[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \DATA_OUT[29]~output (
	.i(\mux_data|Mux2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[29]~output .bus_hold = "false";
defparam \DATA_OUT[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \DATA_OUT[30]~output (
	.i(\mux_data|Mux1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[30]~output .bus_hold = "false";
defparam \DATA_OUT[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \DATA_OUT[31]~output (
	.i(\mux_data|Mux0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[31]~output .bus_hold = "false";
defparam \DATA_OUT[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \MEM_OUT[0]~output (
	.i(\Data_Memory_Module|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[0]~output .bus_hold = "false";
defparam \MEM_OUT[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \MEM_OUT[1]~output (
	.i(\Data_Memory_Module|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[1]~output .bus_hold = "false";
defparam \MEM_OUT[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \MEM_OUT[2]~output (
	.i(\Data_Memory_Module|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[2]~output .bus_hold = "false";
defparam \MEM_OUT[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N16
cycloneive_io_obuf \MEM_OUT[3]~output (
	.i(\Data_Memory_Module|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[3]~output .bus_hold = "false";
defparam \MEM_OUT[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \MEM_OUT[4]~output (
	.i(\Data_Memory_Module|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[4]~output .bus_hold = "false";
defparam \MEM_OUT[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N2
cycloneive_io_obuf \MEM_OUT[5]~output (
	.i(\Data_Memory_Module|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[5]~output .bus_hold = "false";
defparam \MEM_OUT[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \MEM_OUT[6]~output (
	.i(\Data_Memory_Module|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[6]~output .bus_hold = "false";
defparam \MEM_OUT[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \MEM_OUT[7]~output (
	.i(\Data_Memory_Module|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[7]~output .bus_hold = "false";
defparam \MEM_OUT[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \MEM_OUT[8]~output (
	.i(\Data_Memory_Module|data_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[8]~output .bus_hold = "false";
defparam \MEM_OUT[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N9
cycloneive_io_obuf \MEM_OUT[9]~output (
	.i(\Data_Memory_Module|data_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[9]~output .bus_hold = "false";
defparam \MEM_OUT[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \MEM_OUT[10]~output (
	.i(\Data_Memory_Module|data_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[10]~output .bus_hold = "false";
defparam \MEM_OUT[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \MEM_OUT[11]~output (
	.i(\Data_Memory_Module|data_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[11]~output .bus_hold = "false";
defparam \MEM_OUT[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \MEM_OUT[12]~output (
	.i(\Data_Memory_Module|data_out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[12]~output .bus_hold = "false";
defparam \MEM_OUT[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \MEM_OUT[13]~output (
	.i(\Data_Memory_Module|data_out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[13]~output .bus_hold = "false";
defparam \MEM_OUT[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \MEM_OUT[14]~output (
	.i(\Data_Memory_Module|data_out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[14]~output .bus_hold = "false";
defparam \MEM_OUT[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \MEM_OUT[15]~output (
	.i(\Data_Memory_Module|data_out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[15]~output .bus_hold = "false";
defparam \MEM_OUT[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \MEM_OUT[16]~output (
	.i(\Data_Memory_Module|data_out [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[16]~output .bus_hold = "false";
defparam \MEM_OUT[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \MEM_OUT[17]~output (
	.i(\Data_Memory_Module|data_out [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[17]~output .bus_hold = "false";
defparam \MEM_OUT[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N2
cycloneive_io_obuf \MEM_OUT[18]~output (
	.i(\Data_Memory_Module|data_out [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[18]~output .bus_hold = "false";
defparam \MEM_OUT[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \MEM_OUT[19]~output (
	.i(\Data_Memory_Module|data_out [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[19]~output .bus_hold = "false";
defparam \MEM_OUT[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y60_N16
cycloneive_io_obuf \MEM_OUT[20]~output (
	.i(\Data_Memory_Module|data_out [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[20]~output .bus_hold = "false";
defparam \MEM_OUT[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \MEM_OUT[21]~output (
	.i(\Data_Memory_Module|data_out [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[21]~output .bus_hold = "false";
defparam \MEM_OUT[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \MEM_OUT[22]~output (
	.i(\Data_Memory_Module|data_out [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[22]~output .bus_hold = "false";
defparam \MEM_OUT[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \MEM_OUT[23]~output (
	.i(\Data_Memory_Module|data_out [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[23]~output .bus_hold = "false";
defparam \MEM_OUT[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \MEM_OUT[24]~output (
	.i(\Data_Memory_Module|data_out [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[24]~output .bus_hold = "false";
defparam \MEM_OUT[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \MEM_OUT[25]~output (
	.i(\Data_Memory_Module|data_out [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[25]~output .bus_hold = "false";
defparam \MEM_OUT[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \MEM_OUT[26]~output (
	.i(\Data_Memory_Module|data_out [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[26]~output .bus_hold = "false";
defparam \MEM_OUT[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \MEM_OUT[27]~output (
	.i(\Data_Memory_Module|data_out [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[27]~output .bus_hold = "false";
defparam \MEM_OUT[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \MEM_OUT[28]~output (
	.i(\Data_Memory_Module|data_out [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[28]~output .bus_hold = "false";
defparam \MEM_OUT[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \MEM_OUT[29]~output (
	.i(\Data_Memory_Module|data_out [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[29]~output .bus_hold = "false";
defparam \MEM_OUT[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \MEM_OUT[30]~output (
	.i(\Data_Memory_Module|data_out [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[30]~output .bus_hold = "false";
defparam \MEM_OUT[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \MEM_OUT[31]~output (
	.i(\Data_Memory_Module|data_out [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[31]~output .bus_hold = "false";
defparam \MEM_OUT[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \MEM_IN[0]~output (
	.i(\Data_memory_multiplexer|f[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[0]~output .bus_hold = "false";
defparam \MEM_IN[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \MEM_IN[1]~output (
	.i(\Data_memory_multiplexer|f[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[1]~output .bus_hold = "false";
defparam \MEM_IN[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \MEM_IN[2]~output (
	.i(\Data_memory_multiplexer|f[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[2]~output .bus_hold = "false";
defparam \MEM_IN[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \MEM_IN[3]~output (
	.i(\Data_memory_multiplexer|f[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[3]~output .bus_hold = "false";
defparam \MEM_IN[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \MEM_IN[4]~output (
	.i(\Data_memory_multiplexer|f[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[4]~output .bus_hold = "false";
defparam \MEM_IN[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \MEM_IN[5]~output (
	.i(\Data_memory_multiplexer|f[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[5]~output .bus_hold = "false";
defparam \MEM_IN[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \MEM_IN[6]~output (
	.i(\Data_memory_multiplexer|f[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[6]~output .bus_hold = "false";
defparam \MEM_IN[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \MEM_IN[7]~output (
	.i(\Data_memory_multiplexer|f[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[7]~output .bus_hold = "false";
defparam \MEM_IN[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \MEM_IN[8]~output (
	.i(\Data_memory_multiplexer|f[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[8]~output .bus_hold = "false";
defparam \MEM_IN[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \MEM_IN[9]~output (
	.i(\Data_memory_multiplexer|f[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[9]~output .bus_hold = "false";
defparam \MEM_IN[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \MEM_IN[10]~output (
	.i(\Data_memory_multiplexer|f[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[10]~output .bus_hold = "false";
defparam \MEM_IN[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \MEM_IN[11]~output (
	.i(\Data_memory_multiplexer|f[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[11]~output .bus_hold = "false";
defparam \MEM_IN[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \MEM_IN[12]~output (
	.i(\Data_memory_multiplexer|f[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[12]~output .bus_hold = "false";
defparam \MEM_IN[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \MEM_IN[13]~output (
	.i(\Data_memory_multiplexer|f[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[13]~output .bus_hold = "false";
defparam \MEM_IN[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \MEM_IN[14]~output (
	.i(\Data_memory_multiplexer|f[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[14]~output .bus_hold = "false";
defparam \MEM_IN[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \MEM_IN[15]~output (
	.i(\Data_memory_multiplexer|f[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[15]~output .bus_hold = "false";
defparam \MEM_IN[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \MEM_IN[16]~output (
	.i(\Data_memory_multiplexer|f[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[16]~output .bus_hold = "false";
defparam \MEM_IN[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N2
cycloneive_io_obuf \MEM_IN[17]~output (
	.i(\Data_memory_multiplexer|f[17]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[17]~output .bus_hold = "false";
defparam \MEM_IN[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \MEM_IN[18]~output (
	.i(\Data_memory_multiplexer|f[18]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[18]~output .bus_hold = "false";
defparam \MEM_IN[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \MEM_IN[19]~output (
	.i(\Data_memory_multiplexer|f[19]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[19]~output .bus_hold = "false";
defparam \MEM_IN[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \MEM_IN[20]~output (
	.i(\Data_memory_multiplexer|f[20]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[20]~output .bus_hold = "false";
defparam \MEM_IN[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \MEM_IN[21]~output (
	.i(\Data_memory_multiplexer|f[21]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[21]~output .bus_hold = "false";
defparam \MEM_IN[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \MEM_IN[22]~output (
	.i(\Data_memory_multiplexer|f[22]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[22]~output .bus_hold = "false";
defparam \MEM_IN[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \MEM_IN[23]~output (
	.i(\Data_memory_multiplexer|f[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[23]~output .bus_hold = "false";
defparam \MEM_IN[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \MEM_IN[24]~output (
	.i(\Data_memory_multiplexer|f[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[24]~output .bus_hold = "false";
defparam \MEM_IN[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \MEM_IN[25]~output (
	.i(\Data_memory_multiplexer|f[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[25]~output .bus_hold = "false";
defparam \MEM_IN[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \MEM_IN[26]~output (
	.i(\Data_memory_multiplexer|f[26]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[26]~output .bus_hold = "false";
defparam \MEM_IN[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \MEM_IN[27]~output (
	.i(\Data_memory_multiplexer|f[27]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[27]~output .bus_hold = "false";
defparam \MEM_IN[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \MEM_IN[28]~output (
	.i(\Data_memory_multiplexer|f[28]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[28]~output .bus_hold = "false";
defparam \MEM_IN[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \MEM_IN[29]~output (
	.i(\Data_memory_multiplexer|f[29]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[29]~output .bus_hold = "false";
defparam \MEM_IN[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \MEM_IN[30]~output (
	.i(\Data_memory_multiplexer|f[30]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[30]~output .bus_hold = "false";
defparam \MEM_IN[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \MEM_IN[31]~output (
	.i(\Data_memory_multiplexer|f[31]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[31]~output .bus_hold = "false";
defparam \MEM_IN[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \MEM_ADDR[0]~output (
	.i(\ir_register|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_ADDR[0]~output .bus_hold = "false";
defparam \MEM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \MEM_ADDR[1]~output (
	.i(\ir_register|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_ADDR[1]~output .bus_hold = "false";
defparam \MEM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \MEM_ADDR[2]~output (
	.i(\ir_register|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_ADDR[2]~output .bus_hold = "false";
defparam \MEM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \MEM_ADDR[3]~output (
	.i(\ir_register|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_ADDR[3]~output .bus_hold = "false";
defparam \MEM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \MEM_ADDR[4]~output (
	.i(\ir_register|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_ADDR[4]~output .bus_hold = "false";
defparam \MEM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \MEM_ADDR[5]~output (
	.i(\ir_register|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_ADDR[5]~output .bus_hold = "false";
defparam \MEM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \MEM_ADDR[6]~output (
	.i(\ir_register|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_ADDR[6]~output .bus_hold = "false";
defparam \MEM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \MEM_ADDR[7]~output (
	.i(\ir_register|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_ADDR[7]~output .bus_hold = "false";
defparam \MEM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N1
cycloneive_io_ibuf \DATA_Mux[0]~input (
	.i(DATA_Mux[0]),
	.ibar(gnd),
	.o(\DATA_Mux[0]~input_o ));
// synopsys translate_off
defparam \DATA_Mux[0]~input .bus_hold = "false";
defparam \DATA_Mux[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N1
cycloneive_io_ibuf \DATA_Mux[1]~input (
	.i(DATA_Mux[1]),
	.ibar(gnd),
	.o(\DATA_Mux[1]~input_o ));
// synopsys translate_off
defparam \DATA_Mux[1]~input .bus_hold = "false";
defparam \DATA_Mux[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N8
cycloneive_io_ibuf \ALU_Op[0]~input (
	.i(ALU_Op[0]),
	.ibar(gnd),
	.o(\ALU_Op[0]~input_o ));
// synopsys translate_off
defparam \ALU_Op[0]~input .bus_hold = "false";
defparam \ALU_Op[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N15
cycloneive_io_ibuf \IM_MUX1~input (
	.i(IM_MUX1),
	.ibar(gnd),
	.o(\IM_MUX1~input_o ));
// synopsys translate_off
defparam \IM_MUX1~input .bus_hold = "false";
defparam \IM_MUX1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N26
cycloneive_lcell_comb \im_mux1_component|f[0]~31 (
// Equation(s):
// \im_mux1_component|f[0]~31_combout  = (\A_register|Q [0] & !\IM_MUX1~input_o )

	.dataa(gnd),
	.datab(\A_register|Q [0]),
	.datac(\IM_MUX1~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\im_mux1_component|f[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[0]~31 .lut_mask = 16'h0C0C;
defparam \im_mux1_component|f[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N15
cycloneive_io_ibuf \IM_MUX2[1]~input (
	.i(IM_MUX2[1]),
	.ibar(gnd),
	.o(\IM_MUX2[1]~input_o ));
// synopsys translate_off
defparam \IM_MUX2[1]~input .bus_hold = "false";
defparam \IM_MUX2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y44_N8
cycloneive_io_ibuf \B_MUX~input (
	.i(B_MUX),
	.ibar(gnd),
	.o(\B_MUX~input_o ));
// synopsys translate_off
defparam \B_MUX~input .bus_hold = "false";
defparam \B_MUX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N16
cycloneive_lcell_comb \B_multiplexer|f[0]~0 (
// Equation(s):
// \B_multiplexer|f[0]~0_combout  = (\B_MUX~input_o  & (\ir_register|Q [0])) # (!\B_MUX~input_o  & ((\mux_data|Mux31~4_combout )))

	.dataa(gnd),
	.datab(\B_MUX~input_o ),
	.datac(\ir_register|Q [0]),
	.datad(\mux_data|Mux31~4_combout ),
	.cin(gnd),
	.combout(\B_multiplexer|f[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[0]~0 .lut_mask = 16'hF3C0;
defparam \B_multiplexer|f[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N22
cycloneive_io_ibuf \Clr_B~input (
	.i(Clr_B),
	.ibar(gnd),
	.o(\Clr_B~input_o ));
// synopsys translate_off
defparam \Clr_B~input .bus_hold = "false";
defparam \Clr_B~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \Clr_B~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clr_B~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clr_B~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clr_B~inputclkctrl .clock_type = "global clock";
defparam \Clr_B~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y41_N8
cycloneive_io_ibuf \Ld_B~input (
	.i(Ld_B),
	.ibar(gnd),
	.o(\Ld_B~input_o ));
// synopsys translate_off
defparam \Ld_B~input .bus_hold = "false";
defparam \Ld_B~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y42_N17
dffeas \B_register|Q[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[0] .is_wysiwyg = "true";
defparam \B_register|Q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y41_N1
cycloneive_io_ibuf \IM_MUX2[0]~input (
	.i(IM_MUX2[0]),
	.ibar(gnd),
	.o(\IM_MUX2[0]~input_o ));
// synopsys translate_off
defparam \IM_MUX2[0]~input .bus_hold = "false";
defparam \IM_MUX2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N24
cycloneive_lcell_comb \im_mux2_component|Mux31~0 (
// Equation(s):
// \im_mux2_component|Mux31~0_combout  = (\IM_MUX2[1]~input_o  & (((!\IM_MUX2[0]~input_o )))) # (!\IM_MUX2[1]~input_o  & ((\IM_MUX2[0]~input_o  & ((\ir_register|Q [0]))) # (!\IM_MUX2[0]~input_o  & (\B_register|Q [0]))))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(\B_register|Q [0]),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\ir_register|Q [0]),
	.cin(gnd),
	.combout(\im_mux2_component|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux31~0 .lut_mask = 16'h5E0E;
defparam \im_mux2_component|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N8
cycloneive_io_ibuf \ALU_Op[2]~input (
	.i(ALU_Op[2]),
	.ibar(gnd),
	.o(\ALU_Op[2]~input_o ));
// synopsys translate_off
defparam \ALU_Op[2]~input .bus_hold = "false";
defparam \ALU_Op[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \ALU_Op[1]~input (
	.i(ALU_Op[1]),
	.ibar(gnd),
	.o(\ALU_Op[1]~input_o ));
// synopsys translate_off
defparam \ALU_Op[1]~input .bus_hold = "false";
defparam \ALU_Op[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N8
cycloneive_lcell_comb \alu_component|mux1|Mux0~1 (
// Equation(s):
// \alu_component|mux1|Mux0~1_combout  = (\ALU_Op[1]~input_o  & (\im_mux1_component|f[0]~31_combout  $ ((\im_mux2_component|Mux31~0_combout )))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[2]~input_o ) # ((\im_mux1_component|f[0]~31_combout  & 
// \im_mux2_component|Mux31~0_combout ))))

	.dataa(\im_mux1_component|f[0]~31_combout ),
	.datab(\im_mux2_component|Mux31~0_combout ),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\ALU_Op[1]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux0~1 .lut_mask = 16'h66F8;
defparam \alu_component|mux1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N30
cycloneive_lcell_comb \alu_component|mux1|Mux0~0 (
// Equation(s):
// \alu_component|mux1|Mux0~0_combout  = (!\ALU_Op[1]~input_o  & ((\ALU_Op[2]~input_o ) # (\im_mux1_component|f[0]~31_combout  $ (\im_mux2_component|Mux31~0_combout ))))

	.dataa(\im_mux1_component|f[0]~31_combout ),
	.datab(\im_mux2_component|Mux31~0_combout ),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\ALU_Op[1]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux0~0 .lut_mask = 16'h00F6;
defparam \alu_component|mux1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N15
cycloneive_io_ibuf \A_MUX~input (
	.i(A_MUX),
	.ibar(gnd),
	.o(\A_MUX~input_o ));
// synopsys translate_off
defparam \A_MUX~input .bus_hold = "false";
defparam \A_MUX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N8
cycloneive_lcell_comb \B_multiplexer|f[4]~4 (
// Equation(s):
// \B_multiplexer|f[4]~4_combout  = (\B_MUX~input_o  & (\ir_register|Q [4])) # (!\B_MUX~input_o  & ((\mux_data|Mux27~3_combout )))

	.dataa(gnd),
	.datab(\ir_register|Q [4]),
	.datac(\B_MUX~input_o ),
	.datad(\mux_data|Mux27~3_combout ),
	.cin(gnd),
	.combout(\B_multiplexer|f[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[4]~4 .lut_mask = 16'hCFC0;
defparam \B_multiplexer|f[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N9
dffeas \B_register|Q[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[4] .is_wysiwyg = "true";
defparam \B_register|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N0
cycloneive_lcell_comb \im_mux2_component|Mux27~0 (
// Equation(s):
// \im_mux2_component|Mux27~0_combout  = (!\IM_MUX2[1]~input_o  & ((\IM_MUX2[0]~input_o  & ((\ir_register|Q [4]))) # (!\IM_MUX2[0]~input_o  & (\B_register|Q [4]))))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(\IM_MUX2[0]~input_o ),
	.datac(\B_register|Q [4]),
	.datad(\ir_register|Q [4]),
	.cin(gnd),
	.combout(\im_mux2_component|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux27~0 .lut_mask = 16'h5410;
defparam \im_mux2_component|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N26
cycloneive_lcell_comb \B_multiplexer|f[3]~3 (
// Equation(s):
// \B_multiplexer|f[3]~3_combout  = (\B_MUX~input_o  & (\ir_register|Q [3])) # (!\B_MUX~input_o  & ((\mux_data|Mux28~3_combout )))

	.dataa(gnd),
	.datab(\ir_register|Q [3]),
	.datac(\B_MUX~input_o ),
	.datad(\mux_data|Mux28~3_combout ),
	.cin(gnd),
	.combout(\B_multiplexer|f[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[3]~3 .lut_mask = 16'hCFC0;
defparam \B_multiplexer|f[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y40_N27
dffeas \B_register|Q[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[3] .is_wysiwyg = "true";
defparam \B_register|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N28
cycloneive_lcell_comb \im_mux2_component|Mux28~0 (
// Equation(s):
// \im_mux2_component|Mux28~0_combout  = (!\IM_MUX2[1]~input_o  & ((\IM_MUX2[0]~input_o  & ((\ir_register|Q [3]))) # (!\IM_MUX2[0]~input_o  & (\B_register|Q [3]))))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(\IM_MUX2[0]~input_o ),
	.datac(\B_register|Q [3]),
	.datad(\ir_register|Q [3]),
	.cin(gnd),
	.combout(\im_mux2_component|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux28~0 .lut_mask = 16'h5410;
defparam \im_mux2_component|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N30
cycloneive_lcell_comb \im_mux1_component|f[3]~2 (
// Equation(s):
// \im_mux1_component|f[3]~2_combout  = (!\IM_MUX1~input_o  & \A_register|Q [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IM_MUX1~input_o ),
	.datad(\A_register|Q [3]),
	.cin(gnd),
	.combout(\im_mux1_component|f[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[3]~2 .lut_mask = 16'h0F00;
defparam \im_mux1_component|f[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N12
cycloneive_lcell_comb \im_mux1_component|f[2]~1 (
// Equation(s):
// \im_mux1_component|f[2]~1_combout  = (!\IM_MUX1~input_o  & \A_register|Q [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IM_MUX1~input_o ),
	.datad(\A_register|Q [2]),
	.cin(gnd),
	.combout(\im_mux1_component|f[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[2]~1 .lut_mask = 16'h0F00;
defparam \im_mux1_component|f[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N22
cycloneive_io_ibuf \Clr_IR~input (
	.i(Clr_IR),
	.ibar(gnd),
	.o(\Clr_IR~input_o ));
// synopsys translate_off
defparam \Clr_IR~input .bus_hold = "false";
defparam \Clr_IR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \Clr_IR~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clr_IR~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clr_IR~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clr_IR~inputclkctrl .clock_type = "global clock";
defparam \Clr_IR~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N1
cycloneive_io_ibuf \Ld_IR~input (
	.i(Ld_IR),
	.ibar(gnd),
	.o(\Ld_IR~input_o ));
// synopsys translate_off
defparam \Ld_IR~input .bus_hold = "false";
defparam \Ld_IR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y40_N29
dffeas \ir_register|Q[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_data|Mux29~3_combout ),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[2] .is_wysiwyg = "true";
defparam \ir_register|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N8
cycloneive_lcell_comb \B_multiplexer|f[2]~2 (
// Equation(s):
// \B_multiplexer|f[2]~2_combout  = (\B_MUX~input_o  & ((\ir_register|Q [2]))) # (!\B_MUX~input_o  & (\mux_data|Mux29~3_combout ))

	.dataa(gnd),
	.datab(\B_MUX~input_o ),
	.datac(\mux_data|Mux29~3_combout ),
	.datad(\ir_register|Q [2]),
	.cin(gnd),
	.combout(\B_multiplexer|f[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[2]~2 .lut_mask = 16'hFC30;
defparam \B_multiplexer|f[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y40_N9
dffeas \B_register|Q[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[2] .is_wysiwyg = "true";
defparam \B_register|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N10
cycloneive_lcell_comb \im_mux2_component|Mux29~0 (
// Equation(s):
// \im_mux2_component|Mux29~0_combout  = (!\IM_MUX2[1]~input_o  & ((\IM_MUX2[0]~input_o  & ((\ir_register|Q [2]))) # (!\IM_MUX2[0]~input_o  & (\B_register|Q [2]))))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(\IM_MUX2[0]~input_o ),
	.datac(\B_register|Q [2]),
	.datad(\ir_register|Q [2]),
	.cin(gnd),
	.combout(\im_mux2_component|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux29~0 .lut_mask = 16'h5410;
defparam \im_mux2_component|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N14
cycloneive_lcell_comb \B_multiplexer|f[1]~1 (
// Equation(s):
// \B_multiplexer|f[1]~1_combout  = (\B_MUX~input_o  & (\ir_register|Q [1])) # (!\B_MUX~input_o  & ((\mux_data|Mux30~3_combout )))

	.dataa(gnd),
	.datab(\B_MUX~input_o ),
	.datac(\ir_register|Q [1]),
	.datad(\mux_data|Mux30~3_combout ),
	.cin(gnd),
	.combout(\B_multiplexer|f[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[1]~1 .lut_mask = 16'hF3C0;
defparam \B_multiplexer|f[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N15
dffeas \B_register|Q[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[1] .is_wysiwyg = "true";
defparam \B_register|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N26
cycloneive_lcell_comb \im_mux2_component|Mux30~0 (
// Equation(s):
// \im_mux2_component|Mux30~0_combout  = (!\IM_MUX2[1]~input_o  & ((\IM_MUX2[0]~input_o  & (\ir_register|Q [1])) # (!\IM_MUX2[0]~input_o  & ((\B_register|Q [1])))))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(\ir_register|Q [1]),
	.datad(\B_register|Q [1]),
	.cin(gnd),
	.combout(\im_mux2_component|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux30~0 .lut_mask = 16'h3120;
defparam \im_mux2_component|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N16
cycloneive_lcell_comb \alu_component|adder1|s1|p1|cout~0 (
// Equation(s):
// \alu_component|adder1|s1|p1|cout~0_combout  = (\IM_MUX2[0]~input_o  & ((\IM_MUX2[1]~input_o ) # ((!\ir_register|Q [0])))) # (!\IM_MUX2[0]~input_o  & (!\IM_MUX2[1]~input_o  & (!\B_register|Q [0])))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(\B_register|Q [0]),
	.datad(\ir_register|Q [0]),
	.cin(gnd),
	.combout(\alu_component|adder1|s1|p1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s1|p1|cout~0 .lut_mask = 16'h89AB;
defparam \alu_component|adder1|s1|p1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N18
cycloneive_lcell_comb \alu_component|adder1|s1|p1|cout~1 (
// Equation(s):
// \alu_component|adder1|s1|p1|cout~1_combout  = (\alu_component|adder1|s1|p1|cout~0_combout  & (\ALU_Op[2]~input_o )) # (!\alu_component|adder1|s1|p1|cout~0_combout  & (((!\IM_MUX1~input_o  & \A_register|Q [0]))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\IM_MUX1~input_o ),
	.datac(\A_register|Q [0]),
	.datad(\alu_component|adder1|s1|p1|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s1|p1|cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s1|p1|cout~1 .lut_mask = 16'hAA30;
defparam \alu_component|adder1|s1|p1|cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N24
cycloneive_lcell_comb \alu_component|adder1|s1|p2|cout~0 (
// Equation(s):
// \alu_component|adder1|s1|p2|cout~0_combout  = (\im_mux1_component|f[1]~0_combout  & ((\alu_component|adder1|s1|p1|cout~1_combout ) # (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux30~0_combout )))) # (!\im_mux1_component|f[1]~0_combout  & 
// (\alu_component|adder1|s1|p1|cout~1_combout  & (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux30~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\im_mux1_component|f[1]~0_combout ),
	.datac(\im_mux2_component|Mux30~0_combout ),
	.datad(\alu_component|adder1|s1|p1|cout~1_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s1|p2|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s1|p2|cout~0 .lut_mask = 16'hDE48;
defparam \alu_component|adder1|s1|p2|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N28
cycloneive_lcell_comb \alu_component|adder1|s1|p3|cout~0 (
// Equation(s):
// \alu_component|adder1|s1|p3|cout~0_combout  = (\im_mux1_component|f[2]~1_combout  & ((\alu_component|adder1|s1|p2|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux29~0_combout )))) # (!\im_mux1_component|f[2]~1_combout  & 
// (\alu_component|adder1|s1|p2|cout~0_combout  & (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux29~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\im_mux1_component|f[2]~1_combout ),
	.datac(\im_mux2_component|Mux29~0_combout ),
	.datad(\alu_component|adder1|s1|p2|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s1|p3|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s1|p3|cout~0 .lut_mask = 16'hDE48;
defparam \alu_component|adder1|s1|p3|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N20
cycloneive_lcell_comb \alu_component|adder1|s1|p4|cout~0 (
// Equation(s):
// \alu_component|adder1|s1|p4|cout~0_combout  = (\im_mux1_component|f[3]~2_combout  & ((\alu_component|adder1|s1|p3|cout~0_combout ) # (\im_mux2_component|Mux28~0_combout  $ (\ALU_Op[2]~input_o )))) # (!\im_mux1_component|f[3]~2_combout  & 
// (\alu_component|adder1|s1|p3|cout~0_combout  & (\im_mux2_component|Mux28~0_combout  $ (\ALU_Op[2]~input_o ))))

	.dataa(\im_mux2_component|Mux28~0_combout ),
	.datab(\ALU_Op[2]~input_o ),
	.datac(\im_mux1_component|f[3]~2_combout ),
	.datad(\alu_component|adder1|s1|p3|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s1|p4|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s1|p4|cout~0 .lut_mask = 16'hF660;
defparam \alu_component|adder1|s1|p4|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N18
cycloneive_lcell_comb \alu_component|mux1|Mux4~12 (
// Equation(s):
// \alu_component|mux1|Mux4~12_combout  = (\IM_MUX1~input_o  & (((\ALU_Op[1]~input_o  & \alu_component|adder1|s1|p4|cout~0_combout )))) # (!\IM_MUX1~input_o  & (\A_register|Q [4] $ (((\ALU_Op[1]~input_o  & \alu_component|adder1|s1|p4|cout~0_combout )))))

	.dataa(\IM_MUX1~input_o ),
	.datab(\A_register|Q [4]),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\alu_component|adder1|s1|p4|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux4~12 .lut_mask = 16'hB444;
defparam \alu_component|mux1|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N20
cycloneive_lcell_comb \alu_component|mux1|Mux4~10 (
// Equation(s):
// \alu_component|mux1|Mux4~10_combout  = (\im_mux2_component|Mux27~0_combout  & ((\ALU_Op[1]~input_o  & ((!\alu_component|mux1|Mux4~12_combout ))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o ) # (\alu_component|mux1|Mux4~12_combout ))))) # 
// (!\im_mux2_component|Mux27~0_combout  & (\alu_component|mux1|Mux4~12_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\im_mux2_component|Mux27~0_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\alu_component|mux1|Mux4~12_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux4~10 .lut_mask = 16'h3EC8;
defparam \alu_component|mux1|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N15
cycloneive_io_ibuf \DATA_IN[5]~input (
	.i(DATA_IN[5]),
	.ibar(gnd),
	.o(\DATA_IN[5]~input_o ));
// synopsys translate_off
defparam \DATA_IN[5]~input .bus_hold = "false";
defparam \DATA_IN[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \mClk~input (
	.i(mClk),
	.ibar(gnd),
	.o(\mClk~input_o ));
// synopsys translate_off
defparam \mClk~input .bus_hold = "false";
defparam \mClk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \mClk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\mClk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\mClk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \mClk~inputclkctrl .clock_type = "global clock";
defparam \mClk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N22
cycloneive_io_ibuf \EN~input (
	.i(EN),
	.ibar(gnd),
	.o(\EN~input_o ));
// synopsys translate_off
defparam \EN~input .bus_hold = "false";
defparam \EN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N8
cycloneive_io_ibuf \WEN~input (
	.i(WEN),
	.ibar(gnd),
	.o(\WEN~input_o ));
// synopsys translate_off
defparam \WEN~input .bus_hold = "false";
defparam \WEN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N6
cycloneive_lcell_comb \Data_Memory_Module|data_out[16]~0 (
// Equation(s):
// \Data_Memory_Module|data_out[16]~0_combout  = (\WEN~input_o ) # (!\EN~input_o )

	.dataa(gnd),
	.datab(\EN~input_o ),
	.datac(gnd),
	.datad(\WEN~input_o ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out[16]~0 .lut_mask = 16'hFF33;
defparam \Data_Memory_Module|data_out[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N2
cycloneive_lcell_comb \Data_Memory_Module|Memory~41feeder (
// Equation(s):
// \Data_Memory_Module|Memory~41feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Memory_Module|Memory~41feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|Memory~41feeder .lut_mask = 16'hFFFF;
defparam \Data_Memory_Module|Memory~41feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y41_N3
dffeas \Data_Memory_Module|Memory~41 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|Memory~41feeder_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~41 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N2
cycloneive_lcell_comb \Data_Memory_Module|Memory~74 (
// Equation(s):
// \Data_Memory_Module|Memory~74_combout  = (\EN~input_o  & \WEN~input_o )

	.dataa(gnd),
	.datab(\EN~input_o ),
	.datac(gnd),
	.datad(\WEN~input_o ),
	.cin(gnd),
	.combout(\Data_Memory_Module|Memory~74_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|Memory~74 .lut_mask = 16'hCC00;
defparam \Data_Memory_Module|Memory~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N8
cycloneive_io_ibuf \REG_Mux~input (
	.i(REG_Mux),
	.ibar(gnd),
	.o(\REG_Mux~input_o ));
// synopsys translate_off
defparam \REG_Mux~input .bus_hold = "false";
defparam \REG_Mux~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N0
cycloneive_lcell_comb \Data_memory_multiplexer|f[0]~0 (
// Equation(s):
// \Data_memory_multiplexer|f[0]~0_combout  = (\REG_Mux~input_o  & ((\B_register|Q [0]))) # (!\REG_Mux~input_o  & (\A_register|Q [0]))

	.dataa(\REG_Mux~input_o ),
	.datab(gnd),
	.datac(\A_register|Q [0]),
	.datad(\B_register|Q [0]),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[0]~0 .lut_mask = 16'hFA50;
defparam \Data_memory_multiplexer|f[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N12
cycloneive_lcell_comb \A_multiplexer|f[6]~6 (
// Equation(s):
// \A_multiplexer|f[6]~6_combout  = (\A_MUX~input_o  & (\ir_register|Q [6])) # (!\A_MUX~input_o  & ((\mux_data|Mux25~3_combout )))

	.dataa(gnd),
	.datab(\A_MUX~input_o ),
	.datac(\ir_register|Q [6]),
	.datad(\mux_data|Mux25~3_combout ),
	.cin(gnd),
	.combout(\A_multiplexer|f[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[6]~6 .lut_mask = 16'hF3C0;
defparam \A_multiplexer|f[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
cycloneive_io_ibuf \Clr_A~input (
	.i(Clr_A),
	.ibar(gnd),
	.o(\Clr_A~input_o ));
// synopsys translate_off
defparam \Clr_A~input .bus_hold = "false";
defparam \Clr_A~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \Clr_A~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clr_A~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clr_A~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clr_A~inputclkctrl .clock_type = "global clock";
defparam \Clr_A~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N8
cycloneive_io_ibuf \Ld_A~input (
	.i(Ld_A),
	.ibar(gnd),
	.o(\Ld_A~input_o ));
// synopsys translate_off
defparam \Ld_A~input .bus_hold = "false";
defparam \Ld_A~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y41_N13
dffeas \A_register|Q[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_multiplexer|f[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[6] .is_wysiwyg = "true";
defparam \A_register|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N18
cycloneive_lcell_comb \im_mux1_component|f[6]~5 (
// Equation(s):
// \im_mux1_component|f[6]~5_combout  = (!\IM_MUX1~input_o  & \A_register|Q [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IM_MUX1~input_o ),
	.datad(\A_register|Q [6]),
	.cin(gnd),
	.combout(\im_mux1_component|f[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[6]~5 .lut_mask = 16'h0F00;
defparam \im_mux1_component|f[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N20
cycloneive_lcell_comb \B_multiplexer|f[6]~6 (
// Equation(s):
// \B_multiplexer|f[6]~6_combout  = (\B_MUX~input_o  & (\ir_register|Q [6])) # (!\B_MUX~input_o  & ((\mux_data|Mux25~3_combout )))

	.dataa(\ir_register|Q [6]),
	.datab(\B_MUX~input_o ),
	.datac(\mux_data|Mux25~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_multiplexer|f[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[6]~6 .lut_mask = 16'hB8B8;
defparam \B_multiplexer|f[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y41_N21
dffeas \B_register|Q[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[6] .is_wysiwyg = "true";
defparam \B_register|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N2
cycloneive_lcell_comb \im_mux2_component|Mux25~0 (
// Equation(s):
// \im_mux2_component|Mux25~0_combout  = (!\IM_MUX2[1]~input_o  & ((\IM_MUX2[0]~input_o  & (\ir_register|Q [6])) # (!\IM_MUX2[0]~input_o  & ((\B_register|Q [6])))))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(\ir_register|Q [6]),
	.datad(\B_register|Q [6]),
	.cin(gnd),
	.combout(\im_mux2_component|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux25~0 .lut_mask = 16'h3120;
defparam \im_mux2_component|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N8
cycloneive_lcell_comb \im_mux1_component|f[5]~4 (
// Equation(s):
// \im_mux1_component|f[5]~4_combout  = (!\IM_MUX1~input_o  & \A_register|Q [5])

	.dataa(gnd),
	.datab(\IM_MUX1~input_o ),
	.datac(gnd),
	.datad(\A_register|Q [5]),
	.cin(gnd),
	.combout(\im_mux1_component|f[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[5]~4 .lut_mask = 16'h3300;
defparam \im_mux1_component|f[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N10
cycloneive_lcell_comb \B_multiplexer|f[5]~5 (
// Equation(s):
// \B_multiplexer|f[5]~5_combout  = (\B_MUX~input_o  & (\ir_register|Q [5])) # (!\B_MUX~input_o  & ((\mux_data|Mux26~3_combout )))

	.dataa(\B_MUX~input_o ),
	.datab(\ir_register|Q [5]),
	.datac(\mux_data|Mux26~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_multiplexer|f[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[5]~5 .lut_mask = 16'hD8D8;
defparam \B_multiplexer|f[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N11
dffeas \B_register|Q[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[5] .is_wysiwyg = "true";
defparam \B_register|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N22
cycloneive_lcell_comb \im_mux2_component|Mux26~0 (
// Equation(s):
// \im_mux2_component|Mux26~0_combout  = (!\IM_MUX2[1]~input_o  & ((\IM_MUX2[0]~input_o  & (\ir_register|Q [5])) # (!\IM_MUX2[0]~input_o  & ((\B_register|Q [5])))))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(\IM_MUX2[0]~input_o ),
	.datac(\ir_register|Q [5]),
	.datad(\B_register|Q [5]),
	.cin(gnd),
	.combout(\im_mux2_component|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux26~0 .lut_mask = 16'h5140;
defparam \im_mux2_component|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N12
cycloneive_lcell_comb \im_mux1_component|f[4]~3 (
// Equation(s):
// \im_mux1_component|f[4]~3_combout  = (!\IM_MUX1~input_o  & \A_register|Q [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IM_MUX1~input_o ),
	.datad(\A_register|Q [4]),
	.cin(gnd),
	.combout(\im_mux1_component|f[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[4]~3 .lut_mask = 16'h0F00;
defparam \im_mux1_component|f[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N18
cycloneive_lcell_comb \alu_component|adder1|s2|p1|cout~0 (
// Equation(s):
// \alu_component|adder1|s2|p1|cout~0_combout  = (\im_mux1_component|f[4]~3_combout  & ((\alu_component|adder1|s1|p4|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux27~0_combout )))) # (!\im_mux1_component|f[4]~3_combout  & 
// (\alu_component|adder1|s1|p4|cout~0_combout  & (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux27~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\im_mux2_component|Mux27~0_combout ),
	.datac(\im_mux1_component|f[4]~3_combout ),
	.datad(\alu_component|adder1|s1|p4|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s2|p1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s2|p1|cout~0 .lut_mask = 16'hF660;
defparam \alu_component|adder1|s2|p1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N16
cycloneive_lcell_comb \alu_component|adder1|s2|p2|cout~0 (
// Equation(s):
// \alu_component|adder1|s2|p2|cout~0_combout  = (\im_mux1_component|f[5]~4_combout  & ((\alu_component|adder1|s2|p1|cout~0_combout ) # (\im_mux2_component|Mux26~0_combout  $ (\ALU_Op[2]~input_o )))) # (!\im_mux1_component|f[5]~4_combout  & 
// (\alu_component|adder1|s2|p1|cout~0_combout  & (\im_mux2_component|Mux26~0_combout  $ (\ALU_Op[2]~input_o ))))

	.dataa(\im_mux1_component|f[5]~4_combout ),
	.datab(\im_mux2_component|Mux26~0_combout ),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\alu_component|adder1|s2|p1|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s2|p2|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s2|p2|cout~0 .lut_mask = 16'hBE28;
defparam \alu_component|adder1|s2|p2|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N10
cycloneive_lcell_comb \alu_component|adder1|s2|p3|cout~0 (
// Equation(s):
// \alu_component|adder1|s2|p3|cout~0_combout  = (\im_mux1_component|f[6]~5_combout  & ((\alu_component|adder1|s2|p2|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux25~0_combout )))) # (!\im_mux1_component|f[6]~5_combout  & 
// (\alu_component|adder1|s2|p2|cout~0_combout  & (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux25~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\im_mux1_component|f[6]~5_combout ),
	.datac(\im_mux2_component|Mux25~0_combout ),
	.datad(\alu_component|adder1|s2|p2|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s2|p3|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s2|p3|cout~0 .lut_mask = 16'hDE48;
defparam \alu_component|adder1|s2|p3|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N2
cycloneive_lcell_comb \alu_component|mux1|Mux7~12 (
// Equation(s):
// \alu_component|mux1|Mux7~12_combout  = (\A_register|Q [7] & (\IM_MUX1~input_o  $ (((!\alu_component|adder1|s2|p3|cout~0_combout ) # (!\ALU_Op[1]~input_o ))))) # (!\A_register|Q [7] & (\ALU_Op[1]~input_o  & ((\alu_component|adder1|s2|p3|cout~0_combout ))))

	.dataa(\A_register|Q [7]),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\IM_MUX1~input_o ),
	.datad(\alu_component|adder1|s2|p3|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux7~12 .lut_mask = 16'hC60A;
defparam \alu_component|mux1|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N18
cycloneive_lcell_comb \B_multiplexer|f[7]~7 (
// Equation(s):
// \B_multiplexer|f[7]~7_combout  = (\B_MUX~input_o  & (\ir_register|Q [7])) # (!\B_MUX~input_o  & ((\mux_data|Mux24~3_combout )))

	.dataa(gnd),
	.datab(\ir_register|Q [7]),
	.datac(\B_MUX~input_o ),
	.datad(\mux_data|Mux24~3_combout ),
	.cin(gnd),
	.combout(\B_multiplexer|f[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[7]~7 .lut_mask = 16'hCFC0;
defparam \B_multiplexer|f[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y41_N19
dffeas \B_register|Q[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[7] .is_wysiwyg = "true";
defparam \B_register|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N8
cycloneive_lcell_comb \im_mux2_component|Mux24~0 (
// Equation(s):
// \im_mux2_component|Mux24~0_combout  = (!\IM_MUX2[1]~input_o  & ((\IM_MUX2[0]~input_o  & (\ir_register|Q [7])) # (!\IM_MUX2[0]~input_o  & ((\B_register|Q [7])))))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\ir_register|Q [7]),
	.datac(\IM_MUX2[1]~input_o ),
	.datad(\B_register|Q [7]),
	.cin(gnd),
	.combout(\im_mux2_component|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux24~0 .lut_mask = 16'h0D08;
defparam \im_mux2_component|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N16
cycloneive_lcell_comb \alu_component|mux1|Mux7~10 (
// Equation(s):
// \alu_component|mux1|Mux7~10_combout  = (\alu_component|mux1|Mux7~12_combout  & ((\im_mux2_component|Mux24~0_combout  & ((!\ALU_Op[1]~input_o ))) # (!\im_mux2_component|Mux24~0_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o ))))) # 
// (!\alu_component|mux1|Mux7~12_combout  & (\im_mux2_component|Mux24~0_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o ))))

	.dataa(\alu_component|mux1|Mux7~12_combout ),
	.datab(\im_mux2_component|Mux24~0_combout ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\ALU_Op[1]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux7~10 .lut_mask = 16'h66E8;
defparam \alu_component|mux1|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N28
cycloneive_lcell_comb \B_multiplexer|f[9]~9 (
// Equation(s):
// \B_multiplexer|f[9]~9_combout  = (\B_MUX~input_o  & (\ir_register|Q [9])) # (!\B_MUX~input_o  & ((\mux_data|Mux22~3_combout )))

	.dataa(gnd),
	.datab(\ir_register|Q [9]),
	.datac(\B_MUX~input_o ),
	.datad(\mux_data|Mux22~3_combout ),
	.cin(gnd),
	.combout(\B_multiplexer|f[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[9]~9 .lut_mask = 16'hCFC0;
defparam \B_multiplexer|f[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N29
dffeas \B_register|Q[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[9] .is_wysiwyg = "true";
defparam \B_register|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N6
cycloneive_lcell_comb \im_mux2_component|Mux22~0 (
// Equation(s):
// \im_mux2_component|Mux22~0_combout  = (!\IM_MUX2[1]~input_o  & ((\IM_MUX2[0]~input_o  & ((\ir_register|Q [9]))) # (!\IM_MUX2[0]~input_o  & (\B_register|Q [9]))))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\B_register|Q [9]),
	.datac(\IM_MUX2[1]~input_o ),
	.datad(\ir_register|Q [9]),
	.cin(gnd),
	.combout(\im_mux2_component|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux22~0 .lut_mask = 16'h0E04;
defparam \im_mux2_component|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N24
cycloneive_lcell_comb \B_multiplexer|f[8]~8 (
// Equation(s):
// \B_multiplexer|f[8]~8_combout  = (\B_MUX~input_o  & (\ir_register|Q [8])) # (!\B_MUX~input_o  & ((\mux_data|Mux23~3_combout )))

	.dataa(\ir_register|Q [8]),
	.datab(\B_MUX~input_o ),
	.datac(gnd),
	.datad(\mux_data|Mux23~3_combout ),
	.cin(gnd),
	.combout(\B_multiplexer|f[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[8]~8 .lut_mask = 16'hBB88;
defparam \B_multiplexer|f[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y42_N25
dffeas \B_register|Q[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[8] .is_wysiwyg = "true";
defparam \B_register|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N18
cycloneive_lcell_comb \im_mux2_component|Mux23~0 (
// Equation(s):
// \im_mux2_component|Mux23~0_combout  = (!\IM_MUX2[1]~input_o  & ((\IM_MUX2[0]~input_o  & (\ir_register|Q [8])) # (!\IM_MUX2[0]~input_o  & ((\B_register|Q [8])))))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(\ir_register|Q [8]),
	.datad(\B_register|Q [8]),
	.cin(gnd),
	.combout(\im_mux2_component|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux23~0 .lut_mask = 16'h3120;
defparam \im_mux2_component|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N22
cycloneive_lcell_comb \im_mux1_component|f[8]~7 (
// Equation(s):
// \im_mux1_component|f[8]~7_combout  = (!\IM_MUX1~input_o  & \A_register|Q [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IM_MUX1~input_o ),
	.datad(\A_register|Q [8]),
	.cin(gnd),
	.combout(\im_mux1_component|f[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[8]~7 .lut_mask = 16'h0F00;
defparam \im_mux1_component|f[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N22
cycloneive_lcell_comb \im_mux1_component|f[7]~6 (
// Equation(s):
// \im_mux1_component|f[7]~6_combout  = (!\IM_MUX1~input_o  & \A_register|Q [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IM_MUX1~input_o ),
	.datad(\A_register|Q [7]),
	.cin(gnd),
	.combout(\im_mux1_component|f[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[7]~6 .lut_mask = 16'h0F00;
defparam \im_mux1_component|f[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N12
cycloneive_lcell_comb \alu_component|adder1|s2|p4|cout~0 (
// Equation(s):
// \alu_component|adder1|s2|p4|cout~0_combout  = (\im_mux1_component|f[7]~6_combout  & ((\alu_component|adder1|s2|p3|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux24~0_combout )))) # (!\im_mux1_component|f[7]~6_combout  & 
// (\alu_component|adder1|s2|p3|cout~0_combout  & (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux24~0_combout ))))

	.dataa(\im_mux1_component|f[7]~6_combout ),
	.datab(\ALU_Op[2]~input_o ),
	.datac(\im_mux2_component|Mux24~0_combout ),
	.datad(\alu_component|adder1|s2|p3|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s2|p4|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s2|p4|cout~0 .lut_mask = 16'hBE28;
defparam \alu_component|adder1|s2|p4|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N0
cycloneive_lcell_comb \alu_component|adder1|s3|p1|cout~0 (
// Equation(s):
// \alu_component|adder1|s3|p1|cout~0_combout  = (\im_mux1_component|f[8]~7_combout  & ((\alu_component|adder1|s2|p4|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux23~0_combout )))) # (!\im_mux1_component|f[8]~7_combout  & 
// (\alu_component|adder1|s2|p4|cout~0_combout  & (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux23~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\im_mux2_component|Mux23~0_combout ),
	.datac(\im_mux1_component|f[8]~7_combout ),
	.datad(\alu_component|adder1|s2|p4|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s3|p1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s3|p1|cout~0 .lut_mask = 16'hF660;
defparam \alu_component|adder1|s3|p1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N20
cycloneive_lcell_comb \alu_component|mux1|Mux9~12 (
// Equation(s):
// \alu_component|mux1|Mux9~12_combout  = (\IM_MUX1~input_o  & (\alu_component|adder1|s3|p1|cout~0_combout  & (\ALU_Op[1]~input_o ))) # (!\IM_MUX1~input_o  & (\A_register|Q [9] $ (((\alu_component|adder1|s3|p1|cout~0_combout  & \ALU_Op[1]~input_o )))))

	.dataa(\IM_MUX1~input_o ),
	.datab(\alu_component|adder1|s3|p1|cout~0_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\A_register|Q [9]),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux9~12 .lut_mask = 16'h95C0;
defparam \alu_component|mux1|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N14
cycloneive_lcell_comb \alu_component|mux1|Mux9~10 (
// Equation(s):
// \alu_component|mux1|Mux9~10_combout  = (\im_mux2_component|Mux22~0_combout  & ((\ALU_Op[1]~input_o  & ((!\alu_component|mux1|Mux9~12_combout ))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o ) # (\alu_component|mux1|Mux9~12_combout ))))) # 
// (!\im_mux2_component|Mux22~0_combout  & (\alu_component|mux1|Mux9~12_combout  & ((\ALU_Op[1]~input_o ) # (\ALU_Op[0]~input_o ))))

	.dataa(\im_mux2_component|Mux22~0_combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\alu_component|mux1|Mux9~12_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux9~10 .lut_mask = 16'h76A8;
defparam \alu_component|mux1|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N20
cycloneive_lcell_comb \B_multiplexer|f[15]~15 (
// Equation(s):
// \B_multiplexer|f[15]~15_combout  = (\B_MUX~input_o  & (\ir_register|Q [15])) # (!\B_MUX~input_o  & ((\mux_data|Mux16~3_combout )))

	.dataa(\ir_register|Q [15]),
	.datab(gnd),
	.datac(\B_MUX~input_o ),
	.datad(\mux_data|Mux16~3_combout ),
	.cin(gnd),
	.combout(\B_multiplexer|f[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[15]~15 .lut_mask = 16'hAFA0;
defparam \B_multiplexer|f[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y40_N21
dffeas \B_register|Q[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[15]~15_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[15] .is_wysiwyg = "true";
defparam \B_register|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N30
cycloneive_lcell_comb \im_mux2_component|Mux16~0 (
// Equation(s):
// \im_mux2_component|Mux16~0_combout  = (!\IM_MUX2[1]~input_o  & ((\IM_MUX2[0]~input_o  & ((\ir_register|Q [15]))) # (!\IM_MUX2[0]~input_o  & (\B_register|Q [15]))))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\B_register|Q [15]),
	.datac(\IM_MUX2[1]~input_o ),
	.datad(\ir_register|Q [15]),
	.cin(gnd),
	.combout(\im_mux2_component|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux16~0 .lut_mask = 16'h0E04;
defparam \im_mux2_component|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N28
cycloneive_lcell_comb \im_mux1_component|f[14]~13 (
// Equation(s):
// \im_mux1_component|f[14]~13_combout  = (!\IM_MUX1~input_o  & \A_register|Q [14])

	.dataa(gnd),
	.datab(\IM_MUX1~input_o ),
	.datac(\A_register|Q [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\im_mux1_component|f[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[14]~13 .lut_mask = 16'h3030;
defparam \im_mux1_component|f[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N18
cycloneive_lcell_comb \B_multiplexer|f[14]~14 (
// Equation(s):
// \B_multiplexer|f[14]~14_combout  = (\B_MUX~input_o  & (\ir_register|Q [14])) # (!\B_MUX~input_o  & ((\mux_data|Mux17~3_combout )))

	.dataa(\B_MUX~input_o ),
	.datab(gnd),
	.datac(\ir_register|Q [14]),
	.datad(\mux_data|Mux17~3_combout ),
	.cin(gnd),
	.combout(\B_multiplexer|f[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[14]~14 .lut_mask = 16'hF5A0;
defparam \B_multiplexer|f[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y39_N19
dffeas \B_register|Q[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[14]~14_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[14] .is_wysiwyg = "true";
defparam \B_register|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N2
cycloneive_lcell_comb \im_mux2_component|Mux17~0 (
// Equation(s):
// \im_mux2_component|Mux17~0_combout  = (!\IM_MUX2[1]~input_o  & ((\IM_MUX2[0]~input_o  & (\ir_register|Q [14])) # (!\IM_MUX2[0]~input_o  & ((\B_register|Q [14])))))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(\IM_MUX2[0]~input_o ),
	.datac(\ir_register|Q [14]),
	.datad(\B_register|Q [14]),
	.cin(gnd),
	.combout(\im_mux2_component|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux17~0 .lut_mask = 16'h5140;
defparam \im_mux2_component|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N24
cycloneive_lcell_comb \B_multiplexer|f[13]~13 (
// Equation(s):
// \B_multiplexer|f[13]~13_combout  = (\B_MUX~input_o  & (\ir_register|Q [13])) # (!\B_MUX~input_o  & ((\mux_data|Mux18~3_combout )))

	.dataa(\ir_register|Q [13]),
	.datab(gnd),
	.datac(\B_MUX~input_o ),
	.datad(\mux_data|Mux18~3_combout ),
	.cin(gnd),
	.combout(\B_multiplexer|f[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[13]~13 .lut_mask = 16'hAFA0;
defparam \B_multiplexer|f[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y39_N25
dffeas \B_register|Q[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[13]~13_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[13] .is_wysiwyg = "true";
defparam \B_register|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N26
cycloneive_lcell_comb \im_mux2_component|Mux18~0 (
// Equation(s):
// \im_mux2_component|Mux18~0_combout  = (!\IM_MUX2[1]~input_o  & ((\IM_MUX2[0]~input_o  & ((\ir_register|Q [13]))) # (!\IM_MUX2[0]~input_o  & (\B_register|Q [13]))))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(\B_register|Q [13]),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\ir_register|Q [13]),
	.cin(gnd),
	.combout(\im_mux2_component|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux18~0 .lut_mask = 16'h5404;
defparam \im_mux2_component|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N20
cycloneive_lcell_comb \im_mux1_component|f[13]~12 (
// Equation(s):
// \im_mux1_component|f[13]~12_combout  = (\A_register|Q [13] & !\IM_MUX1~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\A_register|Q [13]),
	.datad(\IM_MUX1~input_o ),
	.cin(gnd),
	.combout(\im_mux1_component|f[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[13]~12 .lut_mask = 16'h00F0;
defparam \im_mux1_component|f[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N20
cycloneive_lcell_comb \B_multiplexer|f[12]~12 (
// Equation(s):
// \B_multiplexer|f[12]~12_combout  = (\B_MUX~input_o  & (\ir_register|Q [12])) # (!\B_MUX~input_o  & ((\mux_data|Mux19~3_combout )))

	.dataa(gnd),
	.datab(\ir_register|Q [12]),
	.datac(\B_MUX~input_o ),
	.datad(\mux_data|Mux19~3_combout ),
	.cin(gnd),
	.combout(\B_multiplexer|f[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[12]~12 .lut_mask = 16'hCFC0;
defparam \B_multiplexer|f[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y41_N21
dffeas \B_register|Q[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[12]~12_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[12] .is_wysiwyg = "true";
defparam \B_register|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N18
cycloneive_lcell_comb \im_mux2_component|Mux19~0 (
// Equation(s):
// \im_mux2_component|Mux19~0_combout  = (!\IM_MUX2[1]~input_o  & ((\IM_MUX2[0]~input_o  & ((\ir_register|Q [12]))) # (!\IM_MUX2[0]~input_o  & (\B_register|Q [12]))))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(\B_register|Q [12]),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\ir_register|Q [12]),
	.cin(gnd),
	.combout(\im_mux2_component|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux19~0 .lut_mask = 16'h5404;
defparam \im_mux2_component|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N8
cycloneive_lcell_comb \im_mux1_component|f[12]~11 (
// Equation(s):
// \im_mux1_component|f[12]~11_combout  = (!\IM_MUX1~input_o  & \A_register|Q [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IM_MUX1~input_o ),
	.datad(\A_register|Q [12]),
	.cin(gnd),
	.combout(\im_mux1_component|f[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[12]~11 .lut_mask = 16'h0F00;
defparam \im_mux1_component|f[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N16
cycloneive_lcell_comb \im_mux1_component|f[11]~10 (
// Equation(s):
// \im_mux1_component|f[11]~10_combout  = (!\IM_MUX1~input_o  & \A_register|Q [11])

	.dataa(\IM_MUX1~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_register|Q [11]),
	.cin(gnd),
	.combout(\im_mux1_component|f[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[11]~10 .lut_mask = 16'h5500;
defparam \im_mux1_component|f[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y39_N15
dffeas \ir_register|Q[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mux_data|Mux20~3_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[11] .is_wysiwyg = "true";
defparam \ir_register|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N4
cycloneive_lcell_comb \B_multiplexer|f[11]~11 (
// Equation(s):
// \B_multiplexer|f[11]~11_combout  = (\B_MUX~input_o  & (\ir_register|Q [11])) # (!\B_MUX~input_o  & ((\mux_data|Mux20~3_combout )))

	.dataa(\ir_register|Q [11]),
	.datab(gnd),
	.datac(\B_MUX~input_o ),
	.datad(\mux_data|Mux20~3_combout ),
	.cin(gnd),
	.combout(\B_multiplexer|f[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[11]~11 .lut_mask = 16'hAFA0;
defparam \B_multiplexer|f[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y39_N5
dffeas \B_register|Q[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[11]~11_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[11] .is_wysiwyg = "true";
defparam \B_register|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N10
cycloneive_lcell_comb \im_mux2_component|Mux20~0 (
// Equation(s):
// \im_mux2_component|Mux20~0_combout  = (!\IM_MUX2[1]~input_o  & ((\IM_MUX2[0]~input_o  & ((\ir_register|Q [11]))) # (!\IM_MUX2[0]~input_o  & (\B_register|Q [11]))))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(\IM_MUX2[0]~input_o ),
	.datac(\B_register|Q [11]),
	.datad(\ir_register|Q [11]),
	.cin(gnd),
	.combout(\im_mux2_component|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux20~0 .lut_mask = 16'h5410;
defparam \im_mux2_component|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N10
cycloneive_lcell_comb \B_multiplexer|f[10]~10 (
// Equation(s):
// \B_multiplexer|f[10]~10_combout  = (\B_MUX~input_o  & (\ir_register|Q [10])) # (!\B_MUX~input_o  & ((\mux_data|Mux21~3_combout )))

	.dataa(gnd),
	.datab(\B_MUX~input_o ),
	.datac(\ir_register|Q [10]),
	.datad(\mux_data|Mux21~3_combout ),
	.cin(gnd),
	.combout(\B_multiplexer|f[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[10]~10 .lut_mask = 16'hF3C0;
defparam \B_multiplexer|f[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y41_N11
dffeas \B_register|Q[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[10] .is_wysiwyg = "true";
defparam \B_register|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N0
cycloneive_lcell_comb \im_mux2_component|Mux21~0 (
// Equation(s):
// \im_mux2_component|Mux21~0_combout  = (!\IM_MUX2[1]~input_o  & ((\IM_MUX2[0]~input_o  & (\ir_register|Q [10])) # (!\IM_MUX2[0]~input_o  & ((\B_register|Q [10])))))

	.dataa(\ir_register|Q [10]),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(\B_register|Q [10]),
	.datad(\IM_MUX2[0]~input_o ),
	.cin(gnd),
	.combout(\im_mux2_component|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux21~0 .lut_mask = 16'h2230;
defparam \im_mux2_component|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N24
cycloneive_lcell_comb \im_mux1_component|f[10]~9 (
// Equation(s):
// \im_mux1_component|f[10]~9_combout  = (!\IM_MUX1~input_o  & \A_register|Q [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IM_MUX1~input_o ),
	.datad(\A_register|Q [10]),
	.cin(gnd),
	.combout(\im_mux1_component|f[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[10]~9 .lut_mask = 16'h0F00;
defparam \im_mux1_component|f[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N12
cycloneive_lcell_comb \im_mux1_component|f[9]~8 (
// Equation(s):
// \im_mux1_component|f[9]~8_combout  = (!\IM_MUX1~input_o  & \A_register|Q [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IM_MUX1~input_o ),
	.datad(\A_register|Q [9]),
	.cin(gnd),
	.combout(\im_mux1_component|f[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[9]~8 .lut_mask = 16'h0F00;
defparam \im_mux1_component|f[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N6
cycloneive_lcell_comb \alu_component|adder1|s3|p2|cout~0 (
// Equation(s):
// \alu_component|adder1|s3|p2|cout~0_combout  = (\im_mux1_component|f[9]~8_combout  & ((\alu_component|adder1|s3|p1|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux22~0_combout )))) # (!\im_mux1_component|f[9]~8_combout  & 
// (\alu_component|adder1|s3|p1|cout~0_combout  & (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux22~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\im_mux2_component|Mux22~0_combout ),
	.datac(\im_mux1_component|f[9]~8_combout ),
	.datad(\alu_component|adder1|s3|p1|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s3|p2|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s3|p2|cout~0 .lut_mask = 16'hF660;
defparam \alu_component|adder1|s3|p2|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N24
cycloneive_lcell_comb \alu_component|adder1|s3|p3|cout~0 (
// Equation(s):
// \alu_component|adder1|s3|p3|cout~0_combout  = (\im_mux1_component|f[10]~9_combout  & ((\alu_component|adder1|s3|p2|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux21~0_combout )))) # (!\im_mux1_component|f[10]~9_combout  & 
// (\alu_component|adder1|s3|p2|cout~0_combout  & (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux21~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\im_mux2_component|Mux21~0_combout ),
	.datac(\im_mux1_component|f[10]~9_combout ),
	.datad(\alu_component|adder1|s3|p2|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s3|p3|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s3|p3|cout~0 .lut_mask = 16'hF660;
defparam \alu_component|adder1|s3|p3|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N2
cycloneive_lcell_comb \alu_component|adder1|s3|p4|cout~0 (
// Equation(s):
// \alu_component|adder1|s3|p4|cout~0_combout  = (\im_mux1_component|f[11]~10_combout  & ((\alu_component|adder1|s3|p3|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux20~0_combout )))) # (!\im_mux1_component|f[11]~10_combout  & 
// (\alu_component|adder1|s3|p3|cout~0_combout  & (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux20~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\im_mux1_component|f[11]~10_combout ),
	.datac(\im_mux2_component|Mux20~0_combout ),
	.datad(\alu_component|adder1|s3|p3|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s3|p4|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s3|p4|cout~0 .lut_mask = 16'hDE48;
defparam \alu_component|adder1|s3|p4|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N14
cycloneive_lcell_comb \alu_component|adder1|s4|p1|cout~0 (
// Equation(s):
// \alu_component|adder1|s4|p1|cout~0_combout  = (\im_mux1_component|f[12]~11_combout  & ((\alu_component|adder1|s3|p4|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux19~0_combout )))) # (!\im_mux1_component|f[12]~11_combout  & 
// (\alu_component|adder1|s3|p4|cout~0_combout  & (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux19~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\im_mux2_component|Mux19~0_combout ),
	.datac(\im_mux1_component|f[12]~11_combout ),
	.datad(\alu_component|adder1|s3|p4|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s4|p1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s4|p1|cout~0 .lut_mask = 16'hF660;
defparam \alu_component|adder1|s4|p1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N20
cycloneive_lcell_comb \alu_component|adder1|s4|p2|cout~0 (
// Equation(s):
// \alu_component|adder1|s4|p2|cout~0_combout  = (\im_mux1_component|f[13]~12_combout  & ((\alu_component|adder1|s4|p1|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux18~0_combout )))) # (!\im_mux1_component|f[13]~12_combout  & 
// (\alu_component|adder1|s4|p1|cout~0_combout  & (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux18~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\im_mux2_component|Mux18~0_combout ),
	.datac(\im_mux1_component|f[13]~12_combout ),
	.datad(\alu_component|adder1|s4|p1|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s4|p2|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s4|p2|cout~0 .lut_mask = 16'hF660;
defparam \alu_component|adder1|s4|p2|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N26
cycloneive_lcell_comb \alu_component|adder1|s4|p3|cout~0 (
// Equation(s):
// \alu_component|adder1|s4|p3|cout~0_combout  = (\im_mux1_component|f[14]~13_combout  & ((\alu_component|adder1|s4|p2|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux17~0_combout )))) # (!\im_mux1_component|f[14]~13_combout  & 
// (\alu_component|adder1|s4|p2|cout~0_combout  & (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux17~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\im_mux1_component|f[14]~13_combout ),
	.datac(\im_mux2_component|Mux17~0_combout ),
	.datad(\alu_component|adder1|s4|p2|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s4|p3|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s4|p3|cout~0 .lut_mask = 16'hDE48;
defparam \alu_component|adder1|s4|p3|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N20
cycloneive_lcell_comb \alu_component|mux1|Mux15~7 (
// Equation(s):
// \alu_component|mux1|Mux15~7_combout  = (\A_register|Q [15] & (\IM_MUX1~input_o  $ (((!\alu_component|adder1|s4|p3|cout~0_combout ) # (!\ALU_Op[1]~input_o ))))) # (!\A_register|Q [15] & (((\ALU_Op[1]~input_o  & \alu_component|adder1|s4|p3|cout~0_combout 
// ))))

	.dataa(\A_register|Q [15]),
	.datab(\IM_MUX1~input_o ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\alu_component|adder1|s4|p3|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux15~7 .lut_mask = 16'hD222;
defparam \alu_component|mux1|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N8
cycloneive_lcell_comb \alu_component|mux1|Mux15~4 (
// Equation(s):
// \alu_component|mux1|Mux15~4_combout  = (\ALU_Op[1]~input_o  & ((\im_mux2_component|Mux16~0_combout  $ (\alu_component|mux1|Mux15~7_combout )))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o  & ((\im_mux2_component|Mux16~0_combout ) # 
// (\alu_component|mux1|Mux15~7_combout ))) # (!\ALU_Op[0]~input_o  & (\im_mux2_component|Mux16~0_combout  & \alu_component|mux1|Mux15~7_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\im_mux2_component|Mux16~0_combout ),
	.datad(\alu_component|mux1|Mux15~7_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux15~4 .lut_mask = 16'h3EE0;
defparam \alu_component|mux1|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N20
cycloneive_lcell_comb \mux_data|Mux31~2 (
// Equation(s):
// \mux_data|Mux31~2_combout  = (!\DATA_Mux[0]~input_o  & \DATA_Mux[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\DATA_Mux[1]~input_o ),
	.cin(gnd),
	.combout(\mux_data|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux31~2 .lut_mask = 16'h0F00;
defparam \mux_data|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X105_Y73_N8
cycloneive_io_ibuf \DATA_IN[16]~input (
	.i(DATA_IN[16]),
	.ibar(gnd),
	.o(\DATA_IN[16]~input_o ));
// synopsys translate_off
defparam \DATA_IN[16]~input .bus_hold = "false";
defparam \DATA_IN[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N20
cycloneive_lcell_comb \Data_memory_multiplexer|f[1]~1 (
// Equation(s):
// \Data_memory_multiplexer|f[1]~1_combout  = (\REG_Mux~input_o  & ((\B_register|Q [1]))) # (!\REG_Mux~input_o  & (\A_register|Q [1]))

	.dataa(\REG_Mux~input_o ),
	.datab(gnd),
	.datac(\A_register|Q [1]),
	.datad(\B_register|Q [1]),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[1]~1 .lut_mask = 16'hFA50;
defparam \Data_memory_multiplexer|f[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N2
cycloneive_lcell_comb \Data_memory_multiplexer|f[2]~2 (
// Equation(s):
// \Data_memory_multiplexer|f[2]~2_combout  = (\REG_Mux~input_o  & ((\B_register|Q [2]))) # (!\REG_Mux~input_o  & (\A_register|Q [2]))

	.dataa(\A_register|Q [2]),
	.datab(\B_register|Q [2]),
	.datac(\REG_Mux~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[2]~2 .lut_mask = 16'hCACA;
defparam \Data_memory_multiplexer|f[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N4
cycloneive_lcell_comb \Data_memory_multiplexer|f[3]~3 (
// Equation(s):
// \Data_memory_multiplexer|f[3]~3_combout  = (\REG_Mux~input_o  & ((\B_register|Q [3]))) # (!\REG_Mux~input_o  & (\A_register|Q [3]))

	.dataa(\A_register|Q [3]),
	.datab(\REG_Mux~input_o ),
	.datac(\B_register|Q [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[3]~3 .lut_mask = 16'hE2E2;
defparam \Data_memory_multiplexer|f[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N26
cycloneive_lcell_comb \Data_memory_multiplexer|f[4]~4 (
// Equation(s):
// \Data_memory_multiplexer|f[4]~4_combout  = (\REG_Mux~input_o  & (\B_register|Q [4])) # (!\REG_Mux~input_o  & ((\A_register|Q [4])))

	.dataa(gnd),
	.datab(\B_register|Q [4]),
	.datac(\A_register|Q [4]),
	.datad(\REG_Mux~input_o ),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[4]~4 .lut_mask = 16'hCCF0;
defparam \Data_memory_multiplexer|f[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N12
cycloneive_lcell_comb \Data_memory_multiplexer|f[5]~5 (
// Equation(s):
// \Data_memory_multiplexer|f[5]~5_combout  = (\REG_Mux~input_o  & ((\B_register|Q [5]))) # (!\REG_Mux~input_o  & (\A_register|Q [5]))

	.dataa(gnd),
	.datab(\REG_Mux~input_o ),
	.datac(\A_register|Q [5]),
	.datad(\B_register|Q [5]),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[5]~5 .lut_mask = 16'hFC30;
defparam \Data_memory_multiplexer|f[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N24
cycloneive_lcell_comb \Data_memory_multiplexer|f[6]~6 (
// Equation(s):
// \Data_memory_multiplexer|f[6]~6_combout  = (\REG_Mux~input_o  & ((\B_register|Q [6]))) # (!\REG_Mux~input_o  & (\A_register|Q [6]))

	.dataa(\REG_Mux~input_o ),
	.datab(gnd),
	.datac(\A_register|Q [6]),
	.datad(\B_register|Q [6]),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[6]~6 .lut_mask = 16'hFA50;
defparam \Data_memory_multiplexer|f[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N6
cycloneive_lcell_comb \Data_memory_multiplexer|f[7]~7 (
// Equation(s):
// \Data_memory_multiplexer|f[7]~7_combout  = (\REG_Mux~input_o  & (\B_register|Q [7])) # (!\REG_Mux~input_o  & ((\A_register|Q [7])))

	.dataa(\REG_Mux~input_o ),
	.datab(\B_register|Q [7]),
	.datac(\A_register|Q [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[7]~7 .lut_mask = 16'hD8D8;
defparam \Data_memory_multiplexer|f[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N28
cycloneive_lcell_comb \Data_memory_multiplexer|f[8]~8 (
// Equation(s):
// \Data_memory_multiplexer|f[8]~8_combout  = (\REG_Mux~input_o  & (\B_register|Q [8])) # (!\REG_Mux~input_o  & ((\A_register|Q [8])))

	.dataa(\B_register|Q [8]),
	.datab(\REG_Mux~input_o ),
	.datac(gnd),
	.datad(\A_register|Q [8]),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[8]~8 .lut_mask = 16'hBB88;
defparam \Data_memory_multiplexer|f[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N6
cycloneive_lcell_comb \Data_memory_multiplexer|f[9]~9 (
// Equation(s):
// \Data_memory_multiplexer|f[9]~9_combout  = (\REG_Mux~input_o  & (\B_register|Q [9])) # (!\REG_Mux~input_o  & ((\A_register|Q [9])))

	.dataa(\B_register|Q [9]),
	.datab(gnd),
	.datac(\REG_Mux~input_o ),
	.datad(\A_register|Q [9]),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[9]~9 .lut_mask = 16'hAFA0;
defparam \Data_memory_multiplexer|f[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N28
cycloneive_lcell_comb \Data_memory_multiplexer|f[10]~10 (
// Equation(s):
// \Data_memory_multiplexer|f[10]~10_combout  = (\REG_Mux~input_o  & (\B_register|Q [10])) # (!\REG_Mux~input_o  & ((\A_register|Q [10])))

	.dataa(\REG_Mux~input_o ),
	.datab(gnd),
	.datac(\B_register|Q [10]),
	.datad(\A_register|Q [10]),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[10]~10 .lut_mask = 16'hF5A0;
defparam \Data_memory_multiplexer|f[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N10
cycloneive_lcell_comb \Data_memory_multiplexer|f[11]~11 (
// Equation(s):
// \Data_memory_multiplexer|f[11]~11_combout  = (\REG_Mux~input_o  & ((\B_register|Q [11]))) # (!\REG_Mux~input_o  & (\A_register|Q [11]))

	.dataa(\REG_Mux~input_o ),
	.datab(gnd),
	.datac(\A_register|Q [11]),
	.datad(\B_register|Q [11]),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[11]~11 .lut_mask = 16'hFA50;
defparam \Data_memory_multiplexer|f[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N8
cycloneive_lcell_comb \Data_memory_multiplexer|f[12]~12 (
// Equation(s):
// \Data_memory_multiplexer|f[12]~12_combout  = (\REG_Mux~input_o  & (\B_register|Q [12])) # (!\REG_Mux~input_o  & ((\A_register|Q [12])))

	.dataa(\REG_Mux~input_o ),
	.datab(\B_register|Q [12]),
	.datac(gnd),
	.datad(\A_register|Q [12]),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[12]~12 .lut_mask = 16'hDD88;
defparam \Data_memory_multiplexer|f[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N0
cycloneive_lcell_comb \Data_memory_multiplexer|f[13]~13 (
// Equation(s):
// \Data_memory_multiplexer|f[13]~13_combout  = (\REG_Mux~input_o  & ((\B_register|Q [13]))) # (!\REG_Mux~input_o  & (\A_register|Q [13]))

	.dataa(\REG_Mux~input_o ),
	.datab(gnd),
	.datac(\A_register|Q [13]),
	.datad(\B_register|Q [13]),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[13]~13 .lut_mask = 16'hFA50;
defparam \Data_memory_multiplexer|f[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N0
cycloneive_lcell_comb \Data_memory_multiplexer|f[14]~14 (
// Equation(s):
// \Data_memory_multiplexer|f[14]~14_combout  = (\REG_Mux~input_o  & ((\B_register|Q [14]))) # (!\REG_Mux~input_o  & (\A_register|Q [14]))

	.dataa(gnd),
	.datab(\REG_Mux~input_o ),
	.datac(\A_register|Q [14]),
	.datad(\B_register|Q [14]),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[14]~14 .lut_mask = 16'hFC30;
defparam \Data_memory_multiplexer|f[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N14
cycloneive_lcell_comb \Data_memory_multiplexer|f[15]~15 (
// Equation(s):
// \Data_memory_multiplexer|f[15]~15_combout  = (\REG_Mux~input_o  & ((\B_register|Q [15]))) # (!\REG_Mux~input_o  & (\A_register|Q [15]))

	.dataa(\REG_Mux~input_o ),
	.datab(\A_register|Q [15]),
	.datac(gnd),
	.datad(\B_register|Q [15]),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[15]~15 .lut_mask = 16'hEE44;
defparam \Data_memory_multiplexer|f[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N16
cycloneive_lcell_comb \Data_memory_multiplexer|f[16]~16 (
// Equation(s):
// \Data_memory_multiplexer|f[16]~16_combout  = (\REG_Mux~input_o  & (\B_register|Q [16])) # (!\REG_Mux~input_o  & ((\A_register|Q [16])))

	.dataa(\REG_Mux~input_o ),
	.datab(\B_register|Q [16]),
	.datac(gnd),
	.datad(\A_register|Q [16]),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[16]~16 .lut_mask = 16'hDD88;
defparam \Data_memory_multiplexer|f[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N8
cycloneive_lcell_comb \im_mux2_component|Mux14~0 (
// Equation(s):
// \im_mux2_component|Mux14~0_combout  = (\B_register|Q [17] & (!\IM_MUX2[0]~input_o  & !\IM_MUX2[1]~input_o ))

	.dataa(\B_register|Q [17]),
	.datab(\IM_MUX2[0]~input_o ),
	.datac(\IM_MUX2[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\im_mux2_component|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux14~0 .lut_mask = 16'h0202;
defparam \im_mux2_component|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N8
cycloneive_io_ibuf \DATA_IN[17]~input (
	.i(DATA_IN[17]),
	.ibar(gnd),
	.o(\DATA_IN[17]~input_o ));
// synopsys translate_off
defparam \DATA_IN[17]~input .bus_hold = "false";
defparam \DATA_IN[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \DATA_IN[19]~input (
	.i(DATA_IN[19]),
	.ibar(gnd),
	.o(\DATA_IN[19]~input_o ));
// synopsys translate_off
defparam \DATA_IN[19]~input .bus_hold = "false";
defparam \DATA_IN[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N8
cycloneive_io_ibuf \DATA_IN[20]~input (
	.i(DATA_IN[20]),
	.ibar(gnd),
	.o(\DATA_IN[20]~input_o ));
// synopsys translate_off
defparam \DATA_IN[20]~input .bus_hold = "false";
defparam \DATA_IN[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N8
cycloneive_io_ibuf \DATA_IN[25]~input (
	.i(DATA_IN[25]),
	.ibar(gnd),
	.o(\DATA_IN[25]~input_o ));
// synopsys translate_off
defparam \DATA_IN[25]~input .bus_hold = "false";
defparam \DATA_IN[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \DATA_IN[21]~input (
	.i(DATA_IN[21]),
	.ibar(gnd),
	.o(\DATA_IN[21]~input_o ));
// synopsys translate_off
defparam \DATA_IN[21]~input .bus_hold = "false";
defparam \DATA_IN[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N1
cycloneive_io_ibuf \DATA_IN[22]~input (
	.i(DATA_IN[22]),
	.ibar(gnd),
	.o(\DATA_IN[22]~input_o ));
// synopsys translate_off
defparam \DATA_IN[22]~input .bus_hold = "false";
defparam \DATA_IN[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N15
cycloneive_io_ibuf \DATA_IN[23]~input (
	.i(DATA_IN[23]),
	.ibar(gnd),
	.o(\DATA_IN[23]~input_o ));
// synopsys translate_off
defparam \DATA_IN[23]~input .bus_hold = "false";
defparam \DATA_IN[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y20_N8
cycloneive_io_ibuf \DATA_IN[24]~input (
	.i(DATA_IN[24]),
	.ibar(gnd),
	.o(\DATA_IN[24]~input_o ));
// synopsys translate_off
defparam \DATA_IN[24]~input .bus_hold = "false";
defparam \DATA_IN[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y42_N8
cycloneive_io_ibuf \DATA_IN[26]~input (
	.i(DATA_IN[26]),
	.ibar(gnd),
	.o(\DATA_IN[26]~input_o ));
// synopsys translate_off
defparam \DATA_IN[26]~input .bus_hold = "false";
defparam \DATA_IN[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N14
cycloneive_lcell_comb \Data_memory_multiplexer|f[26]~26 (
// Equation(s):
// \Data_memory_multiplexer|f[26]~26_combout  = (\REG_Mux~input_o  & ((\B_register|Q [26]))) # (!\REG_Mux~input_o  & (\A_register|Q [26]))

	.dataa(\REG_Mux~input_o ),
	.datab(\A_register|Q [26]),
	.datac(gnd),
	.datad(\B_register|Q [26]),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[26]~26 .lut_mask = 16'hEE44;
defparam \Data_memory_multiplexer|f[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N1
cycloneive_io_ibuf \DATA_IN[28]~input (
	.i(DATA_IN[28]),
	.ibar(gnd),
	.o(\DATA_IN[28]~input_o ));
// synopsys translate_off
defparam \DATA_IN[28]~input .bus_hold = "false";
defparam \DATA_IN[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N12
cycloneive_lcell_comb \alu_component|mux1|Mux29~2 (
// Equation(s):
// \alu_component|mux1|Mux29~2_combout  = (\IM_MUX1~input_o  & ((\ir_register|Q [13]))) # (!\IM_MUX1~input_o  & (\A_register|Q [29]))

	.dataa(\A_register|Q [29]),
	.datab(gnd),
	.datac(\ir_register|Q [13]),
	.datad(\IM_MUX1~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux29~2 .lut_mask = 16'hF0AA;
defparam \alu_component|mux1|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N10
cycloneive_lcell_comb \alu_component|adder1|s8|p2|s~0 (
// Equation(s):
// \alu_component|adder1|s8|p2|s~0_combout  = \ALU_Op[2]~input_o  $ (((!\IM_MUX2[1]~input_o  & (!\IM_MUX2[0]~input_o  & \B_register|Q [29]))))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(\IM_MUX2[0]~input_o ),
	.datac(\B_register|Q [29]),
	.datad(\ALU_Op[2]~input_o ),
	.cin(gnd),
	.combout(\alu_component|adder1|s8|p2|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s8|p2|s~0 .lut_mask = 16'hEF10;
defparam \alu_component|adder1|s8|p2|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N8
cycloneive_lcell_comb \im_mux2_component|Mux3~0 (
// Equation(s):
// \im_mux2_component|Mux3~0_combout  = (\B_register|Q [28] & (!\IM_MUX2[1]~input_o  & !\IM_MUX2[0]~input_o ))

	.dataa(gnd),
	.datab(\B_register|Q [28]),
	.datac(\IM_MUX2[1]~input_o ),
	.datad(\IM_MUX2[0]~input_o ),
	.cin(gnd),
	.combout(\im_mux2_component|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux3~0 .lut_mask = 16'h000C;
defparam \im_mux2_component|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N20
cycloneive_lcell_comb \im_mux2_component|Mux4~0 (
// Equation(s):
// \im_mux2_component|Mux4~0_combout  = (!\IM_MUX2[1]~input_o  & (!\IM_MUX2[0]~input_o  & \B_register|Q [27]))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(\IM_MUX2[0]~input_o ),
	.datac(\B_register|Q [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\im_mux2_component|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux4~0 .lut_mask = 16'h1010;
defparam \im_mux2_component|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X102_Y73_N1
cycloneive_io_ibuf \DATA_IN[27]~input (
	.i(DATA_IN[27]),
	.ibar(gnd),
	.o(\DATA_IN[27]~input_o ));
// synopsys translate_off
defparam \DATA_IN[27]~input .bus_hold = "false";
defparam \DATA_IN[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N30
cycloneive_lcell_comb \Data_memory_multiplexer|f[29]~29 (
// Equation(s):
// \Data_memory_multiplexer|f[29]~29_combout  = (\REG_Mux~input_o  & (\B_register|Q [29])) # (!\REG_Mux~input_o  & ((\A_register|Q [29])))

	.dataa(\REG_Mux~input_o ),
	.datab(gnd),
	.datac(\B_register|Q [29]),
	.datad(\A_register|Q [29]),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[29]~29 .lut_mask = 16'hF5A0;
defparam \Data_memory_multiplexer|f[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X94_Y73_N1
cycloneive_io_ibuf \DATA_IN[30]~input (
	.i(DATA_IN[30]),
	.ibar(gnd),
	.o(\DATA_IN[30]~input_o ));
// synopsys translate_off
defparam \DATA_IN[30]~input .bus_hold = "false";
defparam \DATA_IN[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N26
cycloneive_lcell_comb \im_mux1_component|f[31]~30 (
// Equation(s):
// \im_mux1_component|f[31]~30_combout  = (\IM_MUX1~input_o  & ((\ir_register|Q [15]))) # (!\IM_MUX1~input_o  & (\A_register|Q [31]))

	.dataa(\IM_MUX1~input_o ),
	.datab(\A_register|Q [31]),
	.datac(\ir_register|Q [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\im_mux1_component|f[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[31]~30 .lut_mask = 16'hE4E4;
defparam \im_mux1_component|f[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N2
cycloneive_lcell_comb \B_multiplexer|f[31]~37 (
// Equation(s):
// \B_multiplexer|f[31]~37_combout  = (!\B_MUX~input_o  & \mux_data|Mux0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\B_MUX~input_o ),
	.datad(\mux_data|Mux0~1_combout ),
	.cin(gnd),
	.combout(\B_multiplexer|f[31]~37_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[31]~37 .lut_mask = 16'h0F00;
defparam \B_multiplexer|f[31]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y39_N3
dffeas \B_register|Q[31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[31]~37_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[31] .is_wysiwyg = "true";
defparam \B_register|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N4
cycloneive_lcell_comb \im_mux2_component|Mux0~0 (
// Equation(s):
// \im_mux2_component|Mux0~0_combout  = (\B_register|Q [31] & (!\IM_MUX2[1]~input_o  & !\IM_MUX2[0]~input_o ))

	.dataa(gnd),
	.datab(\B_register|Q [31]),
	.datac(\IM_MUX2[1]~input_o ),
	.datad(\IM_MUX2[0]~input_o ),
	.cin(gnd),
	.combout(\im_mux2_component|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux0~0 .lut_mask = 16'h000C;
defparam \im_mux2_component|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N22
cycloneive_lcell_comb \alu_component|mux1|Mux31~1 (
// Equation(s):
// \alu_component|mux1|Mux31~1_combout  = (\im_mux1_component|f[31]~30_combout  & ((\ALU_Op[0]~input_o ) # ((\im_mux2_component|Mux0~0_combout  & !\ALU_Op[2]~input_o )))) # (!\im_mux1_component|f[31]~30_combout  & (\ALU_Op[0]~input_o  & 
// ((\im_mux2_component|Mux0~0_combout ) # (\ALU_Op[2]~input_o ))))

	.dataa(\im_mux1_component|f[31]~30_combout ),
	.datab(\im_mux2_component|Mux0~0_combout ),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\ALU_Op[0]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux31~1 .lut_mask = 16'hFE08;
defparam \alu_component|mux1|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N10
cycloneive_lcell_comb \alu_component|mux1|Mux30~1 (
// Equation(s):
// \alu_component|mux1|Mux30~1_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[0]~input_o  & (\im_mux1_component|f[31]~30_combout )) # (!\ALU_Op[0]~input_o  & ((\im_mux1_component|f[29]~28_combout ))))) # (!\ALU_Op[2]~input_o  & (((\ALU_Op[0]~input_o ))))

	.dataa(\im_mux1_component|f[31]~30_combout ),
	.datab(\ALU_Op[2]~input_o ),
	.datac(\im_mux1_component|f[29]~28_combout ),
	.datad(\ALU_Op[0]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux30~1 .lut_mask = 16'hBBC0;
defparam \alu_component|mux1|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N8
cycloneive_lcell_comb \im_mux2_component|Mux1~0 (
// Equation(s):
// \im_mux2_component|Mux1~0_combout  = (!\IM_MUX2[1]~input_o  & (!\IM_MUX2[0]~input_o  & \B_register|Q [30]))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(\IM_MUX2[0]~input_o ),
	.datac(\B_register|Q [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\im_mux2_component|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux1~0 .lut_mask = 16'h1010;
defparam \im_mux2_component|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N30
cycloneive_lcell_comb \alu_component|mux1|Mux30~2 (
// Equation(s):
// \alu_component|mux1|Mux30~2_combout  = (\IM_MUX1~input_o  & ((\ir_register|Q [14]))) # (!\IM_MUX1~input_o  & (\A_register|Q [30]))

	.dataa(\A_register|Q [30]),
	.datab(gnd),
	.datac(\ir_register|Q [14]),
	.datad(\IM_MUX1~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux30~2 .lut_mask = 16'hF0AA;
defparam \alu_component|mux1|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N20
cycloneive_lcell_comb \alu_component|mux1|Mux30~3 (
// Equation(s):
// \alu_component|mux1|Mux30~3_combout  = (\ALU_Op[2]~input_o  & (!\im_mux2_component|Mux1~0_combout )) # (!\ALU_Op[2]~input_o  & ((\alu_component|mux1|Mux30~2_combout )))

	.dataa(gnd),
	.datab(\im_mux2_component|Mux1~0_combout ),
	.datac(\alu_component|mux1|Mux30~2_combout ),
	.datad(\ALU_Op[2]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux30~3 .lut_mask = 16'h33F0;
defparam \alu_component|mux1|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N10
cycloneive_lcell_comb \alu_component|mux1|Mux30~4 (
// Equation(s):
// \alu_component|mux1|Mux30~4_combout  = (!\ALU_Op[1]~input_o  & ((\alu_component|mux1|Mux30~1_combout  & ((\alu_component|mux1|Mux30~3_combout ) # (\im_mux2_component|Mux1~0_combout ))) # (!\alu_component|mux1|Mux30~1_combout  & 
// (\alu_component|mux1|Mux30~3_combout  & \im_mux2_component|Mux1~0_combout ))))

	.dataa(\alu_component|mux1|Mux30~1_combout ),
	.datab(\alu_component|mux1|Mux30~3_combout ),
	.datac(\im_mux2_component|Mux1~0_combout ),
	.datad(\ALU_Op[1]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux30~4 .lut_mask = 16'h00E8;
defparam \alu_component|mux1|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N22
cycloneive_lcell_comb \alu_component|adder1|s8|p3|s~0 (
// Equation(s):
// \alu_component|adder1|s8|p3|s~0_combout  = \ALU_Op[2]~input_o  $ (((!\IM_MUX2[0]~input_o  & (\B_register|Q [30] & !\IM_MUX2[1]~input_o ))))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\B_register|Q [30]),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\IM_MUX2[1]~input_o ),
	.cin(gnd),
	.combout(\alu_component|adder1|s8|p3|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s8|p3|s~0 .lut_mask = 16'hF0B4;
defparam \alu_component|adder1|s8|p3|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N28
cycloneive_lcell_comb \alu_component|adder1|s8|p2|cout~0 (
// Equation(s):
// \alu_component|adder1|s8|p2|cout~0_combout  = (\im_mux1_component|f[29]~28_combout  & ((\alu_component|adder1|s8|p1|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux2~0_combout )))) # (!\im_mux1_component|f[29]~28_combout  & 
// (\alu_component|adder1|s8|p1|cout~0_combout  & (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux2~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\im_mux2_component|Mux2~0_combout ),
	.datac(\im_mux1_component|f[29]~28_combout ),
	.datad(\alu_component|adder1|s8|p1|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s8|p2|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s8|p2|cout~0 .lut_mask = 16'hF660;
defparam \alu_component|adder1|s8|p2|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N4
cycloneive_lcell_comb \alu_component|mux1|Mux30~0 (
// Equation(s):
// \alu_component|mux1|Mux30~0_combout  = (\ALU_Op[1]~input_o  & (\alu_component|adder1|s8|p3|s~0_combout  $ (\im_mux1_component|f[30]~29_combout  $ (\alu_component|adder1|s8|p2|cout~0_combout ))))

	.dataa(\alu_component|adder1|s8|p3|s~0_combout ),
	.datab(\im_mux1_component|f[30]~29_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\alu_component|adder1|s8|p2|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux30~0 .lut_mask = 16'h9060;
defparam \alu_component|mux1|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N28
cycloneive_lcell_comb \mux_data|Mux1~1 (
// Equation(s):
// \mux_data|Mux1~1_combout  = (\mux_data|Mux1~0_combout ) # ((\mux_data|Mux31~2_combout  & ((\alu_component|mux1|Mux30~4_combout ) # (\alu_component|mux1|Mux30~0_combout ))))

	.dataa(\mux_data|Mux31~2_combout ),
	.datab(\alu_component|mux1|Mux30~4_combout ),
	.datac(\alu_component|mux1|Mux30~0_combout ),
	.datad(\mux_data|Mux1~0_combout ),
	.cin(gnd),
	.combout(\mux_data|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux1~1 .lut_mask = 16'hFFA8;
defparam \mux_data|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N26
cycloneive_lcell_comb \A_multiplexer|f[30]~33 (
// Equation(s):
// \A_multiplexer|f[30]~33_combout  = (!\A_MUX~input_o  & \mux_data|Mux1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\A_MUX~input_o ),
	.datad(\mux_data|Mux1~1_combout ),
	.cin(gnd),
	.combout(\A_multiplexer|f[30]~33_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[30]~33 .lut_mask = 16'h0F00;
defparam \A_multiplexer|f[30]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y42_N27
dffeas \A_register|Q[30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_multiplexer|f[30]~33_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[30] .is_wysiwyg = "true";
defparam \A_register|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N14
cycloneive_lcell_comb \im_mux1_component|f[30]~29 (
// Equation(s):
// \im_mux1_component|f[30]~29_combout  = (\IM_MUX1~input_o  & ((\ir_register|Q [14]))) # (!\IM_MUX1~input_o  & (\A_register|Q [30]))

	.dataa(\A_register|Q [30]),
	.datab(gnd),
	.datac(\ir_register|Q [14]),
	.datad(\IM_MUX1~input_o ),
	.cin(gnd),
	.combout(\im_mux1_component|f[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[30]~29 .lut_mask = 16'hF0AA;
defparam \im_mux1_component|f[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N12
cycloneive_lcell_comb \alu_component|mux1|Mux31~2 (
// Equation(s):
// \alu_component|mux1|Mux31~2_combout  = (!\ALU_Op[1]~input_o  & ((\ALU_Op[2]~input_o  & (!\alu_component|mux1|Mux31~1_combout  & \im_mux1_component|f[30]~29_combout )) # (!\ALU_Op[2]~input_o  & (\alu_component|mux1|Mux31~1_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\alu_component|mux1|Mux31~1_combout ),
	.datac(\im_mux1_component|f[30]~29_combout ),
	.datad(\ALU_Op[1]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux31~2 .lut_mask = 16'h0064;
defparam \alu_component|mux1|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N22
cycloneive_io_ibuf \DATA_IN[31]~input (
	.i(DATA_IN[31]),
	.ibar(gnd),
	.o(\DATA_IN[31]~input_o ));
// synopsys translate_off
defparam \DATA_IN[31]~input .bus_hold = "false";
defparam \DATA_IN[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N30
cycloneive_lcell_comb \Data_Memory_Module|Memory~76 (
// Equation(s):
// \Data_Memory_Module|Memory~76_combout  = (!\ir_register|Q [4] & (!\ir_register|Q [0] & !\ir_register|Q [6]))

	.dataa(gnd),
	.datab(\ir_register|Q [4]),
	.datac(\ir_register|Q [0]),
	.datad(\ir_register|Q [6]),
	.cin(gnd),
	.combout(\Data_Memory_Module|Memory~76_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|Memory~76 .lut_mask = 16'h0003;
defparam \Data_Memory_Module|Memory~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N28
cycloneive_lcell_comb \Data_Memory_Module|Memory~75 (
// Equation(s):
// \Data_Memory_Module|Memory~75_combout  = (!\ir_register|Q [3] & (\Data_Memory_Module|Memory~74_combout  & (!\ir_register|Q [2] & !\ir_register|Q [5])))

	.dataa(\ir_register|Q [3]),
	.datab(\Data_Memory_Module|Memory~74_combout ),
	.datac(\ir_register|Q [2]),
	.datad(\ir_register|Q [5]),
	.cin(gnd),
	.combout(\Data_Memory_Module|Memory~75_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|Memory~75 .lut_mask = 16'h0004;
defparam \Data_Memory_Module|Memory~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N26
cycloneive_lcell_comb \Data_Memory_Module|Memory~77 (
// Equation(s):
// \Data_Memory_Module|Memory~77_combout  = (!\ir_register|Q [1] & (!\ir_register|Q [7] & (\Data_Memory_Module|Memory~76_combout  & \Data_Memory_Module|Memory~75_combout )))

	.dataa(\ir_register|Q [1]),
	.datab(\ir_register|Q [7]),
	.datac(\Data_Memory_Module|Memory~76_combout ),
	.datad(\Data_Memory_Module|Memory~75_combout ),
	.cin(gnd),
	.combout(\Data_Memory_Module|Memory~77_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|Memory~77 .lut_mask = 16'h1000;
defparam \Data_Memory_Module|Memory~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y40_N15
dffeas \Data_Memory_Module|Memory~73 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_memory_multiplexer|f[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~73 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~73 .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\Data_Memory_Module|Memory~74_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\Ld_IR~input_o ),
	.clk0(!\mClk~inputclkctrl_outclk ),
	.clk1(\Clk~inputclkctrl_outclk ),
	.ena0(\Data_Memory_Module|Memory~74_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\Data_memory_multiplexer|f[31]~31_combout ,\Data_memory_multiplexer|f[30]~30_combout ,\Data_memory_multiplexer|f[29]~29_combout ,\Data_memory_multiplexer|f[28]~28_combout ,\Data_memory_multiplexer|f[27]~27_combout ,
\Data_memory_multiplexer|f[26]~26_combout ,\Data_memory_multiplexer|f[25]~25_combout ,\Data_memory_multiplexer|f[24]~24_combout ,\Data_memory_multiplexer|f[23]~23_combout ,\Data_memory_multiplexer|f[22]~22_combout ,\Data_memory_multiplexer|f[21]~21_combout ,
\Data_memory_multiplexer|f[20]~20_combout ,\Data_memory_multiplexer|f[19]~19_combout ,\Data_memory_multiplexer|f[18]~18_combout ,\Data_memory_multiplexer|f[17]~17_combout ,\Data_memory_multiplexer|f[16]~16_combout ,\Data_memory_multiplexer|f[15]~15_combout ,
\Data_memory_multiplexer|f[14]~14_combout ,\Data_memory_multiplexer|f[13]~13_combout ,\Data_memory_multiplexer|f[12]~12_combout ,\Data_memory_multiplexer|f[11]~11_combout ,\Data_memory_multiplexer|f[10]~10_combout ,\Data_memory_multiplexer|f[9]~9_combout ,
\Data_memory_multiplexer|f[8]~8_combout ,\Data_memory_multiplexer|f[7]~7_combout ,\Data_memory_multiplexer|f[6]~6_combout ,\Data_memory_multiplexer|f[5]~5_combout ,\Data_memory_multiplexer|f[4]~4_combout ,\Data_memory_multiplexer|f[3]~3_combout ,
\Data_memory_multiplexer|f[2]~2_combout ,\Data_memory_multiplexer|f[1]~1_combout ,\Data_memory_multiplexer|f[0]~0_combout }),
	.portaaddr({\ir_register|Q [7],\ir_register|Q [6],\ir_register|Q [5],\ir_register|Q [4],\ir_register|Q [3],\ir_register|Q [2],\ir_register|Q [1],\ir_register|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\mux_data|Mux24~3_combout ,\mux_data|Mux25~3_combout ,\mux_data|Mux26~3_combout ,\mux_data|Mux27~3_combout ,\mux_data|Mux28~3_combout ,\mux_data|Mux29~3_combout ,\mux_data|Mux30~3_combout ,\mux_data|Mux31~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ALTSYNCRAM";
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N30
cycloneive_lcell_comb \Data_Memory_Module|data_out~32 (
// Equation(s):
// \Data_Memory_Module|data_out~32_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & ((\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a31 ))) # (!\Data_Memory_Module|Memory~41_q  & 
// (\Data_Memory_Module|Memory~73_q ))))

	.dataa(\Data_Memory_Module|Memory~41_q ),
	.datab(\Data_Memory_Module|data_out[16]~0_combout ),
	.datac(\Data_Memory_Module|Memory~73_q ),
	.datad(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~32_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~32 .lut_mask = 16'h3210;
defparam \Data_Memory_Module|data_out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y40_N31
dffeas \Data_Memory_Module|data_out[31] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[31] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N6
cycloneive_lcell_comb \mux_data|Mux0~0 (
// Equation(s):
// \mux_data|Mux0~0_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [31]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[31]~input_o ))))

	.dataa(\DATA_IN[31]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\Data_Memory_Module|data_out [31]),
	.cin(gnd),
	.combout(\mux_data|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux0~0 .lut_mask = 16'h3202;
defparam \mux_data|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N14
cycloneive_lcell_comb \alu_component|adder1|s8|p4|s~0 (
// Equation(s):
// \alu_component|adder1|s8|p4|s~0_combout  = \ALU_Op[2]~input_o  $ (((!\IM_MUX2[1]~input_o  & (\B_register|Q [31] & !\IM_MUX2[0]~input_o ))))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(\B_register|Q [31]),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\IM_MUX2[0]~input_o ),
	.cin(gnd),
	.combout(\alu_component|adder1|s8|p4|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s8|p4|s~0 .lut_mask = 16'hF0B4;
defparam \alu_component|adder1|s8|p4|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N30
cycloneive_lcell_comb \alu_component|adder1|s8|p3|cout~0 (
// Equation(s):
// \alu_component|adder1|s8|p3|cout~0_combout  = (\im_mux1_component|f[30]~29_combout  & ((\alu_component|adder1|s8|p2|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux1~0_combout )))) # (!\im_mux1_component|f[30]~29_combout  & 
// (\alu_component|adder1|s8|p2|cout~0_combout  & (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux1~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\im_mux2_component|Mux1~0_combout ),
	.datac(\im_mux1_component|f[30]~29_combout ),
	.datad(\alu_component|adder1|s8|p2|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s8|p3|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s8|p3|cout~0 .lut_mask = 16'hF660;
defparam \alu_component|adder1|s8|p3|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N0
cycloneive_lcell_comb \alu_component|mux1|Mux31~0 (
// Equation(s):
// \alu_component|mux1|Mux31~0_combout  = (\ALU_Op[1]~input_o  & (\im_mux1_component|f[31]~30_combout  $ (\alu_component|adder1|s8|p4|s~0_combout  $ (\alu_component|adder1|s8|p3|cout~0_combout ))))

	.dataa(\im_mux1_component|f[31]~30_combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\alu_component|adder1|s8|p4|s~0_combout ),
	.datad(\alu_component|adder1|s8|p3|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux31~0 .lut_mask = 16'h8448;
defparam \alu_component|mux1|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N16
cycloneive_lcell_comb \mux_data|Mux0~1 (
// Equation(s):
// \mux_data|Mux0~1_combout  = (\mux_data|Mux0~0_combout ) # ((\mux_data|Mux31~2_combout  & ((\alu_component|mux1|Mux31~2_combout ) # (\alu_component|mux1|Mux31~0_combout ))))

	.dataa(\mux_data|Mux31~2_combout ),
	.datab(\alu_component|mux1|Mux31~2_combout ),
	.datac(\mux_data|Mux0~0_combout ),
	.datad(\alu_component|mux1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\mux_data|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux0~1 .lut_mask = 16'hFAF8;
defparam \mux_data|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N16
cycloneive_lcell_comb \A_multiplexer|f[31]~34 (
// Equation(s):
// \A_multiplexer|f[31]~34_combout  = (!\A_MUX~input_o  & \mux_data|Mux0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\A_MUX~input_o ),
	.datad(\mux_data|Mux0~1_combout ),
	.cin(gnd),
	.combout(\A_multiplexer|f[31]~34_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[31]~34 .lut_mask = 16'h0F00;
defparam \A_multiplexer|f[31]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y39_N17
dffeas \A_register|Q[31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_multiplexer|f[31]~34_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[31] .is_wysiwyg = "true";
defparam \A_register|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N18
cycloneive_lcell_comb \Data_memory_multiplexer|f[31]~31 (
// Equation(s):
// \Data_memory_multiplexer|f[31]~31_combout  = (\REG_Mux~input_o  & ((\B_register|Q [31]))) # (!\REG_Mux~input_o  & (\A_register|Q [31]))

	.dataa(\REG_Mux~input_o ),
	.datab(gnd),
	.datac(\A_register|Q [31]),
	.datad(\B_register|Q [31]),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[31]~31 .lut_mask = 16'hFA50;
defparam \Data_memory_multiplexer|f[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y40_N17
dffeas \Data_Memory_Module|Memory~72 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_memory_multiplexer|f[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~72 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N26
cycloneive_lcell_comb \Data_Memory_Module|data_out~31 (
// Equation(s):
// \Data_Memory_Module|data_out~31_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & (\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a30 )) # (!\Data_Memory_Module|Memory~41_q  & 
// ((\Data_Memory_Module|Memory~72_q )))))

	.dataa(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\Data_Memory_Module|data_out[16]~0_combout ),
	.datac(\Data_Memory_Module|Memory~41_q ),
	.datad(\Data_Memory_Module|Memory~72_q ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~31 .lut_mask = 16'h2320;
defparam \Data_Memory_Module|data_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y40_N27
dffeas \Data_Memory_Module|data_out[30] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[30] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N0
cycloneive_lcell_comb \mux_data|Mux1~0 (
// Equation(s):
// \mux_data|Mux1~0_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [30]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[30]~input_o ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\DATA_IN[30]~input_o ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\Data_Memory_Module|data_out [30]),
	.cin(gnd),
	.combout(\mux_data|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux1~0 .lut_mask = 16'h5404;
defparam \mux_data|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N2
cycloneive_lcell_comb \B_multiplexer|f[30]~35 (
// Equation(s):
// \B_multiplexer|f[30]~35_combout  = (\alu_component|mux1|Mux30~4_combout ) # (\alu_component|mux1|Mux30~0_combout )

	.dataa(gnd),
	.datab(\alu_component|mux1|Mux30~4_combout ),
	.datac(\alu_component|mux1|Mux30~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_multiplexer|f[30]~35_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[30]~35 .lut_mask = 16'hFCFC;
defparam \B_multiplexer|f[30]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N14
cycloneive_lcell_comb \B_multiplexer|f[30]~36 (
// Equation(s):
// \B_multiplexer|f[30]~36_combout  = (!\B_MUX~input_o  & ((\mux_data|Mux1~0_combout ) # ((\mux_data|Mux31~2_combout  & \B_multiplexer|f[30]~35_combout ))))

	.dataa(\B_MUX~input_o ),
	.datab(\mux_data|Mux31~2_combout ),
	.datac(\mux_data|Mux1~0_combout ),
	.datad(\B_multiplexer|f[30]~35_combout ),
	.cin(gnd),
	.combout(\B_multiplexer|f[30]~36_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[30]~36 .lut_mask = 16'h5450;
defparam \B_multiplexer|f[30]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y42_N15
dffeas \B_register|Q[30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[30]~36_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[30] .is_wysiwyg = "true";
defparam \B_register|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N22
cycloneive_lcell_comb \Data_memory_multiplexer|f[30]~30 (
// Equation(s):
// \Data_memory_multiplexer|f[30]~30_combout  = (\REG_Mux~input_o  & (\B_register|Q [30])) # (!\REG_Mux~input_o  & ((\A_register|Q [30])))

	.dataa(gnd),
	.datab(\REG_Mux~input_o ),
	.datac(\B_register|Q [30]),
	.datad(\A_register|Q [30]),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[30]~30 .lut_mask = 16'hF3C0;
defparam \Data_memory_multiplexer|f[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N24
cycloneive_lcell_comb \Data_Memory_Module|Memory~69feeder (
// Equation(s):
// \Data_Memory_Module|Memory~69feeder_combout  = \Data_memory_multiplexer|f[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_memory_multiplexer|f[27]~27_combout ),
	.cin(gnd),
	.combout(\Data_Memory_Module|Memory~69feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|Memory~69feeder .lut_mask = 16'hFF00;
defparam \Data_Memory_Module|Memory~69feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y40_N25
dffeas \Data_Memory_Module|Memory~69 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|Memory~69feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~69 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N10
cycloneive_lcell_comb \Data_Memory_Module|data_out~28 (
// Equation(s):
// \Data_Memory_Module|data_out~28_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & (\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a27 )) # (!\Data_Memory_Module|Memory~41_q  & 
// ((\Data_Memory_Module|Memory~69_q )))))

	.dataa(\Data_Memory_Module|data_out[16]~0_combout ),
	.datab(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\Data_Memory_Module|Memory~41_q ),
	.datad(\Data_Memory_Module|Memory~69_q ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~28 .lut_mask = 16'h4540;
defparam \Data_Memory_Module|data_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y40_N11
dffeas \Data_Memory_Module|data_out[27] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[27] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N4
cycloneive_lcell_comb \mux_data|Mux4~2 (
// Equation(s):
// \mux_data|Mux4~2_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [27]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[27]~input_o ))))

	.dataa(\DATA_IN[27]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\Data_Memory_Module|data_out [27]),
	.cin(gnd),
	.combout(\mux_data|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux4~2 .lut_mask = 16'h3202;
defparam \mux_data|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N2
cycloneive_lcell_comb \A_multiplexer|f[27]~30 (
// Equation(s):
// \A_multiplexer|f[27]~30_combout  = (!\A_MUX~input_o  & ((\mux_data|Mux4~2_combout ) # ((\mux_data|Mux31~2_combout  & \alu_component|mux1|Mux27~3_combout ))))

	.dataa(\A_MUX~input_o ),
	.datab(\mux_data|Mux31~2_combout ),
	.datac(\mux_data|Mux4~2_combout ),
	.datad(\alu_component|mux1|Mux27~3_combout ),
	.cin(gnd),
	.combout(\A_multiplexer|f[27]~30_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[27]~30 .lut_mask = 16'h5450;
defparam \A_multiplexer|f[27]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y39_N3
dffeas \A_register|Q[27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_multiplexer|f[27]~30_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[27] .is_wysiwyg = "true";
defparam \A_register|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N16
cycloneive_lcell_comb \im_mux1_component|f[27]~26 (
// Equation(s):
// \im_mux1_component|f[27]~26_combout  = (\IM_MUX1~input_o  & ((\ir_register|Q [11]))) # (!\IM_MUX1~input_o  & (\A_register|Q [27]))

	.dataa(\A_register|Q [27]),
	.datab(gnd),
	.datac(\IM_MUX1~input_o ),
	.datad(\ir_register|Q [11]),
	.cin(gnd),
	.combout(\im_mux1_component|f[27]~26_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[27]~26 .lut_mask = 16'hFA0A;
defparam \im_mux1_component|f[27]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N8
cycloneive_lcell_comb \im_mux2_component|Mux7~0 (
// Equation(s):
// \im_mux2_component|Mux7~0_combout  = (\B_register|Q [24] & (!\IM_MUX2[1]~input_o  & !\IM_MUX2[0]~input_o ))

	.dataa(\B_register|Q [24]),
	.datab(gnd),
	.datac(\IM_MUX2[1]~input_o ),
	.datad(\IM_MUX2[0]~input_o ),
	.cin(gnd),
	.combout(\im_mux2_component|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux7~0 .lut_mask = 16'h000A;
defparam \im_mux2_component|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N18
cycloneive_lcell_comb \im_mux2_component|Mux9~0 (
// Equation(s):
// \im_mux2_component|Mux9~0_combout  = (\B_register|Q [22] & (!\IM_MUX2[1]~input_o  & !\IM_MUX2[0]~input_o ))

	.dataa(gnd),
	.datab(\B_register|Q [22]),
	.datac(\IM_MUX2[1]~input_o ),
	.datad(\IM_MUX2[0]~input_o ),
	.cin(gnd),
	.combout(\im_mux2_component|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux9~0 .lut_mask = 16'h000C;
defparam \im_mux2_component|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N16
cycloneive_lcell_comb \im_mux2_component|Mux10~0 (
// Equation(s):
// \im_mux2_component|Mux10~0_combout  = (!\IM_MUX2[1]~input_o  & (\B_register|Q [21] & !\IM_MUX2[0]~input_o ))

	.dataa(gnd),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(\B_register|Q [21]),
	.datad(\IM_MUX2[0]~input_o ),
	.cin(gnd),
	.combout(\im_mux2_component|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux10~0 .lut_mask = 16'h0030;
defparam \im_mux2_component|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N24
cycloneive_lcell_comb \im_mux2_component|Mux11~0 (
// Equation(s):
// \im_mux2_component|Mux11~0_combout  = (\B_register|Q [20] & (!\IM_MUX2[1]~input_o  & !\IM_MUX2[0]~input_o ))

	.dataa(gnd),
	.datab(\B_register|Q [20]),
	.datac(\IM_MUX2[1]~input_o ),
	.datad(\IM_MUX2[0]~input_o ),
	.cin(gnd),
	.combout(\im_mux2_component|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux11~0 .lut_mask = 16'h000C;
defparam \im_mux2_component|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N26
cycloneive_lcell_comb \im_mux2_component|Mux12~0 (
// Equation(s):
// \im_mux2_component|Mux12~0_combout  = (!\IM_MUX2[0]~input_o  & (\B_register|Q [19] & !\IM_MUX2[1]~input_o ))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(gnd),
	.datac(\B_register|Q [19]),
	.datad(\IM_MUX2[1]~input_o ),
	.cin(gnd),
	.combout(\im_mux2_component|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux12~0 .lut_mask = 16'h0050;
defparam \im_mux2_component|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y19_N1
cycloneive_io_ibuf \DATA_IN[18]~input (
	.i(DATA_IN[18]),
	.ibar(gnd),
	.o(\DATA_IN[18]~input_o ));
// synopsys translate_off
defparam \DATA_IN[18]~input .bus_hold = "false";
defparam \DATA_IN[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y40_N5
dffeas \Data_Memory_Module|Memory~60 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_memory_multiplexer|f[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~60 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N4
cycloneive_lcell_comb \Data_Memory_Module|data_out~19 (
// Equation(s):
// \Data_Memory_Module|data_out~19_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & (\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a18 )) # (!\Data_Memory_Module|Memory~41_q  & 
// ((\Data_Memory_Module|Memory~60_q )))))

	.dataa(\Data_Memory_Module|Memory~41_q ),
	.datab(\Data_Memory_Module|data_out[16]~0_combout ),
	.datac(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\Data_Memory_Module|Memory~60_q ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~19 .lut_mask = 16'h3120;
defparam \Data_Memory_Module|data_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y40_N5
dffeas \Data_Memory_Module|data_out[18] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[18] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N10
cycloneive_lcell_comb \mux_data|Mux13~2 (
// Equation(s):
// \mux_data|Mux13~2_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [18]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[18]~input_o ))))

	.dataa(\DATA_IN[18]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\Data_Memory_Module|data_out [18]),
	.cin(gnd),
	.combout(\mux_data|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux13~2 .lut_mask = 16'h3202;
defparam \mux_data|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N28
cycloneive_lcell_comb \B_multiplexer|f[18]~18 (
// Equation(s):
// \B_multiplexer|f[18]~18_combout  = (!\B_MUX~input_o  & ((\mux_data|Mux13~2_combout ) # ((\mux_data|Mux31~2_combout  & \alu_component|mux1|Mux18~3_combout ))))

	.dataa(\mux_data|Mux31~2_combout ),
	.datab(\alu_component|mux1|Mux18~3_combout ),
	.datac(\B_MUX~input_o ),
	.datad(\mux_data|Mux13~2_combout ),
	.cin(gnd),
	.combout(\B_multiplexer|f[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[18]~18 .lut_mask = 16'h0F08;
defparam \B_multiplexer|f[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y39_N29
dffeas \B_register|Q[18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[18]~18_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[18] .is_wysiwyg = "true";
defparam \B_register|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N26
cycloneive_lcell_comb \im_mux2_component|Mux13~0 (
// Equation(s):
// \im_mux2_component|Mux13~0_combout  = (!\IM_MUX2[0]~input_o  & (!\IM_MUX2[1]~input_o  & \B_register|Q [18]))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(gnd),
	.datac(\IM_MUX2[1]~input_o ),
	.datad(\B_register|Q [18]),
	.cin(gnd),
	.combout(\im_mux2_component|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux13~0 .lut_mask = 16'h0500;
defparam \im_mux2_component|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N16
cycloneive_lcell_comb \im_mux1_component|f[18]~17 (
// Equation(s):
// \im_mux1_component|f[18]~17_combout  = (\IM_MUX1~input_o  & ((\ir_register|Q [2]))) # (!\IM_MUX1~input_o  & (\A_register|Q [18]))

	.dataa(\IM_MUX1~input_o ),
	.datab(gnd),
	.datac(\A_register|Q [18]),
	.datad(\ir_register|Q [2]),
	.cin(gnd),
	.combout(\im_mux1_component|f[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[18]~17 .lut_mask = 16'hFA50;
defparam \im_mux1_component|f[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N20
cycloneive_lcell_comb \im_mux1_component|f[15]~14 (
// Equation(s):
// \im_mux1_component|f[15]~14_combout  = (!\IM_MUX1~input_o  & \A_register|Q [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IM_MUX1~input_o ),
	.datad(\A_register|Q [15]),
	.cin(gnd),
	.combout(\im_mux1_component|f[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[15]~14 .lut_mask = 16'h0F00;
defparam \im_mux1_component|f[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N4
cycloneive_lcell_comb \alu_component|adder1|s4|p4|cout~0 (
// Equation(s):
// \alu_component|adder1|s4|p4|cout~0_combout  = (\im_mux1_component|f[15]~14_combout  & ((\alu_component|adder1|s4|p3|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux16~0_combout )))) # (!\im_mux1_component|f[15]~14_combout  & 
// (\alu_component|adder1|s4|p3|cout~0_combout  & (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux16~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\im_mux1_component|f[15]~14_combout ),
	.datac(\alu_component|adder1|s4|p3|cout~0_combout ),
	.datad(\im_mux2_component|Mux16~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s4|p4|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s4|p4|cout~0 .lut_mask = 16'hD4E8;
defparam \alu_component|adder1|s4|p4|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N18
cycloneive_lcell_comb \alu_component|adder1|s5|p1|cout~0 (
// Equation(s):
// \alu_component|adder1|s5|p1|cout~0_combout  = (\alu_component|adder1|s4|p4|cout~0_combout  & ((\im_mux1_component|f[16]~15_combout ) # (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux15~0_combout )))) # (!\alu_component|adder1|s4|p4|cout~0_combout  & 
// (\im_mux1_component|f[16]~15_combout  & (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux15~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\im_mux2_component|Mux15~0_combout ),
	.datac(\alu_component|adder1|s4|p4|cout~0_combout ),
	.datad(\im_mux1_component|f[16]~15_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s5|p1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s5|p1|cout~0 .lut_mask = 16'hF660;
defparam \alu_component|adder1|s5|p1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N16
cycloneive_lcell_comb \alu_component|adder1|s5|p2|cout~0 (
// Equation(s):
// \alu_component|adder1|s5|p2|cout~0_combout  = (\im_mux1_component|f[17]~16_combout  & ((\alu_component|adder1|s5|p1|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux14~0_combout )))) # (!\im_mux1_component|f[17]~16_combout  & 
// (\alu_component|adder1|s5|p1|cout~0_combout  & (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux14~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\im_mux1_component|f[17]~16_combout ),
	.datac(\im_mux2_component|Mux14~0_combout ),
	.datad(\alu_component|adder1|s5|p1|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s5|p2|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s5|p2|cout~0 .lut_mask = 16'hDE48;
defparam \alu_component|adder1|s5|p2|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N10
cycloneive_lcell_comb \alu_component|adder1|s5|p3|cout~0 (
// Equation(s):
// \alu_component|adder1|s5|p3|cout~0_combout  = (\im_mux1_component|f[18]~17_combout  & ((\alu_component|adder1|s5|p2|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux13~0_combout )))) # (!\im_mux1_component|f[18]~17_combout  & 
// (\alu_component|adder1|s5|p2|cout~0_combout  & (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux13~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\im_mux2_component|Mux13~0_combout ),
	.datac(\im_mux1_component|f[18]~17_combout ),
	.datad(\alu_component|adder1|s5|p2|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s5|p3|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s5|p3|cout~0 .lut_mask = 16'hF660;
defparam \alu_component|adder1|s5|p3|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N12
cycloneive_lcell_comb \alu_component|adder1|s5|p4|cout~0 (
// Equation(s):
// \alu_component|adder1|s5|p4|cout~0_combout  = (\im_mux1_component|f[19]~18_combout  & ((\alu_component|adder1|s5|p3|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux12~0_combout )))) # (!\im_mux1_component|f[19]~18_combout  & 
// (\alu_component|adder1|s5|p3|cout~0_combout  & (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux12~0_combout ))))

	.dataa(\im_mux1_component|f[19]~18_combout ),
	.datab(\ALU_Op[2]~input_o ),
	.datac(\im_mux2_component|Mux12~0_combout ),
	.datad(\alu_component|adder1|s5|p3|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s5|p4|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s5|p4|cout~0 .lut_mask = 16'hBE28;
defparam \alu_component|adder1|s5|p4|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N6
cycloneive_lcell_comb \alu_component|adder1|s6|p1|cout~0 (
// Equation(s):
// \alu_component|adder1|s6|p1|cout~0_combout  = (\im_mux1_component|f[20]~19_combout  & ((\alu_component|adder1|s5|p4|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux11~0_combout )))) # (!\im_mux1_component|f[20]~19_combout  & 
// (\alu_component|adder1|s5|p4|cout~0_combout  & (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux11~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\im_mux2_component|Mux11~0_combout ),
	.datac(\im_mux1_component|f[20]~19_combout ),
	.datad(\alu_component|adder1|s5|p4|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s6|p1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s6|p1|cout~0 .lut_mask = 16'hF660;
defparam \alu_component|adder1|s6|p1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N0
cycloneive_lcell_comb \alu_component|adder1|s6|p2|cout~0 (
// Equation(s):
// \alu_component|adder1|s6|p2|cout~0_combout  = (\im_mux1_component|f[21]~20_combout  & ((\alu_component|adder1|s6|p1|cout~0_combout ) # (\im_mux2_component|Mux10~0_combout  $ (\ALU_Op[2]~input_o )))) # (!\im_mux1_component|f[21]~20_combout  & 
// (\alu_component|adder1|s6|p1|cout~0_combout  & (\im_mux2_component|Mux10~0_combout  $ (\ALU_Op[2]~input_o ))))

	.dataa(\im_mux1_component|f[21]~20_combout ),
	.datab(\im_mux2_component|Mux10~0_combout ),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\alu_component|adder1|s6|p1|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s6|p2|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s6|p2|cout~0 .lut_mask = 16'hBE28;
defparam \alu_component|adder1|s6|p2|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N22
cycloneive_lcell_comb \alu_component|adder1|s6|p3|cout~0 (
// Equation(s):
// \alu_component|adder1|s6|p3|cout~0_combout  = (\im_mux1_component|f[22]~21_combout  & ((\alu_component|adder1|s6|p2|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux9~0_combout )))) # (!\im_mux1_component|f[22]~21_combout  & 
// (\alu_component|adder1|s6|p2|cout~0_combout  & (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux9~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\im_mux1_component|f[22]~21_combout ),
	.datac(\im_mux2_component|Mux9~0_combout ),
	.datad(\alu_component|adder1|s6|p2|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s6|p3|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s6|p3|cout~0 .lut_mask = 16'hDE48;
defparam \alu_component|adder1|s6|p3|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N26
cycloneive_lcell_comb \im_mux2_component|Mux8~0 (
// Equation(s):
// \im_mux2_component|Mux8~0_combout  = (\B_register|Q [23] & (!\IM_MUX2[1]~input_o  & !\IM_MUX2[0]~input_o ))

	.dataa(\B_register|Q [23]),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(gnd),
	.datad(\IM_MUX2[0]~input_o ),
	.cin(gnd),
	.combout(\im_mux2_component|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux8~0 .lut_mask = 16'h0022;
defparam \im_mux2_component|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N24
cycloneive_lcell_comb \alu_component|adder1|s6|p4|cout~0 (
// Equation(s):
// \alu_component|adder1|s6|p4|cout~0_combout  = (\im_mux1_component|f[23]~22_combout  & ((\alu_component|adder1|s6|p3|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux8~0_combout )))) # (!\im_mux1_component|f[23]~22_combout  & 
// (\alu_component|adder1|s6|p3|cout~0_combout  & (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux8~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\im_mux1_component|f[23]~22_combout ),
	.datac(\alu_component|adder1|s6|p3|cout~0_combout ),
	.datad(\im_mux2_component|Mux8~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s6|p4|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s6|p4|cout~0 .lut_mask = 16'hD4E8;
defparam \alu_component|adder1|s6|p4|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N14
cycloneive_lcell_comb \alu_component|adder1|s7|p1|cout~0 (
// Equation(s):
// \alu_component|adder1|s7|p1|cout~0_combout  = (\im_mux1_component|f[24]~23_combout  & ((\alu_component|adder1|s6|p4|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux7~0_combout )))) # (!\im_mux1_component|f[24]~23_combout  & 
// (\alu_component|adder1|s6|p4|cout~0_combout  & (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux7~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\im_mux1_component|f[24]~23_combout ),
	.datac(\im_mux2_component|Mux7~0_combout ),
	.datad(\alu_component|adder1|s6|p4|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s7|p1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s7|p1|cout~0 .lut_mask = 16'hDE48;
defparam \alu_component|adder1|s7|p1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N18
cycloneive_lcell_comb \im_mux2_component|Mux6~0 (
// Equation(s):
// \im_mux2_component|Mux6~0_combout  = (!\IM_MUX2[1]~input_o  & (!\IM_MUX2[0]~input_o  & \B_register|Q [25]))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(\IM_MUX2[0]~input_o ),
	.datac(gnd),
	.datad(\B_register|Q [25]),
	.cin(gnd),
	.combout(\im_mux2_component|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux6~0 .lut_mask = 16'h1100;
defparam \im_mux2_component|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N28
cycloneive_lcell_comb \alu_component|adder1|s7|p2|cout~0 (
// Equation(s):
// \alu_component|adder1|s7|p2|cout~0_combout  = (\im_mux1_component|f[25]~24_combout  & ((\alu_component|adder1|s7|p1|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux6~0_combout )))) # (!\im_mux1_component|f[25]~24_combout  & 
// (\alu_component|adder1|s7|p1|cout~0_combout  & (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux6~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\im_mux1_component|f[25]~24_combout ),
	.datac(\alu_component|adder1|s7|p1|cout~0_combout ),
	.datad(\im_mux2_component|Mux6~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s7|p2|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s7|p2|cout~0 .lut_mask = 16'hD4E8;
defparam \alu_component|adder1|s7|p2|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N2
cycloneive_lcell_comb \alu_component|adder1|s7|p3|cout~0 (
// Equation(s):
// \alu_component|adder1|s7|p3|cout~0_combout  = (\im_mux1_component|f[26]~25_combout  & ((\alu_component|adder1|s7|p2|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux5~0_combout )))) # (!\im_mux1_component|f[26]~25_combout  & 
// (\alu_component|adder1|s7|p2|cout~0_combout  & (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux5~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\im_mux2_component|Mux5~0_combout ),
	.datac(\im_mux1_component|f[26]~25_combout ),
	.datad(\alu_component|adder1|s7|p2|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s7|p3|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s7|p3|cout~0 .lut_mask = 16'hF660;
defparam \alu_component|adder1|s7|p3|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N8
cycloneive_lcell_comb \alu_component|adder1|s7|p4|cout~0 (
// Equation(s):
// \alu_component|adder1|s7|p4|cout~0_combout  = (\im_mux1_component|f[27]~26_combout  & ((\alu_component|adder1|s7|p3|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux4~0_combout )))) # (!\im_mux1_component|f[27]~26_combout  & 
// (\alu_component|adder1|s7|p3|cout~0_combout  & (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux4~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\im_mux2_component|Mux4~0_combout ),
	.datac(\im_mux1_component|f[27]~26_combout ),
	.datad(\alu_component|adder1|s7|p3|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s7|p4|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s7|p4|cout~0 .lut_mask = 16'hF660;
defparam \alu_component|adder1|s7|p4|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N10
cycloneive_lcell_comb \alu_component|adder1|s8|p1|cout~0 (
// Equation(s):
// \alu_component|adder1|s8|p1|cout~0_combout  = (\im_mux1_component|f[28]~27_combout  & ((\alu_component|adder1|s7|p4|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux3~0_combout )))) # (!\im_mux1_component|f[28]~27_combout  & 
// (\alu_component|adder1|s7|p4|cout~0_combout  & (\ALU_Op[2]~input_o  $ (\im_mux2_component|Mux3~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\im_mux1_component|f[28]~27_combout ),
	.datac(\im_mux2_component|Mux3~0_combout ),
	.datad(\alu_component|adder1|s7|p4|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s8|p1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s8|p1|cout~0 .lut_mask = 16'hDE48;
defparam \alu_component|adder1|s8|p1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N16
cycloneive_lcell_comb \alu_component|mux1|Mux29~0 (
// Equation(s):
// \alu_component|mux1|Mux29~0_combout  = (\ALU_Op[1]~input_o  & (\im_mux1_component|f[29]~28_combout  $ (\alu_component|adder1|s8|p2|s~0_combout  $ (\alu_component|adder1|s8|p1|cout~0_combout ))))

	.dataa(\im_mux1_component|f[29]~28_combout ),
	.datab(\alu_component|adder1|s8|p2|s~0_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\alu_component|adder1|s8|p1|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux29~0 .lut_mask = 16'h9060;
defparam \alu_component|mux1|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N4
cycloneive_lcell_comb \B_multiplexer|f[29]~33 (
// Equation(s):
// \B_multiplexer|f[29]~33_combout  = (\alu_component|mux1|Mux29~4_combout ) # (\alu_component|mux1|Mux29~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu_component|mux1|Mux29~4_combout ),
	.datad(\alu_component|mux1|Mux29~0_combout ),
	.cin(gnd),
	.combout(\B_multiplexer|f[29]~33_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[29]~33 .lut_mask = 16'hFFF0;
defparam \B_multiplexer|f[29]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X94_Y73_N8
cycloneive_io_ibuf \DATA_IN[29]~input (
	.i(DATA_IN[29]),
	.ibar(gnd),
	.o(\DATA_IN[29]~input_o ));
// synopsys translate_off
defparam \DATA_IN[29]~input .bus_hold = "false";
defparam \DATA_IN[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y40_N3
dffeas \Data_Memory_Module|Memory~71 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_memory_multiplexer|f[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~71 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N26
cycloneive_lcell_comb \Data_Memory_Module|data_out~30 (
// Equation(s):
// \Data_Memory_Module|data_out~30_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & (\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a29 )) # (!\Data_Memory_Module|Memory~41_q  & 
// ((\Data_Memory_Module|Memory~71_q )))))

	.dataa(\Data_Memory_Module|Memory~41_q ),
	.datab(\Data_Memory_Module|data_out[16]~0_combout ),
	.datac(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\Data_Memory_Module|Memory~71_q ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~30 .lut_mask = 16'h3120;
defparam \Data_Memory_Module|data_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N27
dffeas \Data_Memory_Module|data_out[29] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[29] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N24
cycloneive_lcell_comb \mux_data|Mux2~0 (
// Equation(s):
// \mux_data|Mux2~0_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [29]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[29]~input_o ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\DATA_IN[29]~input_o ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\Data_Memory_Module|data_out [29]),
	.cin(gnd),
	.combout(\mux_data|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux2~0 .lut_mask = 16'h5404;
defparam \mux_data|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N16
cycloneive_lcell_comb \B_multiplexer|f[29]~34 (
// Equation(s):
// \B_multiplexer|f[29]~34_combout  = (!\B_MUX~input_o  & ((\mux_data|Mux2~0_combout ) # ((\mux_data|Mux31~2_combout  & \B_multiplexer|f[29]~33_combout ))))

	.dataa(\B_MUX~input_o ),
	.datab(\mux_data|Mux31~2_combout ),
	.datac(\B_multiplexer|f[29]~33_combout ),
	.datad(\mux_data|Mux2~0_combout ),
	.cin(gnd),
	.combout(\B_multiplexer|f[29]~34_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[29]~34 .lut_mask = 16'h5540;
defparam \B_multiplexer|f[29]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y42_N17
dffeas \B_register|Q[29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[29]~34_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[29] .is_wysiwyg = "true";
defparam \B_register|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N4
cycloneive_lcell_comb \im_mux2_component|Mux2~0 (
// Equation(s):
// \im_mux2_component|Mux2~0_combout  = (!\IM_MUX2[0]~input_o  & (!\IM_MUX2[1]~input_o  & \B_register|Q [29]))

	.dataa(gnd),
	.datab(\IM_MUX2[0]~input_o ),
	.datac(\IM_MUX2[1]~input_o ),
	.datad(\B_register|Q [29]),
	.cin(gnd),
	.combout(\im_mux2_component|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux2~0 .lut_mask = 16'h0300;
defparam \im_mux2_component|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N6
cycloneive_lcell_comb \alu_component|mux1|Mux29~3 (
// Equation(s):
// \alu_component|mux1|Mux29~3_combout  = (\im_mux2_component|Mux2~0_combout  & ((\alu_component|mux1|Mux29~2_combout ) # ((\ALU_Op[0]~input_o )))) # (!\im_mux2_component|Mux2~0_combout  & (((\ALU_Op[0]~input_o  & \im_mux1_component|f[29]~28_combout ))))

	.dataa(\alu_component|mux1|Mux29~2_combout ),
	.datab(\im_mux2_component|Mux2~0_combout ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\im_mux1_component|f[29]~28_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux29~3 .lut_mask = 16'hF8C8;
defparam \alu_component|mux1|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N24
cycloneive_lcell_comb \alu_component|mux1|Mux29~1 (
// Equation(s):
// \alu_component|mux1|Mux29~1_combout  = (\ALU_Op[0]~input_o  & (\im_mux1_component|f[30]~29_combout )) # (!\ALU_Op[0]~input_o  & ((\im_mux1_component|f[28]~27_combout )))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\im_mux1_component|f[30]~29_combout ),
	.datac(gnd),
	.datad(\im_mux1_component|f[28]~27_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux29~1 .lut_mask = 16'hDD88;
defparam \alu_component|mux1|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N12
cycloneive_lcell_comb \alu_component|mux1|Mux29~4 (
// Equation(s):
// \alu_component|mux1|Mux29~4_combout  = (!\ALU_Op[1]~input_o  & ((\ALU_Op[2]~input_o  & ((\alu_component|mux1|Mux29~1_combout ))) # (!\ALU_Op[2]~input_o  & (\alu_component|mux1|Mux29~3_combout ))))

	.dataa(\alu_component|mux1|Mux29~3_combout ),
	.datab(\ALU_Op[2]~input_o ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\alu_component|mux1|Mux29~1_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux29~4 .lut_mask = 16'h0E02;
defparam \alu_component|mux1|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N20
cycloneive_lcell_comb \mux_data|Mux2~1 (
// Equation(s):
// \mux_data|Mux2~1_combout  = (\mux_data|Mux2~0_combout ) # ((\mux_data|Mux31~2_combout  & ((\alu_component|mux1|Mux29~4_combout ) # (\alu_component|mux1|Mux29~0_combout ))))

	.dataa(\alu_component|mux1|Mux29~4_combout ),
	.datab(\alu_component|mux1|Mux29~0_combout ),
	.datac(\mux_data|Mux31~2_combout ),
	.datad(\mux_data|Mux2~0_combout ),
	.cin(gnd),
	.combout(\mux_data|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux2~1 .lut_mask = 16'hFFE0;
defparam \mux_data|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N6
cycloneive_lcell_comb \A_multiplexer|f[29]~32 (
// Equation(s):
// \A_multiplexer|f[29]~32_combout  = (!\A_MUX~input_o  & \mux_data|Mux2~1_combout )

	.dataa(gnd),
	.datab(\A_MUX~input_o ),
	.datac(gnd),
	.datad(\mux_data|Mux2~1_combout ),
	.cin(gnd),
	.combout(\A_multiplexer|f[29]~32_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[29]~32 .lut_mask = 16'h3300;
defparam \A_multiplexer|f[29]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y42_N7
dffeas \A_register|Q[29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_multiplexer|f[29]~32_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[29] .is_wysiwyg = "true";
defparam \A_register|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N2
cycloneive_lcell_comb \im_mux1_component|f[29]~28 (
// Equation(s):
// \im_mux1_component|f[29]~28_combout  = (\IM_MUX1~input_o  & ((\ir_register|Q [13]))) # (!\IM_MUX1~input_o  & (\A_register|Q [29]))

	.dataa(\A_register|Q [29]),
	.datab(gnd),
	.datac(\ir_register|Q [13]),
	.datad(\IM_MUX1~input_o ),
	.cin(gnd),
	.combout(\im_mux1_component|f[29]~28_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[29]~28 .lut_mask = 16'hF0AA;
defparam \im_mux1_component|f[29]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N12
cycloneive_lcell_comb \alu_component|and1|result[28] (
// Equation(s):
// \alu_component|and1|result [28] = (\im_mux2_component|Mux3~0_combout  & ((\IM_MUX1~input_o  & ((\ir_register|Q [12]))) # (!\IM_MUX1~input_o  & (\A_register|Q [28]))))

	.dataa(\A_register|Q [28]),
	.datab(\ir_register|Q [12]),
	.datac(\IM_MUX1~input_o ),
	.datad(\im_mux2_component|Mux3~0_combout ),
	.cin(gnd),
	.combout(\alu_component|and1|result [28]),
	.cout());
// synopsys translate_off
defparam \alu_component|and1|result[28] .lut_mask = 16'hCA00;
defparam \alu_component|and1|result[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N14
cycloneive_lcell_comb \alu_component|mux1|Mux28~0 (
// Equation(s):
// \alu_component|mux1|Mux28~0_combout  = (\ALU_Op[2]~input_o  & ((\im_mux1_component|f[27]~26_combout ) # ((\ALU_Op[0]~input_o )))) # (!\ALU_Op[2]~input_o  & (((!\ALU_Op[0]~input_o  & \alu_component|and1|result [28]))))

	.dataa(\im_mux1_component|f[27]~26_combout ),
	.datab(\ALU_Op[2]~input_o ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\alu_component|and1|result [28]),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux28~0 .lut_mask = 16'hCBC8;
defparam \alu_component|mux1|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N22
cycloneive_lcell_comb \alu_component|or1|result[28] (
// Equation(s):
// \alu_component|or1|result [28] = (\im_mux1_component|f[28]~27_combout ) # ((!\IM_MUX2[0]~input_o  & (\B_register|Q [28] & !\IM_MUX2[1]~input_o )))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\B_register|Q [28]),
	.datac(\IM_MUX2[1]~input_o ),
	.datad(\im_mux1_component|f[28]~27_combout ),
	.cin(gnd),
	.combout(\alu_component|or1|result [28]),
	.cout());
// synopsys translate_off
defparam \alu_component|or1|result[28] .lut_mask = 16'hFF04;
defparam \alu_component|or1|result[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N0
cycloneive_lcell_comb \alu_component|mux1|Mux28~1 (
// Equation(s):
// \alu_component|mux1|Mux28~1_combout  = (\alu_component|mux1|Mux28~0_combout  & ((\im_mux1_component|f[29]~28_combout ) # ((!\ALU_Op[0]~input_o )))) # (!\alu_component|mux1|Mux28~0_combout  & (((\ALU_Op[0]~input_o  & \alu_component|or1|result [28]))))

	.dataa(\im_mux1_component|f[29]~28_combout ),
	.datab(\alu_component|mux1|Mux28~0_combout ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\alu_component|or1|result [28]),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux28~1 .lut_mask = 16'hBC8C;
defparam \alu_component|mux1|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N0
cycloneive_lcell_comb \alu_component|adder1|s8|p1|s (
// Equation(s):
// \alu_component|adder1|s8|p1|s~combout  = \ALU_Op[2]~input_o  $ (\im_mux1_component|f[28]~27_combout  $ (\im_mux2_component|Mux3~0_combout  $ (\alu_component|adder1|s7|p4|cout~0_combout )))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\im_mux1_component|f[28]~27_combout ),
	.datac(\im_mux2_component|Mux3~0_combout ),
	.datad(\alu_component|adder1|s7|p4|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s8|p1|s~combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s8|p1|s .lut_mask = 16'h6996;
defparam \alu_component|adder1|s8|p1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N18
cycloneive_lcell_comb \alu_component|mux1|Mux28~2 (
// Equation(s):
// \alu_component|mux1|Mux28~2_combout  = (\ALU_Op[1]~input_o  & ((\alu_component|adder1|s8|p1|s~combout ))) # (!\ALU_Op[1]~input_o  & (\alu_component|mux1|Mux28~1_combout ))

	.dataa(gnd),
	.datab(\alu_component|mux1|Mux28~1_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\alu_component|adder1|s8|p1|s~combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux28~2 .lut_mask = 16'hFC0C;
defparam \alu_component|mux1|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N26
cycloneive_lcell_comb \B_multiplexer|f[28]~32 (
// Equation(s):
// \B_multiplexer|f[28]~32_combout  = (!\B_MUX~input_o  & ((\mux_data|Mux3~2_combout ) # ((\mux_data|Mux31~2_combout  & \alu_component|mux1|Mux28~2_combout ))))

	.dataa(\mux_data|Mux31~2_combout ),
	.datab(\alu_component|mux1|Mux28~2_combout ),
	.datac(\B_MUX~input_o ),
	.datad(\mux_data|Mux3~2_combout ),
	.cin(gnd),
	.combout(\B_multiplexer|f[28]~32_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[28]~32 .lut_mask = 16'h0F08;
defparam \B_multiplexer|f[28]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y42_N27
dffeas \B_register|Q[28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[28]~32_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[28] .is_wysiwyg = "true";
defparam \B_register|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N26
cycloneive_lcell_comb \Data_memory_multiplexer|f[28]~28 (
// Equation(s):
// \Data_memory_multiplexer|f[28]~28_combout  = (\REG_Mux~input_o  & ((\B_register|Q [28]))) # (!\REG_Mux~input_o  & (\A_register|Q [28]))

	.dataa(\A_register|Q [28]),
	.datab(gnd),
	.datac(\REG_Mux~input_o ),
	.datad(\B_register|Q [28]),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[28]~28 .lut_mask = 16'hFA0A;
defparam \Data_memory_multiplexer|f[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N18
cycloneive_lcell_comb \Data_Memory_Module|Memory~70feeder (
// Equation(s):
// \Data_Memory_Module|Memory~70feeder_combout  = \Data_memory_multiplexer|f[28]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Data_memory_multiplexer|f[28]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Memory_Module|Memory~70feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|Memory~70feeder .lut_mask = 16'hF0F0;
defparam \Data_Memory_Module|Memory~70feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y40_N19
dffeas \Data_Memory_Module|Memory~70 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|Memory~70feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~70 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N4
cycloneive_lcell_comb \Data_Memory_Module|data_out~29 (
// Equation(s):
// \Data_Memory_Module|data_out~29_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & (\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a28 )) # (!\Data_Memory_Module|Memory~41_q  & 
// ((\Data_Memory_Module|Memory~70_q )))))

	.dataa(\Data_Memory_Module|Memory~41_q ),
	.datab(\Data_Memory_Module|data_out[16]~0_combout ),
	.datac(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\Data_Memory_Module|Memory~70_q ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~29 .lut_mask = 16'h3120;
defparam \Data_Memory_Module|data_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y40_N5
dffeas \Data_Memory_Module|data_out[28] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[28] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N14
cycloneive_lcell_comb \mux_data|Mux3~2 (
// Equation(s):
// \mux_data|Mux3~2_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [28]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[28]~input_o ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\DATA_IN[28]~input_o ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\Data_Memory_Module|data_out [28]),
	.cin(gnd),
	.combout(\mux_data|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux3~2 .lut_mask = 16'h5404;
defparam \mux_data|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N12
cycloneive_lcell_comb \A_multiplexer|f[28]~31 (
// Equation(s):
// \A_multiplexer|f[28]~31_combout  = (!\A_MUX~input_o  & ((\mux_data|Mux3~2_combout ) # ((\mux_data|Mux31~2_combout  & \alu_component|mux1|Mux28~2_combout ))))

	.dataa(\A_MUX~input_o ),
	.datab(\mux_data|Mux31~2_combout ),
	.datac(\mux_data|Mux3~2_combout ),
	.datad(\alu_component|mux1|Mux28~2_combout ),
	.cin(gnd),
	.combout(\A_multiplexer|f[28]~31_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[28]~31 .lut_mask = 16'h5450;
defparam \A_multiplexer|f[28]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y42_N13
dffeas \A_register|Q[28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_multiplexer|f[28]~31_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[28] .is_wysiwyg = "true";
defparam \A_register|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N0
cycloneive_lcell_comb \im_mux1_component|f[28]~27 (
// Equation(s):
// \im_mux1_component|f[28]~27_combout  = (\IM_MUX1~input_o  & (\ir_register|Q [12])) # (!\IM_MUX1~input_o  & ((\A_register|Q [28])))

	.dataa(gnd),
	.datab(\ir_register|Q [12]),
	.datac(\IM_MUX1~input_o ),
	.datad(\A_register|Q [28]),
	.cin(gnd),
	.combout(\im_mux1_component|f[28]~27_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[28]~27 .lut_mask = 16'hCFC0;
defparam \im_mux1_component|f[28]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N22
cycloneive_lcell_comb \alu_component|mux1|Mux27~0 (
// Equation(s):
// \alu_component|mux1|Mux27~0_combout  = (\ALU_Op[0]~input_o  & (\im_mux1_component|f[28]~27_combout )) # (!\ALU_Op[0]~input_o  & ((\im_mux1_component|f[26]~25_combout )))

	.dataa(gnd),
	.datab(\im_mux1_component|f[28]~27_combout ),
	.datac(\im_mux1_component|f[26]~25_combout ),
	.datad(\ALU_Op[0]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux27~0 .lut_mask = 16'hCCF0;
defparam \alu_component|mux1|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N6
cycloneive_lcell_comb \alu_component|mux1|Mux27~1 (
// Equation(s):
// \alu_component|mux1|Mux27~1_combout  = \im_mux1_component|f[27]~26_combout  $ (((\ALU_Op[1]~input_o  & \alu_component|adder1|s7|p3|cout~0_combout )))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\im_mux1_component|f[27]~26_combout ),
	.datac(\alu_component|adder1|s7|p3|cout~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux27~1 .lut_mask = 16'h6C6C;
defparam \alu_component|mux1|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N12
cycloneive_lcell_comb \alu_component|mux1|Mux27~2 (
// Equation(s):
// \alu_component|mux1|Mux27~2_combout  = (\ALU_Op[1]~input_o  & (\im_mux2_component|Mux4~0_combout  $ (((\alu_component|mux1|Mux27~1_combout ))))) # (!\ALU_Op[1]~input_o  & ((\im_mux2_component|Mux4~0_combout  & ((\ALU_Op[0]~input_o ) # 
// (\alu_component|mux1|Mux27~1_combout ))) # (!\im_mux2_component|Mux4~0_combout  & (\ALU_Op[0]~input_o  & \alu_component|mux1|Mux27~1_combout ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\im_mux2_component|Mux4~0_combout ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\alu_component|mux1|Mux27~1_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux27~2 .lut_mask = 16'h76C8;
defparam \alu_component|mux1|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N14
cycloneive_lcell_comb \alu_component|mux1|Mux27~3 (
// Equation(s):
// \alu_component|mux1|Mux27~3_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & ((!\alu_component|mux1|Mux27~2_combout ))) # (!\ALU_Op[1]~input_o  & (\alu_component|mux1|Mux27~0_combout )))) # (!\ALU_Op[2]~input_o  & 
// (((\alu_component|mux1|Mux27~2_combout ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\ALU_Op[2]~input_o ),
	.datac(\alu_component|mux1|Mux27~0_combout ),
	.datad(\alu_component|mux1|Mux27~2_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux27~3 .lut_mask = 16'h73C8;
defparam \alu_component|mux1|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N22
cycloneive_lcell_comb \B_multiplexer|f[27]~31 (
// Equation(s):
// \B_multiplexer|f[27]~31_combout  = (!\B_MUX~input_o  & ((\mux_data|Mux4~2_combout ) # ((\mux_data|Mux31~2_combout  & \alu_component|mux1|Mux27~3_combout ))))

	.dataa(\B_MUX~input_o ),
	.datab(\mux_data|Mux31~2_combout ),
	.datac(\alu_component|mux1|Mux27~3_combout ),
	.datad(\mux_data|Mux4~2_combout ),
	.cin(gnd),
	.combout(\B_multiplexer|f[27]~31_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[27]~31 .lut_mask = 16'h5540;
defparam \B_multiplexer|f[27]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y39_N23
dffeas \B_register|Q[27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[27]~31_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[27] .is_wysiwyg = "true";
defparam \B_register|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N18
cycloneive_lcell_comb \Data_memory_multiplexer|f[27]~27 (
// Equation(s):
// \Data_memory_multiplexer|f[27]~27_combout  = (\REG_Mux~input_o  & (\B_register|Q [27])) # (!\REG_Mux~input_o  & ((\A_register|Q [27])))

	.dataa(\REG_Mux~input_o ),
	.datab(gnd),
	.datac(\B_register|Q [27]),
	.datad(\A_register|Q [27]),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[27]~27 .lut_mask = 16'hF5A0;
defparam \Data_memory_multiplexer|f[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N24
cycloneive_lcell_comb \Data_Memory_Module|Memory~68feeder (
// Equation(s):
// \Data_Memory_Module|Memory~68feeder_combout  = \Data_memory_multiplexer|f[26]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_memory_multiplexer|f[26]~26_combout ),
	.cin(gnd),
	.combout(\Data_Memory_Module|Memory~68feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|Memory~68feeder .lut_mask = 16'hFF00;
defparam \Data_Memory_Module|Memory~68feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N25
dffeas \Data_Memory_Module|Memory~68 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|Memory~68feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~68 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N0
cycloneive_lcell_comb \Data_Memory_Module|data_out~27 (
// Equation(s):
// \Data_Memory_Module|data_out~27_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & (\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a26 )) # (!\Data_Memory_Module|Memory~41_q  & 
// ((\Data_Memory_Module|Memory~68_q )))))

	.dataa(\Data_Memory_Module|Memory~41_q ),
	.datab(\Data_Memory_Module|data_out[16]~0_combout ),
	.datac(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\Data_Memory_Module|Memory~68_q ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~27 .lut_mask = 16'h3120;
defparam \Data_Memory_Module|data_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N1
dffeas \Data_Memory_Module|data_out[26] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[26] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N12
cycloneive_lcell_comb \B_multiplexer|f[26]~29 (
// Equation(s):
// \B_multiplexer|f[26]~29_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [26]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[26]~input_o ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\DATA_Mux[0]~input_o ),
	.datac(\DATA_IN[26]~input_o ),
	.datad(\Data_Memory_Module|data_out [26]),
	.cin(gnd),
	.combout(\B_multiplexer|f[26]~29_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[26]~29 .lut_mask = 16'h5410;
defparam \B_multiplexer|f[26]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N16
cycloneive_lcell_comb \B_multiplexer|f[26]~30 (
// Equation(s):
// \B_multiplexer|f[26]~30_combout  = (!\B_MUX~input_o  & ((\B_multiplexer|f[26]~29_combout ) # ((\mux_data|Mux31~2_combout  & \alu_component|mux1|Mux26~2_combout ))))

	.dataa(\mux_data|Mux31~2_combout ),
	.datab(\B_MUX~input_o ),
	.datac(\alu_component|mux1|Mux26~2_combout ),
	.datad(\B_multiplexer|f[26]~29_combout ),
	.cin(gnd),
	.combout(\B_multiplexer|f[26]~30_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[26]~30 .lut_mask = 16'h3320;
defparam \B_multiplexer|f[26]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y41_N17
dffeas \B_register|Q[26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[26]~30_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[26] .is_wysiwyg = "true";
defparam \B_register|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N4
cycloneive_lcell_comb \im_mux2_component|Mux5~0 (
// Equation(s):
// \im_mux2_component|Mux5~0_combout  = (!\IM_MUX2[1]~input_o  & (!\IM_MUX2[0]~input_o  & \B_register|Q [26]))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(\IM_MUX2[0]~input_o ),
	.datac(gnd),
	.datad(\B_register|Q [26]),
	.cin(gnd),
	.combout(\im_mux2_component|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux5~0 .lut_mask = 16'h1100;
defparam \im_mux2_component|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N20
cycloneive_lcell_comb \alu_component|mux1|Mux26~0 (
// Equation(s):
// \alu_component|mux1|Mux26~0_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[0]~input_o  & (\im_mux1_component|f[27]~26_combout )) # (!\ALU_Op[0]~input_o  & ((\im_mux1_component|f[25]~24_combout ))))) # (!\ALU_Op[2]~input_o  & (((\ALU_Op[0]~input_o ))))

	.dataa(\im_mux1_component|f[27]~26_combout ),
	.datab(\ALU_Op[2]~input_o ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\im_mux1_component|f[25]~24_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux26~0 .lut_mask = 16'hBCB0;
defparam \alu_component|mux1|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N26
cycloneive_lcell_comb \alu_component|mux1|Mux26~1 (
// Equation(s):
// \alu_component|mux1|Mux26~1_combout  = (\im_mux2_component|Mux5~0_combout  & ((\alu_component|mux1|Mux26~0_combout ) # ((!\ALU_Op[2]~input_o  & \im_mux1_component|f[26]~25_combout )))) # (!\im_mux2_component|Mux5~0_combout  & 
// (\alu_component|mux1|Mux26~0_combout  & ((\ALU_Op[2]~input_o ) # (\im_mux1_component|f[26]~25_combout ))))

	.dataa(\im_mux2_component|Mux5~0_combout ),
	.datab(\ALU_Op[2]~input_o ),
	.datac(\alu_component|mux1|Mux26~0_combout ),
	.datad(\im_mux1_component|f[26]~25_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux26~1 .lut_mask = 16'hF2E0;
defparam \alu_component|mux1|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N30
cycloneive_lcell_comb \alu_component|adder1|s7|p3|s (
// Equation(s):
// \alu_component|adder1|s7|p3|s~combout  = \ALU_Op[2]~input_o  $ (\im_mux1_component|f[26]~25_combout  $ (\im_mux2_component|Mux5~0_combout  $ (\alu_component|adder1|s7|p2|cout~0_combout )))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\im_mux1_component|f[26]~25_combout ),
	.datac(\im_mux2_component|Mux5~0_combout ),
	.datad(\alu_component|adder1|s7|p2|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s7|p3|s~combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s7|p3|s .lut_mask = 16'h6996;
defparam \alu_component|adder1|s7|p3|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N10
cycloneive_lcell_comb \alu_component|mux1|Mux26~2 (
// Equation(s):
// \alu_component|mux1|Mux26~2_combout  = (\ALU_Op[1]~input_o  & ((\alu_component|adder1|s7|p3|s~combout ))) # (!\ALU_Op[1]~input_o  & (\alu_component|mux1|Mux26~1_combout ))

	.dataa(\alu_component|mux1|Mux26~1_combout ),
	.datab(gnd),
	.datac(\alu_component|adder1|s7|p3|s~combout ),
	.datad(\ALU_Op[1]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux26~2 .lut_mask = 16'hF0AA;
defparam \alu_component|mux1|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N20
cycloneive_lcell_comb \mux_data|Mux5~2 (
// Equation(s):
// \mux_data|Mux5~2_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [26]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[26]~input_o ))))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_IN[26]~input_o ),
	.datac(\DATA_Mux[1]~input_o ),
	.datad(\Data_Memory_Module|data_out [26]),
	.cin(gnd),
	.combout(\mux_data|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux5~2 .lut_mask = 16'h0E04;
defparam \mux_data|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N8
cycloneive_lcell_comb \A_multiplexer|f[26]~29 (
// Equation(s):
// \A_multiplexer|f[26]~29_combout  = (!\A_MUX~input_o  & ((\mux_data|Mux5~2_combout ) # ((\mux_data|Mux31~2_combout  & \alu_component|mux1|Mux26~2_combout ))))

	.dataa(\mux_data|Mux31~2_combout ),
	.datab(\A_MUX~input_o ),
	.datac(\alu_component|mux1|Mux26~2_combout ),
	.datad(\mux_data|Mux5~2_combout ),
	.cin(gnd),
	.combout(\A_multiplexer|f[26]~29_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[26]~29 .lut_mask = 16'h3320;
defparam \A_multiplexer|f[26]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y41_N9
dffeas \A_register|Q[26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_multiplexer|f[26]~29_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[26] .is_wysiwyg = "true";
defparam \A_register|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N22
cycloneive_lcell_comb \im_mux1_component|f[26]~25 (
// Equation(s):
// \im_mux1_component|f[26]~25_combout  = (\IM_MUX1~input_o  & (\ir_register|Q [10])) # (!\IM_MUX1~input_o  & ((\A_register|Q [26])))

	.dataa(gnd),
	.datab(\IM_MUX1~input_o ),
	.datac(\ir_register|Q [10]),
	.datad(\A_register|Q [26]),
	.cin(gnd),
	.combout(\im_mux1_component|f[26]~25_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[26]~25 .lut_mask = 16'hF3C0;
defparam \im_mux1_component|f[26]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N6
cycloneive_lcell_comb \alu_component|mux1|Mux25~0 (
// Equation(s):
// \alu_component|mux1|Mux25~0_combout  = (\ALU_Op[0]~input_o  & (\im_mux1_component|f[26]~25_combout )) # (!\ALU_Op[0]~input_o  & ((\im_mux1_component|f[24]~23_combout )))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\im_mux1_component|f[26]~25_combout ),
	.datac(\im_mux1_component|f[24]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux25~0 .lut_mask = 16'hD8D8;
defparam \alu_component|mux1|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N28
cycloneive_lcell_comb \alu_component|mux1|Mux25~1 (
// Equation(s):
// \alu_component|mux1|Mux25~1_combout  = \im_mux1_component|f[25]~24_combout  $ (((\ALU_Op[1]~input_o  & \alu_component|adder1|s7|p1|cout~0_combout )))

	.dataa(\im_mux1_component|f[25]~24_combout ),
	.datab(gnd),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\alu_component|adder1|s7|p1|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux25~1 .lut_mask = 16'h5AAA;
defparam \alu_component|mux1|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N2
cycloneive_lcell_comb \alu_component|mux1|Mux25~2 (
// Equation(s):
// \alu_component|mux1|Mux25~2_combout  = (\im_mux2_component|Mux6~0_combout  & ((\ALU_Op[1]~input_o  & ((!\alu_component|mux1|Mux25~1_combout ))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o ) # (\alu_component|mux1|Mux25~1_combout ))))) # 
// (!\im_mux2_component|Mux6~0_combout  & (\alu_component|mux1|Mux25~1_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\im_mux2_component|Mux6~0_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\alu_component|mux1|Mux25~1_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux25~2 .lut_mask = 16'h3EC8;
defparam \alu_component|mux1|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N4
cycloneive_lcell_comb \alu_component|mux1|Mux25~3 (
// Equation(s):
// \alu_component|mux1|Mux25~3_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & ((!\alu_component|mux1|Mux25~2_combout ))) # (!\ALU_Op[1]~input_o  & (\alu_component|mux1|Mux25~0_combout )))) # (!\ALU_Op[2]~input_o  & 
// (((\alu_component|mux1|Mux25~2_combout ))))

	.dataa(\alu_component|mux1|Mux25~0_combout ),
	.datab(\ALU_Op[2]~input_o ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\alu_component|mux1|Mux25~2_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux25~3 .lut_mask = 16'h3BC8;
defparam \alu_component|mux1|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N16
cycloneive_lcell_comb \B_multiplexer|f[25]~28 (
// Equation(s):
// \B_multiplexer|f[25]~28_combout  = (!\B_MUX~input_o  & ((\mux_data|Mux6~2_combout ) # ((\mux_data|Mux31~2_combout  & \alu_component|mux1|Mux25~3_combout ))))

	.dataa(\mux_data|Mux31~2_combout ),
	.datab(\B_MUX~input_o ),
	.datac(\alu_component|mux1|Mux25~3_combout ),
	.datad(\mux_data|Mux6~2_combout ),
	.cin(gnd),
	.combout(\B_multiplexer|f[25]~28_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[25]~28 .lut_mask = 16'h3320;
defparam \B_multiplexer|f[25]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y41_N17
dffeas \B_register|Q[25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[25]~28_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[25] .is_wysiwyg = "true";
defparam \B_register|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N24
cycloneive_lcell_comb \Data_memory_multiplexer|f[25]~25 (
// Equation(s):
// \Data_memory_multiplexer|f[25]~25_combout  = (\REG_Mux~input_o  & ((\B_register|Q [25]))) # (!\REG_Mux~input_o  & (\A_register|Q [25]))

	.dataa(\REG_Mux~input_o ),
	.datab(\A_register|Q [25]),
	.datac(gnd),
	.datad(\B_register|Q [25]),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[25]~25 .lut_mask = 16'hEE44;
defparam \Data_memory_multiplexer|f[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y40_N25
dffeas \Data_Memory_Module|Memory~66 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_memory_multiplexer|f[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~66 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N6
cycloneive_lcell_comb \Data_Memory_Module|data_out~25 (
// Equation(s):
// \Data_Memory_Module|data_out~25_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & (\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a24 )) # (!\Data_Memory_Module|Memory~41_q  & 
// ((\Data_Memory_Module|Memory~66_q )))))

	.dataa(\Data_Memory_Module|Memory~41_q ),
	.datab(\Data_Memory_Module|data_out[16]~0_combout ),
	.datac(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\Data_Memory_Module|Memory~66_q ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~25 .lut_mask = 16'h3120;
defparam \Data_Memory_Module|data_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y40_N7
dffeas \Data_Memory_Module|data_out[24] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[24] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N16
cycloneive_lcell_comb \mux_data|Mux7~2 (
// Equation(s):
// \mux_data|Mux7~2_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [24]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[24]~input_o ))))

	.dataa(\DATA_IN[24]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\Data_Memory_Module|data_out [24]),
	.cin(gnd),
	.combout(\mux_data|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux7~2 .lut_mask = 16'h3202;
defparam \mux_data|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N10
cycloneive_lcell_comb \B_multiplexer|f[24]~27 (
// Equation(s):
// \B_multiplexer|f[24]~27_combout  = (!\B_MUX~input_o  & ((\mux_data|Mux7~2_combout ) # ((\mux_data|Mux31~2_combout  & \alu_component|mux1|Mux24~3_combout ))))

	.dataa(\mux_data|Mux31~2_combout ),
	.datab(\B_MUX~input_o ),
	.datac(\alu_component|mux1|Mux24~3_combout ),
	.datad(\mux_data|Mux7~2_combout ),
	.cin(gnd),
	.combout(\B_multiplexer|f[24]~27_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[24]~27 .lut_mask = 16'h3320;
defparam \B_multiplexer|f[24]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y40_N11
dffeas \B_register|Q[24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[24]~27_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[24] .is_wysiwyg = "true";
defparam \B_register|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N24
cycloneive_lcell_comb \Data_memory_multiplexer|f[24]~24 (
// Equation(s):
// \Data_memory_multiplexer|f[24]~24_combout  = (\REG_Mux~input_o  & (\B_register|Q [24])) # (!\REG_Mux~input_o  & ((\A_register|Q [24])))

	.dataa(gnd),
	.datab(\REG_Mux~input_o ),
	.datac(\B_register|Q [24]),
	.datad(\A_register|Q [24]),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[24]~24 .lut_mask = 16'hF3C0;
defparam \Data_memory_multiplexer|f[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N21
dffeas \Data_Memory_Module|Memory~65 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_memory_multiplexer|f[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~65 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N14
cycloneive_lcell_comb \Data_Memory_Module|data_out~24 (
// Equation(s):
// \Data_Memory_Module|data_out~24_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & (\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a23 )) # (!\Data_Memory_Module|Memory~41_q  & 
// ((\Data_Memory_Module|Memory~65_q )))))

	.dataa(\Data_Memory_Module|Memory~41_q ),
	.datab(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\Data_Memory_Module|data_out[16]~0_combout ),
	.datad(\Data_Memory_Module|Memory~65_q ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~24 .lut_mask = 16'h0D08;
defparam \Data_Memory_Module|data_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N15
dffeas \Data_Memory_Module|data_out[23] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[23] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N14
cycloneive_lcell_comb \mux_data|Mux8~2 (
// Equation(s):
// \mux_data|Mux8~2_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [23]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[23]~input_o ))))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_IN[23]~input_o ),
	.datac(\DATA_Mux[1]~input_o ),
	.datad(\Data_Memory_Module|data_out [23]),
	.cin(gnd),
	.combout(\mux_data|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux8~2 .lut_mask = 16'h0E04;
defparam \mux_data|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N12
cycloneive_lcell_comb \B_multiplexer|f[23]~26 (
// Equation(s):
// \B_multiplexer|f[23]~26_combout  = (!\B_MUX~input_o  & ((\mux_data|Mux8~2_combout ) # ((\mux_data|Mux31~2_combout  & \alu_component|mux1|Mux23~3_combout ))))

	.dataa(\mux_data|Mux31~2_combout ),
	.datab(\B_MUX~input_o ),
	.datac(\mux_data|Mux8~2_combout ),
	.datad(\alu_component|mux1|Mux23~3_combout ),
	.cin(gnd),
	.combout(\B_multiplexer|f[23]~26_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[23]~26 .lut_mask = 16'h3230;
defparam \B_multiplexer|f[23]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y41_N13
dffeas \B_register|Q[23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[23]~26_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[23] .is_wysiwyg = "true";
defparam \B_register|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N20
cycloneive_lcell_comb \Data_memory_multiplexer|f[23]~23 (
// Equation(s):
// \Data_memory_multiplexer|f[23]~23_combout  = (\REG_Mux~input_o  & ((\B_register|Q [23]))) # (!\REG_Mux~input_o  & (\A_register|Q [23]))

	.dataa(gnd),
	.datab(\REG_Mux~input_o ),
	.datac(\A_register|Q [23]),
	.datad(\B_register|Q [23]),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[23]~23 .lut_mask = 16'hFC30;
defparam \Data_memory_multiplexer|f[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y40_N25
dffeas \Data_Memory_Module|Memory~64 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_memory_multiplexer|f[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~64 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N14
cycloneive_lcell_comb \Data_Memory_Module|data_out~23 (
// Equation(s):
// \Data_Memory_Module|data_out~23_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & (\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a22 )) # (!\Data_Memory_Module|Memory~41_q  & 
// ((\Data_Memory_Module|Memory~64_q )))))

	.dataa(\Data_Memory_Module|data_out[16]~0_combout ),
	.datab(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\Data_Memory_Module|Memory~41_q ),
	.datad(\Data_Memory_Module|Memory~64_q ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~23 .lut_mask = 16'h4540;
defparam \Data_Memory_Module|data_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y40_N15
dffeas \Data_Memory_Module|data_out[22] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[22] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N6
cycloneive_lcell_comb \B_multiplexer|f[22]~24 (
// Equation(s):
// \B_multiplexer|f[22]~24_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [22]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[22]~input_o ))))

	.dataa(\DATA_IN[22]~input_o ),
	.datab(\DATA_Mux[0]~input_o ),
	.datac(\DATA_Mux[1]~input_o ),
	.datad(\Data_Memory_Module|data_out [22]),
	.cin(gnd),
	.combout(\B_multiplexer|f[22]~24_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[22]~24 .lut_mask = 16'h0E02;
defparam \B_multiplexer|f[22]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N0
cycloneive_lcell_comb \B_multiplexer|f[22]~25 (
// Equation(s):
// \B_multiplexer|f[22]~25_combout  = (!\B_MUX~input_o  & ((\B_multiplexer|f[22]~24_combout ) # ((\mux_data|Mux31~2_combout  & \alu_component|mux1|Mux22~3_combout ))))

	.dataa(\mux_data|Mux31~2_combout ),
	.datab(\B_MUX~input_o ),
	.datac(\alu_component|mux1|Mux22~3_combout ),
	.datad(\B_multiplexer|f[22]~24_combout ),
	.cin(gnd),
	.combout(\B_multiplexer|f[22]~25_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[22]~25 .lut_mask = 16'h3320;
defparam \B_multiplexer|f[22]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y40_N1
dffeas \B_register|Q[22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[22]~25_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[22] .is_wysiwyg = "true";
defparam \B_register|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N26
cycloneive_lcell_comb \Data_memory_multiplexer|f[22]~22 (
// Equation(s):
// \Data_memory_multiplexer|f[22]~22_combout  = (\REG_Mux~input_o  & (\B_register|Q [22])) # (!\REG_Mux~input_o  & ((\A_register|Q [22])))

	.dataa(gnd),
	.datab(\REG_Mux~input_o ),
	.datac(\B_register|Q [22]),
	.datad(\A_register|Q [22]),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[22]~22 .lut_mask = 16'hF3C0;
defparam \Data_memory_multiplexer|f[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N11
dffeas \Data_Memory_Module|Memory~63 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_memory_multiplexer|f[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~63 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N16
cycloneive_lcell_comb \Data_Memory_Module|data_out~22 (
// Equation(s):
// \Data_Memory_Module|data_out~22_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & (\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a21 )) # (!\Data_Memory_Module|Memory~41_q  & 
// ((\Data_Memory_Module|Memory~63_q )))))

	.dataa(\Data_Memory_Module|data_out[16]~0_combout ),
	.datab(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\Data_Memory_Module|Memory~41_q ),
	.datad(\Data_Memory_Module|Memory~63_q ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~22 .lut_mask = 16'h4540;
defparam \Data_Memory_Module|data_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N17
dffeas \Data_Memory_Module|data_out[21] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[21] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N18
cycloneive_lcell_comb \B_multiplexer|f[21]~22 (
// Equation(s):
// \B_multiplexer|f[21]~22_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [21]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[21]~input_o ))))

	.dataa(\DATA_IN[21]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\Data_Memory_Module|data_out [21]),
	.cin(gnd),
	.combout(\B_multiplexer|f[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[21]~22 .lut_mask = 16'h3202;
defparam \B_multiplexer|f[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N30
cycloneive_lcell_comb \B_multiplexer|f[21]~23 (
// Equation(s):
// \B_multiplexer|f[21]~23_combout  = (!\B_MUX~input_o  & ((\B_multiplexer|f[21]~22_combout ) # ((\mux_data|Mux31~2_combout  & \alu_component|mux1|Mux21~3_combout ))))

	.dataa(\B_MUX~input_o ),
	.datab(\mux_data|Mux31~2_combout ),
	.datac(\alu_component|mux1|Mux21~3_combout ),
	.datad(\B_multiplexer|f[21]~22_combout ),
	.cin(gnd),
	.combout(\B_multiplexer|f[21]~23_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[21]~23 .lut_mask = 16'h5540;
defparam \B_multiplexer|f[21]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N31
dffeas \B_register|Q[21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[21]~23_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[21] .is_wysiwyg = "true";
defparam \B_register|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N10
cycloneive_lcell_comb \Data_memory_multiplexer|f[21]~21 (
// Equation(s):
// \Data_memory_multiplexer|f[21]~21_combout  = (\REG_Mux~input_o  & (\B_register|Q [21])) # (!\REG_Mux~input_o  & ((\A_register|Q [21])))

	.dataa(gnd),
	.datab(\REG_Mux~input_o ),
	.datac(\B_register|Q [21]),
	.datad(\A_register|Q [21]),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[21]~21 .lut_mask = 16'hF3C0;
defparam \Data_memory_multiplexer|f[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y40_N11
dffeas \Data_Memory_Module|Memory~67 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_memory_multiplexer|f[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~67 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N8
cycloneive_lcell_comb \Data_Memory_Module|data_out~26 (
// Equation(s):
// \Data_Memory_Module|data_out~26_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & (\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a25 )) # (!\Data_Memory_Module|Memory~41_q  & 
// ((\Data_Memory_Module|Memory~67_q )))))

	.dataa(\Data_Memory_Module|data_out[16]~0_combout ),
	.datab(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\Data_Memory_Module|Memory~41_q ),
	.datad(\Data_Memory_Module|Memory~67_q ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~26 .lut_mask = 16'h4540;
defparam \Data_Memory_Module|data_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y40_N9
dffeas \Data_Memory_Module|data_out[25] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[25] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N2
cycloneive_lcell_comb \mux_data|Mux6~2 (
// Equation(s):
// \mux_data|Mux6~2_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [25]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[25]~input_o ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\DATA_IN[25]~input_o ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\Data_Memory_Module|data_out [25]),
	.cin(gnd),
	.combout(\mux_data|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux6~2 .lut_mask = 16'h5404;
defparam \mux_data|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N8
cycloneive_lcell_comb \A_multiplexer|f[25]~28 (
// Equation(s):
// \A_multiplexer|f[25]~28_combout  = (!\A_MUX~input_o  & ((\mux_data|Mux6~2_combout ) # ((\mux_data|Mux31~2_combout  & \alu_component|mux1|Mux25~3_combout ))))

	.dataa(\mux_data|Mux6~2_combout ),
	.datab(\mux_data|Mux31~2_combout ),
	.datac(\A_MUX~input_o ),
	.datad(\alu_component|mux1|Mux25~3_combout ),
	.cin(gnd),
	.combout(\A_multiplexer|f[25]~28_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[25]~28 .lut_mask = 16'h0E0A;
defparam \A_multiplexer|f[25]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y39_N9
dffeas \A_register|Q[25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_multiplexer|f[25]~28_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[25] .is_wysiwyg = "true";
defparam \A_register|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N30
cycloneive_lcell_comb \im_mux1_component|f[25]~24 (
// Equation(s):
// \im_mux1_component|f[25]~24_combout  = (\IM_MUX1~input_o  & ((\ir_register|Q [9]))) # (!\IM_MUX1~input_o  & (\A_register|Q [25]))

	.dataa(\IM_MUX1~input_o ),
	.datab(gnd),
	.datac(\A_register|Q [25]),
	.datad(\ir_register|Q [9]),
	.cin(gnd),
	.combout(\im_mux1_component|f[25]~24_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[25]~24 .lut_mask = 16'hFA50;
defparam \im_mux1_component|f[25]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N8
cycloneive_lcell_comb \alu_component|mux1|Mux24~0 (
// Equation(s):
// \alu_component|mux1|Mux24~0_combout  = (\ALU_Op[0]~input_o  & ((\im_mux1_component|f[25]~24_combout ))) # (!\ALU_Op[0]~input_o  & (\im_mux1_component|f[23]~22_combout ))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\im_mux1_component|f[23]~22_combout ),
	.datac(gnd),
	.datad(\im_mux1_component|f[25]~24_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux24~0 .lut_mask = 16'hEE44;
defparam \alu_component|mux1|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N18
cycloneive_lcell_comb \alu_component|mux1|Mux24~1 (
// Equation(s):
// \alu_component|mux1|Mux24~1_combout  = \im_mux1_component|f[24]~23_combout  $ (((\ALU_Op[1]~input_o  & \alu_component|adder1|s6|p4|cout~0_combout )))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\im_mux1_component|f[24]~23_combout ),
	.datac(\alu_component|adder1|s6|p4|cout~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux24~1 .lut_mask = 16'h6C6C;
defparam \alu_component|mux1|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N24
cycloneive_lcell_comb \alu_component|mux1|Mux24~2 (
// Equation(s):
// \alu_component|mux1|Mux24~2_combout  = (\im_mux2_component|Mux7~0_combout  & ((\ALU_Op[1]~input_o  & ((!\alu_component|mux1|Mux24~1_combout ))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o ) # (\alu_component|mux1|Mux24~1_combout ))))) # 
// (!\im_mux2_component|Mux7~0_combout  & (\alu_component|mux1|Mux24~1_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\im_mux2_component|Mux7~0_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\alu_component|mux1|Mux24~1_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux24~2 .lut_mask = 16'h3EC8;
defparam \alu_component|mux1|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N30
cycloneive_lcell_comb \alu_component|mux1|Mux24~3 (
// Equation(s):
// \alu_component|mux1|Mux24~3_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & ((!\alu_component|mux1|Mux24~2_combout ))) # (!\ALU_Op[1]~input_o  & (\alu_component|mux1|Mux24~0_combout )))) # (!\ALU_Op[2]~input_o  & 
// (((\alu_component|mux1|Mux24~2_combout ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\alu_component|mux1|Mux24~0_combout ),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\alu_component|mux1|Mux24~2_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux24~3 .lut_mask = 16'h4FE0;
defparam \alu_component|mux1|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N0
cycloneive_lcell_comb \A_multiplexer|f[24]~26 (
// Equation(s):
// \A_multiplexer|f[24]~26_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [24]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[24]~input_o ))))

	.dataa(\DATA_IN[24]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\Data_Memory_Module|data_out [24]),
	.cin(gnd),
	.combout(\A_multiplexer|f[24]~26_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[24]~26 .lut_mask = 16'h3202;
defparam \A_multiplexer|f[24]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N12
cycloneive_lcell_comb \A_multiplexer|f[24]~27 (
// Equation(s):
// \A_multiplexer|f[24]~27_combout  = (!\A_MUX~input_o  & ((\A_multiplexer|f[24]~26_combout ) # ((\mux_data|Mux31~2_combout  & \alu_component|mux1|Mux24~3_combout ))))

	.dataa(\mux_data|Mux31~2_combout ),
	.datab(\A_MUX~input_o ),
	.datac(\alu_component|mux1|Mux24~3_combout ),
	.datad(\A_multiplexer|f[24]~26_combout ),
	.cin(gnd),
	.combout(\A_multiplexer|f[24]~27_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[24]~27 .lut_mask = 16'h3320;
defparam \A_multiplexer|f[24]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y41_N13
dffeas \A_register|Q[24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_multiplexer|f[24]~27_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[24] .is_wysiwyg = "true";
defparam \A_register|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N8
cycloneive_lcell_comb \im_mux1_component|f[24]~23 (
// Equation(s):
// \im_mux1_component|f[24]~23_combout  = (\IM_MUX1~input_o  & ((\ir_register|Q [8]))) # (!\IM_MUX1~input_o  & (\A_register|Q [24]))

	.dataa(\A_register|Q [24]),
	.datab(\IM_MUX1~input_o ),
	.datac(gnd),
	.datad(\ir_register|Q [8]),
	.cin(gnd),
	.combout(\im_mux1_component|f[24]~23_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[24]~23 .lut_mask = 16'hEE22;
defparam \im_mux1_component|f[24]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N10
cycloneive_lcell_comb \alu_component|mux1|Mux23~0 (
// Equation(s):
// \alu_component|mux1|Mux23~0_combout  = (\ALU_Op[0]~input_o  & (\im_mux1_component|f[24]~23_combout )) # (!\ALU_Op[0]~input_o  & ((\im_mux1_component|f[22]~21_combout )))

	.dataa(gnd),
	.datab(\im_mux1_component|f[24]~23_combout ),
	.datac(\im_mux1_component|f[22]~21_combout ),
	.datad(\ALU_Op[0]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux23~0 .lut_mask = 16'hCCF0;
defparam \alu_component|mux1|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N18
cycloneive_lcell_comb \alu_component|mux1|Mux23~1 (
// Equation(s):
// \alu_component|mux1|Mux23~1_combout  = \im_mux1_component|f[23]~22_combout  $ (((\ALU_Op[1]~input_o  & \alu_component|adder1|s6|p3|cout~0_combout )))

	.dataa(gnd),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\alu_component|adder1|s6|p3|cout~0_combout ),
	.datad(\im_mux1_component|f[23]~22_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux23~1 .lut_mask = 16'h3FC0;
defparam \alu_component|mux1|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N20
cycloneive_lcell_comb \alu_component|mux1|Mux23~2 (
// Equation(s):
// \alu_component|mux1|Mux23~2_combout  = (\im_mux2_component|Mux8~0_combout  & ((\ALU_Op[1]~input_o  & ((!\alu_component|mux1|Mux23~1_combout ))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o ) # (\alu_component|mux1|Mux23~1_combout ))))) # 
// (!\im_mux2_component|Mux8~0_combout  & (\alu_component|mux1|Mux23~1_combout  & ((\ALU_Op[1]~input_o ) # (\ALU_Op[0]~input_o ))))

	.dataa(\im_mux2_component|Mux8~0_combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\alu_component|mux1|Mux23~1_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux23~2 .lut_mask = 16'h76A8;
defparam \alu_component|mux1|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N26
cycloneive_lcell_comb \alu_component|mux1|Mux23~3 (
// Equation(s):
// \alu_component|mux1|Mux23~3_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & ((!\alu_component|mux1|Mux23~2_combout ))) # (!\ALU_Op[1]~input_o  & (\alu_component|mux1|Mux23~0_combout )))) # (!\ALU_Op[2]~input_o  & 
// (((\alu_component|mux1|Mux23~2_combout ))))

	.dataa(\alu_component|mux1|Mux23~0_combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\alu_component|mux1|Mux23~2_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux23~3 .lut_mask = 16'h2FE0;
defparam \alu_component|mux1|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N28
cycloneive_lcell_comb \A_multiplexer|f[23]~24 (
// Equation(s):
// \A_multiplexer|f[23]~24_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [23]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[23]~input_o ))))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_IN[23]~input_o ),
	.datac(\DATA_Mux[1]~input_o ),
	.datad(\Data_Memory_Module|data_out [23]),
	.cin(gnd),
	.combout(\A_multiplexer|f[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[23]~24 .lut_mask = 16'h0E04;
defparam \A_multiplexer|f[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N30
cycloneive_lcell_comb \A_multiplexer|f[23]~25 (
// Equation(s):
// \A_multiplexer|f[23]~25_combout  = (!\A_MUX~input_o  & ((\A_multiplexer|f[23]~24_combout ) # ((\mux_data|Mux31~2_combout  & \alu_component|mux1|Mux23~3_combout ))))

	.dataa(\A_MUX~input_o ),
	.datab(\mux_data|Mux31~2_combout ),
	.datac(\alu_component|mux1|Mux23~3_combout ),
	.datad(\A_multiplexer|f[23]~24_combout ),
	.cin(gnd),
	.combout(\A_multiplexer|f[23]~25_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[23]~25 .lut_mask = 16'h5540;
defparam \A_multiplexer|f[23]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y41_N31
dffeas \A_register|Q[23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_multiplexer|f[23]~25_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[23] .is_wysiwyg = "true";
defparam \A_register|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N16
cycloneive_lcell_comb \im_mux1_component|f[23]~22 (
// Equation(s):
// \im_mux1_component|f[23]~22_combout  = (\IM_MUX1~input_o  & ((\ir_register|Q [7]))) # (!\IM_MUX1~input_o  & (\A_register|Q [23]))

	.dataa(\A_register|Q [23]),
	.datab(\IM_MUX1~input_o ),
	.datac(\ir_register|Q [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\im_mux1_component|f[23]~22_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[23]~22 .lut_mask = 16'hE2E2;
defparam \im_mux1_component|f[23]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N18
cycloneive_lcell_comb \alu_component|mux1|Mux22~0 (
// Equation(s):
// \alu_component|mux1|Mux22~0_combout  = (\ALU_Op[0]~input_o  & ((\im_mux1_component|f[23]~22_combout ))) # (!\ALU_Op[0]~input_o  & (\im_mux1_component|f[21]~20_combout ))

	.dataa(\im_mux1_component|f[21]~20_combout ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(gnd),
	.datad(\im_mux1_component|f[23]~22_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux22~0 .lut_mask = 16'hEE22;
defparam \alu_component|mux1|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N12
cycloneive_lcell_comb \alu_component|mux1|Mux22~1 (
// Equation(s):
// \alu_component|mux1|Mux22~1_combout  = \im_mux1_component|f[22]~21_combout  $ (((\ALU_Op[1]~input_o  & \alu_component|adder1|s6|p2|cout~0_combout )))

	.dataa(gnd),
	.datab(\im_mux1_component|f[22]~21_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\alu_component|adder1|s6|p2|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux22~1 .lut_mask = 16'h3CCC;
defparam \alu_component|mux1|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N22
cycloneive_lcell_comb \alu_component|mux1|Mux22~2 (
// Equation(s):
// \alu_component|mux1|Mux22~2_combout  = (\im_mux2_component|Mux9~0_combout  & ((\ALU_Op[1]~input_o  & ((!\alu_component|mux1|Mux22~1_combout ))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o ) # (\alu_component|mux1|Mux22~1_combout ))))) # 
// (!\im_mux2_component|Mux9~0_combout  & (\alu_component|mux1|Mux22~1_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\im_mux2_component|Mux9~0_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\alu_component|mux1|Mux22~1_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux22~2 .lut_mask = 16'h3EC8;
defparam \alu_component|mux1|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N4
cycloneive_lcell_comb \alu_component|mux1|Mux22~3 (
// Equation(s):
// \alu_component|mux1|Mux22~3_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & ((!\alu_component|mux1|Mux22~2_combout ))) # (!\ALU_Op[1]~input_o  & (\alu_component|mux1|Mux22~0_combout )))) # (!\ALU_Op[2]~input_o  & 
// (((\alu_component|mux1|Mux22~2_combout ))))

	.dataa(\alu_component|mux1|Mux22~0_combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\alu_component|mux1|Mux22~2_combout ),
	.datad(\ALU_Op[2]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux22~3 .lut_mask = 16'h2EF0;
defparam \alu_component|mux1|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N28
cycloneive_lcell_comb \mux_data|Mux9~2 (
// Equation(s):
// \mux_data|Mux9~2_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [22]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[22]~input_o ))))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\DATA_IN[22]~input_o ),
	.datad(\Data_Memory_Module|data_out [22]),
	.cin(gnd),
	.combout(\mux_data|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux9~2 .lut_mask = 16'h3210;
defparam \mux_data|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N18
cycloneive_lcell_comb \A_multiplexer|f[22]~23 (
// Equation(s):
// \A_multiplexer|f[22]~23_combout  = (!\A_MUX~input_o  & ((\mux_data|Mux9~2_combout ) # ((\mux_data|Mux31~2_combout  & \alu_component|mux1|Mux22~3_combout ))))

	.dataa(\mux_data|Mux31~2_combout ),
	.datab(\alu_component|mux1|Mux22~3_combout ),
	.datac(\A_MUX~input_o ),
	.datad(\mux_data|Mux9~2_combout ),
	.cin(gnd),
	.combout(\A_multiplexer|f[22]~23_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[22]~23 .lut_mask = 16'h0F08;
defparam \A_multiplexer|f[22]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y40_N19
dffeas \A_register|Q[22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_multiplexer|f[22]~23_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[22] .is_wysiwyg = "true";
defparam \A_register|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N22
cycloneive_lcell_comb \im_mux1_component|f[22]~21 (
// Equation(s):
// \im_mux1_component|f[22]~21_combout  = (\IM_MUX1~input_o  & (\ir_register|Q [6])) # (!\IM_MUX1~input_o  & ((\A_register|Q [22])))

	.dataa(\IM_MUX1~input_o ),
	.datab(gnd),
	.datac(\ir_register|Q [6]),
	.datad(\A_register|Q [22]),
	.cin(gnd),
	.combout(\im_mux1_component|f[22]~21_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[22]~21 .lut_mask = 16'hF5A0;
defparam \im_mux1_component|f[22]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N4
cycloneive_lcell_comb \alu_component|mux1|Mux21~0 (
// Equation(s):
// \alu_component|mux1|Mux21~0_combout  = (\ALU_Op[0]~input_o  & ((\im_mux1_component|f[22]~21_combout ))) # (!\ALU_Op[0]~input_o  & (\im_mux1_component|f[20]~19_combout ))

	.dataa(gnd),
	.datab(\im_mux1_component|f[20]~19_combout ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\im_mux1_component|f[22]~21_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux21~0 .lut_mask = 16'hFC0C;
defparam \alu_component|mux1|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N6
cycloneive_lcell_comb \alu_component|mux1|Mux21~1 (
// Equation(s):
// \alu_component|mux1|Mux21~1_combout  = \im_mux1_component|f[21]~20_combout  $ (((\ALU_Op[1]~input_o  & \alu_component|adder1|s6|p1|cout~0_combout )))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(gnd),
	.datac(\im_mux1_component|f[21]~20_combout ),
	.datad(\alu_component|adder1|s6|p1|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux21~1 .lut_mask = 16'h5AF0;
defparam \alu_component|mux1|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N12
cycloneive_lcell_comb \alu_component|mux1|Mux21~2 (
// Equation(s):
// \alu_component|mux1|Mux21~2_combout  = (\im_mux2_component|Mux10~0_combout  & ((\ALU_Op[1]~input_o  & ((!\alu_component|mux1|Mux21~1_combout ))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o ) # (\alu_component|mux1|Mux21~1_combout ))))) # 
// (!\im_mux2_component|Mux10~0_combout  & (\alu_component|mux1|Mux21~1_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\im_mux2_component|Mux10~0_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\alu_component|mux1|Mux21~1_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux21~2 .lut_mask = 16'h3EC8;
defparam \alu_component|mux1|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N18
cycloneive_lcell_comb \alu_component|mux1|Mux21~3 (
// Equation(s):
// \alu_component|mux1|Mux21~3_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & ((!\alu_component|mux1|Mux21~2_combout ))) # (!\ALU_Op[1]~input_o  & (\alu_component|mux1|Mux21~0_combout )))) # (!\ALU_Op[2]~input_o  & 
// (((\alu_component|mux1|Mux21~2_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\alu_component|mux1|Mux21~0_combout ),
	.datad(\alu_component|mux1|Mux21~2_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux21~3 .lut_mask = 16'h75A8;
defparam \alu_component|mux1|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N6
cycloneive_lcell_comb \mux_data|Mux10~2 (
// Equation(s):
// \mux_data|Mux10~2_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [21]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[21]~input_o ))))

	.dataa(\DATA_IN[21]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\Data_Memory_Module|data_out [21]),
	.cin(gnd),
	.combout(\mux_data|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux10~2 .lut_mask = 16'h3202;
defparam \mux_data|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N30
cycloneive_lcell_comb \A_multiplexer|f[21]~22 (
// Equation(s):
// \A_multiplexer|f[21]~22_combout  = (!\A_MUX~input_o  & ((\mux_data|Mux10~2_combout ) # ((\alu_component|mux1|Mux21~3_combout  & \mux_data|Mux31~2_combout ))))

	.dataa(\alu_component|mux1|Mux21~3_combout ),
	.datab(\A_MUX~input_o ),
	.datac(\mux_data|Mux31~2_combout ),
	.datad(\mux_data|Mux10~2_combout ),
	.cin(gnd),
	.combout(\A_multiplexer|f[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[21]~22 .lut_mask = 16'h3320;
defparam \A_multiplexer|f[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y41_N31
dffeas \A_register|Q[21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_multiplexer|f[21]~22_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[21] .is_wysiwyg = "true";
defparam \A_register|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N22
cycloneive_lcell_comb \im_mux1_component|f[21]~20 (
// Equation(s):
// \im_mux1_component|f[21]~20_combout  = (\IM_MUX1~input_o  & ((\ir_register|Q [5]))) # (!\IM_MUX1~input_o  & (\A_register|Q [21]))

	.dataa(\A_register|Q [21]),
	.datab(\IM_MUX1~input_o ),
	.datac(gnd),
	.datad(\ir_register|Q [5]),
	.cin(gnd),
	.combout(\im_mux1_component|f[21]~20_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[21]~20 .lut_mask = 16'hEE22;
defparam \im_mux1_component|f[21]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N8
cycloneive_lcell_comb \alu_component|mux1|Mux20~0 (
// Equation(s):
// \alu_component|mux1|Mux20~0_combout  = (\ALU_Op[0]~input_o  & (\im_mux1_component|f[21]~20_combout )) # (!\ALU_Op[0]~input_o  & ((\im_mux1_component|f[19]~18_combout )))

	.dataa(\im_mux1_component|f[21]~20_combout ),
	.datab(gnd),
	.datac(\im_mux1_component|f[19]~18_combout ),
	.datad(\ALU_Op[0]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux20~0 .lut_mask = 16'hAAF0;
defparam \alu_component|mux1|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N10
cycloneive_lcell_comb \alu_component|mux1|Mux20~1 (
// Equation(s):
// \alu_component|mux1|Mux20~1_combout  = \im_mux1_component|f[20]~19_combout  $ (((\ALU_Op[1]~input_o  & \alu_component|adder1|s5|p4|cout~0_combout )))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\im_mux1_component|f[20]~19_combout ),
	.datac(\alu_component|adder1|s5|p4|cout~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux20~1 .lut_mask = 16'h6C6C;
defparam \alu_component|mux1|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N24
cycloneive_lcell_comb \alu_component|mux1|Mux20~2 (
// Equation(s):
// \alu_component|mux1|Mux20~2_combout  = (\ALU_Op[1]~input_o  & (\im_mux2_component|Mux11~0_combout  $ (((\alu_component|mux1|Mux20~1_combout ))))) # (!\ALU_Op[1]~input_o  & ((\im_mux2_component|Mux11~0_combout  & ((\ALU_Op[0]~input_o ) # 
// (\alu_component|mux1|Mux20~1_combout ))) # (!\im_mux2_component|Mux11~0_combout  & (\ALU_Op[0]~input_o  & \alu_component|mux1|Mux20~1_combout ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\im_mux2_component|Mux11~0_combout ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\alu_component|mux1|Mux20~1_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux20~2 .lut_mask = 16'h76C8;
defparam \alu_component|mux1|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N22
cycloneive_lcell_comb \alu_component|mux1|Mux20~3 (
// Equation(s):
// \alu_component|mux1|Mux20~3_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & ((!\alu_component|mux1|Mux20~2_combout ))) # (!\ALU_Op[1]~input_o  & (\alu_component|mux1|Mux20~0_combout )))) # (!\ALU_Op[2]~input_o  & 
// (((\alu_component|mux1|Mux20~2_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\alu_component|mux1|Mux20~0_combout ),
	.datad(\alu_component|mux1|Mux20~2_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux20~3 .lut_mask = 16'h75A8;
defparam \alu_component|mux1|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N2
cycloneive_lcell_comb \B_multiplexer|f[20]~21 (
// Equation(s):
// \B_multiplexer|f[20]~21_combout  = (!\B_MUX~input_o  & ((\mux_data|Mux11~3_combout ) # ((\mux_data|Mux31~2_combout  & \alu_component|mux1|Mux20~3_combout ))))

	.dataa(\mux_data|Mux31~2_combout ),
	.datab(\B_MUX~input_o ),
	.datac(\alu_component|mux1|Mux20~3_combout ),
	.datad(\mux_data|Mux11~3_combout ),
	.cin(gnd),
	.combout(\B_multiplexer|f[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[20]~21 .lut_mask = 16'h3320;
defparam \B_multiplexer|f[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y40_N3
dffeas \B_register|Q[20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[20]~21_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[20] .is_wysiwyg = "true";
defparam \B_register|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N28
cycloneive_lcell_comb \Data_memory_multiplexer|f[20]~20 (
// Equation(s):
// \Data_memory_multiplexer|f[20]~20_combout  = (\REG_Mux~input_o  & (\B_register|Q [20])) # (!\REG_Mux~input_o  & ((\A_register|Q [20])))

	.dataa(gnd),
	.datab(\B_register|Q [20]),
	.datac(\REG_Mux~input_o ),
	.datad(\A_register|Q [20]),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[20]~20 .lut_mask = 16'hCFC0;
defparam \Data_memory_multiplexer|f[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y40_N9
dffeas \Data_Memory_Module|Memory~62 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_memory_multiplexer|f[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~62 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N2
cycloneive_lcell_comb \Data_Memory_Module|data_out~21 (
// Equation(s):
// \Data_Memory_Module|data_out~21_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & ((\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a20 ))) # (!\Data_Memory_Module|Memory~41_q  & 
// (\Data_Memory_Module|Memory~62_q ))))

	.dataa(\Data_Memory_Module|Memory~41_q ),
	.datab(\Data_Memory_Module|data_out[16]~0_combout ),
	.datac(\Data_Memory_Module|Memory~62_q ),
	.datad(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~21 .lut_mask = 16'h3210;
defparam \Data_Memory_Module|data_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y40_N3
dffeas \Data_Memory_Module|data_out[20] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[20] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N26
cycloneive_lcell_comb \mux_data|Mux11~3 (
// Equation(s):
// \mux_data|Mux11~3_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [20]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[20]~input_o ))))

	.dataa(\DATA_IN[20]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\Data_Memory_Module|data_out [20]),
	.cin(gnd),
	.combout(\mux_data|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux11~3 .lut_mask = 16'h3202;
defparam \mux_data|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N30
cycloneive_lcell_comb \A_multiplexer|f[20]~21 (
// Equation(s):
// \A_multiplexer|f[20]~21_combout  = (!\A_MUX~input_o  & ((\mux_data|Mux11~3_combout ) # ((\mux_data|Mux31~2_combout  & \alu_component|mux1|Mux20~3_combout ))))

	.dataa(\mux_data|Mux31~2_combout ),
	.datab(\A_MUX~input_o ),
	.datac(\mux_data|Mux11~3_combout ),
	.datad(\alu_component|mux1|Mux20~3_combout ),
	.cin(gnd),
	.combout(\A_multiplexer|f[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[20]~21 .lut_mask = 16'h3230;
defparam \A_multiplexer|f[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y40_N31
dffeas \A_register|Q[20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_multiplexer|f[20]~21_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[20] .is_wysiwyg = "true";
defparam \A_register|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N16
cycloneive_lcell_comb \im_mux1_component|f[20]~19 (
// Equation(s):
// \im_mux1_component|f[20]~19_combout  = (\IM_MUX1~input_o  & (\ir_register|Q [4])) # (!\IM_MUX1~input_o  & ((\A_register|Q [20])))

	.dataa(gnd),
	.datab(\IM_MUX1~input_o ),
	.datac(\ir_register|Q [4]),
	.datad(\A_register|Q [20]),
	.cin(gnd),
	.combout(\im_mux1_component|f[20]~19_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[20]~19 .lut_mask = 16'hF3C0;
defparam \im_mux1_component|f[20]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N20
cycloneive_lcell_comb \alu_component|mux1|Mux19~0 (
// Equation(s):
// \alu_component|mux1|Mux19~0_combout  = (\ALU_Op[0]~input_o  & (\im_mux1_component|f[20]~19_combout )) # (!\ALU_Op[0]~input_o  & ((\im_mux1_component|f[18]~17_combout )))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\im_mux1_component|f[20]~19_combout ),
	.datac(\im_mux1_component|f[18]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux19~0 .lut_mask = 16'hD8D8;
defparam \alu_component|mux1|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N2
cycloneive_lcell_comb \alu_component|mux1|Mux19~1 (
// Equation(s):
// \alu_component|mux1|Mux19~1_combout  = \im_mux1_component|f[19]~18_combout  $ (((\ALU_Op[1]~input_o  & \alu_component|adder1|s5|p3|cout~0_combout )))

	.dataa(gnd),
	.datab(\im_mux1_component|f[19]~18_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\alu_component|adder1|s5|p3|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux19~1 .lut_mask = 16'h3CCC;
defparam \alu_component|mux1|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N28
cycloneive_lcell_comb \alu_component|mux1|Mux19~2 (
// Equation(s):
// \alu_component|mux1|Mux19~2_combout  = (\ALU_Op[1]~input_o  & (\im_mux2_component|Mux12~0_combout  $ (((\alu_component|mux1|Mux19~1_combout ))))) # (!\ALU_Op[1]~input_o  & ((\im_mux2_component|Mux12~0_combout  & ((\ALU_Op[0]~input_o ) # 
// (\alu_component|mux1|Mux19~1_combout ))) # (!\im_mux2_component|Mux12~0_combout  & (\ALU_Op[0]~input_o  & \alu_component|mux1|Mux19~1_combout ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\im_mux2_component|Mux12~0_combout ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\alu_component|mux1|Mux19~1_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux19~2 .lut_mask = 16'h76C8;
defparam \alu_component|mux1|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N30
cycloneive_lcell_comb \alu_component|mux1|Mux19~3 (
// Equation(s):
// \alu_component|mux1|Mux19~3_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & ((!\alu_component|mux1|Mux19~2_combout ))) # (!\ALU_Op[1]~input_o  & (\alu_component|mux1|Mux19~0_combout )))) # (!\ALU_Op[2]~input_o  & 
// (((\alu_component|mux1|Mux19~2_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\alu_component|mux1|Mux19~0_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\alu_component|mux1|Mux19~2_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux19~3 .lut_mask = 16'h5DA8;
defparam \alu_component|mux1|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N12
cycloneive_lcell_comb \B_multiplexer|f[19]~19 (
// Equation(s):
// \B_multiplexer|f[19]~19_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [19]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[19]~input_o ))))

	.dataa(\DATA_IN[19]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\Data_Memory_Module|data_out [19]),
	.cin(gnd),
	.combout(\B_multiplexer|f[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[19]~19 .lut_mask = 16'h3202;
defparam \B_multiplexer|f[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N8
cycloneive_lcell_comb \B_multiplexer|f[19]~20 (
// Equation(s):
// \B_multiplexer|f[19]~20_combout  = (!\B_MUX~input_o  & ((\B_multiplexer|f[19]~19_combout ) # ((\mux_data|Mux31~2_combout  & \alu_component|mux1|Mux19~3_combout ))))

	.dataa(\B_MUX~input_o ),
	.datab(\mux_data|Mux31~2_combout ),
	.datac(\alu_component|mux1|Mux19~3_combout ),
	.datad(\B_multiplexer|f[19]~19_combout ),
	.cin(gnd),
	.combout(\B_multiplexer|f[19]~20_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[19]~20 .lut_mask = 16'h5540;
defparam \B_multiplexer|f[19]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N9
dffeas \B_register|Q[19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[19]~20_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[19] .is_wysiwyg = "true";
defparam \B_register|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N24
cycloneive_lcell_comb \Data_memory_multiplexer|f[19]~19 (
// Equation(s):
// \Data_memory_multiplexer|f[19]~19_combout  = (\REG_Mux~input_o  & (\B_register|Q [19])) # (!\REG_Mux~input_o  & ((\A_register|Q [19])))

	.dataa(gnd),
	.datab(\REG_Mux~input_o ),
	.datac(\B_register|Q [19]),
	.datad(\A_register|Q [19]),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[19]~19 .lut_mask = 16'hF3C0;
defparam \Data_memory_multiplexer|f[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N18
cycloneive_lcell_comb \Data_Memory_Module|Memory~61feeder (
// Equation(s):
// \Data_Memory_Module|Memory~61feeder_combout  = \Data_memory_multiplexer|f[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_memory_multiplexer|f[19]~19_combout ),
	.cin(gnd),
	.combout(\Data_Memory_Module|Memory~61feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|Memory~61feeder .lut_mask = 16'hFF00;
defparam \Data_Memory_Module|Memory~61feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N19
dffeas \Data_Memory_Module|Memory~61 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|Memory~61feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~61 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N30
cycloneive_lcell_comb \Data_Memory_Module|data_out~20 (
// Equation(s):
// \Data_Memory_Module|data_out~20_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & (\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a19 )) # (!\Data_Memory_Module|Memory~41_q  & 
// ((\Data_Memory_Module|Memory~61_q )))))

	.dataa(\Data_Memory_Module|data_out[16]~0_combout ),
	.datab(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\Data_Memory_Module|Memory~41_q ),
	.datad(\Data_Memory_Module|Memory~61_q ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~20 .lut_mask = 16'h4540;
defparam \Data_Memory_Module|data_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N31
dffeas \Data_Memory_Module|data_out[19] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[19] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N14
cycloneive_lcell_comb \mux_data|Mux12~2 (
// Equation(s):
// \mux_data|Mux12~2_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [19]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[19]~input_o ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\DATA_IN[19]~input_o ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\Data_Memory_Module|data_out [19]),
	.cin(gnd),
	.combout(\mux_data|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux12~2 .lut_mask = 16'h5404;
defparam \mux_data|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N28
cycloneive_lcell_comb \A_multiplexer|f[19]~20 (
// Equation(s):
// \A_multiplexer|f[19]~20_combout  = (!\A_MUX~input_o  & ((\mux_data|Mux12~2_combout ) # ((\mux_data|Mux31~2_combout  & \alu_component|mux1|Mux19~3_combout ))))

	.dataa(\mux_data|Mux31~2_combout ),
	.datab(\A_MUX~input_o ),
	.datac(\mux_data|Mux12~2_combout ),
	.datad(\alu_component|mux1|Mux19~3_combout ),
	.cin(gnd),
	.combout(\A_multiplexer|f[19]~20_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[19]~20 .lut_mask = 16'h3230;
defparam \A_multiplexer|f[19]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y41_N29
dffeas \A_register|Q[19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_multiplexer|f[19]~20_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[19] .is_wysiwyg = "true";
defparam \A_register|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N18
cycloneive_lcell_comb \im_mux1_component|f[19]~18 (
// Equation(s):
// \im_mux1_component|f[19]~18_combout  = (\IM_MUX1~input_o  & (\ir_register|Q [3])) # (!\IM_MUX1~input_o  & ((\A_register|Q [19])))

	.dataa(\IM_MUX1~input_o ),
	.datab(\ir_register|Q [3]),
	.datac(\A_register|Q [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\im_mux1_component|f[19]~18_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[19]~18 .lut_mask = 16'hD8D8;
defparam \im_mux1_component|f[19]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N20
cycloneive_lcell_comb \alu_component|mux1|Mux18~0 (
// Equation(s):
// \alu_component|mux1|Mux18~0_combout  = (\ALU_Op[0]~input_o  & (\im_mux1_component|f[19]~18_combout )) # (!\ALU_Op[0]~input_o  & ((\im_mux1_component|f[17]~16_combout )))

	.dataa(gnd),
	.datab(\im_mux1_component|f[19]~18_combout ),
	.datac(\im_mux1_component|f[17]~16_combout ),
	.datad(\ALU_Op[0]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux18~0 .lut_mask = 16'hCCF0;
defparam \alu_component|mux1|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N26
cycloneive_lcell_comb \alu_component|mux1|Mux18~1 (
// Equation(s):
// \alu_component|mux1|Mux18~1_combout  = \im_mux1_component|f[18]~17_combout  $ (((\ALU_Op[1]~input_o  & \alu_component|adder1|s5|p2|cout~0_combout )))

	.dataa(gnd),
	.datab(\im_mux1_component|f[18]~17_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\alu_component|adder1|s5|p2|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux18~1 .lut_mask = 16'h3CCC;
defparam \alu_component|mux1|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N28
cycloneive_lcell_comb \alu_component|mux1|Mux18~2 (
// Equation(s):
// \alu_component|mux1|Mux18~2_combout  = (\alu_component|mux1|Mux18~1_combout  & ((\im_mux2_component|Mux13~0_combout  & (!\ALU_Op[1]~input_o )) # (!\im_mux2_component|Mux13~0_combout  & ((\ALU_Op[1]~input_o ) # (\ALU_Op[0]~input_o ))))) # 
// (!\alu_component|mux1|Mux18~1_combout  & (\im_mux2_component|Mux13~0_combout  & ((\ALU_Op[1]~input_o ) # (\ALU_Op[0]~input_o ))))

	.dataa(\alu_component|mux1|Mux18~1_combout ),
	.datab(\im_mux2_component|Mux13~0_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\ALU_Op[0]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux18~2 .lut_mask = 16'h6E68;
defparam \alu_component|mux1|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N2
cycloneive_lcell_comb \alu_component|mux1|Mux18~3 (
// Equation(s):
// \alu_component|mux1|Mux18~3_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & ((!\alu_component|mux1|Mux18~2_combout ))) # (!\ALU_Op[1]~input_o  & (\alu_component|mux1|Mux18~0_combout )))) # (!\ALU_Op[2]~input_o  & 
// (((\alu_component|mux1|Mux18~2_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\alu_component|mux1|Mux18~0_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\alu_component|mux1|Mux18~2_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux18~3 .lut_mask = 16'h5DA8;
defparam \alu_component|mux1|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N0
cycloneive_lcell_comb \A_multiplexer|f[18]~18 (
// Equation(s):
// \A_multiplexer|f[18]~18_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [18]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[18]~input_o ))))

	.dataa(\DATA_IN[18]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\Data_Memory_Module|data_out [18]),
	.cin(gnd),
	.combout(\A_multiplexer|f[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[18]~18 .lut_mask = 16'h3202;
defparam \A_multiplexer|f[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N30
cycloneive_lcell_comb \A_multiplexer|f[18]~19 (
// Equation(s):
// \A_multiplexer|f[18]~19_combout  = (!\A_MUX~input_o  & ((\A_multiplexer|f[18]~18_combout ) # ((\mux_data|Mux31~2_combout  & \alu_component|mux1|Mux18~3_combout ))))

	.dataa(\mux_data|Mux31~2_combout ),
	.datab(\alu_component|mux1|Mux18~3_combout ),
	.datac(\A_MUX~input_o ),
	.datad(\A_multiplexer|f[18]~18_combout ),
	.cin(gnd),
	.combout(\A_multiplexer|f[18]~19_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[18]~19 .lut_mask = 16'h0F08;
defparam \A_multiplexer|f[18]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y39_N31
dffeas \A_register|Q[18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_multiplexer|f[18]~19_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[18] .is_wysiwyg = "true";
defparam \A_register|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N24
cycloneive_lcell_comb \Data_memory_multiplexer|f[18]~18 (
// Equation(s):
// \Data_memory_multiplexer|f[18]~18_combout  = (\REG_Mux~input_o  & ((\B_register|Q [18]))) # (!\REG_Mux~input_o  & (\A_register|Q [18]))

	.dataa(\REG_Mux~input_o ),
	.datab(gnd),
	.datac(\A_register|Q [18]),
	.datad(\B_register|Q [18]),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[18]~18 .lut_mask = 16'hFA50;
defparam \Data_memory_multiplexer|f[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y40_N23
dffeas \Data_Memory_Module|Memory~59 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_memory_multiplexer|f[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~59 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N20
cycloneive_lcell_comb \Data_Memory_Module|data_out~18 (
// Equation(s):
// \Data_Memory_Module|data_out~18_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & (\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a17 )) # (!\Data_Memory_Module|Memory~41_q  & 
// ((\Data_Memory_Module|Memory~59_q )))))

	.dataa(\Data_Memory_Module|Memory~41_q ),
	.datab(\Data_Memory_Module|data_out[16]~0_combout ),
	.datac(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\Data_Memory_Module|Memory~59_q ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~18 .lut_mask = 16'h3120;
defparam \Data_Memory_Module|data_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y40_N21
dffeas \Data_Memory_Module|data_out[17] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[17] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N2
cycloneive_lcell_comb \mux_data|Mux14~3 (
// Equation(s):
// \mux_data|Mux14~3_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [17]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[17]~input_o ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\DATA_IN[17]~input_o ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\Data_Memory_Module|data_out [17]),
	.cin(gnd),
	.combout(\mux_data|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux14~3 .lut_mask = 16'h5404;
defparam \mux_data|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N24
cycloneive_lcell_comb \A_multiplexer|f[17]~17 (
// Equation(s):
// \A_multiplexer|f[17]~17_combout  = (!\A_MUX~input_o  & ((\mux_data|Mux14~3_combout ) # ((\mux_data|Mux31~2_combout  & \alu_component|mux1|Mux17~3_combout ))))

	.dataa(\mux_data|Mux31~2_combout ),
	.datab(\A_MUX~input_o ),
	.datac(\alu_component|mux1|Mux17~3_combout ),
	.datad(\mux_data|Mux14~3_combout ),
	.cin(gnd),
	.combout(\A_multiplexer|f[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[17]~17 .lut_mask = 16'h3320;
defparam \A_multiplexer|f[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y40_N25
dffeas \A_register|Q[17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_multiplexer|f[17]~17_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[17] .is_wysiwyg = "true";
defparam \A_register|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N20
cycloneive_lcell_comb \im_mux1_component|f[17]~16 (
// Equation(s):
// \im_mux1_component|f[17]~16_combout  = (\IM_MUX1~input_o  & (\ir_register|Q [1])) # (!\IM_MUX1~input_o  & ((\A_register|Q [17])))

	.dataa(\IM_MUX1~input_o ),
	.datab(\ir_register|Q [1]),
	.datac(\A_register|Q [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\im_mux1_component|f[17]~16_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[17]~16 .lut_mask = 16'hD8D8;
defparam \im_mux1_component|f[17]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N14
cycloneive_lcell_comb \alu_component|mux1|Mux17~1 (
// Equation(s):
// \alu_component|mux1|Mux17~1_combout  = \im_mux1_component|f[17]~16_combout  $ (((\ALU_Op[1]~input_o  & \alu_component|adder1|s5|p1|cout~0_combout )))

	.dataa(gnd),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\im_mux1_component|f[17]~16_combout ),
	.datad(\alu_component|adder1|s5|p1|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux17~1 .lut_mask = 16'h3CF0;
defparam \alu_component|mux1|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N4
cycloneive_lcell_comb \alu_component|mux1|Mux17~2 (
// Equation(s):
// \alu_component|mux1|Mux17~2_combout  = (\im_mux2_component|Mux14~0_combout  & ((\ALU_Op[1]~input_o  & (!\alu_component|mux1|Mux17~1_combout )) # (!\ALU_Op[1]~input_o  & ((\alu_component|mux1|Mux17~1_combout ) # (\ALU_Op[0]~input_o ))))) # 
// (!\im_mux2_component|Mux14~0_combout  & (\alu_component|mux1|Mux17~1_combout  & ((\ALU_Op[1]~input_o ) # (\ALU_Op[0]~input_o ))))

	.dataa(\im_mux2_component|Mux14~0_combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\alu_component|mux1|Mux17~1_combout ),
	.datad(\ALU_Op[0]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux17~2 .lut_mask = 16'h7A68;
defparam \alu_component|mux1|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N12
cycloneive_lcell_comb \alu_component|mux1|Mux17~0 (
// Equation(s):
// \alu_component|mux1|Mux17~0_combout  = (\ALU_Op[0]~input_o  & (\im_mux1_component|f[18]~17_combout )) # (!\ALU_Op[0]~input_o  & ((\im_mux1_component|f[16]~15_combout )))

	.dataa(gnd),
	.datab(\im_mux1_component|f[18]~17_combout ),
	.datac(\im_mux1_component|f[16]~15_combout ),
	.datad(\ALU_Op[0]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux17~0 .lut_mask = 16'hCCF0;
defparam \alu_component|mux1|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N22
cycloneive_lcell_comb \alu_component|mux1|Mux17~3 (
// Equation(s):
// \alu_component|mux1|Mux17~3_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & (!\alu_component|mux1|Mux17~2_combout )) # (!\ALU_Op[1]~input_o  & ((\alu_component|mux1|Mux17~0_combout ))))) # (!\ALU_Op[2]~input_o  & 
// (((\alu_component|mux1|Mux17~2_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\alu_component|mux1|Mux17~2_combout ),
	.datad(\alu_component|mux1|Mux17~0_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux17~3 .lut_mask = 16'h7A58;
defparam \alu_component|mux1|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N30
cycloneive_lcell_comb \B_multiplexer|f[17]~17 (
// Equation(s):
// \B_multiplexer|f[17]~17_combout  = (!\B_MUX~input_o  & ((\mux_data|Mux14~3_combout ) # ((\mux_data|Mux31~2_combout  & \alu_component|mux1|Mux17~3_combout ))))

	.dataa(\mux_data|Mux31~2_combout ),
	.datab(\B_MUX~input_o ),
	.datac(\alu_component|mux1|Mux17~3_combout ),
	.datad(\mux_data|Mux14~3_combout ),
	.cin(gnd),
	.combout(\B_multiplexer|f[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[17]~17 .lut_mask = 16'h3320;
defparam \B_multiplexer|f[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y40_N31
dffeas \B_register|Q[17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[17]~17_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[17] .is_wysiwyg = "true";
defparam \B_register|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N22
cycloneive_lcell_comb \Data_memory_multiplexer|f[17]~17 (
// Equation(s):
// \Data_memory_multiplexer|f[17]~17_combout  = (\REG_Mux~input_o  & (\B_register|Q [17])) # (!\REG_Mux~input_o  & ((\A_register|Q [17])))

	.dataa(\B_register|Q [17]),
	.datab(gnd),
	.datac(\REG_Mux~input_o ),
	.datad(\A_register|Q [17]),
	.cin(gnd),
	.combout(\Data_memory_multiplexer|f[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Data_memory_multiplexer|f[17]~17 .lut_mask = 16'hAFA0;
defparam \Data_memory_multiplexer|f[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y40_N15
dffeas \Data_Memory_Module|Memory~58 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_memory_multiplexer|f[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~58 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N22
cycloneive_lcell_comb \Data_Memory_Module|data_out~17 (
// Equation(s):
// \Data_Memory_Module|data_out~17_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & (\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a16 )) # (!\Data_Memory_Module|Memory~41_q  & 
// ((\Data_Memory_Module|Memory~58_q )))))

	.dataa(\Data_Memory_Module|Memory~41_q ),
	.datab(\Data_Memory_Module|data_out[16]~0_combout ),
	.datac(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\Data_Memory_Module|Memory~58_q ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~17 .lut_mask = 16'h3120;
defparam \Data_Memory_Module|data_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y40_N23
dffeas \Data_Memory_Module|data_out[16] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[16] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N12
cycloneive_lcell_comb \mux_data|Mux15~3 (
// Equation(s):
// \mux_data|Mux15~3_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [16]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[16]~input_o ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\DATA_IN[16]~input_o ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\Data_Memory_Module|data_out [16]),
	.cin(gnd),
	.combout(\mux_data|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux15~3 .lut_mask = 16'h5404;
defparam \mux_data|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N0
cycloneive_lcell_comb \B_multiplexer|f[16]~16 (
// Equation(s):
// \B_multiplexer|f[16]~16_combout  = (!\B_MUX~input_o  & ((\mux_data|Mux15~3_combout ) # ((\mux_data|Mux31~2_combout  & \alu_component|mux1|Mux16~4_combout ))))

	.dataa(\mux_data|Mux31~2_combout ),
	.datab(\B_MUX~input_o ),
	.datac(\alu_component|mux1|Mux16~4_combout ),
	.datad(\mux_data|Mux15~3_combout ),
	.cin(gnd),
	.combout(\B_multiplexer|f[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \B_multiplexer|f[16]~16 .lut_mask = 16'h3320;
defparam \B_multiplexer|f[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y40_N1
dffeas \B_register|Q[16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_multiplexer|f[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_register|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \B_register|Q[16] .is_wysiwyg = "true";
defparam \B_register|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N10
cycloneive_lcell_comb \im_mux2_component|Mux15~0 (
// Equation(s):
// \im_mux2_component|Mux15~0_combout  = (!\IM_MUX2[0]~input_o  & (!\IM_MUX2[1]~input_o  & \B_register|Q [16]))

	.dataa(gnd),
	.datab(\IM_MUX2[0]~input_o ),
	.datac(\IM_MUX2[1]~input_o ),
	.datad(\B_register|Q [16]),
	.cin(gnd),
	.combout(\im_mux2_component|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux2_component|Mux15~0 .lut_mask = 16'h0300;
defparam \im_mux2_component|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N30
cycloneive_lcell_comb \alu_component|mux1|Mux16~2 (
// Equation(s):
// \alu_component|mux1|Mux16~2_combout  = \im_mux1_component|f[16]~15_combout  $ (((\ALU_Op[1]~input_o  & \alu_component|adder1|s4|p4|cout~0_combout )))

	.dataa(\im_mux1_component|f[16]~15_combout ),
	.datab(gnd),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\alu_component|adder1|s4|p4|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux16~2 .lut_mask = 16'h5AAA;
defparam \alu_component|mux1|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N8
cycloneive_lcell_comb \alu_component|mux1|Mux16~3 (
// Equation(s):
// \alu_component|mux1|Mux16~3_combout  = (\im_mux2_component|Mux15~0_combout  & ((\ALU_Op[1]~input_o  & (!\alu_component|mux1|Mux16~2_combout )) # (!\ALU_Op[1]~input_o  & ((\alu_component|mux1|Mux16~2_combout ) # (\ALU_Op[0]~input_o ))))) # 
// (!\im_mux2_component|Mux15~0_combout  & (\alu_component|mux1|Mux16~2_combout  & ((\ALU_Op[1]~input_o ) # (\ALU_Op[0]~input_o ))))

	.dataa(\im_mux2_component|Mux15~0_combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\alu_component|mux1|Mux16~2_combout ),
	.datad(\ALU_Op[0]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux16~3 .lut_mask = 16'h7A68;
defparam \alu_component|mux1|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N6
cycloneive_lcell_comb \alu_component|mux1|Mux16~5 (
// Equation(s):
// \alu_component|mux1|Mux16~5_combout  = (\ALU_Op[0]~input_o  & (((\im_mux1_component|f[17]~16_combout )))) # (!\ALU_Op[0]~input_o  & (!\IM_MUX1~input_o  & ((\A_register|Q [15]))))

	.dataa(\IM_MUX1~input_o ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\im_mux1_component|f[17]~16_combout ),
	.datad(\A_register|Q [15]),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux16~5 .lut_mask = 16'hD1C0;
defparam \alu_component|mux1|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N10
cycloneive_lcell_comb \alu_component|mux1|Mux16~4 (
// Equation(s):
// \alu_component|mux1|Mux16~4_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & (!\alu_component|mux1|Mux16~3_combout )) # (!\ALU_Op[1]~input_o  & ((\alu_component|mux1|Mux16~5_combout ))))) # (!\ALU_Op[2]~input_o  & 
// (((\alu_component|mux1|Mux16~3_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\alu_component|mux1|Mux16~3_combout ),
	.datad(\alu_component|mux1|Mux16~5_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux16~4 .lut_mask = 16'h7A58;
defparam \alu_component|mux1|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N4
cycloneive_lcell_comb \A_multiplexer|f[16]~16 (
// Equation(s):
// \A_multiplexer|f[16]~16_combout  = (!\A_MUX~input_o  & ((\mux_data|Mux15~3_combout ) # ((\mux_data|Mux31~2_combout  & \alu_component|mux1|Mux16~4_combout ))))

	.dataa(\A_MUX~input_o ),
	.datab(\mux_data|Mux31~2_combout ),
	.datac(\alu_component|mux1|Mux16~4_combout ),
	.datad(\mux_data|Mux15~3_combout ),
	.cin(gnd),
	.combout(\A_multiplexer|f[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[16]~16 .lut_mask = 16'h5540;
defparam \A_multiplexer|f[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y38_N5
dffeas \A_register|Q[16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_multiplexer|f[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[16] .is_wysiwyg = "true";
defparam \A_register|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N26
cycloneive_lcell_comb \im_mux1_component|f[16]~15 (
// Equation(s):
// \im_mux1_component|f[16]~15_combout  = (\IM_MUX1~input_o  & ((\ir_register|Q [0]))) # (!\IM_MUX1~input_o  & (\A_register|Q [16]))

	.dataa(\IM_MUX1~input_o ),
	.datab(gnd),
	.datac(\A_register|Q [16]),
	.datad(\ir_register|Q [0]),
	.cin(gnd),
	.combout(\im_mux1_component|f[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[16]~15 .lut_mask = 16'hFA50;
defparam \im_mux1_component|f[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N16
cycloneive_lcell_comb \alu_component|mux1|Mux15~6 (
// Equation(s):
// \alu_component|mux1|Mux15~6_combout  = (\ALU_Op[0]~input_o  & (((\im_mux1_component|f[16]~15_combout )))) # (!\ALU_Op[0]~input_o  & (!\IM_MUX1~input_o  & (\A_register|Q [14])))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\IM_MUX1~input_o ),
	.datac(\A_register|Q [14]),
	.datad(\im_mux1_component|f[16]~15_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux15~6 .lut_mask = 16'hBA10;
defparam \alu_component|mux1|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N30
cycloneive_lcell_comb \alu_component|mux1|Mux15~5 (
// Equation(s):
// \alu_component|mux1|Mux15~5_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & (!\alu_component|mux1|Mux15~4_combout )) # (!\ALU_Op[1]~input_o  & ((\alu_component|mux1|Mux15~6_combout ))))) # (!\ALU_Op[2]~input_o  & 
// (\alu_component|mux1|Mux15~4_combout ))

	.dataa(\alu_component|mux1|Mux15~4_combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\alu_component|mux1|Mux15~6_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux15~5 .lut_mask = 16'h7A4A;
defparam \alu_component|mux1|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y40_N17
dffeas \Data_Memory_Module|Memory~57 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_memory_multiplexer|f[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~57 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N30
cycloneive_lcell_comb \Data_Memory_Module|data_out~16 (
// Equation(s):
// \Data_Memory_Module|data_out~16_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & (\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a15 )) # (!\Data_Memory_Module|Memory~41_q  & 
// ((\Data_Memory_Module|Memory~57_q )))))

	.dataa(\Data_Memory_Module|Memory~41_q ),
	.datab(\Data_Memory_Module|data_out[16]~0_combout ),
	.datac(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\Data_Memory_Module|Memory~57_q ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~16 .lut_mask = 16'h3120;
defparam \Data_Memory_Module|data_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y40_N31
dffeas \Data_Memory_Module|data_out[15] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[15] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \DATA_IN[15]~input (
	.i(DATA_IN[15]),
	.ibar(gnd),
	.o(\DATA_IN[15]~input_o ));
// synopsys translate_off
defparam \DATA_IN[15]~input .bus_hold = "false";
defparam \DATA_IN[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N28
cycloneive_lcell_comb \mux_data|Mux16~2 (
// Equation(s):
// \mux_data|Mux16~2_combout  = (\DATA_Mux[0]~input_o  & (\Data_Memory_Module|data_out [15])) # (!\DATA_Mux[0]~input_o  & ((\DATA_IN[15]~input_o )))

	.dataa(gnd),
	.datab(\DATA_Mux[0]~input_o ),
	.datac(\Data_Memory_Module|data_out [15]),
	.datad(\DATA_IN[15]~input_o ),
	.cin(gnd),
	.combout(\mux_data|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux16~2 .lut_mask = 16'hF3C0;
defparam \mux_data|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N18
cycloneive_lcell_comb \mux_data|Mux16~3 (
// Equation(s):
// \mux_data|Mux16~3_combout  = (\DATA_Mux[1]~input_o  & (!\DATA_Mux[0]~input_o  & (\alu_component|mux1|Mux15~5_combout ))) # (!\DATA_Mux[1]~input_o  & (((\mux_data|Mux16~2_combout ))))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\alu_component|mux1|Mux15~5_combout ),
	.datad(\mux_data|Mux16~2_combout ),
	.cin(gnd),
	.combout(\mux_data|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux16~3 .lut_mask = 16'h7340;
defparam \mux_data|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N14
cycloneive_lcell_comb \ir_register|Q[15]~feeder (
// Equation(s):
// \ir_register|Q[15]~feeder_combout  = \mux_data|Mux16~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_data|Mux16~3_combout ),
	.cin(gnd),
	.combout(\ir_register|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir_register|Q[15]~feeder .lut_mask = 16'hFF00;
defparam \ir_register|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y39_N15
dffeas \ir_register|Q[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ir_register|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[15] .is_wysiwyg = "true";
defparam \ir_register|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N12
cycloneive_lcell_comb \A_multiplexer|f[15]~15 (
// Equation(s):
// \A_multiplexer|f[15]~15_combout  = (\A_MUX~input_o  & (\ir_register|Q [15])) # (!\A_MUX~input_o  & ((\mux_data|Mux16~3_combout )))

	.dataa(gnd),
	.datab(\ir_register|Q [15]),
	.datac(\A_MUX~input_o ),
	.datad(\mux_data|Mux16~3_combout ),
	.cin(gnd),
	.combout(\A_multiplexer|f[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[15]~15 .lut_mask = 16'hCFC0;
defparam \A_multiplexer|f[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y39_N13
dffeas \A_register|Q[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_multiplexer|f[15]~15_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[15] .is_wysiwyg = "true";
defparam \A_register|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N6
cycloneive_lcell_comb \alu_component|mux1|Mux14~13 (
// Equation(s):
// \alu_component|mux1|Mux14~13_combout  = (!\IM_MUX1~input_o  & ((\ALU_Op[0]~input_o  & (\A_register|Q [15])) # (!\ALU_Op[0]~input_o  & ((\A_register|Q [13])))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\IM_MUX1~input_o ),
	.datac(\A_register|Q [15]),
	.datad(\A_register|Q [13]),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux14~13 .lut_mask = 16'h3120;
defparam \alu_component|mux1|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N26
cycloneive_lcell_comb \alu_component|mux1|Mux14~12 (
// Equation(s):
// \alu_component|mux1|Mux14~12_combout  = (\ALU_Op[1]~input_o  & (\alu_component|adder1|s4|p2|cout~0_combout  $ (((!\IM_MUX1~input_o  & \A_register|Q [14]))))) # (!\ALU_Op[1]~input_o  & (!\IM_MUX1~input_o  & (\A_register|Q [14])))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\IM_MUX1~input_o ),
	.datac(\A_register|Q [14]),
	.datad(\alu_component|adder1|s4|p2|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux14~12 .lut_mask = 16'h9A30;
defparam \alu_component|mux1|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N6
cycloneive_lcell_comb \alu_component|mux1|Mux14~10 (
// Equation(s):
// \alu_component|mux1|Mux14~10_combout  = (\im_mux2_component|Mux17~0_combout  & ((\alu_component|mux1|Mux14~12_combout  & ((!\ALU_Op[1]~input_o ))) # (!\alu_component|mux1|Mux14~12_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o ))))) # 
// (!\im_mux2_component|Mux17~0_combout  & (\alu_component|mux1|Mux14~12_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\im_mux2_component|Mux17~0_combout ),
	.datac(\alu_component|mux1|Mux14~12_combout ),
	.datad(\ALU_Op[1]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux14~10 .lut_mask = 16'h3CE8;
defparam \alu_component|mux1|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N4
cycloneive_lcell_comb \alu_component|mux1|Mux14~11 (
// Equation(s):
// \alu_component|mux1|Mux14~11_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & ((!\alu_component|mux1|Mux14~10_combout ))) # (!\ALU_Op[1]~input_o  & (\alu_component|mux1|Mux14~13_combout )))) # (!\ALU_Op[2]~input_o  & 
// (((\alu_component|mux1|Mux14~10_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\alu_component|mux1|Mux14~13_combout ),
	.datad(\alu_component|mux1|Mux14~10_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux14~11 .lut_mask = 16'h75A8;
defparam \alu_component|mux1|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N1
cycloneive_io_ibuf \DATA_IN[14]~input (
	.i(DATA_IN[14]),
	.ibar(gnd),
	.o(\DATA_IN[14]~input_o ));
// synopsys translate_off
defparam \DATA_IN[14]~input .bus_hold = "false";
defparam \DATA_IN[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N12
cycloneive_lcell_comb \Data_Memory_Module|Memory~56feeder (
// Equation(s):
// \Data_Memory_Module|Memory~56feeder_combout  = \Data_memory_multiplexer|f[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_memory_multiplexer|f[14]~14_combout ),
	.cin(gnd),
	.combout(\Data_Memory_Module|Memory~56feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|Memory~56feeder .lut_mask = 16'hFF00;
defparam \Data_Memory_Module|Memory~56feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N13
dffeas \Data_Memory_Module|Memory~56 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|Memory~56feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~56 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N4
cycloneive_lcell_comb \Data_Memory_Module|data_out~15 (
// Equation(s):
// \Data_Memory_Module|data_out~15_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & (\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a14 )) # (!\Data_Memory_Module|Memory~41_q  & 
// ((\Data_Memory_Module|Memory~56_q )))))

	.dataa(\Data_Memory_Module|Memory~41_q ),
	.datab(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\Data_Memory_Module|data_out[16]~0_combout ),
	.datad(\Data_Memory_Module|Memory~56_q ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~15 .lut_mask = 16'h0D08;
defparam \Data_Memory_Module|data_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N5
dffeas \Data_Memory_Module|data_out[14] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[14] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N24
cycloneive_lcell_comb \mux_data|Mux17~2 (
// Equation(s):
// \mux_data|Mux17~2_combout  = (\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [14]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[14]~input_o ))

	.dataa(\DATA_IN[14]~input_o ),
	.datab(gnd),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\Data_Memory_Module|data_out [14]),
	.cin(gnd),
	.combout(\mux_data|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux17~2 .lut_mask = 16'hFA0A;
defparam \mux_data|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N28
cycloneive_lcell_comb \mux_data|Mux17~3 (
// Equation(s):
// \mux_data|Mux17~3_combout  = (\DATA_Mux[1]~input_o  & (!\DATA_Mux[0]~input_o  & (\alu_component|mux1|Mux14~11_combout ))) # (!\DATA_Mux[1]~input_o  & (((\mux_data|Mux17~2_combout ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\DATA_Mux[0]~input_o ),
	.datac(\alu_component|mux1|Mux14~11_combout ),
	.datad(\mux_data|Mux17~2_combout ),
	.cin(gnd),
	.combout(\mux_data|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux17~3 .lut_mask = 16'h7520;
defparam \mux_data|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y39_N29
dffeas \ir_register|Q[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mux_data|Mux17~3_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[14] .is_wysiwyg = "true";
defparam \ir_register|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N26
cycloneive_lcell_comb \A_multiplexer|f[14]~14 (
// Equation(s):
// \A_multiplexer|f[14]~14_combout  = (\A_MUX~input_o  & (\ir_register|Q [14])) # (!\A_MUX~input_o  & ((\mux_data|Mux17~3_combout )))

	.dataa(\A_MUX~input_o ),
	.datab(gnd),
	.datac(\ir_register|Q [14]),
	.datad(\mux_data|Mux17~3_combout ),
	.cin(gnd),
	.combout(\A_multiplexer|f[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[14]~14 .lut_mask = 16'hF5A0;
defparam \A_multiplexer|f[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y39_N27
dffeas \A_register|Q[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_multiplexer|f[14]~14_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[14] .is_wysiwyg = "true";
defparam \A_register|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N18
cycloneive_lcell_comb \alu_component|mux1|Mux13~13 (
// Equation(s):
// \alu_component|mux1|Mux13~13_combout  = (!\IM_MUX1~input_o  & ((\ALU_Op[0]~input_o  & ((\A_register|Q [14]))) # (!\ALU_Op[0]~input_o  & (\A_register|Q [12]))))

	.dataa(\IM_MUX1~input_o ),
	.datab(\A_register|Q [12]),
	.datac(\A_register|Q [14]),
	.datad(\ALU_Op[0]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux13~13 .lut_mask = 16'h5044;
defparam \alu_component|mux1|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N8
cycloneive_lcell_comb \alu_component|mux1|Mux13~12 (
// Equation(s):
// \alu_component|mux1|Mux13~12_combout  = (\IM_MUX1~input_o  & (((\alu_component|adder1|s4|p1|cout~0_combout  & \ALU_Op[1]~input_o )))) # (!\IM_MUX1~input_o  & (\A_register|Q [13] $ (((\alu_component|adder1|s4|p1|cout~0_combout  & \ALU_Op[1]~input_o )))))

	.dataa(\IM_MUX1~input_o ),
	.datab(\A_register|Q [13]),
	.datac(\alu_component|adder1|s4|p1|cout~0_combout ),
	.datad(\ALU_Op[1]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux13~12 .lut_mask = 16'hB444;
defparam \alu_component|mux1|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N16
cycloneive_lcell_comb \alu_component|mux1|Mux13~10 (
// Equation(s):
// \alu_component|mux1|Mux13~10_combout  = (\im_mux2_component|Mux18~0_combout  & ((\alu_component|mux1|Mux13~12_combout  & ((!\ALU_Op[1]~input_o ))) # (!\alu_component|mux1|Mux13~12_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o ))))) # 
// (!\im_mux2_component|Mux18~0_combout  & (\alu_component|mux1|Mux13~12_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o ))))

	.dataa(\im_mux2_component|Mux18~0_combout ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\alu_component|mux1|Mux13~12_combout ),
	.datad(\ALU_Op[1]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux13~10 .lut_mask = 16'h5AE8;
defparam \alu_component|mux1|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N4
cycloneive_lcell_comb \alu_component|mux1|Mux13~11 (
// Equation(s):
// \alu_component|mux1|Mux13~11_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & ((!\alu_component|mux1|Mux13~10_combout ))) # (!\ALU_Op[1]~input_o  & (\alu_component|mux1|Mux13~13_combout )))) # (!\ALU_Op[2]~input_o  & 
// (((\alu_component|mux1|Mux13~10_combout ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\alu_component|mux1|Mux13~13_combout ),
	.datac(\alu_component|mux1|Mux13~10_combout ),
	.datad(\ALU_Op[2]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux13~11 .lut_mask = 16'h4EF0;
defparam \alu_component|mux1|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y23_N8
cycloneive_io_ibuf \DATA_IN[13]~input (
	.i(DATA_IN[13]),
	.ibar(gnd),
	.o(\DATA_IN[13]~input_o ));
// synopsys translate_off
defparam \DATA_IN[13]~input .bus_hold = "false";
defparam \DATA_IN[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N22
cycloneive_lcell_comb \Data_Memory_Module|Memory~55feeder (
// Equation(s):
// \Data_Memory_Module|Memory~55feeder_combout  = \Data_memory_multiplexer|f[13]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Data_memory_multiplexer|f[13]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Memory_Module|Memory~55feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|Memory~55feeder .lut_mask = 16'hF0F0;
defparam \Data_Memory_Module|Memory~55feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y39_N23
dffeas \Data_Memory_Module|Memory~55 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|Memory~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~55 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N12
cycloneive_lcell_comb \Data_Memory_Module|data_out~14 (
// Equation(s):
// \Data_Memory_Module|data_out~14_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & ((\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a13 ))) # (!\Data_Memory_Module|Memory~41_q  & 
// (\Data_Memory_Module|Memory~55_q ))))

	.dataa(\Data_Memory_Module|data_out[16]~0_combout ),
	.datab(\Data_Memory_Module|Memory~41_q ),
	.datac(\Data_Memory_Module|Memory~55_q ),
	.datad(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~14 .lut_mask = 16'h5410;
defparam \Data_Memory_Module|data_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y39_N13
dffeas \Data_Memory_Module|data_out[13] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[13] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N14
cycloneive_lcell_comb \mux_data|Mux18~2 (
// Equation(s):
// \mux_data|Mux18~2_combout  = (\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [13]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[13]~input_o ))

	.dataa(gnd),
	.datab(\DATA_IN[13]~input_o ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\Data_Memory_Module|data_out [13]),
	.cin(gnd),
	.combout(\mux_data|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux18~2 .lut_mask = 16'hFC0C;
defparam \mux_data|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N6
cycloneive_lcell_comb \mux_data|Mux18~3 (
// Equation(s):
// \mux_data|Mux18~3_combout  = (\DATA_Mux[1]~input_o  & (!\DATA_Mux[0]~input_o  & (\alu_component|mux1|Mux13~11_combout ))) # (!\DATA_Mux[1]~input_o  & (((\mux_data|Mux18~2_combout ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\DATA_Mux[0]~input_o ),
	.datac(\alu_component|mux1|Mux13~11_combout ),
	.datad(\mux_data|Mux18~2_combout ),
	.cin(gnd),
	.combout(\mux_data|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux18~3 .lut_mask = 16'h7520;
defparam \mux_data|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y39_N7
dffeas \ir_register|Q[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mux_data|Mux18~3_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[13] .is_wysiwyg = "true";
defparam \ir_register|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N0
cycloneive_lcell_comb \A_multiplexer|f[13]~13 (
// Equation(s):
// \A_multiplexer|f[13]~13_combout  = (\A_MUX~input_o  & (\ir_register|Q [13])) # (!\A_MUX~input_o  & ((\mux_data|Mux18~3_combout )))

	.dataa(\A_MUX~input_o ),
	.datab(gnd),
	.datac(\ir_register|Q [13]),
	.datad(\mux_data|Mux18~3_combout ),
	.cin(gnd),
	.combout(\A_multiplexer|f[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[13]~13 .lut_mask = 16'hF5A0;
defparam \A_multiplexer|f[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y39_N1
dffeas \A_register|Q[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_multiplexer|f[13]~13_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[13] .is_wysiwyg = "true";
defparam \A_register|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N20
cycloneive_lcell_comb \alu_component|mux1|Mux12~13 (
// Equation(s):
// \alu_component|mux1|Mux12~13_combout  = (!\IM_MUX1~input_o  & ((\ALU_Op[0]~input_o  & ((\A_register|Q [13]))) # (!\ALU_Op[0]~input_o  & (\A_register|Q [11]))))

	.dataa(\A_register|Q [11]),
	.datab(\IM_MUX1~input_o ),
	.datac(\A_register|Q [13]),
	.datad(\ALU_Op[0]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux12~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux12~13 .lut_mask = 16'h3022;
defparam \alu_component|mux1|Mux12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N4
cycloneive_lcell_comb \alu_component|mux1|Mux12~12 (
// Equation(s):
// \alu_component|mux1|Mux12~12_combout  = (\ALU_Op[1]~input_o  & (\alu_component|adder1|s3|p4|cout~0_combout  $ (((!\IM_MUX1~input_o  & \A_register|Q [12]))))) # (!\ALU_Op[1]~input_o  & (((!\IM_MUX1~input_o  & \A_register|Q [12]))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\alu_component|adder1|s3|p4|cout~0_combout ),
	.datac(\IM_MUX1~input_o ),
	.datad(\A_register|Q [12]),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux12~12 .lut_mask = 16'h8788;
defparam \alu_component|mux1|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N4
cycloneive_lcell_comb \alu_component|mux1|Mux12~10 (
// Equation(s):
// \alu_component|mux1|Mux12~10_combout  = (\ALU_Op[1]~input_o  & ((\alu_component|mux1|Mux12~12_combout  $ (\im_mux2_component|Mux19~0_combout )))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o  & ((\alu_component|mux1|Mux12~12_combout ) # 
// (\im_mux2_component|Mux19~0_combout ))) # (!\ALU_Op[0]~input_o  & (\alu_component|mux1|Mux12~12_combout  & \im_mux2_component|Mux19~0_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\alu_component|mux1|Mux12~12_combout ),
	.datad(\im_mux2_component|Mux19~0_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux12~10 .lut_mask = 16'h3EE0;
defparam \alu_component|mux1|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N22
cycloneive_lcell_comb \alu_component|mux1|Mux12~11 (
// Equation(s):
// \alu_component|mux1|Mux12~11_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & ((!\alu_component|mux1|Mux12~10_combout ))) # (!\ALU_Op[1]~input_o  & (\alu_component|mux1|Mux12~13_combout )))) # (!\ALU_Op[2]~input_o  & 
// (((\alu_component|mux1|Mux12~10_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\alu_component|mux1|Mux12~13_combout ),
	.datac(\alu_component|mux1|Mux12~10_combout ),
	.datad(\ALU_Op[1]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux12~11 .lut_mask = 16'h5AD8;
defparam \alu_component|mux1|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X105_Y0_N8
cycloneive_io_ibuf \DATA_IN[12]~input (
	.i(DATA_IN[12]),
	.ibar(gnd),
	.o(\DATA_IN[12]~input_o ));
// synopsys translate_off
defparam \DATA_IN[12]~input .bus_hold = "false";
defparam \DATA_IN[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N28
cycloneive_lcell_comb \Data_Memory_Module|Memory~54feeder (
// Equation(s):
// \Data_Memory_Module|Memory~54feeder_combout  = \Data_memory_multiplexer|f[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Data_memory_multiplexer|f[12]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Memory_Module|Memory~54feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|Memory~54feeder .lut_mask = 16'hF0F0;
defparam \Data_Memory_Module|Memory~54feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y40_N29
dffeas \Data_Memory_Module|Memory~54 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|Memory~54feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~54 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N2
cycloneive_lcell_comb \Data_Memory_Module|data_out~13 (
// Equation(s):
// \Data_Memory_Module|data_out~13_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & (\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a12 )) # (!\Data_Memory_Module|Memory~41_q  & 
// ((\Data_Memory_Module|Memory~54_q )))))

	.dataa(\Data_Memory_Module|data_out[16]~0_combout ),
	.datab(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a12 ),
	.datac(\Data_Memory_Module|Memory~41_q ),
	.datad(\Data_Memory_Module|Memory~54_q ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~13 .lut_mask = 16'h4540;
defparam \Data_Memory_Module|data_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y40_N3
dffeas \Data_Memory_Module|data_out[12] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[12] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N16
cycloneive_lcell_comb \mux_data|Mux19~2 (
// Equation(s):
// \mux_data|Mux19~2_combout  = (\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [12]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[12]~input_o ))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_IN[12]~input_o ),
	.datac(gnd),
	.datad(\Data_Memory_Module|data_out [12]),
	.cin(gnd),
	.combout(\mux_data|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux19~2 .lut_mask = 16'hEE44;
defparam \mux_data|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N10
cycloneive_lcell_comb \mux_data|Mux19~3 (
// Equation(s):
// \mux_data|Mux19~3_combout  = (\DATA_Mux[1]~input_o  & (!\DATA_Mux[0]~input_o  & (\alu_component|mux1|Mux12~11_combout ))) # (!\DATA_Mux[1]~input_o  & (((\mux_data|Mux19~2_combout ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\DATA_Mux[0]~input_o ),
	.datac(\alu_component|mux1|Mux12~11_combout ),
	.datad(\mux_data|Mux19~2_combout ),
	.cin(gnd),
	.combout(\mux_data|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux19~3 .lut_mask = 16'h7520;
defparam \mux_data|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y39_N17
dffeas \ir_register|Q[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_data|Mux19~3_combout ),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[12] .is_wysiwyg = "true";
defparam \ir_register|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N2
cycloneive_lcell_comb \A_multiplexer|f[12]~12 (
// Equation(s):
// \A_multiplexer|f[12]~12_combout  = (\A_MUX~input_o  & (\ir_register|Q [12])) # (!\A_MUX~input_o  & ((\mux_data|Mux19~3_combout )))

	.dataa(\A_MUX~input_o ),
	.datab(\ir_register|Q [12]),
	.datac(gnd),
	.datad(\mux_data|Mux19~3_combout ),
	.cin(gnd),
	.combout(\A_multiplexer|f[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[12]~12 .lut_mask = 16'hDD88;
defparam \A_multiplexer|f[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y39_N3
dffeas \A_register|Q[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_multiplexer|f[12]~12_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[12] .is_wysiwyg = "true";
defparam \A_register|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N16
cycloneive_lcell_comb \alu_component|mux1|Mux11~13 (
// Equation(s):
// \alu_component|mux1|Mux11~13_combout  = (!\IM_MUX1~input_o  & ((\ALU_Op[0]~input_o  & ((\A_register|Q [12]))) # (!\ALU_Op[0]~input_o  & (\A_register|Q [10]))))

	.dataa(\A_register|Q [10]),
	.datab(\IM_MUX1~input_o ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\A_register|Q [12]),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux11~13 .lut_mask = 16'h3202;
defparam \alu_component|mux1|Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N16
cycloneive_lcell_comb \alu_component|mux1|Mux11~12 (
// Equation(s):
// \alu_component|mux1|Mux11~12_combout  = (\IM_MUX1~input_o  & (((\ALU_Op[1]~input_o  & \alu_component|adder1|s3|p3|cout~0_combout )))) # (!\IM_MUX1~input_o  & (\A_register|Q [11] $ (((\ALU_Op[1]~input_o  & \alu_component|adder1|s3|p3|cout~0_combout )))))

	.dataa(\IM_MUX1~input_o ),
	.datab(\A_register|Q [11]),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\alu_component|adder1|s3|p3|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux11~12 .lut_mask = 16'hB444;
defparam \alu_component|mux1|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N24
cycloneive_lcell_comb \alu_component|mux1|Mux11~10 (
// Equation(s):
// \alu_component|mux1|Mux11~10_combout  = (\im_mux2_component|Mux20~0_combout  & ((\ALU_Op[1]~input_o  & ((!\alu_component|mux1|Mux11~12_combout ))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o ) # (\alu_component|mux1|Mux11~12_combout ))))) # 
// (!\im_mux2_component|Mux20~0_combout  & (\alu_component|mux1|Mux11~12_combout  & ((\ALU_Op[1]~input_o ) # (\ALU_Op[0]~input_o ))))

	.dataa(\im_mux2_component|Mux20~0_combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\alu_component|mux1|Mux11~12_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux11~10 .lut_mask = 16'h76A8;
defparam \alu_component|mux1|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N10
cycloneive_lcell_comb \alu_component|mux1|Mux11~11 (
// Equation(s):
// \alu_component|mux1|Mux11~11_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & ((!\alu_component|mux1|Mux11~10_combout ))) # (!\ALU_Op[1]~input_o  & (\alu_component|mux1|Mux11~13_combout )))) # (!\ALU_Op[2]~input_o  & 
// (((\alu_component|mux1|Mux11~10_combout ))))

	.dataa(\alu_component|mux1|Mux11~13_combout ),
	.datab(\ALU_Op[2]~input_o ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\alu_component|mux1|Mux11~10_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux11~11 .lut_mask = 16'h3BC8;
defparam \alu_component|mux1|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X107_Y0_N8
cycloneive_io_ibuf \DATA_IN[11]~input (
	.i(DATA_IN[11]),
	.ibar(gnd),
	.o(\DATA_IN[11]~input_o ));
// synopsys translate_off
defparam \DATA_IN[11]~input .bus_hold = "false";
defparam \DATA_IN[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y40_N13
dffeas \Data_Memory_Module|Memory~53 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_memory_multiplexer|f[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~53 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N20
cycloneive_lcell_comb \Data_Memory_Module|data_out~12 (
// Equation(s):
// \Data_Memory_Module|data_out~12_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & (\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a11 )) # (!\Data_Memory_Module|Memory~41_q  & 
// ((\Data_Memory_Module|Memory~53_q )))))

	.dataa(\Data_Memory_Module|Memory~41_q ),
	.datab(\Data_Memory_Module|data_out[16]~0_combout ),
	.datac(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\Data_Memory_Module|Memory~53_q ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~12 .lut_mask = 16'h3120;
defparam \Data_Memory_Module|data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y40_N21
dffeas \Data_Memory_Module|data_out[11] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[11] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N28
cycloneive_lcell_comb \mux_data|Mux20~2 (
// Equation(s):
// \mux_data|Mux20~2_combout  = (\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [11]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[11]~input_o ))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(gnd),
	.datac(\DATA_IN[11]~input_o ),
	.datad(\Data_Memory_Module|data_out [11]),
	.cin(gnd),
	.combout(\mux_data|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux20~2 .lut_mask = 16'hFA50;
defparam \mux_data|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N14
cycloneive_lcell_comb \mux_data|Mux20~3 (
// Equation(s):
// \mux_data|Mux20~3_combout  = (\DATA_Mux[1]~input_o  & (!\DATA_Mux[0]~input_o  & (\alu_component|mux1|Mux11~11_combout ))) # (!\DATA_Mux[1]~input_o  & (((\mux_data|Mux20~2_combout ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\DATA_Mux[0]~input_o ),
	.datac(\alu_component|mux1|Mux11~11_combout ),
	.datad(\mux_data|Mux20~2_combout ),
	.cin(gnd),
	.combout(\mux_data|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux20~3 .lut_mask = 16'h7520;
defparam \mux_data|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N12
cycloneive_lcell_comb \A_multiplexer|f[11]~11 (
// Equation(s):
// \A_multiplexer|f[11]~11_combout  = (\A_MUX~input_o  & ((\ir_register|Q [11]))) # (!\A_MUX~input_o  & (\mux_data|Mux20~3_combout ))

	.dataa(\A_MUX~input_o ),
	.datab(gnd),
	.datac(\mux_data|Mux20~3_combout ),
	.datad(\ir_register|Q [11]),
	.cin(gnd),
	.combout(\A_multiplexer|f[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[11]~11 .lut_mask = 16'hFA50;
defparam \A_multiplexer|f[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y39_N13
dffeas \A_register|Q[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_multiplexer|f[11]~11_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[11] .is_wysiwyg = "true";
defparam \A_register|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N26
cycloneive_lcell_comb \alu_component|mux1|Mux10~13 (
// Equation(s):
// \alu_component|mux1|Mux10~13_combout  = (!\IM_MUX1~input_o  & ((\ALU_Op[0]~input_o  & (\A_register|Q [11])) # (!\ALU_Op[0]~input_o  & ((\A_register|Q [9])))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\A_register|Q [11]),
	.datac(\IM_MUX1~input_o ),
	.datad(\A_register|Q [9]),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux10~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux10~13 .lut_mask = 16'h0D08;
defparam \alu_component|mux1|Mux10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N4
cycloneive_lcell_comb \alu_component|mux1|Mux10~12 (
// Equation(s):
// \alu_component|mux1|Mux10~12_combout  = (\A_register|Q [10] & (\IM_MUX1~input_o  $ (((!\ALU_Op[1]~input_o ) # (!\alu_component|adder1|s3|p2|cout~0_combout ))))) # (!\A_register|Q [10] & (((\alu_component|adder1|s3|p2|cout~0_combout  & \ALU_Op[1]~input_o 
// ))))

	.dataa(\A_register|Q [10]),
	.datab(\IM_MUX1~input_o ),
	.datac(\alu_component|adder1|s3|p2|cout~0_combout ),
	.datad(\ALU_Op[1]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux10~12 .lut_mask = 16'hD222;
defparam \alu_component|mux1|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N28
cycloneive_lcell_comb \alu_component|mux1|Mux10~10 (
// Equation(s):
// \alu_component|mux1|Mux10~10_combout  = (\im_mux2_component|Mux21~0_combout  & ((\alu_component|mux1|Mux10~12_combout  & ((!\ALU_Op[1]~input_o ))) # (!\alu_component|mux1|Mux10~12_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o ))))) # 
// (!\im_mux2_component|Mux21~0_combout  & (\alu_component|mux1|Mux10~12_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\im_mux2_component|Mux21~0_combout ),
	.datac(\alu_component|mux1|Mux10~12_combout ),
	.datad(\ALU_Op[1]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux10~10 .lut_mask = 16'h3CE8;
defparam \alu_component|mux1|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N6
cycloneive_lcell_comb \alu_component|mux1|Mux10~11 (
// Equation(s):
// \alu_component|mux1|Mux10~11_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & ((!\alu_component|mux1|Mux10~10_combout ))) # (!\ALU_Op[1]~input_o  & (\alu_component|mux1|Mux10~13_combout )))) # (!\ALU_Op[2]~input_o  & 
// (((\alu_component|mux1|Mux10~10_combout ))))

	.dataa(\alu_component|mux1|Mux10~13_combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\alu_component|mux1|Mux10~10_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux10~11 .lut_mask = 16'h2FE0;
defparam \alu_component|mux1|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N22
cycloneive_io_ibuf \DATA_IN[10]~input (
	.i(DATA_IN[10]),
	.ibar(gnd),
	.o(\DATA_IN[10]~input_o ));
// synopsys translate_off
defparam \DATA_IN[10]~input .bus_hold = "false";
defparam \DATA_IN[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N4
cycloneive_lcell_comb \Data_Memory_Module|Memory~52feeder (
// Equation(s):
// \Data_Memory_Module|Memory~52feeder_combout  = \Data_memory_multiplexer|f[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_memory_multiplexer|f[10]~10_combout ),
	.cin(gnd),
	.combout(\Data_Memory_Module|Memory~52feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|Memory~52feeder .lut_mask = 16'hFF00;
defparam \Data_Memory_Module|Memory~52feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y41_N5
dffeas \Data_Memory_Module|Memory~52 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|Memory~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~52 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N24
cycloneive_lcell_comb \Data_Memory_Module|data_out~11 (
// Equation(s):
// \Data_Memory_Module|data_out~11_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & ((\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a10 ))) # (!\Data_Memory_Module|Memory~41_q  & 
// (\Data_Memory_Module|Memory~52_q ))))

	.dataa(\Data_Memory_Module|Memory~41_q ),
	.datab(\Data_Memory_Module|data_out[16]~0_combout ),
	.datac(\Data_Memory_Module|Memory~52_q ),
	.datad(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~11 .lut_mask = 16'h3210;
defparam \Data_Memory_Module|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y41_N25
dffeas \Data_Memory_Module|data_out[10] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[10] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N26
cycloneive_lcell_comb \mux_data|Mux21~2 (
// Equation(s):
// \mux_data|Mux21~2_combout  = (\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [10]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[10]~input_o ))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(gnd),
	.datac(\DATA_IN[10]~input_o ),
	.datad(\Data_Memory_Module|data_out [10]),
	.cin(gnd),
	.combout(\mux_data|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux21~2 .lut_mask = 16'hFA50;
defparam \mux_data|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N14
cycloneive_lcell_comb \mux_data|Mux21~3 (
// Equation(s):
// \mux_data|Mux21~3_combout  = (\DATA_Mux[1]~input_o  & (!\DATA_Mux[0]~input_o  & (\alu_component|mux1|Mux10~11_combout ))) # (!\DATA_Mux[1]~input_o  & (((\mux_data|Mux21~2_combout ))))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\alu_component|mux1|Mux10~11_combout ),
	.datad(\mux_data|Mux21~2_combout ),
	.cin(gnd),
	.combout(\mux_data|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux21~3 .lut_mask = 16'h7340;
defparam \mux_data|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y41_N23
dffeas \ir_register|Q[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_data|Mux21~3_combout ),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[10] .is_wysiwyg = "true";
defparam \ir_register|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N6
cycloneive_lcell_comb \A_multiplexer|f[10]~10 (
// Equation(s):
// \A_multiplexer|f[10]~10_combout  = (\A_MUX~input_o  & (\ir_register|Q [10])) # (!\A_MUX~input_o  & ((\mux_data|Mux21~3_combout )))

	.dataa(\ir_register|Q [10]),
	.datab(\A_MUX~input_o ),
	.datac(\mux_data|Mux21~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\A_multiplexer|f[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[10]~10 .lut_mask = 16'hB8B8;
defparam \A_multiplexer|f[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y41_N7
dffeas \A_register|Q[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_multiplexer|f[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[10] .is_wysiwyg = "true";
defparam \A_register|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N24
cycloneive_lcell_comb \alu_component|mux1|Mux9~13 (
// Equation(s):
// \alu_component|mux1|Mux9~13_combout  = (!\IM_MUX1~input_o  & ((\ALU_Op[0]~input_o  & ((\A_register|Q [10]))) # (!\ALU_Op[0]~input_o  & (\A_register|Q [8]))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\IM_MUX1~input_o ),
	.datac(\A_register|Q [8]),
	.datad(\A_register|Q [10]),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux9~13 .lut_mask = 16'h3210;
defparam \alu_component|mux1|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N12
cycloneive_lcell_comb \alu_component|mux1|Mux9~11 (
// Equation(s):
// \alu_component|mux1|Mux9~11_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & (!\alu_component|mux1|Mux9~10_combout )) # (!\ALU_Op[1]~input_o  & ((\alu_component|mux1|Mux9~13_combout ))))) # (!\ALU_Op[2]~input_o  & 
// (((\alu_component|mux1|Mux9~10_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\alu_component|mux1|Mux9~10_combout ),
	.datad(\alu_component|mux1|Mux9~13_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux9~11 .lut_mask = 16'h7A58;
defparam \alu_component|mux1|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X105_Y73_N1
cycloneive_io_ibuf \DATA_IN[9]~input (
	.i(DATA_IN[9]),
	.ibar(gnd),
	.o(\DATA_IN[9]~input_o ));
// synopsys translate_off
defparam \DATA_IN[9]~input .bus_hold = "false";
defparam \DATA_IN[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y40_N7
dffeas \Data_Memory_Module|Memory~51 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_memory_multiplexer|f[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~51 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N0
cycloneive_lcell_comb \Data_Memory_Module|data_out~10 (
// Equation(s):
// \Data_Memory_Module|data_out~10_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & (\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a9 )) # (!\Data_Memory_Module|Memory~41_q  & 
// ((\Data_Memory_Module|Memory~51_q )))))

	.dataa(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a9 ),
	.datab(\Data_Memory_Module|data_out[16]~0_combout ),
	.datac(\Data_Memory_Module|Memory~41_q ),
	.datad(\Data_Memory_Module|Memory~51_q ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~10 .lut_mask = 16'h2320;
defparam \Data_Memory_Module|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y40_N1
dffeas \Data_Memory_Module|data_out[9] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[9] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N20
cycloneive_lcell_comb \mux_data|Mux22~2 (
// Equation(s):
// \mux_data|Mux22~2_combout  = (\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [9]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[9]~input_o ))

	.dataa(gnd),
	.datab(\DATA_Mux[0]~input_o ),
	.datac(\DATA_IN[9]~input_o ),
	.datad(\Data_Memory_Module|data_out [9]),
	.cin(gnd),
	.combout(\mux_data|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux22~2 .lut_mask = 16'hFC30;
defparam \mux_data|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N28
cycloneive_lcell_comb \mux_data|Mux22~3 (
// Equation(s):
// \mux_data|Mux22~3_combout  = (\DATA_Mux[1]~input_o  & (!\DATA_Mux[0]~input_o  & (\alu_component|mux1|Mux9~11_combout ))) # (!\DATA_Mux[1]~input_o  & (((\mux_data|Mux22~2_combout ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\DATA_Mux[0]~input_o ),
	.datac(\alu_component|mux1|Mux9~11_combout ),
	.datad(\mux_data|Mux22~2_combout ),
	.cin(gnd),
	.combout(\mux_data|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux22~3 .lut_mask = 16'h7520;
defparam \mux_data|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y42_N29
dffeas \ir_register|Q[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mux_data|Mux22~3_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[9] .is_wysiwyg = "true";
defparam \ir_register|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N30
cycloneive_lcell_comb \A_multiplexer|f[9]~9 (
// Equation(s):
// \A_multiplexer|f[9]~9_combout  = (\A_MUX~input_o  & (\ir_register|Q [9])) # (!\A_MUX~input_o  & ((\mux_data|Mux22~3_combout )))

	.dataa(\A_MUX~input_o ),
	.datab(\ir_register|Q [9]),
	.datac(gnd),
	.datad(\mux_data|Mux22~3_combout ),
	.cin(gnd),
	.combout(\A_multiplexer|f[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[9]~9 .lut_mask = 16'hDD88;
defparam \A_multiplexer|f[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y42_N31
dffeas \A_register|Q[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_multiplexer|f[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[9] .is_wysiwyg = "true";
defparam \A_register|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N10
cycloneive_lcell_comb \alu_component|mux1|Mux8~13 (
// Equation(s):
// \alu_component|mux1|Mux8~13_combout  = (!\IM_MUX1~input_o  & ((\ALU_Op[0]~input_o  & ((\A_register|Q [9]))) # (!\ALU_Op[0]~input_o  & (\A_register|Q [7]))))

	.dataa(\IM_MUX1~input_o ),
	.datab(\A_register|Q [7]),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\A_register|Q [9]),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux8~13 .lut_mask = 16'h5404;
defparam \alu_component|mux1|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N26
cycloneive_lcell_comb \alu_component|mux1|Mux8~12 (
// Equation(s):
// \alu_component|mux1|Mux8~12_combout  = (\alu_component|adder1|s2|p4|cout~0_combout  & (\ALU_Op[1]~input_o  $ (((!\IM_MUX1~input_o  & \A_register|Q [8]))))) # (!\alu_component|adder1|s2|p4|cout~0_combout  & (!\IM_MUX1~input_o  & ((\A_register|Q [8]))))

	.dataa(\alu_component|adder1|s2|p4|cout~0_combout ),
	.datab(\IM_MUX1~input_o ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\A_register|Q [8]),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux8~12 .lut_mask = 16'h93A0;
defparam \alu_component|mux1|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N0
cycloneive_lcell_comb \alu_component|mux1|Mux8~10 (
// Equation(s):
// \alu_component|mux1|Mux8~10_combout  = (\ALU_Op[1]~input_o  & (\im_mux2_component|Mux23~0_combout  $ ((\alu_component|mux1|Mux8~12_combout )))) # (!\ALU_Op[1]~input_o  & ((\im_mux2_component|Mux23~0_combout  & ((\alu_component|mux1|Mux8~12_combout ) # 
// (\ALU_Op[0]~input_o ))) # (!\im_mux2_component|Mux23~0_combout  & (\alu_component|mux1|Mux8~12_combout  & \ALU_Op[0]~input_o ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\im_mux2_component|Mux23~0_combout ),
	.datac(\alu_component|mux1|Mux8~12_combout ),
	.datad(\ALU_Op[0]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux8~10 .lut_mask = 16'h7C68;
defparam \alu_component|mux1|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N14
cycloneive_lcell_comb \alu_component|mux1|Mux8~11 (
// Equation(s):
// \alu_component|mux1|Mux8~11_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & ((!\alu_component|mux1|Mux8~10_combout ))) # (!\ALU_Op[1]~input_o  & (\alu_component|mux1|Mux8~13_combout )))) # (!\ALU_Op[2]~input_o  & 
// (((\alu_component|mux1|Mux8~10_combout ))))

	.dataa(\alu_component|mux1|Mux8~13_combout ),
	.datab(\alu_component|mux1|Mux8~10_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\ALU_Op[2]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux8~11 .lut_mask = 16'h3ACC;
defparam \alu_component|mux1|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N1
cycloneive_io_ibuf \DATA_IN[8]~input (
	.i(DATA_IN[8]),
	.ibar(gnd),
	.o(\DATA_IN[8]~input_o ));
// synopsys translate_off
defparam \DATA_IN[8]~input .bus_hold = "false";
defparam \DATA_IN[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y40_N7
dffeas \Data_Memory_Module|Memory~50 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_memory_multiplexer|f[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~50 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N22
cycloneive_lcell_comb \Data_Memory_Module|data_out~9 (
// Equation(s):
// \Data_Memory_Module|data_out~9_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & (\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a8 )) # (!\Data_Memory_Module|Memory~41_q  & 
// ((\Data_Memory_Module|Memory~50_q )))))

	.dataa(\Data_Memory_Module|Memory~41_q ),
	.datab(\Data_Memory_Module|data_out[16]~0_combout ),
	.datac(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a8 ),
	.datad(\Data_Memory_Module|Memory~50_q ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~9 .lut_mask = 16'h3120;
defparam \Data_Memory_Module|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N23
dffeas \Data_Memory_Module|data_out[8] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[8] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N6
cycloneive_lcell_comb \mux_data|Mux23~2 (
// Equation(s):
// \mux_data|Mux23~2_combout  = (\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [8]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[8]~input_o ))

	.dataa(gnd),
	.datab(\DATA_IN[8]~input_o ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\Data_Memory_Module|data_out [8]),
	.cin(gnd),
	.combout(\mux_data|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux23~2 .lut_mask = 16'hFC0C;
defparam \mux_data|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N8
cycloneive_lcell_comb \mux_data|Mux23~3 (
// Equation(s):
// \mux_data|Mux23~3_combout  = (\DATA_Mux[1]~input_o  & (\alu_component|mux1|Mux8~11_combout  & (!\DATA_Mux[0]~input_o ))) # (!\DATA_Mux[1]~input_o  & (((\mux_data|Mux23~2_combout ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\alu_component|mux1|Mux8~11_combout ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\mux_data|Mux23~2_combout ),
	.cin(gnd),
	.combout(\mux_data|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux23~3 .lut_mask = 16'h5D08;
defparam \mux_data|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y42_N9
dffeas \ir_register|Q[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mux_data|Mux23~3_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[8] .is_wysiwyg = "true";
defparam \ir_register|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y42_N16
cycloneive_lcell_comb \A_multiplexer|f[8]~8 (
// Equation(s):
// \A_multiplexer|f[8]~8_combout  = (\A_MUX~input_o  & (\ir_register|Q [8])) # (!\A_MUX~input_o  & ((\mux_data|Mux23~3_combout )))

	.dataa(gnd),
	.datab(\ir_register|Q [8]),
	.datac(\A_MUX~input_o ),
	.datad(\mux_data|Mux23~3_combout ),
	.cin(gnd),
	.combout(\A_multiplexer|f[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[8]~8 .lut_mask = 16'hCFC0;
defparam \A_multiplexer|f[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y42_N17
dffeas \A_register|Q[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_multiplexer|f[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[8] .is_wysiwyg = "true";
defparam \A_register|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N24
cycloneive_lcell_comb \alu_component|mux1|Mux7~13 (
// Equation(s):
// \alu_component|mux1|Mux7~13_combout  = (!\IM_MUX1~input_o  & ((\ALU_Op[0]~input_o  & ((\A_register|Q [8]))) # (!\ALU_Op[0]~input_o  & (\A_register|Q [6]))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\A_register|Q [6]),
	.datac(\IM_MUX1~input_o ),
	.datad(\A_register|Q [8]),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux7~13 .lut_mask = 16'h0E04;
defparam \alu_component|mux1|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N4
cycloneive_lcell_comb \alu_component|mux1|Mux7~11 (
// Equation(s):
// \alu_component|mux1|Mux7~11_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & (!\alu_component|mux1|Mux7~10_combout )) # (!\ALU_Op[1]~input_o  & ((\alu_component|mux1|Mux7~13_combout ))))) # (!\ALU_Op[2]~input_o  & 
// (\alu_component|mux1|Mux7~10_combout ))

	.dataa(\alu_component|mux1|Mux7~10_combout ),
	.datab(\alu_component|mux1|Mux7~13_combout ),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\ALU_Op[1]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux7~11 .lut_mask = 16'h5ACA;
defparam \alu_component|mux1|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X107_Y73_N1
cycloneive_io_ibuf \DATA_IN[7]~input (
	.i(DATA_IN[7]),
	.ibar(gnd),
	.o(\DATA_IN[7]~input_o ));
// synopsys translate_off
defparam \DATA_IN[7]~input .bus_hold = "false";
defparam \DATA_IN[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y40_N19
dffeas \Data_Memory_Module|Memory~49 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_memory_multiplexer|f[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~49 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N22
cycloneive_lcell_comb \Data_Memory_Module|data_out~8 (
// Equation(s):
// \Data_Memory_Module|data_out~8_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & (\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a7 )) # (!\Data_Memory_Module|Memory~41_q  & 
// ((\Data_Memory_Module|Memory~49_q )))))

	.dataa(\Data_Memory_Module|data_out[16]~0_combout ),
	.datab(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a7 ),
	.datac(\Data_Memory_Module|Memory~41_q ),
	.datad(\Data_Memory_Module|Memory~49_q ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~8 .lut_mask = 16'h4540;
defparam \Data_Memory_Module|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y40_N23
dffeas \Data_Memory_Module|data_out[7] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[7] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N10
cycloneive_lcell_comb \mux_data|Mux24~2 (
// Equation(s):
// \mux_data|Mux24~2_combout  = (\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [7]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[7]~input_o ))

	.dataa(gnd),
	.datab(\DATA_IN[7]~input_o ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\Data_Memory_Module|data_out [7]),
	.cin(gnd),
	.combout(\mux_data|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux24~2 .lut_mask = 16'hFC0C;
defparam \mux_data|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N28
cycloneive_lcell_comb \mux_data|Mux24~3 (
// Equation(s):
// \mux_data|Mux24~3_combout  = (\DATA_Mux[1]~input_o  & (\alu_component|mux1|Mux7~11_combout  & (!\DATA_Mux[0]~input_o ))) # (!\DATA_Mux[1]~input_o  & (((\mux_data|Mux24~2_combout ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\alu_component|mux1|Mux7~11_combout ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\mux_data|Mux24~2_combout ),
	.cin(gnd),
	.combout(\mux_data|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux24~3 .lut_mask = 16'h5D08;
defparam \mux_data|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y41_N17
dffeas \ir_register|Q[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_data|Mux24~3_combout ),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[7] .is_wysiwyg = "true";
defparam \ir_register|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N12
cycloneive_lcell_comb \A_multiplexer|f[7]~7 (
// Equation(s):
// \A_multiplexer|f[7]~7_combout  = (\A_MUX~input_o  & (\ir_register|Q [7])) # (!\A_MUX~input_o  & ((\mux_data|Mux24~3_combout )))

	.dataa(\A_MUX~input_o ),
	.datab(gnd),
	.datac(\ir_register|Q [7]),
	.datad(\mux_data|Mux24~3_combout ),
	.cin(gnd),
	.combout(\A_multiplexer|f[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[7]~7 .lut_mask = 16'hF5A0;
defparam \A_multiplexer|f[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y41_N13
dffeas \A_register|Q[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_multiplexer|f[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[7] .is_wysiwyg = "true";
defparam \A_register|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N14
cycloneive_lcell_comb \alu_component|mux1|Mux6~13 (
// Equation(s):
// \alu_component|mux1|Mux6~13_combout  = (!\IM_MUX1~input_o  & ((\ALU_Op[0]~input_o  & ((\A_register|Q [7]))) # (!\ALU_Op[0]~input_o  & (\A_register|Q [5]))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\A_register|Q [5]),
	.datac(\IM_MUX1~input_o ),
	.datad(\A_register|Q [7]),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux6~13 .lut_mask = 16'h0E04;
defparam \alu_component|mux1|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N0
cycloneive_lcell_comb \alu_component|mux1|Mux6~12 (
// Equation(s):
// \alu_component|mux1|Mux6~12_combout  = (\alu_component|adder1|s2|p2|cout~0_combout  & (\ALU_Op[1]~input_o  $ (((!\IM_MUX1~input_o  & \A_register|Q [6]))))) # (!\alu_component|adder1|s2|p2|cout~0_combout  & (!\IM_MUX1~input_o  & (\A_register|Q [6])))

	.dataa(\alu_component|adder1|s2|p2|cout~0_combout ),
	.datab(\IM_MUX1~input_o ),
	.datac(\A_register|Q [6]),
	.datad(\ALU_Op[1]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux6~12 .lut_mask = 16'h9A30;
defparam \alu_component|mux1|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N0
cycloneive_lcell_comb \alu_component|mux1|Mux6~10 (
// Equation(s):
// \alu_component|mux1|Mux6~10_combout  = (\im_mux2_component|Mux25~0_combout  & ((\alu_component|mux1|Mux6~12_combout  & ((!\ALU_Op[1]~input_o ))) # (!\alu_component|mux1|Mux6~12_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o ))))) # 
// (!\im_mux2_component|Mux25~0_combout  & (\alu_component|mux1|Mux6~12_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\im_mux2_component|Mux25~0_combout ),
	.datac(\alu_component|mux1|Mux6~12_combout ),
	.datad(\ALU_Op[1]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux6~10 .lut_mask = 16'h3CE8;
defparam \alu_component|mux1|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N30
cycloneive_lcell_comb \alu_component|mux1|Mux6~11 (
// Equation(s):
// \alu_component|mux1|Mux6~11_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & ((!\alu_component|mux1|Mux6~10_combout ))) # (!\ALU_Op[1]~input_o  & (\alu_component|mux1|Mux6~13_combout )))) # (!\ALU_Op[2]~input_o  & 
// (((\alu_component|mux1|Mux6~10_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\alu_component|mux1|Mux6~13_combout ),
	.datad(\alu_component|mux1|Mux6~10_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux6~11 .lut_mask = 16'h75A8;
defparam \alu_component|mux1|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y58_N22
cycloneive_io_ibuf \DATA_IN[6]~input (
	.i(DATA_IN[6]),
	.ibar(gnd),
	.o(\DATA_IN[6]~input_o ));
// synopsys translate_off
defparam \DATA_IN[6]~input .bus_hold = "false";
defparam \DATA_IN[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X84_Y40_N15
dffeas \Data_Memory_Module|Memory~48 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_memory_multiplexer|f[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~48 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N12
cycloneive_lcell_comb \Data_Memory_Module|data_out~7 (
// Equation(s):
// \Data_Memory_Module|data_out~7_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & (\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a6 )) # (!\Data_Memory_Module|Memory~41_q  & 
// ((\Data_Memory_Module|Memory~48_q )))))

	.dataa(\Data_Memory_Module|data_out[16]~0_combout ),
	.datab(\Data_Memory_Module|Memory~41_q ),
	.datac(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\Data_Memory_Module|Memory~48_q ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~7 .lut_mask = 16'h5140;
defparam \Data_Memory_Module|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y40_N13
dffeas \Data_Memory_Module|data_out[6] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[6] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N26
cycloneive_lcell_comb \mux_data|Mux25~2 (
// Equation(s):
// \mux_data|Mux25~2_combout  = (\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [6]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[6]~input_o ))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(gnd),
	.datac(\DATA_IN[6]~input_o ),
	.datad(\Data_Memory_Module|data_out [6]),
	.cin(gnd),
	.combout(\mux_data|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux25~2 .lut_mask = 16'hFA50;
defparam \mux_data|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N0
cycloneive_lcell_comb \mux_data|Mux25~3 (
// Equation(s):
// \mux_data|Mux25~3_combout  = (\DATA_Mux[1]~input_o  & (\alu_component|mux1|Mux6~11_combout  & ((!\DATA_Mux[0]~input_o )))) # (!\DATA_Mux[1]~input_o  & (((\mux_data|Mux25~2_combout ))))

	.dataa(\alu_component|mux1|Mux6~11_combout ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\mux_data|Mux25~2_combout ),
	.datad(\DATA_Mux[0]~input_o ),
	.cin(gnd),
	.combout(\mux_data|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux25~3 .lut_mask = 16'h30B8;
defparam \mux_data|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y40_N1
dffeas \ir_register|Q[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mux_data|Mux25~3_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[6] .is_wysiwyg = "true";
defparam \ir_register|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N6
cycloneive_lcell_comb \Data_Memory_Module|Memory~47feeder (
// Equation(s):
// \Data_Memory_Module|Memory~47feeder_combout  = \Data_memory_multiplexer|f[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_memory_multiplexer|f[5]~5_combout ),
	.cin(gnd),
	.combout(\Data_Memory_Module|Memory~47feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|Memory~47feeder .lut_mask = 16'hFF00;
defparam \Data_Memory_Module|Memory~47feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y40_N7
dffeas \Data_Memory_Module|Memory~47 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|Memory~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~47 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N22
cycloneive_lcell_comb \Data_Memory_Module|data_out~6 (
// Equation(s):
// \Data_Memory_Module|data_out~6_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & (\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a5 )) # (!\Data_Memory_Module|Memory~41_q  & 
// ((\Data_Memory_Module|Memory~47_q )))))

	.dataa(\Data_Memory_Module|data_out[16]~0_combout ),
	.datab(\Data_Memory_Module|Memory~41_q ),
	.datac(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\Data_Memory_Module|Memory~47_q ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~6 .lut_mask = 16'h5140;
defparam \Data_Memory_Module|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y40_N23
dffeas \Data_Memory_Module|data_out[5] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[5] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N6
cycloneive_lcell_comb \mux_data|Mux26~2 (
// Equation(s):
// \mux_data|Mux26~2_combout  = (\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [5]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[5]~input_o ))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_IN[5]~input_o ),
	.datac(gnd),
	.datad(\Data_Memory_Module|data_out [5]),
	.cin(gnd),
	.combout(\mux_data|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux26~2 .lut_mask = 16'hEE44;
defparam \mux_data|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N24
cycloneive_lcell_comb \alu_component|mux1|Mux5~12 (
// Equation(s):
// \alu_component|mux1|Mux5~12_combout  = (\IM_MUX1~input_o  & (((\ALU_Op[1]~input_o  & \alu_component|adder1|s2|p1|cout~0_combout )))) # (!\IM_MUX1~input_o  & (\A_register|Q [5] $ (((\ALU_Op[1]~input_o  & \alu_component|adder1|s2|p1|cout~0_combout )))))

	.dataa(\IM_MUX1~input_o ),
	.datab(\A_register|Q [5]),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\alu_component|adder1|s2|p1|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux5~12 .lut_mask = 16'hB444;
defparam \alu_component|mux1|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N6
cycloneive_lcell_comb \alu_component|mux1|Mux5~10 (
// Equation(s):
// \alu_component|mux1|Mux5~10_combout  = (\im_mux2_component|Mux26~0_combout  & ((\ALU_Op[1]~input_o  & ((!\alu_component|mux1|Mux5~12_combout ))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o ) # (\alu_component|mux1|Mux5~12_combout ))))) # 
// (!\im_mux2_component|Mux26~0_combout  & (\alu_component|mux1|Mux5~12_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\im_mux2_component|Mux26~0_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\alu_component|mux1|Mux5~12_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux5~10 .lut_mask = 16'h3EC8;
defparam \alu_component|mux1|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N2
cycloneive_lcell_comb \alu_component|mux1|Mux5~13 (
// Equation(s):
// \alu_component|mux1|Mux5~13_combout  = (!\IM_MUX1~input_o  & ((\ALU_Op[0]~input_o  & ((\A_register|Q [6]))) # (!\ALU_Op[0]~input_o  & (\A_register|Q [4]))))

	.dataa(\IM_MUX1~input_o ),
	.datab(\A_register|Q [4]),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\A_register|Q [6]),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux5~13 .lut_mask = 16'h5404;
defparam \alu_component|mux1|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N4
cycloneive_lcell_comb \alu_component|mux1|Mux5~11 (
// Equation(s):
// \alu_component|mux1|Mux5~11_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & (!\alu_component|mux1|Mux5~10_combout )) # (!\ALU_Op[1]~input_o  & ((\alu_component|mux1|Mux5~13_combout ))))) # (!\ALU_Op[2]~input_o  & 
// (\alu_component|mux1|Mux5~10_combout ))

	.dataa(\alu_component|mux1|Mux5~10_combout ),
	.datab(\alu_component|mux1|Mux5~13_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\ALU_Op[2]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux5~11 .lut_mask = 16'h5CAA;
defparam \alu_component|mux1|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N18
cycloneive_lcell_comb \mux_data|Mux26~3 (
// Equation(s):
// \mux_data|Mux26~3_combout  = (\DATA_Mux[1]~input_o  & (!\DATA_Mux[0]~input_o  & ((\alu_component|mux1|Mux5~11_combout )))) # (!\DATA_Mux[1]~input_o  & (((\mux_data|Mux26~2_combout ))))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\mux_data|Mux26~2_combout ),
	.datad(\alu_component|mux1|Mux5~11_combout ),
	.cin(gnd),
	.combout(\mux_data|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux26~3 .lut_mask = 16'h7430;
defparam \mux_data|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y40_N19
dffeas \ir_register|Q[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mux_data|Mux26~3_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[5] .is_wysiwyg = "true";
defparam \ir_register|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N0
cycloneive_lcell_comb \A_multiplexer|f[5]~5 (
// Equation(s):
// \A_multiplexer|f[5]~5_combout  = (\A_MUX~input_o  & (\ir_register|Q [5])) # (!\A_MUX~input_o  & ((\mux_data|Mux26~3_combout )))

	.dataa(\A_MUX~input_o ),
	.datab(gnd),
	.datac(\ir_register|Q [5]),
	.datad(\mux_data|Mux26~3_combout ),
	.cin(gnd),
	.combout(\A_multiplexer|f[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[5]~5 .lut_mask = 16'hF5A0;
defparam \A_multiplexer|f[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y42_N1
dffeas \A_register|Q[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_multiplexer|f[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[5] .is_wysiwyg = "true";
defparam \A_register|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N22
cycloneive_lcell_comb \alu_component|mux1|Mux4~13 (
// Equation(s):
// \alu_component|mux1|Mux4~13_combout  = (!\IM_MUX1~input_o  & ((\ALU_Op[0]~input_o  & ((\A_register|Q [5]))) # (!\ALU_Op[0]~input_o  & (\A_register|Q [3]))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\IM_MUX1~input_o ),
	.datac(\A_register|Q [3]),
	.datad(\A_register|Q [5]),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux4~13 .lut_mask = 16'h3210;
defparam \alu_component|mux1|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N30
cycloneive_lcell_comb \alu_component|mux1|Mux4~11 (
// Equation(s):
// \alu_component|mux1|Mux4~11_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & (!\alu_component|mux1|Mux4~10_combout )) # (!\ALU_Op[1]~input_o  & ((\alu_component|mux1|Mux4~13_combout ))))) # (!\ALU_Op[2]~input_o  & 
// (\alu_component|mux1|Mux4~10_combout ))

	.dataa(\alu_component|mux1|Mux4~10_combout ),
	.datab(\ALU_Op[2]~input_o ),
	.datac(\alu_component|mux1|Mux4~13_combout ),
	.datad(\ALU_Op[1]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux4~11 .lut_mask = 16'h66E2;
defparam \alu_component|mux1|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N15
cycloneive_io_ibuf \DATA_IN[4]~input (
	.i(DATA_IN[4]),
	.ibar(gnd),
	.o(\DATA_IN[4]~input_o ));
// synopsys translate_off
defparam \DATA_IN[4]~input .bus_hold = "false";
defparam \DATA_IN[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N16
cycloneive_lcell_comb \Data_Memory_Module|Memory~46feeder (
// Equation(s):
// \Data_Memory_Module|Memory~46feeder_combout  = \Data_memory_multiplexer|f[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Data_memory_multiplexer|f[4]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Memory_Module|Memory~46feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|Memory~46feeder .lut_mask = 16'hF0F0;
defparam \Data_Memory_Module|Memory~46feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y40_N17
dffeas \Data_Memory_Module|Memory~46 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|Memory~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~46 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N28
cycloneive_lcell_comb \Data_Memory_Module|data_out~5 (
// Equation(s):
// \Data_Memory_Module|data_out~5_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & (\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a4 )) # (!\Data_Memory_Module|Memory~41_q  & 
// ((\Data_Memory_Module|Memory~46_q )))))

	.dataa(\Data_Memory_Module|data_out[16]~0_combout ),
	.datab(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a4 ),
	.datac(\Data_Memory_Module|Memory~41_q ),
	.datad(\Data_Memory_Module|Memory~46_q ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~5 .lut_mask = 16'h4540;
defparam \Data_Memory_Module|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y40_N29
dffeas \Data_Memory_Module|data_out[4] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[4] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N14
cycloneive_lcell_comb \mux_data|Mux27~2 (
// Equation(s):
// \mux_data|Mux27~2_combout  = (\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [4]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[4]~input_o ))

	.dataa(\DATA_IN[4]~input_o ),
	.datab(\DATA_Mux[0]~input_o ),
	.datac(gnd),
	.datad(\Data_Memory_Module|data_out [4]),
	.cin(gnd),
	.combout(\mux_data|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux27~2 .lut_mask = 16'hEE22;
defparam \mux_data|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N24
cycloneive_lcell_comb \mux_data|Mux27~3 (
// Equation(s):
// \mux_data|Mux27~3_combout  = (\DATA_Mux[1]~input_o  & (!\DATA_Mux[0]~input_o  & (\alu_component|mux1|Mux4~11_combout ))) # (!\DATA_Mux[1]~input_o  & (((\mux_data|Mux27~2_combout ))))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\alu_component|mux1|Mux4~11_combout ),
	.datad(\mux_data|Mux27~2_combout ),
	.cin(gnd),
	.combout(\mux_data|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux27~3 .lut_mask = 16'h7340;
defparam \mux_data|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y40_N25
dffeas \ir_register|Q[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mux_data|Mux27~3_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[4] .is_wysiwyg = "true";
defparam \ir_register|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N16
cycloneive_lcell_comb \A_multiplexer|f[4]~4 (
// Equation(s):
// \A_multiplexer|f[4]~4_combout  = (\A_MUX~input_o  & (\ir_register|Q [4])) # (!\A_MUX~input_o  & ((\mux_data|Mux27~3_combout )))

	.dataa(\ir_register|Q [4]),
	.datab(gnd),
	.datac(\A_MUX~input_o ),
	.datad(\mux_data|Mux27~3_combout ),
	.cin(gnd),
	.combout(\A_multiplexer|f[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[4]~4 .lut_mask = 16'hAFA0;
defparam \A_multiplexer|f[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y40_N17
dffeas \A_register|Q[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_multiplexer|f[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[4] .is_wysiwyg = "true";
defparam \A_register|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N12
cycloneive_lcell_comb \alu_component|mux1|Mux3~13 (
// Equation(s):
// \alu_component|mux1|Mux3~13_combout  = (!\IM_MUX1~input_o  & ((\ALU_Op[0]~input_o  & (\A_register|Q [4])) # (!\ALU_Op[0]~input_o  & ((\A_register|Q [2])))))

	.dataa(\A_register|Q [4]),
	.datab(\A_register|Q [2]),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\IM_MUX1~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux3~13 .lut_mask = 16'h00AC;
defparam \alu_component|mux1|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N2
cycloneive_lcell_comb \alu_component|mux1|Mux3~12 (
// Equation(s):
// \alu_component|mux1|Mux3~12_combout  = (\IM_MUX1~input_o  & (\ALU_Op[1]~input_o  & (\alu_component|adder1|s1|p3|cout~0_combout ))) # (!\IM_MUX1~input_o  & (\A_register|Q [3] $ (((\ALU_Op[1]~input_o  & \alu_component|adder1|s1|p3|cout~0_combout )))))

	.dataa(\IM_MUX1~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\alu_component|adder1|s1|p3|cout~0_combout ),
	.datad(\A_register|Q [3]),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux3~12 .lut_mask = 16'h95C0;
defparam \alu_component|mux1|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N28
cycloneive_lcell_comb \alu_component|mux1|Mux3~10 (
// Equation(s):
// \alu_component|mux1|Mux3~10_combout  = (\alu_component|mux1|Mux3~12_combout  & ((\ALU_Op[1]~input_o  & ((!\im_mux2_component|Mux28~0_combout ))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o ) # (\im_mux2_component|Mux28~0_combout ))))) # 
// (!\alu_component|mux1|Mux3~12_combout  & (\im_mux2_component|Mux28~0_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\alu_component|mux1|Mux3~12_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\im_mux2_component|Mux28~0_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux3~10 .lut_mask = 16'h3EC8;
defparam \alu_component|mux1|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N6
cycloneive_lcell_comb \alu_component|mux1|Mux3~11 (
// Equation(s):
// \alu_component|mux1|Mux3~11_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & ((!\alu_component|mux1|Mux3~10_combout ))) # (!\ALU_Op[1]~input_o  & (\alu_component|mux1|Mux3~13_combout )))) # (!\ALU_Op[2]~input_o  & 
// (((\alu_component|mux1|Mux3~10_combout ))))

	.dataa(\alu_component|mux1|Mux3~13_combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\alu_component|mux1|Mux3~10_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux3~11 .lut_mask = 16'h2FE0;
defparam \alu_component|mux1|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y24_N1
cycloneive_io_ibuf \DATA_IN[3]~input (
	.i(DATA_IN[3]),
	.ibar(gnd),
	.o(\DATA_IN[3]~input_o ));
// synopsys translate_off
defparam \DATA_IN[3]~input .bus_hold = "false";
defparam \DATA_IN[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y40_N29
dffeas \Data_Memory_Module|Memory~45 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_memory_multiplexer|f[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~45 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N8
cycloneive_lcell_comb \Data_Memory_Module|data_out~4 (
// Equation(s):
// \Data_Memory_Module|data_out~4_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & (\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a3 )) # (!\Data_Memory_Module|Memory~41_q  & 
// ((\Data_Memory_Module|Memory~45_q )))))

	.dataa(\Data_Memory_Module|Memory~41_q ),
	.datab(\Data_Memory_Module|data_out[16]~0_combout ),
	.datac(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\Data_Memory_Module|Memory~45_q ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~4 .lut_mask = 16'h3120;
defparam \Data_Memory_Module|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N9
dffeas \Data_Memory_Module|data_out[3] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[3] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N16
cycloneive_lcell_comb \mux_data|Mux28~2 (
// Equation(s):
// \mux_data|Mux28~2_combout  = (\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [3]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[3]~input_o ))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(gnd),
	.datac(\DATA_IN[3]~input_o ),
	.datad(\Data_Memory_Module|data_out [3]),
	.cin(gnd),
	.combout(\mux_data|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux28~2 .lut_mask = 16'hFA50;
defparam \mux_data|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N2
cycloneive_lcell_comb \mux_data|Mux28~3 (
// Equation(s):
// \mux_data|Mux28~3_combout  = (\DATA_Mux[1]~input_o  & (!\DATA_Mux[0]~input_o  & (\alu_component|mux1|Mux3~11_combout ))) # (!\DATA_Mux[1]~input_o  & (((\mux_data|Mux28~2_combout ))))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\alu_component|mux1|Mux3~11_combout ),
	.datad(\mux_data|Mux28~2_combout ),
	.cin(gnd),
	.combout(\mux_data|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux28~3 .lut_mask = 16'h7340;
defparam \mux_data|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y40_N7
dffeas \ir_register|Q[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_data|Mux28~3_combout ),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[3] .is_wysiwyg = "true";
defparam \ir_register|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N6
cycloneive_lcell_comb \A_multiplexer|f[3]~3 (
// Equation(s):
// \A_multiplexer|f[3]~3_combout  = (\A_MUX~input_o  & (\ir_register|Q [3])) # (!\A_MUX~input_o  & ((\mux_data|Mux28~3_combout )))

	.dataa(gnd),
	.datab(\A_MUX~input_o ),
	.datac(\ir_register|Q [3]),
	.datad(\mux_data|Mux28~3_combout ),
	.cin(gnd),
	.combout(\A_multiplexer|f[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[3]~3 .lut_mask = 16'hF3C0;
defparam \A_multiplexer|f[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y40_N7
dffeas \A_register|Q[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_multiplexer|f[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[3] .is_wysiwyg = "true";
defparam \A_register|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N14
cycloneive_lcell_comb \alu_component|mux1|Mux2~13 (
// Equation(s):
// \alu_component|mux1|Mux2~13_combout  = (!\IM_MUX1~input_o  & ((\ALU_Op[0]~input_o  & ((\A_register|Q [3]))) # (!\ALU_Op[0]~input_o  & (\A_register|Q [1]))))

	.dataa(\IM_MUX1~input_o ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\A_register|Q [1]),
	.datad(\A_register|Q [3]),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux2~13 .lut_mask = 16'h5410;
defparam \alu_component|mux1|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N0
cycloneive_lcell_comb \alu_component|mux1|Mux2~12 (
// Equation(s):
// \alu_component|mux1|Mux2~12_combout  = (\IM_MUX1~input_o  & (\alu_component|adder1|s1|p2|cout~0_combout  & ((\ALU_Op[1]~input_o )))) # (!\IM_MUX1~input_o  & (\A_register|Q [2] $ (((\alu_component|adder1|s1|p2|cout~0_combout  & \ALU_Op[1]~input_o )))))

	.dataa(\IM_MUX1~input_o ),
	.datab(\alu_component|adder1|s1|p2|cout~0_combout ),
	.datac(\A_register|Q [2]),
	.datad(\ALU_Op[1]~input_o ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux2~12 .lut_mask = 16'h9C50;
defparam \alu_component|mux1|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N26
cycloneive_lcell_comb \alu_component|mux1|Mux2~10 (
// Equation(s):
// \alu_component|mux1|Mux2~10_combout  = (\alu_component|mux1|Mux2~12_combout  & ((\ALU_Op[1]~input_o  & ((!\im_mux2_component|Mux29~0_combout ))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o ) # (\im_mux2_component|Mux29~0_combout ))))) # 
// (!\alu_component|mux1|Mux2~12_combout  & (\im_mux2_component|Mux29~0_combout  & ((\ALU_Op[1]~input_o ) # (\ALU_Op[0]~input_o ))))

	.dataa(\alu_component|mux1|Mux2~12_combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\im_mux2_component|Mux29~0_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux2~10 .lut_mask = 16'h76A8;
defparam \alu_component|mux1|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N26
cycloneive_lcell_comb \alu_component|mux1|Mux2~11 (
// Equation(s):
// \alu_component|mux1|Mux2~11_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & ((!\alu_component|mux1|Mux2~10_combout ))) # (!\ALU_Op[1]~input_o  & (\alu_component|mux1|Mux2~13_combout )))) # (!\ALU_Op[2]~input_o  & 
// (((\alu_component|mux1|Mux2~10_combout ))))

	.dataa(\alu_component|mux1|Mux2~13_combout ),
	.datab(\ALU_Op[2]~input_o ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\alu_component|mux1|Mux2~10_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux2~11 .lut_mask = 16'h3BC8;
defparam \alu_component|mux1|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y20_N1
cycloneive_io_ibuf \DATA_IN[2]~input (
	.i(DATA_IN[2]),
	.ibar(gnd),
	.o(\DATA_IN[2]~input_o ));
// synopsys translate_off
defparam \DATA_IN[2]~input .bus_hold = "false";
defparam \DATA_IN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y40_N25
dffeas \Data_Memory_Module|Memory~44 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_memory_multiplexer|f[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~44 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N6
cycloneive_lcell_comb \Data_Memory_Module|data_out~3 (
// Equation(s):
// \Data_Memory_Module|data_out~3_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & (\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a2 )) # (!\Data_Memory_Module|Memory~41_q  & 
// ((\Data_Memory_Module|Memory~44_q )))))

	.dataa(\Data_Memory_Module|Memory~41_q ),
	.datab(\Data_Memory_Module|data_out[16]~0_combout ),
	.datac(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\Data_Memory_Module|Memory~44_q ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~3 .lut_mask = 16'h3120;
defparam \Data_Memory_Module|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y40_N7
dffeas \Data_Memory_Module|data_out[2] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[2] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N24
cycloneive_lcell_comb \mux_data|Mux29~2 (
// Equation(s):
// \mux_data|Mux29~2_combout  = (\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [2]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[2]~input_o ))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_IN[2]~input_o ),
	.datac(gnd),
	.datad(\Data_Memory_Module|data_out [2]),
	.cin(gnd),
	.combout(\mux_data|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux29~2 .lut_mask = 16'hEE44;
defparam \mux_data|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N4
cycloneive_lcell_comb \mux_data|Mux29~3 (
// Equation(s):
// \mux_data|Mux29~3_combout  = (\DATA_Mux[1]~input_o  & (!\DATA_Mux[0]~input_o  & (\alu_component|mux1|Mux2~11_combout ))) # (!\DATA_Mux[1]~input_o  & (((\mux_data|Mux29~2_combout ))))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\alu_component|mux1|Mux2~11_combout ),
	.datad(\mux_data|Mux29~2_combout ),
	.cin(gnd),
	.combout(\mux_data|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux29~3 .lut_mask = 16'h7340;
defparam \mux_data|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N16
cycloneive_lcell_comb \A_multiplexer|f[2]~2 (
// Equation(s):
// \A_multiplexer|f[2]~2_combout  = (\A_MUX~input_o  & ((\ir_register|Q [2]))) # (!\A_MUX~input_o  & (\mux_data|Mux29~3_combout ))

	.dataa(gnd),
	.datab(\A_MUX~input_o ),
	.datac(\mux_data|Mux29~3_combout ),
	.datad(\ir_register|Q [2]),
	.cin(gnd),
	.combout(\A_multiplexer|f[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[2]~2 .lut_mask = 16'hFC30;
defparam \A_multiplexer|f[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y40_N17
dffeas \A_register|Q[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_multiplexer|f[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[2] .is_wysiwyg = "true";
defparam \A_register|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N22
cycloneive_lcell_comb \alu_component|mux1|Mux1~13 (
// Equation(s):
// \alu_component|mux1|Mux1~13_combout  = (!\IM_MUX1~input_o  & ((\ALU_Op[0]~input_o  & (\A_register|Q [2])) # (!\ALU_Op[0]~input_o  & ((\A_register|Q [0])))))

	.dataa(\IM_MUX1~input_o ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\A_register|Q [2]),
	.datad(\A_register|Q [0]),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux1~13 .lut_mask = 16'h5140;
defparam \alu_component|mux1|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N22
cycloneive_lcell_comb \alu_component|mux1|Mux1~12 (
// Equation(s):
// \alu_component|mux1|Mux1~12_combout  = (\IM_MUX1~input_o  & (\ALU_Op[1]~input_o  & ((\alu_component|adder1|s1|p1|cout~1_combout )))) # (!\IM_MUX1~input_o  & (\A_register|Q [1] $ (((\ALU_Op[1]~input_o  & \alu_component|adder1|s1|p1|cout~1_combout )))))

	.dataa(\IM_MUX1~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\A_register|Q [1]),
	.datad(\alu_component|adder1|s1|p1|cout~1_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux1~12 .lut_mask = 16'h9C50;
defparam \alu_component|mux1|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N20
cycloneive_lcell_comb \alu_component|mux1|Mux1~10 (
// Equation(s):
// \alu_component|mux1|Mux1~10_combout  = (\im_mux2_component|Mux30~0_combout  & ((\ALU_Op[1]~input_o  & ((!\alu_component|mux1|Mux1~12_combout ))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o ) # (\alu_component|mux1|Mux1~12_combout ))))) # 
// (!\im_mux2_component|Mux30~0_combout  & (\alu_component|mux1|Mux1~12_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\im_mux2_component|Mux30~0_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\alu_component|mux1|Mux1~12_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux1~10 .lut_mask = 16'h3EC8;
defparam \alu_component|mux1|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N30
cycloneive_lcell_comb \alu_component|mux1|Mux1~11 (
// Equation(s):
// \alu_component|mux1|Mux1~11_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & ((!\alu_component|mux1|Mux1~10_combout ))) # (!\ALU_Op[1]~input_o  & (\alu_component|mux1|Mux1~13_combout )))) # (!\ALU_Op[2]~input_o  & 
// (((\alu_component|mux1|Mux1~10_combout ))))

	.dataa(\alu_component|mux1|Mux1~13_combout ),
	.datab(\ALU_Op[2]~input_o ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\alu_component|mux1|Mux1~10_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux1~11 .lut_mask = 16'h3BC8;
defparam \alu_component|mux1|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N22
cycloneive_io_ibuf \DATA_IN[1]~input (
	.i(DATA_IN[1]),
	.ibar(gnd),
	.o(\DATA_IN[1]~input_o ));
// synopsys translate_off
defparam \DATA_IN[1]~input .bus_hold = "false";
defparam \DATA_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y40_N19
dffeas \Data_Memory_Module|Memory~43 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_memory_multiplexer|f[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~43 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N12
cycloneive_lcell_comb \Data_Memory_Module|data_out~2 (
// Equation(s):
// \Data_Memory_Module|data_out~2_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & (\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a1 )) # (!\Data_Memory_Module|Memory~41_q  & 
// ((\Data_Memory_Module|Memory~43_q )))))

	.dataa(\Data_Memory_Module|data_out[16]~0_combout ),
	.datab(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\Data_Memory_Module|Memory~41_q ),
	.datad(\Data_Memory_Module|Memory~43_q ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~2 .lut_mask = 16'h4540;
defparam \Data_Memory_Module|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y40_N13
dffeas \Data_Memory_Module|data_out[1] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[1] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N2
cycloneive_lcell_comb \mux_data|Mux30~2 (
// Equation(s):
// \mux_data|Mux30~2_combout  = (\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [1]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[1]~input_o ))

	.dataa(gnd),
	.datab(\DATA_Mux[0]~input_o ),
	.datac(\DATA_IN[1]~input_o ),
	.datad(\Data_Memory_Module|data_out [1]),
	.cin(gnd),
	.combout(\mux_data|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux30~2 .lut_mask = 16'hFC30;
defparam \mux_data|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N22
cycloneive_lcell_comb \mux_data|Mux30~3 (
// Equation(s):
// \mux_data|Mux30~3_combout  = (\DATA_Mux[1]~input_o  & (!\DATA_Mux[0]~input_o  & (\alu_component|mux1|Mux1~11_combout ))) # (!\DATA_Mux[1]~input_o  & (((\mux_data|Mux30~2_combout ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\DATA_Mux[0]~input_o ),
	.datac(\alu_component|mux1|Mux1~11_combout ),
	.datad(\mux_data|Mux30~2_combout ),
	.cin(gnd),
	.combout(\mux_data|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux30~3 .lut_mask = 16'h7520;
defparam \mux_data|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y42_N5
dffeas \ir_register|Q[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_data|Mux30~3_combout ),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[1] .is_wysiwyg = "true";
defparam \ir_register|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N10
cycloneive_lcell_comb \A_multiplexer|f[1]~1 (
// Equation(s):
// \A_multiplexer|f[1]~1_combout  = (\A_MUX~input_o  & (\ir_register|Q [1])) # (!\A_MUX~input_o  & ((\mux_data|Mux30~3_combout )))

	.dataa(\ir_register|Q [1]),
	.datab(gnd),
	.datac(\mux_data|Mux30~3_combout ),
	.datad(\A_MUX~input_o ),
	.cin(gnd),
	.combout(\A_multiplexer|f[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[1]~1 .lut_mask = 16'hAAF0;
defparam \A_multiplexer|f[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y42_N11
dffeas \A_register|Q[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_multiplexer|f[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[1] .is_wysiwyg = "true";
defparam \A_register|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N4
cycloneive_lcell_comb \im_mux1_component|f[1]~0 (
// Equation(s):
// \im_mux1_component|f[1]~0_combout  = (!\IM_MUX1~input_o  & \A_register|Q [1])

	.dataa(gnd),
	.datab(\IM_MUX1~input_o ),
	.datac(gnd),
	.datad(\A_register|Q [1]),
	.cin(gnd),
	.combout(\im_mux1_component|f[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \im_mux1_component|f[1]~0 .lut_mask = 16'h3300;
defparam \im_mux1_component|f[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N8
cycloneive_lcell_comb \alu_component|mux1|Mux0~2 (
// Equation(s):
// \alu_component|mux1|Mux0~2_combout  = (\alu_component|mux1|Mux0~0_combout  & (\ALU_Op[0]~input_o  & ((\im_mux1_component|f[1]~0_combout ) # (!\alu_component|mux1|Mux0~1_combout )))) # (!\alu_component|mux1|Mux0~0_combout  & 
// (((\alu_component|mux1|Mux0~1_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\alu_component|mux1|Mux0~1_combout ),
	.datac(\alu_component|mux1|Mux0~0_combout ),
	.datad(\im_mux1_component|f[1]~0_combout ),
	.cin(gnd),
	.combout(\alu_component|mux1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|mux1|Mux0~2 .lut_mask = 16'hAC2C;
defparam \alu_component|mux1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y56_N22
cycloneive_io_ibuf \DATA_IN[0]~input (
	.i(DATA_IN[0]),
	.ibar(gnd),
	.o(\DATA_IN[0]~input_o ));
// synopsys translate_off
defparam \DATA_IN[0]~input .bus_hold = "false";
defparam \DATA_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y39_N1
dffeas \Data_Memory_Module|Memory~42 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_memory_multiplexer|f[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Memory_Module|Memory~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|Memory~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|Memory~42 .is_wysiwyg = "true";
defparam \Data_Memory_Module|Memory~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N28
cycloneive_lcell_comb \Data_Memory_Module|data_out~1 (
// Equation(s):
// \Data_Memory_Module|data_out~1_combout  = (!\Data_Memory_Module|data_out[16]~0_combout  & ((\Data_Memory_Module|Memory~41_q  & ((\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\Data_Memory_Module|Memory~41_q  & 
// (\Data_Memory_Module|Memory~42_q ))))

	.dataa(\Data_Memory_Module|Memory~41_q ),
	.datab(\Data_Memory_Module|data_out[16]~0_combout ),
	.datac(\Data_Memory_Module|Memory~42_q ),
	.datad(\Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\Data_Memory_Module|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Memory_Module|data_out~1 .lut_mask = 16'h3210;
defparam \Data_Memory_Module|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y40_N29
dffeas \Data_Memory_Module|data_out[0] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\Data_Memory_Module|data_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Memory_Module|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Memory_Module|data_out[0] .is_wysiwyg = "true";
defparam \Data_Memory_Module|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N18
cycloneive_lcell_comb \mux_data|Mux31~3 (
// Equation(s):
// \mux_data|Mux31~3_combout  = (\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [0]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[0]~input_o ))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_IN[0]~input_o ),
	.datac(gnd),
	.datad(\Data_Memory_Module|data_out [0]),
	.cin(gnd),
	.combout(\mux_data|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux31~3 .lut_mask = 16'hEE44;
defparam \mux_data|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N10
cycloneive_lcell_comb \mux_data|Mux31~4 (
// Equation(s):
// \mux_data|Mux31~4_combout  = (\DATA_Mux[1]~input_o  & (!\DATA_Mux[0]~input_o  & (\alu_component|mux1|Mux0~2_combout ))) # (!\DATA_Mux[1]~input_o  & (((\mux_data|Mux31~3_combout ))))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\alu_component|mux1|Mux0~2_combout ),
	.datad(\mux_data|Mux31~3_combout ),
	.cin(gnd),
	.combout(\mux_data|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux31~4 .lut_mask = 16'h7340;
defparam \mux_data|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y40_N31
dffeas \ir_register|Q[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_data|Mux31~4_combout ),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[0] .is_wysiwyg = "true";
defparam \ir_register|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N20
cycloneive_lcell_comb \A_multiplexer|f[0]~0 (
// Equation(s):
// \A_multiplexer|f[0]~0_combout  = (\A_MUX~input_o  & (\ir_register|Q [0])) # (!\A_MUX~input_o  & ((\mux_data|Mux31~4_combout )))

	.dataa(\ir_register|Q [0]),
	.datab(gnd),
	.datac(\A_MUX~input_o ),
	.datad(\mux_data|Mux31~4_combout ),
	.cin(gnd),
	.combout(\A_multiplexer|f[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \A_multiplexer|f[0]~0 .lut_mask = 16'hAFA0;
defparam \A_multiplexer|f[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y42_N9
dffeas \A_register|Q[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A_multiplexer|f[0]~0_combout ),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_register|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \A_register|Q[0] .is_wysiwyg = "true";
defparam \A_register|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N24
cycloneive_lcell_comb \alu_component|adder1|s8|p4|cout~0 (
// Equation(s):
// \alu_component|adder1|s8|p4|cout~0_combout  = (\im_mux1_component|f[31]~30_combout  & ((\alu_component|adder1|s8|p3|cout~0_combout ) # (\im_mux2_component|Mux0~0_combout  $ (\ALU_Op[2]~input_o )))) # (!\im_mux1_component|f[31]~30_combout  & 
// (\alu_component|adder1|s8|p3|cout~0_combout  & (\im_mux2_component|Mux0~0_combout  $ (\ALU_Op[2]~input_o ))))

	.dataa(\im_mux1_component|f[31]~30_combout ),
	.datab(\im_mux2_component|Mux0~0_combout ),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\alu_component|adder1|s8|p3|cout~0_combout ),
	.cin(gnd),
	.combout(\alu_component|adder1|s8|p4|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|adder1|s8|p4|cout~0 .lut_mask = 16'hBE28;
defparam \alu_component|adder1|s8|p4|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N12
cycloneive_lcell_comb \alu_component|Equal0~0 (
// Equation(s):
// \alu_component|Equal0~0_combout  = (!\alu_component|mux1|Mux31~0_combout  & (!\alu_component|mux1|Mux1~11_combout  & (!\alu_component|mux1|Mux0~2_combout  & !\alu_component|mux1|Mux31~2_combout )))

	.dataa(\alu_component|mux1|Mux31~0_combout ),
	.datab(\alu_component|mux1|Mux1~11_combout ),
	.datac(\alu_component|mux1|Mux0~2_combout ),
	.datad(\alu_component|mux1|Mux31~2_combout ),
	.cin(gnd),
	.combout(\alu_component|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|Equal0~0 .lut_mask = 16'h0001;
defparam \alu_component|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N16
cycloneive_lcell_comb \alu_component|Equal0~7 (
// Equation(s):
// \alu_component|Equal0~7_combout  = (!\alu_component|mux1|Mux25~3_combout  & ((\ALU_Op[1]~input_o  & ((!\alu_component|adder1|s7|p3|s~combout ))) # (!\ALU_Op[1]~input_o  & (!\alu_component|mux1|Mux26~1_combout ))))

	.dataa(\alu_component|mux1|Mux26~1_combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\alu_component|adder1|s7|p3|s~combout ),
	.datad(\alu_component|mux1|Mux25~3_combout ),
	.cin(gnd),
	.combout(\alu_component|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|Equal0~7 .lut_mask = 16'h001D;
defparam \alu_component|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N20
cycloneive_lcell_comb \alu_component|Equal0~6 (
// Equation(s):
// \alu_component|Equal0~6_combout  = (!\alu_component|mux1|Mux22~3_combout  & (!\alu_component|mux1|Mux20~3_combout  & (!\alu_component|mux1|Mux19~3_combout  & !\alu_component|mux1|Mux21~3_combout )))

	.dataa(\alu_component|mux1|Mux22~3_combout ),
	.datab(\alu_component|mux1|Mux20~3_combout ),
	.datac(\alu_component|mux1|Mux19~3_combout ),
	.datad(\alu_component|mux1|Mux21~3_combout ),
	.cin(gnd),
	.combout(\alu_component|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|Equal0~6 .lut_mask = 16'h0001;
defparam \alu_component|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N22
cycloneive_lcell_comb \alu_component|Equal0~8 (
// Equation(s):
// \alu_component|Equal0~8_combout  = (\alu_component|Equal0~7_combout  & (!\alu_component|mux1|Mux27~3_combout  & (\alu_component|Equal0~6_combout  & !\alu_component|mux1|Mux28~2_combout )))

	.dataa(\alu_component|Equal0~7_combout ),
	.datab(\alu_component|mux1|Mux27~3_combout ),
	.datac(\alu_component|Equal0~6_combout ),
	.datad(\alu_component|mux1|Mux28~2_combout ),
	.cin(gnd),
	.combout(\alu_component|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|Equal0~8 .lut_mask = 16'h0020;
defparam \alu_component|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N30
cycloneive_lcell_comb \alu_component|Equal0~3 (
// Equation(s):
// \alu_component|Equal0~3_combout  = (!\alu_component|mux1|Mux12~11_combout  & (!\alu_component|mux1|Mux14~11_combout  & (!\alu_component|mux1|Mux11~11_combout  & !\alu_component|mux1|Mux13~11_combout )))

	.dataa(\alu_component|mux1|Mux12~11_combout ),
	.datab(\alu_component|mux1|Mux14~11_combout ),
	.datac(\alu_component|mux1|Mux11~11_combout ),
	.datad(\alu_component|mux1|Mux13~11_combout ),
	.cin(gnd),
	.combout(\alu_component|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|Equal0~3 .lut_mask = 16'h0001;
defparam \alu_component|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N8
cycloneive_lcell_comb \alu_component|Equal0~1 (
// Equation(s):
// \alu_component|Equal0~1_combout  = (!\alu_component|mux1|Mux3~11_combout  & (!\alu_component|mux1|Mux2~11_combout  & (!\alu_component|mux1|Mux4~11_combout  & !\alu_component|mux1|Mux5~11_combout )))

	.dataa(\alu_component|mux1|Mux3~11_combout ),
	.datab(\alu_component|mux1|Mux2~11_combout ),
	.datac(\alu_component|mux1|Mux4~11_combout ),
	.datad(\alu_component|mux1|Mux5~11_combout ),
	.cin(gnd),
	.combout(\alu_component|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|Equal0~1 .lut_mask = 16'h0001;
defparam \alu_component|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N28
cycloneive_lcell_comb \alu_component|Equal0~4 (
// Equation(s):
// \alu_component|Equal0~4_combout  = (!\alu_component|mux1|Mux15~5_combout  & (!\alu_component|mux1|Mux18~3_combout  & (!\alu_component|mux1|Mux16~4_combout  & !\alu_component|mux1|Mux17~3_combout )))

	.dataa(\alu_component|mux1|Mux15~5_combout ),
	.datab(\alu_component|mux1|Mux18~3_combout ),
	.datac(\alu_component|mux1|Mux16~4_combout ),
	.datad(\alu_component|mux1|Mux17~3_combout ),
	.cin(gnd),
	.combout(\alu_component|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|Equal0~4 .lut_mask = 16'h0001;
defparam \alu_component|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N22
cycloneive_lcell_comb \alu_component|Equal0~2 (
// Equation(s):
// \alu_component|Equal0~2_combout  = (!\alu_component|mux1|Mux6~11_combout  & (!\alu_component|mux1|Mux9~11_combout  & (!\alu_component|mux1|Mux10~11_combout  & !\alu_component|mux1|Mux7~11_combout )))

	.dataa(\alu_component|mux1|Mux6~11_combout ),
	.datab(\alu_component|mux1|Mux9~11_combout ),
	.datac(\alu_component|mux1|Mux10~11_combout ),
	.datad(\alu_component|mux1|Mux7~11_combout ),
	.cin(gnd),
	.combout(\alu_component|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|Equal0~2 .lut_mask = 16'h0001;
defparam \alu_component|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y38_N24
cycloneive_lcell_comb \alu_component|Equal0~5 (
// Equation(s):
// \alu_component|Equal0~5_combout  = (\alu_component|Equal0~3_combout  & (\alu_component|Equal0~1_combout  & (\alu_component|Equal0~4_combout  & \alu_component|Equal0~2_combout )))

	.dataa(\alu_component|Equal0~3_combout ),
	.datab(\alu_component|Equal0~1_combout ),
	.datac(\alu_component|Equal0~4_combout ),
	.datad(\alu_component|Equal0~2_combout ),
	.cin(gnd),
	.combout(\alu_component|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|Equal0~5 .lut_mask = 16'h8000;
defparam \alu_component|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N30
cycloneive_lcell_comb \alu_component|Equal0~9 (
// Equation(s):
// \alu_component|Equal0~9_combout  = (!\alu_component|mux1|Mux30~0_combout  & (!\alu_component|mux1|Mux30~4_combout  & (!\alu_component|mux1|Mux29~4_combout  & !\alu_component|mux1|Mux29~0_combout )))

	.dataa(\alu_component|mux1|Mux30~0_combout ),
	.datab(\alu_component|mux1|Mux30~4_combout ),
	.datac(\alu_component|mux1|Mux29~4_combout ),
	.datad(\alu_component|mux1|Mux29~0_combout ),
	.cin(gnd),
	.combout(\alu_component|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|Equal0~9 .lut_mask = 16'h0001;
defparam \alu_component|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N24
cycloneive_lcell_comb \alu_component|Equal0~10 (
// Equation(s):
// \alu_component|Equal0~10_combout  = (\alu_component|Equal0~9_combout  & (!\alu_component|mux1|Mux24~3_combout  & (!\alu_component|mux1|Mux8~11_combout  & !\alu_component|mux1|Mux23~3_combout )))

	.dataa(\alu_component|Equal0~9_combout ),
	.datab(\alu_component|mux1|Mux24~3_combout ),
	.datac(\alu_component|mux1|Mux8~11_combout ),
	.datad(\alu_component|mux1|Mux23~3_combout ),
	.cin(gnd),
	.combout(\alu_component|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|Equal0~10 .lut_mask = 16'h0002;
defparam \alu_component|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N22
cycloneive_lcell_comb \alu_component|Equal0~11 (
// Equation(s):
// \alu_component|Equal0~11_combout  = (\alu_component|Equal0~0_combout  & (\alu_component|Equal0~8_combout  & (\alu_component|Equal0~5_combout  & \alu_component|Equal0~10_combout )))

	.dataa(\alu_component|Equal0~0_combout ),
	.datab(\alu_component|Equal0~8_combout ),
	.datac(\alu_component|Equal0~5_combout ),
	.datad(\alu_component|Equal0~10_combout ),
	.cin(gnd),
	.combout(\alu_component|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_component|Equal0~11 .lut_mask = 16'h8000;
defparam \alu_component|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y73_N1
cycloneive_io_ibuf \Inc_PC~input (
	.i(Inc_PC),
	.ibar(gnd),
	.o(\Inc_PC~input_o ));
// synopsys translate_off
defparam \Inc_PC~input .bus_hold = "false";
defparam \Inc_PC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y73_N8
cycloneive_io_ibuf \Ld_PC~input (
	.i(Ld_PC),
	.ibar(gnd),
	.o(\Ld_PC~input_o ));
// synopsys translate_off
defparam \Ld_PC~input .bus_hold = "false";
defparam \Ld_PC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y72_N26
cycloneive_lcell_comb \pc_component|q~14 (
// Equation(s):
// \pc_component|q~14_combout  = (\Inc_PC~input_o  & (((\pc_component|q[0]~reg0_q )))) # (!\Inc_PC~input_o  & ((\Ld_PC~input_o  & (\ir_register|Q [0])) # (!\Ld_PC~input_o  & ((\pc_component|q[0]~reg0_q )))))

	.dataa(\Inc_PC~input_o ),
	.datab(\ir_register|Q [0]),
	.datac(\pc_component|q[0]~reg0_q ),
	.datad(\Ld_PC~input_o ),
	.cin(gnd),
	.combout(\pc_component|q~14_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q~14 .lut_mask = 16'hE4F0;
defparam \pc_component|q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N1
cycloneive_io_ibuf \Clr_PC~input (
	.i(Clr_PC),
	.ibar(gnd),
	.o(\Clr_PC~input_o ));
// synopsys translate_off
defparam \Clr_PC~input .bus_hold = "false";
defparam \Clr_PC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \Clr_PC~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clr_PC~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clr_PC~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clr_PC~inputclkctrl .clock_type = "global clock";
defparam \Clr_PC~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X30_Y72_N27
dffeas \pc_component|q[0]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q~14_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[0]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y72_N16
cycloneive_lcell_comb \pc_component|q~15 (
// Equation(s):
// \pc_component|q~15_combout  = (\Inc_PC~input_o  & (((\pc_component|q[1]~reg0_q )))) # (!\Inc_PC~input_o  & ((\Ld_PC~input_o  & (\ir_register|Q [1])) # (!\Ld_PC~input_o  & ((\pc_component|q[1]~reg0_q )))))

	.dataa(\Inc_PC~input_o ),
	.datab(\ir_register|Q [1]),
	.datac(\pc_component|q[1]~reg0_q ),
	.datad(\Ld_PC~input_o ),
	.cin(gnd),
	.combout(\pc_component|q~15_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q~15 .lut_mask = 16'hE4F0;
defparam \pc_component|q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y72_N17
dffeas \pc_component|q[1]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q~15_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[1]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y72_N20
cycloneive_lcell_comb \pc_component|q[2]~0 (
// Equation(s):
// \pc_component|q[2]~0_combout  = (\Ld_PC~input_o  & (\ir_register|Q [2])) # (!\Ld_PC~input_o  & ((\pc_component|q[2]~reg0_q )))

	.dataa(gnd),
	.datab(\ir_register|Q [2]),
	.datac(\pc_component|q[2]~reg0_q ),
	.datad(\Ld_PC~input_o ),
	.cin(gnd),
	.combout(\pc_component|q[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q[2]~0 .lut_mask = 16'hCCF0;
defparam \pc_component|q[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y72_N2
cycloneive_lcell_comb \pc_component|Add0~0 (
// Equation(s):
// \pc_component|Add0~0_combout  = \pc_component|q[2]~reg0_q  $ (VCC)
// \pc_component|Add0~1  = CARRY(\pc_component|q[2]~reg0_q )

	.dataa(\pc_component|q[2]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc_component|Add0~0_combout ),
	.cout(\pc_component|Add0~1 ));
// synopsys translate_off
defparam \pc_component|Add0~0 .lut_mask = 16'h55AA;
defparam \pc_component|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y72_N21
dffeas \pc_component|q[2]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q[2]~0_combout ),
	.asdata(\pc_component|Add0~0_combout ),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Inc_PC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[2]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y72_N6
cycloneive_lcell_comb \pc_component|q[3]~1 (
// Equation(s):
// \pc_component|q[3]~1_combout  = (\Ld_PC~input_o  & (\ir_register|Q [3])) # (!\Ld_PC~input_o  & ((\pc_component|q[3]~reg0_q )))

	.dataa(gnd),
	.datab(\ir_register|Q [3]),
	.datac(\pc_component|q[3]~reg0_q ),
	.datad(\Ld_PC~input_o ),
	.cin(gnd),
	.combout(\pc_component|q[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q[3]~1 .lut_mask = 16'hCCF0;
defparam \pc_component|q[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y72_N4
cycloneive_lcell_comb \pc_component|Add0~2 (
// Equation(s):
// \pc_component|Add0~2_combout  = (\pc_component|q[3]~reg0_q  & (!\pc_component|Add0~1 )) # (!\pc_component|q[3]~reg0_q  & ((\pc_component|Add0~1 ) # (GND)))
// \pc_component|Add0~3  = CARRY((!\pc_component|Add0~1 ) # (!\pc_component|q[3]~reg0_q ))

	.dataa(\pc_component|q[3]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_component|Add0~1 ),
	.combout(\pc_component|Add0~2_combout ),
	.cout(\pc_component|Add0~3 ));
// synopsys translate_off
defparam \pc_component|Add0~2 .lut_mask = 16'h5A5F;
defparam \pc_component|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y72_N7
dffeas \pc_component|q[3]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q[3]~1_combout ),
	.asdata(\pc_component|Add0~2_combout ),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Inc_PC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[3]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y72_N4
cycloneive_lcell_comb \pc_component|q[4]~2 (
// Equation(s):
// \pc_component|q[4]~2_combout  = (\Ld_PC~input_o  & (\ir_register|Q [4])) # (!\Ld_PC~input_o  & ((\pc_component|q[4]~reg0_q )))

	.dataa(\ir_register|Q [4]),
	.datab(gnd),
	.datac(\pc_component|q[4]~reg0_q ),
	.datad(\Ld_PC~input_o ),
	.cin(gnd),
	.combout(\pc_component|q[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q[4]~2 .lut_mask = 16'hAAF0;
defparam \pc_component|q[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y72_N6
cycloneive_lcell_comb \pc_component|Add0~4 (
// Equation(s):
// \pc_component|Add0~4_combout  = (\pc_component|q[4]~reg0_q  & (\pc_component|Add0~3  $ (GND))) # (!\pc_component|q[4]~reg0_q  & (!\pc_component|Add0~3  & VCC))
// \pc_component|Add0~5  = CARRY((\pc_component|q[4]~reg0_q  & !\pc_component|Add0~3 ))

	.dataa(\pc_component|q[4]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_component|Add0~3 ),
	.combout(\pc_component|Add0~4_combout ),
	.cout(\pc_component|Add0~5 ));
// synopsys translate_off
defparam \pc_component|Add0~4 .lut_mask = 16'hA50A;
defparam \pc_component|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y72_N5
dffeas \pc_component|q[4]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q[4]~2_combout ),
	.asdata(\pc_component|Add0~4_combout ),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Inc_PC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[4]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y72_N22
cycloneive_lcell_comb \pc_component|q[5]~3 (
// Equation(s):
// \pc_component|q[5]~3_combout  = (\Ld_PC~input_o  & (\ir_register|Q [5])) # (!\Ld_PC~input_o  & ((\pc_component|q[5]~reg0_q )))

	.dataa(\ir_register|Q [5]),
	.datab(gnd),
	.datac(\pc_component|q[5]~reg0_q ),
	.datad(\Ld_PC~input_o ),
	.cin(gnd),
	.combout(\pc_component|q[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q[5]~3 .lut_mask = 16'hAAF0;
defparam \pc_component|q[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y72_N8
cycloneive_lcell_comb \pc_component|Add0~6 (
// Equation(s):
// \pc_component|Add0~6_combout  = (\pc_component|q[5]~reg0_q  & (!\pc_component|Add0~5 )) # (!\pc_component|q[5]~reg0_q  & ((\pc_component|Add0~5 ) # (GND)))
// \pc_component|Add0~7  = CARRY((!\pc_component|Add0~5 ) # (!\pc_component|q[5]~reg0_q ))

	.dataa(gnd),
	.datab(\pc_component|q[5]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_component|Add0~5 ),
	.combout(\pc_component|Add0~6_combout ),
	.cout(\pc_component|Add0~7 ));
// synopsys translate_off
defparam \pc_component|Add0~6 .lut_mask = 16'h3C3F;
defparam \pc_component|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y72_N23
dffeas \pc_component|q[5]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q[5]~3_combout ),
	.asdata(\pc_component|Add0~6_combout ),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Inc_PC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[5]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y72_N0
cycloneive_lcell_comb \pc_component|q[6]~4 (
// Equation(s):
// \pc_component|q[6]~4_combout  = (\Ld_PC~input_o  & (\ir_register|Q [6])) # (!\Ld_PC~input_o  & ((\pc_component|q[6]~reg0_q )))

	.dataa(\ir_register|Q [6]),
	.datab(gnd),
	.datac(\pc_component|q[6]~reg0_q ),
	.datad(\Ld_PC~input_o ),
	.cin(gnd),
	.combout(\pc_component|q[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q[6]~4 .lut_mask = 16'hAAF0;
defparam \pc_component|q[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y72_N10
cycloneive_lcell_comb \pc_component|Add0~8 (
// Equation(s):
// \pc_component|Add0~8_combout  = (\pc_component|q[6]~reg0_q  & (\pc_component|Add0~7  $ (GND))) # (!\pc_component|q[6]~reg0_q  & (!\pc_component|Add0~7  & VCC))
// \pc_component|Add0~9  = CARRY((\pc_component|q[6]~reg0_q  & !\pc_component|Add0~7 ))

	.dataa(\pc_component|q[6]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_component|Add0~7 ),
	.combout(\pc_component|Add0~8_combout ),
	.cout(\pc_component|Add0~9 ));
// synopsys translate_off
defparam \pc_component|Add0~8 .lut_mask = 16'hA50A;
defparam \pc_component|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y72_N1
dffeas \pc_component|q[6]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q[6]~4_combout ),
	.asdata(\pc_component|Add0~8_combout ),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Inc_PC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[6]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y72_N2
cycloneive_lcell_comb \pc_component|q[7]~5 (
// Equation(s):
// \pc_component|q[7]~5_combout  = (\Ld_PC~input_o  & (\ir_register|Q [7])) # (!\Ld_PC~input_o  & ((\pc_component|q[7]~reg0_q )))

	.dataa(gnd),
	.datab(\ir_register|Q [7]),
	.datac(\pc_component|q[7]~reg0_q ),
	.datad(\Ld_PC~input_o ),
	.cin(gnd),
	.combout(\pc_component|q[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q[7]~5 .lut_mask = 16'hCCF0;
defparam \pc_component|q[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y72_N12
cycloneive_lcell_comb \pc_component|Add0~10 (
// Equation(s):
// \pc_component|Add0~10_combout  = (\pc_component|q[7]~reg0_q  & (!\pc_component|Add0~9 )) # (!\pc_component|q[7]~reg0_q  & ((\pc_component|Add0~9 ) # (GND)))
// \pc_component|Add0~11  = CARRY((!\pc_component|Add0~9 ) # (!\pc_component|q[7]~reg0_q ))

	.dataa(\pc_component|q[7]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_component|Add0~9 ),
	.combout(\pc_component|Add0~10_combout ),
	.cout(\pc_component|Add0~11 ));
// synopsys translate_off
defparam \pc_component|Add0~10 .lut_mask = 16'h5A5F;
defparam \pc_component|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y72_N3
dffeas \pc_component|q[7]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q[7]~5_combout ),
	.asdata(\pc_component|Add0~10_combout ),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Inc_PC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[7]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y72_N12
cycloneive_lcell_comb \pc_component|q[8]~6 (
// Equation(s):
// \pc_component|q[8]~6_combout  = (\Ld_PC~input_o  & (\ir_register|Q [8])) # (!\Ld_PC~input_o  & ((\pc_component|q[8]~reg0_q )))

	.dataa(\ir_register|Q [8]),
	.datab(gnd),
	.datac(\pc_component|q[8]~reg0_q ),
	.datad(\Ld_PC~input_o ),
	.cin(gnd),
	.combout(\pc_component|q[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q[8]~6 .lut_mask = 16'hAAF0;
defparam \pc_component|q[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y72_N14
cycloneive_lcell_comb \pc_component|Add0~12 (
// Equation(s):
// \pc_component|Add0~12_combout  = (\pc_component|q[8]~reg0_q  & (\pc_component|Add0~11  $ (GND))) # (!\pc_component|q[8]~reg0_q  & (!\pc_component|Add0~11  & VCC))
// \pc_component|Add0~13  = CARRY((\pc_component|q[8]~reg0_q  & !\pc_component|Add0~11 ))

	.dataa(gnd),
	.datab(\pc_component|q[8]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_component|Add0~11 ),
	.combout(\pc_component|Add0~12_combout ),
	.cout(\pc_component|Add0~13 ));
// synopsys translate_off
defparam \pc_component|Add0~12 .lut_mask = 16'hC30C;
defparam \pc_component|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y72_N13
dffeas \pc_component|q[8]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q[8]~6_combout ),
	.asdata(\pc_component|Add0~12_combout ),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Inc_PC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[8]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y72_N10
cycloneive_lcell_comb \pc_component|q[9]~7 (
// Equation(s):
// \pc_component|q[9]~7_combout  = (\Ld_PC~input_o  & (\ir_register|Q [9])) # (!\Ld_PC~input_o  & ((\pc_component|q[9]~reg0_q )))

	.dataa(\ir_register|Q [9]),
	.datab(gnd),
	.datac(\pc_component|q[9]~reg0_q ),
	.datad(\Ld_PC~input_o ),
	.cin(gnd),
	.combout(\pc_component|q[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q[9]~7 .lut_mask = 16'hAAF0;
defparam \pc_component|q[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y72_N16
cycloneive_lcell_comb \pc_component|Add0~14 (
// Equation(s):
// \pc_component|Add0~14_combout  = (\pc_component|q[9]~reg0_q  & (!\pc_component|Add0~13 )) # (!\pc_component|q[9]~reg0_q  & ((\pc_component|Add0~13 ) # (GND)))
// \pc_component|Add0~15  = CARRY((!\pc_component|Add0~13 ) # (!\pc_component|q[9]~reg0_q ))

	.dataa(gnd),
	.datab(\pc_component|q[9]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_component|Add0~13 ),
	.combout(\pc_component|Add0~14_combout ),
	.cout(\pc_component|Add0~15 ));
// synopsys translate_off
defparam \pc_component|Add0~14 .lut_mask = 16'h3C3F;
defparam \pc_component|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y72_N11
dffeas \pc_component|q[9]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q[9]~7_combout ),
	.asdata(\pc_component|Add0~14_combout ),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Inc_PC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[9]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y72_N24
cycloneive_lcell_comb \pc_component|q[10]~8 (
// Equation(s):
// \pc_component|q[10]~8_combout  = (\Ld_PC~input_o  & ((\ir_register|Q [10]))) # (!\Ld_PC~input_o  & (\pc_component|q[10]~reg0_q ))

	.dataa(\Ld_PC~input_o ),
	.datab(gnd),
	.datac(\pc_component|q[10]~reg0_q ),
	.datad(\ir_register|Q [10]),
	.cin(gnd),
	.combout(\pc_component|q[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q[10]~8 .lut_mask = 16'hFA50;
defparam \pc_component|q[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y72_N18
cycloneive_lcell_comb \pc_component|Add0~16 (
// Equation(s):
// \pc_component|Add0~16_combout  = (\pc_component|q[10]~reg0_q  & (\pc_component|Add0~15  $ (GND))) # (!\pc_component|q[10]~reg0_q  & (!\pc_component|Add0~15  & VCC))
// \pc_component|Add0~17  = CARRY((\pc_component|q[10]~reg0_q  & !\pc_component|Add0~15 ))

	.dataa(gnd),
	.datab(\pc_component|q[10]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_component|Add0~15 ),
	.combout(\pc_component|Add0~16_combout ),
	.cout(\pc_component|Add0~17 ));
// synopsys translate_off
defparam \pc_component|Add0~16 .lut_mask = 16'hC30C;
defparam \pc_component|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y72_N25
dffeas \pc_component|q[10]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q[10]~8_combout ),
	.asdata(\pc_component|Add0~16_combout ),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Inc_PC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[10]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y72_N30
cycloneive_lcell_comb \pc_component|q[11]~9 (
// Equation(s):
// \pc_component|q[11]~9_combout  = (\Ld_PC~input_o  & (\ir_register|Q [11])) # (!\Ld_PC~input_o  & ((\pc_component|q[11]~reg0_q )))

	.dataa(gnd),
	.datab(\ir_register|Q [11]),
	.datac(\pc_component|q[11]~reg0_q ),
	.datad(\Ld_PC~input_o ),
	.cin(gnd),
	.combout(\pc_component|q[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q[11]~9 .lut_mask = 16'hCCF0;
defparam \pc_component|q[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y72_N20
cycloneive_lcell_comb \pc_component|Add0~18 (
// Equation(s):
// \pc_component|Add0~18_combout  = (\pc_component|q[11]~reg0_q  & (!\pc_component|Add0~17 )) # (!\pc_component|q[11]~reg0_q  & ((\pc_component|Add0~17 ) # (GND)))
// \pc_component|Add0~19  = CARRY((!\pc_component|Add0~17 ) # (!\pc_component|q[11]~reg0_q ))

	.dataa(\pc_component|q[11]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_component|Add0~17 ),
	.combout(\pc_component|Add0~18_combout ),
	.cout(\pc_component|Add0~19 ));
// synopsys translate_off
defparam \pc_component|Add0~18 .lut_mask = 16'h5A5F;
defparam \pc_component|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y72_N31
dffeas \pc_component|q[11]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q[11]~9_combout ),
	.asdata(\pc_component|Add0~18_combout ),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Inc_PC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[11]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y72_N8
cycloneive_lcell_comb \pc_component|q[12]~10 (
// Equation(s):
// \pc_component|q[12]~10_combout  = (\Ld_PC~input_o  & ((\ir_register|Q [12]))) # (!\Ld_PC~input_o  & (\pc_component|q[12]~reg0_q ))

	.dataa(\Ld_PC~input_o ),
	.datab(gnd),
	.datac(\pc_component|q[12]~reg0_q ),
	.datad(\ir_register|Q [12]),
	.cin(gnd),
	.combout(\pc_component|q[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q[12]~10 .lut_mask = 16'hFA50;
defparam \pc_component|q[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y72_N22
cycloneive_lcell_comb \pc_component|Add0~20 (
// Equation(s):
// \pc_component|Add0~20_combout  = (\pc_component|q[12]~reg0_q  & (\pc_component|Add0~19  $ (GND))) # (!\pc_component|q[12]~reg0_q  & (!\pc_component|Add0~19  & VCC))
// \pc_component|Add0~21  = CARRY((\pc_component|q[12]~reg0_q  & !\pc_component|Add0~19 ))

	.dataa(gnd),
	.datab(\pc_component|q[12]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_component|Add0~19 ),
	.combout(\pc_component|Add0~20_combout ),
	.cout(\pc_component|Add0~21 ));
// synopsys translate_off
defparam \pc_component|Add0~20 .lut_mask = 16'hC30C;
defparam \pc_component|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y72_N9
dffeas \pc_component|q[12]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q[12]~10_combout ),
	.asdata(\pc_component|Add0~20_combout ),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Inc_PC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[12]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y72_N0
cycloneive_lcell_comb \pc_component|q[13]~11 (
// Equation(s):
// \pc_component|q[13]~11_combout  = (\Ld_PC~input_o  & (\ir_register|Q [13])) # (!\Ld_PC~input_o  & ((\pc_component|q[13]~reg0_q )))

	.dataa(\Ld_PC~input_o ),
	.datab(\ir_register|Q [13]),
	.datac(\pc_component|q[13]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc_component|q[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q[13]~11 .lut_mask = 16'hD8D8;
defparam \pc_component|q[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y72_N24
cycloneive_lcell_comb \pc_component|Add0~22 (
// Equation(s):
// \pc_component|Add0~22_combout  = (\pc_component|q[13]~reg0_q  & (!\pc_component|Add0~21 )) # (!\pc_component|q[13]~reg0_q  & ((\pc_component|Add0~21 ) # (GND)))
// \pc_component|Add0~23  = CARRY((!\pc_component|Add0~21 ) # (!\pc_component|q[13]~reg0_q ))

	.dataa(gnd),
	.datab(\pc_component|q[13]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_component|Add0~21 ),
	.combout(\pc_component|Add0~22_combout ),
	.cout(\pc_component|Add0~23 ));
// synopsys translate_off
defparam \pc_component|Add0~22 .lut_mask = 16'h3C3F;
defparam \pc_component|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y72_N1
dffeas \pc_component|q[13]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q[13]~11_combout ),
	.asdata(\pc_component|Add0~22_combout ),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Inc_PC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[13]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y72_N18
cycloneive_lcell_comb \pc_component|q[14]~12 (
// Equation(s):
// \pc_component|q[14]~12_combout  = (\Ld_PC~input_o  & (\ir_register|Q [14])) # (!\Ld_PC~input_o  & ((\pc_component|q[14]~reg0_q )))

	.dataa(gnd),
	.datab(\ir_register|Q [14]),
	.datac(\pc_component|q[14]~reg0_q ),
	.datad(\Ld_PC~input_o ),
	.cin(gnd),
	.combout(\pc_component|q[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q[14]~12 .lut_mask = 16'hCCF0;
defparam \pc_component|q[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y72_N26
cycloneive_lcell_comb \pc_component|Add0~24 (
// Equation(s):
// \pc_component|Add0~24_combout  = (\pc_component|q[14]~reg0_q  & (\pc_component|Add0~23  $ (GND))) # (!\pc_component|q[14]~reg0_q  & (!\pc_component|Add0~23  & VCC))
// \pc_component|Add0~25  = CARRY((\pc_component|q[14]~reg0_q  & !\pc_component|Add0~23 ))

	.dataa(gnd),
	.datab(\pc_component|q[14]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_component|Add0~23 ),
	.combout(\pc_component|Add0~24_combout ),
	.cout(\pc_component|Add0~25 ));
// synopsys translate_off
defparam \pc_component|Add0~24 .lut_mask = 16'hC30C;
defparam \pc_component|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y72_N19
dffeas \pc_component|q[14]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q[14]~12_combout ),
	.asdata(\pc_component|Add0~24_combout ),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Inc_PC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[14]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y72_N28
cycloneive_lcell_comb \pc_component|q[15]~13 (
// Equation(s):
// \pc_component|q[15]~13_combout  = (\Ld_PC~input_o  & ((\ir_register|Q [15]))) # (!\Ld_PC~input_o  & (\pc_component|q[15]~reg0_q ))

	.dataa(\Ld_PC~input_o ),
	.datab(gnd),
	.datac(\pc_component|q[15]~reg0_q ),
	.datad(\ir_register|Q [15]),
	.cin(gnd),
	.combout(\pc_component|q[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q[15]~13 .lut_mask = 16'hFA50;
defparam \pc_component|q[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y72_N28
cycloneive_lcell_comb \pc_component|Add0~26 (
// Equation(s):
// \pc_component|Add0~26_combout  = (\pc_component|q[15]~reg0_q  & (!\pc_component|Add0~25 )) # (!\pc_component|q[15]~reg0_q  & ((\pc_component|Add0~25 ) # (GND)))
// \pc_component|Add0~27  = CARRY((!\pc_component|Add0~25 ) # (!\pc_component|q[15]~reg0_q ))

	.dataa(gnd),
	.datab(\pc_component|q[15]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_component|Add0~25 ),
	.combout(\pc_component|Add0~26_combout ),
	.cout(\pc_component|Add0~27 ));
// synopsys translate_off
defparam \pc_component|Add0~26 .lut_mask = 16'h3C3F;
defparam \pc_component|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y72_N29
dffeas \pc_component|q[15]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q[15]~13_combout ),
	.asdata(\pc_component|Add0~26_combout ),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Inc_PC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[15]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y72_N30
cycloneive_lcell_comb \pc_component|Add0~28 (
// Equation(s):
// \pc_component|Add0~28_combout  = (\pc_component|q[16]~reg0_q  & (\pc_component|Add0~27  $ (GND))) # (!\pc_component|q[16]~reg0_q  & (!\pc_component|Add0~27  & VCC))
// \pc_component|Add0~29  = CARRY((\pc_component|q[16]~reg0_q  & !\pc_component|Add0~27 ))

	.dataa(gnd),
	.datab(\pc_component|q[16]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_component|Add0~27 ),
	.combout(\pc_component|Add0~28_combout ),
	.cout(\pc_component|Add0~29 ));
// synopsys translate_off
defparam \pc_component|Add0~28 .lut_mask = 16'hC30C;
defparam \pc_component|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y72_N14
cycloneive_lcell_comb \pc_component|q~16 (
// Equation(s):
// \pc_component|q~16_combout  = (\Inc_PC~input_o  & (\pc_component|Add0~28_combout )) # (!\Inc_PC~input_o  & (((\pc_component|q[16]~reg0_q  & !\Ld_PC~input_o ))))

	.dataa(\Inc_PC~input_o ),
	.datab(\pc_component|Add0~28_combout ),
	.datac(\pc_component|q[16]~reg0_q ),
	.datad(\Ld_PC~input_o ),
	.cin(gnd),
	.combout(\pc_component|q~16_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q~16 .lut_mask = 16'h88D8;
defparam \pc_component|q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y72_N15
dffeas \pc_component|q[16]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q~16_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[16]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y71_N0
cycloneive_lcell_comb \pc_component|Add0~30 (
// Equation(s):
// \pc_component|Add0~30_combout  = (\pc_component|q[17]~reg0_q  & (!\pc_component|Add0~29 )) # (!\pc_component|q[17]~reg0_q  & ((\pc_component|Add0~29 ) # (GND)))
// \pc_component|Add0~31  = CARRY((!\pc_component|Add0~29 ) # (!\pc_component|q[17]~reg0_q ))

	.dataa(\pc_component|q[17]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_component|Add0~29 ),
	.combout(\pc_component|Add0~30_combout ),
	.cout(\pc_component|Add0~31 ));
// synopsys translate_off
defparam \pc_component|Add0~30 .lut_mask = 16'h5A5F;
defparam \pc_component|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y71_N12
cycloneive_lcell_comb \pc_component|q~17 (
// Equation(s):
// \pc_component|q~17_combout  = (\Inc_PC~input_o  & (((\pc_component|Add0~30_combout )))) # (!\Inc_PC~input_o  & (!\Ld_PC~input_o  & ((\pc_component|q[17]~reg0_q ))))

	.dataa(\Ld_PC~input_o ),
	.datab(\pc_component|Add0~30_combout ),
	.datac(\pc_component|q[17]~reg0_q ),
	.datad(\Inc_PC~input_o ),
	.cin(gnd),
	.combout(\pc_component|q~17_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q~17 .lut_mask = 16'hCC50;
defparam \pc_component|q~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y71_N13
dffeas \pc_component|q[17]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q~17_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[17]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y71_N2
cycloneive_lcell_comb \pc_component|Add0~32 (
// Equation(s):
// \pc_component|Add0~32_combout  = (\pc_component|q[18]~reg0_q  & (\pc_component|Add0~31  $ (GND))) # (!\pc_component|q[18]~reg0_q  & (!\pc_component|Add0~31  & VCC))
// \pc_component|Add0~33  = CARRY((\pc_component|q[18]~reg0_q  & !\pc_component|Add0~31 ))

	.dataa(gnd),
	.datab(\pc_component|q[18]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_component|Add0~31 ),
	.combout(\pc_component|Add0~32_combout ),
	.cout(\pc_component|Add0~33 ));
// synopsys translate_off
defparam \pc_component|Add0~32 .lut_mask = 16'hC30C;
defparam \pc_component|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y71_N6
cycloneive_lcell_comb \pc_component|q~18 (
// Equation(s):
// \pc_component|q~18_combout  = (\Inc_PC~input_o  & (((\pc_component|Add0~32_combout )))) # (!\Inc_PC~input_o  & (!\Ld_PC~input_o  & (\pc_component|q[18]~reg0_q )))

	.dataa(\Ld_PC~input_o ),
	.datab(\Inc_PC~input_o ),
	.datac(\pc_component|q[18]~reg0_q ),
	.datad(\pc_component|Add0~32_combout ),
	.cin(gnd),
	.combout(\pc_component|q~18_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q~18 .lut_mask = 16'hDC10;
defparam \pc_component|q~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y71_N7
dffeas \pc_component|q[18]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q~18_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[18]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y71_N4
cycloneive_lcell_comb \pc_component|Add0~34 (
// Equation(s):
// \pc_component|Add0~34_combout  = (\pc_component|q[19]~reg0_q  & (!\pc_component|Add0~33 )) # (!\pc_component|q[19]~reg0_q  & ((\pc_component|Add0~33 ) # (GND)))
// \pc_component|Add0~35  = CARRY((!\pc_component|Add0~33 ) # (!\pc_component|q[19]~reg0_q ))

	.dataa(\pc_component|q[19]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_component|Add0~33 ),
	.combout(\pc_component|Add0~34_combout ),
	.cout(\pc_component|Add0~35 ));
// synopsys translate_off
defparam \pc_component|Add0~34 .lut_mask = 16'h5A5F;
defparam \pc_component|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y71_N16
cycloneive_lcell_comb \pc_component|q~19 (
// Equation(s):
// \pc_component|q~19_combout  = (\Inc_PC~input_o  & (((\pc_component|Add0~34_combout )))) # (!\Inc_PC~input_o  & (!\Ld_PC~input_o  & (\pc_component|q[19]~reg0_q )))

	.dataa(\Ld_PC~input_o ),
	.datab(\Inc_PC~input_o ),
	.datac(\pc_component|q[19]~reg0_q ),
	.datad(\pc_component|Add0~34_combout ),
	.cin(gnd),
	.combout(\pc_component|q~19_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q~19 .lut_mask = 16'hDC10;
defparam \pc_component|q~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y71_N17
dffeas \pc_component|q[19]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q~19_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[19]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y71_N6
cycloneive_lcell_comb \pc_component|Add0~36 (
// Equation(s):
// \pc_component|Add0~36_combout  = (\pc_component|q[20]~reg0_q  & (\pc_component|Add0~35  $ (GND))) # (!\pc_component|q[20]~reg0_q  & (!\pc_component|Add0~35  & VCC))
// \pc_component|Add0~37  = CARRY((\pc_component|q[20]~reg0_q  & !\pc_component|Add0~35 ))

	.dataa(gnd),
	.datab(\pc_component|q[20]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_component|Add0~35 ),
	.combout(\pc_component|Add0~36_combout ),
	.cout(\pc_component|Add0~37 ));
// synopsys translate_off
defparam \pc_component|Add0~36 .lut_mask = 16'hC30C;
defparam \pc_component|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y71_N30
cycloneive_lcell_comb \pc_component|q~20 (
// Equation(s):
// \pc_component|q~20_combout  = (\Inc_PC~input_o  & (((\pc_component|Add0~36_combout )))) # (!\Inc_PC~input_o  & (!\Ld_PC~input_o  & (\pc_component|q[20]~reg0_q )))

	.dataa(\Ld_PC~input_o ),
	.datab(\Inc_PC~input_o ),
	.datac(\pc_component|q[20]~reg0_q ),
	.datad(\pc_component|Add0~36_combout ),
	.cin(gnd),
	.combout(\pc_component|q~20_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q~20 .lut_mask = 16'hDC10;
defparam \pc_component|q~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y71_N31
dffeas \pc_component|q[20]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q~20_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[20]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y71_N8
cycloneive_lcell_comb \pc_component|Add0~38 (
// Equation(s):
// \pc_component|Add0~38_combout  = (\pc_component|q[21]~reg0_q  & (!\pc_component|Add0~37 )) # (!\pc_component|q[21]~reg0_q  & ((\pc_component|Add0~37 ) # (GND)))
// \pc_component|Add0~39  = CARRY((!\pc_component|Add0~37 ) # (!\pc_component|q[21]~reg0_q ))

	.dataa(\pc_component|q[21]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_component|Add0~37 ),
	.combout(\pc_component|Add0~38_combout ),
	.cout(\pc_component|Add0~39 ));
// synopsys translate_off
defparam \pc_component|Add0~38 .lut_mask = 16'h5A5F;
defparam \pc_component|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y71_N30
cycloneive_lcell_comb \pc_component|q~21 (
// Equation(s):
// \pc_component|q~21_combout  = (\Inc_PC~input_o  & (\pc_component|Add0~38_combout )) # (!\Inc_PC~input_o  & (((\pc_component|q[21]~reg0_q  & !\Ld_PC~input_o ))))

	.dataa(\Inc_PC~input_o ),
	.datab(\pc_component|Add0~38_combout ),
	.datac(\pc_component|q[21]~reg0_q ),
	.datad(\Ld_PC~input_o ),
	.cin(gnd),
	.combout(\pc_component|q~21_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q~21 .lut_mask = 16'h88D8;
defparam \pc_component|q~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y71_N31
dffeas \pc_component|q[21]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q~21_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[21]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y71_N10
cycloneive_lcell_comb \pc_component|Add0~40 (
// Equation(s):
// \pc_component|Add0~40_combout  = (\pc_component|q[22]~reg0_q  & (\pc_component|Add0~39  $ (GND))) # (!\pc_component|q[22]~reg0_q  & (!\pc_component|Add0~39  & VCC))
// \pc_component|Add0~41  = CARRY((\pc_component|q[22]~reg0_q  & !\pc_component|Add0~39 ))

	.dataa(\pc_component|q[22]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_component|Add0~39 ),
	.combout(\pc_component|Add0~40_combout ),
	.cout(\pc_component|Add0~41 ));
// synopsys translate_off
defparam \pc_component|Add0~40 .lut_mask = 16'hA50A;
defparam \pc_component|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y71_N8
cycloneive_lcell_comb \pc_component|q~22 (
// Equation(s):
// \pc_component|q~22_combout  = (\Inc_PC~input_o  & (((\pc_component|Add0~40_combout )))) # (!\Inc_PC~input_o  & (!\Ld_PC~input_o  & ((\pc_component|q[22]~reg0_q ))))

	.dataa(\Ld_PC~input_o ),
	.datab(\pc_component|Add0~40_combout ),
	.datac(\pc_component|q[22]~reg0_q ),
	.datad(\Inc_PC~input_o ),
	.cin(gnd),
	.combout(\pc_component|q~22_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q~22 .lut_mask = 16'hCC50;
defparam \pc_component|q~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y71_N9
dffeas \pc_component|q[22]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q~22_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[22]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y71_N12
cycloneive_lcell_comb \pc_component|Add0~42 (
// Equation(s):
// \pc_component|Add0~42_combout  = (\pc_component|q[23]~reg0_q  & (!\pc_component|Add0~41 )) # (!\pc_component|q[23]~reg0_q  & ((\pc_component|Add0~41 ) # (GND)))
// \pc_component|Add0~43  = CARRY((!\pc_component|Add0~41 ) # (!\pc_component|q[23]~reg0_q ))

	.dataa(\pc_component|q[23]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_component|Add0~41 ),
	.combout(\pc_component|Add0~42_combout ),
	.cout(\pc_component|Add0~43 ));
// synopsys translate_off
defparam \pc_component|Add0~42 .lut_mask = 16'h5A5F;
defparam \pc_component|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y71_N2
cycloneive_lcell_comb \pc_component|q~23 (
// Equation(s):
// \pc_component|q~23_combout  = (\Inc_PC~input_o  & (((\pc_component|Add0~42_combout )))) # (!\Inc_PC~input_o  & (!\Ld_PC~input_o  & ((\pc_component|q[23]~reg0_q ))))

	.dataa(\Ld_PC~input_o ),
	.datab(\pc_component|Add0~42_combout ),
	.datac(\pc_component|q[23]~reg0_q ),
	.datad(\Inc_PC~input_o ),
	.cin(gnd),
	.combout(\pc_component|q~23_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q~23 .lut_mask = 16'hCC50;
defparam \pc_component|q~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y71_N3
dffeas \pc_component|q[23]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q~23_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[23]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y71_N14
cycloneive_lcell_comb \pc_component|Add0~44 (
// Equation(s):
// \pc_component|Add0~44_combout  = (\pc_component|q[24]~reg0_q  & (\pc_component|Add0~43  $ (GND))) # (!\pc_component|q[24]~reg0_q  & (!\pc_component|Add0~43  & VCC))
// \pc_component|Add0~45  = CARRY((\pc_component|q[24]~reg0_q  & !\pc_component|Add0~43 ))

	.dataa(gnd),
	.datab(\pc_component|q[24]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_component|Add0~43 ),
	.combout(\pc_component|Add0~44_combout ),
	.cout(\pc_component|Add0~45 ));
// synopsys translate_off
defparam \pc_component|Add0~44 .lut_mask = 16'hC30C;
defparam \pc_component|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y71_N20
cycloneive_lcell_comb \pc_component|q~24 (
// Equation(s):
// \pc_component|q~24_combout  = (\Inc_PC~input_o  & (((\pc_component|Add0~44_combout )))) # (!\Inc_PC~input_o  & (!\Ld_PC~input_o  & ((\pc_component|q[24]~reg0_q ))))

	.dataa(\Ld_PC~input_o ),
	.datab(\pc_component|Add0~44_combout ),
	.datac(\pc_component|q[24]~reg0_q ),
	.datad(\Inc_PC~input_o ),
	.cin(gnd),
	.combout(\pc_component|q~24_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q~24 .lut_mask = 16'hCC50;
defparam \pc_component|q~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y71_N21
dffeas \pc_component|q[24]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q~24_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[24]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y71_N16
cycloneive_lcell_comb \pc_component|Add0~46 (
// Equation(s):
// \pc_component|Add0~46_combout  = (\pc_component|q[25]~reg0_q  & (!\pc_component|Add0~45 )) # (!\pc_component|q[25]~reg0_q  & ((\pc_component|Add0~45 ) # (GND)))
// \pc_component|Add0~47  = CARRY((!\pc_component|Add0~45 ) # (!\pc_component|q[25]~reg0_q ))

	.dataa(gnd),
	.datab(\pc_component|q[25]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_component|Add0~45 ),
	.combout(\pc_component|Add0~46_combout ),
	.cout(\pc_component|Add0~47 ));
// synopsys translate_off
defparam \pc_component|Add0~46 .lut_mask = 16'h3C3F;
defparam \pc_component|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y71_N18
cycloneive_lcell_comb \pc_component|q~25 (
// Equation(s):
// \pc_component|q~25_combout  = (\Inc_PC~input_o  & (((\pc_component|Add0~46_combout )))) # (!\Inc_PC~input_o  & (!\Ld_PC~input_o  & ((\pc_component|q[25]~reg0_q ))))

	.dataa(\Ld_PC~input_o ),
	.datab(\pc_component|Add0~46_combout ),
	.datac(\pc_component|q[25]~reg0_q ),
	.datad(\Inc_PC~input_o ),
	.cin(gnd),
	.combout(\pc_component|q~25_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q~25 .lut_mask = 16'hCC50;
defparam \pc_component|q~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y71_N19
dffeas \pc_component|q[25]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q~25_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[25]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y71_N18
cycloneive_lcell_comb \pc_component|Add0~48 (
// Equation(s):
// \pc_component|Add0~48_combout  = (\pc_component|q[26]~reg0_q  & (\pc_component|Add0~47  $ (GND))) # (!\pc_component|q[26]~reg0_q  & (!\pc_component|Add0~47  & VCC))
// \pc_component|Add0~49  = CARRY((\pc_component|q[26]~reg0_q  & !\pc_component|Add0~47 ))

	.dataa(gnd),
	.datab(\pc_component|q[26]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_component|Add0~47 ),
	.combout(\pc_component|Add0~48_combout ),
	.cout(\pc_component|Add0~49 ));
// synopsys translate_off
defparam \pc_component|Add0~48 .lut_mask = 16'hC30C;
defparam \pc_component|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y71_N4
cycloneive_lcell_comb \pc_component|q~26 (
// Equation(s):
// \pc_component|q~26_combout  = (\Inc_PC~input_o  & (((\pc_component|Add0~48_combout )))) # (!\Inc_PC~input_o  & (!\Ld_PC~input_o  & ((\pc_component|q[26]~reg0_q ))))

	.dataa(\Ld_PC~input_o ),
	.datab(\pc_component|Add0~48_combout ),
	.datac(\pc_component|q[26]~reg0_q ),
	.datad(\Inc_PC~input_o ),
	.cin(gnd),
	.combout(\pc_component|q~26_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q~26 .lut_mask = 16'hCC50;
defparam \pc_component|q~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y71_N5
dffeas \pc_component|q[26]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q~26_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[26]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y71_N20
cycloneive_lcell_comb \pc_component|Add0~50 (
// Equation(s):
// \pc_component|Add0~50_combout  = (\pc_component|q[27]~reg0_q  & (!\pc_component|Add0~49 )) # (!\pc_component|q[27]~reg0_q  & ((\pc_component|Add0~49 ) # (GND)))
// \pc_component|Add0~51  = CARRY((!\pc_component|Add0~49 ) # (!\pc_component|q[27]~reg0_q ))

	.dataa(\pc_component|q[27]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_component|Add0~49 ),
	.combout(\pc_component|Add0~50_combout ),
	.cout(\pc_component|Add0~51 ));
// synopsys translate_off
defparam \pc_component|Add0~50 .lut_mask = 16'h5A5F;
defparam \pc_component|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y71_N10
cycloneive_lcell_comb \pc_component|q~27 (
// Equation(s):
// \pc_component|q~27_combout  = (\Inc_PC~input_o  & (((\pc_component|Add0~50_combout )))) # (!\Inc_PC~input_o  & (!\Ld_PC~input_o  & (\pc_component|q[27]~reg0_q )))

	.dataa(\Ld_PC~input_o ),
	.datab(\Inc_PC~input_o ),
	.datac(\pc_component|q[27]~reg0_q ),
	.datad(\pc_component|Add0~50_combout ),
	.cin(gnd),
	.combout(\pc_component|q~27_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q~27 .lut_mask = 16'hDC10;
defparam \pc_component|q~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y71_N11
dffeas \pc_component|q[27]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q~27_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[27]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y71_N22
cycloneive_lcell_comb \pc_component|Add0~52 (
// Equation(s):
// \pc_component|Add0~52_combout  = (\pc_component|q[28]~reg0_q  & (\pc_component|Add0~51  $ (GND))) # (!\pc_component|q[28]~reg0_q  & (!\pc_component|Add0~51  & VCC))
// \pc_component|Add0~53  = CARRY((\pc_component|q[28]~reg0_q  & !\pc_component|Add0~51 ))

	.dataa(gnd),
	.datab(\pc_component|q[28]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_component|Add0~51 ),
	.combout(\pc_component|Add0~52_combout ),
	.cout(\pc_component|Add0~53 ));
// synopsys translate_off
defparam \pc_component|Add0~52 .lut_mask = 16'hC30C;
defparam \pc_component|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y71_N24
cycloneive_lcell_comb \pc_component|q~28 (
// Equation(s):
// \pc_component|q~28_combout  = (\Inc_PC~input_o  & (((\pc_component|Add0~52_combout )))) # (!\Inc_PC~input_o  & (!\Ld_PC~input_o  & ((\pc_component|q[28]~reg0_q ))))

	.dataa(\Ld_PC~input_o ),
	.datab(\pc_component|Add0~52_combout ),
	.datac(\pc_component|q[28]~reg0_q ),
	.datad(\Inc_PC~input_o ),
	.cin(gnd),
	.combout(\pc_component|q~28_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q~28 .lut_mask = 16'hCC50;
defparam \pc_component|q~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y71_N25
dffeas \pc_component|q[28]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q~28_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[28]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y71_N24
cycloneive_lcell_comb \pc_component|Add0~54 (
// Equation(s):
// \pc_component|Add0~54_combout  = (\pc_component|q[29]~reg0_q  & (!\pc_component|Add0~53 )) # (!\pc_component|q[29]~reg0_q  & ((\pc_component|Add0~53 ) # (GND)))
// \pc_component|Add0~55  = CARRY((!\pc_component|Add0~53 ) # (!\pc_component|q[29]~reg0_q ))

	.dataa(\pc_component|q[29]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_component|Add0~53 ),
	.combout(\pc_component|Add0~54_combout ),
	.cout(\pc_component|Add0~55 ));
// synopsys translate_off
defparam \pc_component|Add0~54 .lut_mask = 16'h5A5F;
defparam \pc_component|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y71_N26
cycloneive_lcell_comb \pc_component|q~29 (
// Equation(s):
// \pc_component|q~29_combout  = (\Inc_PC~input_o  & (((\pc_component|Add0~54_combout )))) # (!\Inc_PC~input_o  & (!\Ld_PC~input_o  & ((\pc_component|q[29]~reg0_q ))))

	.dataa(\Ld_PC~input_o ),
	.datab(\pc_component|Add0~54_combout ),
	.datac(\pc_component|q[29]~reg0_q ),
	.datad(\Inc_PC~input_o ),
	.cin(gnd),
	.combout(\pc_component|q~29_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q~29 .lut_mask = 16'hCC50;
defparam \pc_component|q~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y71_N27
dffeas \pc_component|q[29]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q~29_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[29]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y71_N26
cycloneive_lcell_comb \pc_component|Add0~56 (
// Equation(s):
// \pc_component|Add0~56_combout  = (\pc_component|q[30]~reg0_q  & (\pc_component|Add0~55  $ (GND))) # (!\pc_component|q[30]~reg0_q  & (!\pc_component|Add0~55  & VCC))
// \pc_component|Add0~57  = CARRY((\pc_component|q[30]~reg0_q  & !\pc_component|Add0~55 ))

	.dataa(\pc_component|q[30]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc_component|Add0~55 ),
	.combout(\pc_component|Add0~56_combout ),
	.cout(\pc_component|Add0~57 ));
// synopsys translate_off
defparam \pc_component|Add0~56 .lut_mask = 16'hA50A;
defparam \pc_component|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y71_N0
cycloneive_lcell_comb \pc_component|q~30 (
// Equation(s):
// \pc_component|q~30_combout  = (\Inc_PC~input_o  & (((\pc_component|Add0~56_combout )))) # (!\Inc_PC~input_o  & (!\Ld_PC~input_o  & ((\pc_component|q[30]~reg0_q ))))

	.dataa(\Ld_PC~input_o ),
	.datab(\pc_component|Add0~56_combout ),
	.datac(\pc_component|q[30]~reg0_q ),
	.datad(\Inc_PC~input_o ),
	.cin(gnd),
	.combout(\pc_component|q~30_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q~30 .lut_mask = 16'hCC50;
defparam \pc_component|q~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y71_N1
dffeas \pc_component|q[30]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q~30_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[30]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y71_N28
cycloneive_lcell_comb \pc_component|Add0~58 (
// Equation(s):
// \pc_component|Add0~58_combout  = \pc_component|Add0~57  $ (\pc_component|q[31]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc_component|q[31]~reg0_q ),
	.cin(\pc_component|Add0~57 ),
	.combout(\pc_component|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|Add0~58 .lut_mask = 16'h0FF0;
defparam \pc_component|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y71_N14
cycloneive_lcell_comb \pc_component|q~31 (
// Equation(s):
// \pc_component|q~31_combout  = (\Inc_PC~input_o  & (((\pc_component|Add0~58_combout )))) # (!\Inc_PC~input_o  & (!\Ld_PC~input_o  & ((\pc_component|q[31]~reg0_q ))))

	.dataa(\Ld_PC~input_o ),
	.datab(\pc_component|Add0~58_combout ),
	.datac(\pc_component|q[31]~reg0_q ),
	.datad(\Inc_PC~input_o ),
	.cin(gnd),
	.combout(\pc_component|q~31_combout ),
	.cout());
// synopsys translate_off
defparam \pc_component|q~31 .lut_mask = 16'hCC50;
defparam \pc_component|q~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y71_N15
dffeas \pc_component|q[31]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pc_component|q~31_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_component|q[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc_component|q[31]~reg0 .is_wysiwyg = "true";
defparam \pc_component|q[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N12
cycloneive_lcell_comb \mux_data|Mux15~2 (
// Equation(s):
// \mux_data|Mux15~2_combout  = (\DATA_Mux[0]~input_o  & (\Data_Memory_Module|data_out [16])) # (!\DATA_Mux[0]~input_o  & ((\DATA_IN[16]~input_o )))

	.dataa(\Data_Memory_Module|data_out [16]),
	.datab(\DATA_Mux[0]~input_o ),
	.datac(gnd),
	.datad(\DATA_IN[16]~input_o ),
	.cin(gnd),
	.combout(\mux_data|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux15~2 .lut_mask = 16'hBB88;
defparam \mux_data|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N14
cycloneive_lcell_comb \mux_data|Mux15~4 (
// Equation(s):
// \mux_data|Mux15~4_combout  = (\DATA_Mux[1]~input_o  & (!\DATA_Mux[0]~input_o  & (\alu_component|mux1|Mux16~4_combout ))) # (!\DATA_Mux[1]~input_o  & (((\mux_data|Mux15~2_combout ))))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\alu_component|mux1|Mux16~4_combout ),
	.datad(\mux_data|Mux15~2_combout ),
	.cin(gnd),
	.combout(\mux_data|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux15~4 .lut_mask = 16'h7340;
defparam \mux_data|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y40_N15
dffeas \ir_register|Q[16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mux_data|Mux15~4_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[16] .is_wysiwyg = "true";
defparam \ir_register|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N10
cycloneive_lcell_comb \mux_data|Mux14~2 (
// Equation(s):
// \mux_data|Mux14~2_combout  = (\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [17]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[17]~input_o ))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_IN[17]~input_o ),
	.datac(gnd),
	.datad(\Data_Memory_Module|data_out [17]),
	.cin(gnd),
	.combout(\mux_data|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux14~2 .lut_mask = 16'hEE44;
defparam \mux_data|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N8
cycloneive_lcell_comb \mux_data|Mux14~4 (
// Equation(s):
// \mux_data|Mux14~4_combout  = (\DATA_Mux[1]~input_o  & (!\DATA_Mux[0]~input_o  & (\alu_component|mux1|Mux17~3_combout ))) # (!\DATA_Mux[1]~input_o  & (((\mux_data|Mux14~2_combout ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\DATA_Mux[0]~input_o ),
	.datac(\alu_component|mux1|Mux17~3_combout ),
	.datad(\mux_data|Mux14~2_combout ),
	.cin(gnd),
	.combout(\mux_data|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux14~4 .lut_mask = 16'h7520;
defparam \mux_data|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y38_N9
dffeas \ir_register|Q[17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mux_data|Mux14~4_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[17] .is_wysiwyg = "true";
defparam \ir_register|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N22
cycloneive_lcell_comb \mux_data|Mux13~3 (
// Equation(s):
// \mux_data|Mux13~3_combout  = (\mux_data|Mux13~2_combout ) # ((!\DATA_Mux[0]~input_o  & (\DATA_Mux[1]~input_o  & \alu_component|mux1|Mux18~3_combout )))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\alu_component|mux1|Mux18~3_combout ),
	.datad(\mux_data|Mux13~2_combout ),
	.cin(gnd),
	.combout(\mux_data|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux13~3 .lut_mask = 16'hFF40;
defparam \mux_data|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y39_N23
dffeas \ir_register|Q[18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mux_data|Mux13~3_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[18] .is_wysiwyg = "true";
defparam \ir_register|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N28
cycloneive_lcell_comb \mux_data|Mux12~3 (
// Equation(s):
// \mux_data|Mux12~3_combout  = (\mux_data|Mux12~2_combout ) # ((\alu_component|mux1|Mux19~3_combout  & (\DATA_Mux[1]~input_o  & !\DATA_Mux[0]~input_o )))

	.dataa(\alu_component|mux1|Mux19~3_combout ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\mux_data|Mux12~2_combout ),
	.cin(gnd),
	.combout(\mux_data|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux12~3 .lut_mask = 16'hFF08;
defparam \mux_data|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N29
dffeas \ir_register|Q[19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mux_data|Mux12~3_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[19] .is_wysiwyg = "true";
defparam \ir_register|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y40_N8
cycloneive_lcell_comb \mux_data|Mux11~2 (
// Equation(s):
// \mux_data|Mux11~2_combout  = (\DATA_Mux[0]~input_o  & ((\Data_Memory_Module|data_out [20]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[20]~input_o ))

	.dataa(\DATA_IN[20]~input_o ),
	.datab(\DATA_Mux[0]~input_o ),
	.datac(gnd),
	.datad(\Data_Memory_Module|data_out [20]),
	.cin(gnd),
	.combout(\mux_data|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux11~2 .lut_mask = 16'hEE22;
defparam \mux_data|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N0
cycloneive_lcell_comb \mux_data|Mux11~4 (
// Equation(s):
// \mux_data|Mux11~4_combout  = (\DATA_Mux[1]~input_o  & (!\DATA_Mux[0]~input_o  & (\alu_component|mux1|Mux20~3_combout ))) # (!\DATA_Mux[1]~input_o  & (((\mux_data|Mux11~2_combout ))))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\alu_component|mux1|Mux20~3_combout ),
	.datad(\mux_data|Mux11~2_combout ),
	.cin(gnd),
	.combout(\mux_data|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux11~4 .lut_mask = 16'h7340;
defparam \mux_data|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y40_N1
dffeas \ir_register|Q[20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mux_data|Mux11~4_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[20] .is_wysiwyg = "true";
defparam \ir_register|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N2
cycloneive_lcell_comb \mux_data|Mux10~3 (
// Equation(s):
// \mux_data|Mux10~3_combout  = (\mux_data|Mux10~2_combout ) # ((\DATA_Mux[1]~input_o  & (!\DATA_Mux[0]~input_o  & \alu_component|mux1|Mux21~3_combout )))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\DATA_Mux[0]~input_o ),
	.datac(\alu_component|mux1|Mux21~3_combout ),
	.datad(\mux_data|Mux10~2_combout ),
	.cin(gnd),
	.combout(\mux_data|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux10~3 .lut_mask = 16'hFF20;
defparam \mux_data|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N3
dffeas \ir_register|Q[21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mux_data|Mux10~3_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[21] .is_wysiwyg = "true";
defparam \ir_register|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N30
cycloneive_lcell_comb \mux_data|Mux9~3 (
// Equation(s):
// \mux_data|Mux9~3_combout  = (\mux_data|Mux9~2_combout ) # ((!\DATA_Mux[0]~input_o  & (\DATA_Mux[1]~input_o  & \alu_component|mux1|Mux22~3_combout )))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\alu_component|mux1|Mux22~3_combout ),
	.datad(\mux_data|Mux9~2_combout ),
	.cin(gnd),
	.combout(\mux_data|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux9~3 .lut_mask = 16'hFF40;
defparam \mux_data|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y40_N31
dffeas \ir_register|Q[22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mux_data|Mux9~3_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[22] .is_wysiwyg = "true";
defparam \ir_register|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N8
cycloneive_lcell_comb \mux_data|Mux8~3 (
// Equation(s):
// \mux_data|Mux8~3_combout  = (\mux_data|Mux8~2_combout ) # ((\DATA_Mux[1]~input_o  & (!\DATA_Mux[0]~input_o  & \alu_component|mux1|Mux23~3_combout )))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\DATA_Mux[0]~input_o ),
	.datac(\alu_component|mux1|Mux23~3_combout ),
	.datad(\mux_data|Mux8~2_combout ),
	.cin(gnd),
	.combout(\mux_data|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux8~3 .lut_mask = 16'hFF20;
defparam \mux_data|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y41_N9
dffeas \ir_register|Q[23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mux_data|Mux8~3_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[23] .is_wysiwyg = "true";
defparam \ir_register|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N30
cycloneive_lcell_comb \mux_data|Mux7~3 (
// Equation(s):
// \mux_data|Mux7~3_combout  = (\mux_data|Mux7~2_combout ) # ((!\DATA_Mux[0]~input_o  & (\DATA_Mux[1]~input_o  & \alu_component|mux1|Mux24~3_combout )))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\alu_component|mux1|Mux24~3_combout ),
	.datad(\mux_data|Mux7~2_combout ),
	.cin(gnd),
	.combout(\mux_data|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux7~3 .lut_mask = 16'hFF40;
defparam \mux_data|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y41_N31
dffeas \ir_register|Q[24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mux_data|Mux7~3_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[24] .is_wysiwyg = "true";
defparam \ir_register|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N4
cycloneive_lcell_comb \mux_data|Mux6~3 (
// Equation(s):
// \mux_data|Mux6~3_combout  = (\mux_data|Mux6~2_combout ) # ((!\DATA_Mux[0]~input_o  & (\DATA_Mux[1]~input_o  & \alu_component|mux1|Mux25~3_combout )))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\mux_data|Mux6~2_combout ),
	.datad(\alu_component|mux1|Mux25~3_combout ),
	.cin(gnd),
	.combout(\mux_data|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux6~3 .lut_mask = 16'hF4F0;
defparam \mux_data|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y41_N5
dffeas \ir_register|Q[25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mux_data|Mux6~3_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[25] .is_wysiwyg = "true";
defparam \ir_register|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N2
cycloneive_lcell_comb \mux_data|Mux5~3 (
// Equation(s):
// \mux_data|Mux5~3_combout  = (\mux_data|Mux5~2_combout ) # ((!\DATA_Mux[0]~input_o  & (\DATA_Mux[1]~input_o  & \alu_component|mux1|Mux26~2_combout )))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\alu_component|mux1|Mux26~2_combout ),
	.datad(\mux_data|Mux5~2_combout ),
	.cin(gnd),
	.combout(\mux_data|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux5~3 .lut_mask = 16'hFF40;
defparam \mux_data|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y41_N3
dffeas \ir_register|Q[26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mux_data|Mux5~3_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[26] .is_wysiwyg = "true";
defparam \ir_register|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N24
cycloneive_lcell_comb \mux_data|Mux4~3 (
// Equation(s):
// \mux_data|Mux4~3_combout  = (\mux_data|Mux4~2_combout ) # ((!\DATA_Mux[0]~input_o  & (\DATA_Mux[1]~input_o  & \alu_component|mux1|Mux27~3_combout )))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\mux_data|Mux4~2_combout ),
	.datad(\alu_component|mux1|Mux27~3_combout ),
	.cin(gnd),
	.combout(\mux_data|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux4~3 .lut_mask = 16'hF4F0;
defparam \mux_data|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y39_N25
dffeas \ir_register|Q[27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mux_data|Mux4~3_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[27] .is_wysiwyg = "true";
defparam \ir_register|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N2
cycloneive_lcell_comb \mux_data|Mux3~3 (
// Equation(s):
// \mux_data|Mux3~3_combout  = (\mux_data|Mux3~2_combout ) # ((\DATA_Mux[1]~input_o  & (!\DATA_Mux[0]~input_o  & \alu_component|mux1|Mux28~2_combout )))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\DATA_Mux[0]~input_o ),
	.datac(\mux_data|Mux3~2_combout ),
	.datad(\alu_component|mux1|Mux28~2_combout ),
	.cin(gnd),
	.combout(\mux_data|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_data|Mux3~3 .lut_mask = 16'hF2F0;
defparam \mux_data|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y42_N3
dffeas \ir_register|Q[28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mux_data|Mux3~3_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[28] .is_wysiwyg = "true";
defparam \ir_register|Q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y42_N21
dffeas \ir_register|Q[29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mux_data|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[29] .is_wysiwyg = "true";
defparam \ir_register|Q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y42_N29
dffeas \ir_register|Q[30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mux_data|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[30] .is_wysiwyg = "true";
defparam \ir_register|Q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y39_N17
dffeas \ir_register|Q[31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mux_data|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_register|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_register|Q[31] .is_wysiwyg = "true";
defparam \ir_register|Q[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N8
cycloneive_io_ibuf \Clr_C~input (
	.i(Clr_C),
	.ibar(gnd),
	.o(\Clr_C~input_o ));
// synopsys translate_off
defparam \Clr_C~input .bus_hold = "false";
defparam \Clr_C~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N1
cycloneive_io_ibuf \Ld_C~input (
	.i(Ld_C),
	.ibar(gnd),
	.o(\Ld_C~input_o ));
// synopsys translate_off
defparam \Ld_C~input .bus_hold = "false";
defparam \Ld_C~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N8
cycloneive_io_ibuf \Clr_Z~input (
	.i(Clr_Z),
	.ibar(gnd),
	.o(\Clr_Z~input_o ));
// synopsys translate_off
defparam \Clr_Z~input .bus_hold = "false";
defparam \Clr_Z~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \Ld_Z~input (
	.i(Ld_Z),
	.ibar(gnd),
	.o(\Ld_Z~input_o ));
// synopsys translate_off
defparam \Ld_Z~input .bus_hold = "false";
defparam \Ld_Z~input .simulate_z_as = "z";
// synopsys translate_on

assign Out_A[0] = \Out_A[0]~output_o ;

assign Out_A[1] = \Out_A[1]~output_o ;

assign Out_A[2] = \Out_A[2]~output_o ;

assign Out_A[3] = \Out_A[3]~output_o ;

assign Out_A[4] = \Out_A[4]~output_o ;

assign Out_A[5] = \Out_A[5]~output_o ;

assign Out_A[6] = \Out_A[6]~output_o ;

assign Out_A[7] = \Out_A[7]~output_o ;

assign Out_A[8] = \Out_A[8]~output_o ;

assign Out_A[9] = \Out_A[9]~output_o ;

assign Out_A[10] = \Out_A[10]~output_o ;

assign Out_A[11] = \Out_A[11]~output_o ;

assign Out_A[12] = \Out_A[12]~output_o ;

assign Out_A[13] = \Out_A[13]~output_o ;

assign Out_A[14] = \Out_A[14]~output_o ;

assign Out_A[15] = \Out_A[15]~output_o ;

assign Out_A[16] = \Out_A[16]~output_o ;

assign Out_A[17] = \Out_A[17]~output_o ;

assign Out_A[18] = \Out_A[18]~output_o ;

assign Out_A[19] = \Out_A[19]~output_o ;

assign Out_A[20] = \Out_A[20]~output_o ;

assign Out_A[21] = \Out_A[21]~output_o ;

assign Out_A[22] = \Out_A[22]~output_o ;

assign Out_A[23] = \Out_A[23]~output_o ;

assign Out_A[24] = \Out_A[24]~output_o ;

assign Out_A[25] = \Out_A[25]~output_o ;

assign Out_A[26] = \Out_A[26]~output_o ;

assign Out_A[27] = \Out_A[27]~output_o ;

assign Out_A[28] = \Out_A[28]~output_o ;

assign Out_A[29] = \Out_A[29]~output_o ;

assign Out_A[30] = \Out_A[30]~output_o ;

assign Out_A[31] = \Out_A[31]~output_o ;

assign Out_B[0] = \Out_B[0]~output_o ;

assign Out_B[1] = \Out_B[1]~output_o ;

assign Out_B[2] = \Out_B[2]~output_o ;

assign Out_B[3] = \Out_B[3]~output_o ;

assign Out_B[4] = \Out_B[4]~output_o ;

assign Out_B[5] = \Out_B[5]~output_o ;

assign Out_B[6] = \Out_B[6]~output_o ;

assign Out_B[7] = \Out_B[7]~output_o ;

assign Out_B[8] = \Out_B[8]~output_o ;

assign Out_B[9] = \Out_B[9]~output_o ;

assign Out_B[10] = \Out_B[10]~output_o ;

assign Out_B[11] = \Out_B[11]~output_o ;

assign Out_B[12] = \Out_B[12]~output_o ;

assign Out_B[13] = \Out_B[13]~output_o ;

assign Out_B[14] = \Out_B[14]~output_o ;

assign Out_B[15] = \Out_B[15]~output_o ;

assign Out_B[16] = \Out_B[16]~output_o ;

assign Out_B[17] = \Out_B[17]~output_o ;

assign Out_B[18] = \Out_B[18]~output_o ;

assign Out_B[19] = \Out_B[19]~output_o ;

assign Out_B[20] = \Out_B[20]~output_o ;

assign Out_B[21] = \Out_B[21]~output_o ;

assign Out_B[22] = \Out_B[22]~output_o ;

assign Out_B[23] = \Out_B[23]~output_o ;

assign Out_B[24] = \Out_B[24]~output_o ;

assign Out_B[25] = \Out_B[25]~output_o ;

assign Out_B[26] = \Out_B[26]~output_o ;

assign Out_B[27] = \Out_B[27]~output_o ;

assign Out_B[28] = \Out_B[28]~output_o ;

assign Out_B[29] = \Out_B[29]~output_o ;

assign Out_B[30] = \Out_B[30]~output_o ;

assign Out_B[31] = \Out_B[31]~output_o ;

assign Out_C = \Out_C~output_o ;

assign Out_Z = \Out_Z~output_o ;

assign Out_PC[0] = \Out_PC[0]~output_o ;

assign Out_PC[1] = \Out_PC[1]~output_o ;

assign Out_PC[2] = \Out_PC[2]~output_o ;

assign Out_PC[3] = \Out_PC[3]~output_o ;

assign Out_PC[4] = \Out_PC[4]~output_o ;

assign Out_PC[5] = \Out_PC[5]~output_o ;

assign Out_PC[6] = \Out_PC[6]~output_o ;

assign Out_PC[7] = \Out_PC[7]~output_o ;

assign Out_PC[8] = \Out_PC[8]~output_o ;

assign Out_PC[9] = \Out_PC[9]~output_o ;

assign Out_PC[10] = \Out_PC[10]~output_o ;

assign Out_PC[11] = \Out_PC[11]~output_o ;

assign Out_PC[12] = \Out_PC[12]~output_o ;

assign Out_PC[13] = \Out_PC[13]~output_o ;

assign Out_PC[14] = \Out_PC[14]~output_o ;

assign Out_PC[15] = \Out_PC[15]~output_o ;

assign Out_PC[16] = \Out_PC[16]~output_o ;

assign Out_PC[17] = \Out_PC[17]~output_o ;

assign Out_PC[18] = \Out_PC[18]~output_o ;

assign Out_PC[19] = \Out_PC[19]~output_o ;

assign Out_PC[20] = \Out_PC[20]~output_o ;

assign Out_PC[21] = \Out_PC[21]~output_o ;

assign Out_PC[22] = \Out_PC[22]~output_o ;

assign Out_PC[23] = \Out_PC[23]~output_o ;

assign Out_PC[24] = \Out_PC[24]~output_o ;

assign Out_PC[25] = \Out_PC[25]~output_o ;

assign Out_PC[26] = \Out_PC[26]~output_o ;

assign Out_PC[27] = \Out_PC[27]~output_o ;

assign Out_PC[28] = \Out_PC[28]~output_o ;

assign Out_PC[29] = \Out_PC[29]~output_o ;

assign Out_PC[30] = \Out_PC[30]~output_o ;

assign Out_PC[31] = \Out_PC[31]~output_o ;

assign Out_IR[0] = \Out_IR[0]~output_o ;

assign Out_IR[1] = \Out_IR[1]~output_o ;

assign Out_IR[2] = \Out_IR[2]~output_o ;

assign Out_IR[3] = \Out_IR[3]~output_o ;

assign Out_IR[4] = \Out_IR[4]~output_o ;

assign Out_IR[5] = \Out_IR[5]~output_o ;

assign Out_IR[6] = \Out_IR[6]~output_o ;

assign Out_IR[7] = \Out_IR[7]~output_o ;

assign Out_IR[8] = \Out_IR[8]~output_o ;

assign Out_IR[9] = \Out_IR[9]~output_o ;

assign Out_IR[10] = \Out_IR[10]~output_o ;

assign Out_IR[11] = \Out_IR[11]~output_o ;

assign Out_IR[12] = \Out_IR[12]~output_o ;

assign Out_IR[13] = \Out_IR[13]~output_o ;

assign Out_IR[14] = \Out_IR[14]~output_o ;

assign Out_IR[15] = \Out_IR[15]~output_o ;

assign Out_IR[16] = \Out_IR[16]~output_o ;

assign Out_IR[17] = \Out_IR[17]~output_o ;

assign Out_IR[18] = \Out_IR[18]~output_o ;

assign Out_IR[19] = \Out_IR[19]~output_o ;

assign Out_IR[20] = \Out_IR[20]~output_o ;

assign Out_IR[21] = \Out_IR[21]~output_o ;

assign Out_IR[22] = \Out_IR[22]~output_o ;

assign Out_IR[23] = \Out_IR[23]~output_o ;

assign Out_IR[24] = \Out_IR[24]~output_o ;

assign Out_IR[25] = \Out_IR[25]~output_o ;

assign Out_IR[26] = \Out_IR[26]~output_o ;

assign Out_IR[27] = \Out_IR[27]~output_o ;

assign Out_IR[28] = \Out_IR[28]~output_o ;

assign Out_IR[29] = \Out_IR[29]~output_o ;

assign Out_IR[30] = \Out_IR[30]~output_o ;

assign Out_IR[31] = \Out_IR[31]~output_o ;

assign ADDR_OUT[0] = \ADDR_OUT[0]~output_o ;

assign ADDR_OUT[1] = \ADDR_OUT[1]~output_o ;

assign ADDR_OUT[2] = \ADDR_OUT[2]~output_o ;

assign ADDR_OUT[3] = \ADDR_OUT[3]~output_o ;

assign ADDR_OUT[4] = \ADDR_OUT[4]~output_o ;

assign ADDR_OUT[5] = \ADDR_OUT[5]~output_o ;

assign ADDR_OUT[6] = \ADDR_OUT[6]~output_o ;

assign ADDR_OUT[7] = \ADDR_OUT[7]~output_o ;

assign ADDR_OUT[8] = \ADDR_OUT[8]~output_o ;

assign ADDR_OUT[9] = \ADDR_OUT[9]~output_o ;

assign ADDR_OUT[10] = \ADDR_OUT[10]~output_o ;

assign ADDR_OUT[11] = \ADDR_OUT[11]~output_o ;

assign ADDR_OUT[12] = \ADDR_OUT[12]~output_o ;

assign ADDR_OUT[13] = \ADDR_OUT[13]~output_o ;

assign ADDR_OUT[14] = \ADDR_OUT[14]~output_o ;

assign ADDR_OUT[15] = \ADDR_OUT[15]~output_o ;

assign ADDR_OUT[16] = \ADDR_OUT[16]~output_o ;

assign ADDR_OUT[17] = \ADDR_OUT[17]~output_o ;

assign ADDR_OUT[18] = \ADDR_OUT[18]~output_o ;

assign ADDR_OUT[19] = \ADDR_OUT[19]~output_o ;

assign ADDR_OUT[20] = \ADDR_OUT[20]~output_o ;

assign ADDR_OUT[21] = \ADDR_OUT[21]~output_o ;

assign ADDR_OUT[22] = \ADDR_OUT[22]~output_o ;

assign ADDR_OUT[23] = \ADDR_OUT[23]~output_o ;

assign ADDR_OUT[24] = \ADDR_OUT[24]~output_o ;

assign ADDR_OUT[25] = \ADDR_OUT[25]~output_o ;

assign ADDR_OUT[26] = \ADDR_OUT[26]~output_o ;

assign ADDR_OUT[27] = \ADDR_OUT[27]~output_o ;

assign ADDR_OUT[28] = \ADDR_OUT[28]~output_o ;

assign ADDR_OUT[29] = \ADDR_OUT[29]~output_o ;

assign ADDR_OUT[30] = \ADDR_OUT[30]~output_o ;

assign ADDR_OUT[31] = \ADDR_OUT[31]~output_o ;

assign DATA_OUT[0] = \DATA_OUT[0]~output_o ;

assign DATA_OUT[1] = \DATA_OUT[1]~output_o ;

assign DATA_OUT[2] = \DATA_OUT[2]~output_o ;

assign DATA_OUT[3] = \DATA_OUT[3]~output_o ;

assign DATA_OUT[4] = \DATA_OUT[4]~output_o ;

assign DATA_OUT[5] = \DATA_OUT[5]~output_o ;

assign DATA_OUT[6] = \DATA_OUT[6]~output_o ;

assign DATA_OUT[7] = \DATA_OUT[7]~output_o ;

assign DATA_OUT[8] = \DATA_OUT[8]~output_o ;

assign DATA_OUT[9] = \DATA_OUT[9]~output_o ;

assign DATA_OUT[10] = \DATA_OUT[10]~output_o ;

assign DATA_OUT[11] = \DATA_OUT[11]~output_o ;

assign DATA_OUT[12] = \DATA_OUT[12]~output_o ;

assign DATA_OUT[13] = \DATA_OUT[13]~output_o ;

assign DATA_OUT[14] = \DATA_OUT[14]~output_o ;

assign DATA_OUT[15] = \DATA_OUT[15]~output_o ;

assign DATA_OUT[16] = \DATA_OUT[16]~output_o ;

assign DATA_OUT[17] = \DATA_OUT[17]~output_o ;

assign DATA_OUT[18] = \DATA_OUT[18]~output_o ;

assign DATA_OUT[19] = \DATA_OUT[19]~output_o ;

assign DATA_OUT[20] = \DATA_OUT[20]~output_o ;

assign DATA_OUT[21] = \DATA_OUT[21]~output_o ;

assign DATA_OUT[22] = \DATA_OUT[22]~output_o ;

assign DATA_OUT[23] = \DATA_OUT[23]~output_o ;

assign DATA_OUT[24] = \DATA_OUT[24]~output_o ;

assign DATA_OUT[25] = \DATA_OUT[25]~output_o ;

assign DATA_OUT[26] = \DATA_OUT[26]~output_o ;

assign DATA_OUT[27] = \DATA_OUT[27]~output_o ;

assign DATA_OUT[28] = \DATA_OUT[28]~output_o ;

assign DATA_OUT[29] = \DATA_OUT[29]~output_o ;

assign DATA_OUT[30] = \DATA_OUT[30]~output_o ;

assign DATA_OUT[31] = \DATA_OUT[31]~output_o ;

assign MEM_OUT[0] = \MEM_OUT[0]~output_o ;

assign MEM_OUT[1] = \MEM_OUT[1]~output_o ;

assign MEM_OUT[2] = \MEM_OUT[2]~output_o ;

assign MEM_OUT[3] = \MEM_OUT[3]~output_o ;

assign MEM_OUT[4] = \MEM_OUT[4]~output_o ;

assign MEM_OUT[5] = \MEM_OUT[5]~output_o ;

assign MEM_OUT[6] = \MEM_OUT[6]~output_o ;

assign MEM_OUT[7] = \MEM_OUT[7]~output_o ;

assign MEM_OUT[8] = \MEM_OUT[8]~output_o ;

assign MEM_OUT[9] = \MEM_OUT[9]~output_o ;

assign MEM_OUT[10] = \MEM_OUT[10]~output_o ;

assign MEM_OUT[11] = \MEM_OUT[11]~output_o ;

assign MEM_OUT[12] = \MEM_OUT[12]~output_o ;

assign MEM_OUT[13] = \MEM_OUT[13]~output_o ;

assign MEM_OUT[14] = \MEM_OUT[14]~output_o ;

assign MEM_OUT[15] = \MEM_OUT[15]~output_o ;

assign MEM_OUT[16] = \MEM_OUT[16]~output_o ;

assign MEM_OUT[17] = \MEM_OUT[17]~output_o ;

assign MEM_OUT[18] = \MEM_OUT[18]~output_o ;

assign MEM_OUT[19] = \MEM_OUT[19]~output_o ;

assign MEM_OUT[20] = \MEM_OUT[20]~output_o ;

assign MEM_OUT[21] = \MEM_OUT[21]~output_o ;

assign MEM_OUT[22] = \MEM_OUT[22]~output_o ;

assign MEM_OUT[23] = \MEM_OUT[23]~output_o ;

assign MEM_OUT[24] = \MEM_OUT[24]~output_o ;

assign MEM_OUT[25] = \MEM_OUT[25]~output_o ;

assign MEM_OUT[26] = \MEM_OUT[26]~output_o ;

assign MEM_OUT[27] = \MEM_OUT[27]~output_o ;

assign MEM_OUT[28] = \MEM_OUT[28]~output_o ;

assign MEM_OUT[29] = \MEM_OUT[29]~output_o ;

assign MEM_OUT[30] = \MEM_OUT[30]~output_o ;

assign MEM_OUT[31] = \MEM_OUT[31]~output_o ;

assign MEM_IN[0] = \MEM_IN[0]~output_o ;

assign MEM_IN[1] = \MEM_IN[1]~output_o ;

assign MEM_IN[2] = \MEM_IN[2]~output_o ;

assign MEM_IN[3] = \MEM_IN[3]~output_o ;

assign MEM_IN[4] = \MEM_IN[4]~output_o ;

assign MEM_IN[5] = \MEM_IN[5]~output_o ;

assign MEM_IN[6] = \MEM_IN[6]~output_o ;

assign MEM_IN[7] = \MEM_IN[7]~output_o ;

assign MEM_IN[8] = \MEM_IN[8]~output_o ;

assign MEM_IN[9] = \MEM_IN[9]~output_o ;

assign MEM_IN[10] = \MEM_IN[10]~output_o ;

assign MEM_IN[11] = \MEM_IN[11]~output_o ;

assign MEM_IN[12] = \MEM_IN[12]~output_o ;

assign MEM_IN[13] = \MEM_IN[13]~output_o ;

assign MEM_IN[14] = \MEM_IN[14]~output_o ;

assign MEM_IN[15] = \MEM_IN[15]~output_o ;

assign MEM_IN[16] = \MEM_IN[16]~output_o ;

assign MEM_IN[17] = \MEM_IN[17]~output_o ;

assign MEM_IN[18] = \MEM_IN[18]~output_o ;

assign MEM_IN[19] = \MEM_IN[19]~output_o ;

assign MEM_IN[20] = \MEM_IN[20]~output_o ;

assign MEM_IN[21] = \MEM_IN[21]~output_o ;

assign MEM_IN[22] = \MEM_IN[22]~output_o ;

assign MEM_IN[23] = \MEM_IN[23]~output_o ;

assign MEM_IN[24] = \MEM_IN[24]~output_o ;

assign MEM_IN[25] = \MEM_IN[25]~output_o ;

assign MEM_IN[26] = \MEM_IN[26]~output_o ;

assign MEM_IN[27] = \MEM_IN[27]~output_o ;

assign MEM_IN[28] = \MEM_IN[28]~output_o ;

assign MEM_IN[29] = \MEM_IN[29]~output_o ;

assign MEM_IN[30] = \MEM_IN[30]~output_o ;

assign MEM_IN[31] = \MEM_IN[31]~output_o ;

assign MEM_ADDR[0] = \MEM_ADDR[0]~output_o ;

assign MEM_ADDR[1] = \MEM_ADDR[1]~output_o ;

assign MEM_ADDR[2] = \MEM_ADDR[2]~output_o ;

assign MEM_ADDR[3] = \MEM_ADDR[3]~output_o ;

assign MEM_ADDR[4] = \MEM_ADDR[4]~output_o ;

assign MEM_ADDR[5] = \MEM_ADDR[5]~output_o ;

assign MEM_ADDR[6] = \MEM_ADDR[6]~output_o ;

assign MEM_ADDR[7] = \MEM_ADDR[7]~output_o ;

endmodule
