Note: Measured pipeline latency = 13 cycles
Data Path Delay:        2.395ns  (logic 0.481ns (20.087%)  route 1.914ns (79.913%))
+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   |  7570 |     0 |          0 |   1182240 |  0.64 |
|   LUT as Logic             |  7403 |     0 |          0 |   1182240 |  0.63 |
|   LUT as Memory            |   167 |     0 |          0 |    591840 |  0.03 |
|     LUT as Distributed RAM |     0 |     0 |            |           |       |
|     LUT as Shift Register  |   167 |     0 |            |           |       |
| CLB Registers              | 10442 |     0 |          0 |   2364480 |  0.44 |
|   Register as Flip Flop    | 10442 |     0 |          0 |   2364480 |  0.44 |
|   Register as Latch        |     0 |     0 |          0 |   2364480 |  0.00 |
| CARRY8                     |  1254 |     0 |          0 |    147780 |  0.85 |
| F7 Muxes                   |     0 |     0 |          0 |    591120 |  0.00 |
| F8 Muxes                   |     0 |     0 |          0 |    295560 |  0.00 |
| F9 Muxes                   |     0 |     0 |          0 |    147780 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+

