Analysis & Synthesis report for top_fpga
Wed Feb 07 22:05:57 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Dependent File Changes for Partition Top
  9. Partition for Top-Level Resource Utilization by Entity
 10. State Machine - |top_fpga|eth_udp:eth_udp_inst|ip_send:ip_send_inst|state
 11. State Machine - |top_fpga|camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Top-level Entity: |top_fpga
 17. Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated
 18. Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_677:rdptr_g1p
 19. Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p
 20. Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram
 21. Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|dffpipe_pe9:rs_brp
 22. Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|dffpipe_pe9:rs_bwp
 23. Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_rld:rs_dgwp
 24. Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_2f9:dffpipe13
 25. Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|dffpipe_pe9:ws_brp
 26. Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|dffpipe_te9:ws_bwp
 27. Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp
 28. Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17
 29. Parameter Settings for User Entity Instance: Top-level Entity: |top_fpga
 30. Parameter Settings for User Entity Instance: alt_pll:alt_pll_inst|altpll:altpll_component
 31. Parameter Settings for User Entity Instance: camera_if:camera_if_inst
 32. Parameter Settings for User Entity Instance: camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config
 33. Parameter Settings for User Entity Instance: camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config
 34. Parameter Settings for User Entity Instance: cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 35. Parameter Settings for User Entity Instance: eth_udp:eth_udp_inst
 36. Parameter Settings for User Entity Instance: eth_udp:eth_udp_inst|ip_send:ip_send_inst
 37. Partition Dependent Files
 38. Partition "sld_signaltap:auto_signaltap_0" Resource Utilization by Entity
 39. Registers Removed During Synthesis
 40. Removed Registers Triggering Further Register Optimizations
 41. Multiplexer Restructuring Statistics (Restructuring Performed)
 42. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 43. Port Connectivity Checks: "eth_udp:eth_udp_inst|crc32:crc32_inst"
 44. Port Connectivity Checks: "eth_udp:eth_udp_inst"
 45. Port Connectivity Checks: "cmos1_fifo:cmos1_fifo_inst"
 46. Port Connectivity Checks: "camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0"
 47. Port Connectivity Checks: "camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config"
 48. Port Connectivity Checks: "camera_if:camera_if_inst"
 49. SignalTap II Logic Analyzer Settings
 50. Elapsed Time Per Partition
 51. Analysis & Synthesis Messages
 52. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Feb 07 22:05:57 2024       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; top_fpga                                    ;
; Top-level Entity Name              ; top_fpga                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10E22C8       ;                    ;
; Top-level entity name                                                      ; top_fpga           ; top_fpga           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.62        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  61.5%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; rtl/eth_udp/mii_to_rmii.v        ; yes             ; User Verilog HDL File        ; D:/jichuang/CNN/quartus_prj/rtl/eth_udp/mii_to_rmii.v                   ;         ;
; rtl/eth_udp/ip_send.v            ; yes             ; User Verilog HDL File        ; D:/jichuang/CNN/quartus_prj/rtl/eth_udp/ip_send.v                       ;         ;
; rtl/eth_udp/eth_udp.v            ; yes             ; User Verilog HDL File        ; D:/jichuang/CNN/quartus_prj/rtl/eth_udp/eth_udp.v                       ;         ;
; rtl/eth_udp/crc32.v              ; yes             ; User Verilog HDL File        ; D:/jichuang/CNN/quartus_prj/rtl/eth_udp/crc32.v                         ;         ;
; rtl/I2C_OV7670_Config.v          ; yes             ; User Verilog HDL File        ; D:/jichuang/CNN/quartus_prj/rtl/I2C_OV7670_Config.v                     ;         ;
; rtl/I2C_Controller.v             ; yes             ; User Verilog HDL File        ; D:/jichuang/CNN/quartus_prj/rtl/I2C_Controller.v                        ;         ;
; rtl/I2C_AV_Config.v              ; yes             ; User Verilog HDL File        ; D:/jichuang/CNN/quartus_prj/rtl/I2C_AV_Config.v                         ;         ;
; rtl/cmos1_fifo.v                 ; yes             ; User Wizard-Generated File   ; D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v                            ;         ;
; rtl/alt_pll.v                    ; yes             ; User Wizard-Generated File   ; D:/jichuang/CNN/quartus_prj/rtl/alt_pll.v                               ;         ;
; rtl/camera_if.v                  ; yes             ; User Verilog HDL File        ; D:/jichuang/CNN/quartus_prj/rtl/camera_if.v                             ;         ;
; rtl/top_fpga.v                   ; yes             ; User Verilog HDL File        ; D:/jichuang/CNN/quartus_prj/rtl/top_fpga.v                              ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/aglobal131.inc               ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; db/alt_pll_altpll.v              ; yes             ; Auto-Generated Megafunction  ; D:/jichuang/CNN/quartus_prj/db/alt_pll_altpll.v                         ;         ;
; dcfifo_mixed_widths.tdf          ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf      ;         ;
; db/dcfifo_3tl1.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/jichuang/CNN/quartus_prj/db/dcfifo_3tl1.tdf                          ;         ;
; db/a_gray2bin_7ib.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/jichuang/CNN/quartus_prj/db/a_gray2bin_7ib.tdf                       ;         ;
; db/a_graycounter_677.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/jichuang/CNN/quartus_prj/db/a_graycounter_677.tdf                    ;         ;
; db/a_graycounter_1lc.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/jichuang/CNN/quartus_prj/db/a_graycounter_1lc.tdf                    ;         ;
; db/altsyncram_vk31.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/jichuang/CNN/quartus_prj/db/altsyncram_vk31.tdf                      ;         ;
; db/dffpipe_pe9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/jichuang/CNN/quartus_prj/db/dffpipe_pe9.tdf                          ;         ;
; db/alt_synch_pipe_rld.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/jichuang/CNN/quartus_prj/db/alt_synch_pipe_rld.tdf                   ;         ;
; db/dffpipe_2f9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/jichuang/CNN/quartus_prj/db/dffpipe_2f9.tdf                          ;         ;
; db/dffpipe_te9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/jichuang/CNN/quartus_prj/db/dffpipe_te9.tdf                          ;         ;
; db/alt_synch_pipe_2md.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/jichuang/CNN/quartus_prj/db/alt_synch_pipe_2md.tdf                   ;         ;
; db/dffpipe_3f9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/jichuang/CNN/quartus_prj/db/dffpipe_3f9.tdf                          ;         ;
; db/cmpr_o76.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/jichuang/CNN/quartus_prj/db/cmpr_o76.tdf                             ;         ;
; db/cntr_64e.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/jichuang/CNN/quartus_prj/db/cntr_64e.tdf                             ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; d:/qyartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; d:/qyartus/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; d:/qyartus/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; d:/qyartus/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; d:/qyartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_gr14.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/jichuang/CNN/quartus_prj/db/altsyncram_gr14.tdf                      ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_ssc.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/jichuang/CNN/quartus_prj/db/mux_ssc.tdf                              ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/jichuang/CNN/quartus_prj/db/decode_dvf.tdf                           ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; d:/qyartus/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_vei.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/jichuang/CNN/quartus_prj/db/cntr_vei.tdf                             ;         ;
; db/cntr_i6j.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/jichuang/CNN/quartus_prj/db/cntr_i6j.tdf                             ;         ;
; db/cntr_egi.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/jichuang/CNN/quartus_prj/db/cntr_egi.tdf                             ;         ;
; db/cmpr_qgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/jichuang/CNN/quartus_prj/db/cmpr_qgc.tdf                             ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/jichuang/CNN/quartus_prj/db/cntr_23j.tdf                             ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/jichuang/CNN/quartus_prj/db/cmpr_ngc.tdf                             ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; d:/qyartus/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; d:/qyartus/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; d:/qyartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                               ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+----------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                      ; IP Include File                              ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+----------------------------------------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |top_fpga|alt_pll:alt_pll_inst       ; D:/jichuang/CNN/quartus_prj/rtl/alt_pll.v    ;
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |top_fpga|cmos1_fifo:cmos1_fifo_inst ; D:/jichuang/CNN/quartus_prj/rtl/cmos1_fifo.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+----------------------------------------------+


+------------------------------------------------------------------------+
; Partition Status Summary                                               ;
+--------------------------------+-------------+-------------------------+
; Partition Name                 ; Synthesized ; Reason                  ;
+--------------------------------+-------------+-------------------------+
; Top                            ; yes         ; Dependent files changed ;
; sld_hub:auto_hub               ; yes         ; Parameters changed      ;
; sld_signaltap:auto_signaltap_0 ; no          ; No relevant changes     ;
+--------------------------------+-------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition Top                                                                                                           ;
+----------------------------+------------------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                  ; File Name        ; Relative Location ; Change   ; Old                              ; New                              ;
+----------------------------+------------------+-------------------+----------+----------------------------------+----------------------------------+
; cmos1_fifo:cmos1_fifo_inst ; rtl/cmos1_fifo.v ; Project Directory ; Checksum ; 6d9c6765fedb3eecc7e00899e8bfa1c9 ; d6d03321a849b61e5ce427d713343236 ;
+----------------------------+------------------+-------------------+----------+----------------------------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                ; Library Name ;
+-----------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_fpga                                                 ; 1007 (44)         ; 444 (33)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga                                                                                                                                                          ; work         ;
;    |alt_pll:alt_pll_inst|                                 ; 2 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|alt_pll:alt_pll_inst                                                                                                                                     ; work         ;
;       |altpll:altpll_component|                           ; 2 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|alt_pll:alt_pll_inst|altpll:altpll_component                                                                                                             ; work         ;
;          |alt_pll_altpll:auto_generated|                  ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|alt_pll:alt_pll_inst|altpll:altpll_component|alt_pll_altpll:auto_generated                                                                               ; work         ;
;    |camera_if:camera_if_inst|                             ; 392 (62)          ; 103 (56)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|camera_if:camera_if_inst                                                                                                                                 ; work         ;
;       |I2C_AV_Config:u_I2C_AV_Config|                     ; 330 (44)          ; 47 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config                                                                                                   ; work         ;
;          |I2C_Controller:u0|                              ; 114 (114)         ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0                                                                                 ; work         ;
;          |I2C_OV7670_Config:u_I2C_OV7670_Config|          ; 172 (172)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config                                                             ; work         ;
;    |cmos1_fifo:cmos1_fifo_inst|                           ; 129 (32)          ; 163 (32)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|cmos1_fifo:cmos1_fifo_inst                                                                                                                               ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 97 (0)            ; 131 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; work         ;
;          |dcfifo_3tl1:auto_generated|                     ; 97 (16)           ; 131 (35)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated                                                  ; work         ;
;             |a_gray2bin_7ib:rdptr_g_gray2bin|             ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                  ; work         ;
;             |a_gray2bin_7ib:rs_dgwp_gray2bin|             ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                  ; work         ;
;             |a_graycounter_1lc:wrptr_g1p|                 ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ; work         ;
;             |a_graycounter_677:rdptr_g1p|                 ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_677:rdptr_g1p                      ; work         ;
;             |alt_synch_pipe_2md:ws_dgrp|                  ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp                       ; work         ;
;                |dffpipe_3f9:dffpipe17|                    ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17 ; work         ;
;             |alt_synch_pipe_rld:rs_dgwp|                  ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_rld:rs_dgwp                       ; work         ;
;                |dffpipe_2f9:dffpipe13|                    ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_2f9:dffpipe13 ; work         ;
;             |altsyncram_vk31:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram                         ; work         ;
;             |cmpr_o76:rdempty_eq_comp|                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cmpr_o76:rdempty_eq_comp                         ; work         ;
;             |cmpr_o76:wrfull_eq_comp|                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cmpr_o76:wrfull_eq_comp                          ; work         ;
;             |cntr_64e:cntr_b|                             ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b                                  ; work         ;
;             |dffpipe_pe9:rs_brp|                          ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|dffpipe_pe9:rs_brp                               ; work         ;
;             |dffpipe_pe9:rs_bwp|                          ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|dffpipe_pe9:rs_bwp                               ; work         ;
;    |eth_udp:eth_udp_inst|                                 ; 437 (0)           ; 133 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|eth_udp:eth_udp_inst                                                                                                                                     ; work         ;
;       |crc32:crc32_inst|                                  ; 41 (41)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|eth_udp:eth_udp_inst|crc32:crc32_inst                                                                                                                    ; work         ;
;       |ip_send:ip_send_inst|                              ; 396 (396)         ; 101 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|eth_udp:eth_udp_inst|ip_send:ip_send_inst                                                                                                                ; work         ;
;    |mii_to_rmii:mii_to_rmii_inst|                         ; 3 (3)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|mii_to_rmii:mii_to_rmii_inst                                                                                                                             ; work         ;
+-----------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_fpga|eth_udp:eth_udp_inst|ip_send:ip_send_inst|state                                                               ;
+-------------------+-----------+-----------------+-------------------+----------------+-------------------+-----------------+------------+
; Name              ; state.CRC ; state.SEND_DATA ; state.IP_UDP_HEAD ; state.ETH_HEAD ; state.PACKET_HEAD ; state.CHECK_SUM ; state.IDLE ;
+-------------------+-----------+-----------------+-------------------+----------------+-------------------+-----------------+------------+
; state.IDLE        ; 0         ; 0               ; 0                 ; 0              ; 0                 ; 0               ; 0          ;
; state.CHECK_SUM   ; 0         ; 0               ; 0                 ; 0              ; 0                 ; 1               ; 1          ;
; state.PACKET_HEAD ; 0         ; 0               ; 0                 ; 0              ; 1                 ; 0               ; 1          ;
; state.ETH_HEAD    ; 0         ; 0               ; 0                 ; 1              ; 0                 ; 0               ; 1          ;
; state.IP_UDP_HEAD ; 0         ; 0               ; 1                 ; 0              ; 0                 ; 0               ; 1          ;
; state.SEND_DATA   ; 0         ; 1               ; 0                 ; 0              ; 0                 ; 0               ; 1          ;
; state.CRC         ; 1         ; 0               ; 0                 ; 0              ; 0                 ; 0               ; 1          ;
+-------------------+-----------+-----------------+-------------------+----------------+-------------------+-----------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |top_fpga|camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST ;
+--------------+--------------+--------------+-----------------------------------------------+
; Name         ; mSetup_ST.00 ; mSetup_ST.10 ; mSetup_ST.01                                  ;
+--------------+--------------+--------------+-----------------------------------------------+
; mSetup_ST.00 ; 0            ; 0            ; 0                                             ;
; mSetup_ST.01 ; 1            ; 0            ; 1                                             ;
; mSetup_ST.10 ; 1            ; 1            ; 0                                             ;
+--------------+--------------+--------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                              ;
+---------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------+------------------------------------------------------------------+--------------------------------------------+
; reset_init[5] ; yes                                                              ; yes                                        ;
; reset_init[4] ; yes                                                              ; yes                                        ;
; reset_init[3] ; yes                                                              ; yes                                        ;
; reset_init[2] ; yes                                                              ; yes                                        ;
; reset_init[1] ; yes                                                              ; yes                                        ;
; reset_init[0] ; yes                                                              ; yes                                        ;
+---------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Register name                                                                                                                          ; Reason for Removal                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[7][5]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[7][3]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[7][1]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[6][7]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[6][5]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[6][3]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[6][1]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[5][7]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[5][5]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[5][3]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[5][1]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[4][7]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[4][5]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[4][3]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[4][1]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[3][7]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[3][5]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[3][3]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[3][1]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[2][7]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[2][5]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[2][3]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[2][1]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[1][7]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[1][5]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[1][3]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[1][1]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[0][7]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[0][5]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[0][3]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[0][1]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[13][7]                                                                              ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[13][6]                                                                              ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[13][5]                                                                              ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[13][4]                                                                              ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[13][3]                                                                              ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[13][2]                                                                              ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[13][1]                                                                              ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[13][0]                                                                              ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[12][7]                                                                              ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[12][6]                                                                              ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[12][5]                                                                              ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[12][4]                                                                              ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[12][2]                                                                              ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[12][1]                                                                              ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[12][0]                                                                              ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[11][5]                                                                              ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[11][4]                                                                              ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[11][3]                                                                              ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[11][2]                                                                              ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[11][0]                                                                              ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[10][6]                                                                              ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[10][4]                                                                              ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[10][0]                                                                              ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[9][7]                                                                               ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[9][6]                                                                               ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[9][5]                                                                               ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[9][4]                                                                               ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[9][3]                                                                               ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[9][2]                                                                               ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[9][1]                                                                               ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[8][7]                                                                               ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[8][6]                                                                               ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[8][3]                                                                               ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[8][1]                                                                               ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[7][7]                                                                               ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[7][6]                                                                               ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[7][5]                                                                               ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[7][4]                                                                               ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[7][2]                                                                               ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[7][1]                                                                               ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[7][0]                                                                               ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[6][7]                                                                               ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[6][6]                                                                               ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[6][5]                                                                               ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[6][4]                                                                               ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[6][3]                                                                               ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[6][2]                                                                               ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|data_len[0..7,9,11..15]                                                                      ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_len[0,1]                                                                                  ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|udp_len[0..2]                                                                                ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][18]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][17]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][16]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][15]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][14]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][13]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][12]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][11]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][10]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][9]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][8]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][7]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][6]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][5]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][4]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][3]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][2]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][1]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][0]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][31]                                                                           ; Stuck at VCC due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][30]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][29]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][28]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][27]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][26]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][25]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][24]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][23]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][22]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][21]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][20]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][19]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][18]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][17]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][16]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][15]                                                                           ; Stuck at VCC due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][14]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][13]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][12]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][11]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][10]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][9]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][8]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][7]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][6]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][5]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][4]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][3]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][2]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][1]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[5][0]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][31]                                                                           ; Stuck at VCC due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][30]                                                                           ; Stuck at VCC due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][29]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][28]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][27]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][26]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][25]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][24]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][23]                                                                           ; Stuck at VCC due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][22]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][21]                                                                           ; Stuck at VCC due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][20]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][19]                                                                           ; Stuck at VCC due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][18]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][17]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][16]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][15]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][14]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][13]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][12]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][11]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][10]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][9]                                                                            ; Stuck at VCC due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][8]                                                                            ; Stuck at VCC due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][7]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][6]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][5]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][4]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][3]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][2]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][1]                                                                            ; Stuck at VCC due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[4][0]                                                                            ; Stuck at VCC due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][31]                                                                           ; Stuck at VCC due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][30]                                                                           ; Stuck at VCC due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][29]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][28]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][27]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][26]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][25]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][24]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][23]                                                                           ; Stuck at VCC due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][22]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][21]                                                                           ; Stuck at VCC due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][20]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][19]                                                                           ; Stuck at VCC due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][18]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][17]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][16]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][15]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][14]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][13]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][12]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][11]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][10]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][9]                                                                            ; Stuck at VCC due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][8]                                                                            ; Stuck at VCC due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][7]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][6]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][5]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][4]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][3]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][2]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][1]                                                                            ; Stuck at VCC due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[3][0]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][31]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][30]                                                                           ; Stuck at VCC due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][29]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][28]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][27]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][26]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][25]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][24]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][23]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][22]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][21]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][20]                                                                           ; Stuck at VCC due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][19]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][18]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][17]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][16]                                                                           ; Stuck at VCC due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][15]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][14]                                                                           ; Stuck at VCC due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][13]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][12]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][11]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][10]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][9]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][8]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][7]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][6]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][5]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][4]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][3]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][2]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][1]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[1][0]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][31]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][30]                                                                           ; Stuck at VCC due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][29]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][28]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][27]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][26]                                                                           ; Stuck at VCC due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][25]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][24]                                                                           ; Stuck at VCC due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][23]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][22]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][21]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][20]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][19]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][18]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][17]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][16]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][1]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][0]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_len[5..7,11..15]                                                                          ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|udp_len[4..7,11..15]                                                                         ; Stuck at GND due to stuck port data_in                                   ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[10] ; Lost fanout                                                              ;
; cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[10] ; Lost fanout                                                              ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][31]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][30]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][29]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][28]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][27]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][23]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][22]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][21]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][20]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][15]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][14]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][13]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][12]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][11]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][7]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][6]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][5]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_len[9]                                                                                    ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|udp_len[9]                                                                                   ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][25]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][9]                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|udp_len[3]                                                                                   ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|udp_len[8]         ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|udp_len[8]                                                                                   ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|udp_len[10]        ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|udp_len[10]                                                                                  ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_len[2]          ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_len[2]                                                                                    ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_len[3]          ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_len[3]                                                                                    ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_len[4]          ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_len[4]                                                                                    ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_len[8]          ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_len[8]                                                                                    ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_len[10]         ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_len[10]                                                                                   ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|data_len[8]        ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|data_len[8]                                                                                  ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|data_len[10]       ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[0][0]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[0][1]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[0][1]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[0][2]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[0][2]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[0][3]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[0][3]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[0][4]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[0][4]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[0][5]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[0][5]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[0][6]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[0][6]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[0][7]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[0][7]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[1][0]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[1][0]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[1][1]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[1][1]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[1][2]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[1][2]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[1][3]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[1][3]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[1][4]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[1][4]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[1][5]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[1][5]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[1][6]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[1][6]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[1][7]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[1][7]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[2][0]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[2][0]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[2][1]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[2][1]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[2][2]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[2][2]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[2][3]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[2][3]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[2][4]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[2][4]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[2][5]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[2][5]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[2][6]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[2][6]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[2][7]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[2][7]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[3][0]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[3][0]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[3][1]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[3][1]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[3][2]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[3][2]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[3][3]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[3][3]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[3][4]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[3][4]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[3][5]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[3][5]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[3][6]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[3][6]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[3][7]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[3][7]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[4][0]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[4][0]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[4][1]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[4][1]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[4][2]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[4][2]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[4][3]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[4][3]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[4][4]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[4][4]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[4][5]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[4][5]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[4][6]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[4][6]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[4][7]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[4][7]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[5][0]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[5][0]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[5][1]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[5][1]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[5][2]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[5][2]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[5][3]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[5][3]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[5][4]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[5][4]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[5][5]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[5][5]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[5][6]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[5][6]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[5][7]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[5][7]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[6][0]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[6][0]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[6][1]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[6][1]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[7][3]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[7][3]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[8][0]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[8][0]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[8][2]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[8][2]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[8][4]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[8][4]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[8][5]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[8][5]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[9][0]     ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[9][0]                                                                               ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[10][1]    ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[10][1]                                                                              ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[10][2]    ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[10][2]                                                                              ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[10][3]    ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[10][3]                                                                              ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[10][5]    ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[10][5]                                                                              ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[10][7]    ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[10][7]                                                                              ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[11][1]    ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[11][1]                                                                              ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[11][6]    ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[11][6]                                                                              ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[11][7]    ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[11][7]                                                                              ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[12][3]    ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|eth_head[12][3]                                                                              ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[0][0]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[0][0]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[0][2]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[0][2]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[0][4]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[0][4]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[0][6]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[0][6]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[1][0]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[1][0]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[1][2]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[1][2]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[1][4]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[1][4]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[1][6]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[1][6]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[2][0]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[2][0]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[2][2]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[2][2]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[2][4]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[2][4]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[2][6]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[2][6]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[3][0]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[3][0]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[3][2]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[3][2]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[3][4]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[3][4]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[3][6]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[3][6]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[4][0]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[4][0]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[4][2]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[4][2]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[4][4]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[4][4]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[4][6]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[4][6]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[5][0]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[5][0]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[5][2]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[5][2]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[5][4]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[5][4]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[5][6]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[5][6]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[6][0]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[6][0]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[6][2]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[6][2]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[6][4]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[6][4]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[6][6]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[6][6]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[7][0]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[7][0]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[7][2]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[7][2]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[7][4]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[7][4]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[7][6]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[7][6]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|packet_head[7][7]  ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|check_sum[19..30]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|check_sum[31]      ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][2]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][10] ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][3]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][10] ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][4]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][10] ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][8]                                                                            ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][10] ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][19]                                                                           ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][10] ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][24]                                                                           ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][10] ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][26]                                                                           ; Merged with eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][10] ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|check_sum[31]                                                                                ; Stuck at GND due to stuck port data_in                                   ;
; Total Number of Removed Registers = 428                                                                                                ;                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                      ;
+-------------------------------------------------------+---------------------------+--------------------------------------------------------------+
; Register name                                         ; Reason for Removal        ; Registers Removed due to This Register                       ;
+-------------------------------------------------------+---------------------------+--------------------------------------------------------------+
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_len[1]   ; Stuck at GND              ; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][1]  ;
;                                                       ; due to stuck port data_in ;                                                              ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_len[0]   ; Stuck at GND              ; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][0]  ;
;                                                       ; due to stuck port data_in ;                                                              ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|udp_len[2]  ; Stuck at GND              ; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][18] ;
;                                                       ; due to stuck port data_in ;                                                              ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|udp_len[1]  ; Stuck at GND              ; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][17] ;
;                                                       ; due to stuck port data_in ;                                                              ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|udp_len[0]  ; Stuck at GND              ; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][16] ;
;                                                       ; due to stuck port data_in ;                                                              ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_len[15]  ; Stuck at GND              ; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][15] ;
;                                                       ; due to stuck port data_in ;                                                              ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_len[14]  ; Stuck at GND              ; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][14] ;
;                                                       ; due to stuck port data_in ;                                                              ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_len[13]  ; Stuck at GND              ; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][13] ;
;                                                       ; due to stuck port data_in ;                                                              ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_len[12]  ; Stuck at GND              ; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][12] ;
;                                                       ; due to stuck port data_in ;                                                              ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_len[11]  ; Stuck at GND              ; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][11] ;
;                                                       ; due to stuck port data_in ;                                                              ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_len[7]   ; Stuck at GND              ; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][7]  ;
;                                                       ; due to stuck port data_in ;                                                              ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_len[6]   ; Stuck at GND              ; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][6]  ;
;                                                       ; due to stuck port data_in ;                                                              ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_len[5]   ; Stuck at GND              ; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][5]  ;
;                                                       ; due to stuck port data_in ;                                                              ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|udp_len[15] ; Stuck at GND              ; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][31] ;
;                                                       ; due to stuck port data_in ;                                                              ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|udp_len[14] ; Stuck at GND              ; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][30] ;
;                                                       ; due to stuck port data_in ;                                                              ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|udp_len[13] ; Stuck at GND              ; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][29] ;
;                                                       ; due to stuck port data_in ;                                                              ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|udp_len[12] ; Stuck at GND              ; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][28] ;
;                                                       ; due to stuck port data_in ;                                                              ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|udp_len[11] ; Stuck at GND              ; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][27] ;
;                                                       ; due to stuck port data_in ;                                                              ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|udp_len[7]  ; Stuck at GND              ; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][23] ;
;                                                       ; due to stuck port data_in ;                                                              ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|udp_len[6]  ; Stuck at GND              ; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][22] ;
;                                                       ; due to stuck port data_in ;                                                              ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|udp_len[5]  ; Stuck at GND              ; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][21] ;
;                                                       ; due to stuck port data_in ;                                                              ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|udp_len[4]  ; Stuck at GND              ; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][20] ;
;                                                       ; due to stuck port data_in ;                                                              ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_len[9]   ; Stuck at GND              ; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[0][9]  ;
;                                                       ; due to stuck port data_in ;                                                              ;
; eth_udp:eth_udp_inst|ip_send:ip_send_inst|udp_len[9]  ; Stuck at GND              ; eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[6][25] ;
;                                                       ; due to stuck port data_in ;                                                              ;
+-------------------------------------------------------+---------------------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_fpga|eth_udp:eth_udp_inst|ip_send:ip_send_inst|data_cnt[9]                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_fpga|eth_udp:eth_udp_inst|ip_send:ip_send_inst|cnt_add[2]                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_fpga|eth_udp:eth_udp_inst|ip_send:ip_send_inst|ip_udp_head[2][12]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_fpga|camera_if:camera_if_inst|cam_data_r1[1]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_fpga|camera_if:camera_if_inst|v_cnt[10]                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_fpga|camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0|SD_COUNTER[5] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_fpga|eth_udp:eth_udp_inst|ip_send:ip_send_inst|check_sum[18]                                ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |top_fpga|eth_udp:eth_udp_inst|ip_send:ip_send_inst|check_sum[6]                                 ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |top_fpga|eth_udp:eth_udp_inst|ip_send:ip_send_inst|cnt_send_bit[2]                              ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |top_fpga|eth_udp:eth_udp_inst|ip_send:ip_send_inst|cnt[4]                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_fpga|eth_udp:eth_udp_inst|crc32:crc32_inst|crc_data[29]                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Source assignments for Top-level Entity: |top_fpga ;
+-------------------+-------+------+-----------------+
; Assignment        ; Value ; From ; To              ;
+-------------------+-------+------+-----------------+
; PRESERVE_REGISTER ; on    ; -    ; reset_init[0]   ;
; PRESERVE_REGISTER ; on    ; -    ; reset_init[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; reset_init[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; reset_init[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; reset_init[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; reset_init[5]   ;
+-------------------+-------+------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                      ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                       ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                         ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                    ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                         ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                    ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_rld:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                           ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_2f9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|dffpipe_te9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                           ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top_fpga            ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 000000110000100000110101000000011010111011000010 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000001100000010                 ; Unsigned Binary ;
; BOARD_PORT     ; 1000000000000000                                 ; Unsigned Binary ;
; PC_MAC         ; 111111111111111111111111111111111111111111111111 ; Unsigned Binary ;
; PC_IP          ; 11000000101010000000001100000011                 ; Unsigned Binary ;
; PC_PORT        ; 1000000000000000                                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alt_pll:alt_pll_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------+
; Parameter Name                ; Value                     ; Type                          ;
+-------------------------------+---------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=alt_pll ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                       ;
; LOCK_LOW                      ; 1                         ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                       ;
; BANDWIDTH                     ; 0                         ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; VCO_MIN                       ; 0                         ; Untyped                       ;
; VCO_MAX                       ; 0                         ; Untyped                       ;
; VCO_CENTER                    ; 0                         ; Untyped                       ;
; PFD_MIN                       ; 0                         ; Untyped                       ;
; PFD_MAX                       ; 0                         ; Untyped                       ;
; M_INITIAL                     ; 0                         ; Untyped                       ;
; M                             ; 0                         ; Untyped                       ;
; N                             ; 1                         ; Untyped                       ;
; M2                            ; 1                         ; Untyped                       ;
; N2                            ; 1                         ; Untyped                       ;
; SS                            ; 1                         ; Untyped                       ;
; C0_HIGH                       ; 0                         ; Untyped                       ;
; C1_HIGH                       ; 0                         ; Untyped                       ;
; C2_HIGH                       ; 0                         ; Untyped                       ;
; C3_HIGH                       ; 0                         ; Untyped                       ;
; C4_HIGH                       ; 0                         ; Untyped                       ;
; C5_HIGH                       ; 0                         ; Untyped                       ;
; C6_HIGH                       ; 0                         ; Untyped                       ;
; C7_HIGH                       ; 0                         ; Untyped                       ;
; C8_HIGH                       ; 0                         ; Untyped                       ;
; C9_HIGH                       ; 0                         ; Untyped                       ;
; C0_LOW                        ; 0                         ; Untyped                       ;
; C1_LOW                        ; 0                         ; Untyped                       ;
; C2_LOW                        ; 0                         ; Untyped                       ;
; C3_LOW                        ; 0                         ; Untyped                       ;
; C4_LOW                        ; 0                         ; Untyped                       ;
; C5_LOW                        ; 0                         ; Untyped                       ;
; C6_LOW                        ; 0                         ; Untyped                       ;
; C7_LOW                        ; 0                         ; Untyped                       ;
; C8_LOW                        ; 0                         ; Untyped                       ;
; C9_LOW                        ; 0                         ; Untyped                       ;
; C0_INITIAL                    ; 0                         ; Untyped                       ;
; C1_INITIAL                    ; 0                         ; Untyped                       ;
; C2_INITIAL                    ; 0                         ; Untyped                       ;
; C3_INITIAL                    ; 0                         ; Untyped                       ;
; C4_INITIAL                    ; 0                         ; Untyped                       ;
; C5_INITIAL                    ; 0                         ; Untyped                       ;
; C6_INITIAL                    ; 0                         ; Untyped                       ;
; C7_INITIAL                    ; 0                         ; Untyped                       ;
; C8_INITIAL                    ; 0                         ; Untyped                       ;
; C9_INITIAL                    ; 0                         ; Untyped                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                       ;
; C0_PH                         ; 0                         ; Untyped                       ;
; C1_PH                         ; 0                         ; Untyped                       ;
; C2_PH                         ; 0                         ; Untyped                       ;
; C3_PH                         ; 0                         ; Untyped                       ;
; C4_PH                         ; 0                         ; Untyped                       ;
; C5_PH                         ; 0                         ; Untyped                       ;
; C6_PH                         ; 0                         ; Untyped                       ;
; C7_PH                         ; 0                         ; Untyped                       ;
; C8_PH                         ; 0                         ; Untyped                       ;
; C9_PH                         ; 0                         ; Untyped                       ;
; L0_HIGH                       ; 1                         ; Untyped                       ;
; L1_HIGH                       ; 1                         ; Untyped                       ;
; G0_HIGH                       ; 1                         ; Untyped                       ;
; G1_HIGH                       ; 1                         ; Untyped                       ;
; G2_HIGH                       ; 1                         ; Untyped                       ;
; G3_HIGH                       ; 1                         ; Untyped                       ;
; E0_HIGH                       ; 1                         ; Untyped                       ;
; E1_HIGH                       ; 1                         ; Untyped                       ;
; E2_HIGH                       ; 1                         ; Untyped                       ;
; E3_HIGH                       ; 1                         ; Untyped                       ;
; L0_LOW                        ; 1                         ; Untyped                       ;
; L1_LOW                        ; 1                         ; Untyped                       ;
; G0_LOW                        ; 1                         ; Untyped                       ;
; G1_LOW                        ; 1                         ; Untyped                       ;
; G2_LOW                        ; 1                         ; Untyped                       ;
; G3_LOW                        ; 1                         ; Untyped                       ;
; E0_LOW                        ; 1                         ; Untyped                       ;
; E1_LOW                        ; 1                         ; Untyped                       ;
; E2_LOW                        ; 1                         ; Untyped                       ;
; E3_LOW                        ; 1                         ; Untyped                       ;
; L0_INITIAL                    ; 1                         ; Untyped                       ;
; L1_INITIAL                    ; 1                         ; Untyped                       ;
; G0_INITIAL                    ; 1                         ; Untyped                       ;
; G1_INITIAL                    ; 1                         ; Untyped                       ;
; G2_INITIAL                    ; 1                         ; Untyped                       ;
; G3_INITIAL                    ; 1                         ; Untyped                       ;
; E0_INITIAL                    ; 1                         ; Untyped                       ;
; E1_INITIAL                    ; 1                         ; Untyped                       ;
; E2_INITIAL                    ; 1                         ; Untyped                       ;
; E3_INITIAL                    ; 1                         ; Untyped                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                       ;
; L0_PH                         ; 0                         ; Untyped                       ;
; L1_PH                         ; 0                         ; Untyped                       ;
; G0_PH                         ; 0                         ; Untyped                       ;
; G1_PH                         ; 0                         ; Untyped                       ;
; G2_PH                         ; 0                         ; Untyped                       ;
; G3_PH                         ; 0                         ; Untyped                       ;
; E0_PH                         ; 0                         ; Untyped                       ;
; E1_PH                         ; 0                         ; Untyped                       ;
; E2_PH                         ; 0                         ; Untyped                       ;
; E3_PH                         ; 0                         ; Untyped                       ;
; M_PH                          ; 0                         ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                       ;
; CBXI_PARAMETER                ; alt_pll_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                ;
+-------------------------------+---------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_if:camera_if_inst ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; IMG_H          ; 640   ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config ;
+----------------+----------+-------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                    ;
+----------------+----------+-------------------------------------------------------------------------+
; LUT_SIZE       ; 168      ; Signed Integer                                                          ;
; CLK_Freq       ; 25000000 ; Signed Integer                                                          ;
; I2C_Freq       ; 10000    ; Signed Integer                                                          ;
+----------------+----------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Read_DATA      ; 0     ; Signed Integer                                                                                                   ;
; SET_OV7670     ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                             ;
+--------------------------+-------------+----------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                          ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                          ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                          ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                          ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                          ;
; LPM_NUMWORDS             ; 4096        ; Signed Integer                                                                   ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                          ;
; LPM_WIDTH                ; 8           ; Signed Integer                                                                   ;
; LPM_WIDTH_R              ; 32          ; Signed Integer                                                                   ;
; LPM_WIDTHU               ; 12          ; Signed Integer                                                                   ;
; LPM_WIDTHU_R             ; 10          ; Signed Integer                                                                   ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                          ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                          ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                          ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                   ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                          ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                          ;
; USE_EAB                  ; ON          ; Untyped                                                                          ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                          ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                   ;
; CBXI_PARAMETER           ; dcfifo_3tl1 ; Untyped                                                                          ;
+--------------------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_udp:eth_udp_inst                   ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 000000110000100000110101000000011010111011000010 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000001100000010                 ; Unsigned Binary ;
; BOARD_PORT     ; 1000000000000000                                 ; Unsigned Binary ;
; PC_MAC         ; 111111111111111111111111111111111111111111111111 ; Unsigned Binary ;
; PC_IP          ; 11000000101010000000001100000011                 ; Unsigned Binary ;
; PC_PORT        ; 1000000000000000                                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_udp:eth_udp_inst|ip_send:ip_send_inst ;
+----------------+--------------------------------------------------+--------------------+
; Parameter Name ; Value                                            ; Type               ;
+----------------+--------------------------------------------------+--------------------+
; BOARD_MAC      ; 000000110000100000110101000000011010111011000010 ; Unsigned Binary    ;
; BOARD_IP       ; 11000000101010000000001100000010                 ; Unsigned Binary    ;
; BOARD_PORT     ; 1000000000000000                                 ; Unsigned Binary    ;
; PC_MAC         ; 111111111111111111111111111111111111111111111111 ; Unsigned Binary    ;
; PC_IP          ; 11000000101010000000001100000011                 ; Unsigned Binary    ;
; PC_PORT        ; 1000000000000000                                 ; Unsigned Binary    ;
+----------------+--------------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                         ;
+-------------------------------------------------+--------------------+---------+----------------------------------+
; File                                            ; Location           ; Library ; Checksum                         ;
+-------------------------------------------------+--------------------+---------+----------------------------------+
; db/a_gray2bin_7ib.tdf                           ; Project Directory  ; work    ; 31aebcec82d925b5fa2c86f3efda5824 ;
; db/a_graycounter_1lc.tdf                        ; Project Directory  ; work    ; 9e5efa5cc455f5e4b7b924a34ab9a02f ;
; db/a_graycounter_677.tdf                        ; Project Directory  ; work    ; d793a5cee233734eda7e776c65527f60 ;
; db/alt_pll_altpll.v                             ; Project Directory  ; work    ; 8bc0c3b404ee7b1aabe25da9a628fd34 ;
; db/alt_synch_pipe_2md.tdf                       ; Project Directory  ; work    ; b284875e2d5110f8da900205f68b11fc ;
; db/alt_synch_pipe_rld.tdf                       ; Project Directory  ; work    ; 0dc65ad8c829b993518aac4c2ea72d55 ;
; db/altsyncram_vk31.tdf                          ; Project Directory  ; work    ; d8dede77f6cfd998464b4133d665af78 ;
; db/cmpr_o76.tdf                                 ; Project Directory  ; work    ; 1169b8f493e0bf560c949898d4ec6a81 ;
; db/cntr_64e.tdf                                 ; Project Directory  ; work    ; 08ceb24bfaed71763f962695fbba118f ;
; db/dcfifo_3tl1.tdf                              ; Project Directory  ; work    ; 9c2633a54ebee0616bdce919e1679c58 ;
; db/dffpipe_2f9.tdf                              ; Project Directory  ; work    ; 0285a9edd95231fc452c6d4fa57ec7b1 ;
; db/dffpipe_3f9.tdf                              ; Project Directory  ; work    ; 28842ee286cdf630103b243b0d29f547 ;
; db/dffpipe_pe9.tdf                              ; Project Directory  ; work    ; f0b426c564c9bc52abb5c5619a84d3c9 ;
; db/dffpipe_te9.tdf                              ; Project Directory  ; work    ; 90c5820a5b75e9e0232c5b9a729510de ;
; rtl/alt_pll.v                                   ; Project Directory  ; work    ; 93fdd202e6427c4801e374309adf5e17 ;
; rtl/camera_if.v                                 ; Project Directory  ; work    ; d3c5260c82b70c670c31198b18f3335d ;
; rtl/cmos1_fifo.v                                ; Project Directory  ; work    ; d6d03321a849b61e5ce427d713343236 ;
; rtl/eth_udp/crc32.v                             ; Project Directory  ; work    ; e5359009a24e33c3629e07a3dd75378b ;
; rtl/eth_udp/eth_udp.v                           ; Project Directory  ; work    ; 32605c97852c9409845899de11a4dcae ;
; rtl/eth_udp/ip_send.v                           ; Project Directory  ; work    ; f58f1530b6d20df6e41d5dcd344d8be4 ;
; rtl/eth_udp/mii_to_rmii.v                       ; Project Directory  ; work    ; 6d09a3dc7b835affb093d4bbc262980e ;
; rtl/I2C_AV_Config.v                             ; Project Directory  ; work    ; 5525244f21dd838a981e7dfc566c3416 ;
; rtl/I2C_Controller.v                            ; Project Directory  ; work    ; 26baced280eab9e697719970ffaa3343 ;
; rtl/I2C_OV7670_Config.v                         ; Project Directory  ; work    ; b6a1f78a5bc5155e812a105b4a6b1f4f ;
; rtl/top_fpga.v                                  ; Project Directory  ; work    ; 493bbde6ba2752657fa12ef01a835d65 ;
; libraries/megafunctions/aglobal131.inc          ; Quartus II Install ; work    ; 46a692cfa63d614e604a6d817facb03f ;
; libraries/megafunctions/altpll.tdf              ; Quartus II Install ; work    ; 1f754b85029d1ecdd51b53547338e8e2 ;
; libraries/megafunctions/cycloneii_pll.inc       ; Quartus II Install ; work    ; c2ee779f089b03bc181df753ea85b3ef ;
; libraries/megafunctions/dcfifo_mixed_widths.tdf ; Quartus II Install ; work    ; 0d797a2fe7ec9531bf4c5e5b4ddf9689 ;
; libraries/megafunctions/stratix_pll.inc         ; Quartus II Install ; work    ; a9a94c5b0e18105f7ae8c218a67ec9f7 ;
; libraries/megafunctions/stratixii_pll.inc       ; Quartus II Install ; work    ; 6797ab505ed700f1a221e4a213e106a6 ;
+-------------------------------------------------+--------------------+---------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "sld_signaltap:auto_signaltap_0" Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                           ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_fpga                                                                                               ; 304 (0)           ; 367 (0)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 304 (1)           ; 367 (16)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 303 (0)           ; 351 (0)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 303 (88)          ; 351 (107)    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                         ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                            ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                              ; work         ;
;                   |mux_ssc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                       ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ; work         ;
;                |altsyncram_gr14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gr14:auto_generated                                                                                                                                          ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 18 (18)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                 ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 62 (62)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 20 (1)            ; 56 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 16 (0)            ; 40 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1 ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 3 (3)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 65 (8)            ; 53 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                              ; work         ;
;                   |cntr_vei:auto_generated|                                                             ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vei:auto_generated                                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                             ; work         ;
;                   |cntr_egi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                     ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                     ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 18                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |top_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                  ;
+-------------------------------------------------+-----------------------------------------------+----------------+
; Parameter Name                                  ; Value                                         ; Type           ;
+-------------------------------------------------+-----------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                 ; String         ;
; sld_node_info                                   ; 805334528                                     ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                             ; Signed Integer ;
; sld_data_bits                                   ; 8                                             ; Untyped        ;
; sld_trigger_bits                                ; 8                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                            ; Signed Integer ;
; sld_node_crc_hiword                             ; 10137                                         ; Untyped        ;
; sld_node_crc_loword                             ; 64246                                         ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                             ; Signed Integer ;
; sld_sample_depth                                ; 128                                           ; Untyped        ;
; sld_segment_size                                ; 128                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                          ; String         ;
; sld_inversion_mask_length                       ; 45                                            ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000100011101111 ; Untyped        ;
; sld_power_up_trigger                            ; 1                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                             ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eth_udp:eth_udp_inst|crc32:crc32_inst"                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; crc_next[27..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eth_udp:eth_udp_inst"                                                                                                                                                                                ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; send_data_num         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; send_data_num[15..11] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; send_data_num[7..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; send_data_num[10]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; send_data_num[9]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; send_data_num[8]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; send_end              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmos1_fifo:cmos1_fifo_inst"                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Info     ; Explicitly unconnected                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0" ;
+------------------+-------+----------+----------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                        ;
+------------------+-------+----------+----------------------------------------------------------------+
; I2C_DATA[21..18] ; Input ; Info     ; Stuck at GND                                                   ;
; I2C_DATA[23]     ; Input ; Info     ; Stuck at GND                                                   ;
; I2C_DATA[22]     ; Input ; Info     ; Stuck at VCC                                                   ;
; I2C_DATA[17]     ; Input ; Info     ; Stuck at VCC                                                   ;
; I2C_DATA[16]     ; Input ; Info     ; Stuck at GND                                                   ;
+------------------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config" ;
+-----------+--------+----------+----------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                            ;
+-----------+--------+----------+----------------------------------------------------+
; I2C_RDATA ; Output ; Info     ; Explicitly unconnected                             ;
; LUT_INDEX ; Output ; Info     ; Explicitly unconnected                             ;
+-----------+--------+----------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_if:camera_if_inst"                                                                                                                ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                         ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; cam_vsync_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; line_count    ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "line_count[15..1]" have no fanouts ;
; line_count    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; Config_Done   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; cam_en        ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 8                   ; 8                ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; yes                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:16     ;
; sld_hub:auto_hub ; 00:00:16     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Feb 07 22:05:30 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_fpga -c top_fpga
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/eth_udp/mii_to_rmii.v
    Info (12023): Found entity 1: mii_to_rmii
Info (12021): Found 1 design units, including 1 entities, in source file rtl/eth_udp/ip_send.v
    Info (12023): Found entity 1: ip_send
Info (12021): Found 1 design units, including 1 entities, in source file rtl/eth_udp/eth_udp.v
    Info (12023): Found entity 1: eth_udp
Info (12021): Found 1 design units, including 1 entities, in source file rtl/eth_udp/crc32.v
    Info (12023): Found entity 1: crc32
Info (12021): Found 1 design units, including 1 entities, in source file rtl/i2c_ov7670_config.v
    Info (12023): Found entity 1: I2C_OV7670_Config
Info (12021): Found 1 design units, including 1 entities, in source file rtl/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file rtl/i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cmos1_fifo.v
    Info (12023): Found entity 1: cmos1_fifo
Info (12021): Found 1 design units, including 1 entities, in source file rtl/alt_pll.v
    Info (12023): Found entity 1: alt_pll
Info (12021): Found 1 design units, including 1 entities, in source file rtl/camera_if.v
    Info (12023): Found entity 1: camera_if
Info (12021): Found 1 design units, including 1 entities, in source file rtl/top_fpga.v
    Info (12023): Found entity 1: top_fpga
Warning (10236): Verilog HDL Implicit Net warning at top_fpga.v(92): created implicit net for "line_count"
Warning (10236): Verilog HDL Implicit Net warning at top_fpga.v(93): created implicit net for "Config_Done"
Info (12127): Elaborating entity "top_fpga" for the top level hierarchy
Info (12128): Elaborating entity "alt_pll" for hierarchy "alt_pll:alt_pll_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "alt_pll:alt_pll_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "alt_pll:alt_pll_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "alt_pll:alt_pll_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=alt_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_pll_altpll.v
    Info (12023): Found entity 1: alt_pll_altpll
Info (12128): Elaborating entity "alt_pll_altpll" for hierarchy "alt_pll:alt_pll_inst|altpll:altpll_component|alt_pll_altpll:auto_generated"
Info (12128): Elaborating entity "camera_if" for hierarchy "camera_if:camera_if_inst"
Warning (10036): Verilog HDL or VHDL warning at camera_if.v(88): object "cam_hsync_pos" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at camera_if.v(89): object "cam_vsync_pos" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at camera_if.v(62): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at camera_if.v(67): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config"
Info (12128): Elaborating entity "I2C_OV7670_Config" for hierarchy "camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_Config:u_I2C_OV7670_Config"
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "camera_if:camera_if_inst|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u0"
Info (12128): Elaborating entity "cmos1_fifo" for hierarchy "cmos1_fifo:cmos1_fifo_inst"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "lpm_widthu_r" = "10"
    Info (12134): Parameter "lpm_width_r" = "32"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_3tl1.tdf
    Info (12023): Found entity 1: dcfifo_3tl1
Info (12128): Elaborating entity "dcfifo_3tl1" for hierarchy "cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_677:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|a_graycounter_1lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vk31.tdf
    Info (12023): Found entity 1: altsyncram_vk31
Info (12128): Elaborating entity "altsyncram_vk31" for hierarchy "cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|altsyncram_vk31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|dffpipe_pe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rld
Info (12128): Elaborating entity "alt_synch_pipe_rld" for hierarchy "cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_rld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf
    Info (12023): Found entity 1: dffpipe_2f9
Info (12128): Elaborating entity "dffpipe_2f9" for hierarchy "cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_2f9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|dffpipe_te9:ws_bwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2md.tdf
    Info (12023): Found entity 1: alt_synch_pipe_2md
Info (12128): Elaborating entity "alt_synch_pipe_2md" for hierarchy "cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf
    Info (12023): Found entity 1: dffpipe_3f9
Info (12128): Elaborating entity "dffpipe_3f9" for hierarchy "cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_3f9:dffpipe17"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cmpr_o76:rdempty_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_64e.tdf
    Info (12023): Found entity 1: cntr_64e
Info (12128): Elaborating entity "cntr_64e" for hierarchy "cmos1_fifo:cmos1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3tl1:auto_generated|cntr_64e:cntr_b"
Info (12128): Elaborating entity "eth_udp" for hierarchy "eth_udp:eth_udp_inst"
Info (12128): Elaborating entity "ip_send" for hierarchy "eth_udp:eth_udp_inst|ip_send:ip_send_inst"
Info (12128): Elaborating entity "crc32" for hierarchy "eth_udp:eth_udp_inst|crc32:crc32_inst"
Info (12128): Elaborating entity "mii_to_rmii" for hierarchy "mii_to_rmii:mii_to_rmii_inst"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gr14.tdf
    Info (12023): Found entity 1: altsyncram_gr14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vei.tdf
    Info (12023): Found entity 1: cntr_vei
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (12206): 2 design partitions require synthesis
    Info (12211): Partition "Top" requires synthesis because there were changes to its dependent source files
    Info (12217): Partition "sld_hub:auto_hub" requires synthesis because there were changes made to the parameters on the partition's root instance
Info (12207): 1 design partition does not require synthesis
    Info (12229): Partition "sld_signaltap:auto_signaltap_0" does not require synthesis because there were no relevant design changes
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (281037): Using 4 processors to synthesize 2 partitions in parallel
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Feb 07 22:05:42 2024
Info: Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top top_fpga -c top_fpga
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cam_pdown" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 1155 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 8 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 1119 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4615 megabytes
    Info: Processing ended: Wed Feb 07 22:05:56 2024
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:18
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Feb 07 22:05:42 2024
Info: Command: quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=sld_hub:auto_hub top_fpga -c top_fpga
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (21057): Implemented 209 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 39 output pins
    Info (21061): Implemented 149 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4608 megabytes
    Info: Processing ended: Wed Feb 07 22:05:45 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:06
Info (281038): Finished parallel synthesis of all partitions
Info (144001): Generated suppressed messages file D:/jichuang/CNN/quartus_prj/output_files/top_fpga.map.smsg
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4702 megabytes
    Info: Processing ended: Wed Feb 07 22:05:57 2024
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/jichuang/CNN/quartus_prj/output_files/top_fpga.map.smsg.


