{
  "creator": "Yosys 0.26 (git sha1 UNKNOWN, ccache clang 14.0.0-1ubuntu1 -Os -flto -flto)",
  "modules": {
    "module1": {
      "attributes": {
        "hdlname": "\\module1",
        "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:219.1-256.10"
      },
      "ports": {
        "in0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "out0": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "clk_left_in": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "clk_right_in": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "clk_bottom_in": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "clk_top_out": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "clk_right_out": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "clk_left_out": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "clk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:247.10-247.13"
          }
        },
        "clk_bottom_in": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:235.11-235.24"
          }
        },
        "clk_left_in": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:233.11-233.22"
          }
        },
        "clk_left_out": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:238.12-238.24"
          }
        },
        "clk_right_in": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:234.11-234.23"
          }
        },
        "clk_right_out": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:237.12-237.25"
          }
        },
        "clk_top_out": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:236.12-236.23"
          }
        },
        "in0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:231.11-231.14"
          }
        },
        "out0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:232.12-232.16"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "hdlname": "\\top",
        "top": 1,
        "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:3.1-217.10"
      },
      "ports": {
        "in_0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "in_1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "in_2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "in_3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "out_0": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "out_1": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "out_2": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "out_3": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "inst_1_11": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:41.13-51.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 10 ],
            "clk_left_in": [ 11 ],
            "clk_left_out": [ 12 ],
            "clk_right_in": [ 13 ],
            "clk_right_out": [ 14 ],
            "clk_top_out": [ 15 ],
            "in0": [ 5 ],
            "out0": [ 16 ]
          }
        },
        "inst_1_12": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:85.13-95.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 17 ],
            "clk_left_in": [ 18 ],
            "clk_left_out": [ 19 ],
            "clk_right_in": [ 20 ],
            "clk_right_out": [ 21 ],
            "clk_top_out": [ 22 ],
            "in0": [ 4 ],
            "out0": [ 23 ]
          }
        },
        "inst_1_13": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:129.13-139.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 24 ],
            "clk_left_in": [ 25 ],
            "clk_left_out": [ 26 ],
            "clk_right_in": [ 27 ],
            "clk_right_out": [ 28 ],
            "clk_top_out": [ 29 ],
            "in0": [ 3 ],
            "out0": [ 30 ]
          }
        },
        "inst_1_14": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:173.13-183.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 31 ],
            "clk_left_in": [ 32 ],
            "clk_left_out": [ 33 ],
            "clk_right_in": [ 34 ],
            "clk_right_out": [ 35 ],
            "clk_top_out": [ 36 ],
            "in0": [ 2 ],
            "out0": [ 37 ]
          }
        },
        "inst_1_21": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:52.13-62.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 38 ],
            "clk_left_in": [ 39 ],
            "clk_left_out": [ 13 ],
            "clk_right_in": [ 40 ],
            "clk_right_out": [ 41 ],
            "clk_top_out": [ 42 ],
            "in0": [ 16 ],
            "out0": [ 43 ]
          }
        },
        "inst_1_22": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:96.13-106.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 42 ],
            "clk_left_in": [ 44 ],
            "clk_left_out": [ 20 ],
            "clk_right_in": [ 45 ],
            "clk_right_out": [ 46 ],
            "clk_top_out": [ 47 ],
            "in0": [ 23 ],
            "out0": [ 48 ]
          }
        },
        "inst_1_23": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:140.13-150.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 47 ],
            "clk_left_in": [ 49 ],
            "clk_left_out": [ 27 ],
            "clk_right_in": [ 50 ],
            "clk_right_out": [ 51 ],
            "clk_top_out": [ 52 ],
            "in0": [ 30 ],
            "out0": [ 53 ]
          }
        },
        "inst_1_24": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:184.13-194.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 52 ],
            "clk_left_in": [ 54 ],
            "clk_left_out": [ 34 ],
            "clk_right_in": [ 55 ],
            "clk_right_out": [ 56 ],
            "clk_top_out": [ 57 ],
            "in0": [ 37 ],
            "out0": [ 58 ]
          }
        },
        "inst_1_31": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:63.13-73.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 59 ],
            "clk_left_in": [ 41 ],
            "clk_left_out": [ 60 ],
            "clk_right_in": [ 61 ],
            "clk_right_out": [ 62 ],
            "clk_top_out": [ 63 ],
            "in0": [ 43 ],
            "out0": [ 64 ]
          }
        },
        "inst_1_32": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:107.13-117.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 65 ],
            "clk_left_in": [ 46 ],
            "clk_left_out": [ 66 ],
            "clk_right_in": [ 67 ],
            "clk_right_out": [ 68 ],
            "clk_top_out": [ 69 ],
            "in0": [ 48 ],
            "out0": [ 70 ]
          }
        },
        "inst_1_33": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:151.13-161.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 71 ],
            "clk_left_in": [ 51 ],
            "clk_left_out": [ 72 ],
            "clk_right_in": [ 73 ],
            "clk_right_out": [ 74 ],
            "clk_top_out": [ 75 ],
            "in0": [ 53 ],
            "out0": [ 76 ]
          }
        },
        "inst_1_34": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:195.13-205.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 77 ],
            "clk_left_in": [ 56 ],
            "clk_left_out": [ 78 ],
            "clk_right_in": [ 79 ],
            "clk_right_out": [ 80 ],
            "clk_top_out": [ 81 ],
            "in0": [ 58 ],
            "out0": [ 82 ]
          }
        },
        "inst_1_41": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:74.13-84.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 83 ],
            "clk_left_in": [ 62 ],
            "clk_left_out": [ 84 ],
            "clk_right_in": [ 85 ],
            "clk_right_out": [ 86 ],
            "clk_top_out": [ 87 ],
            "in0": [ 64 ],
            "out0": [ 9 ]
          }
        },
        "inst_1_42": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:118.13-128.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 88 ],
            "clk_left_in": [ 68 ],
            "clk_left_out": [ 89 ],
            "clk_right_in": [ 90 ],
            "clk_right_out": [ 91 ],
            "clk_top_out": [ 92 ],
            "in0": [ 70 ],
            "out0": [ 8 ]
          }
        },
        "inst_1_43": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:162.13-172.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 93 ],
            "clk_left_in": [ 74 ],
            "clk_left_out": [ 94 ],
            "clk_right_in": [ 95 ],
            "clk_right_out": [ 96 ],
            "clk_top_out": [ 97 ],
            "in0": [ 76 ],
            "out0": [ 7 ]
          }
        },
        "inst_1_44": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:206.13-216.6"
          },
          "port_directions": {
            "clk_bottom_in": "input",
            "clk_left_in": "input",
            "clk_left_out": "output",
            "clk_right_in": "input",
            "clk_right_out": "output",
            "clk_top_out": "output",
            "in0": "input",
            "out0": "output"
          },
          "connections": {
            "clk_bottom_in": [ 98 ],
            "clk_left_in": [ 80 ],
            "clk_left_out": [ 99 ],
            "clk_right_in": [ 100 ],
            "clk_right_out": [ 101 ],
            "clk_top_out": [ 102 ],
            "in0": [ 82 ],
            "out0": [ 6 ]
          }
        }
      },
      "netnames": {
        "$auto$wreduce.cc:455:run$4": {
          "hide_name": 1,
          "bits": [ 37, 58, 82, 103 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:35.15-35.19",
            "unused_bits": "3"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:34.10-34.13"
          }
        },
        "clk_ft": {
          "hide_name": 0,
          "bits": [ 38, 41, 62, 13, 42, 46, 68, 20, 47, 51, 74, 27, 52, 56, 80, 34 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:33.16-33.22"
          }
        },
        "in_0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:15.11-15.15"
          }
        },
        "in_1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:16.11-16.15"
          }
        },
        "in_2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:17.11-17.15"
          }
        },
        "in_3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:18.11-18.15"
          }
        },
        "out_0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:19.12-19.17"
          }
        },
        "out_1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:20.12-20.17"
          }
        },
        "out_2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:21.12-21.17"
          }
        },
        "out_3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:22.12-22.17"
          }
        },
        "row1": {
          "hide_name": 0,
          "bits": [ 16, 43, 64 ],
          "attributes": {
          }
        },
        "row2": {
          "hide_name": 0,
          "bits": [ 23, 48, 70 ],
          "attributes": {
          }
        },
        "row3": {
          "hide_name": 0,
          "bits": [ 30, 53, 76 ],
          "attributes": {
          }
        },
        "row4": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
          }
        },
        "unconn": {
          "hide_name": 0,
          "bits": [ 104, 11, 10, 15, 14, 12, 39, 40, 61, 59, 63, 60, 85, 83, 87, 86, 84, 18, 17, 22, 21, 19, 44, 45, 67, 65, 69, 66, 90, 88, 92, 91, 89, 25, 24, 29, 28, 26, 49, 50, 73, 71, 75, 72, 95, 93, 97, 96, 94, 32, 31, 36, 35, 33, 54, 55, 57, 79, 77, 81, 78, 100, 98, 102, 101, 99 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA_clock_tree/_post_clock_embedding.v:24.16-24.22",
            "unused_bits": "0 3 4 5 10 11 14 15 16 19 20 21 26 27 30 31 32 35 36 37 42 43 46 47 48 51 52 53 56 59 60 63 64 65"
          }
        }
      }
    }
  }
}
