Release 14.7 Map P.20131013 (nt)
Xilinx Map Application Log File for Design 'mojo_top_0'

Design Information
------------------
Command Line   : map -intstyle pa -w -pr b -mt on mojo_top_0.ngd 
Target Device  : xc6slx9
Target Package : tqg144
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Wed Dec 04 16:37:03 2019

Mapping design into LUTs...
WARNING:MapLib:701 - Signal spi_channel[3] connected to top level port
   spi_channel(3) has been removed.
WARNING:MapLib:701 - Signal spi_channel[2] connected to top level port
   spi_channel(2) has been removed.
WARNING:MapLib:701 - Signal spi_channel[1] connected to top level port
   spi_channel(1) has been removed.
WARNING:MapLib:701 - Signal spi_channel[0] connected to top level port
   spi_channel(0) has been removed.
WARNING:MapLib:701 - Signal spi_miso connected to top level port spi_miso has
   been removed.
WARNING:MapLib:701 - Signal avr_rx connected to top level port avr_rx has been
   removed.
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 6 secs 
Total CPU  time at the beginning of Placer: 6 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:67ff4af8) REAL time: 7 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 82 IOs, 80 are locked
   and 2 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
ERROR:Place:864 - Incompatible IOB's are locked to the same bank 0
   Conflicting IO Standards are:
   IO Standard 1: Name = LVTTL, VREF = NR, VCCO = 3.30, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = 12
   List of locked IOB's:
   	col_led[18]
   	col_led[19]
   	led[0]
   	led[1]
   	led[2]
   	led[3]
   	led[4]
   	led[5]
   	col_led[0]
   	col_led[1]
   	col_led[2]
   	col_led[3]
   	col_led[15]
   	col_led[4]
   	col_led[16]
   	col_led[17]

   IO Standard 2: Name = LVCMOS25, VREF = NR, VCCO = 2.50, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = 12
   List of locked IOB's:
   	score_display[10]
   	score_display[13]

   These IO Standards are incompatible due to VCCO mismatch.

Phase 2.7  Design Feasibility Check (Checksum:67ff4af8) REAL time: 7 secs 

Total REAL time to Placer completion: 7 secs 
Total CPU  time to Placer completion: 6 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "mojo_top_0.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings :   6
