
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4081 (open-tool-forge build) (git sha1 862e84eb, gcc 9.3.0-17ubuntu1~20.04 -Os)


-- Running command `ghdl --std=08 --no-formal neorv32_hx4k_top; synth_ice40 -dsp -json hx4k_impl_1.json' --

1. Executing GHDL.
neorv32_hx4k_top.vhd:83:3:warning: instance "pll_inst" of component "sb_pll40_core" is not bound [-Wbinding]
  Pll_inst : SB_PLL40_CORE
  ^
neorv32_hx4k_top.vhd:56:14:warning: (in default configuration of neorv32_hx4k_top(neorv32_hx4k_top_rtl))
../src/rtl/core/neorv32_package.vhd:1002:7:warning: no assignment for signal interface "pwm_o"
      pwm_o          : out std_ulogic_vector(IO_PWM_NUM_CH-1 downto 0); -- pwm channels
      ^
../src/rtl/core/neorv32_top.vhd:335:3:(assertion note): NEORV32 PROCESSOR IO Configuration: GPIO MTIME UART0 WDT 
../src/rtl/core/neorv32_top.vhd:357:3:(assertion note): NEORV32 PROCESSOR CONFIG NOTE: Boot configuration: Indirect boot via bootloader (processor-internal BOOTROM).
../src/rtl/core/neorv32_top.vhd:268:17:warning: no assignment for offsets 104:107 of signal "i_cache"
  signal cpu_i, i_cache, cpu_d, p_bus : bus_interface_t;
                ^
../src/rtl/core/neorv32_top.vhd:192:5:warning: no assignment for port "twi_sda_io"
    twi_sda_io     : inout std_logic := 'U'; -- twi serial data line
    ^
../src/rtl/core/neorv32_top.vhd:193:5:warning: no assignment for port "twi_scl_io"
    twi_scl_io     : inout std_logic := 'U'; -- twi serial clock line
    ^
../src/rtl/core/neorv32_top.vhd:196:5:warning: no assignment for port "pwm_o"
    pwm_o          : out std_ulogic_vector(IO_PWM_NUM_CH-1 downto 0); -- pwm channels
    ^
../src/rtl/core/neorv32_cpu.vhd:164:3:(assertion note): NEORV32 CPU ISA Configuration (MARCH): RV32I_Zicsr
../src/rtl/core/neorv32_cpu.vhd:183:3:(assertion note): NEORV32 CPU CONFIG NOTE: Implementing NO dedicated hardware reset for uncritical registers (default, might reduce area). Set package constant <dedicated_reset_c> = TRUE to configure a DEFINED reset value for all CPU registers.
../src/rtl/core/neorv32_cpu.vhd:192:3:(assertion warning): NEORV32 CPU CONFIG WARNING! Implementing CPU <cycle> and <instret> CSRs with reduced size (2-bit instead of 64-bit). This is not RISC-V compliant and might have unintended SW side effects.
../src/rtl/core/neorv32_imem.vhd:112:3:(assertion note): NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal IMEM as blank RAM (4096 bytes).
../src/rtl/core/neorv32_imem.vhd:97:10:note: found RAM "mem_ram_b0", width: 8 bits, depth: 1024
  signal mem_ram_b0 : mem8_t(0 to IMEM_SIZE/4-1);
         ^
../src/rtl/core/neorv32_imem.vhd:98:10:note: found RAM "mem_ram_b1", width: 8 bits, depth: 1024
  signal mem_ram_b1 : mem8_t(0 to IMEM_SIZE/4-1);
         ^
../src/rtl/core/neorv32_imem.vhd:99:10:note: found RAM "mem_ram_b2", width: 8 bits, depth: 1024
  signal mem_ram_b2 : mem8_t(0 to IMEM_SIZE/4-1);
         ^
../src/rtl/core/neorv32_imem.vhd:100:10:note: found RAM "mem_ram_b3", width: 8 bits, depth: 1024
  signal mem_ram_b3 : mem8_t(0 to IMEM_SIZE/4-1);
         ^
../src/rtl/core/neorv32_dmem.vhd:89:3:(assertion note): NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal DMEM (RAM, 4096 bytes).
../src/rtl/core/neorv32_dmem.vhd:77:10:note: found RAM "mem_ram_b0", width: 8 bits, depth: 1024
  signal mem_ram_b0 : mem8_t(0 to DMEM_SIZE/4-1);
         ^
../src/rtl/core/neorv32_dmem.vhd:78:10:note: found RAM "mem_ram_b1", width: 8 bits, depth: 1024
  signal mem_ram_b1 : mem8_t(0 to DMEM_SIZE/4-1);
         ^
../src/rtl/core/neorv32_dmem.vhd:79:10:note: found RAM "mem_ram_b2", width: 8 bits, depth: 1024
  signal mem_ram_b2 : mem8_t(0 to DMEM_SIZE/4-1);
         ^
../src/rtl/core/neorv32_dmem.vhd:80:10:note: found RAM "mem_ram_b3", width: 8 bits, depth: 1024
  signal mem_ram_b3 : mem8_t(0 to DMEM_SIZE/4-1);
         ^
../src/rtl/core/neorv32_boot_rom.vhd:79:3:(assertion note): NEORV32 PROCESSOR CONFIG NOTE: Implementing internal bootloader ROM (4096 bytes).
../src/rtl/core/neorv32_dmem.vhd:112:21:note: found ROM "n1496", width: 32 bits, depth: 1024
          mem_ram_b1(to_integer(unsigned(addr))) <= data_i(15 downto 08);
                    ^
../src/rtl/core/neorv32_cpu_regfile.vhd:75:10:note: found RAM "reg_file", width: 32 bits, depth: 32
  signal reg_file     : reg_file_t;
         ^
../src/rtl/core/neorv32_fifo.vhd:84:10:warning: no assignment for offsets 76:109 of signal "fifo"
  signal fifo : fifo_t;
         ^
Importing module neorv32_hx4k_top.
Importing module SB_PLL40_CORE.
Importing module neorv32_top_18000000_0_2_2_0_8_0_0_4096_4096_4_64_1_255_0_0_1_1_0_0_32_32_1_ada8aaccf2055df0416eca403c9e6ff79200e0ce.
Importing module neorv32_cpu_0_2_2_0_8_0_0_d1c640731f458136bddf37dcbea5096161fa5f66.
Importing module neorv32_busswitch_3f29546453678b855931c174a97d6c0894b8f546.
Importing module neorv32_bus_keeper_4096_4096_eee447edc79fea1ca7c7d34e463261cda4ba339e.
Importing module neorv32_imem_4096_91a7f356ca6ce41b6122bd41e60c1f2eb8f0f0e3.
Importing module neorv32_dmem_4096_34d7de1b571aa545cf571b84dc4b40d1f42fed39.
Importing module neorv32_boot_rom_8aaa057a3ce108fd664b4f820549d0c7a5c85d77.
Importing module neorv32_gpio.
Importing module neorv32_wdt.
Importing module neorv32_mtime.
Importing module neorv32_uart_bf8b4530d8d246dd74ac53a13471bba17941dff7.
Importing module neorv32_sysinfo_18000000_4096_4096_4_64_1_0_0_900f616e083c5d5e9e833048fa4cd6042e43e429.
Importing module neorv32_cpu_control_0_2_2_0_8_0_0_a981c13c59a22c50787ac8cb2ef99dc787e914f9.
Importing module neorv32_cpu_regfile_5ba93c9db0cff93f52b521d7420e43f6eda2784f.
Importing module neorv32_cpu_alu_a10909c2cdcaf5adb7e6b092a4faba558b62bd96.
Importing module neorv32_cpu_bus_0_8_1489f923c4dca729178b3e3233458550d8dddf29.
Importing module neorv32_fifo_2_34_1489f923c4dca729178b3e3233458550d8dddf29.
Importing module neorv32_cpu_cp_shifter_5ba93c9db0cff93f52b521d7420e43f6eda2784f.

2. Executing SYNTH_ICE40 pass.

2.1. Executing Verilog-2005 frontend: /opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Replacing existing blackbox module `\SB_PLL40_CORE' at /opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2357.1-2385.10.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

2.2. Executing HIERARCHY pass (managing design hierarchy).

2.2.1. Finding top of design hierarchy..
root of   0 design levels: neorv32_cpu_cp_shifter_5ba93c9db0cff93f52b521d7420e43f6eda2784f
root of   0 design levels: neorv32_fifo_2_34_1489f923c4dca729178b3e3233458550d8dddf29
root of   0 design levels: neorv32_cpu_bus_0_8_1489f923c4dca729178b3e3233458550d8dddf29
root of   1 design levels: neorv32_cpu_alu_a10909c2cdcaf5adb7e6b092a4faba558b62bd96
root of   0 design levels: neorv32_cpu_regfile_5ba93c9db0cff93f52b521d7420e43f6eda2784f
root of   1 design levels: neorv32_cpu_control_0_2_2_0_8_0_0_a981c13c59a22c50787ac8cb2ef99dc787e914f9
root of   0 design levels: neorv32_sysinfo_18000000_4096_4096_4_64_1_0_0_900f616e083c5d5e9e833048fa4cd6042e43e429
root of   0 design levels: neorv32_uart_bf8b4530d8d246dd74ac53a13471bba17941dff7
root of   0 design levels: neorv32_mtime       
root of   0 design levels: neorv32_wdt         
root of   0 design levels: neorv32_gpio        
root of   0 design levels: neorv32_boot_rom_8aaa057a3ce108fd664b4f820549d0c7a5c85d77
root of   0 design levels: neorv32_dmem_4096_34d7de1b571aa545cf571b84dc4b40d1f42fed39
root of   0 design levels: neorv32_imem_4096_91a7f356ca6ce41b6122bd41e60c1f2eb8f0f0e3
root of   0 design levels: neorv32_bus_keeper_4096_4096_eee447edc79fea1ca7c7d34e463261cda4ba339e
root of   0 design levels: neorv32_busswitch_3f29546453678b855931c174a97d6c0894b8f546
root of   2 design levels: neorv32_cpu_0_2_2_0_8_0_0_d1c640731f458136bddf37dcbea5096161fa5f66
root of   3 design levels: neorv32_top_18000000_0_2_2_0_8_0_0_4096_4096_4_64_1_255_0_0_1_1_0_0_32_32_1_ada8aaccf2055df0416eca403c9e6ff79200e0ce
root of   4 design levels: neorv32_hx4k_top    
Automatically selected neorv32_hx4k_top as design top module.

2.2.2. Analyzing design hierarchy..
Top module:  \neorv32_hx4k_top
Used module:     \neorv32_top_18000000_0_2_2_0_8_0_0_4096_4096_4_64_1_255_0_0_1_1_0_0_32_32_1_ada8aaccf2055df0416eca403c9e6ff79200e0ce
Used module:         \neorv32_sysinfo_18000000_4096_4096_4_64_1_0_0_900f616e083c5d5e9e833048fa4cd6042e43e429
Used module:         \neorv32_uart_bf8b4530d8d246dd74ac53a13471bba17941dff7
Used module:         \neorv32_mtime
Used module:         \neorv32_wdt
Used module:         \neorv32_gpio
Used module:         \neorv32_boot_rom_8aaa057a3ce108fd664b4f820549d0c7a5c85d77
Used module:         \neorv32_dmem_4096_34d7de1b571aa545cf571b84dc4b40d1f42fed39
Used module:         \neorv32_imem_4096_91a7f356ca6ce41b6122bd41e60c1f2eb8f0f0e3
Used module:         \neorv32_bus_keeper_4096_4096_eee447edc79fea1ca7c7d34e463261cda4ba339e
Used module:         \neorv32_busswitch_3f29546453678b855931c174a97d6c0894b8f546
Used module:         \neorv32_cpu_0_2_2_0_8_0_0_d1c640731f458136bddf37dcbea5096161fa5f66
Used module:             \neorv32_cpu_bus_0_8_1489f923c4dca729178b3e3233458550d8dddf29
Used module:             \neorv32_cpu_alu_a10909c2cdcaf5adb7e6b092a4faba558b62bd96
Used module:                 \neorv32_cpu_cp_shifter_5ba93c9db0cff93f52b521d7420e43f6eda2784f
Used module:             \neorv32_cpu_regfile_5ba93c9db0cff93f52b521d7420e43f6eda2784f
Used module:             \neorv32_cpu_control_0_2_2_0_8_0_0_a981c13c59a22c50787ac8cb2ef99dc787e914f9
Used module:                 \neorv32_fifo_2_34_1489f923c4dca729178b3e3233458550d8dddf29

2.2.3. Analyzing design hierarchy..
Top module:  \neorv32_hx4k_top
Used module:     \neorv32_top_18000000_0_2_2_0_8_0_0_4096_4096_4_64_1_255_0_0_1_1_0_0_32_32_1_ada8aaccf2055df0416eca403c9e6ff79200e0ce
Used module:         \neorv32_sysinfo_18000000_4096_4096_4_64_1_0_0_900f616e083c5d5e9e833048fa4cd6042e43e429
Used module:         \neorv32_uart_bf8b4530d8d246dd74ac53a13471bba17941dff7
Used module:         \neorv32_mtime
Used module:         \neorv32_wdt
Used module:         \neorv32_gpio
Used module:         \neorv32_boot_rom_8aaa057a3ce108fd664b4f820549d0c7a5c85d77
Used module:         \neorv32_dmem_4096_34d7de1b571aa545cf571b84dc4b40d1f42fed39
Used module:         \neorv32_imem_4096_91a7f356ca6ce41b6122bd41e60c1f2eb8f0f0e3
Used module:         \neorv32_bus_keeper_4096_4096_eee447edc79fea1ca7c7d34e463261cda4ba339e
Used module:         \neorv32_busswitch_3f29546453678b855931c174a97d6c0894b8f546
Used module:         \neorv32_cpu_0_2_2_0_8_0_0_d1c640731f458136bddf37dcbea5096161fa5f66
Used module:             \neorv32_cpu_bus_0_8_1489f923c4dca729178b3e3233458550d8dddf29
Used module:             \neorv32_cpu_alu_a10909c2cdcaf5adb7e6b092a4faba558b62bd96
Used module:                 \neorv32_cpu_cp_shifter_5ba93c9db0cff93f52b521d7420e43f6eda2784f
Used module:             \neorv32_cpu_regfile_5ba93c9db0cff93f52b521d7420e43f6eda2784f
Used module:             \neorv32_cpu_control_0_2_2_0_8_0_0_a981c13c59a22c50787ac8cb2ef99dc787e914f9
Used module:                 \neorv32_fifo_2_34_1489f923c4dca729178b3e3233458550d8dddf29
Removed 0 unused modules.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1346$2788 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1290$2781 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1215$2777 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1159$2770 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1090$2767 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1042$2764 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:973$2761 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:925$2758 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:769$2750 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:713$2743 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:638$2739 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:582$2732 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:513$2729 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:465$2726 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:396$2723 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:348$2720 in module SB_DFFSR.
Removed a total of 0 dead cases.

2.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 8 redundant assignments.
Promoted 22 assignments to connections.

2.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2791'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2787'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2780'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2776'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2769'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2766'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2763'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2760'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2757'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2755'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2753'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2749'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2742'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2738'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2731'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2728'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2725'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2722'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2719'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2717'.
  Set init value: \Q = 1'0

2.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1346$2788'.
Found async reset \R in `\SB_DFFNER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1215$2777'.
Found async reset \S in `\SB_DFFNS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1090$2767'.
Found async reset \R in `\SB_DFFNR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:973$2761'.
Found async reset \S in `\SB_DFFES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:769$2750'.
Found async reset \R in `\SB_DFFER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:638$2739'.
Found async reset \S in `\SB_DFFS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:513$2729'.
Found async reset \R in `\SB_DFFR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:396$2723'.

2.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2791'.
Creating decoders for process `\SB_DFFNES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1346$2788'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2787'.
Creating decoders for process `\SB_DFFNESS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1290$2781'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2780'.
Creating decoders for process `\SB_DFFNER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1215$2777'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2776'.
Creating decoders for process `\SB_DFFNESR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1159$2770'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2769'.
Creating decoders for process `\SB_DFFNS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1090$2767'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2766'.
Creating decoders for process `\SB_DFFNSS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1042$2764'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2763'.
Creating decoders for process `\SB_DFFNR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:973$2761'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2760'.
Creating decoders for process `\SB_DFFNSR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:925$2758'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2757'.
Creating decoders for process `\SB_DFFNE.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:882$2756'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2755'.
Creating decoders for process `\SB_DFFN.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:846$2754'.
Creating decoders for process `\SB_DFFES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2753'.
Creating decoders for process `\SB_DFFES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:769$2750'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2749'.
Creating decoders for process `\SB_DFFESS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:713$2743'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2742'.
Creating decoders for process `\SB_DFFER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:638$2739'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2738'.
Creating decoders for process `\SB_DFFESR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:582$2732'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2731'.
Creating decoders for process `\SB_DFFS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:513$2729'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2728'.
Creating decoders for process `\SB_DFFSS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:465$2726'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2725'.
Creating decoders for process `\SB_DFFR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:396$2723'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2722'.
Creating decoders for process `\SB_DFFSR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:348$2720'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2719'.
Creating decoders for process `\SB_DFFE.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:305$2718'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2717'.
Creating decoders for process `\SB_DFF.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:269$2716'.

2.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

2.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1346$2788'.
  created $adff cell `$procdff$2972' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1290$2781'.
  created $dff cell `$procdff$2973' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1215$2777'.
  created $adff cell `$procdff$2974' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1159$2770'.
  created $dff cell `$procdff$2975' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1090$2767'.
  created $adff cell `$procdff$2976' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1042$2764'.
  created $dff cell `$procdff$2977' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:973$2761'.
  created $adff cell `$procdff$2978' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:925$2758'.
  created $dff cell `$procdff$2979' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:882$2756'.
  created $dff cell `$procdff$2980' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:846$2754'.
  created $dff cell `$procdff$2981' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:769$2750'.
  created $adff cell `$procdff$2982' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:713$2743'.
  created $dff cell `$procdff$2983' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:638$2739'.
  created $adff cell `$procdff$2984' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:582$2732'.
  created $dff cell `$procdff$2985' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:513$2729'.
  created $adff cell `$procdff$2986' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:465$2726'.
  created $dff cell `$procdff$2987' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:396$2723'.
  created $adff cell `$procdff$2988' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:348$2720'.
  created $dff cell `$procdff$2989' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:305$2718'.
  created $dff cell `$procdff$2990' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:269$2716'.
  created $dff cell `$procdff$2991' with positive edge clock.

2.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2791'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1346$2788'.
Removing empty process `SB_DFFNES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1346$2788'.
Removing empty process `SB_DFFNESS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2787'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1290$2781'.
Removing empty process `SB_DFFNESS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1290$2781'.
Removing empty process `SB_DFFNER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2780'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1215$2777'.
Removing empty process `SB_DFFNER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1215$2777'.
Removing empty process `SB_DFFNESR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2776'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1159$2770'.
Removing empty process `SB_DFFNESR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1159$2770'.
Removing empty process `SB_DFFNS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2769'.
Removing empty process `SB_DFFNS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1090$2767'.
Removing empty process `SB_DFFNSS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2766'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1042$2764'.
Removing empty process `SB_DFFNSS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1042$2764'.
Removing empty process `SB_DFFNR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2763'.
Removing empty process `SB_DFFNR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:973$2761'.
Removing empty process `SB_DFFNSR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2760'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:925$2758'.
Removing empty process `SB_DFFNSR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:925$2758'.
Removing empty process `SB_DFFNE.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2757'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:882$2756'.
Removing empty process `SB_DFFNE.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:882$2756'.
Removing empty process `SB_DFFN.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2755'.
Removing empty process `SB_DFFN.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:846$2754'.
Removing empty process `SB_DFFES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2753'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:769$2750'.
Removing empty process `SB_DFFES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:769$2750'.
Removing empty process `SB_DFFESS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2749'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:713$2743'.
Removing empty process `SB_DFFESS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:713$2743'.
Removing empty process `SB_DFFER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2742'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:638$2739'.
Removing empty process `SB_DFFER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:638$2739'.
Removing empty process `SB_DFFESR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2738'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:582$2732'.
Removing empty process `SB_DFFESR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:582$2732'.
Removing empty process `SB_DFFS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2731'.
Removing empty process `SB_DFFS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:513$2729'.
Removing empty process `SB_DFFSS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2728'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:465$2726'.
Removing empty process `SB_DFFSS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:465$2726'.
Removing empty process `SB_DFFR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2725'.
Removing empty process `SB_DFFR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:396$2723'.
Removing empty process `SB_DFFSR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2722'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:348$2720'.
Removing empty process `SB_DFFSR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:348$2720'.
Removing empty process `SB_DFFE.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2719'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:305$2718'.
Removing empty process `SB_DFFE.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:305$2718'.
Removing empty process `SB_DFF.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$2717'.
Removing empty process `SB_DFF.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:269$2716'.
Cleaned up 18 empty switches.

2.4. Executing FLATTEN pass (flatten design).
Deleting now unused module neorv32_cpu_cp_shifter_5ba93c9db0cff93f52b521d7420e43f6eda2784f.
Deleting now unused module neorv32_fifo_2_34_1489f923c4dca729178b3e3233458550d8dddf29.
Deleting now unused module neorv32_cpu_bus_0_8_1489f923c4dca729178b3e3233458550d8dddf29.
Deleting now unused module neorv32_cpu_alu_a10909c2cdcaf5adb7e6b092a4faba558b62bd96.
Deleting now unused module neorv32_cpu_regfile_5ba93c9db0cff93f52b521d7420e43f6eda2784f.
Deleting now unused module neorv32_cpu_control_0_2_2_0_8_0_0_a981c13c59a22c50787ac8cb2ef99dc787e914f9.
Deleting now unused module neorv32_sysinfo_18000000_4096_4096_4_64_1_0_0_900f616e083c5d5e9e833048fa4cd6042e43e429.
Deleting now unused module neorv32_uart_bf8b4530d8d246dd74ac53a13471bba17941dff7.
Deleting now unused module neorv32_mtime.
Deleting now unused module neorv32_wdt.
Deleting now unused module neorv32_gpio.
Deleting now unused module neorv32_boot_rom_8aaa057a3ce108fd664b4f820549d0c7a5c85d77.
Deleting now unused module neorv32_dmem_4096_34d7de1b571aa545cf571b84dc4b40d1f42fed39.
Deleting now unused module neorv32_imem_4096_91a7f356ca6ce41b6122bd41e60c1f2eb8f0f0e3.
Deleting now unused module neorv32_bus_keeper_4096_4096_eee447edc79fea1ca7c7d34e463261cda4ba339e.
Deleting now unused module neorv32_busswitch_3f29546453678b855931c174a97d6c0894b8f546.
Deleting now unused module neorv32_cpu_0_2_2_0_8_0_0_d1c640731f458136bddf37dcbea5096161fa5f66.
Deleting now unused module neorv32_top_18000000_0_2_2_0_8_0_0_4096_4096_4_64_1_255_0_0_1_1_0_0_32_32_1_ada8aaccf2055df0416eca403c9e6ff79200e0ce.
<suppressed ~18 debug messages>

2.5. Executing TRIBUF pass.

2.6. Executing DEMINOUT pass (demote inout ports to input or output).

2.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.
<suppressed ~338 debug messages>

2.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..
Removed 135 unused cells and 387 unused wires.
<suppressed ~159 debug messages>

2.9. Executing CHECK pass (checking for obvious problems).
Checking module neorv32_hx4k_top...
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5502 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [0]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5502 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [10]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5502 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [11]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5502 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [12]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5502 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [13]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5502 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [14]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5502 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [15]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5502 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [16]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5502 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [17]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5502 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [18]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5502 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [19]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5502 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [1]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5502 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [20]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5502 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [21]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5502 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [22]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5502 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [23]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5502 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [24]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5502 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [25]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5502 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [26]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5502 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [27]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5502 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [28]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5502 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [29]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5502 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [2]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5502 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [3]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5502 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [4]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5502 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [5]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5502 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [6]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5502 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [7]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5502 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [8]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5502 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [9]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5507 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1896 [0]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5507 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1896 [10]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5507 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1896 [11]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5507 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1896 [12]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5507 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1896 [13]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5507 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1896 [14]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5507 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1896 [15]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5507 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1896 [16]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5507 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1896 [17]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5507 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1896 [18]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5507 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1896 [19]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5507 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1896 [1]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5507 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1896 [20]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5507 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1896 [21]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5507 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1896 [22]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5507 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1896 [23]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5507 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1896 [24]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5507 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1896 [25]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5507 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1896 [26]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5507 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1896 [27]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5507 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1896 [28]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5507 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1896 [29]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5507 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1896 [2]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5507 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1896 [3]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5507 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1896 [4]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5507 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1896 [5]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5507 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1896 [6]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5507 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1896 [7]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5507 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1896 [8]
Warning: found logic loop in module neorv32_hx4k_top:
    cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5507 ($mux)
    wire $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1896 [9]
Found and reported 60 problems.

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_hx4k_top'.
<suppressed ~1347 debug messages>
Removed a total of 449 cells.

2.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_hx4k_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4822: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1706 -> 1'1
      Replacing known input bits on port A of cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4813: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1706 -> 1'0
      Replacing known input bits on port B of cell neorv32_inst.neorv32_bus_keeper_inst.1185: \neorv32_inst.neorv32_bus_keeper_inst.control [0] -> 1'1
      Replacing known input bits on port A of cell neorv32_inst.neorv32_bus_keeper_inst.1161: \neorv32_inst.neorv32_bus_keeper_inst.control [0] -> 1'0
      Replacing known input bits on port A of cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7325: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2471 -> 1'1
      Replacing known input bits on port A of cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2558: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1910 -> 1'0
      Replacing known input bits on port A of cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2580: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1910 -> 1'1
      Replacing known input bits on port B of cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2701: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$777 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$765 } -> { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$777 1'0 }
      Replacing known input bits on port B of cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2695: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$765 -> 1'1
      Replacing known input bits on port B of cell neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1616: $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$454 [2] -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~203 debug messages>

2.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_hx4k_top.
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_busswitch_inst.1061: { $auto$opt_reduce.cc:134:opt_mux$2997 $auto$opt_reduce.cc:134:opt_mux$2995 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_busswitch_inst.1068: { $auto$opt_reduce.cc:134:opt_mux$3001 $auto$opt_reduce.cc:134:opt_mux$2999 $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$276 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_busswitch_inst.1070: { $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$286 $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$280 $auto$opt_reduce.cc:134:opt_mux$3003 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_busswitch_inst.1072: { $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$280 $auto$opt_reduce.cc:134:opt_mux$3005 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3407: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$944 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$941 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$940 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$933 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$789 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$924 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3409: { }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3411: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$789 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$924 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3412: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$924
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3413: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$924
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3414: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$789 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$924 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3415: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$924
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3417: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$940 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$789 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3419: { $auto$opt_reduce.cc:134:opt_mux$3007 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$924 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3421: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$933
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3423: { }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3424: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$944
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3444: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$961
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3445: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$962
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3446: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$959
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3447: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$960
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3569: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$784 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$891 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1016 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1002 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1001 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$784 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$985 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$968 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$816 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$820 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$819 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$768 $auto$opt_reduce.cc:134:opt_mux$3009 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3571: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$768
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3572: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$768
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3573: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$784
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3574: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$784 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$891 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$768 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3575: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$968 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$891 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3576: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$784 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$768 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3577: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$819
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3578: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$820
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3580: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$768
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3581: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$968
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3582: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$968
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3584: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1016
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3586: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1016 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$784 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$985 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$982 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$816 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3588: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$875
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3589: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$816
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3590: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$816
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3591: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$784 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$985 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$816 $auto$opt_reduce.cc:134:opt_mux$3011 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3592: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$816
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3594: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$816
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3596: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$784 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$816 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3598: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1001
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3600: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1001
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3602: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$816
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3604: $auto$opt_reduce.cc:134:opt_mux$3013
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3606: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$994
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3608: { }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3610: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1016
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3612: { }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3628: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$982
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3629: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$816
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3631: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$768
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4306: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1451 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1440 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1430 $auto$opt_reduce.cc:134:opt_mux$3017 $auto$opt_reduce.cc:134:opt_mux$3015 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6822: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.$auto$ghdl.cc:762:import_module$2288 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.$auto$ghdl.cc:762:import_module$2286 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.$auto$ghdl.cc:762:import_module$2284 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4539: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$944 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$941 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$939 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$786 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$785 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$929 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$923 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$922 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1477 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6835: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.$auto$ghdl.cc:762:import_module$2258 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.$auto$ghdl.cc:762:import_module$2292 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.$auto$ghdl.cc:762:import_module$2291 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6960: { }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6963: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2300
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6966: $auto$opt_reduce.cc:134:opt_mux$3019
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7004: $auto$opt_reduce.cc:134:opt_mux$3021
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2590: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1910
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2591: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1910
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2592: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1910
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2594: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$739
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2701: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$765
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2704: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$775
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162: { $auto$opt_reduce.cc:134:opt_mux$3023 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1450 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1449 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2080 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2074 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1452 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1079 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6176: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1456 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1450 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1449 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2080 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2074 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1079 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1077 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6188: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1450 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1449 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1452 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1079 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1077 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1450 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1449 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1083 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1079 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1077 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1069 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1064 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6212: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1456 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1450 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1449 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1079 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1077 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6222: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1450 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1449 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1077 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6232: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1462 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1450 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1449 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1077 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6242: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1450 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1449 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1083 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1077 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1069 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1064 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6252: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1450 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1449 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1077 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1067 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6262: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1450 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1449 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1077 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6272: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1450 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1449 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1077 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6282: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1458 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1450 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1449 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1083 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1077 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1069 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1064 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6292: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1450 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1449 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1077 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1064 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6302: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1450 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1449 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1077 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6312: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1458 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1450 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1449 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1083 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1077 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1069 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6322: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1450 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1449 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1083 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1077 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1069 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6332: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1458 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1450 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1449 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1083 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1077 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1069 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6342: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1450 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1449 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1083 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1077 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1069 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6352: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1450 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1449 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1083 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1077 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1069 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6362: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1450 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1449 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1083 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1077 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1069 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6372: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1450 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1449 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1083 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1077 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1069 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6382: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1450 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1449 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1083 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1077 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1069 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1067 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6392: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1458 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1450 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1449 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1083 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1077 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1069 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6402: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1450 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1449 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1083 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1077 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1069 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6412: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1450 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1449 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1083 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1077 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1069 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6422: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1450 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1449 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1083 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1077 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1069 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1450 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1449 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1083 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1077 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1069 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6442: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1450 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1449 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1083 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1077 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1069 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6452: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1450 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1449 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1083 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1077 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1069 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1067 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6462: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1450 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1449 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1083 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1084 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1079 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1077 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1075 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1071 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1069 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551: { $flatten\neorv32_inst.\neorv32_gpio_inst_true.neorv32_gpio_inst.$auto$ghdl.cc:762:import_module$422 $flatten\neorv32_inst.\neorv32_gpio_inst_true.neorv32_gpio_inst.$auto$ghdl.cc:762:import_module$421 $auto$opt_reduce.cc:134:opt_mux$3025 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2859: { $auto$opt_reduce.cc:134:opt_mux$3027 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$785 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2862: { $auto$opt_reduce.cc:134:opt_mux$3031 $auto$opt_reduce.cc:134:opt_mux$3029 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2865: $auto$opt_reduce.cc:134:opt_mux$3033
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2870: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$790 $auto$opt_reduce.cc:134:opt_mux$3035 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$786 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2875: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$791 $auto$opt_reduce.cc:134:opt_mux$3037 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2880: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$791 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$789 }
  Optimizing cells in module \neorv32_hx4k_top.
Performed a total of 104 changes.

2.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_hx4k_top'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

2.10.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2347 ($dff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 13 on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1992 ($dff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 14 on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1992 ($dff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 15 on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1992 ($dff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 16 on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1992 ($dff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 17 on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1992 ($dff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 18 on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1992 ($dff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 19 on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1992 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 0 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 1 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 2 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 3 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 4 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 5 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 6 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 7 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 8 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 9 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 10 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 11 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 12 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 13 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 14 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 15 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 16 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 17 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 18 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 19 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 20 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 21 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 22 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 23 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 24 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 25 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 26 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 27 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 28 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 29 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 30 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 31 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1564 ($dff) from module neorv32_hx4k_top.
Removing never-active ARST on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7444 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 2 on neorv32_inst.245 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 3 on neorv32_inst.245 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 4 on neorv32_inst.245 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 5 on neorv32_inst.245 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 6 on neorv32_inst.245 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 7 on neorv32_inst.245 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 1 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5534 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 1 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 2 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 3 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 4 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 5 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 6 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 7 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 8 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 9 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 10 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 11 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 12 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 13 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 14 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 15 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 16 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 17 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 18 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 19 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 20 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 21 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 22 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 23 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 24 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 25 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 26 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 27 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 28 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 29 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 30 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 31 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 32 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 23 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5420 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 24 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5420 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 25 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5420 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 28 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5420 ($adff) from module neorv32_hx4k_top.
Setting constant 1-bit at position 29 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5420 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 20 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4849 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 21 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4849 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 10 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4848 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 1 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 2 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 3 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 4 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 5 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 6 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 7 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 8 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 9 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 10 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 11 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 12 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 13 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 14 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 15 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 27 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 28 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 29 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 30 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 31 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 32 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 33 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 36 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 39 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 40 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 41 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 43 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 46 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 49 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 50 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 51 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 52 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 53 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 54 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 55 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 56 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 57 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 58 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 59 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 60 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 61 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 62 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 63 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 64 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 65 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 66 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 67 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 68 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 69 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 70 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 71 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 72 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 73 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 74 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 75 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.

2.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..
Removed 352 unused cells and 824 unused wires.
<suppressed ~367 debug messages>

2.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.
<suppressed ~21 debug messages>

2.10.9. Rerunning OPT passes. (Maybe there is more to do..)

2.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_hx4k_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~201 debug messages>

2.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_hx4k_top.
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4306: { $auto$opt_reduce.cc:134:opt_mux$3039 $auto$opt_reduce.cc:134:opt_mux$3015 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$3038: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1085 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1430 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1440 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1451 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1463 }
  Optimizing cells in module \neorv32_hx4k_top.
Performed a total of 2 changes.

2.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_hx4k_top'.
Removed a total of 0 cells.

2.10.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2347 ($dff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 17 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 19 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 20 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff) from module neorv32_hx4k_top.

2.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..
Removed 1 unused cells and 20 unused wires.
<suppressed ~2 debug messages>

2.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.
<suppressed ~17 debug messages>

2.10.16. Rerunning OPT passes. (Maybe there is more to do..)

2.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_hx4k_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~197 debug messages>

2.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_hx4k_top.
Performed a total of 0 changes.

2.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_hx4k_top'.
Removed a total of 0 cells.

2.10.20. Executing OPT_DFF pass (perform DFF optimizations).

2.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

2.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.

2.10.23. Rerunning OPT passes. (Maybe there is more to do..)

2.10.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_hx4k_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~197 debug messages>

2.10.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_hx4k_top.
Performed a total of 0 changes.

2.10.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_hx4k_top'.
Removed a total of 0 cells.

2.10.27. Executing OPT_DFF pass (perform DFF optimizations).

2.10.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..

2.10.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.

2.10.30. Finished OPT passes. (There is nothing left to do.)

2.11. Executing FSM pass (extract and optimize FSM).

2.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking neorv32_hx4k_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1703 as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking neorv32_hx4k_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1705 as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking neorv32_hx4k_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$824 as FSM state register:
    Users of register don't seem to benefit from recoding.
    Circuit seems to be self-resetting.
Not marking neorv32_hx4k_top.neorv32_inst.neorv32_sysinfo_inst:750 as FSM state register:
    Users of register don't seem to benefit from recoding.

2.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..

2.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.12. Executing OPT pass (performing simple optimizations).

2.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.

2.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_hx4k_top'.
Removed a total of 0 cells.

2.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_hx4k_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~197 debug messages>

2.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_hx4k_top.
Performed a total of 0 changes.

2.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_hx4k_top'.
Removed a total of 0 cells.

2.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1720 ($dff) from module neorv32_hx4k_top (D = { $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$454 [2] $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$470 $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$453 [4:1] \neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:663 }, Q = { \neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661 [8] \neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661 [5:0] }, rval = 7'0000000).
Adding EN signal on neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1720 ($dff) from module neorv32_hx4k_top (D = 25'0000000000000000000000000, Q = { \neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661 [31:9] \neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:661 [7:6] }).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$3041 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$3041 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$3041 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$3041 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$3041 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$3041 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$3041 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$3041 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$3041 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$3041 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$3041 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$3041 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$3041 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$3041 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$3041 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$3041 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$3041 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$3041 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$3041 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$3041 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$3041 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$3041 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$3041 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$3041 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$3041 ($dffe) from module neorv32_hx4k_top.
Adding SRST signal on neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1655 ($dff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$457, Q = \neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt, rval = 21'000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3042 ($sdff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$456, Q = \neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt).
Adding EN signal on neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1637 ($adff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$452 [2], Q = $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$454 [2]).
Adding EN signal on neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1636 ($adff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$451, Q = { $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$453 [4:1] \neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:663 }).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2302 ($dff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$656, Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$670).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2301 ($dff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$655, Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$669).
Adding SRST signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2300 ($dff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$665 [0], Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$551, rval = 1'0).
Adding SRST signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2300 ($dff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$664 [2:1], Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$668 [2:1], rval = 2'00).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2300 ($dff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$654, Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$668 [18:3]).
Adding EN signal on $auto$opt_dff.cc:702:run$3069 ($sdff) from module neorv32_hx4k_top (D = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$668 [1] $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$551 }, Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$668 [2:1]).
Adding EN signal on $auto$opt_dff.cc:702:run$3064 ($sdff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$665 [0], Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$551).
Adding SRST signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2299 ($dff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$646 [25], Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$667 [32], rval = 1'0).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2299 ($dff) from module neorv32_hx4k_top (D = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$667 [0] $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$667 [20:12] }, Q = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$667 [20:12] $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$628 }).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2299 ($dff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$653 [10:0], Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$667 [31:21]).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2299 ($dff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$651, Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$667 [10:7]).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2299 ($dff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$650, Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$667 [5]).
Adding EN signal on $auto$opt_dff.cc:702:run$3081 ($sdff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$626 [11], Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$667 [32]).
Adding SRST signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2134 ($dff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$605, Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$610 [29], rval = 1'0).
Adding SRST signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2134 ($dff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$598 [1], Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.firq_i [3], rval = 1'0).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2134 ($dff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$602 [26:15], Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$610 [28:17]).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2134 ($dff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$602 [4:0], Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$610 [6:2]).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2134 ($dff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$602 [14:5], Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$610 [16:7]).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2134 ($dff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$600, Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$610 [0]).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1995 ($dff) from module neorv32_hx4k_top (D = { 3'000 \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i [28] 1'0 \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i [26:20] 7'0000000 \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i [12:8] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo [7:0] }, Q = \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl).
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$3133 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$3133 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$3133 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$3133 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$3133 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$3133 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$3133 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$3133 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$3133 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$3133 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$3133 ($dffe) from module neorv32_hx4k_top.
Adding SRST signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1992 ($dff) from module neorv32_hx4k_top (D = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$562 $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$560 $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$559 [7] $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$557 }, Q = { \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705 [31] \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705 [28:27] \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705 [7:0] }, rval = 11'00000000000).
Adding SRST signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1992 ($dff) from module neorv32_hx4k_top (D = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$556 $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$672 }, Q = \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705 [30:29], rval = 2'00).
Adding SRST signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1992 ($dff) from module neorv32_hx4k_top (D = { \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl [26:20] \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl [12:8] }, Q = { \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705 [26:20] \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:705 [12:8] }, rval = 12'000000000000).
Adding SRST signal on neorv32_inst.neorv32_sysinfo_inst.2479 ($dff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$717, Q = \neorv32_inst.neorv32_sysinfo_inst:750, rval = 0).
Adding SRST signal on neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1837 ($dff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_mtime_inst_true.neorv32_mtime_inst.$auto$ghdl.cc:762:import_module$527, Q = \neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:679, rval = 0).
Adding EN signal on neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1810 ($dff) from module neorv32_hx4k_top (D = { \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i [31:8] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo [7:0] }, Q = \neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi).
Adding EN signal on neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1808 ($dff) from module neorv32_hx4k_top (D = { \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i [31:8] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo [7:0] }, Q = \neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo).
Adding EN signal on neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1314 ($dff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_int_imem_inst_true.neorv32_int_imem_inst.$auto$ghdl.cc:762:import_module$371, Q = \neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.mem_b3_rd).
Adding EN signal on neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1312 ($dff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_int_imem_inst_true.neorv32_int_imem_inst.$auto$ghdl.cc:762:import_module$369, Q = \neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.mem_b2_rd).
Adding EN signal on neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1310 ($dff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_int_imem_inst_true.neorv32_int_imem_inst.$auto$ghdl.cc:762:import_module$367, Q = \neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.mem_b1_rd).
Adding EN signal on neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1308 ($dff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_int_imem_inst_true.neorv32_int_imem_inst.$auto$ghdl.cc:762:import_module$365, Q = \neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.mem_b0_rd).
Adding EN signal on neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1449 ($dff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.$auto$ghdl.cc:762:import_module$407, Q = \neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.mem_ram_b3_rd).
Adding EN signal on neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1447 ($dff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.$auto$ghdl.cc:762:import_module$405, Q = \neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.mem_ram_b2_rd).
Adding EN signal on neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1445 ($dff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.$auto$ghdl.cc:762:import_module$403, Q = \neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.mem_ram_b1_rd).
Adding EN signal on neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1443 ($dff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.$auto$ghdl.cc:762:import_module$401, Q = \neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.mem_ram_b0_rd).
Adding EN signal on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1569 ($dff) from module neorv32_hx4k_top (D = { \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i [31:8] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo [7:0] }, Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi).
Adding EN signal on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1567 ($dff) from module neorv32_hx4k_top (D = { \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i [31:8] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo [7:0] }, Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo).
Adding SRST signal on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1562 ($dff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_gpio_inst_true.neorv32_gpio_inst.$auto$ghdl.cc:762:import_module$430, Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649, rval = 0).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7505 ($dff) from module neorv32_hx4k_top (D = { \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.be_instr_i \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.wdata_i [32] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i }, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\instr_prefetch_buffer.$auto$ghdl.cc:762:import_module$2513 [33:0]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7505 ($dff) from module neorv32_hx4k_top (D = { \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.be_instr_i \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.wdata_i [32] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i }, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\instr_prefetch_buffer.$auto$ghdl.cc:762:import_module$2513 [67:34]).
Adding SRST signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7444 ($dff) from module neorv32_hx4k_top (D = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\instr_prefetch_buffer.$auto$ghdl.cc:762:import_module$2496 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\instr_prefetch_buffer.$auto$ghdl.cc:762:import_module$2493 }, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\instr_prefetch_buffer.$auto$ghdl.cc:762:import_module$2498, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$3192 ($sdff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\instr_prefetch_buffer.$auto$ghdl.cc:762:import_module$2492, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\instr_prefetch_buffer.$auto$ghdl.cc:762:import_module$2498 [1:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$3192 ($sdff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\instr_prefetch_buffer.$auto$ghdl.cc:762:import_module$2495, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\instr_prefetch_buffer.$auto$ghdl.cc:762:import_module$2498 [3:2]).
Adding SRST signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6471 ($dff) from module neorv32_hx4k_top (D = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2180 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2179 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2178 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2177 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2176 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2175 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2174 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2173 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2172 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2171 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2170 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2169 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2168 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2167 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2166 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2165 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2164 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2163 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2162 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2161 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2160 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2159 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2158 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2157 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2156 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2155 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2154 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2153 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2152 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2151 }, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i, rval = 0).
Adding SRST signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6470 ($dff) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.csr_acc_valid, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1948, rval = 1'0).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5511 ($adff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1894, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1898 [34:33]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5510 ($adff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1888, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1897).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5421 ($adff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1861, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1875 [101:70]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5421 ($adff) from module neorv32_hx4k_top (D = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1823 [31:2] 2'00 }, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1875 [69:38]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5421 ($adff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1823, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1875 [133:102]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5421 ($adff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1869 [37:32], Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1875 [37:32]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5421 ($adff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1869 [31:0], Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1875 [31:0]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$3212 ($adffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$3212 ($adffe) from module neorv32_hx4k_top.
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5420 ($adff) from module neorv32_hx4k_top (D = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1823 [2] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1823 [0] }, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1874 [27:26]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5420 ($adff) from module neorv32_hx4k_top (D = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1823 [31:16] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1823 [7] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1823 [11] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1823 [3] }, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1874 [22:4]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5420 ($adff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1866, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1874 [1:0]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4853 ($adff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1816, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1705).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4850 ($adff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1698, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1703).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3021 ($adff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1024, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$831).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3020 ($adff) from module neorv32_hx4k_top (D = { \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i [31:1] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$828 [0] }, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$830 [31:0]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3020 ($adff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1023, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i [73]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3019 ($adff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$823, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$829).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3018 ($adff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$813, Q = { \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i [31:1] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$828 [0] }).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3015 ($adff) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.cmd_issue [32], Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$826 [32]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3015 ($adff) from module neorv32_hx4k_top (D = { \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i [63] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.ctrl_i [28] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i [61:57] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.ctrl_i [10:1] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.ctrl_i [39] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.ctrl_i [33:32] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.ctrl_i [15:11] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i [70:64] }, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$826 [31:0]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3014 ($adff) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.cmd_issue [31:0], Q = { \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i [63] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.ctrl_i [28] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i [61:57] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.ctrl_i [10:1] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.ctrl_i [39] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.ctrl_i [33:32] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.ctrl_i [15:11] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i [70:64] }).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3013 ($adff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1018, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$824).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2537 ($adff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$729, Q = { \neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i [31:2] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.fetch_pc_i [1] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$732 [0] }).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7243 ($adff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2433 [1:0], Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_arbiter [1:0]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6983 ($adff) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6926 ($adff) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rs2, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6892 ($adff) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res [31:0], Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.7603 ($adff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_shifter_inst.$auto$ghdl.cc:762:import_module$2536, Q = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_shifter_inst.$auto$ghdl.cc:762:import_module$2538 [36:1] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_shifter_inst.$auto$ghdl.cc:762:import_module$2526 }).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.7602 ($adff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_shifter_inst.$auto$ghdl.cc:762:import_module$2525, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_shifter_inst.$auto$ghdl.cc:762:import_module$2537 [0]).
Adding EN signal on neorv32_inst.neorv32_busswitch_inst.983 ($adff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$257, Q = \neorv32_inst.neorv32_busswitch_inst.cb_wr_req_buf).
Adding EN signal on neorv32_inst.neorv32_busswitch_inst.982 ($adff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$256, Q = \neorv32_inst.neorv32_busswitch_inst.cb_rd_req_buf).
Adding EN signal on neorv32_inst.neorv32_busswitch_inst.981 ($adff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$249, Q = \neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf).
Adding EN signal on neorv32_inst.neorv32_busswitch_inst.980 ($adff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$248, Q = \neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf).
Adding EN signal on neorv32_inst.neorv32_busswitch_inst.1005 ($adff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$288, Q = $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$271).
Adding EN signal on neorv32_inst.242 ($adff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.$auto$ghdl.cc:762:import_module$47, Q = \neorv32_inst.clk_div).

2.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..
Removed 65 unused cells and 64 unused wires.
<suppressed ~66 debug messages>

2.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.
<suppressed ~27 debug messages>

2.12.9. Rerunning OPT passes. (Maybe there is more to do..)

2.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_hx4k_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~194 debug messages>

2.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_hx4k_top.
Performed a total of 0 changes.

2.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_hx4k_top'.
<suppressed ~75 debug messages>
Removed a total of 25 cells.

2.12.13. Executing OPT_DFF pass (perform DFF optimizations).

2.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..
Removed 0 unused cells and 25 unused wires.
<suppressed ~1 debug messages>

2.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.

2.12.16. Rerunning OPT passes. (Maybe there is more to do..)

2.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_hx4k_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~197 debug messages>

2.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_hx4k_top.
Performed a total of 0 changes.

2.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_hx4k_top'.
Removed a total of 0 cells.

2.12.20. Executing OPT_DFF pass (perform DFF optimizations).

2.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..

2.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.

2.12.23. Finished OPT passes. (There is nothing left to do.)

2.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 3) from port B of cell neorv32_hx4k_top.$auto$opt_dff.cc:218:make_patterns_logic$3129 ($ne).
Removed top 2 bits (of 3) from port B of cell neorv32_hx4k_top.$auto$opt_dff.cc:218:make_patterns_logic$3093 ($ne).
Removed top 1 bits (of 3) from port B of cell neorv32_hx4k_top.$auto$opt_dff.cc:218:make_patterns_logic$3287 ($ne).
Removed top 1 bits (of 2) from port B of cell neorv32_hx4k_top.$auto$opt_dff.cc:218:make_patterns_logic$3274 ($ne).
Removed top 1 bits (of 2) from port B of cell neorv32_hx4k_top.$auto$opt_dff.cc:218:make_patterns_logic$3262 ($ne).
Removed top 1 bits (of 2) from port B of cell neorv32_hx4k_top.$auto$opt_dff.cc:218:make_patterns_logic$3254 ($ne).
Removed top 1 bits (of 2) from port B of cell neorv32_hx4k_top.$auto$opt_dff.cc:218:make_patterns_logic$3252 ($ne).
Removed top 2 bits (of 23) from FF cell neorv32_hx4k_top.$auto$opt_dff.cc:764:run$3248 ($adffe).
Removed top 1 bits (of 2) from port B of cell neorv32_hx4k_top.$auto$opt_dff.cc:218:make_patterns_logic$3245 ($ne).
Removed top 1 bits (of 2) from port B of cell neorv32_hx4k_top.$auto$opt_dff.cc:218:make_patterns_logic$3237 ($ne).
Removed top 1 bits (of 2) from port B of cell neorv32_hx4k_top.$auto$opt_dff.cc:218:make_patterns_logic$3219 ($ne).
Removed top 9 bits (of 32) from mux cell neorv32_hx4k_top.$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1004:import_module$725 ($mux).
Removed top 7 bits (of 32) from mux cell neorv32_hx4k_top.$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1005:import_module$726 ($mux).
Removed top 7 bits (of 32) from mux cell neorv32_hx4k_top.$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1006:import_module$727 ($mux).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1969 ($mux).
Removed top 3 bits (of 4) from mux cell neorv32_hx4k_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1998 ($mux).
Removed top 1 bits (of 11) from mux cell neorv32_hx4k_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2065 ($mux).
Removed top 10 bits (of 11) from mux cell neorv32_hx4k_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2070 ($mux).
Removed top 3 bits (of 4) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2079 ($sub).
Removed top 11 bits (of 12) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2085 ($sub).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2089 ($mux).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2105 ($mux).
Removed top 2 bits (of 3) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2157 ($eq).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2162 ($mux).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2164 ($mux).
Removed top 3 bits (of 4) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2173 ($sub).
Removed top 11 bits (of 12) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2179 ($sub).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2234 ($mux).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2236 ($mux).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2238 ($mux).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2240 ($mux).
Removed top 1 bits (of 12) from mux cell neorv32_hx4k_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2259 ($mux).
Removed top 2 bits (of 3) from mux cell neorv32_hx4k_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2286 ($mux).
Removed top 31 bits (of 32) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1795 ($add).
Removed top 1 bits (of 33) from port A of cell neorv32_hx4k_top.neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1817 ($add).
Removed top 32 bits (of 33) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1817 ($add).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1614 ($mux).
Removed top 1 bits (of 3) from mux cell neorv32_hx4k_top.neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1622 ($mux).
Removed top 20 bits (of 21) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1649 ($add).
Removed top 1 bits (of 2) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1544 ($eq).
Removed top 3 bits (of 4) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_bus_keeper_inst.1197 ($sub).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_busswitch_inst.952 ($mux).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_busswitch_inst.962 ($mux).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_busswitch_inst.966 ($mux).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_busswitch_inst.1034 ($mux).
Removed top 2 bits (of 3) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_busswitch_inst.1036 ($eq).
Removed top 1 bits (of 3) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_busswitch_inst.1040 ($eq).
Removed top 1 bits (of 3) from mux cell neorv32_hx4k_top.neorv32_inst.neorv32_busswitch_inst.1046 ($mux).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_busswitch_inst.1047 ($mux).
Removed top 1 bits (of 3) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_busswitch_inst.1049 ($eq).
Removed top 1 bits (of 2) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7426 ($add).
Removed top 1 bits (of 2) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7434 ($add).
Removed top 1 bits (of 4) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5578 ($eq).
Removed top 3 bits (of 4) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5568 ($eq).
Removed top 12 bits (of 14) from FF cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5534 ($adff).
Removed top 1 bits (of 33) from port A of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5522 ($add).
Removed top 32 bits (of 33) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5522 ($add).
Removed top 31 bits (of 33) from port Y of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5522 ($add).
Removed top 30 bits (of 32) from port A of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5522 ($add).
Removed top 1 bits (of 33) from port A of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5517 ($add).
Removed top 32 bits (of 33) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5517 ($add).
Removed top 31 bits (of 33) from port Y of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5517 ($add).
Removed top 30 bits (of 32) from port A of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5517 ($add).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5507 ($mux).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5502 ($mux).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5485 ($mux).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5469 ($mux).
Removed top 1 bits (of 2) from port B of cell neorv32_hx4k_top.$auto$opt_dff.cc:218:make_patterns_logic$3122 ($ne).
Removed top 1 bits (of 2) from FF cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5420 ($adff).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5365 ($mux).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5354 ($mux).
Removed top 5 bits (of 7) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5348 ($eq).
Removed top 4 bits (of 7) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5344 ($eq).
Removed top 4 bits (of 7) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5341 ($eq).
Removed top 4 bits (of 7) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5338 ($eq).
Removed top 4 bits (of 7) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5336 ($eq).
Removed top 5 bits (of 7) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5334 ($eq).
Removed top 6 bits (of 7) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5328 ($eq).
Removed top 2 bits (of 7) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5298 ($eq).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5293 ($mux).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5290 ($mux).
Removed top 2 bits (of 4) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5285 ($eq).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5282 ($mux).
Removed top 3 bits (of 4) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5277 ($eq).
Removed top 2 bits (of 8) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5268 ($eq).
Removed top 1 bits (of 4) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5254 ($eq).
Removed top 1 bits (of 4) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5229 ($eq).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5226 ($mux).
Removed top 2 bits (of 8) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5218 ($eq).
Removed top 4 bits (of 7) from mux cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5038 ($mux).
Removed top 2 bits (of 23) from mux cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4823 ($mux).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4820 ($mux).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4809 ($mux).
Removed top 3 bits (of 12) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4520 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4511 ($eq).
Removed top 1 bits (of 7) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4345 ($ne).
Removed top 2 bits (of 12) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4278 ($eq).
Removed top 1 bits (of 3) from port B of cell neorv32_hx4k_top.$auto$opt_dff.cc:218:make_patterns_logic$3113 ($ne).
Removed top 2 bits (of 12) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3707 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3705 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3699 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3696 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3693 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3690 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3687 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3684 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3681 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3678 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3676 ($eq).
Removed top 11 bits (of 12) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3667 ($eq).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3555 ($mux).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3501 ($mux).
Removed top 3 bits (of 4) from mux cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3499 ($mux).
Removed top 1 bits (of 4) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3485 ($eq).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3481 ($mux).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3445 ($mux).
Removed top 2 bits (of 4) from mux cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3444 ($mux).
Removed top 3 bits (of 12) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3440 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3437 ($eq).
Removed top 11 bits (of 12) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3434 ($eq).
Removed top 3 bits (of 4) from mux cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3399 ($mux).
Removed top 3 bits (of 5) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3393 ($eq).
Removed top 1 bits (of 2) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3377 ($eq).
Removed top 1 bits (of 2) from mux cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3354 ($mux).
Removed top 2 bits (of 5) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3347 ($eq).
Removed top 1 bits (of 5) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3345 ($eq).
Removed top 1 bits (of 4) from mux cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3341 ($mux).
Removed top 1 bits (of 3) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3278 ($eq).
Removed top 1 bits (of 3) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3275 ($eq).
Removed top 1 bits (of 4) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3266 ($eq).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3252 ($mux).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3241 ($mux).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3239 ($mux).
Removed top 1 bits (of 4) from mux cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3238 ($mux).
Removed top 6 bits (of 7) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3166 ($eq).
Removed top 1 bits (of 12) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3162 ($and).
Removed top 2 bits (of 18) from FF cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3022 ($adff).
Removed top 29 bits (of 32) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2976 ($add).
Removed top 2 bits (of 4) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2973 ($eq).
Removed top 2 bits (of 4) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2968 ($eq).
Removed top 1 bits (of 4) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2956 ($eq).
Removed top 2 bits (of 3) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2896 ($eq).
Removed top 1 bits (of 5) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2823 ($eq).
Removed top 2 bits (of 5) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2797 ($eq).
Removed top 1 bits (of 5) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2795 ($eq).
Removed top 1 bits (of 5) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2757 ($eq).
Removed top 1 bits (of 4) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2722 ($eq).
Removed top 3 bits (of 4) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2661 ($eq).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2590 ($mux).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2582 ($mux).
Removed top 29 bits (of 32) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2573 ($add).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.7552 ($mux).
Removed top 4 bits (of 5) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.7575 ($sub).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.7589 ($mux).
Removed top 1 bits (of 2) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6829 ($eq).
Removed top 1 bits (of 2) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6814 ($eq).
Removed top 32 bits (of 33) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6684 ($add).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7235 ($mux).
Removed top 1 bits (of 2) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6937 ($eq).
Removed top 1 bits (of 2) from port B of cell neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6904 ($eq).
Removed top 23 bits (of 32) from port B of cell neorv32_hx4k_top.neorv32_inst.486 ($or).
Removed top 11 bits (of 12) from port B of cell neorv32_hx4k_top.neorv32_inst.192 ($add).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2245 ($mux).
Removed cell neorv32_hx4k_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2285 ($mux).
Removed top 1 bits (of 3) from wire neorv32_hx4k_top.$flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$283.
Removed top 2 bits (of 23) from wire neorv32_hx4k_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1694.
Removed top 2 bits (of 23) from wire neorv32_hx4k_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1698.
Removed top 1 bits (of 11) from wire neorv32_hx4k_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1701.
Removed top 2 bits (of 22) from wire neorv32_hx4k_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1702.
Removed top 2 bits (of 23) from wire neorv32_hx4k_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1703.
Removed top 4 bits (of 7) from wire neorv32_hx4k_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1746.
Removed top 1 bits (of 2) from wire neorv32_hx4k_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1864.
Removed top 2 bits (of 30) from wire neorv32_hx4k_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1874.
Removed top 1 bits (of 4) from wire neorv32_hx4k_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$880.
Removed top 1 bits (of 4) from wire neorv32_hx4k_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$920.
Removed top 1 bits (of 2) from wire neorv32_hx4k_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$925.
Removed top 3 bits (of 4) from wire neorv32_hx4k_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$943.
Removed top 2 bits (of 4) from wire neorv32_hx4k_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$964.
Removed top 3 bits (of 4) from wire neorv32_hx4k_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$988.
Removed top 9 bits (of 32) from wire neorv32_hx4k_top.$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1002:import_module$723.
Removed top 7 bits (of 32) from wire neorv32_hx4k_top.$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1003:import_module$724.
Removed top 7 bits (of 32) from wire neorv32_hx4k_top.$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$716.
Removed top 10 bits (of 11) from wire neorv32_hx4k_top.$flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$590.
Removed top 1 bits (of 15) from wire neorv32_hx4k_top.$flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$595.
Removed top 1 bits (of 26) from wire neorv32_hx4k_top.$flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$646.
Removed top 1 bits (of 12) from wire neorv32_hx4k_top.$flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$653.
Removed top 2 bits (of 3) from wire neorv32_hx4k_top.$flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$665.

2.14. Executing PEEPOPT pass (run peephole optimizers).

2.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..
Removed 35 unused cells and 116 unused wires.
<suppressed ~41 debug messages>

2.16. Executing SHARE pass (SAT-based resource sharing).

2.17. Executing TECHMAP pass (map to technology primitives).

2.17.1. Executing Verilog-2005 frontend: /opt/fpga-toolchain/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/opt/fpga-toolchain/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

2.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~62 debug messages>

2.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.

2.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..

2.20. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1465'[0] in module `\neorv32_hx4k_top': merged output FF to cell.
Checking read port `\neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1468'[0] in module `\neorv32_hx4k_top': merged output FF to cell.
Checking read port `\neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1471'[0] in module `\neorv32_hx4k_top': merged output FF to cell.
Checking read port `\neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1474'[0] in module `\neorv32_hx4k_top': merged output FF to cell.
Checking read port `\neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1331'[0] in module `\neorv32_hx4k_top': merged output FF to cell.
Checking read port `\neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1334'[0] in module `\neorv32_hx4k_top': merged output FF to cell.
Checking read port `\neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1337'[0] in module `\neorv32_hx4k_top': merged output FF to cell.
Checking read port `\neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1340'[0] in module `\neorv32_hx4k_top': merged output FF to cell.

2.21. Executing WREDUCE pass (reducing word size of cells).

2.22. Executing TECHMAP pass (map to technology primitives).

2.22.1. Executing Verilog-2005 frontend: /opt/fpga-toolchain/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/opt/fpga-toolchain/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

2.22.2. Executing Verilog-2005 frontend: /opt/fpga-toolchain/bin/../share/yosys/ice40/dsp_map.v
Parsing Verilog input from `/opt/fpga-toolchain/bin/../share/yosys/ice40/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL16X16'.
Successfully finished Verilog frontend.

2.22.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

2.23. Executing OPT_EXPR pass (perform const folding).

2.24. Executing WREDUCE pass (reducing word size of cells).

2.25. Executing ICE40_DSP pass (map multipliers).

2.26. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module neorv32_hx4k_top:
  creating $macc model for neorv32_inst.192 ($add).
  creating $macc model for neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1494 ($sub).
  creating $macc model for neorv32_inst.neorv32_bus_keeper_inst.1197 ($sub).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6682 ($add).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6684 ($add).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.7575 ($sub).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2573 ($add).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2976 ($add).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5517 ($add).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5522 ($add).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7426 ($add).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7434 ($add).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7496 ($sub).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7513 ($sub).
  creating $macc model for neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1795 ($add).
  creating $macc model for neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1817 ($add).
  creating $macc model for neorv32_inst.neorv32_sysinfo_inst.2470 ($sub).
  creating $macc model for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2079 ($sub).
  creating $macc model for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2085 ($sub).
  creating $macc model for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2173 ($sub).
  creating $macc model for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2179 ($sub).
  creating $macc model for neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1649 ($add).
  merging $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6682 into neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6684.
  creating $alu model for $macc neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2179.
  creating $alu model for $macc neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2173.
  creating $alu model for $macc neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2085.
  creating $alu model for $macc neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2079.
  creating $alu model for $macc neorv32_inst.neorv32_sysinfo_inst.2470.
  creating $alu model for $macc neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1817.
  creating $alu model for $macc neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1795.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7513.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7496.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7434.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7426.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5522.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5517.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2976.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2573.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.7575.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6684.
  creating $alu model for $macc neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1649.
  creating $alu model for $macc neorv32_inst.neorv32_bus_keeper_inst.1197.
  creating $alu model for $macc neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1494.
  creating $alu model for $macc neorv32_inst.192.
  creating $alu model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.6641 ($lt): new $alu
  creating $alu model for neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1854 ($ge): new $alu
  creating $alu model for neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1858 ($ge): new $alu
  creating $alu cell for neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1858: $auto$alumacc.cc:485:replace_alu$3416
  creating $alu cell for neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1854: $auto$alumacc.cc:485:replace_alu$3429
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.6641: $auto$alumacc.cc:485:replace_alu$3442
  creating $alu cell for neorv32_inst.192: $auto$alumacc.cc:485:replace_alu$3455
  creating $alu cell for neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1494: $auto$alumacc.cc:485:replace_alu$3458
  creating $alu cell for neorv32_inst.neorv32_bus_keeper_inst.1197: $auto$alumacc.cc:485:replace_alu$3461
  creating $alu cell for neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1649: $auto$alumacc.cc:485:replace_alu$3464
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.6684: $auto$alumacc.cc:485:replace_alu$3467
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.7575: $auto$alumacc.cc:485:replace_alu$3470
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2573: $auto$alumacc.cc:485:replace_alu$3473
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2976: $auto$alumacc.cc:485:replace_alu$3476
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5517: $auto$alumacc.cc:485:replace_alu$3479
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5522: $auto$alumacc.cc:485:replace_alu$3482
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7426: $auto$alumacc.cc:485:replace_alu$3485
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7434: $auto$alumacc.cc:485:replace_alu$3488
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7496: $auto$alumacc.cc:485:replace_alu$3491
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7513: $auto$alumacc.cc:485:replace_alu$3494
  creating $alu cell for neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1795: $auto$alumacc.cc:485:replace_alu$3497
  creating $alu cell for neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1817: $auto$alumacc.cc:485:replace_alu$3500
  creating $alu cell for neorv32_inst.neorv32_sysinfo_inst.2470: $auto$alumacc.cc:485:replace_alu$3503
  creating $alu cell for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2079: $auto$alumacc.cc:485:replace_alu$3506
  creating $alu cell for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2085: $auto$alumacc.cc:485:replace_alu$3509
  creating $alu cell for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2173: $auto$alumacc.cc:485:replace_alu$3512
  creating $alu cell for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2179: $auto$alumacc.cc:485:replace_alu$3515
  created 24 $alu and 0 $macc cells.

2.27. Executing OPT pass (performing simple optimizations).

2.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.
<suppressed ~2 debug messages>

2.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_hx4k_top'.
Removed a total of 0 cells.

2.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_hx4k_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~174 debug messages>

2.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_hx4k_top.
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3570: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1016 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1002 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1001 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1932 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$968 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1470 $auto$opt_reduce.cc:134:opt_mux$3521 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1914 $auto$opt_reduce.cc:134:opt_mux$3519 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$3518: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$875 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$982 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1918 }
  Optimizing cells in module \neorv32_hx4k_top.
Performed a total of 2 changes.

2.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_hx4k_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

2.27.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$3305 ($adffe) from module neorv32_hx4k_top.
Adding SRST signal on $auto$opt_dff.cc:764:run$3116 ($dffe) from module neorv32_hx4k_top (D = $auto$wreduce.cc:454:run$3344 [3:1], Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$610 [5:3], rval = 3'101).
Adding SRST signal on $auto$opt_dff.cc:764:run$3099 ($dffe) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$617, Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$667 [5], rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:764:run$3096 ($dffe) from module neorv32_hx4k_top (D = $auto$wreduce.cc:454:run$3345 [3:1], Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$667 [10:8], rval = 3'101).
Adding SRST signal on $auto$opt_dff.cc:764:run$3076 ($dffe) from module neorv32_hx4k_top (D = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$640 $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$642 [7:0] }, Q = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$642 [7:0] $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$668 [10:3] }, rval = 16'0000000000000000).
Adding SRST signal on $auto$opt_dff.cc:764:run$3063 ($dffe) from module neorv32_hx4k_top (D = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$643 [1] $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$639 }, Q = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$669 [1] $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$643 [1] }, rval = 2'00).
Adding SRST signal on $auto$opt_dff.cc:764:run$3056 ($dffe) from module neorv32_hx4k_top (D = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$644 [1] $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$638 }, Q = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$670 [1] $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$644 [1] }, rval = 2'00).
Adding SRST signal on $auto$opt_dff.cc:702:run$3143 ($sdff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1003:import_module$719 [31:25], Q = \neorv32_inst.neorv32_sysinfo_inst:750 [31:25], rval = 7'0000000).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:702:run$3134 ($sdff) from module neorv32_hx4k_top.

2.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..
Removed 15 unused cells and 85 unused wires.
<suppressed ~16 debug messages>

2.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.
<suppressed ~3 debug messages>

2.27.9. Rerunning OPT passes. (Maybe there is more to do..)

2.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_hx4k_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~176 debug messages>

2.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_hx4k_top.
Performed a total of 0 changes.

2.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_hx4k_top'.
Removed a total of 0 cells.

2.27.13. Executing OPT_DFF pass (perform DFF optimizations).

2.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

2.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.

2.27.16. Rerunning OPT passes. (Maybe there is more to do..)

2.27.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_hx4k_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~176 debug messages>

2.27.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_hx4k_top.
Performed a total of 0 changes.

2.27.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_hx4k_top'.
Removed a total of 0 cells.

2.27.20. Executing OPT_DFF pass (perform DFF optimizations).

2.27.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..

2.27.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.

2.27.23. Finished OPT passes. (There is nothing left to do.)

2.28. Executing MEMORY pass.

2.28.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.28.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

2.28.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..

2.28.4. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

2.28.5. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.6646 by address:

2.28.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..

2.28.7. Executing MEMORY_COLLECT pass (generating $mem cells).

2.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..

2.30. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing neorv32_hx4k_top.neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1507:
  Properties: ports=1 bits=32768 rports=1 wports=0 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=16, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=8, acells=2
    Efficiency for rule 1.1: efficiency=100, cells=8, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1507.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1507.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1507.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1507.3.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1507.4.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1507.5.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1507.6.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1507.7.0.0
Processing neorv32_hx4k_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.6646:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \neorv32_inst.clk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7168 efficiency=6
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \neorv32_inst.clk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7680 efficiency=3
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \neorv32_inst.clk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7936 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 rejected: requirement 'min efficiency 2' not met.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 2 rules:
    Efficiency for rule 4.1: efficiency=3, cells=8, acells=1
    Efficiency for rule 1.1: efficiency=6, cells=4, acells=1
    Selected rule 1.1 with efficiency 6.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \neorv32_inst.clk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.6646.0.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 1>: neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.6646.0.0.1
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.6646.1.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 1>: neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.6646.1.0.1
Processing neorv32_hx4k_top.neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1465:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=2, acells=2
    Efficiency for rule 1.1: efficiency=50, cells=4, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1465.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1465.1.0.0
Processing neorv32_hx4k_top.neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1468:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=2, acells=2
    Efficiency for rule 1.1: efficiency=50, cells=4, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1468.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1468.1.0.0
Processing neorv32_hx4k_top.neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1471:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=2, acells=2
    Efficiency for rule 1.1: efficiency=50, cells=4, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1471.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1471.1.0.0
Processing neorv32_hx4k_top.neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1474:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=2, acells=2
    Efficiency for rule 1.1: efficiency=50, cells=4, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1474.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: neorv32_inst.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst.1474.1.0.0
Processing neorv32_hx4k_top.neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1331:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=2, acells=2
    Efficiency for rule 1.1: efficiency=50, cells=4, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1331.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1331.1.0.0
Processing neorv32_hx4k_top.neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1334:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=2, acells=2
    Efficiency for rule 1.1: efficiency=50, cells=4, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1334.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1334.1.0.0
Processing neorv32_hx4k_top.neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1337:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=2, acells=2
    Efficiency for rule 1.1: efficiency=50, cells=4, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1337.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1337.1.0.0
Processing neorv32_hx4k_top.neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1340:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=2, acells=2
    Efficiency for rule 1.1: efficiency=50, cells=4, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1340.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: neorv32_inst.neorv32_int_imem_inst_true.neorv32_int_imem_inst.1340.1.0.0

2.31. Executing TECHMAP pass (map to technology primitives).

2.31.1. Executing Verilog-2005 frontend: /opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

2.31.2. Continuing TECHMAP pass.
Using template $paramod$653080360916d812187ef2ecc76e41663cbf4686\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$d67127b3436824df5d74aebf4a724d701a028b72\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$6e9c112373982ca326f236508f7c8a0c48da770f\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$ed9a2b02c98f4ee97c5c0353baa88fee64c897b3\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$a481335cd27f572e2f0f5fac69eb19de13706829\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$d5900561264b767f9e67d93de450cba29d459b8a\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$b768d48307c32df2c0b8e60b0dbf48a9fbacc247\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$2fb311e5cedf1aaefff88375885917785660a275\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$b8c880e8db805db32ed50dc80a56e9c45db89b2a\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$0a019bf6356ccccf899399d072352b73127d7d6e\$__ICE40_RAM4K_M0 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$6b7437bc6a05a40fd3fce31a7abfc5dc2572b0a6\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$774f809d7d3885d62ac1c685d65bdb304e0e3800\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$7400f473147d22de81643d9d92ad473f57b07ae4\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$b4d8ce0db96a95554838715a90ce0aa2e1dbed4a\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$74e86a1473a276d7f5e0aabab902bd3b9ea7e933\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$a37b5d1e22d5505e3abd0f57efb1e17dd893d0de\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$23236f266e88d3a82044daec5c7a1fb9ae9fcdd2\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$f195b1c1ab111195140e2a2a8179075564f7f1ae\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$ddeb2ab4738d74f57981d53ed443465b127695c7\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$685c89891e52f36dd2af24f6030aa767c9dd0ef4\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~717 debug messages>

2.32. Executing ICE40_BRAMINIT pass.

2.33. Executing OPT pass (performing simple optimizations).

2.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.
<suppressed ~377 debug messages>

2.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_hx4k_top'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

2.33.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$opt_dff.cc:764:run$3290 ($adffe) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$729 [1:0], Q = { \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.fetch_pc_i [1] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$732 [0] }).

2.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..
Removed 4 unused cells and 778 unused wires.
<suppressed ~7 debug messages>

2.33.5. Rerunning OPT passes. (Removed registers in this run.)

2.33.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.
<suppressed ~1 debug messages>

2.33.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_hx4k_top'.
Removed a total of 0 cells.

2.33.8. Executing OPT_DFF pass (perform DFF optimizations).

2.33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.33.10. Finished fast OPT passes.

2.34. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

2.35. Executing OPT pass (performing simple optimizations).

2.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.

2.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_hx4k_top'.
Removed a total of 0 cells.

2.35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_hx4k_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~141 debug messages>

2.35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_hx4k_top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$3693: { $auto$opt_dff.cc:217:make_patterns_logic$3284 $auto$opt_dff.cc:217:make_patterns_logic$3286 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.clear_i }
    Consolidated identical input bits for $mux cell $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1004:import_module$725:
      Old ports: A=23'10001110000000000001101, B=23'00000000000000000000000, Y=$auto$wreduce.cc:454:run$3340 [22:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$3340 [0]
      New connections: $auto$wreduce.cc:454:run$3340 [22:1] = { $auto$wreduce.cc:454:run$3340 [0] 3'000 $auto$wreduce.cc:454:run$3340 [0] $auto$wreduce.cc:454:run$3340 [0] $auto$wreduce.cc:454:run$3340 [0] 12'000000000000 $auto$wreduce.cc:454:run$3340 [0] $auto$wreduce.cc:454:run$3340 [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1005:import_module$721:
      Old ports: A=0, B=32'10000000000000000000000000000000, Y=$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1003:import_module$719
      New ports: A=1'0, B=1'1, Y=$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1003:import_module$719 [31]
      New connections: $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1003:import_module$719 [30:0] = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1005:import_module$726:
      Old ports: A=25'1000100101010100010000000, B=25'0000000011100111001000000, Y=$auto$wreduce.cc:454:run$3341 [24:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:454:run$3341 [7:6]
      New connections: { $auto$wreduce.cc:454:run$3341 [24:8] $auto$wreduce.cc:454:run$3341 [5:0] } = { $auto$wreduce.cc:454:run$3341 [7] 3'000 $auto$wreduce.cc:454:run$3341 [7] 2'00 $auto$wreduce.cc:454:run$3341 [7:6] 1'1 $auto$wreduce.cc:454:run$3341 [6] $auto$wreduce.cc:454:run$3341 [7] 2'01 $auto$wreduce.cc:454:run$3341 [6] $auto$wreduce.cc:454:run$3341 [6] 7'0000000 }
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_busswitch_inst.1022:
      Old ports: A=4'0xxx, B=4'1100, Y=$flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$272
      New ports: A=3'0xx, B=3'110, Y={ $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$272 [3:2] $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$272 [0] }
      New connections: $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$272 [1] = $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$272 [0]
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_busswitch_inst.1046:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:454:run$3325 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$3325 [1]
      New connections: $auto$wreduce.cc:454:run$3325 [0] = 1'0
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.6954:
      Old ports: A=4'0011, B=4'1100, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2316
      New ports: A=2'01, B=2'10, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2316 [2] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2316 [0] }
      New connections: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2316 [3] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2316 [1] } = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2316 [2] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2316 [0] }
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2681:
      Old ports: A={ 2'00 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605 [33:32] 1'0 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605 [31:0] }, B={ 2'10 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605 [33:32] 1'0 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605 [31:0] }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$771
      New ports: A=1'0, B=1'1, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$771 [36]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$771 [35:0] = { 1'0 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605 [33:32] 1'0 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605 [31:0] }
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2942:
      Old ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$829 [31:1] 1'0 }, B={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res [31:1] 1'0 }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$813
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$829 [31:1], B=\neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res [31:1], Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$813 [31:1]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$813 [0] = 1'0
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3238:
      Old ports: A=3'101, B=3'010, Y=$auto$wreduce.cc:454:run$3334 [2:0]
      New ports: A=2'01, B=2'10, Y=$auto$wreduce.cc:454:run$3334 [1:0]
      New connections: $auto$wreduce.cc:454:run$3334 [2] = $auto$wreduce.cc:454:run$3334 [0]
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3341:
      Old ports: A=3'001, B=3'110, Y=$auto$wreduce.cc:454:run$3335 [2:0]
      New ports: A=2'01, B=2'10, Y=$auto$wreduce.cc:454:run$3335 [1:0]
      New connections: $auto$wreduce.cc:454:run$3335 [2] = $auto$wreduce.cc:454:run$3335 [1]
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3444:
      Old ports: A=2'00, B=2'11, Y=$auto$wreduce.cc:454:run$3338 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$3338 [0]
      New connections: $auto$wreduce.cc:454:run$3338 [1] = $auto$wreduce.cc:454:run$3338 [0]
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3560:
      Old ports: A=4'0001, B=4'0000, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1013
      New ports: A=1'1, B=1'0, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1013 [0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1013 [3:1] = 3'000
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5038:
      Old ports: A=3'000, B=3'101, Y=$auto$wreduce.cc:454:run$3331 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$3331 [0]
      New connections: $auto$wreduce.cc:454:run$3331 [2:1] = { $auto$wreduce.cc:454:run$3331 [0] 1'0 }
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5039:
      Old ports: A={ 4'0000 $auto$wreduce.cc:454:run$3331 [2:0] }, B=7'0000111, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1747
      New ports: A=$auto$wreduce.cc:454:run$3331 [2:0], B=3'111, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1747 [2:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1747 [6:3] = 4'0000
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5320:
      Old ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$830 [31:1] 1'0 }, B={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i [31:1] 1'0 }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1848
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$830 [31:1], B=\neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i [31:1], Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1848 [31:1]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1848 [0] = 1'0
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2065:
      Old ports: A={ 1'1 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo [7:0] 1'0 }, B={ $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$587 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo [7:0] 1'0 }, Y={ $auto$wreduce.cc:454:run$3343 [9:1] $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$588 [0] }
      New ports: A=1'1, B=$flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$587, Y=$auto$wreduce.cc:454:run$3343 [9]
      New connections: { $auto$wreduce.cc:454:run$3343 [8:1] $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$588 [0] } = { \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo [7:0] 1'0 }
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2112:
      Old ports: A={ $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$596 1'1 $auto$wreduce.cc:454:run$3344 [13:0] }, B={ \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl [11:0] 1'1 $auto$wreduce.cc:454:run$3343 [9:0] 3'101 \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl [23] }, Y=$flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$602
      New ports: A={ $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$596 $auto$wreduce.cc:454:run$3344 [13:0] }, B={ \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl [11:0] $auto$wreduce.cc:454:run$3343 [9:0] 3'101 \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl [23] }, Y={ $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$602 [26:15] $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$602 [13:0] }
      New connections: $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$602 [14] = 1'1
  Optimizing cells in module \neorv32_hx4k_top.
    Consolidated identical input bits for $mux cell $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1006:import_module$722:
      Old ports: A=$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1003:import_module$719, B=4096, Y=$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$715
      New ports: A={ $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1003:import_module$719 [31] 1'0 }, B=2'01, Y={ $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$715 [31] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$715 [12] }
      New connections: { $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$715 [30:13] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$715 [11:0] } = 30'000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1006:import_module$727:
      Old ports: A=$auto$wreduce.cc:454:run$3341 [24:0], B={ 2'00 $auto$wreduce.cc:454:run$3340 [22:0] }, Y=$auto$wreduce.cc:454:run$3342 [24:0]
      New ports: A={ $auto$wreduce.cc:454:run$3341 [7:6] 1'1 $auto$wreduce.cc:454:run$3341 [7:6] 1'0 }, B={ $auto$wreduce.cc:454:run$3340 [0] $auto$wreduce.cc:454:run$3340 [0] 3'000 $auto$wreduce.cc:454:run$3340 [0] }, Y={ $auto$wreduce.cc:454:run$3342 [17:16] $auto$wreduce.cc:454:run$3342 [11] $auto$wreduce.cc:454:run$3342 [7:6] $auto$wreduce.cc:454:run$3342 [0] }
      New connections: { $auto$wreduce.cc:454:run$3342 [24:18] $auto$wreduce.cc:454:run$3342 [15:12] $auto$wreduce.cc:454:run$3342 [10:8] $auto$wreduce.cc:454:run$3342 [5:1] } = { $auto$wreduce.cc:454:run$3342 [7] 1'0 $auto$wreduce.cc:454:run$3342 [0] 1'0 $auto$wreduce.cc:454:run$3342 [7] 1'0 $auto$wreduce.cc:454:run$3342 [0] $auto$wreduce.cc:454:run$3342 [11] $auto$wreduce.cc:454:run$3342 [6] $auto$wreduce.cc:454:run$3342 [7] 1'0 $auto$wreduce.cc:454:run$3342 [6] $auto$wreduce.cc:454:run$3342 [6] 3'000 $auto$wreduce.cc:454:run$3342 [0] $auto$wreduce.cc:454:run$3342 [0] 1'0 }
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_busswitch_inst.1024:
      Old ports: A=$flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$272, B=4'1011, Y=$flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$273
      New ports: A={ $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$272 [3:2] $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$272 [0] }, B=3'101, Y={ $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$273 [3:2] $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$273 [0] }
      New connections: $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$273 [1] = $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$273 [0]
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2685:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$771, B={ 2'00 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605 [33:32] 1'0 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605 [31:0] }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$774
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$771 [36], B=1'0, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$774 [36]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$774 [35:0] = { 1'0 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605 [33:32] 1'0 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605 [31:0] }
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5039:
      Old ports: A=$auto$wreduce.cc:454:run$3331 [2:0], B=3'111, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1747 [2:0]
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$3331 [0] }, B=2'11, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1747 [1:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1747 [2] = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1747 [0]
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5040:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1747, B=7'0000100, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1748
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1747 [2:0], B=3'100, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1748 [2:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1748 [6:3] = 4'0000
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5375:
      Old ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1705 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1705 [4:0] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1848 }, B={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1823 [31] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1823 [4:0] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1823 [31:1] 1'0 }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1869
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1705 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1705 [4:0] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1848 [31:1] }, B={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1823 [31] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1823 [4:0] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1823 [31:1] }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1869 [37:1]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1869 [0] = 1'0
  Optimizing cells in module \neorv32_hx4k_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2704:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$774, B={ 2'00 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605 [33:32] 1'0 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605 [31:0] }, Y=\neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.cmd_issue
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$774 [36], B=1'0, Y=\neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.cmd_issue [36]
      New connections: \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.cmd_issue [35:0] = { 1'0 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605 [33:32] 1'0 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2605 [31:0] }
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5041:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1748, B=7'0000110, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1749
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1748 [2:0], B=3'110, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1749 [2:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1749 [6:3] = 4'0000
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_sysinfo_inst.2495:
      Old ports: A={ 7'0000000 $auto$wreduce.cc:454:run$3342 [24:0] }, B=$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$715, Y=$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$717
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$3342 [17:16] 1'0 $auto$wreduce.cc:454:run$3342 [11] $auto$wreduce.cc:454:run$3342 [7:6] $auto$wreduce.cc:454:run$3342 [0] }, B={ $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$715 [31] 2'00 $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$715 [12] 4'0000 }, Y={ $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$717 [31] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$717 [17:16] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$717 [12:11] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$717 [7:6] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$717 [0] }
      New connections: { $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$717 [30:18] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$717 [15:13] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$717 [10:8] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$717 [5:1] } = { 6'000000 $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$717 [7] 1'0 $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$717 [0] 1'0 $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$717 [7] 1'0 $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$717 [0] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$717 [11] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$717 [6] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$717 [7:6] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$717 [6] 3'000 $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$717 [0] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$717 [0] 1'0 }
  Optimizing cells in module \neorv32_hx4k_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3246:
      Old ports: A=1'0, B=\neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.cmd_issue [35], Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$885
      New ports: A={ }, B={ }, Y={ }
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$885 = 1'0
    New ctrl vector for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3246: { }
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5042:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1749, B=7'0000011, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1750
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1749 [2:0], B=3'011, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1750 [2:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1750 [6:3] = 4'0000
  Optimizing cells in module \neorv32_hx4k_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3631:
      Old ports: A=1'0, B=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$885, Y=\neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.illegal_compressed
      New ports: A={ }, B={ }, Y={ }
      New connections: \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.illegal_compressed = 1'0
    New ctrl vector for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3631: { }
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5043:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1750, B=7'0001000, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1751
      New ports: A={ 1'0 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1750 [2:0] }, B=4'1000, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1751 [3:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1751 [6:4] = 3'000
  Optimizing cells in module \neorv32_hx4k_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5044:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1751, B=7'0001011, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1752
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1751 [3:0], B=4'1011, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1752 [3:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1752 [6:4] = 3'000
  Optimizing cells in module \neorv32_hx4k_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5045:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1752, B=7'0000000, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1753
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1752 [3:0], B=4'0000, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1753 [3:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1753 [6:4] = 3'000
  Optimizing cells in module \neorv32_hx4k_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5046:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1753, B=7'0000010, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1754
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1753 [3:0], B=4'0010, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1754 [3:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1754 [6:4] = 3'000
  Optimizing cells in module \neorv32_hx4k_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5047:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1754, B=7'0000001, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1755
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1754 [3:0], B=4'0001, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1755 [3:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1755 [6:4] = 3'000
  Optimizing cells in module \neorv32_hx4k_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5050:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1755, B=7'1011111, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1757
      New ports: A={ 1'0 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1755 [3:0] }, B=5'11111, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1757 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1757 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1757 [4] 1'0 }
  Optimizing cells in module \neorv32_hx4k_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5055:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1757, B=7'1011110, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1760
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1757 [4:0], B=5'11110, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1760 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1760 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1760 [4] 1'0 }
  Optimizing cells in module \neorv32_hx4k_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5061:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1760, B=7'1011101, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1763
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1760 [4:0], B=5'11101, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1763 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1763 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1763 [4] 1'0 }
  Optimizing cells in module \neorv32_hx4k_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5067:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1763, B=7'1011100, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1766
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1763 [4:0], B=5'11100, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1766 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1766 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1766 [4] 1'0 }
  Optimizing cells in module \neorv32_hx4k_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5073:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1766, B=7'1011011, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1769
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1766 [4:0], B=5'11011, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1769 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1769 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1769 [4] 1'0 }
  Optimizing cells in module \neorv32_hx4k_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5079:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1769, B=7'1011010, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1772
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1769 [4:0], B=5'11010, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1772 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1772 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1772 [4] 1'0 }
  Optimizing cells in module \neorv32_hx4k_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5085:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1772, B=7'1011001, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1775
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1772 [4:0], B=5'11001, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1775 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1775 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1775 [4] 1'0 }
  Optimizing cells in module \neorv32_hx4k_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5091:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1775, B=7'1011000, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1778
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1775 [4:0], B=5'11000, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1778 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1778 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1778 [4] 1'0 }
  Optimizing cells in module \neorv32_hx4k_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5097:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1778, B=7'1010111, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1781
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1778 [4:0], B=5'10111, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1781 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1781 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1781 [4] 1'0 }
  Optimizing cells in module \neorv32_hx4k_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5103:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1781, B=7'1010110, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1784
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1781 [4:0], B=5'10110, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1784 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1784 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1784 [4] 1'0 }
  Optimizing cells in module \neorv32_hx4k_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5109:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1784, B=7'1010101, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1787
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1784 [4:0], B=5'10101, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1787 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1787 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1787 [4] 1'0 }
  Optimizing cells in module \neorv32_hx4k_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5115:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1787, B=7'1010100, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1790
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1787 [4:0], B=5'10100, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1790 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1790 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1790 [4] 1'0 }
  Optimizing cells in module \neorv32_hx4k_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5121:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1790, B=7'1010011, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1793
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1790 [4:0], B=5'10011, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1793 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1793 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1793 [4] 1'0 }
  Optimizing cells in module \neorv32_hx4k_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5127:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1793, B=7'1010010, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1796
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1793 [4:0], B=5'10010, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1796 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1796 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1796 [4] 1'0 }
  Optimizing cells in module \neorv32_hx4k_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5133:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1796, B=7'1010001, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1799
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1796 [4:0], B=5'10001, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1799 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1799 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1799 [4] 1'0 }
  Optimizing cells in module \neorv32_hx4k_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5139:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1799, B=7'1010000, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1802
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1799 [4:0], B=5'10000, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1802 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1802 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1802 [4] 1'0 }
  Optimizing cells in module \neorv32_hx4k_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5145:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1802, B=7'1000111, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1805
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1802 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1802 [4:0] }, B=6'100111, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1805 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1805 [4:0] }
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1805 [5] = 1'0
  Optimizing cells in module \neorv32_hx4k_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5152:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1805, B=7'1000011, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1809
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1805 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1805 [4:0] }, B=6'100011, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1809 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1809 [4:0] }
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1809 [5] = 1'0
  Optimizing cells in module \neorv32_hx4k_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5160:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1809, B=7'1001011, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1813
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1809 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1809 [4:0] }, B=6'101011, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1813 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1813 [4:0] }
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1813 [5] = 1'0
  Optimizing cells in module \neorv32_hx4k_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5166:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1813, B=7'1000000, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1816
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1813 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1813 [4:0] }, B=6'100000, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1816 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1816 [4:0] }
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1816 [5] = 1'0
  Optimizing cells in module \neorv32_hx4k_top.
Performed a total of 58 changes.

2.35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_hx4k_top'.
Removed a total of 0 cells.

2.35.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:702:run$3143 ($sdff) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$715 [12], Q = \neorv32_inst.neorv32_sysinfo_inst:750 [12], rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:702:run$3143 ($sdff) from module neorv32_hx4k_top (D = $auto$wreduce.cc:454:run$3342 [17:16], Q = \neorv32_inst.neorv32_sysinfo_inst:750 [17:16], rval = 2'00).

2.35.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

2.35.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.
<suppressed ~1 debug messages>

2.35.9. Rerunning OPT passes. (Maybe there is more to do..)

2.35.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_hx4k_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~141 debug messages>

2.35.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_hx4k_top.
Performed a total of 0 changes.

2.35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_hx4k_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.35.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$3269 ($adffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$3241 ($adffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$3231 ($adffe) from module neorv32_hx4k_top.
Setting constant 1-bit at position 9 on $auto$opt_dff.cc:764:run$3125 ($dffe) from module neorv32_hx4k_top.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$3536 ($sdff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$3536 ($sdff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$3536 ($sdff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$3536 ($sdff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$3536 ($sdff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$3536 ($sdff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$3143 ($sdff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$3143 ($sdff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$3143 ($sdff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:702:run$3143 ($sdff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:702:run$3143 ($sdff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:702:run$3143 ($sdff) from module neorv32_hx4k_top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:702:run$3143 ($sdff) from module neorv32_hx4k_top.

2.35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

2.35.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.
<suppressed ~6 debug messages>

2.35.16. Rerunning OPT passes. (Maybe there is more to do..)

2.35.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_hx4k_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~141 debug messages>

2.35.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_hx4k_top.
    Consolidated identical input bits for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2981:
      Old ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$821 [31:2] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i [1] 1'0 }, B={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1875 [31:1] 1'0 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1875 [69:40] 2'00 }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$823
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$821 [31:2] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i [1] }, B={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1875 [31:1] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1875 [69:40] 1'0 }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$823 [31:1]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$823 [0] = 1'0
  Optimizing cells in module \neorv32_hx4k_top.
Performed a total of 1 changes.

2.35.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_hx4k_top'.
Removed a total of 0 cells.

2.35.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$3258 ($adffe) from module neorv32_hx4k_top.
Adding SRST signal on $auto$opt_dff.cc:764:run$3125 ($dffe) from module neorv32_hx4k_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$587, Q = $auto$wreduce.cc:454:run$3344 [12], rval = 1'1).

2.35.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

2.35.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.

2.35.23. Rerunning OPT passes. (Maybe there is more to do..)

2.35.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_hx4k_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~141 debug messages>

2.35.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_hx4k_top.
Performed a total of 0 changes.

2.35.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_hx4k_top'.
Removed a total of 0 cells.

2.35.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$3268 ($adffe) from module neorv32_hx4k_top.

2.35.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..

2.35.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.

2.35.30. Rerunning OPT passes. (Maybe there is more to do..)

2.35.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_hx4k_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~141 debug messages>

2.35.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_hx4k_top.
Performed a total of 0 changes.

2.35.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_hx4k_top'.
Removed a total of 0 cells.

2.35.34. Executing OPT_DFF pass (perform DFF optimizations).

2.35.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..

2.35.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.

2.35.37. Finished OPT passes. (There is nothing left to do.)

2.36. Executing ICE40_WRAPCARRY pass (wrap carries).

2.37. Executing TECHMAP pass (map to technology primitives).

2.37.1. Executing Verilog-2005 frontend: /opt/fpga-toolchain/bin/../share/yosys/techmap.v
Parsing Verilog input from `/opt/fpga-toolchain/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.37.2. Executing Verilog-2005 frontend: /opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

2.37.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$6831557730818fb92b11a295f9eb33ff8fa62af1\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$2f977e2b95964473d0ec1cf89364aa3fefc10e38\_80_ice40_alu for cells of type $alu.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$c919145689889b3071b5e9ebc7976635b658110f\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$cc6a978c1b57cdb49efcec348c88d8e28bf1a01f\_80_ice40_alu for cells of type $alu.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$93b49458bab1c00eb32aff458c583f46ff61e60f\_80_ice40_alu for cells of type $alu.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ice40_alu for cells of type $alu.
Using template $paramod$eb7b5fa594d21f32e2ff3bd05b81752f0f326d5f\_90_pmux for cells of type $pmux.
Using template $paramod$aa21a8cfcdb2d038c61c16c25c37cdf209d597be\_90_pmux for cells of type $pmux.
Using template $paramod$57f63e8a3282e053be0430389b09fa050ac7dca0\_90_pmux for cells of type $pmux.
Using template $paramod$bf541dd3c0ba8228982b61e7bfbc350a2c253f4c\_90_pmux for cells of type $pmux.
Using template $paramod$7433a73939f62b85caa06b2dbffe4eadcc0f64ca\_90_pmux for cells of type $pmux.
Using template $paramod$eaeb96106163dbf82031649d189817109fe07c69\_90_pmux for cells of type $pmux.
Using template $paramod$b098bc6f249c0ac91c4d6e19d54b23c285914115\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$068ad458e7761d78e5eed8238508872e7b0aef95\_90_pmux for cells of type $pmux.
Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$a13703aa027da371a1931fc542d213d7de559b19\_90_pmux for cells of type $pmux.
Using template $paramod$4d45682f6d5f8751d24fc75184ef72226da353f7\_90_pmux for cells of type $pmux.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ice40_alu for cells of type $alu.
Using template $paramod$f08cf4b531f7b2bd95251b79857dfb970a6679fc\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$c014078428616de547d5c8d6f159d828f2151b7a\_90_pmux for cells of type $pmux.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$8f780356cb6cdb52f6a744190131b65634639c4e\_80_ice40_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ice40_alu for cells of type $alu.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~2871 debug messages>

2.38. Executing OPT pass (performing simple optimizations).

2.38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.
<suppressed ~1840 debug messages>

2.38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_hx4k_top'.
<suppressed ~2667 debug messages>
Removed a total of 889 cells.

2.38.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$4755 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = $auto$wreduce.cc:454:run$3342 [14], Q = \neorv32_inst.neorv32_sysinfo_inst:750 [14], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$4756 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = $auto$wreduce.cc:454:run$3342 [15], Q = \neorv32_inst.neorv32_sysinfo_inst:750 [15], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$4758 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = $auto$wreduce.cc:454:run$3341 [24], Q = \neorv32_inst.neorv32_sysinfo_inst:750 [20], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$4759 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = $auto$wreduce.cc:454:run$3340 [22], Q = \neorv32_inst.neorv32_sysinfo_inst:750 [22], rval = 1'0).

2.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..
Removed 306 unused cells and 2676 unused wires.
<suppressed ~307 debug messages>

2.38.5. Rerunning OPT passes. (Removed registers in this run.)

2.38.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.
<suppressed ~1 debug messages>

2.38.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_hx4k_top'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

2.38.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5971 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6462.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [31], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5970 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6452.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [30], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5969 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6442.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [29], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5968 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6432.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [28], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5967 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6422.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [27], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5966 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6412.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [26], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5965 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6402.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [25], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5964 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6392.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [24], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5963 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6382.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [23], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5962 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6372.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [22], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5961 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6362.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [21], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5960 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6352.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [20], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5959 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6342.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [19], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5958 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6332.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [18], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5957 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6322.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [17], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5956 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6312.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [16], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5955 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6302.Y_B [2], Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [15], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5954 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6302.Y_B [1], Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [14], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5953 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6302.Y_B [0], Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [13], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5952 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6292.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [12], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5951 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6282.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [11], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5950 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6272.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [10], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5949 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6262.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5948 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6252.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5947 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6242.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5946 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6232.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5945 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6222.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5944 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6212.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5943 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6200.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5942 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6188.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5941 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6176.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5940 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6162.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5505 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [31], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [31], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5504 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [30], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [30], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5503 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [29], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [29], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5502 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [28], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [28], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5501 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [27], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [27], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5500 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [26], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [26], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5499 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [25], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [25], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5498 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [24], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [24], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5497 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [23], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [23], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5496 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [22], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [22], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5495 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [21], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [21], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5494 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [20], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [20], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5493 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [19], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [19], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5492 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [18], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [18], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5491 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [17], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [17], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5490 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [16], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [16], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5489 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [15], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [15], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5488 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [14], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [14], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5487 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [13], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [13], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5486 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [12], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [12], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5485 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [11], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [11], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5484 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [10], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [10], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5483 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [9], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5482 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [8], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5481 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [7], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5480 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [6], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5479 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [5], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5478 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [4], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5477 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [3], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5476 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [2], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5475 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [1], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5474 ($_SDFF_PN0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1551.Y_B [0], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:649 [0], rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:702:run$15792 ($_SDFF_PP0_) from module neorv32_hx4k_top (D = \neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.addr_i [2], Q = \neorv32_inst.neorv32_sysinfo_inst:750 [14], rval = 1'0).

2.38.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..
Removed 65 unused cells and 103 unused wires.
<suppressed ~97 debug messages>

2.38.10. Rerunning OPT passes. (Removed registers in this run.)

2.38.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.

2.38.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_hx4k_top'.
<suppressed ~144 debug messages>
Removed a total of 48 cells.

2.38.13. Executing OPT_DFF pass (perform DFF optimizations).

2.38.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..
Removed 0 unused cells and 48 unused wires.
<suppressed ~1 debug messages>

2.38.15. Finished fast OPT passes.

2.39. Executing ICE40_OPT pass (performing simple optimizations).

2.39.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_hx4k_top.$auto$alumacc.cc:485:replace_alu$3455.slice[0].carry: CO=\neorv32_inst.clk_div [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_hx4k_top.$auto$alumacc.cc:485:replace_alu$3461.slice[0].carry: CO=\neorv32_inst.neorv32_bus_keeper_inst.control [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_hx4k_top.$auto$alumacc.cc:485:replace_alu$3464.slice[0].carry: CO=\neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_hx4k_top.$auto$alumacc.cc:485:replace_alu$3470.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$3470.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_hx4k_top.$auto$alumacc.cc:485:replace_alu$3473.slice[0].carry: CO=\neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_hx4k_top.$auto$alumacc.cc:485:replace_alu$3476.slice[0].carry: CO=\neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_hx4k_top.$auto$alumacc.cc:485:replace_alu$3500.slice[0].carry: CO=\neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_hx4k_top.$auto$alumacc.cc:485:replace_alu$3500.slice[32].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_hx4k_top.$auto$alumacc.cc:485:replace_alu$3506.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$3506.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_hx4k_top.$auto$alumacc.cc:485:replace_alu$3509.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$3509.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_hx4k_top.$auto$alumacc.cc:485:replace_alu$3512.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$3512.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_hx4k_top.$auto$alumacc.cc:485:replace_alu$3515.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$3515.A [0]

2.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.
<suppressed ~15 debug messages>

2.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_hx4k_top'.
Removed a total of 0 cells.

2.39.4. Executing OPT_DFF pass (perform DFF optimizations).

2.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

2.39.6. Rerunning OPT passes. (Removed registers in this run.)

2.39.7. Running ICE40 specific optimizations.

2.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.

2.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_hx4k_top'.
Removed a total of 0 cells.

2.39.10. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$4638 ($_DFFE_PP_) from module neorv32_hx4k_top (D = $auto$simplemap.cc:250:simplemap_eqne$6120 [1], Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$610 [0], rval = 1'0).

2.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

2.39.12. Rerunning OPT passes. (Removed registers in this run.)

2.39.13. Running ICE40 specific optimizations.

2.39.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.

2.39.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_hx4k_top'.
Removed a total of 0 cells.

2.39.16. Executing OPT_DFF pass (perform DFF optimizations).

2.39.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..

2.39.18. Finished OPT passes. (There is nothing left to do.)

2.40. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

2.41. Executing TECHMAP pass (map to technology primitives).

2.41.1. Executing Verilog-2005 frontend: /opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

2.41.2. Continuing TECHMAP pass.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~1239 debug messages>

2.42. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.

2.43. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping neorv32_hx4k_top.$auto$alumacc.cc:485:replace_alu$3455.slice[0].carry ($lut).
Mapping neorv32_hx4k_top.$auto$alumacc.cc:485:replace_alu$3461.slice[0].carry ($lut).
Mapping neorv32_hx4k_top.$auto$alumacc.cc:485:replace_alu$3464.slice[0].carry ($lut).
Mapping neorv32_hx4k_top.$auto$alumacc.cc:485:replace_alu$3470.slice[0].carry ($lut).
Mapping neorv32_hx4k_top.$auto$alumacc.cc:485:replace_alu$3473.slice[0].carry ($lut).
Mapping neorv32_hx4k_top.$auto$alumacc.cc:485:replace_alu$3476.slice[0].carry ($lut).
Mapping neorv32_hx4k_top.$auto$alumacc.cc:485:replace_alu$3500.slice[0].carry ($lut).
Mapping neorv32_hx4k_top.$auto$alumacc.cc:485:replace_alu$3500.slice[32].carry ($lut).
Mapping neorv32_hx4k_top.$auto$alumacc.cc:485:replace_alu$3506.slice[0].carry ($lut).
Mapping neorv32_hx4k_top.$auto$alumacc.cc:485:replace_alu$3509.slice[0].carry ($lut).
Mapping neorv32_hx4k_top.$auto$alumacc.cc:485:replace_alu$3512.slice[0].carry ($lut).
Mapping neorv32_hx4k_top.$auto$alumacc.cc:485:replace_alu$3515.slice[0].carry ($lut).

2.44. Executing ICE40_OPT pass (performing simple optimizations).

2.44.1. Running ICE40 specific optimizations.

2.44.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.
<suppressed ~457 debug messages>

2.44.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_hx4k_top'.
<suppressed ~2685 debug messages>
Removed a total of 895 cells.

2.44.4. Executing OPT_DFF pass (perform DFF optimizations).

2.44.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..
Removed 0 unused cells and 7531 unused wires.
<suppressed ~1 debug messages>

2.44.6. Rerunning OPT passes. (Removed registers in this run.)

2.44.7. Running ICE40 specific optimizations.

2.44.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_hx4k_top.

2.44.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_hx4k_top'.
Removed a total of 0 cells.

2.44.10. Executing OPT_DFF pass (perform DFF optimizations).

2.44.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_hx4k_top..

2.44.12. Finished OPT passes. (There is nothing left to do.)

2.45. Executing TECHMAP pass (map to technology primitives).

2.45.1. Executing Verilog-2005 frontend: /opt/fpga-toolchain/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/opt/fpga-toolchain/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

2.45.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

2.46. Executing ABC pass (technology mapping using ABC).

2.46.1. Extracting gate netlist of module `\neorv32_hx4k_top' to `<abc-temp-dir>/input.blif'..
Extracted 5320 gates and 6850 wires to a netlist network with 1528 inputs and 1061 outputs.

2.46.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =    1354.
ABC: Participating nodes from both networks       =    2966.
ABC: Participating nodes from the first network   =    1368. (  63.36 % of nodes)
ABC: Participating nodes from the second network  =    1598. (  74.02 % of nodes)
ABC: Node pairs (any polarity)                    =    1368. (  63.36 % of names can be moved)
ABC: Node pairs (same polarity)                   =    1166. (  54.01 % of names can be moved)
ABC: Total runtime =     0.14 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

2.46.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     2158
ABC RESULTS:        internal signals:     4261
ABC RESULTS:           input signals:     1528
ABC RESULTS:          output signals:     1061
Removing temp directory.

2.47. Executing ICE40_WRAPCARRY pass (wrap carries).

2.48. Executing TECHMAP pass (map to technology primitives).

2.48.1. Executing Verilog-2005 frontend: /opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

2.48.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 108 unused cells and 3790 unused wires.

2.49. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     2377
  1-LUT              121
  2-LUT              482
  3-LUT              916
  4-LUT              858

Eliminating LUTs.
Number of LUTs:     2377
  1-LUT              121
  2-LUT              482
  3-LUT              916
  4-LUT              858

Combining LUTs.
Number of LUTs:     2255
  1-LUT              121
  2-LUT              357
  3-LUT              800
  4-LUT              977

Eliminated 0 LUTs.
Combined 122 LUTs.
<suppressed ~12849 debug messages>

2.50. Executing TECHMAP pass (map to technology primitives).

2.50.1. Executing Verilog-2005 frontend: /opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

2.50.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$aabc38448f9289a9f09f7f433eb20ae11e3f6ed9\$lut for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$deb4f121bbf3d55ed9a98f692fd112e0918f51b5\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$048d4aa2263b685fba6c6b0d38f6224df0dc3042\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$f28478c1d500b9048a1126f7861357e67e18075a\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100001 for cells of type $lut.
Using template $paramod$729aa850e969bb9bb1c205734876853e142656d4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$89ecea64a21f1d46300084f3bd1ea75b5999f12a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$fceb3a526de44b8f6b38e567360f59f7cf5878fb\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$4789582d00084c3344b7a6dacf516efd46244876\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$b0aafa1ed7962f74d0dc4f92cc7d277a26f8f1a2\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod$9d5b68c8da3340b77f1f858b0659185c5f0c4481\$lut for cells of type $lut.
Using template $paramod$1674868d909954f1798905b10bc8fc182227e6d9\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$65638f8febbdd45770f403709fe5a3c8c1481fab\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$90edf8d4fe439b92725b09f66e94b5afc9f35376\$lut for cells of type $lut.
Using template $paramod$096a408fd37568b92eea484c5cc9a8e86ab67a87\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$bf60f6ec407ee294958b6566514fc3125ec42258\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$a3d9d50a26c80b5c42d9b864ac52f329113a426e\$lut for cells of type $lut.
Using template $paramod$3204210736873ef5d53b95f3dbe4714b354f9351\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$60f550b8c85a7c5df807635b1e211b72f46486d6\$lut for cells of type $lut.
Using template $paramod$e96de5e9fcce737e52eacf39c70c8f533dc27d63\$lut for cells of type $lut.
Using template $paramod$7d791c2363f4f019348f93a148b2a44b4ba6b5b3\$lut for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$9850450c7f2ce6ec6d61697515f47872a7c4eee5\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$ab2e45f7a350a5d7d54d88d8019d5256ae32568f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$5ef60ff0e4599aab50e4580f997e95eef99f80dc\$lut for cells of type $lut.
Using template $paramod$4d80b2350afbf957388ad464d6a1930002dd1b04\$lut for cells of type $lut.
Using template $paramod$987ba47d9f22b1c8fde8a2d7a2abff4be5df6ab8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$a54d8b8d2c90a828ee71c2d82e7e1612992a7ab8\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$cbfd30b70b4f0ac8dd1d3ed758215fbf49783a3b\$lut for cells of type $lut.
Using template $paramod$64b542623c90988571507ab8fe6892dd7691eb51\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$a44bfc089ebe40b83c2c06bb965c500df992ecfb\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$edc3c77d6d0cfa370b4c94131cecc413b4b0ef1c\$lut for cells of type $lut.
Using template $paramod$310dc7912bb5756ab08137f6868c0abbecf66466\$lut for cells of type $lut.
Using template $paramod$279a8d961e6b2ded8450bee8ed637cb9efa31f02\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$e94afd183fcbde4c849d3e6c314d64883b2488d5\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$d119410bab96963da0139669592048db2c09198b\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~4299 debug messages>
Removed 0 unused cells and 4957 unused wires.

2.51. Executing AUTONAME pass.
Renamed 108842 objects in module neorv32_hx4k_top (110 iterations).
<suppressed ~5281 debug messages>

2.52. Executing HIERARCHY pass (managing design hierarchy).

2.52.1. Analyzing design hierarchy..
Top module:  \neorv32_hx4k_top

2.52.2. Analyzing design hierarchy..
Top module:  \neorv32_hx4k_top
Removed 0 unused modules.

2.53. Printing statistics.

=== neorv32_hx4k_top ===

   Number of wires:               2244
   Number of wire bits:          21442
   Number of public wires:        2244
   Number of public wire bits:   21442
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3806
     SB_CARRY                      305
     SB_DFF                         87
     SB_DFFE                       261
     SB_DFFER                      510
     SB_DFFES                       29
     SB_DFFESR                      53
     SB_DFFESS                       5
     SB_DFFR                       128
     SB_DFFS                         6
     SB_DFFSR                      138
     SB_LUT4                      2255
     SB_PLL40_CORE                   1
     SB_RAM40_4K                    28

2.54. Executing CHECK pass (checking for obvious problems).
Checking module neorv32_hx4k_top...
Found and reported 0 problems.

2.55. Executing JSON backend.

Warnings: 60 unique messages, 60 total
End of script. Logfile hash: fa58d6c7ed, CPU: user 10.64s system 0.17s, MEM: 230.56 MB peak
Yosys 0.9+4081 (open-tool-forge build) (git sha1 862e84eb, gcc 9.3.0-17ubuntu1~20.04 -Os)
Time spent: 24% 34x opt_expr (2 sec), 18% 33x opt_clean (2 sec), ...
