// Seed: 741484294
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input  id_1,
    input  id_2,
    output id_3
);
  assign id_0 = id_2;
  logic id_4;
endmodule
